
stm32_h7_canpwm_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e78c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000868  0800ea30  0800ea30  0000fa30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f298  0800f298  000111e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f298  0800f298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f2a0  0800f2a0  000111e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f2a0  0800f2a0  000102a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f2a4  0800f2a4  000102a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  24000000  0800f2a8  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000dd4  240001e0  0800f488  000111e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24000fb4  0800f488  00011fb4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000111e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a9b0  00000000  00000000  0001120e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cd0  00000000  00000000  0002bbbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001500  00000000  00000000  0002e890  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001070  00000000  00000000  0002fd90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003c83f  00000000  00000000  00030e00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001aa7e  00000000  00000000  0006d63f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00192183  00000000  00000000  000880bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0021a240  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ef4  00000000  00000000  0021a284  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  00221178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001e0 	.word	0x240001e0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800ea14 	.word	0x0800ea14

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001e4 	.word	0x240001e4
 80002dc:	0800ea14 	.word	0x0800ea14

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr
	...

08000300 <memchr>:
 8000300:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000304:	2a10      	cmp	r2, #16
 8000306:	db2b      	blt.n	8000360 <memchr+0x60>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	d008      	beq.n	8000320 <memchr+0x20>
 800030e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000312:	3a01      	subs	r2, #1
 8000314:	428b      	cmp	r3, r1
 8000316:	d02d      	beq.n	8000374 <memchr+0x74>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	b342      	cbz	r2, 8000370 <memchr+0x70>
 800031e:	d1f6      	bne.n	800030e <memchr+0xe>
 8000320:	b4f0      	push	{r4, r5, r6, r7}
 8000322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800032a:	f022 0407 	bic.w	r4, r2, #7
 800032e:	f07f 0700 	mvns.w	r7, #0
 8000332:	2300      	movs	r3, #0
 8000334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000338:	3c08      	subs	r4, #8
 800033a:	ea85 0501 	eor.w	r5, r5, r1
 800033e:	ea86 0601 	eor.w	r6, r6, r1
 8000342:	fa85 f547 	uadd8	r5, r5, r7
 8000346:	faa3 f587 	sel	r5, r3, r7
 800034a:	fa86 f647 	uadd8	r6, r6, r7
 800034e:	faa5 f687 	sel	r6, r5, r7
 8000352:	b98e      	cbnz	r6, 8000378 <memchr+0x78>
 8000354:	d1ee      	bne.n	8000334 <memchr+0x34>
 8000356:	bcf0      	pop	{r4, r5, r6, r7}
 8000358:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800035c:	f002 0207 	and.w	r2, r2, #7
 8000360:	b132      	cbz	r2, 8000370 <memchr+0x70>
 8000362:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000366:	3a01      	subs	r2, #1
 8000368:	ea83 0301 	eor.w	r3, r3, r1
 800036c:	b113      	cbz	r3, 8000374 <memchr+0x74>
 800036e:	d1f8      	bne.n	8000362 <memchr+0x62>
 8000370:	2000      	movs	r0, #0
 8000372:	4770      	bx	lr
 8000374:	3801      	subs	r0, #1
 8000376:	4770      	bx	lr
 8000378:	2d00      	cmp	r5, #0
 800037a:	bf06      	itte	eq
 800037c:	4635      	moveq	r5, r6
 800037e:	3803      	subeq	r0, #3
 8000380:	3807      	subne	r0, #7
 8000382:	f015 0f01 	tst.w	r5, #1
 8000386:	d107      	bne.n	8000398 <memchr+0x98>
 8000388:	3001      	adds	r0, #1
 800038a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800038e:	bf02      	ittt	eq
 8000390:	3001      	addeq	r0, #1
 8000392:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000396:	3001      	addeq	r0, #1
 8000398:	bcf0      	pop	{r4, r5, r6, r7}
 800039a:	3801      	subs	r0, #1
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop

080003a0 <strlen>:
 80003a0:	4603      	mov	r3, r0
 80003a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003a6:	2a00      	cmp	r2, #0
 80003a8:	d1fb      	bne.n	80003a2 <strlen+0x2>
 80003aa:	1a18      	subs	r0, r3, r0
 80003ac:	3801      	subs	r0, #1
 80003ae:	4770      	bx	lr

080003b0 <__aeabi_drsub>:
 80003b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003b4:	e002      	b.n	80003bc <__adddf3>
 80003b6:	bf00      	nop

080003b8 <__aeabi_dsub>:
 80003b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003bc <__adddf3>:
 80003bc:	b530      	push	{r4, r5, lr}
 80003be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003c6:	ea94 0f05 	teq	r4, r5
 80003ca:	bf08      	it	eq
 80003cc:	ea90 0f02 	teqeq	r0, r2
 80003d0:	bf1f      	itttt	ne
 80003d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e2:	f000 80e2 	beq.w	80005aa <__adddf3+0x1ee>
 80003e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ee:	bfb8      	it	lt
 80003f0:	426d      	neglt	r5, r5
 80003f2:	dd0c      	ble.n	800040e <__adddf3+0x52>
 80003f4:	442c      	add	r4, r5
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	ea82 0000 	eor.w	r0, r2, r0
 8000402:	ea83 0101 	eor.w	r1, r3, r1
 8000406:	ea80 0202 	eor.w	r2, r0, r2
 800040a:	ea81 0303 	eor.w	r3, r1, r3
 800040e:	2d36      	cmp	r5, #54	@ 0x36
 8000410:	bf88      	it	hi
 8000412:	bd30      	pophi	{r4, r5, pc}
 8000414:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000418:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800041c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000420:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000424:	d002      	beq.n	800042c <__adddf3+0x70>
 8000426:	4240      	negs	r0, r0
 8000428:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800042c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000430:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000434:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000438:	d002      	beq.n	8000440 <__adddf3+0x84>
 800043a:	4252      	negs	r2, r2
 800043c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000440:	ea94 0f05 	teq	r4, r5
 8000444:	f000 80a7 	beq.w	8000596 <__adddf3+0x1da>
 8000448:	f1a4 0401 	sub.w	r4, r4, #1
 800044c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000450:	db0d      	blt.n	800046e <__adddf3+0xb2>
 8000452:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000456:	fa22 f205 	lsr.w	r2, r2, r5
 800045a:	1880      	adds	r0, r0, r2
 800045c:	f141 0100 	adc.w	r1, r1, #0
 8000460:	fa03 f20e 	lsl.w	r2, r3, lr
 8000464:	1880      	adds	r0, r0, r2
 8000466:	fa43 f305 	asr.w	r3, r3, r5
 800046a:	4159      	adcs	r1, r3
 800046c:	e00e      	b.n	800048c <__adddf3+0xd0>
 800046e:	f1a5 0520 	sub.w	r5, r5, #32
 8000472:	f10e 0e20 	add.w	lr, lr, #32
 8000476:	2a01      	cmp	r2, #1
 8000478:	fa03 fc0e 	lsl.w	ip, r3, lr
 800047c:	bf28      	it	cs
 800047e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000482:	fa43 f305 	asr.w	r3, r3, r5
 8000486:	18c0      	adds	r0, r0, r3
 8000488:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800048c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000490:	d507      	bpl.n	80004a2 <__adddf3+0xe6>
 8000492:	f04f 0e00 	mov.w	lr, #0
 8000496:	f1dc 0c00 	rsbs	ip, ip, #0
 800049a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800049e:	eb6e 0101 	sbc.w	r1, lr, r1
 80004a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004a6:	d31b      	bcc.n	80004e0 <__adddf3+0x124>
 80004a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004ac:	d30c      	bcc.n	80004c8 <__adddf3+0x10c>
 80004ae:	0849      	lsrs	r1, r1, #1
 80004b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004b8:	f104 0401 	add.w	r4, r4, #1
 80004bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004c4:	f080 809a 	bcs.w	80005fc <__adddf3+0x240>
 80004c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004cc:	bf08      	it	eq
 80004ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004d2:	f150 0000 	adcs.w	r0, r0, #0
 80004d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004da:	ea41 0105 	orr.w	r1, r1, r5
 80004de:	bd30      	pop	{r4, r5, pc}
 80004e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004e4:	4140      	adcs	r0, r0
 80004e6:	eb41 0101 	adc.w	r1, r1, r1
 80004ea:	3c01      	subs	r4, #1
 80004ec:	bf28      	it	cs
 80004ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004f2:	d2e9      	bcs.n	80004c8 <__adddf3+0x10c>
 80004f4:	f091 0f00 	teq	r1, #0
 80004f8:	bf04      	itt	eq
 80004fa:	4601      	moveq	r1, r0
 80004fc:	2000      	moveq	r0, #0
 80004fe:	fab1 f381 	clz	r3, r1
 8000502:	bf08      	it	eq
 8000504:	3320      	addeq	r3, #32
 8000506:	f1a3 030b 	sub.w	r3, r3, #11
 800050a:	f1b3 0220 	subs.w	r2, r3, #32
 800050e:	da0c      	bge.n	800052a <__adddf3+0x16e>
 8000510:	320c      	adds	r2, #12
 8000512:	dd08      	ble.n	8000526 <__adddf3+0x16a>
 8000514:	f102 0c14 	add.w	ip, r2, #20
 8000518:	f1c2 020c 	rsb	r2, r2, #12
 800051c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000520:	fa21 f102 	lsr.w	r1, r1, r2
 8000524:	e00c      	b.n	8000540 <__adddf3+0x184>
 8000526:	f102 0214 	add.w	r2, r2, #20
 800052a:	bfd8      	it	le
 800052c:	f1c2 0c20 	rsble	ip, r2, #32
 8000530:	fa01 f102 	lsl.w	r1, r1, r2
 8000534:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000538:	bfdc      	itt	le
 800053a:	ea41 010c 	orrle.w	r1, r1, ip
 800053e:	4090      	lslle	r0, r2
 8000540:	1ae4      	subs	r4, r4, r3
 8000542:	bfa2      	ittt	ge
 8000544:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000548:	4329      	orrge	r1, r5
 800054a:	bd30      	popge	{r4, r5, pc}
 800054c:	ea6f 0404 	mvn.w	r4, r4
 8000550:	3c1f      	subs	r4, #31
 8000552:	da1c      	bge.n	800058e <__adddf3+0x1d2>
 8000554:	340c      	adds	r4, #12
 8000556:	dc0e      	bgt.n	8000576 <__adddf3+0x1ba>
 8000558:	f104 0414 	add.w	r4, r4, #20
 800055c:	f1c4 0220 	rsb	r2, r4, #32
 8000560:	fa20 f004 	lsr.w	r0, r0, r4
 8000564:	fa01 f302 	lsl.w	r3, r1, r2
 8000568:	ea40 0003 	orr.w	r0, r0, r3
 800056c:	fa21 f304 	lsr.w	r3, r1, r4
 8000570:	ea45 0103 	orr.w	r1, r5, r3
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f1c4 040c 	rsb	r4, r4, #12
 800057a:	f1c4 0220 	rsb	r2, r4, #32
 800057e:	fa20 f002 	lsr.w	r0, r0, r2
 8000582:	fa01 f304 	lsl.w	r3, r1, r4
 8000586:	ea40 0003 	orr.w	r0, r0, r3
 800058a:	4629      	mov	r1, r5
 800058c:	bd30      	pop	{r4, r5, pc}
 800058e:	fa21 f004 	lsr.w	r0, r1, r4
 8000592:	4629      	mov	r1, r5
 8000594:	bd30      	pop	{r4, r5, pc}
 8000596:	f094 0f00 	teq	r4, #0
 800059a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800059e:	bf06      	itte	eq
 80005a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005a4:	3401      	addeq	r4, #1
 80005a6:	3d01      	subne	r5, #1
 80005a8:	e74e      	b.n	8000448 <__adddf3+0x8c>
 80005aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ae:	bf18      	it	ne
 80005b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005b4:	d029      	beq.n	800060a <__adddf3+0x24e>
 80005b6:	ea94 0f05 	teq	r4, r5
 80005ba:	bf08      	it	eq
 80005bc:	ea90 0f02 	teqeq	r0, r2
 80005c0:	d005      	beq.n	80005ce <__adddf3+0x212>
 80005c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005c6:	bf04      	itt	eq
 80005c8:	4619      	moveq	r1, r3
 80005ca:	4610      	moveq	r0, r2
 80005cc:	bd30      	pop	{r4, r5, pc}
 80005ce:	ea91 0f03 	teq	r1, r3
 80005d2:	bf1e      	ittt	ne
 80005d4:	2100      	movne	r1, #0
 80005d6:	2000      	movne	r0, #0
 80005d8:	bd30      	popne	{r4, r5, pc}
 80005da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005de:	d105      	bne.n	80005ec <__adddf3+0x230>
 80005e0:	0040      	lsls	r0, r0, #1
 80005e2:	4149      	adcs	r1, r1
 80005e4:	bf28      	it	cs
 80005e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ea:	bd30      	pop	{r4, r5, pc}
 80005ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005f0:	bf3c      	itt	cc
 80005f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005f6:	bd30      	popcc	{r4, r5, pc}
 80005f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000600:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000604:	f04f 0000 	mov.w	r0, #0
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800060e:	bf1a      	itte	ne
 8000610:	4619      	movne	r1, r3
 8000612:	4610      	movne	r0, r2
 8000614:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000618:	bf1c      	itt	ne
 800061a:	460b      	movne	r3, r1
 800061c:	4602      	movne	r2, r0
 800061e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000622:	bf06      	itte	eq
 8000624:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000628:	ea91 0f03 	teqeq	r1, r3
 800062c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	bf00      	nop

08000634 <__aeabi_ui2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f04f 0500 	mov.w	r5, #0
 800064c:	f04f 0100 	mov.w	r1, #0
 8000650:	e750      	b.n	80004f4 <__adddf3+0x138>
 8000652:	bf00      	nop

08000654 <__aeabi_i2d>:
 8000654:	f090 0f00 	teq	r0, #0
 8000658:	bf04      	itt	eq
 800065a:	2100      	moveq	r1, #0
 800065c:	4770      	bxeq	lr
 800065e:	b530      	push	{r4, r5, lr}
 8000660:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000664:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000668:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800066c:	bf48      	it	mi
 800066e:	4240      	negmi	r0, r0
 8000670:	f04f 0100 	mov.w	r1, #0
 8000674:	e73e      	b.n	80004f4 <__adddf3+0x138>
 8000676:	bf00      	nop

08000678 <__aeabi_f2d>:
 8000678:	0042      	lsls	r2, r0, #1
 800067a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800067e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000682:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000686:	bf1f      	itttt	ne
 8000688:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800068c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000690:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000694:	4770      	bxne	lr
 8000696:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800069a:	bf08      	it	eq
 800069c:	4770      	bxeq	lr
 800069e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006a2:	bf04      	itt	eq
 80006a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006b8:	e71c      	b.n	80004f4 <__adddf3+0x138>
 80006ba:	bf00      	nop

080006bc <__aeabi_ul2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f04f 0500 	mov.w	r5, #0
 80006ca:	e00a      	b.n	80006e2 <__aeabi_l2d+0x16>

080006cc <__aeabi_l2d>:
 80006cc:	ea50 0201 	orrs.w	r2, r0, r1
 80006d0:	bf08      	it	eq
 80006d2:	4770      	bxeq	lr
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006da:	d502      	bpl.n	80006e2 <__aeabi_l2d+0x16>
 80006dc:	4240      	negs	r0, r0
 80006de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ee:	f43f aed8 	beq.w	80004a2 <__adddf3+0xe6>
 80006f2:	f04f 0203 	mov.w	r2, #3
 80006f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006fa:	bf18      	it	ne
 80006fc:	3203      	addne	r2, #3
 80006fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000702:	bf18      	it	ne
 8000704:	3203      	addne	r2, #3
 8000706:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800070a:	f1c2 0320 	rsb	r3, r2, #32
 800070e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000712:	fa20 f002 	lsr.w	r0, r0, r2
 8000716:	fa01 fe03 	lsl.w	lr, r1, r3
 800071a:	ea40 000e 	orr.w	r0, r0, lr
 800071e:	fa21 f102 	lsr.w	r1, r1, r2
 8000722:	4414      	add	r4, r2
 8000724:	e6bd      	b.n	80004a2 <__adddf3+0xe6>
 8000726:	bf00      	nop

08000728 <__aeabi_uldivmod>:
 8000728:	b953      	cbnz	r3, 8000740 <__aeabi_uldivmod+0x18>
 800072a:	b94a      	cbnz	r2, 8000740 <__aeabi_uldivmod+0x18>
 800072c:	2900      	cmp	r1, #0
 800072e:	bf08      	it	eq
 8000730:	2800      	cmpeq	r0, #0
 8000732:	bf1c      	itt	ne
 8000734:	f04f 31ff 	movne.w	r1, #4294967295
 8000738:	f04f 30ff 	movne.w	r0, #4294967295
 800073c:	f000 b9c0 	b.w	8000ac0 <__aeabi_idiv0>
 8000740:	f1ad 0c08 	sub.w	ip, sp, #8
 8000744:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000748:	f000 f83e 	bl	80007c8 <__udivmoddi4>
 800074c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000750:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000754:	b004      	add	sp, #16
 8000756:	4770      	bx	lr

08000758 <__aeabi_d2lz>:
 8000758:	b508      	push	{r3, lr}
 800075a:	4602      	mov	r2, r0
 800075c:	460b      	mov	r3, r1
 800075e:	ec43 2b17 	vmov	d7, r2, r3
 8000762:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800076a:	d403      	bmi.n	8000774 <__aeabi_d2lz+0x1c>
 800076c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000770:	f000 b80a 	b.w	8000788 <__aeabi_d2ulz>
 8000774:	eeb1 7b47 	vneg.f64	d7, d7
 8000778:	ec51 0b17 	vmov	r0, r1, d7
 800077c:	f000 f804 	bl	8000788 <__aeabi_d2ulz>
 8000780:	4240      	negs	r0, r0
 8000782:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000786:	bd08      	pop	{r3, pc}

08000788 <__aeabi_d2ulz>:
 8000788:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007b8 <__aeabi_d2ulz+0x30>
 800078c:	ec41 0b17 	vmov	d7, r0, r1
 8000790:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007c0 <__aeabi_d2ulz+0x38>
 8000794:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000798:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800079c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007a0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007a4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007a8:	ee16 1a10 	vmov	r1, s12
 80007ac:	ee17 0a90 	vmov	r0, s15
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	f3af 8000 	nop.w
 80007b8:	00000000 	.word	0x00000000
 80007bc:	3df00000 	.word	0x3df00000
 80007c0:	00000000 	.word	0x00000000
 80007c4:	41f00000 	.word	0x41f00000

080007c8 <__udivmoddi4>:
 80007c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007cc:	9d08      	ldr	r5, [sp, #32]
 80007ce:	468e      	mov	lr, r1
 80007d0:	4604      	mov	r4, r0
 80007d2:	4688      	mov	r8, r1
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d14a      	bne.n	800086e <__udivmoddi4+0xa6>
 80007d8:	428a      	cmp	r2, r1
 80007da:	4617      	mov	r7, r2
 80007dc:	d962      	bls.n	80008a4 <__udivmoddi4+0xdc>
 80007de:	fab2 f682 	clz	r6, r2
 80007e2:	b14e      	cbz	r6, 80007f8 <__udivmoddi4+0x30>
 80007e4:	f1c6 0320 	rsb	r3, r6, #32
 80007e8:	fa01 f806 	lsl.w	r8, r1, r6
 80007ec:	fa20 f303 	lsr.w	r3, r0, r3
 80007f0:	40b7      	lsls	r7, r6
 80007f2:	ea43 0808 	orr.w	r8, r3, r8
 80007f6:	40b4      	lsls	r4, r6
 80007f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007fc:	fa1f fc87 	uxth.w	ip, r7
 8000800:	fbb8 f1fe 	udiv	r1, r8, lr
 8000804:	0c23      	lsrs	r3, r4, #16
 8000806:	fb0e 8811 	mls	r8, lr, r1, r8
 800080a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800080e:	fb01 f20c 	mul.w	r2, r1, ip
 8000812:	429a      	cmp	r2, r3
 8000814:	d909      	bls.n	800082a <__udivmoddi4+0x62>
 8000816:	18fb      	adds	r3, r7, r3
 8000818:	f101 30ff 	add.w	r0, r1, #4294967295
 800081c:	f080 80ea 	bcs.w	80009f4 <__udivmoddi4+0x22c>
 8000820:	429a      	cmp	r2, r3
 8000822:	f240 80e7 	bls.w	80009f4 <__udivmoddi4+0x22c>
 8000826:	3902      	subs	r1, #2
 8000828:	443b      	add	r3, r7
 800082a:	1a9a      	subs	r2, r3, r2
 800082c:	b2a3      	uxth	r3, r4
 800082e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000832:	fb0e 2210 	mls	r2, lr, r0, r2
 8000836:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800083a:	fb00 fc0c 	mul.w	ip, r0, ip
 800083e:	459c      	cmp	ip, r3
 8000840:	d909      	bls.n	8000856 <__udivmoddi4+0x8e>
 8000842:	18fb      	adds	r3, r7, r3
 8000844:	f100 32ff 	add.w	r2, r0, #4294967295
 8000848:	f080 80d6 	bcs.w	80009f8 <__udivmoddi4+0x230>
 800084c:	459c      	cmp	ip, r3
 800084e:	f240 80d3 	bls.w	80009f8 <__udivmoddi4+0x230>
 8000852:	443b      	add	r3, r7
 8000854:	3802      	subs	r0, #2
 8000856:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800085a:	eba3 030c 	sub.w	r3, r3, ip
 800085e:	2100      	movs	r1, #0
 8000860:	b11d      	cbz	r5, 800086a <__udivmoddi4+0xa2>
 8000862:	40f3      	lsrs	r3, r6
 8000864:	2200      	movs	r2, #0
 8000866:	e9c5 3200 	strd	r3, r2, [r5]
 800086a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800086e:	428b      	cmp	r3, r1
 8000870:	d905      	bls.n	800087e <__udivmoddi4+0xb6>
 8000872:	b10d      	cbz	r5, 8000878 <__udivmoddi4+0xb0>
 8000874:	e9c5 0100 	strd	r0, r1, [r5]
 8000878:	2100      	movs	r1, #0
 800087a:	4608      	mov	r0, r1
 800087c:	e7f5      	b.n	800086a <__udivmoddi4+0xa2>
 800087e:	fab3 f183 	clz	r1, r3
 8000882:	2900      	cmp	r1, #0
 8000884:	d146      	bne.n	8000914 <__udivmoddi4+0x14c>
 8000886:	4573      	cmp	r3, lr
 8000888:	d302      	bcc.n	8000890 <__udivmoddi4+0xc8>
 800088a:	4282      	cmp	r2, r0
 800088c:	f200 8105 	bhi.w	8000a9a <__udivmoddi4+0x2d2>
 8000890:	1a84      	subs	r4, r0, r2
 8000892:	eb6e 0203 	sbc.w	r2, lr, r3
 8000896:	2001      	movs	r0, #1
 8000898:	4690      	mov	r8, r2
 800089a:	2d00      	cmp	r5, #0
 800089c:	d0e5      	beq.n	800086a <__udivmoddi4+0xa2>
 800089e:	e9c5 4800 	strd	r4, r8, [r5]
 80008a2:	e7e2      	b.n	800086a <__udivmoddi4+0xa2>
 80008a4:	2a00      	cmp	r2, #0
 80008a6:	f000 8090 	beq.w	80009ca <__udivmoddi4+0x202>
 80008aa:	fab2 f682 	clz	r6, r2
 80008ae:	2e00      	cmp	r6, #0
 80008b0:	f040 80a4 	bne.w	80009fc <__udivmoddi4+0x234>
 80008b4:	1a8a      	subs	r2, r1, r2
 80008b6:	0c03      	lsrs	r3, r0, #16
 80008b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008bc:	b280      	uxth	r0, r0
 80008be:	b2bc      	uxth	r4, r7
 80008c0:	2101      	movs	r1, #1
 80008c2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008c6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ce:	fb04 f20c 	mul.w	r2, r4, ip
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d907      	bls.n	80008e6 <__udivmoddi4+0x11e>
 80008d6:	18fb      	adds	r3, r7, r3
 80008d8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008dc:	d202      	bcs.n	80008e4 <__udivmoddi4+0x11c>
 80008de:	429a      	cmp	r2, r3
 80008e0:	f200 80e0 	bhi.w	8000aa4 <__udivmoddi4+0x2dc>
 80008e4:	46c4      	mov	ip, r8
 80008e6:	1a9b      	subs	r3, r3, r2
 80008e8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008ec:	fb0e 3312 	mls	r3, lr, r2, r3
 80008f0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008f4:	fb02 f404 	mul.w	r4, r2, r4
 80008f8:	429c      	cmp	r4, r3
 80008fa:	d907      	bls.n	800090c <__udivmoddi4+0x144>
 80008fc:	18fb      	adds	r3, r7, r3
 80008fe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000902:	d202      	bcs.n	800090a <__udivmoddi4+0x142>
 8000904:	429c      	cmp	r4, r3
 8000906:	f200 80ca 	bhi.w	8000a9e <__udivmoddi4+0x2d6>
 800090a:	4602      	mov	r2, r0
 800090c:	1b1b      	subs	r3, r3, r4
 800090e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000912:	e7a5      	b.n	8000860 <__udivmoddi4+0x98>
 8000914:	f1c1 0620 	rsb	r6, r1, #32
 8000918:	408b      	lsls	r3, r1
 800091a:	fa22 f706 	lsr.w	r7, r2, r6
 800091e:	431f      	orrs	r7, r3
 8000920:	fa0e f401 	lsl.w	r4, lr, r1
 8000924:	fa20 f306 	lsr.w	r3, r0, r6
 8000928:	fa2e fe06 	lsr.w	lr, lr, r6
 800092c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000930:	4323      	orrs	r3, r4
 8000932:	fa00 f801 	lsl.w	r8, r0, r1
 8000936:	fa1f fc87 	uxth.w	ip, r7
 800093a:	fbbe f0f9 	udiv	r0, lr, r9
 800093e:	0c1c      	lsrs	r4, r3, #16
 8000940:	fb09 ee10 	mls	lr, r9, r0, lr
 8000944:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000948:	fb00 fe0c 	mul.w	lr, r0, ip
 800094c:	45a6      	cmp	lr, r4
 800094e:	fa02 f201 	lsl.w	r2, r2, r1
 8000952:	d909      	bls.n	8000968 <__udivmoddi4+0x1a0>
 8000954:	193c      	adds	r4, r7, r4
 8000956:	f100 3aff 	add.w	sl, r0, #4294967295
 800095a:	f080 809c 	bcs.w	8000a96 <__udivmoddi4+0x2ce>
 800095e:	45a6      	cmp	lr, r4
 8000960:	f240 8099 	bls.w	8000a96 <__udivmoddi4+0x2ce>
 8000964:	3802      	subs	r0, #2
 8000966:	443c      	add	r4, r7
 8000968:	eba4 040e 	sub.w	r4, r4, lr
 800096c:	fa1f fe83 	uxth.w	lr, r3
 8000970:	fbb4 f3f9 	udiv	r3, r4, r9
 8000974:	fb09 4413 	mls	r4, r9, r3, r4
 8000978:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800097c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000980:	45a4      	cmp	ip, r4
 8000982:	d908      	bls.n	8000996 <__udivmoddi4+0x1ce>
 8000984:	193c      	adds	r4, r7, r4
 8000986:	f103 3eff 	add.w	lr, r3, #4294967295
 800098a:	f080 8082 	bcs.w	8000a92 <__udivmoddi4+0x2ca>
 800098e:	45a4      	cmp	ip, r4
 8000990:	d97f      	bls.n	8000a92 <__udivmoddi4+0x2ca>
 8000992:	3b02      	subs	r3, #2
 8000994:	443c      	add	r4, r7
 8000996:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800099a:	eba4 040c 	sub.w	r4, r4, ip
 800099e:	fba0 ec02 	umull	lr, ip, r0, r2
 80009a2:	4564      	cmp	r4, ip
 80009a4:	4673      	mov	r3, lr
 80009a6:	46e1      	mov	r9, ip
 80009a8:	d362      	bcc.n	8000a70 <__udivmoddi4+0x2a8>
 80009aa:	d05f      	beq.n	8000a6c <__udivmoddi4+0x2a4>
 80009ac:	b15d      	cbz	r5, 80009c6 <__udivmoddi4+0x1fe>
 80009ae:	ebb8 0203 	subs.w	r2, r8, r3
 80009b2:	eb64 0409 	sbc.w	r4, r4, r9
 80009b6:	fa04 f606 	lsl.w	r6, r4, r6
 80009ba:	fa22 f301 	lsr.w	r3, r2, r1
 80009be:	431e      	orrs	r6, r3
 80009c0:	40cc      	lsrs	r4, r1
 80009c2:	e9c5 6400 	strd	r6, r4, [r5]
 80009c6:	2100      	movs	r1, #0
 80009c8:	e74f      	b.n	800086a <__udivmoddi4+0xa2>
 80009ca:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ce:	0c01      	lsrs	r1, r0, #16
 80009d0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009d4:	b280      	uxth	r0, r0
 80009d6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009da:	463b      	mov	r3, r7
 80009dc:	4638      	mov	r0, r7
 80009de:	463c      	mov	r4, r7
 80009e0:	46b8      	mov	r8, r7
 80009e2:	46be      	mov	lr, r7
 80009e4:	2620      	movs	r6, #32
 80009e6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ea:	eba2 0208 	sub.w	r2, r2, r8
 80009ee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009f2:	e766      	b.n	80008c2 <__udivmoddi4+0xfa>
 80009f4:	4601      	mov	r1, r0
 80009f6:	e718      	b.n	800082a <__udivmoddi4+0x62>
 80009f8:	4610      	mov	r0, r2
 80009fa:	e72c      	b.n	8000856 <__udivmoddi4+0x8e>
 80009fc:	f1c6 0220 	rsb	r2, r6, #32
 8000a00:	fa2e f302 	lsr.w	r3, lr, r2
 8000a04:	40b7      	lsls	r7, r6
 8000a06:	40b1      	lsls	r1, r6
 8000a08:	fa20 f202 	lsr.w	r2, r0, r2
 8000a0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a10:	430a      	orrs	r2, r1
 8000a12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000a16:	b2bc      	uxth	r4, r7
 8000a18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000a1c:	0c11      	lsrs	r1, r2, #16
 8000a1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a22:	fb08 f904 	mul.w	r9, r8, r4
 8000a26:	40b0      	lsls	r0, r6
 8000a28:	4589      	cmp	r9, r1
 8000a2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a2e:	b280      	uxth	r0, r0
 8000a30:	d93e      	bls.n	8000ab0 <__udivmoddi4+0x2e8>
 8000a32:	1879      	adds	r1, r7, r1
 8000a34:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a38:	d201      	bcs.n	8000a3e <__udivmoddi4+0x276>
 8000a3a:	4589      	cmp	r9, r1
 8000a3c:	d81f      	bhi.n	8000a7e <__udivmoddi4+0x2b6>
 8000a3e:	eba1 0109 	sub.w	r1, r1, r9
 8000a42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a46:	fb09 f804 	mul.w	r8, r9, r4
 8000a4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a4e:	b292      	uxth	r2, r2
 8000a50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a54:	4542      	cmp	r2, r8
 8000a56:	d229      	bcs.n	8000aac <__udivmoddi4+0x2e4>
 8000a58:	18ba      	adds	r2, r7, r2
 8000a5a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a5e:	d2c4      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a60:	4542      	cmp	r2, r8
 8000a62:	d2c2      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a64:	f1a9 0102 	sub.w	r1, r9, #2
 8000a68:	443a      	add	r2, r7
 8000a6a:	e7be      	b.n	80009ea <__udivmoddi4+0x222>
 8000a6c:	45f0      	cmp	r8, lr
 8000a6e:	d29d      	bcs.n	80009ac <__udivmoddi4+0x1e4>
 8000a70:	ebbe 0302 	subs.w	r3, lr, r2
 8000a74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a78:	3801      	subs	r0, #1
 8000a7a:	46e1      	mov	r9, ip
 8000a7c:	e796      	b.n	80009ac <__udivmoddi4+0x1e4>
 8000a7e:	eba7 0909 	sub.w	r9, r7, r9
 8000a82:	4449      	add	r1, r9
 8000a84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a8c:	fb09 f804 	mul.w	r8, r9, r4
 8000a90:	e7db      	b.n	8000a4a <__udivmoddi4+0x282>
 8000a92:	4673      	mov	r3, lr
 8000a94:	e77f      	b.n	8000996 <__udivmoddi4+0x1ce>
 8000a96:	4650      	mov	r0, sl
 8000a98:	e766      	b.n	8000968 <__udivmoddi4+0x1a0>
 8000a9a:	4608      	mov	r0, r1
 8000a9c:	e6fd      	b.n	800089a <__udivmoddi4+0xd2>
 8000a9e:	443b      	add	r3, r7
 8000aa0:	3a02      	subs	r2, #2
 8000aa2:	e733      	b.n	800090c <__udivmoddi4+0x144>
 8000aa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000aa8:	443b      	add	r3, r7
 8000aaa:	e71c      	b.n	80008e6 <__udivmoddi4+0x11e>
 8000aac:	4649      	mov	r1, r9
 8000aae:	e79c      	b.n	80009ea <__udivmoddi4+0x222>
 8000ab0:	eba1 0109 	sub.w	r1, r1, r9
 8000ab4:	46c4      	mov	ip, r8
 8000ab6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aba:	fb09 f804 	mul.w	r8, r9, r4
 8000abe:	e7c4      	b.n	8000a4a <__udivmoddi4+0x282>

08000ac0 <__aeabi_idiv0>:
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000ac8:	4b49      	ldr	r3, [pc, #292]	@ (8000bf0 <SystemInit+0x12c>)
 8000aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ace:	4a48      	ldr	r2, [pc, #288]	@ (8000bf0 <SystemInit+0x12c>)
 8000ad0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ad4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000ad8:	4b45      	ldr	r3, [pc, #276]	@ (8000bf0 <SystemInit+0x12c>)
 8000ada:	691b      	ldr	r3, [r3, #16]
 8000adc:	4a44      	ldr	r2, [pc, #272]	@ (8000bf0 <SystemInit+0x12c>)
 8000ade:	f043 0310 	orr.w	r3, r3, #16
 8000ae2:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000ae4:	4b43      	ldr	r3, [pc, #268]	@ (8000bf4 <SystemInit+0x130>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	f003 030f 	and.w	r3, r3, #15
 8000aec:	2b06      	cmp	r3, #6
 8000aee:	d807      	bhi.n	8000b00 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000af0:	4b40      	ldr	r3, [pc, #256]	@ (8000bf4 <SystemInit+0x130>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	f023 030f 	bic.w	r3, r3, #15
 8000af8:	4a3e      	ldr	r2, [pc, #248]	@ (8000bf4 <SystemInit+0x130>)
 8000afa:	f043 0307 	orr.w	r3, r3, #7
 8000afe:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000b00:	4b3d      	ldr	r3, [pc, #244]	@ (8000bf8 <SystemInit+0x134>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	4a3c      	ldr	r2, [pc, #240]	@ (8000bf8 <SystemInit+0x134>)
 8000b06:	f043 0301 	orr.w	r3, r3, #1
 8000b0a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000b0c:	4b3a      	ldr	r3, [pc, #232]	@ (8000bf8 <SystemInit+0x134>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000b12:	4b39      	ldr	r3, [pc, #228]	@ (8000bf8 <SystemInit+0x134>)
 8000b14:	681a      	ldr	r2, [r3, #0]
 8000b16:	4938      	ldr	r1, [pc, #224]	@ (8000bf8 <SystemInit+0x134>)
 8000b18:	4b38      	ldr	r3, [pc, #224]	@ (8000bfc <SystemInit+0x138>)
 8000b1a:	4013      	ands	r3, r2
 8000b1c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000b1e:	4b35      	ldr	r3, [pc, #212]	@ (8000bf4 <SystemInit+0x130>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	f003 0308 	and.w	r3, r3, #8
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d007      	beq.n	8000b3a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000b2a:	4b32      	ldr	r3, [pc, #200]	@ (8000bf4 <SystemInit+0x130>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	f023 030f 	bic.w	r3, r3, #15
 8000b32:	4a30      	ldr	r2, [pc, #192]	@ (8000bf4 <SystemInit+0x130>)
 8000b34:	f043 0307 	orr.w	r3, r3, #7
 8000b38:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000b3a:	4b2f      	ldr	r3, [pc, #188]	@ (8000bf8 <SystemInit+0x134>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000b40:	4b2d      	ldr	r3, [pc, #180]	@ (8000bf8 <SystemInit+0x134>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000b46:	4b2c      	ldr	r3, [pc, #176]	@ (8000bf8 <SystemInit+0x134>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000b4c:	4b2a      	ldr	r3, [pc, #168]	@ (8000bf8 <SystemInit+0x134>)
 8000b4e:	4a2c      	ldr	r2, [pc, #176]	@ (8000c00 <SystemInit+0x13c>)
 8000b50:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000b52:	4b29      	ldr	r3, [pc, #164]	@ (8000bf8 <SystemInit+0x134>)
 8000b54:	4a2b      	ldr	r2, [pc, #172]	@ (8000c04 <SystemInit+0x140>)
 8000b56:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000b58:	4b27      	ldr	r3, [pc, #156]	@ (8000bf8 <SystemInit+0x134>)
 8000b5a:	4a2b      	ldr	r2, [pc, #172]	@ (8000c08 <SystemInit+0x144>)
 8000b5c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000b5e:	4b26      	ldr	r3, [pc, #152]	@ (8000bf8 <SystemInit+0x134>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000b64:	4b24      	ldr	r3, [pc, #144]	@ (8000bf8 <SystemInit+0x134>)
 8000b66:	4a28      	ldr	r2, [pc, #160]	@ (8000c08 <SystemInit+0x144>)
 8000b68:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000b6a:	4b23      	ldr	r3, [pc, #140]	@ (8000bf8 <SystemInit+0x134>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000b70:	4b21      	ldr	r3, [pc, #132]	@ (8000bf8 <SystemInit+0x134>)
 8000b72:	4a25      	ldr	r2, [pc, #148]	@ (8000c08 <SystemInit+0x144>)
 8000b74:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000b76:	4b20      	ldr	r3, [pc, #128]	@ (8000bf8 <SystemInit+0x134>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000b7c:	4b1e      	ldr	r3, [pc, #120]	@ (8000bf8 <SystemInit+0x134>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a1d      	ldr	r2, [pc, #116]	@ (8000bf8 <SystemInit+0x134>)
 8000b82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b86:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000b88:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf8 <SystemInit+0x134>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000b8e:	4b1f      	ldr	r3, [pc, #124]	@ (8000c0c <SystemInit+0x148>)
 8000b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b92:	4a1e      	ldr	r2, [pc, #120]	@ (8000c0c <SystemInit+0x148>)
 8000b94:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b98:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000b9a:	4b1d      	ldr	r3, [pc, #116]	@ (8000c10 <SystemInit+0x14c>)
 8000b9c:	681a      	ldr	r2, [r3, #0]
 8000b9e:	4b1d      	ldr	r3, [pc, #116]	@ (8000c14 <SystemInit+0x150>)
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000ba6:	d202      	bcs.n	8000bae <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000ba8:	4b1b      	ldr	r3, [pc, #108]	@ (8000c18 <SystemInit+0x154>)
 8000baa:	2201      	movs	r2, #1
 8000bac:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000bae:	4b12      	ldr	r3, [pc, #72]	@ (8000bf8 <SystemInit+0x134>)
 8000bb0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000bb4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d113      	bne.n	8000be4 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000bbc:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf8 <SystemInit+0x134>)
 8000bbe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000bc2:	4a0d      	ldr	r2, [pc, #52]	@ (8000bf8 <SystemInit+0x134>)
 8000bc4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000bc8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000bcc:	4b13      	ldr	r3, [pc, #76]	@ (8000c1c <SystemInit+0x158>)
 8000bce:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000bd2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000bd4:	4b08      	ldr	r3, [pc, #32]	@ (8000bf8 <SystemInit+0x134>)
 8000bd6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000bda:	4a07      	ldr	r2, [pc, #28]	@ (8000bf8 <SystemInit+0x134>)
 8000bdc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000be0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000be4:	bf00      	nop
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	e000ed00 	.word	0xe000ed00
 8000bf4:	52002000 	.word	0x52002000
 8000bf8:	58024400 	.word	0x58024400
 8000bfc:	eaf6ed7f 	.word	0xeaf6ed7f
 8000c00:	02020200 	.word	0x02020200
 8000c04:	01ff0000 	.word	0x01ff0000
 8000c08:	01010280 	.word	0x01010280
 8000c0c:	580000c0 	.word	0x580000c0
 8000c10:	5c001000 	.word	0x5c001000
 8000c14:	ffff0000 	.word	0xffff0000
 8000c18:	51008108 	.word	0x51008108
 8000c1c:	52004000 	.word	0x52004000

08000c20 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000c24:	4b09      	ldr	r3, [pc, #36]	@ (8000c4c <ExitRun0Mode+0x2c>)
 8000c26:	68db      	ldr	r3, [r3, #12]
 8000c28:	4a08      	ldr	r2, [pc, #32]	@ (8000c4c <ExitRun0Mode+0x2c>)
 8000c2a:	f023 0302 	bic.w	r3, r3, #2
 8000c2e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000c30:	bf00      	nop
 8000c32:	4b06      	ldr	r3, [pc, #24]	@ (8000c4c <ExitRun0Mode+0x2c>)
 8000c34:	685b      	ldr	r3, [r3, #4]
 8000c36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d0f9      	beq.n	8000c32 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000c3e:	bf00      	nop
 8000c40:	bf00      	nop
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop
 8000c4c:	58024800 	.word	0x58024800

08000c50 <uart_mb_get_any>:
    return 1;
}

// Non-blocking: get one byte from the first non-empty mailbox in the registry.
// Returns 1 if a byte was read, 0 if all mailboxes are empty.
static inline int uart_mb_get_any(uint8_t *b) {
 8000c50:	b480      	push	{r7}
 8000c52:	b085      	sub	sp, #20
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
    extern uart_mb_t g_mailboxes[UART_MB_MAX];
    extern uint32_t  g_mb_count;

    for (uint32_t i = 0; i < g_mb_count; ++i) {
 8000c58:	2300      	movs	r3, #0
 8000c5a:	60fb      	str	r3, [r7, #12]
 8000c5c:	e02e      	b.n	8000cbc <uart_mb_get_any+0x6c>
        uart_mb_t *mb = &g_mailboxes[i];
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	f44f 7213 	mov.w	r2, #588	@ 0x24c
 8000c64:	fb02 f303 	mul.w	r3, r2, r3
 8000c68:	4a1a      	ldr	r2, [pc, #104]	@ (8000cd4 <uart_mb_get_any+0x84>)
 8000c6a:	4413      	add	r3, r2
 8000c6c:	60bb      	str	r3, [r7, #8]
        if (mb->head != mb->tail) {
 8000c6e:	68bb      	ldr	r3, [r7, #8]
 8000c70:	f8b3 3244 	ldrh.w	r3, [r3, #580]	@ 0x244
 8000c74:	b29a      	uxth	r2, r3
 8000c76:	68bb      	ldr	r3, [r7, #8]
 8000c78:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 8000c7c:	b29b      	uxth	r3, r3
 8000c7e:	429a      	cmp	r2, r3
 8000c80:	d019      	beq.n	8000cb6 <uart_mb_get_any+0x66>
            *b = mb->rb[mb->tail];
 8000c82:	68bb      	ldr	r3, [r7, #8]
 8000c84:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 8000c88:	b29b      	uxth	r3, r3
 8000c8a:	461a      	mov	r2, r3
 8000c8c:	68bb      	ldr	r3, [r7, #8]
 8000c8e:	4413      	add	r3, r2
 8000c90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000c94:	b2da      	uxtb	r2, r3
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	701a      	strb	r2, [r3, #0]
            mb->tail = (uint16_t)((mb->tail + 1U) % RX_RB_SZ);
 8000c9a:	68bb      	ldr	r3, [r7, #8]
 8000c9c:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 8000ca0:	b29b      	uxth	r3, r3
 8000ca2:	3301      	adds	r3, #1
 8000ca4:	b29b      	uxth	r3, r3
 8000ca6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000caa:	b29a      	uxth	r2, r3
 8000cac:	68bb      	ldr	r3, [r7, #8]
 8000cae:	f8a3 2246 	strh.w	r2, [r3, #582]	@ 0x246
            return 1;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	e008      	b.n	8000cc8 <uart_mb_get_any+0x78>
    for (uint32_t i = 0; i < g_mb_count; ++i) {
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	3301      	adds	r3, #1
 8000cba:	60fb      	str	r3, [r7, #12]
 8000cbc:	4b06      	ldr	r3, [pc, #24]	@ (8000cd8 <uart_mb_get_any+0x88>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	68fa      	ldr	r2, [r7, #12]
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d3cb      	bcc.n	8000c5e <uart_mb_get_any+0xe>
        }
    }
    return 0;  // all empty
 8000cc6:	2300      	movs	r3, #0
}
 8000cc8:	4618      	mov	r0, r3
 8000cca:	3714      	adds	r7, #20
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd2:	4770      	bx	lr
 8000cd4:	240001fc 	.word	0x240001fc
 8000cd8:	24000b2c 	.word	0x24000b2c

08000cdc <uart_mb_send_all>:

// Broadcast a buffer to ALL registered UARTs.
// Returns the count of successful HAL transmit calls.
static inline int uart_mb_send_all(const uint8_t *buf, uint16_t len, uint32_t timeout)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b088      	sub	sp, #32
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	60f8      	str	r0, [r7, #12]
 8000ce4:	460b      	mov	r3, r1
 8000ce6:	607a      	str	r2, [r7, #4]
 8000ce8:	817b      	strh	r3, [r7, #10]
    extern uart_mb_t g_mailboxes[UART_MB_MAX];
    extern uint32_t  g_mb_count;

    int ok = 0;
 8000cea:	2300      	movs	r3, #0
 8000cec:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < g_mb_count; ++i) {
 8000cee:	2300      	movs	r3, #0
 8000cf0:	61bb      	str	r3, [r7, #24]
 8000cf2:	e01a      	b.n	8000d2a <uart_mb_send_all+0x4e>
        UART_HandleTypeDef *huart = g_mailboxes[i].huart;
 8000cf4:	4a12      	ldr	r2, [pc, #72]	@ (8000d40 <uart_mb_send_all+0x64>)
 8000cf6:	69bb      	ldr	r3, [r7, #24]
 8000cf8:	f44f 7113 	mov.w	r1, #588	@ 0x24c
 8000cfc:	fb01 f303 	mul.w	r3, r1, r3
 8000d00:	4413      	add	r3, r2
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	617b      	str	r3, [r7, #20]
        if (huart && HAL_UART_Transmit(huart, (uint8_t*)buf, len, timeout) == HAL_OK) {
 8000d06:	697b      	ldr	r3, [r7, #20]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d00b      	beq.n	8000d24 <uart_mb_send_all+0x48>
 8000d0c:	897a      	ldrh	r2, [r7, #10]
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	68f9      	ldr	r1, [r7, #12]
 8000d12:	6978      	ldr	r0, [r7, #20]
 8000d14:	f006 ff8f 	bl	8007c36 <HAL_UART_Transmit>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d102      	bne.n	8000d24 <uart_mb_send_all+0x48>
            ok++;
 8000d1e:	69fb      	ldr	r3, [r7, #28]
 8000d20:	3301      	adds	r3, #1
 8000d22:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < g_mb_count; ++i) {
 8000d24:	69bb      	ldr	r3, [r7, #24]
 8000d26:	3301      	adds	r3, #1
 8000d28:	61bb      	str	r3, [r7, #24]
 8000d2a:	4b06      	ldr	r3, [pc, #24]	@ (8000d44 <uart_mb_send_all+0x68>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	69ba      	ldr	r2, [r7, #24]
 8000d30:	429a      	cmp	r2, r3
 8000d32:	d3df      	bcc.n	8000cf4 <uart_mb_send_all+0x18>
        }
    }
    return ok;
 8000d34:	69fb      	ldr	r3, [r7, #28]
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	3720      	adds	r7, #32
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	240001fc 	.word	0x240001fc
 8000d44:	24000b2c 	.word	0x24000b2c

08000d48 <uart_mb_send_all_cstr>:

// Convenience: broadcast a C-string (length = strlen)
// Returns the count of successful HAL transmit calls.
static inline int uart_mb_send_all_cstr(const char *s, uint32_t timeout)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b082      	sub	sp, #8
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
 8000d50:	6039      	str	r1, [r7, #0]
    return uart_mb_send_all((const uint8_t*)s, (uint16_t)strlen(s), timeout);
 8000d52:	6878      	ldr	r0, [r7, #4]
 8000d54:	f7ff fb24 	bl	80003a0 <strlen>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	b29b      	uxth	r3, r3
 8000d5c:	683a      	ldr	r2, [r7, #0]
 8000d5e:	4619      	mov	r1, r3
 8000d60:	6878      	ldr	r0, [r7, #4]
 8000d62:	f7ff ffbb 	bl	8000cdc <uart_mb_send_all>
 8000d66:	4603      	mov	r3, r0
}
 8000d68:	4618      	mov	r0, r3
 8000d6a:	3708      	adds	r7, #8
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}

08000d70 <_mb_put>:
#ifdef UART_MAILBOX_IMPL

uart_mb_t g_mailboxes[UART_MB_MAX];
uint32_t  g_mb_count = 0;

static inline int _mb_put(uart_mb_t *mb, uint8_t b) {
 8000d70:	b480      	push	{r7}
 8000d72:	b085      	sub	sp, #20
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
 8000d78:	460b      	mov	r3, r1
 8000d7a:	70fb      	strb	r3, [r7, #3]
    uint16_t next = (uint16_t)((mb->head + 1U) % RX_RB_SZ);
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	f8b3 3244 	ldrh.w	r3, [r3, #580]	@ 0x244
 8000d82:	b29b      	uxth	r3, r3
 8000d84:	3301      	adds	r3, #1
 8000d86:	b29b      	uxth	r3, r3
 8000d88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000d8c:	81fb      	strh	r3, [r7, #14]
    if (next == mb->tail) { mb->dropped++; return 0; }  // full
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 8000d94:	b29b      	uxth	r3, r3
 8000d96:	89fa      	ldrh	r2, [r7, #14]
 8000d98:	429a      	cmp	r2, r3
 8000d9a:	d108      	bne.n	8000dae <_mb_put+0x3e>
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	f8d3 3248 	ldr.w	r3, [r3, #584]	@ 0x248
 8000da2:	1c5a      	adds	r2, r3, #1
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	f8c3 2248 	str.w	r2, [r3, #584]	@ 0x248
 8000daa:	2300      	movs	r3, #0
 8000dac:	e00e      	b.n	8000dcc <_mb_put+0x5c>
    mb->rb[mb->head] = b;
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	f8b3 3244 	ldrh.w	r3, [r3, #580]	@ 0x244
 8000db4:	b29b      	uxth	r3, r3
 8000db6:	461a      	mov	r2, r3
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	4413      	add	r3, r2
 8000dbc:	78fa      	ldrb	r2, [r7, #3]
 8000dbe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    mb->head = next;
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	89fa      	ldrh	r2, [r7, #14]
 8000dc6:	f8a3 2244 	strh.w	r2, [r3, #580]	@ 0x244
    return 1;
 8000dca:	2301      	movs	r3, #1
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3714      	adds	r7, #20
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd6:	4770      	bx	lr

08000dd8 <_mb_find>:

static uart_mb_t* _mb_find(UART_HandleTypeDef *huart) {
 8000dd8:	b480      	push	{r7}
 8000dda:	b085      	sub	sp, #20
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
    for (uint32_t i = 0; i < g_mb_count; ++i)
 8000de0:	2300      	movs	r3, #0
 8000de2:	60fb      	str	r3, [r7, #12]
 8000de4:	e015      	b.n	8000e12 <_mb_find+0x3a>
        if (g_mailboxes[i].huart == huart) return &g_mailboxes[i];
 8000de6:	4a11      	ldr	r2, [pc, #68]	@ (8000e2c <_mb_find+0x54>)
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	f44f 7113 	mov.w	r1, #588	@ 0x24c
 8000dee:	fb01 f303 	mul.w	r3, r1, r3
 8000df2:	4413      	add	r3, r2
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	687a      	ldr	r2, [r7, #4]
 8000df8:	429a      	cmp	r2, r3
 8000dfa:	d107      	bne.n	8000e0c <_mb_find+0x34>
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	f44f 7213 	mov.w	r2, #588	@ 0x24c
 8000e02:	fb02 f303 	mul.w	r3, r2, r3
 8000e06:	4a09      	ldr	r2, [pc, #36]	@ (8000e2c <_mb_find+0x54>)
 8000e08:	4413      	add	r3, r2
 8000e0a:	e008      	b.n	8000e1e <_mb_find+0x46>
    for (uint32_t i = 0; i < g_mb_count; ++i)
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	3301      	adds	r3, #1
 8000e10:	60fb      	str	r3, [r7, #12]
 8000e12:	4b07      	ldr	r3, [pc, #28]	@ (8000e30 <_mb_find+0x58>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	68fa      	ldr	r2, [r7, #12]
 8000e18:	429a      	cmp	r2, r3
 8000e1a:	d3e4      	bcc.n	8000de6 <_mb_find+0xe>
    return NULL;
 8000e1c:	2300      	movs	r3, #0
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	3714      	adds	r7, #20
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	240001fc 	.word	0x240001fc
 8000e30:	24000b2c 	.word	0x24000b2c

08000e34 <uart_mb_register>:

uart_mb_t* uart_mb_find(UART_HandleTypeDef *huart) { return _mb_find(huart); }

int uart_mb_register(UART_HandleTypeDef *huart, uart_mb_t **out_mb) {
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b084      	sub	sp, #16
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
 8000e3c:	6039      	str	r1, [r7, #0]
    uart_mb_t *existing = _mb_find(huart);
 8000e3e:	6878      	ldr	r0, [r7, #4]
 8000e40:	f7ff ffca 	bl	8000dd8 <_mb_find>
 8000e44:	60f8      	str	r0, [r7, #12]
    if (existing) {
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d00f      	beq.n	8000e6c <uart_mb_register+0x38>
        if (out_mb) *out_mb = existing;
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d002      	beq.n	8000e58 <uart_mb_register+0x24>
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	68fa      	ldr	r2, [r7, #12]
 8000e56:	601a      	str	r2, [r3, #0]
        HAL_UARTEx_ReceiveToIdle_IT(existing->huart, existing->rxChunk, sizeof(existing->rxChunk));
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	6818      	ldr	r0, [r3, #0]
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	3304      	adds	r3, #4
 8000e60:	2240      	movs	r2, #64	@ 0x40
 8000e62:	4619      	mov	r1, r3
 8000e64:	f009 fa3b 	bl	800a2de <HAL_UARTEx_ReceiveToIdle_IT>
        return 0;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	e02a      	b.n	8000ec2 <uart_mb_register+0x8e>
    }
    if (g_mb_count >= UART_MB_MAX) return -1;
 8000e6c:	4b17      	ldr	r3, [pc, #92]	@ (8000ecc <uart_mb_register+0x98>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	2b03      	cmp	r3, #3
 8000e72:	d902      	bls.n	8000e7a <uart_mb_register+0x46>
 8000e74:	f04f 33ff 	mov.w	r3, #4294967295
 8000e78:	e023      	b.n	8000ec2 <uart_mb_register+0x8e>

    uart_mb_t *mb = &g_mailboxes[g_mb_count++];
 8000e7a:	4b14      	ldr	r3, [pc, #80]	@ (8000ecc <uart_mb_register+0x98>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	1c5a      	adds	r2, r3, #1
 8000e80:	4912      	ldr	r1, [pc, #72]	@ (8000ecc <uart_mb_register+0x98>)
 8000e82:	600a      	str	r2, [r1, #0]
 8000e84:	f44f 7213 	mov.w	r2, #588	@ 0x24c
 8000e88:	fb02 f303 	mul.w	r3, r2, r3
 8000e8c:	4a10      	ldr	r2, [pc, #64]	@ (8000ed0 <uart_mb_register+0x9c>)
 8000e8e:	4413      	add	r3, r2
 8000e90:	60bb      	str	r3, [r7, #8]
    memset((void*)mb, 0, sizeof(*mb));
 8000e92:	f44f 7213 	mov.w	r2, #588	@ 0x24c
 8000e96:	2100      	movs	r1, #0
 8000e98:	68b8      	ldr	r0, [r7, #8]
 8000e9a:	f00b f81e 	bl	800beda <memset>
    mb->huart = huart;
 8000e9e:	68bb      	ldr	r3, [r7, #8]
 8000ea0:	687a      	ldr	r2, [r7, #4]
 8000ea2:	601a      	str	r2, [r3, #0]

    HAL_UARTEx_ReceiveToIdle_IT(mb->huart, mb->rxChunk, sizeof(mb->rxChunk));
 8000ea4:	68bb      	ldr	r3, [r7, #8]
 8000ea6:	6818      	ldr	r0, [r3, #0]
 8000ea8:	68bb      	ldr	r3, [r7, #8]
 8000eaa:	3304      	adds	r3, #4
 8000eac:	2240      	movs	r2, #64	@ 0x40
 8000eae:	4619      	mov	r1, r3
 8000eb0:	f009 fa15 	bl	800a2de <HAL_UARTEx_ReceiveToIdle_IT>
    if (out_mb) *out_mb = mb;
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d002      	beq.n	8000ec0 <uart_mb_register+0x8c>
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	68ba      	ldr	r2, [r7, #8]
 8000ebe:	601a      	str	r2, [r3, #0]
    return 0;
 8000ec0:	2300      	movs	r3, #0
}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	3710      	adds	r7, #16
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	24000b2c 	.word	0x24000b2c
 8000ed0:	240001fc 	.word	0x240001fc

08000ed4 <HAL_UARTEx_RxEventCallback>:

// ---- Shared HAL callbacks ----
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
 8000edc:	460b      	mov	r3, r1
 8000ede:	807b      	strh	r3, [r7, #2]
    uart_mb_t *mb = _mb_find(huart);
 8000ee0:	6878      	ldr	r0, [r7, #4]
 8000ee2:	f7ff ff79 	bl	8000dd8 <_mb_find>
 8000ee6:	60b8      	str	r0, [r7, #8]
    if (!mb || Size == 0) return;
 8000ee8:	68bb      	ldr	r3, [r7, #8]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d01d      	beq.n	8000f2a <HAL_UARTEx_RxEventCallback+0x56>
 8000eee:	887b      	ldrh	r3, [r7, #2]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d01a      	beq.n	8000f2a <HAL_UARTEx_RxEventCallback+0x56>

    for (uint16_t i = 0; i < Size; ++i) (void)_mb_put(mb, mb->rxChunk[i]);
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	81fb      	strh	r3, [r7, #14]
 8000ef8:	e00a      	b.n	8000f10 <HAL_UARTEx_RxEventCallback+0x3c>
 8000efa:	89fb      	ldrh	r3, [r7, #14]
 8000efc:	68ba      	ldr	r2, [r7, #8]
 8000efe:	4413      	add	r3, r2
 8000f00:	791b      	ldrb	r3, [r3, #4]
 8000f02:	4619      	mov	r1, r3
 8000f04:	68b8      	ldr	r0, [r7, #8]
 8000f06:	f7ff ff33 	bl	8000d70 <_mb_put>
 8000f0a:	89fb      	ldrh	r3, [r7, #14]
 8000f0c:	3301      	adds	r3, #1
 8000f0e:	81fb      	strh	r3, [r7, #14]
 8000f10:	89fa      	ldrh	r2, [r7, #14]
 8000f12:	887b      	ldrh	r3, [r7, #2]
 8000f14:	429a      	cmp	r2, r3
 8000f16:	d3f0      	bcc.n	8000efa <HAL_UARTEx_RxEventCallback+0x26>

    HAL_UARTEx_ReceiveToIdle_IT(mb->huart, mb->rxChunk, sizeof(mb->rxChunk));
 8000f18:	68bb      	ldr	r3, [r7, #8]
 8000f1a:	6818      	ldr	r0, [r3, #0]
 8000f1c:	68bb      	ldr	r3, [r7, #8]
 8000f1e:	3304      	adds	r3, #4
 8000f20:	2240      	movs	r2, #64	@ 0x40
 8000f22:	4619      	mov	r1, r3
 8000f24:	f009 f9db 	bl	800a2de <HAL_UARTEx_ReceiveToIdle_IT>
 8000f28:	e000      	b.n	8000f2c <HAL_UARTEx_RxEventCallback+0x58>
    if (!mb || Size == 0) return;
 8000f2a:	bf00      	nop
}
 8000f2c:	3710      	adds	r7, #16
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}

08000f32 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8000f32:	b580      	push	{r7, lr}
 8000f34:	b084      	sub	sp, #16
 8000f36:	af00      	add	r7, sp, #0
 8000f38:	6078      	str	r0, [r7, #4]
    uart_mb_t *mb = _mb_find(huart);
 8000f3a:	6878      	ldr	r0, [r7, #4]
 8000f3c:	f7ff ff4c 	bl	8000dd8 <_mb_find>
 8000f40:	60f8      	str	r0, [r7, #12]
    if (!mb) return;
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d00c      	beq.n	8000f62 <HAL_UART_ErrorCallback+0x30>

    __HAL_UART_CLEAR_OREFLAG(huart);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	2208      	movs	r2, #8
 8000f4e:	621a      	str	r2, [r3, #32]
    HAL_UARTEx_ReceiveToIdle_IT(mb->huart, mb->rxChunk, sizeof(mb->rxChunk));
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	6818      	ldr	r0, [r3, #0]
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	3304      	adds	r3, #4
 8000f58:	2240      	movs	r2, #64	@ 0x40
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	f009 f9bf 	bl	800a2de <HAL_UARTEx_ReceiveToIdle_IT>
 8000f60:	e000      	b.n	8000f64 <HAL_UART_ErrorCallback+0x32>
    if (!mb) return;
 8000f62:	bf00      	nop
}
 8000f64:	3710      	adds	r7, #16
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
	...

08000f6c <Turning_SetAngle>:
    }
}

// MOTORS AND SERVOS
void Turning_SetAngle(float steer)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b09a      	sub	sp, #104	@ 0x68
 8000f70:	af02      	add	r7, sp, #8
 8000f72:	ed87 0a01 	vstr	s0, [r7, #4]
    /* 0) Preprocess normalized input (-1..1)  (-90..90 degrees) */
    float angle = steer * 90.0f;
 8000f76:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f7a:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8001038 <Turning_SetAngle+0xcc>
 8000f7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f82:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c

	/* 1) Clamp input */
    if (angle < -90.0f) angle = -90.0f;
 8000f86:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8000f8a:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 800103c <Turning_SetAngle+0xd0>
 8000f8e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f96:	d501      	bpl.n	8000f9c <Turning_SetAngle+0x30>
 8000f98:	4b29      	ldr	r3, [pc, #164]	@ (8001040 <Turning_SetAngle+0xd4>)
 8000f9a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (angle >  90.0f) angle =  90.0f;
 8000f9c:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8000fa0:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8001038 <Turning_SetAngle+0xcc>
 8000fa4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fac:	dd01      	ble.n	8000fb2 <Turning_SetAngle+0x46>
 8000fae:	4b25      	ldr	r3, [pc, #148]	@ (8001044 <Turning_SetAngle+0xd8>)
 8000fb0:	65fb      	str	r3, [r7, #92]	@ 0x5c

    /* 2) Map to pulse width in microseconds */
    float pulseWidth = 1000.0f + (angle * 1000.0f) / 180.0f;   // 1000..2000 us
 8000fb2:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8000fb6:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8001048 <Turning_SetAngle+0xdc>
 8000fba:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000fbe:	eddf 6a23 	vldr	s13, [pc, #140]	@ 800104c <Turning_SetAngle+0xe0>
 8000fc2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fc6:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8001048 <Turning_SetAngle+0xdc>
 8000fca:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000fce:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

    /* 3) Convert to compare value and clamp to ARR */
    uint32_t arr   = __HAL_TIM_GET_AUTORELOAD(&htim13);        // e.g., 19999 for 20 ms frame
 8000fd2:	4b1f      	ldr	r3, [pc, #124]	@ (8001050 <Turning_SetAngle+0xe4>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fd8:	653b      	str	r3, [r7, #80]	@ 0x50
    int32_t  value = (int32_t)lroundf(pulseWidth);             // round to nearest tick
 8000fda:	ed97 0a15 	vldr	s0, [r7, #84]	@ 0x54
 8000fde:	f00d fceb 	bl	800e9b8 <lroundf>
 8000fe2:	65b8      	str	r0, [r7, #88]	@ 0x58

    if (value < 0) value = 0;
 8000fe4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	da01      	bge.n	8000fee <Turning_SetAngle+0x82>
 8000fea:	2300      	movs	r3, #0
 8000fec:	65bb      	str	r3, [r7, #88]	@ 0x58
    if ((uint32_t)value > arr) value = (int32_t)arr;
 8000fee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000ff0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000ff2:	429a      	cmp	r2, r3
 8000ff4:	d201      	bcs.n	8000ffa <Turning_SetAngle+0x8e>
 8000ff6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000ff8:	65bb      	str	r3, [r7, #88]	@ 0x58

    /* 4) Write compare register */
    __HAL_TIM_SET_COMPARE(&htim13, TIM_CHANNEL_1, (uint32_t)value);
 8000ffa:	4b15      	ldr	r3, [pc, #84]	@ (8001050 <Turning_SetAngle+0xe4>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001000:	635a      	str	r2, [r3, #52]	@ 0x34

    char msg[64];
    int len = snprintf(msg, sizeof(msg), "Stering set to:%.2f\r\n", steer);
 8001002:	edd7 7a01 	vldr	s15, [r7, #4]
 8001006:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800100a:	f107 030c 	add.w	r3, r7, #12
 800100e:	ed8d 7b00 	vstr	d7, [sp]
 8001012:	4a10      	ldr	r2, [pc, #64]	@ (8001054 <Turning_SetAngle+0xe8>)
 8001014:	2140      	movs	r1, #64	@ 0x40
 8001016:	4618      	mov	r0, r3
 8001018:	f00a fec4 	bl	800bda4 <sniprintf>
 800101c:	64f8      	str	r0, [r7, #76]	@ 0x4c
    uart_mb_send_all((uint8_t*)msg, len, HAL_MAX_DELAY);
 800101e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001020:	b299      	uxth	r1, r3
 8001022:	f107 030c 	add.w	r3, r7, #12
 8001026:	f04f 32ff 	mov.w	r2, #4294967295
 800102a:	4618      	mov	r0, r3
 800102c:	f7ff fe56 	bl	8000cdc <uart_mb_send_all>
}
 8001030:	bf00      	nop
 8001032:	3760      	adds	r7, #96	@ 0x60
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	42b40000 	.word	0x42b40000
 800103c:	c2b40000 	.word	0xc2b40000
 8001040:	c2b40000 	.word	0xc2b40000
 8001044:	42b40000 	.word	0x42b40000
 8001048:	447a0000 	.word	0x447a0000
 800104c:	43340000 	.word	0x43340000
 8001050:	24000bd0 	.word	0x24000bd0
 8001054:	0800eb38 	.word	0x0800eb38

08001058 <SetEscSpeed>:
void SetEscSpeed(float value)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b086      	sub	sp, #24
 800105c:	af00      	add	r7, sp, #0
 800105e:	ed87 0a01 	vstr	s0, [r7, #4]
    /* 1) Clamp input range */
    if (value < -1.0f) value = -1.0f;
 8001062:	edd7 7a01 	vldr	s15, [r7, #4]
 8001066:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800106a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800106e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001072:	d501      	bpl.n	8001078 <SetEscSpeed+0x20>
 8001074:	4b22      	ldr	r3, [pc, #136]	@ (8001100 <SetEscSpeed+0xa8>)
 8001076:	607b      	str	r3, [r7, #4]
    if (value >  2.0f) value =  2.0f;
 8001078:	edd7 7a01 	vldr	s15, [r7, #4]
 800107c:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001080:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001084:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001088:	dd02      	ble.n	8001090 <SetEscSpeed+0x38>
 800108a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800108e:	607b      	str	r3, [r7, #4]

    /* 2) Adjust asymmetry:
          Forward (positive) -> halve output
          Reverse (negative) -> unchanged */
    if (value > 0.0f)
 8001090:	edd7 7a01 	vldr	s15, [r7, #4]
 8001094:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001098:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800109c:	dd07      	ble.n	80010ae <SetEscSpeed+0x56>
        value *= 0.5f;
 800109e:	edd7 7a01 	vldr	s15, [r7, #4]
 80010a2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80010a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010aa:	edc7 7a01 	vstr	s15, [r7, #4]
    /* 3) Map to pulse width (s)
          -1  1000 s
           0  1500 s
          +1  2000 s
    */
    float pulseWidth = 1500.0f + (value * 500.0f);
 80010ae:	edd7 7a01 	vldr	s15, [r7, #4]
 80010b2:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8001104 <SetEscSpeed+0xac>
 80010b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010ba:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001108 <SetEscSpeed+0xb0>
 80010be:	ee77 7a87 	vadd.f32	s15, s15, s14
 80010c2:	edc7 7a04 	vstr	s15, [r7, #16]

    /* 4) Convert s to timer ticks (1 tick = 1 s assumed) */
    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim14);
 80010c6:	4b11      	ldr	r3, [pc, #68]	@ (800110c <SetEscSpeed+0xb4>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010cc:	60fb      	str	r3, [r7, #12]
    int32_t ticks = (int32_t)lroundf(pulseWidth);
 80010ce:	ed97 0a04 	vldr	s0, [r7, #16]
 80010d2:	f00d fc71 	bl	800e9b8 <lroundf>
 80010d6:	6178      	str	r0, [r7, #20]

    /* 5) Clamp within timer range */
    if (ticks < 0) ticks = 0;
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	da01      	bge.n	80010e2 <SetEscSpeed+0x8a>
 80010de:	2300      	movs	r3, #0
 80010e0:	617b      	str	r3, [r7, #20]
    if ((uint32_t)ticks > arr) ticks = (int32_t)arr;
 80010e2:	697b      	ldr	r3, [r7, #20]
 80010e4:	68fa      	ldr	r2, [r7, #12]
 80010e6:	429a      	cmp	r2, r3
 80010e8:	d201      	bcs.n	80010ee <SetEscSpeed+0x96>
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	617b      	str	r3, [r7, #20]

    /* 6) Apply PWM */
    __HAL_TIM_SET_COMPARE(&htim14, TIM_CHANNEL_1, (uint32_t)ticks);
 80010ee:	4b07      	ldr	r3, [pc, #28]	@ (800110c <SetEscSpeed+0xb4>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	697a      	ldr	r2, [r7, #20]
 80010f4:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80010f6:	bf00      	nop
 80010f8:	3718      	adds	r7, #24
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	bf800000 	.word	0xbf800000
 8001104:	43fa0000 	.word	0x43fa0000
 8001108:	44bb8000 	.word	0x44bb8000
 800110c:	24000c1c 	.word	0x24000c1c

08001110 <parseCommandLine>:
    }
}

// SERIAL COMMS
ParsedCommand parseCommandLine(char *input, const CommandEntry *table, int tableSize)
{
 8001110:	b5b0      	push	{r4, r5, r7, lr}
 8001112:	b098      	sub	sp, #96	@ 0x60
 8001114:	af00      	add	r7, sp, #0
 8001116:	60f8      	str	r0, [r7, #12]
 8001118:	60b9      	str	r1, [r7, #8]
 800111a:	607a      	str	r2, [r7, #4]
 800111c:	603b      	str	r3, [r7, #0]
    ParsedCommand result = {0};
 800111e:	f107 0314 	add.w	r3, r7, #20
 8001122:	222c      	movs	r2, #44	@ 0x2c
 8001124:	2100      	movs	r1, #0
 8001126:	4618      	mov	r0, r3
 8001128:	f00a fed7 	bl	800beda <memset>
    result.valid = false;
 800112c:	2300      	movs	r3, #0
 800112e:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c

    if (!input || *input == '\0')
 8001132:	68bb      	ldr	r3, [r7, #8]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d003      	beq.n	8001140 <parseCommandLine+0x30>
 8001138:	68bb      	ldr	r3, [r7, #8]
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d10f      	bne.n	8001160 <parseCommandLine+0x50>
        return result;
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	461d      	mov	r5, r3
 8001144:	f107 0414 	add.w	r4, r7, #20
 8001148:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800114a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800114c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800114e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001150:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001154:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001158:	e0db      	b.n	8001312 <parseCommandLine+0x202>

    // Trim leading spaces
    while (isspace((unsigned char)*input)) input++;
 800115a:	68bb      	ldr	r3, [r7, #8]
 800115c:	3301      	adds	r3, #1
 800115e:	60bb      	str	r3, [r7, #8]
 8001160:	68bb      	ldr	r3, [r7, #8]
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	3301      	adds	r3, #1
 8001166:	4a6d      	ldr	r2, [pc, #436]	@ (800131c <parseCommandLine+0x20c>)
 8001168:	4413      	add	r3, r2
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	f003 0308 	and.w	r3, r3, #8
 8001170:	2b00      	cmp	r3, #0
 8001172:	d1f2      	bne.n	800115a <parseCommandLine+0x4a>
    if (*input == '\0')
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d10c      	bne.n	8001196 <parseCommandLine+0x86>
        return result;
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	461d      	mov	r5, r3
 8001180:	f107 0414 	add.w	r4, r7, #20
 8001184:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001186:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001188:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800118a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800118c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001190:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001194:	e0bd      	b.n	8001312 <parseCommandLine+0x202>

    // Find the function name / argument separator
    char *colon = strchr(input, ':');
 8001196:	213a      	movs	r1, #58	@ 0x3a
 8001198:	68b8      	ldr	r0, [r7, #8]
 800119a:	f00a fea6 	bl	800beea <strchr>
 800119e:	64f8      	str	r0, [r7, #76]	@ 0x4c
    char *funcEnd = colon ? colon : input + strlen(input);
 80011a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d106      	bne.n	80011b4 <parseCommandLine+0xa4>
 80011a6:	68b8      	ldr	r0, [r7, #8]
 80011a8:	f7ff f8fa 	bl	80003a0 <strlen>
 80011ac:	4602      	mov	r2, r0
 80011ae:	68bb      	ldr	r3, [r7, #8]
 80011b0:	4413      	add	r3, r2
 80011b2:	e000      	b.n	80011b6 <parseCommandLine+0xa6>
 80011b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80011b6:	64bb      	str	r3, [r7, #72]	@ 0x48

    // Extract command name
    *funcEnd = '\0';
 80011b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80011ba:	2200      	movs	r2, #0
 80011bc:	701a      	strb	r2, [r3, #0]
    for (char *p = input; *p; ++p)
 80011be:	68bb      	ldr	r3, [r7, #8]
 80011c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80011c2:	e019      	b.n	80011f8 <parseCommandLine+0xe8>
        *p = toupper((unsigned char)*p);
 80011c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80011cc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80011d0:	3301      	adds	r3, #1
 80011d2:	4a52      	ldr	r2, [pc, #328]	@ (800131c <parseCommandLine+0x20c>)
 80011d4:	4413      	add	r3, r2
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	f003 0303 	and.w	r3, r3, #3
 80011dc:	2b02      	cmp	r3, #2
 80011de:	d103      	bne.n	80011e8 <parseCommandLine+0xd8>
 80011e0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80011e4:	3b20      	subs	r3, #32
 80011e6:	e001      	b.n	80011ec <parseCommandLine+0xdc>
 80011e8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80011ec:	b2da      	uxtb	r2, r3
 80011ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80011f0:	701a      	strb	r2, [r3, #0]
    for (char *p = input; *p; ++p)
 80011f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80011f4:	3301      	adds	r3, #1
 80011f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80011f8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d1e1      	bne.n	80011c4 <parseCommandLine+0xb4>

    // Look up the handler
    for (int i = 0; i < tableSize; i++) {
 8001200:	2300      	movs	r3, #0
 8001202:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001204:	e018      	b.n	8001238 <parseCommandLine+0x128>
        if (strcmp(table[i].name, input) == 0) {
 8001206:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001208:	00db      	lsls	r3, r3, #3
 800120a:	687a      	ldr	r2, [r7, #4]
 800120c:	4413      	add	r3, r2
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	68b9      	ldr	r1, [r7, #8]
 8001212:	4618      	mov	r0, r3
 8001214:	f7ff f864 	bl	80002e0 <strcmp>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d109      	bne.n	8001232 <parseCommandLine+0x122>
            result.handler = table[i].handler;
 800121e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001220:	00db      	lsls	r3, r3, #3
 8001222:	687a      	ldr	r2, [r7, #4]
 8001224:	4413      	add	r3, r2
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	617b      	str	r3, [r7, #20]
            result.valid = true;
 800122a:	2301      	movs	r3, #1
 800122c:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
            break;
 8001230:	e006      	b.n	8001240 <parseCommandLine+0x130>
    for (int i = 0; i < tableSize; i++) {
 8001232:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001234:	3301      	adds	r3, #1
 8001236:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001238:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	429a      	cmp	r2, r3
 800123e:	dbe2      	blt.n	8001206 <parseCommandLine+0xf6>
        }
    }

    if (!result.valid)
 8001240:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001244:	f083 0301 	eor.w	r3, r3, #1
 8001248:	b2db      	uxtb	r3, r3
 800124a:	2b00      	cmp	r3, #0
 800124c:	d00c      	beq.n	8001268 <parseCommandLine+0x158>
        return result;  // unknown command
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	461d      	mov	r5, r3
 8001252:	f107 0414 	add.w	r4, r7, #20
 8001256:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001258:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800125a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800125c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800125e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001262:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001266:	e054      	b.n	8001312 <parseCommandLine+0x202>

    // No colon?  no arguments
    if (!colon)
 8001268:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800126a:	2b00      	cmp	r3, #0
 800126c:	d10c      	bne.n	8001288 <parseCommandLine+0x178>
        return result;
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	461d      	mov	r5, r3
 8001272:	f107 0414 	add.w	r4, r7, #20
 8001276:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001278:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800127a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800127c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800127e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001282:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001286:	e044      	b.n	8001312 <parseCommandLine+0x202>

    // Parse arguments after the colon
    char *argString = colon + 1;
 8001288:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800128a:	3301      	adds	r3, #1
 800128c:	657b      	str	r3, [r7, #84]	@ 0x54
    int argc = 0;
 800128e:	2300      	movs	r3, #0
 8001290:	653b      	str	r3, [r7, #80]	@ 0x50

    while (argc < MAX_ARGS) {
 8001292:	e02b      	b.n	80012ec <parseCommandLine+0x1dc>
        // Find next comma or end
        char *comma = strchr(argString, ',');
 8001294:	212c      	movs	r1, #44	@ 0x2c
 8001296:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8001298:	f00a fe27 	bl	800beea <strchr>
 800129c:	6478      	str	r0, [r7, #68]	@ 0x44
        if (comma)
 800129e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d006      	beq.n	80012b2 <parseCommandLine+0x1a2>
            *comma = '\0';
 80012a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80012a6:	2200      	movs	r2, #0
 80012a8:	701a      	strb	r2, [r3, #0]

        // Trim spaces
        while (isspace((unsigned char)*argString)) argString++;
 80012aa:	e002      	b.n	80012b2 <parseCommandLine+0x1a2>
 80012ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80012ae:	3301      	adds	r3, #1
 80012b0:	657b      	str	r3, [r7, #84]	@ 0x54
 80012b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	3301      	adds	r3, #1
 80012b8:	4a18      	ldr	r2, [pc, #96]	@ (800131c <parseCommandLine+0x20c>)
 80012ba:	4413      	add	r3, r2
 80012bc:	781b      	ldrb	r3, [r3, #0]
 80012be:	f003 0308 	and.w	r3, r3, #8
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d1f2      	bne.n	80012ac <parseCommandLine+0x19c>
        if (*argString)
 80012c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d008      	beq.n	80012e0 <parseCommandLine+0x1d0>
            result.args[argc++] = argString;
 80012ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80012d0:	1c5a      	adds	r2, r3, #1
 80012d2:	653a      	str	r2, [r7, #80]	@ 0x50
 80012d4:	009b      	lsls	r3, r3, #2
 80012d6:	3360      	adds	r3, #96	@ 0x60
 80012d8:	443b      	add	r3, r7
 80012da:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80012dc:	f843 2c48 	str.w	r2, [r3, #-72]

        if (!comma)
 80012e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d006      	beq.n	80012f4 <parseCommandLine+0x1e4>
            break;  // no more commas
        argString = comma + 1;
 80012e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80012e8:	3301      	adds	r3, #1
 80012ea:	657b      	str	r3, [r7, #84]	@ 0x54
    while (argc < MAX_ARGS) {
 80012ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80012ee:	2b07      	cmp	r3, #7
 80012f0:	ddd0      	ble.n	8001294 <parseCommandLine+0x184>
 80012f2:	e000      	b.n	80012f6 <parseCommandLine+0x1e6>
            break;  // no more commas
 80012f4:	bf00      	nop
    }

    result.argc = argc;
 80012f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80012f8:	63bb      	str	r3, [r7, #56]	@ 0x38
    return result;
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	461d      	mov	r5, r3
 80012fe:	f107 0414 	add.w	r4, r7, #20
 8001302:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001304:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001306:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001308:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800130a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800130e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8001312:	68f8      	ldr	r0, [r7, #12]
 8001314:	3760      	adds	r7, #96	@ 0x60
 8001316:	46bd      	mov	sp, r7
 8001318:	bdb0      	pop	{r4, r5, r7, pc}
 800131a:	bf00      	nop
 800131c:	0800f098 	.word	0x0800f098

08001320 <decodeDirection>:
void decodeDirection(char input, int8_t *throttle, int8_t *steering)
{
 8001320:	b480      	push	{r7}
 8001322:	b085      	sub	sp, #20
 8001324:	af00      	add	r7, sp, #0
 8001326:	4603      	mov	r3, r0
 8001328:	60b9      	str	r1, [r7, #8]
 800132a:	607a      	str	r2, [r7, #4]
 800132c:	73fb      	strb	r3, [r7, #15]
    switch (input) {
 800132e:	7bfb      	ldrb	r3, [r7, #15]
 8001330:	3b42      	subs	r3, #66	@ 0x42
 8001332:	2b11      	cmp	r3, #17
 8001334:	d865      	bhi.n	8001402 <decodeDirection+0xe2>
 8001336:	a201      	add	r2, pc, #4	@ (adr r2, 800133c <decodeDirection+0x1c>)
 8001338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800133c:	08001393 	.word	0x08001393
 8001340:	08001403 	.word	0x08001403
 8001344:	08001403 	.word	0x08001403
 8001348:	08001403 	.word	0x08001403
 800134c:	08001385 	.word	0x08001385
 8001350:	080013bd 	.word	0x080013bd
 8001354:	080013cb 	.word	0x080013cb
 8001358:	080013d9 	.word	0x080013d9
 800135c:	080013e7 	.word	0x080013e7
 8001360:	08001403 	.word	0x08001403
 8001364:	080013a1 	.word	0x080013a1
 8001368:	08001403 	.word	0x08001403
 800136c:	08001403 	.word	0x08001403
 8001370:	08001403 	.word	0x08001403
 8001374:	08001403 	.word	0x08001403
 8001378:	08001403 	.word	0x08001403
 800137c:	080013af 	.word	0x080013af
 8001380:	080013f5 	.word	0x080013f5
        case 'F': *throttle =  1; *steering =  0; break;  // Forward
 8001384:	68bb      	ldr	r3, [r7, #8]
 8001386:	2201      	movs	r2, #1
 8001388:	701a      	strb	r2, [r3, #0]
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	2200      	movs	r2, #0
 800138e:	701a      	strb	r2, [r3, #0]
 8001390:	e038      	b.n	8001404 <decodeDirection+0xe4>
        case 'B': *throttle = -1; *steering =  0; break;  // Backward
 8001392:	68bb      	ldr	r3, [r7, #8]
 8001394:	22ff      	movs	r2, #255	@ 0xff
 8001396:	701a      	strb	r2, [r3, #0]
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2200      	movs	r2, #0
 800139c:	701a      	strb	r2, [r3, #0]
 800139e:	e031      	b.n	8001404 <decodeDirection+0xe4>
        case 'L': *throttle =  0; *steering = -1; break;  // Left
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	2200      	movs	r2, #0
 80013a4:	701a      	strb	r2, [r3, #0]
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	22ff      	movs	r2, #255	@ 0xff
 80013aa:	701a      	strb	r2, [r3, #0]
 80013ac:	e02a      	b.n	8001404 <decodeDirection+0xe4>
        case 'R': *throttle =  0; *steering =  1; break;  // Right
 80013ae:	68bb      	ldr	r3, [r7, #8]
 80013b0:	2200      	movs	r2, #0
 80013b2:	701a      	strb	r2, [r3, #0]
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2201      	movs	r2, #1
 80013b8:	701a      	strb	r2, [r3, #0]
 80013ba:	e023      	b.n	8001404 <decodeDirection+0xe4>
        case 'G': *throttle =  1; *steering = -1; break;  // Forward + Left
 80013bc:	68bb      	ldr	r3, [r7, #8]
 80013be:	2201      	movs	r2, #1
 80013c0:	701a      	strb	r2, [r3, #0]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	22ff      	movs	r2, #255	@ 0xff
 80013c6:	701a      	strb	r2, [r3, #0]
 80013c8:	e01c      	b.n	8001404 <decodeDirection+0xe4>
        case 'H': *throttle =  1; *steering =  1; break;  // Forward + Right
 80013ca:	68bb      	ldr	r3, [r7, #8]
 80013cc:	2201      	movs	r2, #1
 80013ce:	701a      	strb	r2, [r3, #0]
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2201      	movs	r2, #1
 80013d4:	701a      	strb	r2, [r3, #0]
 80013d6:	e015      	b.n	8001404 <decodeDirection+0xe4>
        case 'I': *throttle = -1; *steering = -1; break;  // Backward + Left
 80013d8:	68bb      	ldr	r3, [r7, #8]
 80013da:	22ff      	movs	r2, #255	@ 0xff
 80013dc:	701a      	strb	r2, [r3, #0]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	22ff      	movs	r2, #255	@ 0xff
 80013e2:	701a      	strb	r2, [r3, #0]
 80013e4:	e00e      	b.n	8001404 <decodeDirection+0xe4>
        case 'J': *throttle = -1; *steering =  1; break;  // Backward + Right
 80013e6:	68bb      	ldr	r3, [r7, #8]
 80013e8:	22ff      	movs	r2, #255	@ 0xff
 80013ea:	701a      	strb	r2, [r3, #0]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	2201      	movs	r2, #1
 80013f0:	701a      	strb	r2, [r3, #0]
 80013f2:	e007      	b.n	8001404 <decodeDirection+0xe4>
        case 'S': *throttle =  0; *steering =  0; break;  // Stop
 80013f4:	68bb      	ldr	r3, [r7, #8]
 80013f6:	2200      	movs	r2, #0
 80013f8:	701a      	strb	r2, [r3, #0]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	2200      	movs	r2, #0
 80013fe:	701a      	strb	r2, [r3, #0]
 8001400:	e000      	b.n	8001404 <decodeDirection+0xe4>
        default: break;
 8001402:	bf00      	nop
    }
}
 8001404:	bf00      	nop
 8001406:	3714      	adds	r7, #20
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr

08001410 <decodeSpeedChar>:
void decodeSpeedChar(char input, float *speed)
{
 8001410:	b480      	push	{r7}
 8001412:	b085      	sub	sp, #20
 8001414:	af00      	add	r7, sp, #0
 8001416:	4603      	mov	r3, r0
 8001418:	6039      	str	r1, [r7, #0]
 800141a:	71fb      	strb	r3, [r7, #7]
    if (input >= '0' && input <= '9') {
 800141c:	79fb      	ldrb	r3, [r7, #7]
 800141e:	2b2f      	cmp	r3, #47	@ 0x2f
 8001420:	d912      	bls.n	8001448 <decodeSpeedChar+0x38>
 8001422:	79fb      	ldrb	r3, [r7, #7]
 8001424:	2b39      	cmp	r3, #57	@ 0x39
 8001426:	d80f      	bhi.n	8001448 <decodeSpeedChar+0x38>
        int digit = input - '0';
 8001428:	79fb      	ldrb	r3, [r7, #7]
 800142a:	3b30      	subs	r3, #48	@ 0x30
 800142c:	60fb      	str	r3, [r7, #12]
        *speed = (digit + 1) / 10.0f;   // '0''9' -> 0.11.0
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	3301      	adds	r3, #1
 8001432:	ee07 3a90 	vmov	s15, r3
 8001436:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800143a:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 800143e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	edc3 7a00 	vstr	s15, [r3]
    }
}
 8001448:	bf00      	nop
 800144a:	3714      	adds	r7, #20
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr

08001454 <processShortCmd>:
        }
        HAL_Delay(2);
    }
}
static void processShortCmd(uint8_t cmd)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b09c      	sub	sp, #112	@ 0x70
 8001458:	af06      	add	r7, sp, #24
 800145a:	4603      	mov	r3, r0
 800145c:	71fb      	strb	r3, [r7, #7]
    char msg[64];

    decodeDirection(cmd, &throttle, &steering);
 800145e:	79fb      	ldrb	r3, [r7, #7]
 8001460:	4a2b      	ldr	r2, [pc, #172]	@ (8001510 <processShortCmd+0xbc>)
 8001462:	492c      	ldr	r1, [pc, #176]	@ (8001514 <processShortCmd+0xc0>)
 8001464:	4618      	mov	r0, r3
 8001466:	f7ff ff5b 	bl	8001320 <decodeDirection>
    decodeSpeedChar(cmd, &speed);
 800146a:	79fb      	ldrb	r3, [r7, #7]
 800146c:	492a      	ldr	r1, [pc, #168]	@ (8001518 <processShortCmd+0xc4>)
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff ffce 	bl	8001410 <decodeSpeedChar>

    // Scale throttle to 2.0, steering fixed to 0.5
    float appliedThrottle = throttle * speed * 2.0f;
 8001474:	4b27      	ldr	r3, [pc, #156]	@ (8001514 <processShortCmd+0xc0>)
 8001476:	f993 3000 	ldrsb.w	r3, [r3]
 800147a:	ee07 3a90 	vmov	s15, r3
 800147e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001482:	4b25      	ldr	r3, [pc, #148]	@ (8001518 <processShortCmd+0xc4>)
 8001484:	edd3 7a00 	vldr	s15, [r3]
 8001488:	ee67 7a27 	vmul.f32	s15, s14, s15
 800148c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001490:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    float appliedSteering = steering * turn;
 8001494:	4b1e      	ldr	r3, [pc, #120]	@ (8001510 <processShortCmd+0xbc>)
 8001496:	f993 3000 	ldrsb.w	r3, [r3]
 800149a:	ee07 3a90 	vmov	s15, r3
 800149e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014a2:	4b1e      	ldr	r3, [pc, #120]	@ (800151c <processShortCmd+0xc8>)
 80014a4:	edd3 7a00 	vldr	s15, [r3]
 80014a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014ac:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50

    SetEscSpeed(appliedThrottle);
 80014b0:	ed97 0a15 	vldr	s0, [r7, #84]	@ 0x54
 80014b4:	f7ff fdd0 	bl	8001058 <SetEscSpeed>
    Turning_SetAngle(appliedSteering);
 80014b8:	ed97 0a14 	vldr	s0, [r7, #80]	@ 0x50
 80014bc:	f7ff fd56 	bl	8000f6c <Turning_SetAngle>

    int len = snprintf(msg, sizeof(msg),
 80014c0:	79fb      	ldrb	r3, [r7, #7]
 80014c2:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80014c6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80014ca:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 80014ce:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80014d2:	4a11      	ldr	r2, [pc, #68]	@ (8001518 <processShortCmd+0xc4>)
 80014d4:	edd2 5a00 	vldr	s11, [r2]
 80014d8:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 80014dc:	f107 000c 	add.w	r0, r7, #12
 80014e0:	ed8d 5b04 	vstr	d5, [sp, #16]
 80014e4:	ed8d 6b02 	vstr	d6, [sp, #8]
 80014e8:	ed8d 7b00 	vstr	d7, [sp]
 80014ec:	4a0c      	ldr	r2, [pc, #48]	@ (8001520 <processShortCmd+0xcc>)
 80014ee:	2140      	movs	r1, #64	@ 0x40
 80014f0:	f00a fc58 	bl	800bda4 <sniprintf>
 80014f4:	64f8      	str	r0, [r7, #76]	@ 0x4c
                       "Cmd:%c | Th:%.2f | St:%.2f | Spd:%.1f\r\n",
                       cmd, appliedThrottle, appliedSteering, speed);

    uart_mb_send_all((uint8_t*)msg, len, HAL_MAX_DELAY);
 80014f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80014f8:	b299      	uxth	r1, r3
 80014fa:	f107 030c 	add.w	r3, r7, #12
 80014fe:	f04f 32ff 	mov.w	r2, #4294967295
 8001502:	4618      	mov	r0, r3
 8001504:	f7ff fbea 	bl	8000cdc <uart_mb_send_all>
}
 8001508:	bf00      	nop
 800150a:	3758      	adds	r7, #88	@ 0x58
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	24000d91 	.word	0x24000d91
 8001514:	24000d90 	.word	0x24000d90
 8001518:	2400000c 	.word	0x2400000c
 800151c:	24000008 	.word	0x24000008
 8001520:	0800ed60 	.word	0x0800ed60

08001524 <processLongCmd>:
static void processLongCmd(const uint8_t *buf, size_t len)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b0c0      	sub	sp, #256	@ 0x100
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
 800152c:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8001530:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001534:	6019      	str	r1, [r3, #0]
    // 1) Make a mutable, NUL-terminated copy for parseCommandLine()
    char line[CMD_BUF_SZ + 1];
    if (len > CMD_BUF_SZ) len = CMD_BUF_SZ;      // clamp
 8001536:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800153a:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	2b80      	cmp	r3, #128	@ 0x80
 8001542:	d905      	bls.n	8001550 <processLongCmd+0x2c>
 8001544:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8001548:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800154c:	2280      	movs	r2, #128	@ 0x80
 800154e:	601a      	str	r2, [r3, #0]
    memcpy(line, buf, len);
 8001550:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8001554:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001558:	f107 0078 	add.w	r0, r7, #120	@ 0x78
 800155c:	681a      	ldr	r2, [r3, #0]
 800155e:	6879      	ldr	r1, [r7, #4]
 8001560:	f00a fd59 	bl	800c016 <memcpy>
    line[len] = '\0';
 8001564:	f107 0278 	add.w	r2, r7, #120	@ 0x78
 8001568:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800156c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4413      	add	r3, r2
 8001574:	2200      	movs	r2, #0
 8001576:	701a      	strb	r2, [r3, #0]

    // 2) Parse: NAME[:arg1,arg2,...]
    ParsedCommand pc = parseCommandLine(line, commandTable, (int)NUM_COMMANDS);
 8001578:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 800157c:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 8001580:	2302      	movs	r3, #2
 8001582:	4a15      	ldr	r2, [pc, #84]	@ (80015d8 <processLongCmd+0xb4>)
 8001584:	f7ff fdc4 	bl	8001110 <parseCommandLine>

    // 3) Dispatch or report error
    if (pc.valid && pc.handler) {
 8001588:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 800158c:	2b00      	cmp	r3, #0
 800158e:	d00a      	beq.n	80015a6 <processLongCmd+0x82>
 8001590:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001592:	2b00      	cmp	r3, #0
 8001594:	d007      	beq.n	80015a6 <processLongCmd+0x82>
        pc.handler(pc.args, pc.argc);
 8001596:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001598:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800159a:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 800159e:	3204      	adds	r2, #4
 80015a0:	4610      	mov	r0, r2
 80015a2:	4798      	blx	r3
 80015a4:	e013      	b.n	80015ce <processLongCmd+0xaa>
    } else {
        char msg[64];
        int n = snprintf(msg, sizeof(msg), "ERR:UNKNOWN_CMD\r\n");
 80015a6:	f107 030c 	add.w	r3, r7, #12
 80015aa:	4a0c      	ldr	r2, [pc, #48]	@ (80015dc <processLongCmd+0xb8>)
 80015ac:	2140      	movs	r1, #64	@ 0x40
 80015ae:	4618      	mov	r0, r3
 80015b0:	f00a fbf8 	bl	800bda4 <sniprintf>
 80015b4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
        uart_mb_send_all((uint8_t*)msg, (uint16_t)n, HAL_MAX_DELAY);
 80015b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80015bc:	b299      	uxth	r1, r3
 80015be:	f107 030c 	add.w	r3, r7, #12
 80015c2:	f04f 32ff 	mov.w	r2, #4294967295
 80015c6:	4618      	mov	r0, r3
 80015c8:	f7ff fb88 	bl	8000cdc <uart_mb_send_all>
    }
}
 80015cc:	bf00      	nop
 80015ce:	bf00      	nop
 80015d0:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	0800ee34 	.word	0x0800ee34
 80015dc:	0800ed88 	.word	0x0800ed88

080015e0 <commandLoop>:
void commandLoop(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0

    uint8_t b;

    for (;;)
    {
        while (uart_mb_get_any(&b))
 80015e6:	e04b      	b.n	8001680 <commandLoop+0xa0>
        {
            if (!collecting) {
 80015e8:	4b2b      	ldr	r3, [pc, #172]	@ (8001698 <commandLoop+0xb8>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d111      	bne.n	8001614 <commandLoop+0x34>
                if (b == '#') {
 80015f0:	79fb      	ldrb	r3, [r7, #7]
 80015f2:	2b23      	cmp	r3, #35	@ 0x23
 80015f4:	d106      	bne.n	8001604 <commandLoop+0x24>
                    collecting = 1;
 80015f6:	4b28      	ldr	r3, [pc, #160]	@ (8001698 <commandLoop+0xb8>)
 80015f8:	2201      	movs	r2, #1
 80015fa:	701a      	strb	r2, [r3, #0]
                    cmdLen = 0;
 80015fc:	4b27      	ldr	r3, [pc, #156]	@ (800169c <commandLoop+0xbc>)
 80015fe:	2200      	movs	r2, #0
 8001600:	801a      	strh	r2, [r3, #0]
 8001602:	e03d      	b.n	8001680 <commandLoop+0xa0>
                } else if (b != ';') {
 8001604:	79fb      	ldrb	r3, [r7, #7]
 8001606:	2b3b      	cmp	r3, #59	@ 0x3b
 8001608:	d03a      	beq.n	8001680 <commandLoop+0xa0>
                    processShortCmd(b);
 800160a:	79fb      	ldrb	r3, [r7, #7]
 800160c:	4618      	mov	r0, r3
 800160e:	f7ff ff21 	bl	8001454 <processShortCmd>
 8001612:	e035      	b.n	8001680 <commandLoop+0xa0>
                }
            } else {
                if (b == ';') {
 8001614:	79fb      	ldrb	r3, [r7, #7]
 8001616:	2b3b      	cmp	r3, #59	@ 0x3b
 8001618:	d110      	bne.n	800163c <commandLoop+0x5c>
                    if (cmdLen > 0) processLongCmd(cmdBuf, cmdLen);
 800161a:	4b20      	ldr	r3, [pc, #128]	@ (800169c <commandLoop+0xbc>)
 800161c:	881b      	ldrh	r3, [r3, #0]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d005      	beq.n	800162e <commandLoop+0x4e>
 8001622:	4b1e      	ldr	r3, [pc, #120]	@ (800169c <commandLoop+0xbc>)
 8001624:	881b      	ldrh	r3, [r3, #0]
 8001626:	4619      	mov	r1, r3
 8001628:	481d      	ldr	r0, [pc, #116]	@ (80016a0 <commandLoop+0xc0>)
 800162a:	f7ff ff7b 	bl	8001524 <processLongCmd>
                    collecting = 0;
 800162e:	4b1a      	ldr	r3, [pc, #104]	@ (8001698 <commandLoop+0xb8>)
 8001630:	2200      	movs	r2, #0
 8001632:	701a      	strb	r2, [r3, #0]
                    cmdLen = 0;
 8001634:	4b19      	ldr	r3, [pc, #100]	@ (800169c <commandLoop+0xbc>)
 8001636:	2200      	movs	r2, #0
 8001638:	801a      	strh	r2, [r3, #0]
 800163a:	e021      	b.n	8001680 <commandLoop+0xa0>
                } else {
                    if (cmdLen < CMD_BUF_SZ) {
 800163c:	4b17      	ldr	r3, [pc, #92]	@ (800169c <commandLoop+0xbc>)
 800163e:	881b      	ldrh	r3, [r3, #0]
 8001640:	2b7f      	cmp	r3, #127	@ 0x7f
 8001642:	d80a      	bhi.n	800165a <commandLoop+0x7a>
                        cmdBuf[cmdLen++] = b;
 8001644:	4b15      	ldr	r3, [pc, #84]	@ (800169c <commandLoop+0xbc>)
 8001646:	881b      	ldrh	r3, [r3, #0]
 8001648:	1c5a      	adds	r2, r3, #1
 800164a:	b291      	uxth	r1, r2
 800164c:	4a13      	ldr	r2, [pc, #76]	@ (800169c <commandLoop+0xbc>)
 800164e:	8011      	strh	r1, [r2, #0]
 8001650:	461a      	mov	r2, r3
 8001652:	79f9      	ldrb	r1, [r7, #7]
 8001654:	4b12      	ldr	r3, [pc, #72]	@ (80016a0 <commandLoop+0xc0>)
 8001656:	5499      	strb	r1, [r3, r2]
 8001658:	e012      	b.n	8001680 <commandLoop+0xa0>
                    } else {
                        // Overflow policy: flush current chunk then continue
                        processLongCmd(cmdBuf, cmdLen);
 800165a:	4b10      	ldr	r3, [pc, #64]	@ (800169c <commandLoop+0xbc>)
 800165c:	881b      	ldrh	r3, [r3, #0]
 800165e:	4619      	mov	r1, r3
 8001660:	480f      	ldr	r0, [pc, #60]	@ (80016a0 <commandLoop+0xc0>)
 8001662:	f7ff ff5f 	bl	8001524 <processLongCmd>
                        cmdLen = 0;
 8001666:	4b0d      	ldr	r3, [pc, #52]	@ (800169c <commandLoop+0xbc>)
 8001668:	2200      	movs	r2, #0
 800166a:	801a      	strh	r2, [r3, #0]
                        cmdBuf[cmdLen++] = b;
 800166c:	4b0b      	ldr	r3, [pc, #44]	@ (800169c <commandLoop+0xbc>)
 800166e:	881b      	ldrh	r3, [r3, #0]
 8001670:	1c5a      	adds	r2, r3, #1
 8001672:	b291      	uxth	r1, r2
 8001674:	4a09      	ldr	r2, [pc, #36]	@ (800169c <commandLoop+0xbc>)
 8001676:	8011      	strh	r1, [r2, #0]
 8001678:	461a      	mov	r2, r3
 800167a:	79f9      	ldrb	r1, [r7, #7]
 800167c:	4b08      	ldr	r3, [pc, #32]	@ (80016a0 <commandLoop+0xc0>)
 800167e:	5499      	strb	r1, [r3, r2]
        while (uart_mb_get_any(&b))
 8001680:	1dfb      	adds	r3, r7, #7
 8001682:	4618      	mov	r0, r3
 8001684:	f7ff fae4 	bl	8000c50 <uart_mb_get_any>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d1ac      	bne.n	80015e8 <commandLoop+0x8>
                    }
                }
            }
        }
        HAL_Delay(2);
 800168e:	2002      	movs	r0, #2
 8001690:	f001 f83e 	bl	8002710 <HAL_Delay>
        while (uart_mb_get_any(&b))
 8001694:	e7f4      	b.n	8001680 <commandLoop+0xa0>
 8001696:	bf00      	nop
 8001698:	24000ddc 	.word	0x24000ddc
 800169c:	24000dde 	.word	0x24000dde
 80016a0:	24000de0 	.word	0x24000de0

080016a4 <handleToggle>:
    }
}

// COMMAND HANDLERS
void handleToggle(char **args, int argc)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
 80016ac:	6039      	str	r1, [r7, #0]
    HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 80016ae:	2101      	movs	r1, #1
 80016b0:	4803      	ldr	r0, [pc, #12]	@ (80016c0 <handleToggle+0x1c>)
 80016b2:	f002 fd46 	bl	8004142 <HAL_GPIO_TogglePin>
}
 80016b6:	bf00      	nop
 80016b8:	3708      	adds	r7, #8
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	58020400 	.word	0x58020400

080016c4 <rtrim>:
static inline char *rtrim(char *s) {
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b084      	sub	sp, #16
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
    size_t n = strlen(s);
 80016cc:	6878      	ldr	r0, [r7, #4]
 80016ce:	f7fe fe67 	bl	80003a0 <strlen>
 80016d2:	60f8      	str	r0, [r7, #12]
    while (n && (unsigned char)s[n-1] <= ' ') s[--n] = '\0';  // trims space, \r, \n, \t
 80016d4:	e007      	b.n	80016e6 <rtrim+0x22>
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	3b01      	subs	r3, #1
 80016da:	60fb      	str	r3, [r7, #12]
 80016dc:	687a      	ldr	r2, [r7, #4]
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	4413      	add	r3, r2
 80016e2:	2200      	movs	r2, #0
 80016e4:	701a      	strb	r2, [r3, #0]
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d006      	beq.n	80016fa <rtrim+0x36>
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	3b01      	subs	r3, #1
 80016f0:	687a      	ldr	r2, [r7, #4]
 80016f2:	4413      	add	r3, r2
 80016f4:	781b      	ldrb	r3, [r3, #0]
 80016f6:	2b20      	cmp	r3, #32
 80016f8:	d9ed      	bls.n	80016d6 <rtrim+0x12>
    return s;
 80016fa:	687b      	ldr	r3, [r7, #4]
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	3710      	adds	r7, #16
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	0000      	movs	r0, r0
	...

08001708 <handleSetTurn>:
void handleSetTurn(char **args, int argc)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b09e      	sub	sp, #120	@ 0x78
 800170c:	af02      	add	r7, sp, #8
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	6039      	str	r1, [r7, #0]
    if (argc < 1) {
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	2b00      	cmp	r3, #0
 8001716:	dc05      	bgt.n	8001724 <handleSetTurn+0x1c>
        uart_mb_send_all_cstr("ERR:Missing argument\r\n", 1000);
 8001718:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800171c:	4856      	ldr	r0, [pc, #344]	@ (8001878 <handleSetTurn+0x170>)
 800171e:	f7ff fb13 	bl	8000d48 <uart_mb_send_all_cstr>
        return;
 8001722:	e0a0      	b.n	8001866 <handleSetTurn+0x15e>
    }

    char tmp[32];
    size_t L = strlen(args[0]);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4618      	mov	r0, r3
 800172a:	f7fe fe39 	bl	80003a0 <strlen>
 800172e:	66f8      	str	r0, [r7, #108]	@ 0x6c
    if (L >= sizeof(tmp)) L = sizeof(tmp) - 1;
 8001730:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001732:	2b1f      	cmp	r3, #31
 8001734:	d901      	bls.n	800173a <handleSetTurn+0x32>
 8001736:	231f      	movs	r3, #31
 8001738:	66fb      	str	r3, [r7, #108]	@ 0x6c
    memcpy(tmp, args[0], L);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6819      	ldr	r1, [r3, #0]
 800173e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001742:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001744:	4618      	mov	r0, r3
 8001746:	f00a fc66 	bl	800c016 <memcpy>
    tmp[L] = '\0';
 800174a:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800174e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001750:	4413      	add	r3, r2
 8001752:	2200      	movs	r2, #0
 8001754:	701a      	strb	r2, [r3, #0]

    rtrim(tmp);
 8001756:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800175a:	4618      	mov	r0, r3
 800175c:	f7ff ffb2 	bl	80016c4 <rtrim>
    for (char *p = tmp; *p; ++p) if (*p == ',') *p = '.';  // allow "0,2"
 8001760:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001764:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001766:	e009      	b.n	800177c <handleSetTurn+0x74>
 8001768:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	2b2c      	cmp	r3, #44	@ 0x2c
 800176e:	d102      	bne.n	8001776 <handleSetTurn+0x6e>
 8001770:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001772:	222e      	movs	r2, #46	@ 0x2e
 8001774:	701a      	strb	r2, [r3, #0]
 8001776:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001778:	3301      	adds	r3, #1
 800177a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800177c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d1f1      	bne.n	8001768 <handleSetTurn+0x60>

    errno = 0;
 8001784:	f00a fc1a 	bl	800bfbc <__errno>
 8001788:	4603      	mov	r3, r0
 800178a:	2200      	movs	r2, #0
 800178c:	601a      	str	r2, [r3, #0]
    char *end = NULL;
 800178e:	2300      	movs	r3, #0
 8001790:	63bb      	str	r3, [r7, #56]	@ 0x38
    double dv = strtod(tmp, &end);  // < portable
 8001792:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8001796:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800179a:	4611      	mov	r1, r2
 800179c:	4618      	mov	r0, r3
 800179e:	f009 fbf7 	bl	800af90 <strtod>
 80017a2:	ed87 0b18 	vstr	d0, [r7, #96]	@ 0x60
    while (end && *end && (unsigned char)*end <= ' ') end++;  // ignore trailing spaces
 80017a6:	e002      	b.n	80017ae <handleSetTurn+0xa6>
 80017a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80017aa:	3301      	adds	r3, #1
 80017ac:	63bb      	str	r3, [r7, #56]	@ 0x38
 80017ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d007      	beq.n	80017c4 <handleSetTurn+0xbc>
 80017b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d003      	beq.n	80017c4 <handleSetTurn+0xbc>
 80017bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	2b20      	cmp	r3, #32
 80017c2:	d9f1      	bls.n	80017a8 <handleSetTurn+0xa0>

    if (end == tmp || (end && *end != '\0') || !isfinite(dv) || errno == ERANGE) {
 80017c4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80017c6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80017ca:	429a      	cmp	r2, r3
 80017cc:	d017      	beq.n	80017fe <handleSetTurn+0xf6>
 80017ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d003      	beq.n	80017dc <handleSetTurn+0xd4>
 80017d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d110      	bne.n	80017fe <handleSetTurn+0xf6>
 80017dc:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 80017e0:	eeb0 7bc7 	vabs.f64	d7, d7
 80017e4:	ed9f 6b22 	vldr	d6, [pc, #136]	@ 8001870 <handleSetTurn+0x168>
 80017e8:	eeb4 7b46 	vcmp.f64	d7, d6
 80017ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017f0:	d805      	bhi.n	80017fe <handleSetTurn+0xf6>
 80017f2:	f00a fbe3 	bl	800bfbc <__errno>
 80017f6:	4603      	mov	r3, r0
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	2b22      	cmp	r3, #34	@ 0x22
 80017fc:	d105      	bne.n	800180a <handleSetTurn+0x102>
        uart_mb_send_all_cstr("ERR:Invalid float\r\n", 1000);
 80017fe:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001802:	481e      	ldr	r0, [pc, #120]	@ (800187c <handleSetTurn+0x174>)
 8001804:	f7ff faa0 	bl	8000d48 <uart_mb_send_all_cstr>
        return;
 8001808:	e02d      	b.n	8001866 <handleSetTurn+0x15e>
    }

    turn = (float)dv;
 800180a:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 800180e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001812:	4b1b      	ldr	r3, [pc, #108]	@ (8001880 <handleSetTurn+0x178>)
 8001814:	edc3 7a00 	vstr	s15, [r3]
    float appliedSteering = steering * turn;
 8001818:	4b1a      	ldr	r3, [pc, #104]	@ (8001884 <handleSetTurn+0x17c>)
 800181a:	f993 3000 	ldrsb.w	r3, [r3]
 800181e:	ee07 3a90 	vmov	s15, r3
 8001822:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001826:	4b16      	ldr	r3, [pc, #88]	@ (8001880 <handleSetTurn+0x178>)
 8001828:	edd3 7a00 	vldr	s15, [r3]
 800182c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001830:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
    Turning_SetAngle(appliedSteering);
 8001834:	ed97 0a17 	vldr	s0, [r7, #92]	@ 0x5c
 8001838:	f7ff fb98 	bl	8000f6c <Turning_SetAngle>

    char msg[48];
    snprintf(msg, sizeof(msg), "OK:TURN=%.3f\r\n", (double)turn);
 800183c:	4b10      	ldr	r3, [pc, #64]	@ (8001880 <handleSetTurn+0x178>)
 800183e:	edd3 7a00 	vldr	s15, [r3]
 8001842:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001846:	f107 0308 	add.w	r3, r7, #8
 800184a:	ed8d 7b00 	vstr	d7, [sp]
 800184e:	4a0e      	ldr	r2, [pc, #56]	@ (8001888 <handleSetTurn+0x180>)
 8001850:	2130      	movs	r1, #48	@ 0x30
 8001852:	4618      	mov	r0, r3
 8001854:	f00a faa6 	bl	800bda4 <sniprintf>
    uart_mb_send_all_cstr(msg, 1000);
 8001858:	f107 0308 	add.w	r3, r7, #8
 800185c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001860:	4618      	mov	r0, r3
 8001862:	f7ff fa71 	bl	8000d48 <uart_mb_send_all_cstr>
}
 8001866:	3770      	adds	r7, #112	@ 0x70
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	f3af 8000 	nop.w
 8001870:	ffffffff 	.word	0xffffffff
 8001874:	7fefffff 	.word	0x7fefffff
 8001878:	0800ed9c 	.word	0x0800ed9c
 800187c:	0800edb4 	.word	0x0800edb4
 8001880:	24000008 	.word	0x24000008
 8001884:	24000d91 	.word	0x24000d91
 8001888:	0800edc8 	.word	0x0800edc8

0800188c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8001892:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001896:	607b      	str	r3, [r7, #4]
//  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
  if ( timeout < 0 )
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2b00      	cmp	r3, #0
 800189c:	da01      	bge.n	80018a2 <main+0x16>
  {
  Error_Handler();
 800189e:	f000 fb57 	bl	8001f50 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018a2:	f000 fea3 	bl	80025ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018a6:	f000 f85d 	bl	8001964 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 80018aa:	4b27      	ldr	r3, [pc, #156]	@ (8001948 <main+0xbc>)
 80018ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018b0:	4a25      	ldr	r2, [pc, #148]	@ (8001948 <main+0xbc>)
 80018b2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80018b6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018ba:	4b23      	ldr	r3, [pc, #140]	@ (8001948 <main+0xbc>)
 80018bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018c4:	603b      	str	r3, [r7, #0]
 80018c6:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 80018c8:	2000      	movs	r0, #0
 80018ca:	f002 fc55 	bl	8004178 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 80018ce:	2100      	movs	r1, #0
 80018d0:	2000      	movs	r0, #0
 80018d2:	f002 fc6b 	bl	80041ac <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 80018d6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80018da:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 80018dc:	bf00      	nop
 80018de:	4b1a      	ldr	r3, [pc, #104]	@ (8001948 <main+0xbc>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d104      	bne.n	80018f4 <main+0x68>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	1e5a      	subs	r2, r3, #1
 80018ee:	607a      	str	r2, [r7, #4]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	dcf4      	bgt.n	80018de <main+0x52>
if ( timeout < 0 )
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	da01      	bge.n	80018fe <main+0x72>
{
Error_Handler();
 80018fa:	f000 fb29 	bl	8001f50 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018fe:	f000 fa95 	bl	8001e2c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001902:	f000 fa47 	bl	8001d94 <MX_USART3_UART_Init>
  MX_FDCAN1_Init();
 8001906:	f000 f8a9 	bl	8001a5c <MX_FDCAN1_Init>
  MX_TIM13_Init();
 800190a:	f000 f95b 	bl	8001bc4 <MX_TIM13_Init>
  MX_TIM14_Init();
 800190e:	f000 f9a7 	bl	8001c60 <MX_TIM14_Init>
  MX_USART2_UART_Init();
 8001912:	f000 f9f3 	bl	8001cfc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 8001916:	2100      	movs	r1, #0
 8001918:	480c      	ldr	r0, [pc, #48]	@ (800194c <main+0xc0>)
 800191a:	f005 fb7f 	bl	800701c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1);
 800191e:	2100      	movs	r1, #0
 8001920:	480b      	ldr	r0, [pc, #44]	@ (8001950 <main+0xc4>)
 8001922:	f005 fb7b 	bl	800701c <HAL_TIM_PWM_Start>
  Turning_SetAngle(0);
 8001926:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 8001954 <main+0xc8>
 800192a:	f7ff fb1f 	bl	8000f6c <Turning_SetAngle>
  uart_mb_register(&huart3, &g_mb);  // choose which UART feeds the global mailbox
 800192e:	490a      	ldr	r1, [pc, #40]	@ (8001958 <main+0xcc>)
 8001930:	480a      	ldr	r0, [pc, #40]	@ (800195c <main+0xd0>)
 8001932:	f7ff fa7f 	bl	8000e34 <uart_mb_register>
  uart_mb_register(&huart2, NULL);
 8001936:	2100      	movs	r1, #0
 8001938:	4809      	ldr	r0, [pc, #36]	@ (8001960 <main+0xd4>)
 800193a:	f7ff fa7b 	bl	8000e34 <uart_mb_register>
//  echo_all();
  commandLoop();
 800193e:	f7ff fe4f 	bl	80015e0 <commandLoop>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001942:	bf00      	nop
 8001944:	e7fd      	b.n	8001942 <main+0xb6>
 8001946:	bf00      	nop
 8001948:	58024400 	.word	0x58024400
 800194c:	24000bd0 	.word	0x24000bd0
 8001950:	24000c1c 	.word	0x24000c1c
 8001954:	00000000 	.word	0x00000000
 8001958:	24000dd8 	.word	0x24000dd8
 800195c:	24000cfc 	.word	0x24000cfc
 8001960:	24000c68 	.word	0x24000c68

08001964 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b09c      	sub	sp, #112	@ 0x70
 8001968:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800196a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800196e:	224c      	movs	r2, #76	@ 0x4c
 8001970:	2100      	movs	r1, #0
 8001972:	4618      	mov	r0, r3
 8001974:	f00a fab1 	bl	800beda <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001978:	1d3b      	adds	r3, r7, #4
 800197a:	2220      	movs	r2, #32
 800197c:	2100      	movs	r1, #0
 800197e:	4618      	mov	r0, r3
 8001980:	f00a faab 	bl	800beda <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8001984:	2004      	movs	r0, #4
 8001986:	f002 fc25 	bl	80041d4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800198a:	2300      	movs	r3, #0
 800198c:	603b      	str	r3, [r7, #0]
 800198e:	4b31      	ldr	r3, [pc, #196]	@ (8001a54 <SystemClock_Config+0xf0>)
 8001990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001992:	4a30      	ldr	r2, [pc, #192]	@ (8001a54 <SystemClock_Config+0xf0>)
 8001994:	f023 0301 	bic.w	r3, r3, #1
 8001998:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800199a:	4b2e      	ldr	r3, [pc, #184]	@ (8001a54 <SystemClock_Config+0xf0>)
 800199c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800199e:	f003 0301 	and.w	r3, r3, #1
 80019a2:	603b      	str	r3, [r7, #0]
 80019a4:	4b2c      	ldr	r3, [pc, #176]	@ (8001a58 <SystemClock_Config+0xf4>)
 80019a6:	699b      	ldr	r3, [r3, #24]
 80019a8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80019ac:	4a2a      	ldr	r2, [pc, #168]	@ (8001a58 <SystemClock_Config+0xf4>)
 80019ae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019b2:	6193      	str	r3, [r2, #24]
 80019b4:	4b28      	ldr	r3, [pc, #160]	@ (8001a58 <SystemClock_Config+0xf4>)
 80019b6:	699b      	ldr	r3, [r3, #24]
 80019b8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80019bc:	603b      	str	r3, [r7, #0]
 80019be:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80019c0:	bf00      	nop
 80019c2:	4b25      	ldr	r3, [pc, #148]	@ (8001a58 <SystemClock_Config+0xf4>)
 80019c4:	699b      	ldr	r3, [r3, #24]
 80019c6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80019ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80019ce:	d1f8      	bne.n	80019c2 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019d0:	2302      	movs	r3, #2
 80019d2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80019d4:	2301      	movs	r3, #1
 80019d6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019d8:	2340      	movs	r3, #64	@ 0x40
 80019da:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019dc:	2302      	movs	r3, #2
 80019de:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019e0:	2300      	movs	r3, #0
 80019e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80019e4:	2304      	movs	r3, #4
 80019e6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 80019e8:	230a      	movs	r3, #10
 80019ea:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80019ec:	2302      	movs	r3, #2
 80019ee:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80019f0:	2304      	movs	r3, #4
 80019f2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80019f4:	2302      	movs	r3, #2
 80019f6:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80019f8:	230c      	movs	r3, #12
 80019fa:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 80019fc:	2302      	movs	r3, #2
 80019fe:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001a00:	2300      	movs	r3, #0
 8001a02:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f002 fc3d 	bl	8004288 <HAL_RCC_OscConfig>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d001      	beq.n	8001a18 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001a14:	f000 fa9c 	bl	8001f50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a18:	233f      	movs	r3, #63	@ 0x3f
 8001a1a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a1c:	2303      	movs	r3, #3
 8001a1e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001a20:	2300      	movs	r3, #0
 8001a22:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001a24:	2300      	movs	r3, #0
 8001a26:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001a2c:	2340      	movs	r3, #64	@ 0x40
 8001a2e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8001a30:	2300      	movs	r3, #0
 8001a32:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8001a34:	2300      	movs	r3, #0
 8001a36:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001a38:	1d3b      	adds	r3, r7, #4
 8001a3a:	2101      	movs	r1, #1
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f003 f87d 	bl	8004b3c <HAL_RCC_ClockConfig>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d001      	beq.n	8001a4c <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8001a48:	f000 fa82 	bl	8001f50 <Error_Handler>
  }
}
 8001a4c:	bf00      	nop
 8001a4e:	3770      	adds	r7, #112	@ 0x70
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	58000400 	.word	0x58000400
 8001a58:	58024800 	.word	0x58024800

08001a5c <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af02      	add	r7, sp, #8
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001a62:	4b54      	ldr	r3, [pc, #336]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001a64:	4a54      	ldr	r2, [pc, #336]	@ (8001bb8 <MX_FDCAN1_Init+0x15c>)
 8001a66:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001a68:	4b52      	ldr	r3, [pc, #328]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001a6e:	4b51      	ldr	r3, [pc, #324]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8001a74:	4b4f      	ldr	r3, [pc, #316]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8001a7a:	4b4e      	ldr	r3, [pc, #312]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 8001a80:	4b4c      	ldr	r3, [pc, #304]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001a82:	2201      	movs	r2, #1
 8001a84:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 8001a86:	4b4b      	ldr	r3, [pc, #300]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001a88:	2202      	movs	r2, #2
 8001a8a:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 8;
 8001a8c:	4b49      	ldr	r3, [pc, #292]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001a8e:	2208      	movs	r2, #8
 8001a90:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 0x1F;
 8001a92:	4b48      	ldr	r3, [pc, #288]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001a94:	221f      	movs	r2, #31
 8001a96:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 8;
 8001a98:	4b46      	ldr	r3, [pc, #280]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001a9a:	2208      	movs	r2, #8
 8001a9c:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8001a9e:	4b45      	ldr	r3, [pc, #276]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8001aa4:	4b43      	ldr	r3, [pc, #268]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8001aaa:	4b42      	ldr	r3, [pc, #264]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001aac:	2201      	movs	r2, #1
 8001aae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8001ab0:	4b40      	ldr	r3, [pc, #256]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8001ab6:	4b3f      	ldr	r3, [pc, #252]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8001abc:	4b3d      	ldr	r3, [pc, #244]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001abe:	2201      	movs	r2, #1
 8001ac0:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8001ac2:	4b3c      	ldr	r3, [pc, #240]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 50;
 8001ac8:	4b3a      	ldr	r3, [pc, #232]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001aca:	2232      	movs	r2, #50	@ 0x32
 8001acc:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8001ace:	4b39      	ldr	r3, [pc, #228]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001ad0:	2204      	movs	r2, #4
 8001ad2:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8001ad4:	4b37      	ldr	r3, [pc, #220]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8001ada:	4b36      	ldr	r3, [pc, #216]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001adc:	2204      	movs	r2, #4
 8001ade:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8001ae0:	4b34      	ldr	r3, [pc, #208]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8001ae6:	4b33      	ldr	r3, [pc, #204]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001ae8:	2204      	movs	r2, #4
 8001aea:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8001aec:	4b31      	ldr	r3, [pc, #196]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8001af2:	4b30      	ldr	r3, [pc, #192]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 1;
 8001af8:	4b2e      	ldr	r3, [pc, #184]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001afa:	2201      	movs	r2, #1
 8001afc:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001afe:	4b2d      	ldr	r3, [pc, #180]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8001b04:	4b2b      	ldr	r3, [pc, #172]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001b06:	2204      	movs	r2, #4
 8001b08:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001b0a:	482a      	ldr	r0, [pc, #168]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001b0c:	f001 fca4 	bl	8003458 <HAL_FDCAN_Init>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 8001b16:	f000 fa1b 	bl	8001f50 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
      /*AAO+*/
        sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8001b1a:	4b28      	ldr	r3, [pc, #160]	@ (8001bbc <MX_FDCAN1_Init+0x160>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	601a      	str	r2, [r3, #0]
        sFilterConfig.FilterIndex = 0;
 8001b20:	4b26      	ldr	r3, [pc, #152]	@ (8001bbc <MX_FDCAN1_Init+0x160>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	605a      	str	r2, [r3, #4]
        sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8001b26:	4b25      	ldr	r3, [pc, #148]	@ (8001bbc <MX_FDCAN1_Init+0x160>)
 8001b28:	2202      	movs	r2, #2
 8001b2a:	609a      	str	r2, [r3, #8]
        sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8001b2c:	4b23      	ldr	r3, [pc, #140]	@ (8001bbc <MX_FDCAN1_Init+0x160>)
 8001b2e:	2201      	movs	r2, #1
 8001b30:	60da      	str	r2, [r3, #12]
        sFilterConfig.FilterID1 = 0x000;   // base ID (don't care)
 8001b32:	4b22      	ldr	r3, [pc, #136]	@ (8001bbc <MX_FDCAN1_Init+0x160>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	611a      	str	r2, [r3, #16]
        sFilterConfig.FilterID2 = 0x000;   // mask = 0  accept all messages
 8001b38:	4b20      	ldr	r3, [pc, #128]	@ (8001bbc <MX_FDCAN1_Init+0x160>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	615a      	str	r2, [r3, #20]

        /* Configure global filter to reject all non-matching frames */
        HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT,
 8001b3e:	2301      	movs	r3, #1
 8001b40:	9300      	str	r3, [sp, #0]
 8001b42:	2301      	movs	r3, #1
 8001b44:	2202      	movs	r2, #2
 8001b46:	2102      	movs	r1, #2
 8001b48:	481a      	ldr	r0, [pc, #104]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001b4a:	f001 fed9 	bl	8003900 <HAL_FDCAN_ConfigGlobalFilter>
                                     FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);

        if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 8001b4e:	491b      	ldr	r1, [pc, #108]	@ (8001bbc <MX_FDCAN1_Init+0x160>)
 8001b50:	4818      	ldr	r0, [pc, #96]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001b52:	f001 fe5f 	bl	8003814 <HAL_FDCAN_ConfigFilter>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d001      	beq.n	8001b60 <MX_FDCAN1_Init+0x104>
          {
             /* Filter configuration Error */
             Error_Handler();
 8001b5c:	f000 f9f8 	bl	8001f50 <Error_Handler>
          }
         /* Start the FDCAN module */
        if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 8001b60:	4814      	ldr	r0, [pc, #80]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001b62:	f001 fefa 	bl	800395a <HAL_FDCAN_Start>
          }
             /* Start Error */
        if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 8001b66:	2200      	movs	r2, #0
 8001b68:	2101      	movs	r1, #1
 8001b6a:	4812      	ldr	r0, [pc, #72]	@ (8001bb4 <MX_FDCAN1_Init+0x158>)
 8001b6c:	f001 ff20 	bl	80039b0 <HAL_FDCAN_ActivateNotification>
          }
             /* Notification Error */

         /* Configure Tx buffer message */
        TxHeader.Identifier = 0x111;
 8001b70:	4b13      	ldr	r3, [pc, #76]	@ (8001bc0 <MX_FDCAN1_Init+0x164>)
 8001b72:	f240 1211 	movw	r2, #273	@ 0x111
 8001b76:	601a      	str	r2, [r3, #0]
        TxHeader.IdType = FDCAN_STANDARD_ID;
 8001b78:	4b11      	ldr	r3, [pc, #68]	@ (8001bc0 <MX_FDCAN1_Init+0x164>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	605a      	str	r2, [r3, #4]
        TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8001b7e:	4b10      	ldr	r3, [pc, #64]	@ (8001bc0 <MX_FDCAN1_Init+0x164>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	609a      	str	r2, [r3, #8]
        TxHeader.DataLength = FDCAN_DLC_BYTES_12;
 8001b84:	4b0e      	ldr	r3, [pc, #56]	@ (8001bc0 <MX_FDCAN1_Init+0x164>)
 8001b86:	2209      	movs	r2, #9
 8001b88:	60da      	str	r2, [r3, #12]
        TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8001b8a:	4b0d      	ldr	r3, [pc, #52]	@ (8001bc0 <MX_FDCAN1_Init+0x164>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	611a      	str	r2, [r3, #16]
        TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 8001b90:	4b0b      	ldr	r3, [pc, #44]	@ (8001bc0 <MX_FDCAN1_Init+0x164>)
 8001b92:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001b96:	615a      	str	r2, [r3, #20]
        TxHeader.FDFormat = FDCAN_FD_CAN;
 8001b98:	4b09      	ldr	r3, [pc, #36]	@ (8001bc0 <MX_FDCAN1_Init+0x164>)
 8001b9a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001b9e:	619a      	str	r2, [r3, #24]
        TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8001ba0:	4b07      	ldr	r3, [pc, #28]	@ (8001bc0 <MX_FDCAN1_Init+0x164>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	61da      	str	r2, [r3, #28]
        TxHeader.MessageMarker = 0x00;
 8001ba6:	4b06      	ldr	r3, [pc, #24]	@ (8001bc0 <MX_FDCAN1_Init+0x164>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	621a      	str	r2, [r3, #32]
       /*AAO-*/

  /* USER CODE END FDCAN1_Init 2 */

}
 8001bac:	bf00      	nop
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	24000b30 	.word	0x24000b30
 8001bb8:	4000a000 	.word	0x4000a000
 8001bbc:	24000d94 	.word	0x24000d94
 8001bc0:	24000db4 	.word	0x24000db4

08001bc4 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b088      	sub	sp, #32
 8001bc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bca:	1d3b      	adds	r3, r7, #4
 8001bcc:	2200      	movs	r2, #0
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	605a      	str	r2, [r3, #4]
 8001bd2:	609a      	str	r2, [r3, #8]
 8001bd4:	60da      	str	r2, [r3, #12]
 8001bd6:	611a      	str	r2, [r3, #16]
 8001bd8:	615a      	str	r2, [r3, #20]
 8001bda:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8001bdc:	4b1e      	ldr	r3, [pc, #120]	@ (8001c58 <MX_TIM13_Init+0x94>)
 8001bde:	4a1f      	ldr	r2, [pc, #124]	@ (8001c5c <MX_TIM13_Init+0x98>)
 8001be0:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 79;
 8001be2:	4b1d      	ldr	r3, [pc, #116]	@ (8001c58 <MX_TIM13_Init+0x94>)
 8001be4:	224f      	movs	r2, #79	@ 0x4f
 8001be6:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001be8:	4b1b      	ldr	r3, [pc, #108]	@ (8001c58 <MX_TIM13_Init+0x94>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 19999;
 8001bee:	4b1a      	ldr	r3, [pc, #104]	@ (8001c58 <MX_TIM13_Init+0x94>)
 8001bf0:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001bf4:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bf6:	4b18      	ldr	r3, [pc, #96]	@ (8001c58 <MX_TIM13_Init+0x94>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bfc:	4b16      	ldr	r3, [pc, #88]	@ (8001c58 <MX_TIM13_Init+0x94>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8001c02:	4815      	ldr	r0, [pc, #84]	@ (8001c58 <MX_TIM13_Init+0x94>)
 8001c04:	f005 f952 	bl	8006eac <HAL_TIM_Base_Init>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d001      	beq.n	8001c12 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8001c0e:	f000 f99f 	bl	8001f50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8001c12:	4811      	ldr	r0, [pc, #68]	@ (8001c58 <MX_TIM13_Init+0x94>)
 8001c14:	f005 f9a1 	bl	8006f5a <HAL_TIM_PWM_Init>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d001      	beq.n	8001c22 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8001c1e:	f000 f997 	bl	8001f50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c22:	2360      	movs	r3, #96	@ 0x60
 8001c24:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8001c26:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8001c2a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c30:	2300      	movs	r3, #0
 8001c32:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c34:	1d3b      	adds	r3, r7, #4
 8001c36:	2200      	movs	r2, #0
 8001c38:	4619      	mov	r1, r3
 8001c3a:	4807      	ldr	r0, [pc, #28]	@ (8001c58 <MX_TIM13_Init+0x94>)
 8001c3c:	f005 fafc 	bl	8007238 <HAL_TIM_PWM_ConfigChannel>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d001      	beq.n	8001c4a <MX_TIM13_Init+0x86>
  {
    Error_Handler();
 8001c46:	f000 f983 	bl	8001f50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8001c4a:	4803      	ldr	r0, [pc, #12]	@ (8001c58 <MX_TIM13_Init+0x94>)
 8001c4c:	f000 fa6a 	bl	8002124 <HAL_TIM_MspPostInit>

}
 8001c50:	bf00      	nop
 8001c52:	3720      	adds	r7, #32
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	24000bd0 	.word	0x24000bd0
 8001c5c:	40001c00 	.word	0x40001c00

08001c60 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b088      	sub	sp, #32
 8001c64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c66:	1d3b      	adds	r3, r7, #4
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]
 8001c6c:	605a      	str	r2, [r3, #4]
 8001c6e:	609a      	str	r2, [r3, #8]
 8001c70:	60da      	str	r2, [r3, #12]
 8001c72:	611a      	str	r2, [r3, #16]
 8001c74:	615a      	str	r2, [r3, #20]
 8001c76:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8001c78:	4b1e      	ldr	r3, [pc, #120]	@ (8001cf4 <MX_TIM14_Init+0x94>)
 8001c7a:	4a1f      	ldr	r2, [pc, #124]	@ (8001cf8 <MX_TIM14_Init+0x98>)
 8001c7c:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 79;
 8001c7e:	4b1d      	ldr	r3, [pc, #116]	@ (8001cf4 <MX_TIM14_Init+0x94>)
 8001c80:	224f      	movs	r2, #79	@ 0x4f
 8001c82:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c84:	4b1b      	ldr	r3, [pc, #108]	@ (8001cf4 <MX_TIM14_Init+0x94>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 19999;
 8001c8a:	4b1a      	ldr	r3, [pc, #104]	@ (8001cf4 <MX_TIM14_Init+0x94>)
 8001c8c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001c90:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c92:	4b18      	ldr	r3, [pc, #96]	@ (8001cf4 <MX_TIM14_Init+0x94>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c98:	4b16      	ldr	r3, [pc, #88]	@ (8001cf4 <MX_TIM14_Init+0x94>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001c9e:	4815      	ldr	r0, [pc, #84]	@ (8001cf4 <MX_TIM14_Init+0x94>)
 8001ca0:	f005 f904 	bl	8006eac <HAL_TIM_Base_Init>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d001      	beq.n	8001cae <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 8001caa:	f000 f951 	bl	8001f50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8001cae:	4811      	ldr	r0, [pc, #68]	@ (8001cf4 <MX_TIM14_Init+0x94>)
 8001cb0:	f005 f953 	bl	8006f5a <HAL_TIM_PWM_Init>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d001      	beq.n	8001cbe <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 8001cba:	f000 f949 	bl	8001f50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cbe:	2360      	movs	r3, #96	@ 0x60
 8001cc0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8001cc2:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8001cc6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cd0:	1d3b      	adds	r3, r7, #4
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	4807      	ldr	r0, [pc, #28]	@ (8001cf4 <MX_TIM14_Init+0x94>)
 8001cd8:	f005 faae 	bl	8007238 <HAL_TIM_PWM_ConfigChannel>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d001      	beq.n	8001ce6 <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 8001ce2:	f000 f935 	bl	8001f50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8001ce6:	4803      	ldr	r0, [pc, #12]	@ (8001cf4 <MX_TIM14_Init+0x94>)
 8001ce8:	f000 fa1c 	bl	8002124 <HAL_TIM_MspPostInit>

}
 8001cec:	bf00      	nop
 8001cee:	3720      	adds	r7, #32
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	24000c1c 	.word	0x24000c1c
 8001cf8:	40002000 	.word	0x40002000

08001cfc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d00:	4b22      	ldr	r3, [pc, #136]	@ (8001d8c <MX_USART2_UART_Init+0x90>)
 8001d02:	4a23      	ldr	r2, [pc, #140]	@ (8001d90 <MX_USART2_UART_Init+0x94>)
 8001d04:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001d06:	4b21      	ldr	r3, [pc, #132]	@ (8001d8c <MX_USART2_UART_Init+0x90>)
 8001d08:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001d0c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d0e:	4b1f      	ldr	r3, [pc, #124]	@ (8001d8c <MX_USART2_UART_Init+0x90>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d14:	4b1d      	ldr	r3, [pc, #116]	@ (8001d8c <MX_USART2_UART_Init+0x90>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d1a:	4b1c      	ldr	r3, [pc, #112]	@ (8001d8c <MX_USART2_UART_Init+0x90>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d20:	4b1a      	ldr	r3, [pc, #104]	@ (8001d8c <MX_USART2_UART_Init+0x90>)
 8001d22:	220c      	movs	r2, #12
 8001d24:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d26:	4b19      	ldr	r3, [pc, #100]	@ (8001d8c <MX_USART2_UART_Init+0x90>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d2c:	4b17      	ldr	r3, [pc, #92]	@ (8001d8c <MX_USART2_UART_Init+0x90>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d32:	4b16      	ldr	r3, [pc, #88]	@ (8001d8c <MX_USART2_UART_Init+0x90>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001d38:	4b14      	ldr	r3, [pc, #80]	@ (8001d8c <MX_USART2_UART_Init+0x90>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d3e:	4b13      	ldr	r3, [pc, #76]	@ (8001d8c <MX_USART2_UART_Init+0x90>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d44:	4811      	ldr	r0, [pc, #68]	@ (8001d8c <MX_USART2_UART_Init+0x90>)
 8001d46:	f005 ff26 	bl	8007b96 <HAL_UART_Init>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d001      	beq.n	8001d54 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001d50:	f000 f8fe 	bl	8001f50 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d54:	2100      	movs	r1, #0
 8001d56:	480d      	ldr	r0, [pc, #52]	@ (8001d8c <MX_USART2_UART_Init+0x90>)
 8001d58:	f008 fa45 	bl	800a1e6 <HAL_UARTEx_SetTxFifoThreshold>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d001      	beq.n	8001d66 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001d62:	f000 f8f5 	bl	8001f50 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d66:	2100      	movs	r1, #0
 8001d68:	4808      	ldr	r0, [pc, #32]	@ (8001d8c <MX_USART2_UART_Init+0x90>)
 8001d6a:	f008 fa7a 	bl	800a262 <HAL_UARTEx_SetRxFifoThreshold>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d001      	beq.n	8001d78 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001d74:	f000 f8ec 	bl	8001f50 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001d78:	4804      	ldr	r0, [pc, #16]	@ (8001d8c <MX_USART2_UART_Init+0x90>)
 8001d7a:	f008 f9fb 	bl	800a174 <HAL_UARTEx_DisableFifoMode>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d001      	beq.n	8001d88 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001d84:	f000 f8e4 	bl	8001f50 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d88:	bf00      	nop
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	24000c68 	.word	0x24000c68
 8001d90:	40004400 	.word	0x40004400

08001d94 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001d98:	4b22      	ldr	r3, [pc, #136]	@ (8001e24 <MX_USART3_UART_Init+0x90>)
 8001d9a:	4a23      	ldr	r2, [pc, #140]	@ (8001e28 <MX_USART3_UART_Init+0x94>)
 8001d9c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001d9e:	4b21      	ldr	r3, [pc, #132]	@ (8001e24 <MX_USART3_UART_Init+0x90>)
 8001da0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001da4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001da6:	4b1f      	ldr	r3, [pc, #124]	@ (8001e24 <MX_USART3_UART_Init+0x90>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001dac:	4b1d      	ldr	r3, [pc, #116]	@ (8001e24 <MX_USART3_UART_Init+0x90>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001db2:	4b1c      	ldr	r3, [pc, #112]	@ (8001e24 <MX_USART3_UART_Init+0x90>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001db8:	4b1a      	ldr	r3, [pc, #104]	@ (8001e24 <MX_USART3_UART_Init+0x90>)
 8001dba:	220c      	movs	r2, #12
 8001dbc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dbe:	4b19      	ldr	r3, [pc, #100]	@ (8001e24 <MX_USART3_UART_Init+0x90>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dc4:	4b17      	ldr	r3, [pc, #92]	@ (8001e24 <MX_USART3_UART_Init+0x90>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001dca:	4b16      	ldr	r3, [pc, #88]	@ (8001e24 <MX_USART3_UART_Init+0x90>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001dd0:	4b14      	ldr	r3, [pc, #80]	@ (8001e24 <MX_USART3_UART_Init+0x90>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001dd6:	4b13      	ldr	r3, [pc, #76]	@ (8001e24 <MX_USART3_UART_Init+0x90>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001ddc:	4811      	ldr	r0, [pc, #68]	@ (8001e24 <MX_USART3_UART_Init+0x90>)
 8001dde:	f005 feda 	bl	8007b96 <HAL_UART_Init>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d001      	beq.n	8001dec <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001de8:	f000 f8b2 	bl	8001f50 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001dec:	2100      	movs	r1, #0
 8001dee:	480d      	ldr	r0, [pc, #52]	@ (8001e24 <MX_USART3_UART_Init+0x90>)
 8001df0:	f008 f9f9 	bl	800a1e6 <HAL_UARTEx_SetTxFifoThreshold>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001dfa:	f000 f8a9 	bl	8001f50 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001dfe:	2100      	movs	r1, #0
 8001e00:	4808      	ldr	r0, [pc, #32]	@ (8001e24 <MX_USART3_UART_Init+0x90>)
 8001e02:	f008 fa2e 	bl	800a262 <HAL_UARTEx_SetRxFifoThreshold>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d001      	beq.n	8001e10 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001e0c:	f000 f8a0 	bl	8001f50 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001e10:	4804      	ldr	r0, [pc, #16]	@ (8001e24 <MX_USART3_UART_Init+0x90>)
 8001e12:	f008 f9af 	bl	800a174 <HAL_UARTEx_DisableFifoMode>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d001      	beq.n	8001e20 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001e1c:	f000 f898 	bl	8001f50 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001e20:	bf00      	nop
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	24000cfc 	.word	0x24000cfc
 8001e28:	40004800 	.word	0x40004800

08001e2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b08c      	sub	sp, #48	@ 0x30
 8001e30:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e32:	f107 031c 	add.w	r3, r7, #28
 8001e36:	2200      	movs	r2, #0
 8001e38:	601a      	str	r2, [r3, #0]
 8001e3a:	605a      	str	r2, [r3, #4]
 8001e3c:	609a      	str	r2, [r3, #8]
 8001e3e:	60da      	str	r2, [r3, #12]
 8001e40:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e42:	4b40      	ldr	r3, [pc, #256]	@ (8001f44 <MX_GPIO_Init+0x118>)
 8001e44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e48:	4a3e      	ldr	r2, [pc, #248]	@ (8001f44 <MX_GPIO_Init+0x118>)
 8001e4a:	f043 0304 	orr.w	r3, r3, #4
 8001e4e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e52:	4b3c      	ldr	r3, [pc, #240]	@ (8001f44 <MX_GPIO_Init+0x118>)
 8001e54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e58:	f003 0304 	and.w	r3, r3, #4
 8001e5c:	61bb      	str	r3, [r7, #24]
 8001e5e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001e60:	4b38      	ldr	r3, [pc, #224]	@ (8001f44 <MX_GPIO_Init+0x118>)
 8001e62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e66:	4a37      	ldr	r2, [pc, #220]	@ (8001f44 <MX_GPIO_Init+0x118>)
 8001e68:	f043 0320 	orr.w	r3, r3, #32
 8001e6c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e70:	4b34      	ldr	r3, [pc, #208]	@ (8001f44 <MX_GPIO_Init+0x118>)
 8001e72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e76:	f003 0320 	and.w	r3, r3, #32
 8001e7a:	617b      	str	r3, [r7, #20]
 8001e7c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e7e:	4b31      	ldr	r3, [pc, #196]	@ (8001f44 <MX_GPIO_Init+0x118>)
 8001e80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e84:	4a2f      	ldr	r2, [pc, #188]	@ (8001f44 <MX_GPIO_Init+0x118>)
 8001e86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e8a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e8e:	4b2d      	ldr	r3, [pc, #180]	@ (8001f44 <MX_GPIO_Init+0x118>)
 8001e90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e98:	613b      	str	r3, [r7, #16]
 8001e9a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e9c:	4b29      	ldr	r3, [pc, #164]	@ (8001f44 <MX_GPIO_Init+0x118>)
 8001e9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ea2:	4a28      	ldr	r2, [pc, #160]	@ (8001f44 <MX_GPIO_Init+0x118>)
 8001ea4:	f043 0301 	orr.w	r3, r3, #1
 8001ea8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001eac:	4b25      	ldr	r3, [pc, #148]	@ (8001f44 <MX_GPIO_Init+0x118>)
 8001eae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001eb2:	f003 0301 	and.w	r3, r3, #1
 8001eb6:	60fb      	str	r3, [r7, #12]
 8001eb8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eba:	4b22      	ldr	r3, [pc, #136]	@ (8001f44 <MX_GPIO_Init+0x118>)
 8001ebc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ec0:	4a20      	ldr	r2, [pc, #128]	@ (8001f44 <MX_GPIO_Init+0x118>)
 8001ec2:	f043 0302 	orr.w	r3, r3, #2
 8001ec6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001eca:	4b1e      	ldr	r3, [pc, #120]	@ (8001f44 <MX_GPIO_Init+0x118>)
 8001ecc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ed0:	f003 0302 	and.w	r3, r3, #2
 8001ed4:	60bb      	str	r3, [r7, #8]
 8001ed6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ed8:	4b1a      	ldr	r3, [pc, #104]	@ (8001f44 <MX_GPIO_Init+0x118>)
 8001eda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ede:	4a19      	ldr	r2, [pc, #100]	@ (8001f44 <MX_GPIO_Init+0x118>)
 8001ee0:	f043 0308 	orr.w	r3, r3, #8
 8001ee4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ee8:	4b16      	ldr	r3, [pc, #88]	@ (8001f44 <MX_GPIO_Init+0x118>)
 8001eea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001eee:	f003 0308 	and.w	r3, r3, #8
 8001ef2:	607b      	str	r3, [r7, #4]
 8001ef4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	f244 0101 	movw	r1, #16385	@ 0x4001
 8001efc:	4812      	ldr	r0, [pc, #72]	@ (8001f48 <MX_GPIO_Init+0x11c>)
 8001efe:	f002 f907 	bl	8004110 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001f02:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001f10:	f107 031c 	add.w	r3, r7, #28
 8001f14:	4619      	mov	r1, r3
 8001f16:	480d      	ldr	r0, [pc, #52]	@ (8001f4c <MX_GPIO_Init+0x120>)
 8001f18:	f001 ff4a 	bl	8003db0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD2_Pin;
 8001f1c:	f244 0301 	movw	r3, #16385	@ 0x4001
 8001f20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f22:	2301      	movs	r3, #1
 8001f24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f26:	2300      	movs	r3, #0
 8001f28:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f2e:	f107 031c 	add.w	r3, r7, #28
 8001f32:	4619      	mov	r1, r3
 8001f34:	4804      	ldr	r0, [pc, #16]	@ (8001f48 <MX_GPIO_Init+0x11c>)
 8001f36:	f001 ff3b 	bl	8003db0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001f3a:	bf00      	nop
 8001f3c:	3730      	adds	r7, #48	@ 0x30
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	58024400 	.word	0x58024400
 8001f48:	58020400 	.word	0x58020400
 8001f4c:	58020800 	.word	0x58020800

08001f50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f54:	b672      	cpsid	i
}
 8001f56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f58:	bf00      	nop
 8001f5a:	e7fd      	b.n	8001f58 <Error_Handler+0x8>

08001f5c <__io_putchar>:
/**
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE {
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  /* write a character to the USART3 and Loop until the end of transmission*/
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001f64:	1d39      	adds	r1, r7, #4
 8001f66:	f04f 33ff 	mov.w	r3, #4294967295
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	4803      	ldr	r0, [pc, #12]	@ (8001f7c <__io_putchar+0x20>)
 8001f6e:	f005 fe62 	bl	8007c36 <HAL_UART_Transmit>
  return ch;
 8001f72:	687b      	ldr	r3, [r7, #4]
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	3708      	adds	r7, #8
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	24000cfc 	.word	0x24000cfc

08001f80 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b083      	sub	sp, #12
 8001f84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f86:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb0 <HAL_MspInit+0x30>)
 8001f88:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001f8c:	4a08      	ldr	r2, [pc, #32]	@ (8001fb0 <HAL_MspInit+0x30>)
 8001f8e:	f043 0302 	orr.w	r3, r3, #2
 8001f92:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001f96:	4b06      	ldr	r3, [pc, #24]	@ (8001fb0 <HAL_MspInit+0x30>)
 8001f98:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001f9c:	f003 0302 	and.w	r3, r3, #2
 8001fa0:	607b      	str	r3, [r7, #4]
 8001fa2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fa4:	bf00      	nop
 8001fa6:	370c      	adds	r7, #12
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr
 8001fb0:	58024400 	.word	0x58024400

08001fb4 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b0ba      	sub	sp, #232	@ 0xe8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fbc:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	601a      	str	r2, [r3, #0]
 8001fc4:	605a      	str	r2, [r3, #4]
 8001fc6:	609a      	str	r2, [r3, #8]
 8001fc8:	60da      	str	r2, [r3, #12]
 8001fca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001fcc:	f107 0310 	add.w	r3, r7, #16
 8001fd0:	22c0      	movs	r2, #192	@ 0xc0
 8001fd2:	2100      	movs	r1, #0
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f009 ff80 	bl	800beda <memset>
  if(hfdcan->Instance==FDCAN1)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a31      	ldr	r2, [pc, #196]	@ (80020a4 <HAL_FDCAN_MspInit+0xf0>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d15b      	bne.n	800209c <HAL_FDCAN_MspInit+0xe8>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001fe4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001fe8:	f04f 0300 	mov.w	r3, #0
 8001fec:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8001ff0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001ff4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ff8:	f107 0310 	add.w	r3, r7, #16
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f003 f929 	bl	8005254 <HAL_RCCEx_PeriphCLKConfig>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d001      	beq.n	800200c <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8002008:	f7ff ffa2 	bl	8001f50 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800200c:	4b26      	ldr	r3, [pc, #152]	@ (80020a8 <HAL_FDCAN_MspInit+0xf4>)
 800200e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002012:	4a25      	ldr	r2, [pc, #148]	@ (80020a8 <HAL_FDCAN_MspInit+0xf4>)
 8002014:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002018:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800201c:	4b22      	ldr	r3, [pc, #136]	@ (80020a8 <HAL_FDCAN_MspInit+0xf4>)
 800201e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002022:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002026:	60fb      	str	r3, [r7, #12]
 8002028:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800202a:	4b1f      	ldr	r3, [pc, #124]	@ (80020a8 <HAL_FDCAN_MspInit+0xf4>)
 800202c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002030:	4a1d      	ldr	r2, [pc, #116]	@ (80020a8 <HAL_FDCAN_MspInit+0xf4>)
 8002032:	f043 0308 	orr.w	r3, r3, #8
 8002036:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800203a:	4b1b      	ldr	r3, [pc, #108]	@ (80020a8 <HAL_FDCAN_MspInit+0xf4>)
 800203c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002040:	f003 0308 	and.w	r3, r3, #8
 8002044:	60bb      	str	r3, [r7, #8]
 8002046:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = FDCAN1_RX_Pin;
 8002048:	2301      	movs	r3, #1
 800204a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800204e:	2302      	movs	r3, #2
 8002050:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002054:	2300      	movs	r3, #0
 8002056:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800205a:	2303      	movs	r3, #3
 800205c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8002060:	2309      	movs	r3, #9
 8002062:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_RX_GPIO_Port, &GPIO_InitStruct);
 8002066:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800206a:	4619      	mov	r1, r3
 800206c:	480f      	ldr	r0, [pc, #60]	@ (80020ac <HAL_FDCAN_MspInit+0xf8>)
 800206e:	f001 fe9f 	bl	8003db0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = FDCAN1_TX_Pin;
 8002072:	2302      	movs	r3, #2
 8002074:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002078:	2302      	movs	r3, #2
 800207a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800207e:	2301      	movs	r3, #1
 8002080:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002084:	2303      	movs	r3, #3
 8002086:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800208a:	2309      	movs	r3, #9
 800208c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_TX_GPIO_Port, &GPIO_InitStruct);
 8002090:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002094:	4619      	mov	r1, r3
 8002096:	4805      	ldr	r0, [pc, #20]	@ (80020ac <HAL_FDCAN_MspInit+0xf8>)
 8002098:	f001 fe8a 	bl	8003db0 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 800209c:	bf00      	nop
 800209e:	37e8      	adds	r7, #232	@ 0xe8
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	4000a000 	.word	0x4000a000
 80020a8:	58024400 	.word	0x58024400
 80020ac:	58020c00 	.word	0x58020c00

080020b0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b085      	sub	sp, #20
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a16      	ldr	r2, [pc, #88]	@ (8002118 <HAL_TIM_Base_MspInit+0x68>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d10f      	bne.n	80020e2 <HAL_TIM_Base_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM13_MspInit 0 */

    /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 80020c2:	4b16      	ldr	r3, [pc, #88]	@ (800211c <HAL_TIM_Base_MspInit+0x6c>)
 80020c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80020c8:	4a14      	ldr	r2, [pc, #80]	@ (800211c <HAL_TIM_Base_MspInit+0x6c>)
 80020ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020ce:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80020d2:	4b12      	ldr	r3, [pc, #72]	@ (800211c <HAL_TIM_Base_MspInit+0x6c>)
 80020d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80020d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020dc:	60fb      	str	r3, [r7, #12]
 80020de:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 80020e0:	e013      	b.n	800210a <HAL_TIM_Base_MspInit+0x5a>
  else if(htim_base->Instance==TIM14)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a0e      	ldr	r2, [pc, #56]	@ (8002120 <HAL_TIM_Base_MspInit+0x70>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d10e      	bne.n	800210a <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80020ec:	4b0b      	ldr	r3, [pc, #44]	@ (800211c <HAL_TIM_Base_MspInit+0x6c>)
 80020ee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80020f2:	4a0a      	ldr	r2, [pc, #40]	@ (800211c <HAL_TIM_Base_MspInit+0x6c>)
 80020f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020f8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80020fc:	4b07      	ldr	r3, [pc, #28]	@ (800211c <HAL_TIM_Base_MspInit+0x6c>)
 80020fe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002102:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002106:	60bb      	str	r3, [r7, #8]
 8002108:	68bb      	ldr	r3, [r7, #8]
}
 800210a:	bf00      	nop
 800210c:	3714      	adds	r7, #20
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr
 8002116:	bf00      	nop
 8002118:	40001c00 	.word	0x40001c00
 800211c:	58024400 	.word	0x58024400
 8002120:	40002000 	.word	0x40002000

08002124 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b08a      	sub	sp, #40	@ 0x28
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800212c:	f107 0314 	add.w	r3, r7, #20
 8002130:	2200      	movs	r2, #0
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	605a      	str	r2, [r3, #4]
 8002136:	609a      	str	r2, [r3, #8]
 8002138:	60da      	str	r2, [r3, #12]
 800213a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM13)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a26      	ldr	r2, [pc, #152]	@ (80021dc <HAL_TIM_MspPostInit+0xb8>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d120      	bne.n	8002188 <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM13_MspPostInit 0 */

    /* USER CODE END TIM13_MspPostInit 0 */
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002146:	4b26      	ldr	r3, [pc, #152]	@ (80021e0 <HAL_TIM_MspPostInit+0xbc>)
 8002148:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800214c:	4a24      	ldr	r2, [pc, #144]	@ (80021e0 <HAL_TIM_MspPostInit+0xbc>)
 800214e:	f043 0320 	orr.w	r3, r3, #32
 8002152:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002156:	4b22      	ldr	r3, [pc, #136]	@ (80021e0 <HAL_TIM_MspPostInit+0xbc>)
 8002158:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800215c:	f003 0320 	and.w	r3, r3, #32
 8002160:	613b      	str	r3, [r7, #16]
 8002162:	693b      	ldr	r3, [r7, #16]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002164:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002168:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800216a:	2302      	movs	r3, #2
 800216c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216e:	2300      	movs	r3, #0
 8002170:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002172:	2300      	movs	r3, #0
 8002174:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8002176:	2309      	movs	r3, #9
 8002178:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800217a:	f107 0314 	add.w	r3, r7, #20
 800217e:	4619      	mov	r1, r3
 8002180:	4818      	ldr	r0, [pc, #96]	@ (80021e4 <HAL_TIM_MspPostInit+0xc0>)
 8002182:	f001 fe15 	bl	8003db0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM14_MspPostInit 1 */

    /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8002186:	e024      	b.n	80021d2 <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM14)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a16      	ldr	r2, [pc, #88]	@ (80021e8 <HAL_TIM_MspPostInit+0xc4>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d11f      	bne.n	80021d2 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002192:	4b13      	ldr	r3, [pc, #76]	@ (80021e0 <HAL_TIM_MspPostInit+0xbc>)
 8002194:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002198:	4a11      	ldr	r2, [pc, #68]	@ (80021e0 <HAL_TIM_MspPostInit+0xbc>)
 800219a:	f043 0320 	orr.w	r3, r3, #32
 800219e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80021a2:	4b0f      	ldr	r3, [pc, #60]	@ (80021e0 <HAL_TIM_MspPostInit+0xbc>)
 80021a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021a8:	f003 0320 	and.w	r3, r3, #32
 80021ac:	60fb      	str	r3, [r7, #12]
 80021ae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80021b0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80021b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b6:	2302      	movs	r3, #2
 80021b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ba:	2300      	movs	r3, #0
 80021bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021be:	2300      	movs	r3, #0
 80021c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 80021c2:	2309      	movs	r3, #9
 80021c4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80021c6:	f107 0314 	add.w	r3, r7, #20
 80021ca:	4619      	mov	r1, r3
 80021cc:	4805      	ldr	r0, [pc, #20]	@ (80021e4 <HAL_TIM_MspPostInit+0xc0>)
 80021ce:	f001 fdef 	bl	8003db0 <HAL_GPIO_Init>
}
 80021d2:	bf00      	nop
 80021d4:	3728      	adds	r7, #40	@ 0x28
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	40001c00 	.word	0x40001c00
 80021e0:	58024400 	.word	0x58024400
 80021e4:	58021400 	.word	0x58021400
 80021e8:	40002000 	.word	0x40002000

080021ec <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b0bc      	sub	sp, #240	@ 0xf0
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021f4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80021f8:	2200      	movs	r2, #0
 80021fa:	601a      	str	r2, [r3, #0]
 80021fc:	605a      	str	r2, [r3, #4]
 80021fe:	609a      	str	r2, [r3, #8]
 8002200:	60da      	str	r2, [r3, #12]
 8002202:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002204:	f107 0318 	add.w	r3, r7, #24
 8002208:	22c0      	movs	r2, #192	@ 0xc0
 800220a:	2100      	movs	r1, #0
 800220c:	4618      	mov	r0, r3
 800220e:	f009 fe64 	bl	800beda <memset>
  if(huart->Instance==USART2)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a55      	ldr	r2, [pc, #340]	@ (800236c <HAL_UART_MspInit+0x180>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d14e      	bne.n	80022ba <HAL_UART_MspInit+0xce>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800221c:	f04f 0202 	mov.w	r2, #2
 8002220:	f04f 0300 	mov.w	r3, #0
 8002224:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002228:	2300      	movs	r3, #0
 800222a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800222e:	f107 0318 	add.w	r3, r7, #24
 8002232:	4618      	mov	r0, r3
 8002234:	f003 f80e 	bl	8005254 <HAL_RCCEx_PeriphCLKConfig>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d001      	beq.n	8002242 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800223e:	f7ff fe87 	bl	8001f50 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002242:	4b4b      	ldr	r3, [pc, #300]	@ (8002370 <HAL_UART_MspInit+0x184>)
 8002244:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002248:	4a49      	ldr	r2, [pc, #292]	@ (8002370 <HAL_UART_MspInit+0x184>)
 800224a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800224e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002252:	4b47      	ldr	r3, [pc, #284]	@ (8002370 <HAL_UART_MspInit+0x184>)
 8002254:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002258:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800225c:	617b      	str	r3, [r7, #20]
 800225e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002260:	4b43      	ldr	r3, [pc, #268]	@ (8002370 <HAL_UART_MspInit+0x184>)
 8002262:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002266:	4a42      	ldr	r2, [pc, #264]	@ (8002370 <HAL_UART_MspInit+0x184>)
 8002268:	f043 0301 	orr.w	r3, r3, #1
 800226c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002270:	4b3f      	ldr	r3, [pc, #252]	@ (8002370 <HAL_UART_MspInit+0x184>)
 8002272:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002276:	f003 0301 	and.w	r3, r3, #1
 800227a:	613b      	str	r3, [r7, #16]
 800227c:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800227e:	230c      	movs	r3, #12
 8002280:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002284:	2302      	movs	r3, #2
 8002286:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228a:	2300      	movs	r3, #0
 800228c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002290:	2300      	movs	r3, #0
 8002292:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002296:	2307      	movs	r3, #7
 8002298:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800229c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80022a0:	4619      	mov	r1, r3
 80022a2:	4834      	ldr	r0, [pc, #208]	@ (8002374 <HAL_UART_MspInit+0x188>)
 80022a4:	f001 fd84 	bl	8003db0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80022a8:	2200      	movs	r2, #0
 80022aa:	2100      	movs	r1, #0
 80022ac:	2026      	movs	r0, #38	@ 0x26
 80022ae:	f000 fb3a 	bl	8002926 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80022b2:	2026      	movs	r0, #38	@ 0x26
 80022b4:	f000 fb51 	bl	800295a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 80022b8:	e053      	b.n	8002362 <HAL_UART_MspInit+0x176>
  else if(huart->Instance==USART3)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a2e      	ldr	r2, [pc, #184]	@ (8002378 <HAL_UART_MspInit+0x18c>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d14e      	bne.n	8002362 <HAL_UART_MspInit+0x176>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80022c4:	f04f 0202 	mov.w	r2, #2
 80022c8:	f04f 0300 	mov.w	r3, #0
 80022cc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80022d0:	2300      	movs	r3, #0
 80022d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022d6:	f107 0318 	add.w	r3, r7, #24
 80022da:	4618      	mov	r0, r3
 80022dc:	f002 ffba 	bl	8005254 <HAL_RCCEx_PeriphCLKConfig>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <HAL_UART_MspInit+0xfe>
      Error_Handler();
 80022e6:	f7ff fe33 	bl	8001f50 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80022ea:	4b21      	ldr	r3, [pc, #132]	@ (8002370 <HAL_UART_MspInit+0x184>)
 80022ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80022f0:	4a1f      	ldr	r2, [pc, #124]	@ (8002370 <HAL_UART_MspInit+0x184>)
 80022f2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022f6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80022fa:	4b1d      	ldr	r3, [pc, #116]	@ (8002370 <HAL_UART_MspInit+0x184>)
 80022fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002300:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002304:	60fb      	str	r3, [r7, #12]
 8002306:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002308:	4b19      	ldr	r3, [pc, #100]	@ (8002370 <HAL_UART_MspInit+0x184>)
 800230a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800230e:	4a18      	ldr	r2, [pc, #96]	@ (8002370 <HAL_UART_MspInit+0x184>)
 8002310:	f043 0308 	orr.w	r3, r3, #8
 8002314:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002318:	4b15      	ldr	r3, [pc, #84]	@ (8002370 <HAL_UART_MspInit+0x184>)
 800231a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800231e:	f003 0308 	and.w	r3, r3, #8
 8002322:	60bb      	str	r3, [r7, #8]
 8002324:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8002326:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800232a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800232e:	2302      	movs	r3, #2
 8002330:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002334:	2300      	movs	r3, #0
 8002336:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800233a:	2300      	movs	r3, #0
 800233c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002340:	2307      	movs	r3, #7
 8002342:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002346:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800234a:	4619      	mov	r1, r3
 800234c:	480b      	ldr	r0, [pc, #44]	@ (800237c <HAL_UART_MspInit+0x190>)
 800234e:	f001 fd2f 	bl	8003db0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002352:	2200      	movs	r2, #0
 8002354:	2100      	movs	r1, #0
 8002356:	2027      	movs	r0, #39	@ 0x27
 8002358:	f000 fae5 	bl	8002926 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800235c:	2027      	movs	r0, #39	@ 0x27
 800235e:	f000 fafc 	bl	800295a <HAL_NVIC_EnableIRQ>
}
 8002362:	bf00      	nop
 8002364:	37f0      	adds	r7, #240	@ 0xf0
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	40004400 	.word	0x40004400
 8002370:	58024400 	.word	0x58024400
 8002374:	58020000 	.word	0x58020000
 8002378:	40004800 	.word	0x40004800
 800237c:	58020c00 	.word	0x58020c00

08002380 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002380:	b480      	push	{r7}
 8002382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002384:	bf00      	nop
 8002386:	e7fd      	b.n	8002384 <NMI_Handler+0x4>

08002388 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800238c:	bf00      	nop
 800238e:	e7fd      	b.n	800238c <HardFault_Handler+0x4>

08002390 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002394:	bf00      	nop
 8002396:	e7fd      	b.n	8002394 <MemManage_Handler+0x4>

08002398 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800239c:	bf00      	nop
 800239e:	e7fd      	b.n	800239c <BusFault_Handler+0x4>

080023a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023a4:	bf00      	nop
 80023a6:	e7fd      	b.n	80023a4 <UsageFault_Handler+0x4>

080023a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023ac:	bf00      	nop
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr

080023b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023b6:	b480      	push	{r7}
 80023b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023ba:	bf00      	nop
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr

080023c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023c8:	bf00      	nop
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr

080023d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023d2:	b580      	push	{r7, lr}
 80023d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023d6:	f000 f97b 	bl	80026d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023da:	bf00      	nop
 80023dc:	bd80      	pop	{r7, pc}
	...

080023e0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80023e4:	4802      	ldr	r0, [pc, #8]	@ (80023f0 <USART2_IRQHandler+0x10>)
 80023e6:	f005 fcb5 	bl	8007d54 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80023ea:	bf00      	nop
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	24000c68 	.word	0x24000c68

080023f4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80023f8:	4802      	ldr	r0, [pc, #8]	@ (8002404 <USART3_IRQHandler+0x10>)
 80023fa:	f005 fcab 	bl	8007d54 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80023fe:	bf00      	nop
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	24000cfc 	.word	0x24000cfc

08002408 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  return 1;
 800240c:	2301      	movs	r3, #1
}
 800240e:	4618      	mov	r0, r3
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr

08002418 <_kill>:

int _kill(int pid, int sig)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
 8002420:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002422:	f009 fdcb 	bl	800bfbc <__errno>
 8002426:	4603      	mov	r3, r0
 8002428:	2216      	movs	r2, #22
 800242a:	601a      	str	r2, [r3, #0]
  return -1;
 800242c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002430:	4618      	mov	r0, r3
 8002432:	3708      	adds	r7, #8
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}

08002438 <_exit>:

void _exit (int status)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002440:	f04f 31ff 	mov.w	r1, #4294967295
 8002444:	6878      	ldr	r0, [r7, #4]
 8002446:	f7ff ffe7 	bl	8002418 <_kill>
  while (1) {}    /* Make sure we hang here */
 800244a:	bf00      	nop
 800244c:	e7fd      	b.n	800244a <_exit+0x12>

0800244e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800244e:	b580      	push	{r7, lr}
 8002450:	b086      	sub	sp, #24
 8002452:	af00      	add	r7, sp, #0
 8002454:	60f8      	str	r0, [r7, #12]
 8002456:	60b9      	str	r1, [r7, #8]
 8002458:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800245a:	2300      	movs	r3, #0
 800245c:	617b      	str	r3, [r7, #20]
 800245e:	e00a      	b.n	8002476 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002460:	f3af 8000 	nop.w
 8002464:	4601      	mov	r1, r0
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	1c5a      	adds	r2, r3, #1
 800246a:	60ba      	str	r2, [r7, #8]
 800246c:	b2ca      	uxtb	r2, r1
 800246e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	3301      	adds	r3, #1
 8002474:	617b      	str	r3, [r7, #20]
 8002476:	697a      	ldr	r2, [r7, #20]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	429a      	cmp	r2, r3
 800247c:	dbf0      	blt.n	8002460 <_read+0x12>
  }

  return len;
 800247e:	687b      	ldr	r3, [r7, #4]
}
 8002480:	4618      	mov	r0, r3
 8002482:	3718      	adds	r7, #24
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}

08002488 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b086      	sub	sp, #24
 800248c:	af00      	add	r7, sp, #0
 800248e:	60f8      	str	r0, [r7, #12]
 8002490:	60b9      	str	r1, [r7, #8]
 8002492:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002494:	2300      	movs	r3, #0
 8002496:	617b      	str	r3, [r7, #20]
 8002498:	e009      	b.n	80024ae <_write+0x26>
  {
    __io_putchar(*ptr++);
 800249a:	68bb      	ldr	r3, [r7, #8]
 800249c:	1c5a      	adds	r2, r3, #1
 800249e:	60ba      	str	r2, [r7, #8]
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	4618      	mov	r0, r3
 80024a4:	f7ff fd5a 	bl	8001f5c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024a8:	697b      	ldr	r3, [r7, #20]
 80024aa:	3301      	adds	r3, #1
 80024ac:	617b      	str	r3, [r7, #20]
 80024ae:	697a      	ldr	r2, [r7, #20]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	429a      	cmp	r2, r3
 80024b4:	dbf1      	blt.n	800249a <_write+0x12>
  }
  return len;
 80024b6:	687b      	ldr	r3, [r7, #4]
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3718      	adds	r7, #24
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}

080024c0 <_close>:

int _close(int file)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b083      	sub	sp, #12
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80024c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	370c      	adds	r7, #12
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr

080024d8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024d8:	b480      	push	{r7}
 80024da:	b083      	sub	sp, #12
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
 80024e0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80024e8:	605a      	str	r2, [r3, #4]
  return 0;
 80024ea:	2300      	movs	r3, #0
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	370c      	adds	r7, #12
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr

080024f8 <_isatty>:

int _isatty(int file)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002500:	2301      	movs	r3, #1
}
 8002502:	4618      	mov	r0, r3
 8002504:	370c      	adds	r7, #12
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr

0800250e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800250e:	b480      	push	{r7}
 8002510:	b085      	sub	sp, #20
 8002512:	af00      	add	r7, sp, #0
 8002514:	60f8      	str	r0, [r7, #12]
 8002516:	60b9      	str	r1, [r7, #8]
 8002518:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800251a:	2300      	movs	r3, #0
}
 800251c:	4618      	mov	r0, r3
 800251e:	3714      	adds	r7, #20
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr

08002528 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b086      	sub	sp, #24
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002530:	4a14      	ldr	r2, [pc, #80]	@ (8002584 <_sbrk+0x5c>)
 8002532:	4b15      	ldr	r3, [pc, #84]	@ (8002588 <_sbrk+0x60>)
 8002534:	1ad3      	subs	r3, r2, r3
 8002536:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800253c:	4b13      	ldr	r3, [pc, #76]	@ (800258c <_sbrk+0x64>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d102      	bne.n	800254a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002544:	4b11      	ldr	r3, [pc, #68]	@ (800258c <_sbrk+0x64>)
 8002546:	4a12      	ldr	r2, [pc, #72]	@ (8002590 <_sbrk+0x68>)
 8002548:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800254a:	4b10      	ldr	r3, [pc, #64]	@ (800258c <_sbrk+0x64>)
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	4413      	add	r3, r2
 8002552:	693a      	ldr	r2, [r7, #16]
 8002554:	429a      	cmp	r2, r3
 8002556:	d207      	bcs.n	8002568 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002558:	f009 fd30 	bl	800bfbc <__errno>
 800255c:	4603      	mov	r3, r0
 800255e:	220c      	movs	r2, #12
 8002560:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002562:	f04f 33ff 	mov.w	r3, #4294967295
 8002566:	e009      	b.n	800257c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002568:	4b08      	ldr	r3, [pc, #32]	@ (800258c <_sbrk+0x64>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800256e:	4b07      	ldr	r3, [pc, #28]	@ (800258c <_sbrk+0x64>)
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	4413      	add	r3, r2
 8002576:	4a05      	ldr	r2, [pc, #20]	@ (800258c <_sbrk+0x64>)
 8002578:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800257a:	68fb      	ldr	r3, [r7, #12]
}
 800257c:	4618      	mov	r0, r3
 800257e:	3718      	adds	r7, #24
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	24080000 	.word	0x24080000
 8002588:	00000400 	.word	0x00000400
 800258c:	24000e60 	.word	0x24000e60
 8002590:	24000fb8 	.word	0x24000fb8

08002594 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002594:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80025d0 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002598:	f7fe fb42 	bl	8000c20 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 800259c:	f7fe fa92 	bl	8000ac4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025a0:	480c      	ldr	r0, [pc, #48]	@ (80025d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80025a2:	490d      	ldr	r1, [pc, #52]	@ (80025d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80025a4:	4a0d      	ldr	r2, [pc, #52]	@ (80025dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80025a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025a8:	e002      	b.n	80025b0 <LoopCopyDataInit>

080025aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025ae:	3304      	adds	r3, #4

080025b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025b4:	d3f9      	bcc.n	80025aa <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025b6:	4a0a      	ldr	r2, [pc, #40]	@ (80025e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80025b8:	4c0a      	ldr	r4, [pc, #40]	@ (80025e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80025ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025bc:	e001      	b.n	80025c2 <LoopFillZerobss>

080025be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025c0:	3204      	adds	r2, #4

080025c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025c4:	d3fb      	bcc.n	80025be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80025c6:	f009 fcff 	bl	800bfc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80025ca:	f7ff f95f 	bl	800188c <main>
  bx  lr
 80025ce:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80025d0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80025d4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80025d8:	240001e0 	.word	0x240001e0
  ldr r2, =_sidata
 80025dc:	0800f2a8 	.word	0x0800f2a8
  ldr r2, =_sbss
 80025e0:	240001e0 	.word	0x240001e0
  ldr r4, =_ebss
 80025e4:	24000fb4 	.word	0x24000fb4

080025e8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80025e8:	e7fe      	b.n	80025e8 <ADC3_IRQHandler>
	...

080025ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025f2:	2003      	movs	r0, #3
 80025f4:	f000 f98c 	bl	8002910 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80025f8:	f002 fc56 	bl	8004ea8 <HAL_RCC_GetSysClockFreq>
 80025fc:	4602      	mov	r2, r0
 80025fe:	4b15      	ldr	r3, [pc, #84]	@ (8002654 <HAL_Init+0x68>)
 8002600:	699b      	ldr	r3, [r3, #24]
 8002602:	0a1b      	lsrs	r3, r3, #8
 8002604:	f003 030f 	and.w	r3, r3, #15
 8002608:	4913      	ldr	r1, [pc, #76]	@ (8002658 <HAL_Init+0x6c>)
 800260a:	5ccb      	ldrb	r3, [r1, r3]
 800260c:	f003 031f 	and.w	r3, r3, #31
 8002610:	fa22 f303 	lsr.w	r3, r2, r3
 8002614:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002616:	4b0f      	ldr	r3, [pc, #60]	@ (8002654 <HAL_Init+0x68>)
 8002618:	699b      	ldr	r3, [r3, #24]
 800261a:	f003 030f 	and.w	r3, r3, #15
 800261e:	4a0e      	ldr	r2, [pc, #56]	@ (8002658 <HAL_Init+0x6c>)
 8002620:	5cd3      	ldrb	r3, [r2, r3]
 8002622:	f003 031f 	and.w	r3, r3, #31
 8002626:	687a      	ldr	r2, [r7, #4]
 8002628:	fa22 f303 	lsr.w	r3, r2, r3
 800262c:	4a0b      	ldr	r2, [pc, #44]	@ (800265c <HAL_Init+0x70>)
 800262e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002630:	4a0b      	ldr	r2, [pc, #44]	@ (8002660 <HAL_Init+0x74>)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002636:	200f      	movs	r0, #15
 8002638:	f000 f814 	bl	8002664 <HAL_InitTick>
 800263c:	4603      	mov	r3, r0
 800263e:	2b00      	cmp	r3, #0
 8002640:	d001      	beq.n	8002646 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002642:	2301      	movs	r3, #1
 8002644:	e002      	b.n	800264c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002646:	f7ff fc9b 	bl	8001f80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800264a:	2300      	movs	r3, #0
}
 800264c:	4618      	mov	r0, r3
 800264e:	3708      	adds	r7, #8
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	58024400 	.word	0x58024400
 8002658:	0800ee24 	.word	0x0800ee24
 800265c:	24000004 	.word	0x24000004
 8002660:	24000000 	.word	0x24000000

08002664 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b082      	sub	sp, #8
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800266c:	4b15      	ldr	r3, [pc, #84]	@ (80026c4 <HAL_InitTick+0x60>)
 800266e:	781b      	ldrb	r3, [r3, #0]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d101      	bne.n	8002678 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	e021      	b.n	80026bc <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002678:	4b13      	ldr	r3, [pc, #76]	@ (80026c8 <HAL_InitTick+0x64>)
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	4b11      	ldr	r3, [pc, #68]	@ (80026c4 <HAL_InitTick+0x60>)
 800267e:	781b      	ldrb	r3, [r3, #0]
 8002680:	4619      	mov	r1, r3
 8002682:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002686:	fbb3 f3f1 	udiv	r3, r3, r1
 800268a:	fbb2 f3f3 	udiv	r3, r2, r3
 800268e:	4618      	mov	r0, r3
 8002690:	f000 f971 	bl	8002976 <HAL_SYSTICK_Config>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d001      	beq.n	800269e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e00e      	b.n	80026bc <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2b0f      	cmp	r3, #15
 80026a2:	d80a      	bhi.n	80026ba <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026a4:	2200      	movs	r2, #0
 80026a6:	6879      	ldr	r1, [r7, #4]
 80026a8:	f04f 30ff 	mov.w	r0, #4294967295
 80026ac:	f000 f93b 	bl	8002926 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026b0:	4a06      	ldr	r2, [pc, #24]	@ (80026cc <HAL_InitTick+0x68>)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026b6:	2300      	movs	r3, #0
 80026b8:	e000      	b.n	80026bc <HAL_InitTick+0x58>
    return HAL_ERROR;
 80026ba:	2301      	movs	r3, #1
}
 80026bc:	4618      	mov	r0, r3
 80026be:	3708      	adds	r7, #8
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	24000014 	.word	0x24000014
 80026c8:	24000000 	.word	0x24000000
 80026cc:	24000010 	.word	0x24000010

080026d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026d0:	b480      	push	{r7}
 80026d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80026d4:	4b06      	ldr	r3, [pc, #24]	@ (80026f0 <HAL_IncTick+0x20>)
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	461a      	mov	r2, r3
 80026da:	4b06      	ldr	r3, [pc, #24]	@ (80026f4 <HAL_IncTick+0x24>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4413      	add	r3, r2
 80026e0:	4a04      	ldr	r2, [pc, #16]	@ (80026f4 <HAL_IncTick+0x24>)
 80026e2:	6013      	str	r3, [r2, #0]
}
 80026e4:	bf00      	nop
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr
 80026ee:	bf00      	nop
 80026f0:	24000014 	.word	0x24000014
 80026f4:	24000e64 	.word	0x24000e64

080026f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026f8:	b480      	push	{r7}
 80026fa:	af00      	add	r7, sp, #0
  return uwTick;
 80026fc:	4b03      	ldr	r3, [pc, #12]	@ (800270c <HAL_GetTick+0x14>)
 80026fe:	681b      	ldr	r3, [r3, #0]
}
 8002700:	4618      	mov	r0, r3
 8002702:	46bd      	mov	sp, r7
 8002704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002708:	4770      	bx	lr
 800270a:	bf00      	nop
 800270c:	24000e64 	.word	0x24000e64

08002710 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b084      	sub	sp, #16
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002718:	f7ff ffee 	bl	80026f8 <HAL_GetTick>
 800271c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002728:	d005      	beq.n	8002736 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800272a:	4b0a      	ldr	r3, [pc, #40]	@ (8002754 <HAL_Delay+0x44>)
 800272c:	781b      	ldrb	r3, [r3, #0]
 800272e:	461a      	mov	r2, r3
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	4413      	add	r3, r2
 8002734:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002736:	bf00      	nop
 8002738:	f7ff ffde 	bl	80026f8 <HAL_GetTick>
 800273c:	4602      	mov	r2, r0
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	1ad3      	subs	r3, r2, r3
 8002742:	68fa      	ldr	r2, [r7, #12]
 8002744:	429a      	cmp	r2, r3
 8002746:	d8f7      	bhi.n	8002738 <HAL_Delay+0x28>
  {
  }
}
 8002748:	bf00      	nop
 800274a:	bf00      	nop
 800274c:	3710      	adds	r7, #16
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	24000014 	.word	0x24000014

08002758 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002758:	b480      	push	{r7}
 800275a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800275c:	4b03      	ldr	r3, [pc, #12]	@ (800276c <HAL_GetREVID+0x14>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	0c1b      	lsrs	r3, r3, #16
}
 8002762:	4618      	mov	r0, r3
 8002764:	46bd      	mov	sp, r7
 8002766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276a:	4770      	bx	lr
 800276c:	5c001000 	.word	0x5c001000

08002770 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002770:	b480      	push	{r7}
 8002772:	b085      	sub	sp, #20
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	f003 0307 	and.w	r3, r3, #7
 800277e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002780:	4b0b      	ldr	r3, [pc, #44]	@ (80027b0 <__NVIC_SetPriorityGrouping+0x40>)
 8002782:	68db      	ldr	r3, [r3, #12]
 8002784:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002786:	68ba      	ldr	r2, [r7, #8]
 8002788:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800278c:	4013      	ands	r3, r2
 800278e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002798:	4b06      	ldr	r3, [pc, #24]	@ (80027b4 <__NVIC_SetPriorityGrouping+0x44>)
 800279a:	4313      	orrs	r3, r2
 800279c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800279e:	4a04      	ldr	r2, [pc, #16]	@ (80027b0 <__NVIC_SetPriorityGrouping+0x40>)
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	60d3      	str	r3, [r2, #12]
}
 80027a4:	bf00      	nop
 80027a6:	3714      	adds	r7, #20
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr
 80027b0:	e000ed00 	.word	0xe000ed00
 80027b4:	05fa0000 	.word	0x05fa0000

080027b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027b8:	b480      	push	{r7}
 80027ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027bc:	4b04      	ldr	r3, [pc, #16]	@ (80027d0 <__NVIC_GetPriorityGrouping+0x18>)
 80027be:	68db      	ldr	r3, [r3, #12]
 80027c0:	0a1b      	lsrs	r3, r3, #8
 80027c2:	f003 0307 	and.w	r3, r3, #7
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	46bd      	mov	sp, r7
 80027ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ce:	4770      	bx	lr
 80027d0:	e000ed00 	.word	0xe000ed00

080027d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	4603      	mov	r3, r0
 80027dc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80027de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	db0b      	blt.n	80027fe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027e6:	88fb      	ldrh	r3, [r7, #6]
 80027e8:	f003 021f 	and.w	r2, r3, #31
 80027ec:	4907      	ldr	r1, [pc, #28]	@ (800280c <__NVIC_EnableIRQ+0x38>)
 80027ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80027f2:	095b      	lsrs	r3, r3, #5
 80027f4:	2001      	movs	r0, #1
 80027f6:	fa00 f202 	lsl.w	r2, r0, r2
 80027fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80027fe:	bf00      	nop
 8002800:	370c      	adds	r7, #12
 8002802:	46bd      	mov	sp, r7
 8002804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002808:	4770      	bx	lr
 800280a:	bf00      	nop
 800280c:	e000e100 	.word	0xe000e100

08002810 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002810:	b480      	push	{r7}
 8002812:	b083      	sub	sp, #12
 8002814:	af00      	add	r7, sp, #0
 8002816:	4603      	mov	r3, r0
 8002818:	6039      	str	r1, [r7, #0]
 800281a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800281c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002820:	2b00      	cmp	r3, #0
 8002822:	db0a      	blt.n	800283a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	b2da      	uxtb	r2, r3
 8002828:	490c      	ldr	r1, [pc, #48]	@ (800285c <__NVIC_SetPriority+0x4c>)
 800282a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800282e:	0112      	lsls	r2, r2, #4
 8002830:	b2d2      	uxtb	r2, r2
 8002832:	440b      	add	r3, r1
 8002834:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002838:	e00a      	b.n	8002850 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	b2da      	uxtb	r2, r3
 800283e:	4908      	ldr	r1, [pc, #32]	@ (8002860 <__NVIC_SetPriority+0x50>)
 8002840:	88fb      	ldrh	r3, [r7, #6]
 8002842:	f003 030f 	and.w	r3, r3, #15
 8002846:	3b04      	subs	r3, #4
 8002848:	0112      	lsls	r2, r2, #4
 800284a:	b2d2      	uxtb	r2, r2
 800284c:	440b      	add	r3, r1
 800284e:	761a      	strb	r2, [r3, #24]
}
 8002850:	bf00      	nop
 8002852:	370c      	adds	r7, #12
 8002854:	46bd      	mov	sp, r7
 8002856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285a:	4770      	bx	lr
 800285c:	e000e100 	.word	0xe000e100
 8002860:	e000ed00 	.word	0xe000ed00

08002864 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002864:	b480      	push	{r7}
 8002866:	b089      	sub	sp, #36	@ 0x24
 8002868:	af00      	add	r7, sp, #0
 800286a:	60f8      	str	r0, [r7, #12]
 800286c:	60b9      	str	r1, [r7, #8]
 800286e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	f003 0307 	and.w	r3, r3, #7
 8002876:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002878:	69fb      	ldr	r3, [r7, #28]
 800287a:	f1c3 0307 	rsb	r3, r3, #7
 800287e:	2b04      	cmp	r3, #4
 8002880:	bf28      	it	cs
 8002882:	2304      	movcs	r3, #4
 8002884:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	3304      	adds	r3, #4
 800288a:	2b06      	cmp	r3, #6
 800288c:	d902      	bls.n	8002894 <NVIC_EncodePriority+0x30>
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	3b03      	subs	r3, #3
 8002892:	e000      	b.n	8002896 <NVIC_EncodePriority+0x32>
 8002894:	2300      	movs	r3, #0
 8002896:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002898:	f04f 32ff 	mov.w	r2, #4294967295
 800289c:	69bb      	ldr	r3, [r7, #24]
 800289e:	fa02 f303 	lsl.w	r3, r2, r3
 80028a2:	43da      	mvns	r2, r3
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	401a      	ands	r2, r3
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028ac:	f04f 31ff 	mov.w	r1, #4294967295
 80028b0:	697b      	ldr	r3, [r7, #20]
 80028b2:	fa01 f303 	lsl.w	r3, r1, r3
 80028b6:	43d9      	mvns	r1, r3
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028bc:	4313      	orrs	r3, r2
         );
}
 80028be:	4618      	mov	r0, r3
 80028c0:	3724      	adds	r7, #36	@ 0x24
 80028c2:	46bd      	mov	sp, r7
 80028c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c8:	4770      	bx	lr
	...

080028cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b082      	sub	sp, #8
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	3b01      	subs	r3, #1
 80028d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80028dc:	d301      	bcc.n	80028e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028de:	2301      	movs	r3, #1
 80028e0:	e00f      	b.n	8002902 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028e2:	4a0a      	ldr	r2, [pc, #40]	@ (800290c <SysTick_Config+0x40>)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	3b01      	subs	r3, #1
 80028e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028ea:	210f      	movs	r1, #15
 80028ec:	f04f 30ff 	mov.w	r0, #4294967295
 80028f0:	f7ff ff8e 	bl	8002810 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028f4:	4b05      	ldr	r3, [pc, #20]	@ (800290c <SysTick_Config+0x40>)
 80028f6:	2200      	movs	r2, #0
 80028f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028fa:	4b04      	ldr	r3, [pc, #16]	@ (800290c <SysTick_Config+0x40>)
 80028fc:	2207      	movs	r2, #7
 80028fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002900:	2300      	movs	r3, #0
}
 8002902:	4618      	mov	r0, r3
 8002904:	3708      	adds	r7, #8
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	e000e010 	.word	0xe000e010

08002910 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b082      	sub	sp, #8
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002918:	6878      	ldr	r0, [r7, #4]
 800291a:	f7ff ff29 	bl	8002770 <__NVIC_SetPriorityGrouping>
}
 800291e:	bf00      	nop
 8002920:	3708      	adds	r7, #8
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}

08002926 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002926:	b580      	push	{r7, lr}
 8002928:	b086      	sub	sp, #24
 800292a:	af00      	add	r7, sp, #0
 800292c:	4603      	mov	r3, r0
 800292e:	60b9      	str	r1, [r7, #8]
 8002930:	607a      	str	r2, [r7, #4]
 8002932:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002934:	f7ff ff40 	bl	80027b8 <__NVIC_GetPriorityGrouping>
 8002938:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	68b9      	ldr	r1, [r7, #8]
 800293e:	6978      	ldr	r0, [r7, #20]
 8002940:	f7ff ff90 	bl	8002864 <NVIC_EncodePriority>
 8002944:	4602      	mov	r2, r0
 8002946:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800294a:	4611      	mov	r1, r2
 800294c:	4618      	mov	r0, r3
 800294e:	f7ff ff5f 	bl	8002810 <__NVIC_SetPriority>
}
 8002952:	bf00      	nop
 8002954:	3718      	adds	r7, #24
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}

0800295a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800295a:	b580      	push	{r7, lr}
 800295c:	b082      	sub	sp, #8
 800295e:	af00      	add	r7, sp, #0
 8002960:	4603      	mov	r3, r0
 8002962:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002964:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002968:	4618      	mov	r0, r3
 800296a:	f7ff ff33 	bl	80027d4 <__NVIC_EnableIRQ>
}
 800296e:	bf00      	nop
 8002970:	3708      	adds	r7, #8
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}

08002976 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002976:	b580      	push	{r7, lr}
 8002978:	b082      	sub	sp, #8
 800297a:	af00      	add	r7, sp, #0
 800297c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f7ff ffa4 	bl	80028cc <SysTick_Config>
 8002984:	4603      	mov	r3, r0
}
 8002986:	4618      	mov	r0, r3
 8002988:	3708      	adds	r7, #8
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
	...

08002990 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b086      	sub	sp, #24
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002998:	f7ff feae 	bl	80026f8 <HAL_GetTick>
 800299c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d101      	bne.n	80029a8 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80029a4:	2301      	movs	r3, #1
 80029a6:	e2dc      	b.n	8002f62 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80029ae:	b2db      	uxtb	r3, r3
 80029b0:	2b02      	cmp	r3, #2
 80029b2:	d008      	beq.n	80029c6 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2280      	movs	r2, #128	@ 0x80
 80029b8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2200      	movs	r2, #0
 80029be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	e2cd      	b.n	8002f62 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a76      	ldr	r2, [pc, #472]	@ (8002ba4 <HAL_DMA_Abort+0x214>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d04a      	beq.n	8002a66 <HAL_DMA_Abort+0xd6>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a74      	ldr	r2, [pc, #464]	@ (8002ba8 <HAL_DMA_Abort+0x218>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d045      	beq.n	8002a66 <HAL_DMA_Abort+0xd6>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a73      	ldr	r2, [pc, #460]	@ (8002bac <HAL_DMA_Abort+0x21c>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d040      	beq.n	8002a66 <HAL_DMA_Abort+0xd6>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a71      	ldr	r2, [pc, #452]	@ (8002bb0 <HAL_DMA_Abort+0x220>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d03b      	beq.n	8002a66 <HAL_DMA_Abort+0xd6>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a70      	ldr	r2, [pc, #448]	@ (8002bb4 <HAL_DMA_Abort+0x224>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d036      	beq.n	8002a66 <HAL_DMA_Abort+0xd6>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a6e      	ldr	r2, [pc, #440]	@ (8002bb8 <HAL_DMA_Abort+0x228>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d031      	beq.n	8002a66 <HAL_DMA_Abort+0xd6>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a6d      	ldr	r2, [pc, #436]	@ (8002bbc <HAL_DMA_Abort+0x22c>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d02c      	beq.n	8002a66 <HAL_DMA_Abort+0xd6>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a6b      	ldr	r2, [pc, #428]	@ (8002bc0 <HAL_DMA_Abort+0x230>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d027      	beq.n	8002a66 <HAL_DMA_Abort+0xd6>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a6a      	ldr	r2, [pc, #424]	@ (8002bc4 <HAL_DMA_Abort+0x234>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d022      	beq.n	8002a66 <HAL_DMA_Abort+0xd6>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a68      	ldr	r2, [pc, #416]	@ (8002bc8 <HAL_DMA_Abort+0x238>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d01d      	beq.n	8002a66 <HAL_DMA_Abort+0xd6>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a67      	ldr	r2, [pc, #412]	@ (8002bcc <HAL_DMA_Abort+0x23c>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d018      	beq.n	8002a66 <HAL_DMA_Abort+0xd6>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a65      	ldr	r2, [pc, #404]	@ (8002bd0 <HAL_DMA_Abort+0x240>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d013      	beq.n	8002a66 <HAL_DMA_Abort+0xd6>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a64      	ldr	r2, [pc, #400]	@ (8002bd4 <HAL_DMA_Abort+0x244>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d00e      	beq.n	8002a66 <HAL_DMA_Abort+0xd6>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a62      	ldr	r2, [pc, #392]	@ (8002bd8 <HAL_DMA_Abort+0x248>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d009      	beq.n	8002a66 <HAL_DMA_Abort+0xd6>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a61      	ldr	r2, [pc, #388]	@ (8002bdc <HAL_DMA_Abort+0x24c>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d004      	beq.n	8002a66 <HAL_DMA_Abort+0xd6>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a5f      	ldr	r2, [pc, #380]	@ (8002be0 <HAL_DMA_Abort+0x250>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d101      	bne.n	8002a6a <HAL_DMA_Abort+0xda>
 8002a66:	2301      	movs	r3, #1
 8002a68:	e000      	b.n	8002a6c <HAL_DMA_Abort+0xdc>
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d013      	beq.n	8002a98 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f022 021e 	bic.w	r2, r2, #30
 8002a7e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	695a      	ldr	r2, [r3, #20]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002a8e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	617b      	str	r3, [r7, #20]
 8002a96:	e00a      	b.n	8002aae <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f022 020e 	bic.w	r2, r2, #14
 8002aa6:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a3c      	ldr	r2, [pc, #240]	@ (8002ba4 <HAL_DMA_Abort+0x214>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d072      	beq.n	8002b9e <HAL_DMA_Abort+0x20e>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a3a      	ldr	r2, [pc, #232]	@ (8002ba8 <HAL_DMA_Abort+0x218>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d06d      	beq.n	8002b9e <HAL_DMA_Abort+0x20e>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a39      	ldr	r2, [pc, #228]	@ (8002bac <HAL_DMA_Abort+0x21c>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d068      	beq.n	8002b9e <HAL_DMA_Abort+0x20e>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a37      	ldr	r2, [pc, #220]	@ (8002bb0 <HAL_DMA_Abort+0x220>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d063      	beq.n	8002b9e <HAL_DMA_Abort+0x20e>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a36      	ldr	r2, [pc, #216]	@ (8002bb4 <HAL_DMA_Abort+0x224>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d05e      	beq.n	8002b9e <HAL_DMA_Abort+0x20e>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a34      	ldr	r2, [pc, #208]	@ (8002bb8 <HAL_DMA_Abort+0x228>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d059      	beq.n	8002b9e <HAL_DMA_Abort+0x20e>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a33      	ldr	r2, [pc, #204]	@ (8002bbc <HAL_DMA_Abort+0x22c>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d054      	beq.n	8002b9e <HAL_DMA_Abort+0x20e>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a31      	ldr	r2, [pc, #196]	@ (8002bc0 <HAL_DMA_Abort+0x230>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d04f      	beq.n	8002b9e <HAL_DMA_Abort+0x20e>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a30      	ldr	r2, [pc, #192]	@ (8002bc4 <HAL_DMA_Abort+0x234>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d04a      	beq.n	8002b9e <HAL_DMA_Abort+0x20e>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a2e      	ldr	r2, [pc, #184]	@ (8002bc8 <HAL_DMA_Abort+0x238>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d045      	beq.n	8002b9e <HAL_DMA_Abort+0x20e>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a2d      	ldr	r2, [pc, #180]	@ (8002bcc <HAL_DMA_Abort+0x23c>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d040      	beq.n	8002b9e <HAL_DMA_Abort+0x20e>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a2b      	ldr	r2, [pc, #172]	@ (8002bd0 <HAL_DMA_Abort+0x240>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d03b      	beq.n	8002b9e <HAL_DMA_Abort+0x20e>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a2a      	ldr	r2, [pc, #168]	@ (8002bd4 <HAL_DMA_Abort+0x244>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d036      	beq.n	8002b9e <HAL_DMA_Abort+0x20e>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a28      	ldr	r2, [pc, #160]	@ (8002bd8 <HAL_DMA_Abort+0x248>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d031      	beq.n	8002b9e <HAL_DMA_Abort+0x20e>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a27      	ldr	r2, [pc, #156]	@ (8002bdc <HAL_DMA_Abort+0x24c>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d02c      	beq.n	8002b9e <HAL_DMA_Abort+0x20e>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a25      	ldr	r2, [pc, #148]	@ (8002be0 <HAL_DMA_Abort+0x250>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d027      	beq.n	8002b9e <HAL_DMA_Abort+0x20e>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a24      	ldr	r2, [pc, #144]	@ (8002be4 <HAL_DMA_Abort+0x254>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d022      	beq.n	8002b9e <HAL_DMA_Abort+0x20e>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a22      	ldr	r2, [pc, #136]	@ (8002be8 <HAL_DMA_Abort+0x258>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d01d      	beq.n	8002b9e <HAL_DMA_Abort+0x20e>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a21      	ldr	r2, [pc, #132]	@ (8002bec <HAL_DMA_Abort+0x25c>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d018      	beq.n	8002b9e <HAL_DMA_Abort+0x20e>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a1f      	ldr	r2, [pc, #124]	@ (8002bf0 <HAL_DMA_Abort+0x260>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d013      	beq.n	8002b9e <HAL_DMA_Abort+0x20e>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a1e      	ldr	r2, [pc, #120]	@ (8002bf4 <HAL_DMA_Abort+0x264>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d00e      	beq.n	8002b9e <HAL_DMA_Abort+0x20e>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a1c      	ldr	r2, [pc, #112]	@ (8002bf8 <HAL_DMA_Abort+0x268>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d009      	beq.n	8002b9e <HAL_DMA_Abort+0x20e>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a1b      	ldr	r2, [pc, #108]	@ (8002bfc <HAL_DMA_Abort+0x26c>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d004      	beq.n	8002b9e <HAL_DMA_Abort+0x20e>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a19      	ldr	r2, [pc, #100]	@ (8002c00 <HAL_DMA_Abort+0x270>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d132      	bne.n	8002c04 <HAL_DMA_Abort+0x274>
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e031      	b.n	8002c06 <HAL_DMA_Abort+0x276>
 8002ba2:	bf00      	nop
 8002ba4:	40020010 	.word	0x40020010
 8002ba8:	40020028 	.word	0x40020028
 8002bac:	40020040 	.word	0x40020040
 8002bb0:	40020058 	.word	0x40020058
 8002bb4:	40020070 	.word	0x40020070
 8002bb8:	40020088 	.word	0x40020088
 8002bbc:	400200a0 	.word	0x400200a0
 8002bc0:	400200b8 	.word	0x400200b8
 8002bc4:	40020410 	.word	0x40020410
 8002bc8:	40020428 	.word	0x40020428
 8002bcc:	40020440 	.word	0x40020440
 8002bd0:	40020458 	.word	0x40020458
 8002bd4:	40020470 	.word	0x40020470
 8002bd8:	40020488 	.word	0x40020488
 8002bdc:	400204a0 	.word	0x400204a0
 8002be0:	400204b8 	.word	0x400204b8
 8002be4:	58025408 	.word	0x58025408
 8002be8:	5802541c 	.word	0x5802541c
 8002bec:	58025430 	.word	0x58025430
 8002bf0:	58025444 	.word	0x58025444
 8002bf4:	58025458 	.word	0x58025458
 8002bf8:	5802546c 	.word	0x5802546c
 8002bfc:	58025480 	.word	0x58025480
 8002c00:	58025494 	.word	0x58025494
 8002c04:	2300      	movs	r3, #0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d007      	beq.n	8002c1a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c0e:	681a      	ldr	r2, [r3, #0]
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c14:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002c18:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a6d      	ldr	r2, [pc, #436]	@ (8002dd4 <HAL_DMA_Abort+0x444>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d04a      	beq.n	8002cba <HAL_DMA_Abort+0x32a>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a6b      	ldr	r2, [pc, #428]	@ (8002dd8 <HAL_DMA_Abort+0x448>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d045      	beq.n	8002cba <HAL_DMA_Abort+0x32a>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a6a      	ldr	r2, [pc, #424]	@ (8002ddc <HAL_DMA_Abort+0x44c>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d040      	beq.n	8002cba <HAL_DMA_Abort+0x32a>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a68      	ldr	r2, [pc, #416]	@ (8002de0 <HAL_DMA_Abort+0x450>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d03b      	beq.n	8002cba <HAL_DMA_Abort+0x32a>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a67      	ldr	r2, [pc, #412]	@ (8002de4 <HAL_DMA_Abort+0x454>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d036      	beq.n	8002cba <HAL_DMA_Abort+0x32a>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a65      	ldr	r2, [pc, #404]	@ (8002de8 <HAL_DMA_Abort+0x458>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d031      	beq.n	8002cba <HAL_DMA_Abort+0x32a>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a64      	ldr	r2, [pc, #400]	@ (8002dec <HAL_DMA_Abort+0x45c>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d02c      	beq.n	8002cba <HAL_DMA_Abort+0x32a>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a62      	ldr	r2, [pc, #392]	@ (8002df0 <HAL_DMA_Abort+0x460>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d027      	beq.n	8002cba <HAL_DMA_Abort+0x32a>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a61      	ldr	r2, [pc, #388]	@ (8002df4 <HAL_DMA_Abort+0x464>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d022      	beq.n	8002cba <HAL_DMA_Abort+0x32a>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a5f      	ldr	r2, [pc, #380]	@ (8002df8 <HAL_DMA_Abort+0x468>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d01d      	beq.n	8002cba <HAL_DMA_Abort+0x32a>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a5e      	ldr	r2, [pc, #376]	@ (8002dfc <HAL_DMA_Abort+0x46c>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d018      	beq.n	8002cba <HAL_DMA_Abort+0x32a>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a5c      	ldr	r2, [pc, #368]	@ (8002e00 <HAL_DMA_Abort+0x470>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d013      	beq.n	8002cba <HAL_DMA_Abort+0x32a>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a5b      	ldr	r2, [pc, #364]	@ (8002e04 <HAL_DMA_Abort+0x474>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d00e      	beq.n	8002cba <HAL_DMA_Abort+0x32a>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a59      	ldr	r2, [pc, #356]	@ (8002e08 <HAL_DMA_Abort+0x478>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d009      	beq.n	8002cba <HAL_DMA_Abort+0x32a>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a58      	ldr	r2, [pc, #352]	@ (8002e0c <HAL_DMA_Abort+0x47c>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d004      	beq.n	8002cba <HAL_DMA_Abort+0x32a>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a56      	ldr	r2, [pc, #344]	@ (8002e10 <HAL_DMA_Abort+0x480>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d108      	bne.n	8002ccc <HAL_DMA_Abort+0x33c>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f022 0201 	bic.w	r2, r2, #1
 8002cc8:	601a      	str	r2, [r3, #0]
 8002cca:	e007      	b.n	8002cdc <HAL_DMA_Abort+0x34c>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f022 0201 	bic.w	r2, r2, #1
 8002cda:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002cdc:	e013      	b.n	8002d06 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002cde:	f7ff fd0b 	bl	80026f8 <HAL_GetTick>
 8002ce2:	4602      	mov	r2, r0
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	1ad3      	subs	r3, r2, r3
 8002ce8:	2b05      	cmp	r3, #5
 8002cea:	d90c      	bls.n	8002d06 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2220      	movs	r2, #32
 8002cf0:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2203      	movs	r2, #3
 8002cf6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e12d      	b.n	8002f62 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f003 0301 	and.w	r3, r3, #1
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d1e5      	bne.n	8002cde <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4a2f      	ldr	r2, [pc, #188]	@ (8002dd4 <HAL_DMA_Abort+0x444>)
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d04a      	beq.n	8002db2 <HAL_DMA_Abort+0x422>
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a2d      	ldr	r2, [pc, #180]	@ (8002dd8 <HAL_DMA_Abort+0x448>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d045      	beq.n	8002db2 <HAL_DMA_Abort+0x422>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a2c      	ldr	r2, [pc, #176]	@ (8002ddc <HAL_DMA_Abort+0x44c>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d040      	beq.n	8002db2 <HAL_DMA_Abort+0x422>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a2a      	ldr	r2, [pc, #168]	@ (8002de0 <HAL_DMA_Abort+0x450>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d03b      	beq.n	8002db2 <HAL_DMA_Abort+0x422>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a29      	ldr	r2, [pc, #164]	@ (8002de4 <HAL_DMA_Abort+0x454>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d036      	beq.n	8002db2 <HAL_DMA_Abort+0x422>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a27      	ldr	r2, [pc, #156]	@ (8002de8 <HAL_DMA_Abort+0x458>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d031      	beq.n	8002db2 <HAL_DMA_Abort+0x422>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a26      	ldr	r2, [pc, #152]	@ (8002dec <HAL_DMA_Abort+0x45c>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d02c      	beq.n	8002db2 <HAL_DMA_Abort+0x422>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a24      	ldr	r2, [pc, #144]	@ (8002df0 <HAL_DMA_Abort+0x460>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d027      	beq.n	8002db2 <HAL_DMA_Abort+0x422>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a23      	ldr	r2, [pc, #140]	@ (8002df4 <HAL_DMA_Abort+0x464>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d022      	beq.n	8002db2 <HAL_DMA_Abort+0x422>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a21      	ldr	r2, [pc, #132]	@ (8002df8 <HAL_DMA_Abort+0x468>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d01d      	beq.n	8002db2 <HAL_DMA_Abort+0x422>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a20      	ldr	r2, [pc, #128]	@ (8002dfc <HAL_DMA_Abort+0x46c>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d018      	beq.n	8002db2 <HAL_DMA_Abort+0x422>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a1e      	ldr	r2, [pc, #120]	@ (8002e00 <HAL_DMA_Abort+0x470>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d013      	beq.n	8002db2 <HAL_DMA_Abort+0x422>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a1d      	ldr	r2, [pc, #116]	@ (8002e04 <HAL_DMA_Abort+0x474>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d00e      	beq.n	8002db2 <HAL_DMA_Abort+0x422>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a1b      	ldr	r2, [pc, #108]	@ (8002e08 <HAL_DMA_Abort+0x478>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d009      	beq.n	8002db2 <HAL_DMA_Abort+0x422>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4a1a      	ldr	r2, [pc, #104]	@ (8002e0c <HAL_DMA_Abort+0x47c>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d004      	beq.n	8002db2 <HAL_DMA_Abort+0x422>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a18      	ldr	r2, [pc, #96]	@ (8002e10 <HAL_DMA_Abort+0x480>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d101      	bne.n	8002db6 <HAL_DMA_Abort+0x426>
 8002db2:	2301      	movs	r3, #1
 8002db4:	e000      	b.n	8002db8 <HAL_DMA_Abort+0x428>
 8002db6:	2300      	movs	r3, #0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d02b      	beq.n	8002e14 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dc0:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dc6:	f003 031f 	and.w	r3, r3, #31
 8002dca:	223f      	movs	r2, #63	@ 0x3f
 8002dcc:	409a      	lsls	r2, r3
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	609a      	str	r2, [r3, #8]
 8002dd2:	e02a      	b.n	8002e2a <HAL_DMA_Abort+0x49a>
 8002dd4:	40020010 	.word	0x40020010
 8002dd8:	40020028 	.word	0x40020028
 8002ddc:	40020040 	.word	0x40020040
 8002de0:	40020058 	.word	0x40020058
 8002de4:	40020070 	.word	0x40020070
 8002de8:	40020088 	.word	0x40020088
 8002dec:	400200a0 	.word	0x400200a0
 8002df0:	400200b8 	.word	0x400200b8
 8002df4:	40020410 	.word	0x40020410
 8002df8:	40020428 	.word	0x40020428
 8002dfc:	40020440 	.word	0x40020440
 8002e00:	40020458 	.word	0x40020458
 8002e04:	40020470 	.word	0x40020470
 8002e08:	40020488 	.word	0x40020488
 8002e0c:	400204a0 	.word	0x400204a0
 8002e10:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e18:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e1e:	f003 031f 	and.w	r3, r3, #31
 8002e22:	2201      	movs	r2, #1
 8002e24:	409a      	lsls	r2, r3
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a4f      	ldr	r2, [pc, #316]	@ (8002f6c <HAL_DMA_Abort+0x5dc>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d072      	beq.n	8002f1a <HAL_DMA_Abort+0x58a>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a4d      	ldr	r2, [pc, #308]	@ (8002f70 <HAL_DMA_Abort+0x5e0>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d06d      	beq.n	8002f1a <HAL_DMA_Abort+0x58a>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a4c      	ldr	r2, [pc, #304]	@ (8002f74 <HAL_DMA_Abort+0x5e4>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d068      	beq.n	8002f1a <HAL_DMA_Abort+0x58a>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a4a      	ldr	r2, [pc, #296]	@ (8002f78 <HAL_DMA_Abort+0x5e8>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d063      	beq.n	8002f1a <HAL_DMA_Abort+0x58a>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a49      	ldr	r2, [pc, #292]	@ (8002f7c <HAL_DMA_Abort+0x5ec>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d05e      	beq.n	8002f1a <HAL_DMA_Abort+0x58a>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a47      	ldr	r2, [pc, #284]	@ (8002f80 <HAL_DMA_Abort+0x5f0>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d059      	beq.n	8002f1a <HAL_DMA_Abort+0x58a>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a46      	ldr	r2, [pc, #280]	@ (8002f84 <HAL_DMA_Abort+0x5f4>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d054      	beq.n	8002f1a <HAL_DMA_Abort+0x58a>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a44      	ldr	r2, [pc, #272]	@ (8002f88 <HAL_DMA_Abort+0x5f8>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d04f      	beq.n	8002f1a <HAL_DMA_Abort+0x58a>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a43      	ldr	r2, [pc, #268]	@ (8002f8c <HAL_DMA_Abort+0x5fc>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d04a      	beq.n	8002f1a <HAL_DMA_Abort+0x58a>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a41      	ldr	r2, [pc, #260]	@ (8002f90 <HAL_DMA_Abort+0x600>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d045      	beq.n	8002f1a <HAL_DMA_Abort+0x58a>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a40      	ldr	r2, [pc, #256]	@ (8002f94 <HAL_DMA_Abort+0x604>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d040      	beq.n	8002f1a <HAL_DMA_Abort+0x58a>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a3e      	ldr	r2, [pc, #248]	@ (8002f98 <HAL_DMA_Abort+0x608>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d03b      	beq.n	8002f1a <HAL_DMA_Abort+0x58a>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a3d      	ldr	r2, [pc, #244]	@ (8002f9c <HAL_DMA_Abort+0x60c>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d036      	beq.n	8002f1a <HAL_DMA_Abort+0x58a>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a3b      	ldr	r2, [pc, #236]	@ (8002fa0 <HAL_DMA_Abort+0x610>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d031      	beq.n	8002f1a <HAL_DMA_Abort+0x58a>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a3a      	ldr	r2, [pc, #232]	@ (8002fa4 <HAL_DMA_Abort+0x614>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d02c      	beq.n	8002f1a <HAL_DMA_Abort+0x58a>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a38      	ldr	r2, [pc, #224]	@ (8002fa8 <HAL_DMA_Abort+0x618>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d027      	beq.n	8002f1a <HAL_DMA_Abort+0x58a>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a37      	ldr	r2, [pc, #220]	@ (8002fac <HAL_DMA_Abort+0x61c>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d022      	beq.n	8002f1a <HAL_DMA_Abort+0x58a>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a35      	ldr	r2, [pc, #212]	@ (8002fb0 <HAL_DMA_Abort+0x620>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d01d      	beq.n	8002f1a <HAL_DMA_Abort+0x58a>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a34      	ldr	r2, [pc, #208]	@ (8002fb4 <HAL_DMA_Abort+0x624>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d018      	beq.n	8002f1a <HAL_DMA_Abort+0x58a>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a32      	ldr	r2, [pc, #200]	@ (8002fb8 <HAL_DMA_Abort+0x628>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d013      	beq.n	8002f1a <HAL_DMA_Abort+0x58a>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a31      	ldr	r2, [pc, #196]	@ (8002fbc <HAL_DMA_Abort+0x62c>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d00e      	beq.n	8002f1a <HAL_DMA_Abort+0x58a>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a2f      	ldr	r2, [pc, #188]	@ (8002fc0 <HAL_DMA_Abort+0x630>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d009      	beq.n	8002f1a <HAL_DMA_Abort+0x58a>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a2e      	ldr	r2, [pc, #184]	@ (8002fc4 <HAL_DMA_Abort+0x634>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d004      	beq.n	8002f1a <HAL_DMA_Abort+0x58a>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a2c      	ldr	r2, [pc, #176]	@ (8002fc8 <HAL_DMA_Abort+0x638>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d101      	bne.n	8002f1e <HAL_DMA_Abort+0x58e>
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e000      	b.n	8002f20 <HAL_DMA_Abort+0x590>
 8002f1e:	2300      	movs	r3, #0
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d015      	beq.n	8002f50 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002f28:	687a      	ldr	r2, [r7, #4]
 8002f2a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002f2c:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d00c      	beq.n	8002f50 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f40:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002f44:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f4a:	687a      	ldr	r2, [r7, #4]
 8002f4c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002f4e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2201      	movs	r2, #1
 8002f54:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8002f60:	2300      	movs	r3, #0
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	3718      	adds	r7, #24
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	40020010 	.word	0x40020010
 8002f70:	40020028 	.word	0x40020028
 8002f74:	40020040 	.word	0x40020040
 8002f78:	40020058 	.word	0x40020058
 8002f7c:	40020070 	.word	0x40020070
 8002f80:	40020088 	.word	0x40020088
 8002f84:	400200a0 	.word	0x400200a0
 8002f88:	400200b8 	.word	0x400200b8
 8002f8c:	40020410 	.word	0x40020410
 8002f90:	40020428 	.word	0x40020428
 8002f94:	40020440 	.word	0x40020440
 8002f98:	40020458 	.word	0x40020458
 8002f9c:	40020470 	.word	0x40020470
 8002fa0:	40020488 	.word	0x40020488
 8002fa4:	400204a0 	.word	0x400204a0
 8002fa8:	400204b8 	.word	0x400204b8
 8002fac:	58025408 	.word	0x58025408
 8002fb0:	5802541c 	.word	0x5802541c
 8002fb4:	58025430 	.word	0x58025430
 8002fb8:	58025444 	.word	0x58025444
 8002fbc:	58025458 	.word	0x58025458
 8002fc0:	5802546c 	.word	0x5802546c
 8002fc4:	58025480 	.word	0x58025480
 8002fc8:	58025494 	.word	0x58025494

08002fcc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b084      	sub	sp, #16
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d101      	bne.n	8002fde <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e237      	b.n	800344e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	2b02      	cmp	r3, #2
 8002fe8:	d004      	beq.n	8002ff4 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2280      	movs	r2, #128	@ 0x80
 8002fee:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e22c      	b.n	800344e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a5c      	ldr	r2, [pc, #368]	@ (800316c <HAL_DMA_Abort_IT+0x1a0>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d04a      	beq.n	8003094 <HAL_DMA_Abort_IT+0xc8>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a5b      	ldr	r2, [pc, #364]	@ (8003170 <HAL_DMA_Abort_IT+0x1a4>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d045      	beq.n	8003094 <HAL_DMA_Abort_IT+0xc8>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a59      	ldr	r2, [pc, #356]	@ (8003174 <HAL_DMA_Abort_IT+0x1a8>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d040      	beq.n	8003094 <HAL_DMA_Abort_IT+0xc8>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a58      	ldr	r2, [pc, #352]	@ (8003178 <HAL_DMA_Abort_IT+0x1ac>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d03b      	beq.n	8003094 <HAL_DMA_Abort_IT+0xc8>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a56      	ldr	r2, [pc, #344]	@ (800317c <HAL_DMA_Abort_IT+0x1b0>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d036      	beq.n	8003094 <HAL_DMA_Abort_IT+0xc8>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a55      	ldr	r2, [pc, #340]	@ (8003180 <HAL_DMA_Abort_IT+0x1b4>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d031      	beq.n	8003094 <HAL_DMA_Abort_IT+0xc8>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a53      	ldr	r2, [pc, #332]	@ (8003184 <HAL_DMA_Abort_IT+0x1b8>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d02c      	beq.n	8003094 <HAL_DMA_Abort_IT+0xc8>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a52      	ldr	r2, [pc, #328]	@ (8003188 <HAL_DMA_Abort_IT+0x1bc>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d027      	beq.n	8003094 <HAL_DMA_Abort_IT+0xc8>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a50      	ldr	r2, [pc, #320]	@ (800318c <HAL_DMA_Abort_IT+0x1c0>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d022      	beq.n	8003094 <HAL_DMA_Abort_IT+0xc8>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a4f      	ldr	r2, [pc, #316]	@ (8003190 <HAL_DMA_Abort_IT+0x1c4>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d01d      	beq.n	8003094 <HAL_DMA_Abort_IT+0xc8>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a4d      	ldr	r2, [pc, #308]	@ (8003194 <HAL_DMA_Abort_IT+0x1c8>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d018      	beq.n	8003094 <HAL_DMA_Abort_IT+0xc8>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a4c      	ldr	r2, [pc, #304]	@ (8003198 <HAL_DMA_Abort_IT+0x1cc>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d013      	beq.n	8003094 <HAL_DMA_Abort_IT+0xc8>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a4a      	ldr	r2, [pc, #296]	@ (800319c <HAL_DMA_Abort_IT+0x1d0>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d00e      	beq.n	8003094 <HAL_DMA_Abort_IT+0xc8>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4a49      	ldr	r2, [pc, #292]	@ (80031a0 <HAL_DMA_Abort_IT+0x1d4>)
 800307c:	4293      	cmp	r3, r2
 800307e:	d009      	beq.n	8003094 <HAL_DMA_Abort_IT+0xc8>
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a47      	ldr	r2, [pc, #284]	@ (80031a4 <HAL_DMA_Abort_IT+0x1d8>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d004      	beq.n	8003094 <HAL_DMA_Abort_IT+0xc8>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a46      	ldr	r2, [pc, #280]	@ (80031a8 <HAL_DMA_Abort_IT+0x1dc>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d101      	bne.n	8003098 <HAL_DMA_Abort_IT+0xcc>
 8003094:	2301      	movs	r3, #1
 8003096:	e000      	b.n	800309a <HAL_DMA_Abort_IT+0xce>
 8003098:	2300      	movs	r3, #0
 800309a:	2b00      	cmp	r3, #0
 800309c:	f000 8086 	beq.w	80031ac <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2204      	movs	r2, #4
 80030a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4a2f      	ldr	r2, [pc, #188]	@ (800316c <HAL_DMA_Abort_IT+0x1a0>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d04a      	beq.n	8003148 <HAL_DMA_Abort_IT+0x17c>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a2e      	ldr	r2, [pc, #184]	@ (8003170 <HAL_DMA_Abort_IT+0x1a4>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d045      	beq.n	8003148 <HAL_DMA_Abort_IT+0x17c>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a2c      	ldr	r2, [pc, #176]	@ (8003174 <HAL_DMA_Abort_IT+0x1a8>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d040      	beq.n	8003148 <HAL_DMA_Abort_IT+0x17c>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a2b      	ldr	r2, [pc, #172]	@ (8003178 <HAL_DMA_Abort_IT+0x1ac>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d03b      	beq.n	8003148 <HAL_DMA_Abort_IT+0x17c>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a29      	ldr	r2, [pc, #164]	@ (800317c <HAL_DMA_Abort_IT+0x1b0>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d036      	beq.n	8003148 <HAL_DMA_Abort_IT+0x17c>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4a28      	ldr	r2, [pc, #160]	@ (8003180 <HAL_DMA_Abort_IT+0x1b4>)
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d031      	beq.n	8003148 <HAL_DMA_Abort_IT+0x17c>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4a26      	ldr	r2, [pc, #152]	@ (8003184 <HAL_DMA_Abort_IT+0x1b8>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d02c      	beq.n	8003148 <HAL_DMA_Abort_IT+0x17c>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a25      	ldr	r2, [pc, #148]	@ (8003188 <HAL_DMA_Abort_IT+0x1bc>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d027      	beq.n	8003148 <HAL_DMA_Abort_IT+0x17c>
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a23      	ldr	r2, [pc, #140]	@ (800318c <HAL_DMA_Abort_IT+0x1c0>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d022      	beq.n	8003148 <HAL_DMA_Abort_IT+0x17c>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4a22      	ldr	r2, [pc, #136]	@ (8003190 <HAL_DMA_Abort_IT+0x1c4>)
 8003108:	4293      	cmp	r3, r2
 800310a:	d01d      	beq.n	8003148 <HAL_DMA_Abort_IT+0x17c>
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a20      	ldr	r2, [pc, #128]	@ (8003194 <HAL_DMA_Abort_IT+0x1c8>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d018      	beq.n	8003148 <HAL_DMA_Abort_IT+0x17c>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a1f      	ldr	r2, [pc, #124]	@ (8003198 <HAL_DMA_Abort_IT+0x1cc>)
 800311c:	4293      	cmp	r3, r2
 800311e:	d013      	beq.n	8003148 <HAL_DMA_Abort_IT+0x17c>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a1d      	ldr	r2, [pc, #116]	@ (800319c <HAL_DMA_Abort_IT+0x1d0>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d00e      	beq.n	8003148 <HAL_DMA_Abort_IT+0x17c>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a1c      	ldr	r2, [pc, #112]	@ (80031a0 <HAL_DMA_Abort_IT+0x1d4>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d009      	beq.n	8003148 <HAL_DMA_Abort_IT+0x17c>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a1a      	ldr	r2, [pc, #104]	@ (80031a4 <HAL_DMA_Abort_IT+0x1d8>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d004      	beq.n	8003148 <HAL_DMA_Abort_IT+0x17c>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a19      	ldr	r2, [pc, #100]	@ (80031a8 <HAL_DMA_Abort_IT+0x1dc>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d108      	bne.n	800315a <HAL_DMA_Abort_IT+0x18e>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f022 0201 	bic.w	r2, r2, #1
 8003156:	601a      	str	r2, [r3, #0]
 8003158:	e178      	b.n	800344c <HAL_DMA_Abort_IT+0x480>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f022 0201 	bic.w	r2, r2, #1
 8003168:	601a      	str	r2, [r3, #0]
 800316a:	e16f      	b.n	800344c <HAL_DMA_Abort_IT+0x480>
 800316c:	40020010 	.word	0x40020010
 8003170:	40020028 	.word	0x40020028
 8003174:	40020040 	.word	0x40020040
 8003178:	40020058 	.word	0x40020058
 800317c:	40020070 	.word	0x40020070
 8003180:	40020088 	.word	0x40020088
 8003184:	400200a0 	.word	0x400200a0
 8003188:	400200b8 	.word	0x400200b8
 800318c:	40020410 	.word	0x40020410
 8003190:	40020428 	.word	0x40020428
 8003194:	40020440 	.word	0x40020440
 8003198:	40020458 	.word	0x40020458
 800319c:	40020470 	.word	0x40020470
 80031a0:	40020488 	.word	0x40020488
 80031a4:	400204a0 	.word	0x400204a0
 80031a8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f022 020e 	bic.w	r2, r2, #14
 80031ba:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a6c      	ldr	r2, [pc, #432]	@ (8003374 <HAL_DMA_Abort_IT+0x3a8>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d04a      	beq.n	800325c <HAL_DMA_Abort_IT+0x290>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a6b      	ldr	r2, [pc, #428]	@ (8003378 <HAL_DMA_Abort_IT+0x3ac>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d045      	beq.n	800325c <HAL_DMA_Abort_IT+0x290>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a69      	ldr	r2, [pc, #420]	@ (800337c <HAL_DMA_Abort_IT+0x3b0>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d040      	beq.n	800325c <HAL_DMA_Abort_IT+0x290>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a68      	ldr	r2, [pc, #416]	@ (8003380 <HAL_DMA_Abort_IT+0x3b4>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d03b      	beq.n	800325c <HAL_DMA_Abort_IT+0x290>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a66      	ldr	r2, [pc, #408]	@ (8003384 <HAL_DMA_Abort_IT+0x3b8>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d036      	beq.n	800325c <HAL_DMA_Abort_IT+0x290>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a65      	ldr	r2, [pc, #404]	@ (8003388 <HAL_DMA_Abort_IT+0x3bc>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d031      	beq.n	800325c <HAL_DMA_Abort_IT+0x290>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a63      	ldr	r2, [pc, #396]	@ (800338c <HAL_DMA_Abort_IT+0x3c0>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d02c      	beq.n	800325c <HAL_DMA_Abort_IT+0x290>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a62      	ldr	r2, [pc, #392]	@ (8003390 <HAL_DMA_Abort_IT+0x3c4>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d027      	beq.n	800325c <HAL_DMA_Abort_IT+0x290>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a60      	ldr	r2, [pc, #384]	@ (8003394 <HAL_DMA_Abort_IT+0x3c8>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d022      	beq.n	800325c <HAL_DMA_Abort_IT+0x290>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a5f      	ldr	r2, [pc, #380]	@ (8003398 <HAL_DMA_Abort_IT+0x3cc>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d01d      	beq.n	800325c <HAL_DMA_Abort_IT+0x290>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a5d      	ldr	r2, [pc, #372]	@ (800339c <HAL_DMA_Abort_IT+0x3d0>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d018      	beq.n	800325c <HAL_DMA_Abort_IT+0x290>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a5c      	ldr	r2, [pc, #368]	@ (80033a0 <HAL_DMA_Abort_IT+0x3d4>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d013      	beq.n	800325c <HAL_DMA_Abort_IT+0x290>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a5a      	ldr	r2, [pc, #360]	@ (80033a4 <HAL_DMA_Abort_IT+0x3d8>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d00e      	beq.n	800325c <HAL_DMA_Abort_IT+0x290>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a59      	ldr	r2, [pc, #356]	@ (80033a8 <HAL_DMA_Abort_IT+0x3dc>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d009      	beq.n	800325c <HAL_DMA_Abort_IT+0x290>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a57      	ldr	r2, [pc, #348]	@ (80033ac <HAL_DMA_Abort_IT+0x3e0>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d004      	beq.n	800325c <HAL_DMA_Abort_IT+0x290>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a56      	ldr	r2, [pc, #344]	@ (80033b0 <HAL_DMA_Abort_IT+0x3e4>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d108      	bne.n	800326e <HAL_DMA_Abort_IT+0x2a2>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	681a      	ldr	r2, [r3, #0]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f022 0201 	bic.w	r2, r2, #1
 800326a:	601a      	str	r2, [r3, #0]
 800326c:	e007      	b.n	800327e <HAL_DMA_Abort_IT+0x2b2>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	681a      	ldr	r2, [r3, #0]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f022 0201 	bic.w	r2, r2, #1
 800327c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a3c      	ldr	r2, [pc, #240]	@ (8003374 <HAL_DMA_Abort_IT+0x3a8>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d072      	beq.n	800336e <HAL_DMA_Abort_IT+0x3a2>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a3a      	ldr	r2, [pc, #232]	@ (8003378 <HAL_DMA_Abort_IT+0x3ac>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d06d      	beq.n	800336e <HAL_DMA_Abort_IT+0x3a2>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a39      	ldr	r2, [pc, #228]	@ (800337c <HAL_DMA_Abort_IT+0x3b0>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d068      	beq.n	800336e <HAL_DMA_Abort_IT+0x3a2>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a37      	ldr	r2, [pc, #220]	@ (8003380 <HAL_DMA_Abort_IT+0x3b4>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d063      	beq.n	800336e <HAL_DMA_Abort_IT+0x3a2>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a36      	ldr	r2, [pc, #216]	@ (8003384 <HAL_DMA_Abort_IT+0x3b8>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d05e      	beq.n	800336e <HAL_DMA_Abort_IT+0x3a2>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a34      	ldr	r2, [pc, #208]	@ (8003388 <HAL_DMA_Abort_IT+0x3bc>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d059      	beq.n	800336e <HAL_DMA_Abort_IT+0x3a2>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a33      	ldr	r2, [pc, #204]	@ (800338c <HAL_DMA_Abort_IT+0x3c0>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d054      	beq.n	800336e <HAL_DMA_Abort_IT+0x3a2>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a31      	ldr	r2, [pc, #196]	@ (8003390 <HAL_DMA_Abort_IT+0x3c4>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d04f      	beq.n	800336e <HAL_DMA_Abort_IT+0x3a2>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a30      	ldr	r2, [pc, #192]	@ (8003394 <HAL_DMA_Abort_IT+0x3c8>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d04a      	beq.n	800336e <HAL_DMA_Abort_IT+0x3a2>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a2e      	ldr	r2, [pc, #184]	@ (8003398 <HAL_DMA_Abort_IT+0x3cc>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d045      	beq.n	800336e <HAL_DMA_Abort_IT+0x3a2>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a2d      	ldr	r2, [pc, #180]	@ (800339c <HAL_DMA_Abort_IT+0x3d0>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d040      	beq.n	800336e <HAL_DMA_Abort_IT+0x3a2>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a2b      	ldr	r2, [pc, #172]	@ (80033a0 <HAL_DMA_Abort_IT+0x3d4>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d03b      	beq.n	800336e <HAL_DMA_Abort_IT+0x3a2>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a2a      	ldr	r2, [pc, #168]	@ (80033a4 <HAL_DMA_Abort_IT+0x3d8>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d036      	beq.n	800336e <HAL_DMA_Abort_IT+0x3a2>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a28      	ldr	r2, [pc, #160]	@ (80033a8 <HAL_DMA_Abort_IT+0x3dc>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d031      	beq.n	800336e <HAL_DMA_Abort_IT+0x3a2>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4a27      	ldr	r2, [pc, #156]	@ (80033ac <HAL_DMA_Abort_IT+0x3e0>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d02c      	beq.n	800336e <HAL_DMA_Abort_IT+0x3a2>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a25      	ldr	r2, [pc, #148]	@ (80033b0 <HAL_DMA_Abort_IT+0x3e4>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d027      	beq.n	800336e <HAL_DMA_Abort_IT+0x3a2>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a24      	ldr	r2, [pc, #144]	@ (80033b4 <HAL_DMA_Abort_IT+0x3e8>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d022      	beq.n	800336e <HAL_DMA_Abort_IT+0x3a2>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a22      	ldr	r2, [pc, #136]	@ (80033b8 <HAL_DMA_Abort_IT+0x3ec>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d01d      	beq.n	800336e <HAL_DMA_Abort_IT+0x3a2>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a21      	ldr	r2, [pc, #132]	@ (80033bc <HAL_DMA_Abort_IT+0x3f0>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d018      	beq.n	800336e <HAL_DMA_Abort_IT+0x3a2>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a1f      	ldr	r2, [pc, #124]	@ (80033c0 <HAL_DMA_Abort_IT+0x3f4>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d013      	beq.n	800336e <HAL_DMA_Abort_IT+0x3a2>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a1e      	ldr	r2, [pc, #120]	@ (80033c4 <HAL_DMA_Abort_IT+0x3f8>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d00e      	beq.n	800336e <HAL_DMA_Abort_IT+0x3a2>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a1c      	ldr	r2, [pc, #112]	@ (80033c8 <HAL_DMA_Abort_IT+0x3fc>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d009      	beq.n	800336e <HAL_DMA_Abort_IT+0x3a2>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a1b      	ldr	r2, [pc, #108]	@ (80033cc <HAL_DMA_Abort_IT+0x400>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d004      	beq.n	800336e <HAL_DMA_Abort_IT+0x3a2>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a19      	ldr	r2, [pc, #100]	@ (80033d0 <HAL_DMA_Abort_IT+0x404>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d132      	bne.n	80033d4 <HAL_DMA_Abort_IT+0x408>
 800336e:	2301      	movs	r3, #1
 8003370:	e031      	b.n	80033d6 <HAL_DMA_Abort_IT+0x40a>
 8003372:	bf00      	nop
 8003374:	40020010 	.word	0x40020010
 8003378:	40020028 	.word	0x40020028
 800337c:	40020040 	.word	0x40020040
 8003380:	40020058 	.word	0x40020058
 8003384:	40020070 	.word	0x40020070
 8003388:	40020088 	.word	0x40020088
 800338c:	400200a0 	.word	0x400200a0
 8003390:	400200b8 	.word	0x400200b8
 8003394:	40020410 	.word	0x40020410
 8003398:	40020428 	.word	0x40020428
 800339c:	40020440 	.word	0x40020440
 80033a0:	40020458 	.word	0x40020458
 80033a4:	40020470 	.word	0x40020470
 80033a8:	40020488 	.word	0x40020488
 80033ac:	400204a0 	.word	0x400204a0
 80033b0:	400204b8 	.word	0x400204b8
 80033b4:	58025408 	.word	0x58025408
 80033b8:	5802541c 	.word	0x5802541c
 80033bc:	58025430 	.word	0x58025430
 80033c0:	58025444 	.word	0x58025444
 80033c4:	58025458 	.word	0x58025458
 80033c8:	5802546c 	.word	0x5802546c
 80033cc:	58025480 	.word	0x58025480
 80033d0:	58025494 	.word	0x58025494
 80033d4:	2300      	movs	r3, #0
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d028      	beq.n	800342c <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80033e8:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033ee:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033f4:	f003 031f 	and.w	r3, r3, #31
 80033f8:	2201      	movs	r2, #1
 80033fa:	409a      	lsls	r2, r3
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003404:	687a      	ldr	r2, [r7, #4]
 8003406:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003408:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800340e:	2b00      	cmp	r3, #0
 8003410:	d00c      	beq.n	800342c <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800341c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003420:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003426:	687a      	ldr	r2, [r7, #4]
 8003428:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800342a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2201      	movs	r2, #1
 8003430:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2200      	movs	r2, #0
 8003438:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003440:	2b00      	cmp	r3, #0
 8003442:	d003      	beq.n	800344c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 800344c:	2300      	movs	r3, #0
}
 800344e:	4618      	mov	r0, r3
 8003450:	3710      	adds	r7, #16
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
 8003456:	bf00      	nop

08003458 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b098      	sub	sp, #96	@ 0x60
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8003460:	4a84      	ldr	r2, [pc, #528]	@ (8003674 <HAL_FDCAN_Init+0x21c>)
 8003462:	f107 030c 	add.w	r3, r7, #12
 8003466:	4611      	mov	r1, r2
 8003468:	224c      	movs	r2, #76	@ 0x4c
 800346a:	4618      	mov	r0, r3
 800346c:	f008 fdd3 	bl	800c016 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d101      	bne.n	800347a <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	e1c6      	b.n	8003808 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a7e      	ldr	r2, [pc, #504]	@ (8003678 <HAL_FDCAN_Init+0x220>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d106      	bne.n	8003492 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800348c:	461a      	mov	r2, r3
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003498:	b2db      	uxtb	r3, r3
 800349a:	2b00      	cmp	r3, #0
 800349c:	d106      	bne.n	80034ac <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2200      	movs	r2, #0
 80034a2:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80034a6:	6878      	ldr	r0, [r7, #4]
 80034a8:	f7fe fd84 	bl	8001fb4 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	699a      	ldr	r2, [r3, #24]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f022 0210 	bic.w	r2, r2, #16
 80034ba:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80034bc:	f7ff f91c 	bl	80026f8 <HAL_GetTick>
 80034c0:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80034c2:	e014      	b.n	80034ee <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80034c4:	f7ff f918 	bl	80026f8 <HAL_GetTick>
 80034c8:	4602      	mov	r2, r0
 80034ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80034cc:	1ad3      	subs	r3, r2, r3
 80034ce:	2b0a      	cmp	r3, #10
 80034d0:	d90d      	bls.n	80034ee <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80034d8:	f043 0201 	orr.w	r2, r3, #1
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2203      	movs	r2, #3
 80034e6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	e18c      	b.n	8003808 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	699b      	ldr	r3, [r3, #24]
 80034f4:	f003 0308 	and.w	r3, r3, #8
 80034f8:	2b08      	cmp	r3, #8
 80034fa:	d0e3      	beq.n	80034c4 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	699a      	ldr	r2, [r3, #24]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f042 0201 	orr.w	r2, r2, #1
 800350a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800350c:	f7ff f8f4 	bl	80026f8 <HAL_GetTick>
 8003510:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003512:	e014      	b.n	800353e <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003514:	f7ff f8f0 	bl	80026f8 <HAL_GetTick>
 8003518:	4602      	mov	r2, r0
 800351a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	2b0a      	cmp	r3, #10
 8003520:	d90d      	bls.n	800353e <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003528:	f043 0201 	orr.w	r2, r3, #1
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2203      	movs	r2, #3
 8003536:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e164      	b.n	8003808 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	699b      	ldr	r3, [r3, #24]
 8003544:	f003 0301 	and.w	r3, r3, #1
 8003548:	2b00      	cmp	r3, #0
 800354a:	d0e3      	beq.n	8003514 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	699a      	ldr	r2, [r3, #24]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f042 0202 	orr.w	r2, r2, #2
 800355a:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	7c1b      	ldrb	r3, [r3, #16]
 8003560:	2b01      	cmp	r3, #1
 8003562:	d108      	bne.n	8003576 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	699a      	ldr	r2, [r3, #24]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003572:	619a      	str	r2, [r3, #24]
 8003574:	e007      	b.n	8003586 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	699a      	ldr	r2, [r3, #24]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003584:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	7c5b      	ldrb	r3, [r3, #17]
 800358a:	2b01      	cmp	r3, #1
 800358c:	d108      	bne.n	80035a0 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	699a      	ldr	r2, [r3, #24]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800359c:	619a      	str	r2, [r3, #24]
 800359e:	e007      	b.n	80035b0 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	699a      	ldr	r2, [r3, #24]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80035ae:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	7c9b      	ldrb	r3, [r3, #18]
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	d108      	bne.n	80035ca <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	699a      	ldr	r2, [r3, #24]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80035c6:	619a      	str	r2, [r3, #24]
 80035c8:	e007      	b.n	80035da <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	699a      	ldr	r2, [r3, #24]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80035d8:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	699b      	ldr	r3, [r3, #24]
 80035e0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	689a      	ldr	r2, [r3, #8]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	430a      	orrs	r2, r1
 80035ee:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	699a      	ldr	r2, [r3, #24]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80035fe:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	691a      	ldr	r2, [r3, #16]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f022 0210 	bic.w	r2, r2, #16
 800360e:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	2b01      	cmp	r3, #1
 8003616:	d108      	bne.n	800362a <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	699a      	ldr	r2, [r3, #24]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f042 0204 	orr.w	r2, r2, #4
 8003626:	619a      	str	r2, [r3, #24]
 8003628:	e030      	b.n	800368c <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	68db      	ldr	r3, [r3, #12]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d02c      	beq.n	800368c <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	68db      	ldr	r3, [r3, #12]
 8003636:	2b02      	cmp	r3, #2
 8003638:	d020      	beq.n	800367c <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	699a      	ldr	r2, [r3, #24]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003648:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	691a      	ldr	r2, [r3, #16]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f042 0210 	orr.w	r2, r2, #16
 8003658:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	68db      	ldr	r3, [r3, #12]
 800365e:	2b03      	cmp	r3, #3
 8003660:	d114      	bne.n	800368c <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	699a      	ldr	r2, [r3, #24]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f042 0220 	orr.w	r2, r2, #32
 8003670:	619a      	str	r2, [r3, #24]
 8003672:	e00b      	b.n	800368c <HAL_FDCAN_Init+0x234>
 8003674:	0800edd8 	.word	0x0800edd8
 8003678:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	699a      	ldr	r2, [r3, #24]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f042 0220 	orr.w	r2, r2, #32
 800368a:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	699b      	ldr	r3, [r3, #24]
 8003690:	3b01      	subs	r3, #1
 8003692:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	69db      	ldr	r3, [r3, #28]
 8003698:	3b01      	subs	r3, #1
 800369a:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800369c:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6a1b      	ldr	r3, [r3, #32]
 80036a2:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80036a4:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	695b      	ldr	r3, [r3, #20]
 80036ac:	3b01      	subs	r3, #1
 80036ae:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80036b4:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80036b6:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	689b      	ldr	r3, [r3, #8]
 80036bc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80036c0:	d115      	bne.n	80036ee <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036c6:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036cc:	3b01      	subs	r3, #1
 80036ce:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80036d0:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036d6:	3b01      	subs	r3, #1
 80036d8:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80036da:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036e2:	3b01      	subs	r3, #1
 80036e4:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80036ea:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80036ec:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d00a      	beq.n	800370c <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	430a      	orrs	r2, r1
 8003708:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003714:	4413      	add	r3, r2
 8003716:	2b00      	cmp	r3, #0
 8003718:	d011      	beq.n	800373e <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003722:	f023 0107 	bic.w	r1, r3, #7
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	3360      	adds	r3, #96	@ 0x60
 800372e:	443b      	add	r3, r7
 8003730:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	430a      	orrs	r2, r1
 800373a:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003742:	2b00      	cmp	r3, #0
 8003744:	d011      	beq.n	800376a <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800374e:	f023 0107 	bic.w	r1, r3, #7
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003756:	009b      	lsls	r3, r3, #2
 8003758:	3360      	adds	r3, #96	@ 0x60
 800375a:	443b      	add	r3, r7
 800375c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	430a      	orrs	r2, r1
 8003766:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800376e:	2b00      	cmp	r3, #0
 8003770:	d012      	beq.n	8003798 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800377a:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	3360      	adds	r3, #96	@ 0x60
 8003786:	443b      	add	r3, r7
 8003788:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800378c:	011a      	lsls	r2, r3, #4
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	430a      	orrs	r2, r1
 8003794:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800379c:	2b00      	cmp	r3, #0
 800379e:	d012      	beq.n	80037c6 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80037a8:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037b0:	009b      	lsls	r3, r3, #2
 80037b2:	3360      	adds	r3, #96	@ 0x60
 80037b4:	443b      	add	r3, r7
 80037b6:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80037ba:	021a      	lsls	r2, r3, #8
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	430a      	orrs	r2, r1
 80037c2:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a11      	ldr	r2, [pc, #68]	@ (8003810 <HAL_FDCAN_Init+0x3b8>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d107      	bne.n	80037e0 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	689a      	ldr	r2, [r3, #8]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	f022 0203 	bic.w	r2, r2, #3
 80037de:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2200      	movs	r2, #0
 80037e4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2200      	movs	r2, #0
 80037ec:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2201      	movs	r2, #1
 80037f4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80037f8:	6878      	ldr	r0, [r7, #4]
 80037fa:	f000 f953 	bl	8003aa4 <FDCAN_CalcultateRamBlockAddresses>
 80037fe:	4603      	mov	r3, r0
 8003800:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8003804:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8003808:	4618      	mov	r0, r3
 800380a:	3760      	adds	r7, #96	@ 0x60
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}
 8003810:	4000a000 	.word	0x4000a000

08003814 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8003814:	b480      	push	{r7}
 8003816:	b087      	sub	sp, #28
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
 800381c:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003824:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8003826:	7bfb      	ldrb	r3, [r7, #15]
 8003828:	2b01      	cmp	r3, #1
 800382a:	d002      	beq.n	8003832 <HAL_FDCAN_ConfigFilter+0x1e>
 800382c:	7bfb      	ldrb	r3, [r7, #15]
 800382e:	2b02      	cmp	r3, #2
 8003830:	d157      	bne.n	80038e2 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d12b      	bne.n	8003892 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	68db      	ldr	r3, [r3, #12]
 800383e:	2b07      	cmp	r3, #7
 8003840:	d10d      	bne.n	800385e <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	691b      	ldr	r3, [r3, #16]
 8003846:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	69db      	ldr	r3, [r3, #28]
 800384c:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 800384e:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8003854:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8003856:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 800385a:	617b      	str	r3, [r7, #20]
 800385c:	e00e      	b.n	800387c <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	68db      	ldr	r3, [r3, #12]
 8003868:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800386a:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	691b      	ldr	r3, [r3, #16]
 8003870:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8003872:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003878:	4313      	orrs	r3, r2
 800387a:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	009b      	lsls	r3, r3, #2
 8003886:	4413      	add	r3, r2
 8003888:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	697a      	ldr	r2, [r7, #20]
 800388e:	601a      	str	r2, [r3, #0]
 8003890:	e025      	b.n	80038de <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	68db      	ldr	r3, [r3, #12]
 8003896:	075a      	lsls	r2, r3, #29
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	691b      	ldr	r3, [r3, #16]
 800389c:	4313      	orrs	r3, r2
 800389e:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	68db      	ldr	r3, [r3, #12]
 80038a4:	2b07      	cmp	r3, #7
 80038a6:	d103      	bne.n	80038b0 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	699b      	ldr	r3, [r3, #24]
 80038ac:	613b      	str	r3, [r7, #16]
 80038ae:	e006      	b.n	80038be <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	079a      	lsls	r2, r3, #30
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	695b      	ldr	r3, [r3, #20]
 80038ba:	4313      	orrs	r3, r2
 80038bc:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	00db      	lsls	r3, r3, #3
 80038c8:	4413      	add	r3, r2
 80038ca:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	697a      	ldr	r2, [r7, #20]
 80038d0:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	3304      	adds	r3, #4
 80038d6:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	693a      	ldr	r2, [r7, #16]
 80038dc:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 80038de:	2300      	movs	r3, #0
 80038e0:	e008      	b.n	80038f4 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80038e8:	f043 0202 	orr.w	r2, r3, #2
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
  }
}
 80038f4:	4618      	mov	r0, r3
 80038f6:	371c      	adds	r7, #28
 80038f8:	46bd      	mov	sp, r7
 80038fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fe:	4770      	bx	lr

08003900 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8003900:	b480      	push	{r7}
 8003902:	b085      	sub	sp, #20
 8003904:	af00      	add	r7, sp, #0
 8003906:	60f8      	str	r0, [r7, #12]
 8003908:	60b9      	str	r1, [r7, #8]
 800390a:	607a      	str	r2, [r7, #4]
 800390c:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003914:	b2db      	uxtb	r3, r3
 8003916:	2b01      	cmp	r3, #1
 8003918:	d110      	bne.n	800393c <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8003922:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8003928:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8003930:	69ba      	ldr	r2, [r7, #24]
 8003932:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8003934:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 8003938:	2300      	movs	r3, #0
 800393a:	e008      	b.n	800394e <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003942:	f043 0204 	orr.w	r2, r3, #4
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800394c:	2301      	movs	r3, #1
  }
}
 800394e:	4618      	mov	r0, r3
 8003950:	3714      	adds	r7, #20
 8003952:	46bd      	mov	sp, r7
 8003954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003958:	4770      	bx	lr

0800395a <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800395a:	b480      	push	{r7}
 800395c:	b083      	sub	sp, #12
 800395e:	af00      	add	r7, sp, #0
 8003960:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003968:	b2db      	uxtb	r3, r3
 800396a:	2b01      	cmp	r3, #1
 800396c:	d111      	bne.n	8003992 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2202      	movs	r2, #2
 8003972:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	699a      	ldr	r2, [r3, #24]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f022 0201 	bic.w	r2, r2, #1
 8003984:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2200      	movs	r2, #0
 800398a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 800398e:	2300      	movs	r3, #0
 8003990:	e008      	b.n	80039a4 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003998:	f043 0204 	orr.w	r2, r3, #4
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
  }
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	370c      	adds	r7, #12
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr

080039b0 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b087      	sub	sp, #28
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	60f8      	str	r0, [r7, #12]
 80039b8:	60b9      	str	r1, [r7, #8]
 80039ba:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80039c2:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80039c4:	7dfb      	ldrb	r3, [r7, #23]
 80039c6:	2b01      	cmp	r3, #1
 80039c8:	d002      	beq.n	80039d0 <HAL_FDCAN_ActivateNotification+0x20>
 80039ca:	7dfb      	ldrb	r3, [r7, #23]
 80039cc:	2b02      	cmp	r3, #2
 80039ce:	d155      	bne.n	8003a7c <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	4013      	ands	r3, r2
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d108      	bne.n	80039f0 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f042 0201 	orr.w	r2, r2, #1
 80039ec:	65da      	str	r2, [r3, #92]	@ 0x5c
 80039ee:	e014      	b.n	8003a1a <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80039f6:	68bb      	ldr	r3, [r7, #8]
 80039f8:	4013      	ands	r3, r2
 80039fa:	68ba      	ldr	r2, [r7, #8]
 80039fc:	429a      	cmp	r2, r3
 80039fe:	d108      	bne.n	8003a12 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f042 0202 	orr.w	r2, r2, #2
 8003a0e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003a10:	e003      	b.n	8003a1a <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	2203      	movs	r2, #3
 8003a18:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d009      	beq.n	8003a38 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	687a      	ldr	r2, [r7, #4]
 8003a32:	430a      	orrs	r2, r1
 8003a34:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d009      	beq.n	8003a56 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	687a      	ldr	r2, [r7, #4]
 8003a50:	430a      	orrs	r2, r1
 8003a52:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003a5c:	68ba      	ldr	r2, [r7, #8]
 8003a5e:	4b0f      	ldr	r3, [pc, #60]	@ (8003a9c <HAL_FDCAN_ActivateNotification+0xec>)
 8003a60:	4013      	ands	r3, r2
 8003a62:	68fa      	ldr	r2, [r7, #12]
 8003a64:	6812      	ldr	r2, [r2, #0]
 8003a66:	430b      	orrs	r3, r1
 8003a68:	6553      	str	r3, [r2, #84]	@ 0x54
 8003a6a:	4b0d      	ldr	r3, [pc, #52]	@ (8003aa0 <HAL_FDCAN_ActivateNotification+0xf0>)
 8003a6c:	695a      	ldr	r2, [r3, #20]
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	0f9b      	lsrs	r3, r3, #30
 8003a72:	490b      	ldr	r1, [pc, #44]	@ (8003aa0 <HAL_FDCAN_ActivateNotification+0xf0>)
 8003a74:	4313      	orrs	r3, r2
 8003a76:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	e008      	b.n	8003a8e <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003a82:	f043 0202 	orr.w	r2, r3, #2
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003a8c:	2301      	movs	r3, #1
  }
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	371c      	adds	r7, #28
 8003a92:	46bd      	mov	sp, r7
 8003a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a98:	4770      	bx	lr
 8003a9a:	bf00      	nop
 8003a9c:	3fcfffff 	.word	0x3fcfffff
 8003aa0:	4000a800 	.word	0x4000a800

08003aa4 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b085      	sub	sp, #20
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ab0:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8003aba:	4ba7      	ldr	r3, [pc, #668]	@ (8003d58 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003abc:	4013      	ands	r3, r2
 8003abe:	68ba      	ldr	r2, [r7, #8]
 8003ac0:	0091      	lsls	r1, r2, #2
 8003ac2:	687a      	ldr	r2, [r7, #4]
 8003ac4:	6812      	ldr	r2, [r2, #0]
 8003ac6:	430b      	orrs	r3, r1
 8003ac8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ad4:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003adc:	041a      	lsls	r2, r3, #16
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	430a      	orrs	r2, r1
 8003ae4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003aec:	68ba      	ldr	r2, [r7, #8]
 8003aee:	4413      	add	r3, r2
 8003af0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003afa:	4b97      	ldr	r3, [pc, #604]	@ (8003d58 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003afc:	4013      	ands	r3, r2
 8003afe:	68ba      	ldr	r2, [r7, #8]
 8003b00:	0091      	lsls	r1, r2, #2
 8003b02:	687a      	ldr	r2, [r7, #4]
 8003b04:	6812      	ldr	r2, [r2, #0]
 8003b06:	430b      	orrs	r3, r1
 8003b08:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b14:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b1c:	041a      	lsls	r2, r3, #16
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	430a      	orrs	r2, r1
 8003b24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b2c:	005b      	lsls	r3, r3, #1
 8003b2e:	68ba      	ldr	r2, [r7, #8]
 8003b30:	4413      	add	r3, r2
 8003b32:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8003b3c:	4b86      	ldr	r3, [pc, #536]	@ (8003d58 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003b3e:	4013      	ands	r3, r2
 8003b40:	68ba      	ldr	r2, [r7, #8]
 8003b42:	0091      	lsls	r1, r2, #2
 8003b44:	687a      	ldr	r2, [r7, #4]
 8003b46:	6812      	ldr	r2, [r2, #0]
 8003b48:	430b      	orrs	r3, r1
 8003b4a:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003b56:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b5e:	041a      	lsls	r2, r3, #16
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	430a      	orrs	r2, r1
 8003b66:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b6e:	687a      	ldr	r2, [r7, #4]
 8003b70:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003b72:	fb02 f303 	mul.w	r3, r2, r3
 8003b76:	68ba      	ldr	r2, [r7, #8]
 8003b78:	4413      	add	r3, r2
 8003b7a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003b84:	4b74      	ldr	r3, [pc, #464]	@ (8003d58 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003b86:	4013      	ands	r3, r2
 8003b88:	68ba      	ldr	r2, [r7, #8]
 8003b8a:	0091      	lsls	r1, r2, #2
 8003b8c:	687a      	ldr	r2, [r7, #4]
 8003b8e:	6812      	ldr	r2, [r2, #0]
 8003b90:	430b      	orrs	r3, r1
 8003b92:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003b9e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ba6:	041a      	lsls	r2, r3, #16
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	430a      	orrs	r2, r1
 8003bae:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bb6:	687a      	ldr	r2, [r7, #4]
 8003bb8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003bba:	fb02 f303 	mul.w	r3, r2, r3
 8003bbe:	68ba      	ldr	r2, [r7, #8]
 8003bc0:	4413      	add	r3, r2
 8003bc2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8003bcc:	4b62      	ldr	r3, [pc, #392]	@ (8003d58 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003bce:	4013      	ands	r3, r2
 8003bd0:	68ba      	ldr	r2, [r7, #8]
 8003bd2:	0091      	lsls	r1, r2, #2
 8003bd4:	687a      	ldr	r2, [r7, #4]
 8003bd6:	6812      	ldr	r2, [r2, #0]
 8003bd8:	430b      	orrs	r3, r1
 8003bda:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003be2:	687a      	ldr	r2, [r7, #4]
 8003be4:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8003be6:	fb02 f303 	mul.w	r3, r2, r3
 8003bea:	68ba      	ldr	r2, [r7, #8]
 8003bec:	4413      	add	r3, r2
 8003bee:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8003bf8:	4b57      	ldr	r3, [pc, #348]	@ (8003d58 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003bfa:	4013      	ands	r3, r2
 8003bfc:	68ba      	ldr	r2, [r7, #8]
 8003bfe:	0091      	lsls	r1, r2, #2
 8003c00:	687a      	ldr	r2, [r7, #4]
 8003c02:	6812      	ldr	r2, [r2, #0]
 8003c04:	430b      	orrs	r3, r1
 8003c06:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003c12:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c1a:	041a      	lsls	r2, r3, #16
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	430a      	orrs	r2, r1
 8003c22:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c2a:	005b      	lsls	r3, r3, #1
 8003c2c:	68ba      	ldr	r2, [r7, #8]
 8003c2e:	4413      	add	r3, r2
 8003c30:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8003c3a:	4b47      	ldr	r3, [pc, #284]	@ (8003d58 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	68ba      	ldr	r2, [r7, #8]
 8003c40:	0091      	lsls	r1, r2, #2
 8003c42:	687a      	ldr	r2, [r7, #4]
 8003c44:	6812      	ldr	r2, [r2, #0]
 8003c46:	430b      	orrs	r3, r1
 8003c48:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003c54:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c5c:	041a      	lsls	r2, r3, #16
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	430a      	orrs	r2, r1
 8003c64:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003c70:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c78:	061a      	lsls	r2, r3, #24
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	430a      	orrs	r2, r1
 8003c80:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003c88:	4b34      	ldr	r3, [pc, #208]	@ (8003d5c <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8003c8a:	4413      	add	r3, r2
 8003c8c:	009a      	lsls	r2, r3, #2
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c9a:	009b      	lsls	r3, r3, #2
 8003c9c:	441a      	add	r2, r3
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003caa:	00db      	lsls	r3, r3, #3
 8003cac:	441a      	add	r2, r3
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cba:	6879      	ldr	r1, [r7, #4]
 8003cbc:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8003cbe:	fb01 f303 	mul.w	r3, r1, r3
 8003cc2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8003cc4:	441a      	add	r2, r3
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cd2:	6879      	ldr	r1, [r7, #4]
 8003cd4:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8003cd6:	fb01 f303 	mul.w	r3, r1, r3
 8003cda:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8003cdc:	441a      	add	r2, r3
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cea:	6879      	ldr	r1, [r7, #4]
 8003cec:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8003cee:	fb01 f303 	mul.w	r3, r1, r3
 8003cf2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003cf4:	441a      	add	r2, r3
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d06:	00db      	lsls	r3, r3, #3
 8003d08:	441a      	add	r2, r3
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d1a:	6879      	ldr	r1, [r7, #4]
 8003d1c:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8003d1e:	fb01 f303 	mul.w	r3, r1, r3
 8003d22:	009b      	lsls	r3, r3, #2
 8003d24:	441a      	add	r2, r3
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d36:	6879      	ldr	r1, [r7, #4]
 8003d38:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8003d3a:	fb01 f303 	mul.w	r3, r1, r3
 8003d3e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8003d40:	441a      	add	r2, r3
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d4e:	4a04      	ldr	r2, [pc, #16]	@ (8003d60 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d915      	bls.n	8003d80 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8003d54:	e006      	b.n	8003d64 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8003d56:	bf00      	nop
 8003d58:	ffff0003 	.word	0xffff0003
 8003d5c:	10002b00 	.word	0x10002b00
 8003d60:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003d6a:	f043 0220 	orr.w	r2, r3, #32
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2203      	movs	r2, #3
 8003d78:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e010      	b.n	8003da2 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d84:	60fb      	str	r3, [r7, #12]
 8003d86:	e005      	b.n	8003d94 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	3304      	adds	r3, #4
 8003d92:	60fb      	str	r3, [r7, #12]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d9a:	68fa      	ldr	r2, [r7, #12]
 8003d9c:	429a      	cmp	r2, r3
 8003d9e:	d3f3      	bcc.n	8003d88 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8003da0:	2300      	movs	r3, #0
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3714      	adds	r7, #20
 8003da6:	46bd      	mov	sp, r7
 8003da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dac:	4770      	bx	lr
 8003dae:	bf00      	nop

08003db0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003db0:	b480      	push	{r7}
 8003db2:	b089      	sub	sp, #36	@ 0x24
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
 8003db8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003dbe:	4b89      	ldr	r3, [pc, #548]	@ (8003fe4 <HAL_GPIO_Init+0x234>)
 8003dc0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003dc2:	e194      	b.n	80040ee <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	681a      	ldr	r2, [r3, #0]
 8003dc8:	2101      	movs	r1, #1
 8003dca:	69fb      	ldr	r3, [r7, #28]
 8003dcc:	fa01 f303 	lsl.w	r3, r1, r3
 8003dd0:	4013      	ands	r3, r2
 8003dd2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	f000 8186 	beq.w	80040e8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	f003 0303 	and.w	r3, r3, #3
 8003de4:	2b01      	cmp	r3, #1
 8003de6:	d005      	beq.n	8003df4 <HAL_GPIO_Init+0x44>
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	f003 0303 	and.w	r3, r3, #3
 8003df0:	2b02      	cmp	r3, #2
 8003df2:	d130      	bne.n	8003e56 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	689b      	ldr	r3, [r3, #8]
 8003df8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003dfa:	69fb      	ldr	r3, [r7, #28]
 8003dfc:	005b      	lsls	r3, r3, #1
 8003dfe:	2203      	movs	r2, #3
 8003e00:	fa02 f303 	lsl.w	r3, r2, r3
 8003e04:	43db      	mvns	r3, r3
 8003e06:	69ba      	ldr	r2, [r7, #24]
 8003e08:	4013      	ands	r3, r2
 8003e0a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	68da      	ldr	r2, [r3, #12]
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	005b      	lsls	r3, r3, #1
 8003e14:	fa02 f303 	lsl.w	r3, r2, r3
 8003e18:	69ba      	ldr	r2, [r7, #24]
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	69ba      	ldr	r2, [r7, #24]
 8003e22:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	69fb      	ldr	r3, [r7, #28]
 8003e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e32:	43db      	mvns	r3, r3
 8003e34:	69ba      	ldr	r2, [r7, #24]
 8003e36:	4013      	ands	r3, r2
 8003e38:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	091b      	lsrs	r3, r3, #4
 8003e40:	f003 0201 	and.w	r2, r3, #1
 8003e44:	69fb      	ldr	r3, [r7, #28]
 8003e46:	fa02 f303 	lsl.w	r3, r2, r3
 8003e4a:	69ba      	ldr	r2, [r7, #24]
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	69ba      	ldr	r2, [r7, #24]
 8003e54:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	f003 0303 	and.w	r3, r3, #3
 8003e5e:	2b03      	cmp	r3, #3
 8003e60:	d017      	beq.n	8003e92 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	68db      	ldr	r3, [r3, #12]
 8003e66:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003e68:	69fb      	ldr	r3, [r7, #28]
 8003e6a:	005b      	lsls	r3, r3, #1
 8003e6c:	2203      	movs	r2, #3
 8003e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e72:	43db      	mvns	r3, r3
 8003e74:	69ba      	ldr	r2, [r7, #24]
 8003e76:	4013      	ands	r3, r2
 8003e78:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	689a      	ldr	r2, [r3, #8]
 8003e7e:	69fb      	ldr	r3, [r7, #28]
 8003e80:	005b      	lsls	r3, r3, #1
 8003e82:	fa02 f303 	lsl.w	r3, r2, r3
 8003e86:	69ba      	ldr	r2, [r7, #24]
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	69ba      	ldr	r2, [r7, #24]
 8003e90:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	f003 0303 	and.w	r3, r3, #3
 8003e9a:	2b02      	cmp	r3, #2
 8003e9c:	d123      	bne.n	8003ee6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003e9e:	69fb      	ldr	r3, [r7, #28]
 8003ea0:	08da      	lsrs	r2, r3, #3
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	3208      	adds	r2, #8
 8003ea6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003eaa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003eac:	69fb      	ldr	r3, [r7, #28]
 8003eae:	f003 0307 	and.w	r3, r3, #7
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	220f      	movs	r2, #15
 8003eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eba:	43db      	mvns	r3, r3
 8003ebc:	69ba      	ldr	r2, [r7, #24]
 8003ebe:	4013      	ands	r3, r2
 8003ec0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	691a      	ldr	r2, [r3, #16]
 8003ec6:	69fb      	ldr	r3, [r7, #28]
 8003ec8:	f003 0307 	and.w	r3, r3, #7
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed2:	69ba      	ldr	r2, [r7, #24]
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003ed8:	69fb      	ldr	r3, [r7, #28]
 8003eda:	08da      	lsrs	r2, r3, #3
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	3208      	adds	r2, #8
 8003ee0:	69b9      	ldr	r1, [r7, #24]
 8003ee2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003eec:	69fb      	ldr	r3, [r7, #28]
 8003eee:	005b      	lsls	r3, r3, #1
 8003ef0:	2203      	movs	r2, #3
 8003ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef6:	43db      	mvns	r3, r3
 8003ef8:	69ba      	ldr	r2, [r7, #24]
 8003efa:	4013      	ands	r3, r2
 8003efc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	f003 0203 	and.w	r2, r3, #3
 8003f06:	69fb      	ldr	r3, [r7, #28]
 8003f08:	005b      	lsls	r3, r3, #1
 8003f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0e:	69ba      	ldr	r2, [r7, #24]
 8003f10:	4313      	orrs	r3, r2
 8003f12:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	69ba      	ldr	r2, [r7, #24]
 8003f18:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	f000 80e0 	beq.w	80040e8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f28:	4b2f      	ldr	r3, [pc, #188]	@ (8003fe8 <HAL_GPIO_Init+0x238>)
 8003f2a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003f2e:	4a2e      	ldr	r2, [pc, #184]	@ (8003fe8 <HAL_GPIO_Init+0x238>)
 8003f30:	f043 0302 	orr.w	r3, r3, #2
 8003f34:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003f38:	4b2b      	ldr	r3, [pc, #172]	@ (8003fe8 <HAL_GPIO_Init+0x238>)
 8003f3a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003f3e:	f003 0302 	and.w	r3, r3, #2
 8003f42:	60fb      	str	r3, [r7, #12]
 8003f44:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f46:	4a29      	ldr	r2, [pc, #164]	@ (8003fec <HAL_GPIO_Init+0x23c>)
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	089b      	lsrs	r3, r3, #2
 8003f4c:	3302      	adds	r3, #2
 8003f4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f52:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003f54:	69fb      	ldr	r3, [r7, #28]
 8003f56:	f003 0303 	and.w	r3, r3, #3
 8003f5a:	009b      	lsls	r3, r3, #2
 8003f5c:	220f      	movs	r2, #15
 8003f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f62:	43db      	mvns	r3, r3
 8003f64:	69ba      	ldr	r2, [r7, #24]
 8003f66:	4013      	ands	r3, r2
 8003f68:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	4a20      	ldr	r2, [pc, #128]	@ (8003ff0 <HAL_GPIO_Init+0x240>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d052      	beq.n	8004018 <HAL_GPIO_Init+0x268>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	4a1f      	ldr	r2, [pc, #124]	@ (8003ff4 <HAL_GPIO_Init+0x244>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d031      	beq.n	8003fde <HAL_GPIO_Init+0x22e>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	4a1e      	ldr	r2, [pc, #120]	@ (8003ff8 <HAL_GPIO_Init+0x248>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d02b      	beq.n	8003fda <HAL_GPIO_Init+0x22a>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4a1d      	ldr	r2, [pc, #116]	@ (8003ffc <HAL_GPIO_Init+0x24c>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d025      	beq.n	8003fd6 <HAL_GPIO_Init+0x226>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	4a1c      	ldr	r2, [pc, #112]	@ (8004000 <HAL_GPIO_Init+0x250>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d01f      	beq.n	8003fd2 <HAL_GPIO_Init+0x222>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	4a1b      	ldr	r2, [pc, #108]	@ (8004004 <HAL_GPIO_Init+0x254>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d019      	beq.n	8003fce <HAL_GPIO_Init+0x21e>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4a1a      	ldr	r2, [pc, #104]	@ (8004008 <HAL_GPIO_Init+0x258>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d013      	beq.n	8003fca <HAL_GPIO_Init+0x21a>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	4a19      	ldr	r2, [pc, #100]	@ (800400c <HAL_GPIO_Init+0x25c>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d00d      	beq.n	8003fc6 <HAL_GPIO_Init+0x216>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	4a18      	ldr	r2, [pc, #96]	@ (8004010 <HAL_GPIO_Init+0x260>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d007      	beq.n	8003fc2 <HAL_GPIO_Init+0x212>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	4a17      	ldr	r2, [pc, #92]	@ (8004014 <HAL_GPIO_Init+0x264>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d101      	bne.n	8003fbe <HAL_GPIO_Init+0x20e>
 8003fba:	2309      	movs	r3, #9
 8003fbc:	e02d      	b.n	800401a <HAL_GPIO_Init+0x26a>
 8003fbe:	230a      	movs	r3, #10
 8003fc0:	e02b      	b.n	800401a <HAL_GPIO_Init+0x26a>
 8003fc2:	2308      	movs	r3, #8
 8003fc4:	e029      	b.n	800401a <HAL_GPIO_Init+0x26a>
 8003fc6:	2307      	movs	r3, #7
 8003fc8:	e027      	b.n	800401a <HAL_GPIO_Init+0x26a>
 8003fca:	2306      	movs	r3, #6
 8003fcc:	e025      	b.n	800401a <HAL_GPIO_Init+0x26a>
 8003fce:	2305      	movs	r3, #5
 8003fd0:	e023      	b.n	800401a <HAL_GPIO_Init+0x26a>
 8003fd2:	2304      	movs	r3, #4
 8003fd4:	e021      	b.n	800401a <HAL_GPIO_Init+0x26a>
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	e01f      	b.n	800401a <HAL_GPIO_Init+0x26a>
 8003fda:	2302      	movs	r3, #2
 8003fdc:	e01d      	b.n	800401a <HAL_GPIO_Init+0x26a>
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e01b      	b.n	800401a <HAL_GPIO_Init+0x26a>
 8003fe2:	bf00      	nop
 8003fe4:	58000080 	.word	0x58000080
 8003fe8:	58024400 	.word	0x58024400
 8003fec:	58000400 	.word	0x58000400
 8003ff0:	58020000 	.word	0x58020000
 8003ff4:	58020400 	.word	0x58020400
 8003ff8:	58020800 	.word	0x58020800
 8003ffc:	58020c00 	.word	0x58020c00
 8004000:	58021000 	.word	0x58021000
 8004004:	58021400 	.word	0x58021400
 8004008:	58021800 	.word	0x58021800
 800400c:	58021c00 	.word	0x58021c00
 8004010:	58022000 	.word	0x58022000
 8004014:	58022400 	.word	0x58022400
 8004018:	2300      	movs	r3, #0
 800401a:	69fa      	ldr	r2, [r7, #28]
 800401c:	f002 0203 	and.w	r2, r2, #3
 8004020:	0092      	lsls	r2, r2, #2
 8004022:	4093      	lsls	r3, r2
 8004024:	69ba      	ldr	r2, [r7, #24]
 8004026:	4313      	orrs	r3, r2
 8004028:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800402a:	4938      	ldr	r1, [pc, #224]	@ (800410c <HAL_GPIO_Init+0x35c>)
 800402c:	69fb      	ldr	r3, [r7, #28]
 800402e:	089b      	lsrs	r3, r3, #2
 8004030:	3302      	adds	r3, #2
 8004032:	69ba      	ldr	r2, [r7, #24]
 8004034:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004038:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	43db      	mvns	r3, r3
 8004044:	69ba      	ldr	r2, [r7, #24]
 8004046:	4013      	ands	r3, r2
 8004048:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004052:	2b00      	cmp	r3, #0
 8004054:	d003      	beq.n	800405e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004056:	69ba      	ldr	r2, [r7, #24]
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	4313      	orrs	r3, r2
 800405c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800405e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004062:	69bb      	ldr	r3, [r7, #24]
 8004064:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004066:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	43db      	mvns	r3, r3
 8004072:	69ba      	ldr	r2, [r7, #24]
 8004074:	4013      	ands	r3, r2
 8004076:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004080:	2b00      	cmp	r3, #0
 8004082:	d003      	beq.n	800408c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004084:	69ba      	ldr	r2, [r7, #24]
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	4313      	orrs	r3, r2
 800408a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800408c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004090:	69bb      	ldr	r3, [r7, #24]
 8004092:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	43db      	mvns	r3, r3
 800409e:	69ba      	ldr	r2, [r7, #24]
 80040a0:	4013      	ands	r3, r2
 80040a2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d003      	beq.n	80040b8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80040b0:	69ba      	ldr	r2, [r7, #24]
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	4313      	orrs	r3, r2
 80040b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	69ba      	ldr	r2, [r7, #24]
 80040bc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80040c4:	693b      	ldr	r3, [r7, #16]
 80040c6:	43db      	mvns	r3, r3
 80040c8:	69ba      	ldr	r2, [r7, #24]
 80040ca:	4013      	ands	r3, r2
 80040cc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d003      	beq.n	80040e2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80040da:	69ba      	ldr	r2, [r7, #24]
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	4313      	orrs	r3, r2
 80040e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	69ba      	ldr	r2, [r7, #24]
 80040e6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80040e8:	69fb      	ldr	r3, [r7, #28]
 80040ea:	3301      	adds	r3, #1
 80040ec:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	681a      	ldr	r2, [r3, #0]
 80040f2:	69fb      	ldr	r3, [r7, #28]
 80040f4:	fa22 f303 	lsr.w	r3, r2, r3
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	f47f ae63 	bne.w	8003dc4 <HAL_GPIO_Init+0x14>
  }
}
 80040fe:	bf00      	nop
 8004100:	bf00      	nop
 8004102:	3724      	adds	r7, #36	@ 0x24
 8004104:	46bd      	mov	sp, r7
 8004106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410a:	4770      	bx	lr
 800410c:	58000400 	.word	0x58000400

08004110 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004110:	b480      	push	{r7}
 8004112:	b083      	sub	sp, #12
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
 8004118:	460b      	mov	r3, r1
 800411a:	807b      	strh	r3, [r7, #2]
 800411c:	4613      	mov	r3, r2
 800411e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004120:	787b      	ldrb	r3, [r7, #1]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d003      	beq.n	800412e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004126:	887a      	ldrh	r2, [r7, #2]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800412c:	e003      	b.n	8004136 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800412e:	887b      	ldrh	r3, [r7, #2]
 8004130:	041a      	lsls	r2, r3, #16
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	619a      	str	r2, [r3, #24]
}
 8004136:	bf00      	nop
 8004138:	370c      	adds	r7, #12
 800413a:	46bd      	mov	sp, r7
 800413c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004140:	4770      	bx	lr

08004142 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004142:	b480      	push	{r7}
 8004144:	b085      	sub	sp, #20
 8004146:	af00      	add	r7, sp, #0
 8004148:	6078      	str	r0, [r7, #4]
 800414a:	460b      	mov	r3, r1
 800414c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	695b      	ldr	r3, [r3, #20]
 8004152:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004154:	887a      	ldrh	r2, [r7, #2]
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	4013      	ands	r3, r2
 800415a:	041a      	lsls	r2, r3, #16
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	43d9      	mvns	r1, r3
 8004160:	887b      	ldrh	r3, [r7, #2]
 8004162:	400b      	ands	r3, r1
 8004164:	431a      	orrs	r2, r3
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	619a      	str	r2, [r3, #24]
}
 800416a:	bf00      	nop
 800416c:	3714      	adds	r7, #20
 800416e:	46bd      	mov	sp, r7
 8004170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004174:	4770      	bx	lr
	...

08004178 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8004178:	b480      	push	{r7}
 800417a:	b083      	sub	sp, #12
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8004180:	4a08      	ldr	r2, [pc, #32]	@ (80041a4 <HAL_HSEM_FastTake+0x2c>)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	3320      	adds	r3, #32
 8004186:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800418a:	4a07      	ldr	r2, [pc, #28]	@ (80041a8 <HAL_HSEM_FastTake+0x30>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d101      	bne.n	8004194 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8004190:	2300      	movs	r3, #0
 8004192:	e000      	b.n	8004196 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8004194:	2301      	movs	r3, #1
}
 8004196:	4618      	mov	r0, r3
 8004198:	370c      	adds	r7, #12
 800419a:	46bd      	mov	sp, r7
 800419c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a0:	4770      	bx	lr
 80041a2:	bf00      	nop
 80041a4:	58026400 	.word	0x58026400
 80041a8:	80000300 	.word	0x80000300

080041ac <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b083      	sub	sp, #12
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
 80041b4:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 80041b6:	4906      	ldr	r1, [pc, #24]	@ (80041d0 <HAL_HSEM_Release+0x24>)
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 80041c4:	bf00      	nop
 80041c6:	370c      	adds	r7, #12
 80041c8:	46bd      	mov	sp, r7
 80041ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ce:	4770      	bx	lr
 80041d0:	58026400 	.word	0x58026400

080041d4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b084      	sub	sp, #16
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80041dc:	4b29      	ldr	r3, [pc, #164]	@ (8004284 <HAL_PWREx_ConfigSupply+0xb0>)
 80041de:	68db      	ldr	r3, [r3, #12]
 80041e0:	f003 0307 	and.w	r3, r3, #7
 80041e4:	2b06      	cmp	r3, #6
 80041e6:	d00a      	beq.n	80041fe <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80041e8:	4b26      	ldr	r3, [pc, #152]	@ (8004284 <HAL_PWREx_ConfigSupply+0xb0>)
 80041ea:	68db      	ldr	r3, [r3, #12]
 80041ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80041f0:	687a      	ldr	r2, [r7, #4]
 80041f2:	429a      	cmp	r2, r3
 80041f4:	d001      	beq.n	80041fa <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e040      	b.n	800427c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80041fa:	2300      	movs	r3, #0
 80041fc:	e03e      	b.n	800427c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80041fe:	4b21      	ldr	r3, [pc, #132]	@ (8004284 <HAL_PWREx_ConfigSupply+0xb0>)
 8004200:	68db      	ldr	r3, [r3, #12]
 8004202:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8004206:	491f      	ldr	r1, [pc, #124]	@ (8004284 <HAL_PWREx_ConfigSupply+0xb0>)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	4313      	orrs	r3, r2
 800420c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800420e:	f7fe fa73 	bl	80026f8 <HAL_GetTick>
 8004212:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004214:	e009      	b.n	800422a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004216:	f7fe fa6f 	bl	80026f8 <HAL_GetTick>
 800421a:	4602      	mov	r2, r0
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	1ad3      	subs	r3, r2, r3
 8004220:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004224:	d901      	bls.n	800422a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	e028      	b.n	800427c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800422a:	4b16      	ldr	r3, [pc, #88]	@ (8004284 <HAL_PWREx_ConfigSupply+0xb0>)
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004232:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004236:	d1ee      	bne.n	8004216 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2b1e      	cmp	r3, #30
 800423c:	d008      	beq.n	8004250 <HAL_PWREx_ConfigSupply+0x7c>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2b2e      	cmp	r3, #46	@ 0x2e
 8004242:	d005      	beq.n	8004250 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2b1d      	cmp	r3, #29
 8004248:	d002      	beq.n	8004250 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2b2d      	cmp	r3, #45	@ 0x2d
 800424e:	d114      	bne.n	800427a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8004250:	f7fe fa52 	bl	80026f8 <HAL_GetTick>
 8004254:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8004256:	e009      	b.n	800426c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004258:	f7fe fa4e 	bl	80026f8 <HAL_GetTick>
 800425c:	4602      	mov	r2, r0
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	1ad3      	subs	r3, r2, r3
 8004262:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004266:	d901      	bls.n	800426c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	e007      	b.n	800427c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800426c:	4b05      	ldr	r3, [pc, #20]	@ (8004284 <HAL_PWREx_ConfigSupply+0xb0>)
 800426e:	68db      	ldr	r3, [r3, #12]
 8004270:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004274:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004278:	d1ee      	bne.n	8004258 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800427a:	2300      	movs	r3, #0
}
 800427c:	4618      	mov	r0, r3
 800427e:	3710      	adds	r7, #16
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}
 8004284:	58024800 	.word	0x58024800

08004288 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b08c      	sub	sp, #48	@ 0x30
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d102      	bne.n	800429c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	f000 bc48 	b.w	8004b2c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f003 0301 	and.w	r3, r3, #1
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	f000 8088 	beq.w	80043ba <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80042aa:	4b99      	ldr	r3, [pc, #612]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 80042ac:	691b      	ldr	r3, [r3, #16]
 80042ae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80042b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80042b4:	4b96      	ldr	r3, [pc, #600]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 80042b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80042ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042bc:	2b10      	cmp	r3, #16
 80042be:	d007      	beq.n	80042d0 <HAL_RCC_OscConfig+0x48>
 80042c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042c2:	2b18      	cmp	r3, #24
 80042c4:	d111      	bne.n	80042ea <HAL_RCC_OscConfig+0x62>
 80042c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042c8:	f003 0303 	and.w	r3, r3, #3
 80042cc:	2b02      	cmp	r3, #2
 80042ce:	d10c      	bne.n	80042ea <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042d0:	4b8f      	ldr	r3, [pc, #572]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d06d      	beq.n	80043b8 <HAL_RCC_OscConfig+0x130>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d169      	bne.n	80043b8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	f000 bc21 	b.w	8004b2c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042f2:	d106      	bne.n	8004302 <HAL_RCC_OscConfig+0x7a>
 80042f4:	4b86      	ldr	r3, [pc, #536]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a85      	ldr	r2, [pc, #532]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 80042fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042fe:	6013      	str	r3, [r2, #0]
 8004300:	e02e      	b.n	8004360 <HAL_RCC_OscConfig+0xd8>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d10c      	bne.n	8004324 <HAL_RCC_OscConfig+0x9c>
 800430a:	4b81      	ldr	r3, [pc, #516]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a80      	ldr	r2, [pc, #512]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 8004310:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004314:	6013      	str	r3, [r2, #0]
 8004316:	4b7e      	ldr	r3, [pc, #504]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a7d      	ldr	r2, [pc, #500]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 800431c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004320:	6013      	str	r3, [r2, #0]
 8004322:	e01d      	b.n	8004360 <HAL_RCC_OscConfig+0xd8>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800432c:	d10c      	bne.n	8004348 <HAL_RCC_OscConfig+0xc0>
 800432e:	4b78      	ldr	r3, [pc, #480]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4a77      	ldr	r2, [pc, #476]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 8004334:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004338:	6013      	str	r3, [r2, #0]
 800433a:	4b75      	ldr	r3, [pc, #468]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a74      	ldr	r2, [pc, #464]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 8004340:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004344:	6013      	str	r3, [r2, #0]
 8004346:	e00b      	b.n	8004360 <HAL_RCC_OscConfig+0xd8>
 8004348:	4b71      	ldr	r3, [pc, #452]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a70      	ldr	r2, [pc, #448]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 800434e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004352:	6013      	str	r3, [r2, #0]
 8004354:	4b6e      	ldr	r3, [pc, #440]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a6d      	ldr	r2, [pc, #436]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 800435a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800435e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d013      	beq.n	8004390 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004368:	f7fe f9c6 	bl	80026f8 <HAL_GetTick>
 800436c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800436e:	e008      	b.n	8004382 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004370:	f7fe f9c2 	bl	80026f8 <HAL_GetTick>
 8004374:	4602      	mov	r2, r0
 8004376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004378:	1ad3      	subs	r3, r2, r3
 800437a:	2b64      	cmp	r3, #100	@ 0x64
 800437c:	d901      	bls.n	8004382 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800437e:	2303      	movs	r3, #3
 8004380:	e3d4      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004382:	4b63      	ldr	r3, [pc, #396]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800438a:	2b00      	cmp	r3, #0
 800438c:	d0f0      	beq.n	8004370 <HAL_RCC_OscConfig+0xe8>
 800438e:	e014      	b.n	80043ba <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004390:	f7fe f9b2 	bl	80026f8 <HAL_GetTick>
 8004394:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004396:	e008      	b.n	80043aa <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004398:	f7fe f9ae 	bl	80026f8 <HAL_GetTick>
 800439c:	4602      	mov	r2, r0
 800439e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043a0:	1ad3      	subs	r3, r2, r3
 80043a2:	2b64      	cmp	r3, #100	@ 0x64
 80043a4:	d901      	bls.n	80043aa <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80043a6:	2303      	movs	r3, #3
 80043a8:	e3c0      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80043aa:	4b59      	ldr	r3, [pc, #356]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d1f0      	bne.n	8004398 <HAL_RCC_OscConfig+0x110>
 80043b6:	e000      	b.n	80043ba <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f003 0302 	and.w	r3, r3, #2
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	f000 80ca 	beq.w	800455c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043c8:	4b51      	ldr	r3, [pc, #324]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 80043ca:	691b      	ldr	r3, [r3, #16]
 80043cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80043d0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80043d2:	4b4f      	ldr	r3, [pc, #316]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 80043d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043d6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80043d8:	6a3b      	ldr	r3, [r7, #32]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d007      	beq.n	80043ee <HAL_RCC_OscConfig+0x166>
 80043de:	6a3b      	ldr	r3, [r7, #32]
 80043e0:	2b18      	cmp	r3, #24
 80043e2:	d156      	bne.n	8004492 <HAL_RCC_OscConfig+0x20a>
 80043e4:	69fb      	ldr	r3, [r7, #28]
 80043e6:	f003 0303 	and.w	r3, r3, #3
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d151      	bne.n	8004492 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043ee:	4b48      	ldr	r3, [pc, #288]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f003 0304 	and.w	r3, r3, #4
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d005      	beq.n	8004406 <HAL_RCC_OscConfig+0x17e>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	68db      	ldr	r3, [r3, #12]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d101      	bne.n	8004406 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	e392      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004406:	4b42      	ldr	r3, [pc, #264]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f023 0219 	bic.w	r2, r3, #25
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	68db      	ldr	r3, [r3, #12]
 8004412:	493f      	ldr	r1, [pc, #252]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 8004414:	4313      	orrs	r3, r2
 8004416:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004418:	f7fe f96e 	bl	80026f8 <HAL_GetTick>
 800441c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800441e:	e008      	b.n	8004432 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004420:	f7fe f96a 	bl	80026f8 <HAL_GetTick>
 8004424:	4602      	mov	r2, r0
 8004426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004428:	1ad3      	subs	r3, r2, r3
 800442a:	2b02      	cmp	r3, #2
 800442c:	d901      	bls.n	8004432 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800442e:	2303      	movs	r3, #3
 8004430:	e37c      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004432:	4b37      	ldr	r3, [pc, #220]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 0304 	and.w	r3, r3, #4
 800443a:	2b00      	cmp	r3, #0
 800443c:	d0f0      	beq.n	8004420 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800443e:	f7fe f98b 	bl	8002758 <HAL_GetREVID>
 8004442:	4603      	mov	r3, r0
 8004444:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004448:	4293      	cmp	r3, r2
 800444a:	d817      	bhi.n	800447c <HAL_RCC_OscConfig+0x1f4>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	691b      	ldr	r3, [r3, #16]
 8004450:	2b40      	cmp	r3, #64	@ 0x40
 8004452:	d108      	bne.n	8004466 <HAL_RCC_OscConfig+0x1de>
 8004454:	4b2e      	ldr	r3, [pc, #184]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800445c:	4a2c      	ldr	r2, [pc, #176]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 800445e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004462:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004464:	e07a      	b.n	800455c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004466:	4b2a      	ldr	r3, [pc, #168]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	691b      	ldr	r3, [r3, #16]
 8004472:	031b      	lsls	r3, r3, #12
 8004474:	4926      	ldr	r1, [pc, #152]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 8004476:	4313      	orrs	r3, r2
 8004478:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800447a:	e06f      	b.n	800455c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800447c:	4b24      	ldr	r3, [pc, #144]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	691b      	ldr	r3, [r3, #16]
 8004488:	061b      	lsls	r3, r3, #24
 800448a:	4921      	ldr	r1, [pc, #132]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 800448c:	4313      	orrs	r3, r2
 800448e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004490:	e064      	b.n	800455c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d047      	beq.n	800452a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800449a:	4b1d      	ldr	r3, [pc, #116]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f023 0219 	bic.w	r2, r3, #25
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	68db      	ldr	r3, [r3, #12]
 80044a6:	491a      	ldr	r1, [pc, #104]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 80044a8:	4313      	orrs	r3, r2
 80044aa:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044ac:	f7fe f924 	bl	80026f8 <HAL_GetTick>
 80044b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80044b2:	e008      	b.n	80044c6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044b4:	f7fe f920 	bl	80026f8 <HAL_GetTick>
 80044b8:	4602      	mov	r2, r0
 80044ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044bc:	1ad3      	subs	r3, r2, r3
 80044be:	2b02      	cmp	r3, #2
 80044c0:	d901      	bls.n	80044c6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80044c2:	2303      	movs	r3, #3
 80044c4:	e332      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80044c6:	4b12      	ldr	r3, [pc, #72]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f003 0304 	and.w	r3, r3, #4
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d0f0      	beq.n	80044b4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044d2:	f7fe f941 	bl	8002758 <HAL_GetREVID>
 80044d6:	4603      	mov	r3, r0
 80044d8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80044dc:	4293      	cmp	r3, r2
 80044de:	d819      	bhi.n	8004514 <HAL_RCC_OscConfig+0x28c>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	691b      	ldr	r3, [r3, #16]
 80044e4:	2b40      	cmp	r3, #64	@ 0x40
 80044e6:	d108      	bne.n	80044fa <HAL_RCC_OscConfig+0x272>
 80044e8:	4b09      	ldr	r3, [pc, #36]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80044f0:	4a07      	ldr	r2, [pc, #28]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 80044f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044f6:	6053      	str	r3, [r2, #4]
 80044f8:	e030      	b.n	800455c <HAL_RCC_OscConfig+0x2d4>
 80044fa:	4b05      	ldr	r3, [pc, #20]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	691b      	ldr	r3, [r3, #16]
 8004506:	031b      	lsls	r3, r3, #12
 8004508:	4901      	ldr	r1, [pc, #4]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 800450a:	4313      	orrs	r3, r2
 800450c:	604b      	str	r3, [r1, #4]
 800450e:	e025      	b.n	800455c <HAL_RCC_OscConfig+0x2d4>
 8004510:	58024400 	.word	0x58024400
 8004514:	4b9a      	ldr	r3, [pc, #616]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	691b      	ldr	r3, [r3, #16]
 8004520:	061b      	lsls	r3, r3, #24
 8004522:	4997      	ldr	r1, [pc, #604]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 8004524:	4313      	orrs	r3, r2
 8004526:	604b      	str	r3, [r1, #4]
 8004528:	e018      	b.n	800455c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800452a:	4b95      	ldr	r3, [pc, #596]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a94      	ldr	r2, [pc, #592]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 8004530:	f023 0301 	bic.w	r3, r3, #1
 8004534:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004536:	f7fe f8df 	bl	80026f8 <HAL_GetTick>
 800453a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800453c:	e008      	b.n	8004550 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800453e:	f7fe f8db 	bl	80026f8 <HAL_GetTick>
 8004542:	4602      	mov	r2, r0
 8004544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004546:	1ad3      	subs	r3, r2, r3
 8004548:	2b02      	cmp	r3, #2
 800454a:	d901      	bls.n	8004550 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800454c:	2303      	movs	r3, #3
 800454e:	e2ed      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004550:	4b8b      	ldr	r3, [pc, #556]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 0304 	and.w	r3, r3, #4
 8004558:	2b00      	cmp	r3, #0
 800455a:	d1f0      	bne.n	800453e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f003 0310 	and.w	r3, r3, #16
 8004564:	2b00      	cmp	r3, #0
 8004566:	f000 80a9 	beq.w	80046bc <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800456a:	4b85      	ldr	r3, [pc, #532]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 800456c:	691b      	ldr	r3, [r3, #16]
 800456e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004572:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004574:	4b82      	ldr	r3, [pc, #520]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 8004576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004578:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800457a:	69bb      	ldr	r3, [r7, #24]
 800457c:	2b08      	cmp	r3, #8
 800457e:	d007      	beq.n	8004590 <HAL_RCC_OscConfig+0x308>
 8004580:	69bb      	ldr	r3, [r7, #24]
 8004582:	2b18      	cmp	r3, #24
 8004584:	d13a      	bne.n	80045fc <HAL_RCC_OscConfig+0x374>
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	f003 0303 	and.w	r3, r3, #3
 800458c:	2b01      	cmp	r3, #1
 800458e:	d135      	bne.n	80045fc <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004590:	4b7b      	ldr	r3, [pc, #492]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004598:	2b00      	cmp	r3, #0
 800459a:	d005      	beq.n	80045a8 <HAL_RCC_OscConfig+0x320>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	69db      	ldr	r3, [r3, #28]
 80045a0:	2b80      	cmp	r3, #128	@ 0x80
 80045a2:	d001      	beq.n	80045a8 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	e2c1      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80045a8:	f7fe f8d6 	bl	8002758 <HAL_GetREVID>
 80045ac:	4603      	mov	r3, r0
 80045ae:	f241 0203 	movw	r2, #4099	@ 0x1003
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d817      	bhi.n	80045e6 <HAL_RCC_OscConfig+0x35e>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6a1b      	ldr	r3, [r3, #32]
 80045ba:	2b20      	cmp	r3, #32
 80045bc:	d108      	bne.n	80045d0 <HAL_RCC_OscConfig+0x348>
 80045be:	4b70      	ldr	r3, [pc, #448]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80045c6:	4a6e      	ldr	r2, [pc, #440]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 80045c8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80045cc:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80045ce:	e075      	b.n	80046bc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80045d0:	4b6b      	ldr	r3, [pc, #428]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6a1b      	ldr	r3, [r3, #32]
 80045dc:	069b      	lsls	r3, r3, #26
 80045de:	4968      	ldr	r1, [pc, #416]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 80045e0:	4313      	orrs	r3, r2
 80045e2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80045e4:	e06a      	b.n	80046bc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80045e6:	4b66      	ldr	r3, [pc, #408]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 80045e8:	68db      	ldr	r3, [r3, #12]
 80045ea:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6a1b      	ldr	r3, [r3, #32]
 80045f2:	061b      	lsls	r3, r3, #24
 80045f4:	4962      	ldr	r1, [pc, #392]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 80045f6:	4313      	orrs	r3, r2
 80045f8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80045fa:	e05f      	b.n	80046bc <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	69db      	ldr	r3, [r3, #28]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d042      	beq.n	800468a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004604:	4b5e      	ldr	r3, [pc, #376]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a5d      	ldr	r2, [pc, #372]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 800460a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800460e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004610:	f7fe f872 	bl	80026f8 <HAL_GetTick>
 8004614:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004616:	e008      	b.n	800462a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004618:	f7fe f86e 	bl	80026f8 <HAL_GetTick>
 800461c:	4602      	mov	r2, r0
 800461e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	2b02      	cmp	r3, #2
 8004624:	d901      	bls.n	800462a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8004626:	2303      	movs	r3, #3
 8004628:	e280      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800462a:	4b55      	ldr	r3, [pc, #340]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004632:	2b00      	cmp	r3, #0
 8004634:	d0f0      	beq.n	8004618 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004636:	f7fe f88f 	bl	8002758 <HAL_GetREVID>
 800463a:	4603      	mov	r3, r0
 800463c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004640:	4293      	cmp	r3, r2
 8004642:	d817      	bhi.n	8004674 <HAL_RCC_OscConfig+0x3ec>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6a1b      	ldr	r3, [r3, #32]
 8004648:	2b20      	cmp	r3, #32
 800464a:	d108      	bne.n	800465e <HAL_RCC_OscConfig+0x3d6>
 800464c:	4b4c      	ldr	r3, [pc, #304]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004654:	4a4a      	ldr	r2, [pc, #296]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 8004656:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800465a:	6053      	str	r3, [r2, #4]
 800465c:	e02e      	b.n	80046bc <HAL_RCC_OscConfig+0x434>
 800465e:	4b48      	ldr	r3, [pc, #288]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6a1b      	ldr	r3, [r3, #32]
 800466a:	069b      	lsls	r3, r3, #26
 800466c:	4944      	ldr	r1, [pc, #272]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 800466e:	4313      	orrs	r3, r2
 8004670:	604b      	str	r3, [r1, #4]
 8004672:	e023      	b.n	80046bc <HAL_RCC_OscConfig+0x434>
 8004674:	4b42      	ldr	r3, [pc, #264]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6a1b      	ldr	r3, [r3, #32]
 8004680:	061b      	lsls	r3, r3, #24
 8004682:	493f      	ldr	r1, [pc, #252]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 8004684:	4313      	orrs	r3, r2
 8004686:	60cb      	str	r3, [r1, #12]
 8004688:	e018      	b.n	80046bc <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800468a:	4b3d      	ldr	r3, [pc, #244]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a3c      	ldr	r2, [pc, #240]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 8004690:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004694:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004696:	f7fe f82f 	bl	80026f8 <HAL_GetTick>
 800469a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800469c:	e008      	b.n	80046b0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800469e:	f7fe f82b 	bl	80026f8 <HAL_GetTick>
 80046a2:	4602      	mov	r2, r0
 80046a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046a6:	1ad3      	subs	r3, r2, r3
 80046a8:	2b02      	cmp	r3, #2
 80046aa:	d901      	bls.n	80046b0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80046ac:	2303      	movs	r3, #3
 80046ae:	e23d      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80046b0:	4b33      	ldr	r3, [pc, #204]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d1f0      	bne.n	800469e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f003 0308 	and.w	r3, r3, #8
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d036      	beq.n	8004736 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	695b      	ldr	r3, [r3, #20]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d019      	beq.n	8004704 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046d0:	4b2b      	ldr	r3, [pc, #172]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 80046d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046d4:	4a2a      	ldr	r2, [pc, #168]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 80046d6:	f043 0301 	orr.w	r3, r3, #1
 80046da:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046dc:	f7fe f80c 	bl	80026f8 <HAL_GetTick>
 80046e0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80046e2:	e008      	b.n	80046f6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046e4:	f7fe f808 	bl	80026f8 <HAL_GetTick>
 80046e8:	4602      	mov	r2, r0
 80046ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ec:	1ad3      	subs	r3, r2, r3
 80046ee:	2b02      	cmp	r3, #2
 80046f0:	d901      	bls.n	80046f6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80046f2:	2303      	movs	r3, #3
 80046f4:	e21a      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80046f6:	4b22      	ldr	r3, [pc, #136]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 80046f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046fa:	f003 0302 	and.w	r3, r3, #2
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d0f0      	beq.n	80046e4 <HAL_RCC_OscConfig+0x45c>
 8004702:	e018      	b.n	8004736 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004704:	4b1e      	ldr	r3, [pc, #120]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 8004706:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004708:	4a1d      	ldr	r2, [pc, #116]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 800470a:	f023 0301 	bic.w	r3, r3, #1
 800470e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004710:	f7fd fff2 	bl	80026f8 <HAL_GetTick>
 8004714:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004716:	e008      	b.n	800472a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004718:	f7fd ffee 	bl	80026f8 <HAL_GetTick>
 800471c:	4602      	mov	r2, r0
 800471e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004720:	1ad3      	subs	r3, r2, r3
 8004722:	2b02      	cmp	r3, #2
 8004724:	d901      	bls.n	800472a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8004726:	2303      	movs	r3, #3
 8004728:	e200      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800472a:	4b15      	ldr	r3, [pc, #84]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 800472c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800472e:	f003 0302 	and.w	r3, r3, #2
 8004732:	2b00      	cmp	r3, #0
 8004734:	d1f0      	bne.n	8004718 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f003 0320 	and.w	r3, r3, #32
 800473e:	2b00      	cmp	r3, #0
 8004740:	d039      	beq.n	80047b6 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	699b      	ldr	r3, [r3, #24]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d01c      	beq.n	8004784 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800474a:	4b0d      	ldr	r3, [pc, #52]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a0c      	ldr	r2, [pc, #48]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 8004750:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004754:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004756:	f7fd ffcf 	bl	80026f8 <HAL_GetTick>
 800475a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800475c:	e008      	b.n	8004770 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800475e:	f7fd ffcb 	bl	80026f8 <HAL_GetTick>
 8004762:	4602      	mov	r2, r0
 8004764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004766:	1ad3      	subs	r3, r2, r3
 8004768:	2b02      	cmp	r3, #2
 800476a:	d901      	bls.n	8004770 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800476c:	2303      	movs	r3, #3
 800476e:	e1dd      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004770:	4b03      	ldr	r3, [pc, #12]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004778:	2b00      	cmp	r3, #0
 800477a:	d0f0      	beq.n	800475e <HAL_RCC_OscConfig+0x4d6>
 800477c:	e01b      	b.n	80047b6 <HAL_RCC_OscConfig+0x52e>
 800477e:	bf00      	nop
 8004780:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004784:	4b9b      	ldr	r3, [pc, #620]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a9a      	ldr	r2, [pc, #616]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 800478a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800478e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004790:	f7fd ffb2 	bl	80026f8 <HAL_GetTick>
 8004794:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004796:	e008      	b.n	80047aa <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004798:	f7fd ffae 	bl	80026f8 <HAL_GetTick>
 800479c:	4602      	mov	r2, r0
 800479e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a0:	1ad3      	subs	r3, r2, r3
 80047a2:	2b02      	cmp	r3, #2
 80047a4:	d901      	bls.n	80047aa <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80047a6:	2303      	movs	r3, #3
 80047a8:	e1c0      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80047aa:	4b92      	ldr	r3, [pc, #584]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d1f0      	bne.n	8004798 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 0304 	and.w	r3, r3, #4
 80047be:	2b00      	cmp	r3, #0
 80047c0:	f000 8081 	beq.w	80048c6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80047c4:	4b8c      	ldr	r3, [pc, #560]	@ (80049f8 <HAL_RCC_OscConfig+0x770>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a8b      	ldr	r2, [pc, #556]	@ (80049f8 <HAL_RCC_OscConfig+0x770>)
 80047ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047ce:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80047d0:	f7fd ff92 	bl	80026f8 <HAL_GetTick>
 80047d4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80047d6:	e008      	b.n	80047ea <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047d8:	f7fd ff8e 	bl	80026f8 <HAL_GetTick>
 80047dc:	4602      	mov	r2, r0
 80047de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e0:	1ad3      	subs	r3, r2, r3
 80047e2:	2b64      	cmp	r3, #100	@ 0x64
 80047e4:	d901      	bls.n	80047ea <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80047e6:	2303      	movs	r3, #3
 80047e8:	e1a0      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80047ea:	4b83      	ldr	r3, [pc, #524]	@ (80049f8 <HAL_RCC_OscConfig+0x770>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d0f0      	beq.n	80047d8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	d106      	bne.n	800480c <HAL_RCC_OscConfig+0x584>
 80047fe:	4b7d      	ldr	r3, [pc, #500]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004800:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004802:	4a7c      	ldr	r2, [pc, #496]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004804:	f043 0301 	orr.w	r3, r3, #1
 8004808:	6713      	str	r3, [r2, #112]	@ 0x70
 800480a:	e02d      	b.n	8004868 <HAL_RCC_OscConfig+0x5e0>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d10c      	bne.n	800482e <HAL_RCC_OscConfig+0x5a6>
 8004814:	4b77      	ldr	r3, [pc, #476]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004816:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004818:	4a76      	ldr	r2, [pc, #472]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 800481a:	f023 0301 	bic.w	r3, r3, #1
 800481e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004820:	4b74      	ldr	r3, [pc, #464]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004822:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004824:	4a73      	ldr	r2, [pc, #460]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004826:	f023 0304 	bic.w	r3, r3, #4
 800482a:	6713      	str	r3, [r2, #112]	@ 0x70
 800482c:	e01c      	b.n	8004868 <HAL_RCC_OscConfig+0x5e0>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	689b      	ldr	r3, [r3, #8]
 8004832:	2b05      	cmp	r3, #5
 8004834:	d10c      	bne.n	8004850 <HAL_RCC_OscConfig+0x5c8>
 8004836:	4b6f      	ldr	r3, [pc, #444]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004838:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800483a:	4a6e      	ldr	r2, [pc, #440]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 800483c:	f043 0304 	orr.w	r3, r3, #4
 8004840:	6713      	str	r3, [r2, #112]	@ 0x70
 8004842:	4b6c      	ldr	r3, [pc, #432]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004844:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004846:	4a6b      	ldr	r2, [pc, #428]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004848:	f043 0301 	orr.w	r3, r3, #1
 800484c:	6713      	str	r3, [r2, #112]	@ 0x70
 800484e:	e00b      	b.n	8004868 <HAL_RCC_OscConfig+0x5e0>
 8004850:	4b68      	ldr	r3, [pc, #416]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004852:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004854:	4a67      	ldr	r2, [pc, #412]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004856:	f023 0301 	bic.w	r3, r3, #1
 800485a:	6713      	str	r3, [r2, #112]	@ 0x70
 800485c:	4b65      	ldr	r3, [pc, #404]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 800485e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004860:	4a64      	ldr	r2, [pc, #400]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004862:	f023 0304 	bic.w	r3, r3, #4
 8004866:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d015      	beq.n	800489c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004870:	f7fd ff42 	bl	80026f8 <HAL_GetTick>
 8004874:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004876:	e00a      	b.n	800488e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004878:	f7fd ff3e 	bl	80026f8 <HAL_GetTick>
 800487c:	4602      	mov	r2, r0
 800487e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004880:	1ad3      	subs	r3, r2, r3
 8004882:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004886:	4293      	cmp	r3, r2
 8004888:	d901      	bls.n	800488e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800488a:	2303      	movs	r3, #3
 800488c:	e14e      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800488e:	4b59      	ldr	r3, [pc, #356]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004890:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004892:	f003 0302 	and.w	r3, r3, #2
 8004896:	2b00      	cmp	r3, #0
 8004898:	d0ee      	beq.n	8004878 <HAL_RCC_OscConfig+0x5f0>
 800489a:	e014      	b.n	80048c6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800489c:	f7fd ff2c 	bl	80026f8 <HAL_GetTick>
 80048a0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80048a2:	e00a      	b.n	80048ba <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048a4:	f7fd ff28 	bl	80026f8 <HAL_GetTick>
 80048a8:	4602      	mov	r2, r0
 80048aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ac:	1ad3      	subs	r3, r2, r3
 80048ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d901      	bls.n	80048ba <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80048b6:	2303      	movs	r3, #3
 80048b8:	e138      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80048ba:	4b4e      	ldr	r3, [pc, #312]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80048bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048be:	f003 0302 	and.w	r3, r3, #2
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d1ee      	bne.n	80048a4 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	f000 812d 	beq.w	8004b2a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80048d0:	4b48      	ldr	r3, [pc, #288]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80048d2:	691b      	ldr	r3, [r3, #16]
 80048d4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80048d8:	2b18      	cmp	r3, #24
 80048da:	f000 80bd 	beq.w	8004a58 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048e2:	2b02      	cmp	r3, #2
 80048e4:	f040 809e 	bne.w	8004a24 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048e8:	4b42      	ldr	r3, [pc, #264]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a41      	ldr	r2, [pc, #260]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80048ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80048f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048f4:	f7fd ff00 	bl	80026f8 <HAL_GetTick>
 80048f8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80048fa:	e008      	b.n	800490e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048fc:	f7fd fefc 	bl	80026f8 <HAL_GetTick>
 8004900:	4602      	mov	r2, r0
 8004902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004904:	1ad3      	subs	r3, r2, r3
 8004906:	2b02      	cmp	r3, #2
 8004908:	d901      	bls.n	800490e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800490a:	2303      	movs	r3, #3
 800490c:	e10e      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800490e:	4b39      	ldr	r3, [pc, #228]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004916:	2b00      	cmp	r3, #0
 8004918:	d1f0      	bne.n	80048fc <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800491a:	4b36      	ldr	r3, [pc, #216]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 800491c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800491e:	4b37      	ldr	r3, [pc, #220]	@ (80049fc <HAL_RCC_OscConfig+0x774>)
 8004920:	4013      	ands	r3, r2
 8004922:	687a      	ldr	r2, [r7, #4]
 8004924:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004926:	687a      	ldr	r2, [r7, #4]
 8004928:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800492a:	0112      	lsls	r2, r2, #4
 800492c:	430a      	orrs	r2, r1
 800492e:	4931      	ldr	r1, [pc, #196]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004930:	4313      	orrs	r3, r2
 8004932:	628b      	str	r3, [r1, #40]	@ 0x28
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004938:	3b01      	subs	r3, #1
 800493a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004942:	3b01      	subs	r3, #1
 8004944:	025b      	lsls	r3, r3, #9
 8004946:	b29b      	uxth	r3, r3
 8004948:	431a      	orrs	r2, r3
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800494e:	3b01      	subs	r3, #1
 8004950:	041b      	lsls	r3, r3, #16
 8004952:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004956:	431a      	orrs	r2, r3
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800495c:	3b01      	subs	r3, #1
 800495e:	061b      	lsls	r3, r3, #24
 8004960:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004964:	4923      	ldr	r1, [pc, #140]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004966:	4313      	orrs	r3, r2
 8004968:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800496a:	4b22      	ldr	r3, [pc, #136]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 800496c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800496e:	4a21      	ldr	r2, [pc, #132]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004970:	f023 0301 	bic.w	r3, r3, #1
 8004974:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004976:	4b1f      	ldr	r3, [pc, #124]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004978:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800497a:	4b21      	ldr	r3, [pc, #132]	@ (8004a00 <HAL_RCC_OscConfig+0x778>)
 800497c:	4013      	ands	r3, r2
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004982:	00d2      	lsls	r2, r2, #3
 8004984:	491b      	ldr	r1, [pc, #108]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004986:	4313      	orrs	r3, r2
 8004988:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800498a:	4b1a      	ldr	r3, [pc, #104]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 800498c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800498e:	f023 020c 	bic.w	r2, r3, #12
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004996:	4917      	ldr	r1, [pc, #92]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004998:	4313      	orrs	r3, r2
 800499a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800499c:	4b15      	ldr	r3, [pc, #84]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 800499e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049a0:	f023 0202 	bic.w	r2, r3, #2
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049a8:	4912      	ldr	r1, [pc, #72]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80049aa:	4313      	orrs	r3, r2
 80049ac:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80049ae:	4b11      	ldr	r3, [pc, #68]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80049b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049b2:	4a10      	ldr	r2, [pc, #64]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80049b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80049ba:	4b0e      	ldr	r3, [pc, #56]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80049bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049be:	4a0d      	ldr	r2, [pc, #52]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80049c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80049c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80049c6:	4b0b      	ldr	r3, [pc, #44]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80049c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049ca:	4a0a      	ldr	r2, [pc, #40]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80049cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80049d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80049d2:	4b08      	ldr	r3, [pc, #32]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80049d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049d6:	4a07      	ldr	r2, [pc, #28]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80049d8:	f043 0301 	orr.w	r3, r3, #1
 80049dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049de:	4b05      	ldr	r3, [pc, #20]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a04      	ldr	r2, [pc, #16]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80049e4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80049e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049ea:	f7fd fe85 	bl	80026f8 <HAL_GetTick>
 80049ee:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80049f0:	e011      	b.n	8004a16 <HAL_RCC_OscConfig+0x78e>
 80049f2:	bf00      	nop
 80049f4:	58024400 	.word	0x58024400
 80049f8:	58024800 	.word	0x58024800
 80049fc:	fffffc0c 	.word	0xfffffc0c
 8004a00:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a04:	f7fd fe78 	bl	80026f8 <HAL_GetTick>
 8004a08:	4602      	mov	r2, r0
 8004a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a0c:	1ad3      	subs	r3, r2, r3
 8004a0e:	2b02      	cmp	r3, #2
 8004a10:	d901      	bls.n	8004a16 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8004a12:	2303      	movs	r3, #3
 8004a14:	e08a      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004a16:	4b47      	ldr	r3, [pc, #284]	@ (8004b34 <HAL_RCC_OscConfig+0x8ac>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d0f0      	beq.n	8004a04 <HAL_RCC_OscConfig+0x77c>
 8004a22:	e082      	b.n	8004b2a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a24:	4b43      	ldr	r3, [pc, #268]	@ (8004b34 <HAL_RCC_OscConfig+0x8ac>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a42      	ldr	r2, [pc, #264]	@ (8004b34 <HAL_RCC_OscConfig+0x8ac>)
 8004a2a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004a2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a30:	f7fd fe62 	bl	80026f8 <HAL_GetTick>
 8004a34:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004a36:	e008      	b.n	8004a4a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a38:	f7fd fe5e 	bl	80026f8 <HAL_GetTick>
 8004a3c:	4602      	mov	r2, r0
 8004a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a40:	1ad3      	subs	r3, r2, r3
 8004a42:	2b02      	cmp	r3, #2
 8004a44:	d901      	bls.n	8004a4a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8004a46:	2303      	movs	r3, #3
 8004a48:	e070      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004a4a:	4b3a      	ldr	r3, [pc, #232]	@ (8004b34 <HAL_RCC_OscConfig+0x8ac>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d1f0      	bne.n	8004a38 <HAL_RCC_OscConfig+0x7b0>
 8004a56:	e068      	b.n	8004b2a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004a58:	4b36      	ldr	r3, [pc, #216]	@ (8004b34 <HAL_RCC_OscConfig+0x8ac>)
 8004a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a5c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004a5e:	4b35      	ldr	r3, [pc, #212]	@ (8004b34 <HAL_RCC_OscConfig+0x8ac>)
 8004a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a62:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a68:	2b01      	cmp	r3, #1
 8004a6a:	d031      	beq.n	8004ad0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	f003 0203 	and.w	r2, r3, #3
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a76:	429a      	cmp	r2, r3
 8004a78:	d12a      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004a7a:	693b      	ldr	r3, [r7, #16]
 8004a7c:	091b      	lsrs	r3, r3, #4
 8004a7e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a86:	429a      	cmp	r2, r3
 8004a88:	d122      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a94:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004a96:	429a      	cmp	r2, r3
 8004a98:	d11a      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	0a5b      	lsrs	r3, r3, #9
 8004a9e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004aa6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	d111      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	0c1b      	lsrs	r3, r3, #16
 8004ab0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ab8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004aba:	429a      	cmp	r2, r3
 8004abc:	d108      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	0e1b      	lsrs	r3, r3, #24
 8004ac2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004aca:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d001      	beq.n	8004ad4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	e02b      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004ad4:	4b17      	ldr	r3, [pc, #92]	@ (8004b34 <HAL_RCC_OscConfig+0x8ac>)
 8004ad6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ad8:	08db      	lsrs	r3, r3, #3
 8004ada:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004ade:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ae4:	693a      	ldr	r2, [r7, #16]
 8004ae6:	429a      	cmp	r2, r3
 8004ae8:	d01f      	beq.n	8004b2a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004aea:	4b12      	ldr	r3, [pc, #72]	@ (8004b34 <HAL_RCC_OscConfig+0x8ac>)
 8004aec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aee:	4a11      	ldr	r2, [pc, #68]	@ (8004b34 <HAL_RCC_OscConfig+0x8ac>)
 8004af0:	f023 0301 	bic.w	r3, r3, #1
 8004af4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004af6:	f7fd fdff 	bl	80026f8 <HAL_GetTick>
 8004afa:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004afc:	bf00      	nop
 8004afe:	f7fd fdfb 	bl	80026f8 <HAL_GetTick>
 8004b02:	4602      	mov	r2, r0
 8004b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d0f9      	beq.n	8004afe <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004b0a:	4b0a      	ldr	r3, [pc, #40]	@ (8004b34 <HAL_RCC_OscConfig+0x8ac>)
 8004b0c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b0e:	4b0a      	ldr	r3, [pc, #40]	@ (8004b38 <HAL_RCC_OscConfig+0x8b0>)
 8004b10:	4013      	ands	r3, r2
 8004b12:	687a      	ldr	r2, [r7, #4]
 8004b14:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004b16:	00d2      	lsls	r2, r2, #3
 8004b18:	4906      	ldr	r1, [pc, #24]	@ (8004b34 <HAL_RCC_OscConfig+0x8ac>)
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8004b1e:	4b05      	ldr	r3, [pc, #20]	@ (8004b34 <HAL_RCC_OscConfig+0x8ac>)
 8004b20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b22:	4a04      	ldr	r2, [pc, #16]	@ (8004b34 <HAL_RCC_OscConfig+0x8ac>)
 8004b24:	f043 0301 	orr.w	r3, r3, #1
 8004b28:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8004b2a:	2300      	movs	r3, #0
}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	3730      	adds	r7, #48	@ 0x30
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}
 8004b34:	58024400 	.word	0x58024400
 8004b38:	ffff0007 	.word	0xffff0007

08004b3c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b086      	sub	sp, #24
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
 8004b44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d101      	bne.n	8004b50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	e19c      	b.n	8004e8a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004b50:	4b8a      	ldr	r3, [pc, #552]	@ (8004d7c <HAL_RCC_ClockConfig+0x240>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 030f 	and.w	r3, r3, #15
 8004b58:	683a      	ldr	r2, [r7, #0]
 8004b5a:	429a      	cmp	r2, r3
 8004b5c:	d910      	bls.n	8004b80 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b5e:	4b87      	ldr	r3, [pc, #540]	@ (8004d7c <HAL_RCC_ClockConfig+0x240>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f023 020f 	bic.w	r2, r3, #15
 8004b66:	4985      	ldr	r1, [pc, #532]	@ (8004d7c <HAL_RCC_ClockConfig+0x240>)
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b6e:	4b83      	ldr	r3, [pc, #524]	@ (8004d7c <HAL_RCC_ClockConfig+0x240>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f003 030f 	and.w	r3, r3, #15
 8004b76:	683a      	ldr	r2, [r7, #0]
 8004b78:	429a      	cmp	r2, r3
 8004b7a:	d001      	beq.n	8004b80 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	e184      	b.n	8004e8a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f003 0304 	and.w	r3, r3, #4
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d010      	beq.n	8004bae <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	691a      	ldr	r2, [r3, #16]
 8004b90:	4b7b      	ldr	r3, [pc, #492]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004b92:	699b      	ldr	r3, [r3, #24]
 8004b94:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004b98:	429a      	cmp	r2, r3
 8004b9a:	d908      	bls.n	8004bae <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004b9c:	4b78      	ldr	r3, [pc, #480]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004b9e:	699b      	ldr	r3, [r3, #24]
 8004ba0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	691b      	ldr	r3, [r3, #16]
 8004ba8:	4975      	ldr	r1, [pc, #468]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004baa:	4313      	orrs	r3, r2
 8004bac:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 0308 	and.w	r3, r3, #8
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d010      	beq.n	8004bdc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	695a      	ldr	r2, [r3, #20]
 8004bbe:	4b70      	ldr	r3, [pc, #448]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004bc0:	69db      	ldr	r3, [r3, #28]
 8004bc2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004bc6:	429a      	cmp	r2, r3
 8004bc8:	d908      	bls.n	8004bdc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004bca:	4b6d      	ldr	r3, [pc, #436]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004bcc:	69db      	ldr	r3, [r3, #28]
 8004bce:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	695b      	ldr	r3, [r3, #20]
 8004bd6:	496a      	ldr	r1, [pc, #424]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f003 0310 	and.w	r3, r3, #16
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d010      	beq.n	8004c0a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	699a      	ldr	r2, [r3, #24]
 8004bec:	4b64      	ldr	r3, [pc, #400]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004bee:	69db      	ldr	r3, [r3, #28]
 8004bf0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004bf4:	429a      	cmp	r2, r3
 8004bf6:	d908      	bls.n	8004c0a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004bf8:	4b61      	ldr	r3, [pc, #388]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004bfa:	69db      	ldr	r3, [r3, #28]
 8004bfc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	699b      	ldr	r3, [r3, #24]
 8004c04:	495e      	ldr	r1, [pc, #376]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004c06:	4313      	orrs	r3, r2
 8004c08:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f003 0320 	and.w	r3, r3, #32
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d010      	beq.n	8004c38 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	69da      	ldr	r2, [r3, #28]
 8004c1a:	4b59      	ldr	r3, [pc, #356]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004c1c:	6a1b      	ldr	r3, [r3, #32]
 8004c1e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004c22:	429a      	cmp	r2, r3
 8004c24:	d908      	bls.n	8004c38 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004c26:	4b56      	ldr	r3, [pc, #344]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004c28:	6a1b      	ldr	r3, [r3, #32]
 8004c2a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	69db      	ldr	r3, [r3, #28]
 8004c32:	4953      	ldr	r1, [pc, #332]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004c34:	4313      	orrs	r3, r2
 8004c36:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f003 0302 	and.w	r3, r3, #2
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d010      	beq.n	8004c66 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	68da      	ldr	r2, [r3, #12]
 8004c48:	4b4d      	ldr	r3, [pc, #308]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004c4a:	699b      	ldr	r3, [r3, #24]
 8004c4c:	f003 030f 	and.w	r3, r3, #15
 8004c50:	429a      	cmp	r2, r3
 8004c52:	d908      	bls.n	8004c66 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c54:	4b4a      	ldr	r3, [pc, #296]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004c56:	699b      	ldr	r3, [r3, #24]
 8004c58:	f023 020f 	bic.w	r2, r3, #15
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	68db      	ldr	r3, [r3, #12]
 8004c60:	4947      	ldr	r1, [pc, #284]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004c62:	4313      	orrs	r3, r2
 8004c64:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f003 0301 	and.w	r3, r3, #1
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d055      	beq.n	8004d1e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004c72:	4b43      	ldr	r3, [pc, #268]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004c74:	699b      	ldr	r3, [r3, #24]
 8004c76:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	4940      	ldr	r1, [pc, #256]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004c80:	4313      	orrs	r3, r2
 8004c82:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	2b02      	cmp	r3, #2
 8004c8a:	d107      	bne.n	8004c9c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004c8c:	4b3c      	ldr	r3, [pc, #240]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d121      	bne.n	8004cdc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e0f6      	b.n	8004e8a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	2b03      	cmp	r3, #3
 8004ca2:	d107      	bne.n	8004cb4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004ca4:	4b36      	ldr	r3, [pc, #216]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d115      	bne.n	8004cdc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	e0ea      	b.n	8004e8a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	2b01      	cmp	r3, #1
 8004cba:	d107      	bne.n	8004ccc <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004cbc:	4b30      	ldr	r3, [pc, #192]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d109      	bne.n	8004cdc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e0de      	b.n	8004e8a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004ccc:	4b2c      	ldr	r3, [pc, #176]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f003 0304 	and.w	r3, r3, #4
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d101      	bne.n	8004cdc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	e0d6      	b.n	8004e8a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004cdc:	4b28      	ldr	r3, [pc, #160]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004cde:	691b      	ldr	r3, [r3, #16]
 8004ce0:	f023 0207 	bic.w	r2, r3, #7
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	4925      	ldr	r1, [pc, #148]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004cea:	4313      	orrs	r3, r2
 8004cec:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cee:	f7fd fd03 	bl	80026f8 <HAL_GetTick>
 8004cf2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cf4:	e00a      	b.n	8004d0c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cf6:	f7fd fcff 	bl	80026f8 <HAL_GetTick>
 8004cfa:	4602      	mov	r2, r0
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	1ad3      	subs	r3, r2, r3
 8004d00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d901      	bls.n	8004d0c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004d08:	2303      	movs	r3, #3
 8004d0a:	e0be      	b.n	8004e8a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d0c:	4b1c      	ldr	r3, [pc, #112]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004d0e:	691b      	ldr	r3, [r3, #16]
 8004d10:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	00db      	lsls	r3, r3, #3
 8004d1a:	429a      	cmp	r2, r3
 8004d1c:	d1eb      	bne.n	8004cf6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f003 0302 	and.w	r3, r3, #2
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d010      	beq.n	8004d4c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	68da      	ldr	r2, [r3, #12]
 8004d2e:	4b14      	ldr	r3, [pc, #80]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004d30:	699b      	ldr	r3, [r3, #24]
 8004d32:	f003 030f 	and.w	r3, r3, #15
 8004d36:	429a      	cmp	r2, r3
 8004d38:	d208      	bcs.n	8004d4c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d3a:	4b11      	ldr	r3, [pc, #68]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004d3c:	699b      	ldr	r3, [r3, #24]
 8004d3e:	f023 020f 	bic.w	r2, r3, #15
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	68db      	ldr	r3, [r3, #12]
 8004d46:	490e      	ldr	r1, [pc, #56]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004d4c:	4b0b      	ldr	r3, [pc, #44]	@ (8004d7c <HAL_RCC_ClockConfig+0x240>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f003 030f 	and.w	r3, r3, #15
 8004d54:	683a      	ldr	r2, [r7, #0]
 8004d56:	429a      	cmp	r2, r3
 8004d58:	d214      	bcs.n	8004d84 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d5a:	4b08      	ldr	r3, [pc, #32]	@ (8004d7c <HAL_RCC_ClockConfig+0x240>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f023 020f 	bic.w	r2, r3, #15
 8004d62:	4906      	ldr	r1, [pc, #24]	@ (8004d7c <HAL_RCC_ClockConfig+0x240>)
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	4313      	orrs	r3, r2
 8004d68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d6a:	4b04      	ldr	r3, [pc, #16]	@ (8004d7c <HAL_RCC_ClockConfig+0x240>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f003 030f 	and.w	r3, r3, #15
 8004d72:	683a      	ldr	r2, [r7, #0]
 8004d74:	429a      	cmp	r2, r3
 8004d76:	d005      	beq.n	8004d84 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004d78:	2301      	movs	r3, #1
 8004d7a:	e086      	b.n	8004e8a <HAL_RCC_ClockConfig+0x34e>
 8004d7c:	52002000 	.word	0x52002000
 8004d80:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f003 0304 	and.w	r3, r3, #4
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d010      	beq.n	8004db2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	691a      	ldr	r2, [r3, #16]
 8004d94:	4b3f      	ldr	r3, [pc, #252]	@ (8004e94 <HAL_RCC_ClockConfig+0x358>)
 8004d96:	699b      	ldr	r3, [r3, #24]
 8004d98:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d208      	bcs.n	8004db2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004da0:	4b3c      	ldr	r3, [pc, #240]	@ (8004e94 <HAL_RCC_ClockConfig+0x358>)
 8004da2:	699b      	ldr	r3, [r3, #24]
 8004da4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	691b      	ldr	r3, [r3, #16]
 8004dac:	4939      	ldr	r1, [pc, #228]	@ (8004e94 <HAL_RCC_ClockConfig+0x358>)
 8004dae:	4313      	orrs	r3, r2
 8004db0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f003 0308 	and.w	r3, r3, #8
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d010      	beq.n	8004de0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	695a      	ldr	r2, [r3, #20]
 8004dc2:	4b34      	ldr	r3, [pc, #208]	@ (8004e94 <HAL_RCC_ClockConfig+0x358>)
 8004dc4:	69db      	ldr	r3, [r3, #28]
 8004dc6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004dca:	429a      	cmp	r2, r3
 8004dcc:	d208      	bcs.n	8004de0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004dce:	4b31      	ldr	r3, [pc, #196]	@ (8004e94 <HAL_RCC_ClockConfig+0x358>)
 8004dd0:	69db      	ldr	r3, [r3, #28]
 8004dd2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	695b      	ldr	r3, [r3, #20]
 8004dda:	492e      	ldr	r1, [pc, #184]	@ (8004e94 <HAL_RCC_ClockConfig+0x358>)
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f003 0310 	and.w	r3, r3, #16
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d010      	beq.n	8004e0e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	699a      	ldr	r2, [r3, #24]
 8004df0:	4b28      	ldr	r3, [pc, #160]	@ (8004e94 <HAL_RCC_ClockConfig+0x358>)
 8004df2:	69db      	ldr	r3, [r3, #28]
 8004df4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	d208      	bcs.n	8004e0e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004dfc:	4b25      	ldr	r3, [pc, #148]	@ (8004e94 <HAL_RCC_ClockConfig+0x358>)
 8004dfe:	69db      	ldr	r3, [r3, #28]
 8004e00:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	699b      	ldr	r3, [r3, #24]
 8004e08:	4922      	ldr	r1, [pc, #136]	@ (8004e94 <HAL_RCC_ClockConfig+0x358>)
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f003 0320 	and.w	r3, r3, #32
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d010      	beq.n	8004e3c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	69da      	ldr	r2, [r3, #28]
 8004e1e:	4b1d      	ldr	r3, [pc, #116]	@ (8004e94 <HAL_RCC_ClockConfig+0x358>)
 8004e20:	6a1b      	ldr	r3, [r3, #32]
 8004e22:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004e26:	429a      	cmp	r2, r3
 8004e28:	d208      	bcs.n	8004e3c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004e2a:	4b1a      	ldr	r3, [pc, #104]	@ (8004e94 <HAL_RCC_ClockConfig+0x358>)
 8004e2c:	6a1b      	ldr	r3, [r3, #32]
 8004e2e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	69db      	ldr	r3, [r3, #28]
 8004e36:	4917      	ldr	r1, [pc, #92]	@ (8004e94 <HAL_RCC_ClockConfig+0x358>)
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004e3c:	f000 f834 	bl	8004ea8 <HAL_RCC_GetSysClockFreq>
 8004e40:	4602      	mov	r2, r0
 8004e42:	4b14      	ldr	r3, [pc, #80]	@ (8004e94 <HAL_RCC_ClockConfig+0x358>)
 8004e44:	699b      	ldr	r3, [r3, #24]
 8004e46:	0a1b      	lsrs	r3, r3, #8
 8004e48:	f003 030f 	and.w	r3, r3, #15
 8004e4c:	4912      	ldr	r1, [pc, #72]	@ (8004e98 <HAL_RCC_ClockConfig+0x35c>)
 8004e4e:	5ccb      	ldrb	r3, [r1, r3]
 8004e50:	f003 031f 	and.w	r3, r3, #31
 8004e54:	fa22 f303 	lsr.w	r3, r2, r3
 8004e58:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004e5a:	4b0e      	ldr	r3, [pc, #56]	@ (8004e94 <HAL_RCC_ClockConfig+0x358>)
 8004e5c:	699b      	ldr	r3, [r3, #24]
 8004e5e:	f003 030f 	and.w	r3, r3, #15
 8004e62:	4a0d      	ldr	r2, [pc, #52]	@ (8004e98 <HAL_RCC_ClockConfig+0x35c>)
 8004e64:	5cd3      	ldrb	r3, [r2, r3]
 8004e66:	f003 031f 	and.w	r3, r3, #31
 8004e6a:	693a      	ldr	r2, [r7, #16]
 8004e6c:	fa22 f303 	lsr.w	r3, r2, r3
 8004e70:	4a0a      	ldr	r2, [pc, #40]	@ (8004e9c <HAL_RCC_ClockConfig+0x360>)
 8004e72:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004e74:	4a0a      	ldr	r2, [pc, #40]	@ (8004ea0 <HAL_RCC_ClockConfig+0x364>)
 8004e76:	693b      	ldr	r3, [r7, #16]
 8004e78:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004e7a:	4b0a      	ldr	r3, [pc, #40]	@ (8004ea4 <HAL_RCC_ClockConfig+0x368>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f7fd fbf0 	bl	8002664 <HAL_InitTick>
 8004e84:	4603      	mov	r3, r0
 8004e86:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004e88:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3718      	adds	r7, #24
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}
 8004e92:	bf00      	nop
 8004e94:	58024400 	.word	0x58024400
 8004e98:	0800ee24 	.word	0x0800ee24
 8004e9c:	24000004 	.word	0x24000004
 8004ea0:	24000000 	.word	0x24000000
 8004ea4:	24000010 	.word	0x24000010

08004ea8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b089      	sub	sp, #36	@ 0x24
 8004eac:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004eae:	4bb3      	ldr	r3, [pc, #716]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004eb0:	691b      	ldr	r3, [r3, #16]
 8004eb2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004eb6:	2b18      	cmp	r3, #24
 8004eb8:	f200 8155 	bhi.w	8005166 <HAL_RCC_GetSysClockFreq+0x2be>
 8004ebc:	a201      	add	r2, pc, #4	@ (adr r2, 8004ec4 <HAL_RCC_GetSysClockFreq+0x1c>)
 8004ebe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ec2:	bf00      	nop
 8004ec4:	08004f29 	.word	0x08004f29
 8004ec8:	08005167 	.word	0x08005167
 8004ecc:	08005167 	.word	0x08005167
 8004ed0:	08005167 	.word	0x08005167
 8004ed4:	08005167 	.word	0x08005167
 8004ed8:	08005167 	.word	0x08005167
 8004edc:	08005167 	.word	0x08005167
 8004ee0:	08005167 	.word	0x08005167
 8004ee4:	08004f4f 	.word	0x08004f4f
 8004ee8:	08005167 	.word	0x08005167
 8004eec:	08005167 	.word	0x08005167
 8004ef0:	08005167 	.word	0x08005167
 8004ef4:	08005167 	.word	0x08005167
 8004ef8:	08005167 	.word	0x08005167
 8004efc:	08005167 	.word	0x08005167
 8004f00:	08005167 	.word	0x08005167
 8004f04:	08004f55 	.word	0x08004f55
 8004f08:	08005167 	.word	0x08005167
 8004f0c:	08005167 	.word	0x08005167
 8004f10:	08005167 	.word	0x08005167
 8004f14:	08005167 	.word	0x08005167
 8004f18:	08005167 	.word	0x08005167
 8004f1c:	08005167 	.word	0x08005167
 8004f20:	08005167 	.word	0x08005167
 8004f24:	08004f5b 	.word	0x08004f5b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004f28:	4b94      	ldr	r3, [pc, #592]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f003 0320 	and.w	r3, r3, #32
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d009      	beq.n	8004f48 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004f34:	4b91      	ldr	r3, [pc, #580]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	08db      	lsrs	r3, r3, #3
 8004f3a:	f003 0303 	and.w	r3, r3, #3
 8004f3e:	4a90      	ldr	r2, [pc, #576]	@ (8005180 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004f40:	fa22 f303 	lsr.w	r3, r2, r3
 8004f44:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004f46:	e111      	b.n	800516c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004f48:	4b8d      	ldr	r3, [pc, #564]	@ (8005180 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004f4a:	61bb      	str	r3, [r7, #24]
      break;
 8004f4c:	e10e      	b.n	800516c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8004f4e:	4b8d      	ldr	r3, [pc, #564]	@ (8005184 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004f50:	61bb      	str	r3, [r7, #24]
      break;
 8004f52:	e10b      	b.n	800516c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004f54:	4b8c      	ldr	r3, [pc, #560]	@ (8005188 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004f56:	61bb      	str	r3, [r7, #24]
      break;
 8004f58:	e108      	b.n	800516c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004f5a:	4b88      	ldr	r3, [pc, #544]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f5e:	f003 0303 	and.w	r3, r3, #3
 8004f62:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004f64:	4b85      	ldr	r3, [pc, #532]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f68:	091b      	lsrs	r3, r3, #4
 8004f6a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f6e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004f70:	4b82      	ldr	r3, [pc, #520]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f74:	f003 0301 	and.w	r3, r3, #1
 8004f78:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004f7a:	4b80      	ldr	r3, [pc, #512]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f7e:	08db      	lsrs	r3, r3, #3
 8004f80:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004f84:	68fa      	ldr	r2, [r7, #12]
 8004f86:	fb02 f303 	mul.w	r3, r2, r3
 8004f8a:	ee07 3a90 	vmov	s15, r3
 8004f8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f92:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	f000 80e1 	beq.w	8005160 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004f9e:	697b      	ldr	r3, [r7, #20]
 8004fa0:	2b02      	cmp	r3, #2
 8004fa2:	f000 8083 	beq.w	80050ac <HAL_RCC_GetSysClockFreq+0x204>
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	2b02      	cmp	r3, #2
 8004faa:	f200 80a1 	bhi.w	80050f0 <HAL_RCC_GetSysClockFreq+0x248>
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d003      	beq.n	8004fbc <HAL_RCC_GetSysClockFreq+0x114>
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	d056      	beq.n	8005068 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004fba:	e099      	b.n	80050f0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004fbc:	4b6f      	ldr	r3, [pc, #444]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f003 0320 	and.w	r3, r3, #32
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d02d      	beq.n	8005024 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004fc8:	4b6c      	ldr	r3, [pc, #432]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	08db      	lsrs	r3, r3, #3
 8004fce:	f003 0303 	and.w	r3, r3, #3
 8004fd2:	4a6b      	ldr	r2, [pc, #428]	@ (8005180 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004fd4:	fa22 f303 	lsr.w	r3, r2, r3
 8004fd8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	ee07 3a90 	vmov	s15, r3
 8004fe0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004fe4:	693b      	ldr	r3, [r7, #16]
 8004fe6:	ee07 3a90 	vmov	s15, r3
 8004fea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ff2:	4b62      	ldr	r3, [pc, #392]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ff6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ffa:	ee07 3a90 	vmov	s15, r3
 8004ffe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005002:	ed97 6a02 	vldr	s12, [r7, #8]
 8005006:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800518c <HAL_RCC_GetSysClockFreq+0x2e4>
 800500a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800500e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005012:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005016:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800501a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800501e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8005022:	e087      	b.n	8005134 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005024:	693b      	ldr	r3, [r7, #16]
 8005026:	ee07 3a90 	vmov	s15, r3
 800502a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800502e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8005190 <HAL_RCC_GetSysClockFreq+0x2e8>
 8005032:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005036:	4b51      	ldr	r3, [pc, #324]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800503a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800503e:	ee07 3a90 	vmov	s15, r3
 8005042:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005046:	ed97 6a02 	vldr	s12, [r7, #8]
 800504a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800518c <HAL_RCC_GetSysClockFreq+0x2e4>
 800504e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005052:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005056:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800505a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800505e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005062:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005066:	e065      	b.n	8005134 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	ee07 3a90 	vmov	s15, r3
 800506e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005072:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8005194 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005076:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800507a:	4b40      	ldr	r3, [pc, #256]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800507c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800507e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005082:	ee07 3a90 	vmov	s15, r3
 8005086:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800508a:	ed97 6a02 	vldr	s12, [r7, #8]
 800508e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800518c <HAL_RCC_GetSysClockFreq+0x2e4>
 8005092:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005096:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800509a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800509e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050a6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80050aa:	e043      	b.n	8005134 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	ee07 3a90 	vmov	s15, r3
 80050b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050b6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8005198 <HAL_RCC_GetSysClockFreq+0x2f0>
 80050ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050be:	4b2f      	ldr	r3, [pc, #188]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80050c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050c6:	ee07 3a90 	vmov	s15, r3
 80050ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050ce:	ed97 6a02 	vldr	s12, [r7, #8]
 80050d2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800518c <HAL_RCC_GetSysClockFreq+0x2e4>
 80050d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80050da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80050de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80050e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050ea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80050ee:	e021      	b.n	8005134 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80050f0:	693b      	ldr	r3, [r7, #16]
 80050f2:	ee07 3a90 	vmov	s15, r3
 80050f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050fa:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005194 <HAL_RCC_GetSysClockFreq+0x2ec>
 80050fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005102:	4b1e      	ldr	r3, [pc, #120]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005106:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800510a:	ee07 3a90 	vmov	s15, r3
 800510e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005112:	ed97 6a02 	vldr	s12, [r7, #8]
 8005116:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800518c <HAL_RCC_GetSysClockFreq+0x2e4>
 800511a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800511e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005122:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005126:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800512a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800512e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005132:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8005134:	4b11      	ldr	r3, [pc, #68]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005138:	0a5b      	lsrs	r3, r3, #9
 800513a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800513e:	3301      	adds	r3, #1
 8005140:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	ee07 3a90 	vmov	s15, r3
 8005148:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800514c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005150:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005154:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005158:	ee17 3a90 	vmov	r3, s15
 800515c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800515e:	e005      	b.n	800516c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8005160:	2300      	movs	r3, #0
 8005162:	61bb      	str	r3, [r7, #24]
      break;
 8005164:	e002      	b.n	800516c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8005166:	4b07      	ldr	r3, [pc, #28]	@ (8005184 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005168:	61bb      	str	r3, [r7, #24]
      break;
 800516a:	bf00      	nop
  }

  return sysclockfreq;
 800516c:	69bb      	ldr	r3, [r7, #24]
}
 800516e:	4618      	mov	r0, r3
 8005170:	3724      	adds	r7, #36	@ 0x24
 8005172:	46bd      	mov	sp, r7
 8005174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005178:	4770      	bx	lr
 800517a:	bf00      	nop
 800517c:	58024400 	.word	0x58024400
 8005180:	03d09000 	.word	0x03d09000
 8005184:	003d0900 	.word	0x003d0900
 8005188:	007a1200 	.word	0x007a1200
 800518c:	46000000 	.word	0x46000000
 8005190:	4c742400 	.word	0x4c742400
 8005194:	4a742400 	.word	0x4a742400
 8005198:	4af42400 	.word	0x4af42400

0800519c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b082      	sub	sp, #8
 80051a0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80051a2:	f7ff fe81 	bl	8004ea8 <HAL_RCC_GetSysClockFreq>
 80051a6:	4602      	mov	r2, r0
 80051a8:	4b10      	ldr	r3, [pc, #64]	@ (80051ec <HAL_RCC_GetHCLKFreq+0x50>)
 80051aa:	699b      	ldr	r3, [r3, #24]
 80051ac:	0a1b      	lsrs	r3, r3, #8
 80051ae:	f003 030f 	and.w	r3, r3, #15
 80051b2:	490f      	ldr	r1, [pc, #60]	@ (80051f0 <HAL_RCC_GetHCLKFreq+0x54>)
 80051b4:	5ccb      	ldrb	r3, [r1, r3]
 80051b6:	f003 031f 	and.w	r3, r3, #31
 80051ba:	fa22 f303 	lsr.w	r3, r2, r3
 80051be:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80051c0:	4b0a      	ldr	r3, [pc, #40]	@ (80051ec <HAL_RCC_GetHCLKFreq+0x50>)
 80051c2:	699b      	ldr	r3, [r3, #24]
 80051c4:	f003 030f 	and.w	r3, r3, #15
 80051c8:	4a09      	ldr	r2, [pc, #36]	@ (80051f0 <HAL_RCC_GetHCLKFreq+0x54>)
 80051ca:	5cd3      	ldrb	r3, [r2, r3]
 80051cc:	f003 031f 	and.w	r3, r3, #31
 80051d0:	687a      	ldr	r2, [r7, #4]
 80051d2:	fa22 f303 	lsr.w	r3, r2, r3
 80051d6:	4a07      	ldr	r2, [pc, #28]	@ (80051f4 <HAL_RCC_GetHCLKFreq+0x58>)
 80051d8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80051da:	4a07      	ldr	r2, [pc, #28]	@ (80051f8 <HAL_RCC_GetHCLKFreq+0x5c>)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80051e0:	4b04      	ldr	r3, [pc, #16]	@ (80051f4 <HAL_RCC_GetHCLKFreq+0x58>)
 80051e2:	681b      	ldr	r3, [r3, #0]
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	3708      	adds	r7, #8
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bd80      	pop	{r7, pc}
 80051ec:	58024400 	.word	0x58024400
 80051f0:	0800ee24 	.word	0x0800ee24
 80051f4:	24000004 	.word	0x24000004
 80051f8:	24000000 	.word	0x24000000

080051fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8005200:	f7ff ffcc 	bl	800519c <HAL_RCC_GetHCLKFreq>
 8005204:	4602      	mov	r2, r0
 8005206:	4b06      	ldr	r3, [pc, #24]	@ (8005220 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005208:	69db      	ldr	r3, [r3, #28]
 800520a:	091b      	lsrs	r3, r3, #4
 800520c:	f003 0307 	and.w	r3, r3, #7
 8005210:	4904      	ldr	r1, [pc, #16]	@ (8005224 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005212:	5ccb      	ldrb	r3, [r1, r3]
 8005214:	f003 031f 	and.w	r3, r3, #31
 8005218:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800521c:	4618      	mov	r0, r3
 800521e:	bd80      	pop	{r7, pc}
 8005220:	58024400 	.word	0x58024400
 8005224:	0800ee24 	.word	0x0800ee24

08005228 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800522c:	f7ff ffb6 	bl	800519c <HAL_RCC_GetHCLKFreq>
 8005230:	4602      	mov	r2, r0
 8005232:	4b06      	ldr	r3, [pc, #24]	@ (800524c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005234:	69db      	ldr	r3, [r3, #28]
 8005236:	0a1b      	lsrs	r3, r3, #8
 8005238:	f003 0307 	and.w	r3, r3, #7
 800523c:	4904      	ldr	r1, [pc, #16]	@ (8005250 <HAL_RCC_GetPCLK2Freq+0x28>)
 800523e:	5ccb      	ldrb	r3, [r1, r3]
 8005240:	f003 031f 	and.w	r3, r3, #31
 8005244:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8005248:	4618      	mov	r0, r3
 800524a:	bd80      	pop	{r7, pc}
 800524c:	58024400 	.word	0x58024400
 8005250:	0800ee24 	.word	0x0800ee24

08005254 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005254:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005258:	b0ca      	sub	sp, #296	@ 0x128
 800525a:	af00      	add	r7, sp, #0
 800525c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005260:	2300      	movs	r3, #0
 8005262:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005266:	2300      	movs	r3, #0
 8005268:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800526c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005274:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8005278:	2500      	movs	r5, #0
 800527a:	ea54 0305 	orrs.w	r3, r4, r5
 800527e:	d049      	beq.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8005280:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005284:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005286:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800528a:	d02f      	beq.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x98>
 800528c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005290:	d828      	bhi.n	80052e4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005292:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005296:	d01a      	beq.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005298:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800529c:	d822      	bhi.n	80052e4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d003      	beq.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x56>
 80052a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80052a6:	d007      	beq.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80052a8:	e01c      	b.n	80052e4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80052aa:	4bb8      	ldr	r3, [pc, #736]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80052ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052ae:	4ab7      	ldr	r2, [pc, #732]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80052b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80052b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80052b6:	e01a      	b.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80052b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052bc:	3308      	adds	r3, #8
 80052be:	2102      	movs	r1, #2
 80052c0:	4618      	mov	r0, r3
 80052c2:	f001 fc8f 	bl	8006be4 <RCCEx_PLL2_Config>
 80052c6:	4603      	mov	r3, r0
 80052c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80052cc:	e00f      	b.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80052ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052d2:	3328      	adds	r3, #40	@ 0x28
 80052d4:	2102      	movs	r1, #2
 80052d6:	4618      	mov	r0, r3
 80052d8:	f001 fd36 	bl	8006d48 <RCCEx_PLL3_Config>
 80052dc:	4603      	mov	r3, r0
 80052de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80052e2:	e004      	b.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052e4:	2301      	movs	r3, #1
 80052e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80052ea:	e000      	b.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80052ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d10a      	bne.n	800530c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80052f6:	4ba5      	ldr	r3, [pc, #660]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80052f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052fa:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80052fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005302:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005304:	4aa1      	ldr	r2, [pc, #644]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005306:	430b      	orrs	r3, r1
 8005308:	6513      	str	r3, [r2, #80]	@ 0x50
 800530a:	e003      	b.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800530c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005310:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005314:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800531c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8005320:	f04f 0900 	mov.w	r9, #0
 8005324:	ea58 0309 	orrs.w	r3, r8, r9
 8005328:	d047      	beq.n	80053ba <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800532a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800532e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005330:	2b04      	cmp	r3, #4
 8005332:	d82a      	bhi.n	800538a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005334:	a201      	add	r2, pc, #4	@ (adr r2, 800533c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8005336:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800533a:	bf00      	nop
 800533c:	08005351 	.word	0x08005351
 8005340:	0800535f 	.word	0x0800535f
 8005344:	08005375 	.word	0x08005375
 8005348:	08005393 	.word	0x08005393
 800534c:	08005393 	.word	0x08005393
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005350:	4b8e      	ldr	r3, [pc, #568]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005354:	4a8d      	ldr	r2, [pc, #564]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005356:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800535a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800535c:	e01a      	b.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800535e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005362:	3308      	adds	r3, #8
 8005364:	2100      	movs	r1, #0
 8005366:	4618      	mov	r0, r3
 8005368:	f001 fc3c 	bl	8006be4 <RCCEx_PLL2_Config>
 800536c:	4603      	mov	r3, r0
 800536e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005372:	e00f      	b.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005374:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005378:	3328      	adds	r3, #40	@ 0x28
 800537a:	2100      	movs	r1, #0
 800537c:	4618      	mov	r0, r3
 800537e:	f001 fce3 	bl	8006d48 <RCCEx_PLL3_Config>
 8005382:	4603      	mov	r3, r0
 8005384:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005388:	e004      	b.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005390:	e000      	b.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8005392:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005394:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005398:	2b00      	cmp	r3, #0
 800539a:	d10a      	bne.n	80053b2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800539c:	4b7b      	ldr	r3, [pc, #492]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800539e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053a0:	f023 0107 	bic.w	r1, r3, #7
 80053a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053aa:	4a78      	ldr	r2, [pc, #480]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80053ac:	430b      	orrs	r3, r1
 80053ae:	6513      	str	r3, [r2, #80]	@ 0x50
 80053b0:	e003      	b.n	80053ba <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80053ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053c2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80053c6:	f04f 0b00 	mov.w	fp, #0
 80053ca:	ea5a 030b 	orrs.w	r3, sl, fp
 80053ce:	d04c      	beq.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80053d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053da:	d030      	beq.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80053dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053e0:	d829      	bhi.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80053e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80053e4:	d02d      	beq.n	8005442 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80053e6:	2bc0      	cmp	r3, #192	@ 0xc0
 80053e8:	d825      	bhi.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80053ea:	2b80      	cmp	r3, #128	@ 0x80
 80053ec:	d018      	beq.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80053ee:	2b80      	cmp	r3, #128	@ 0x80
 80053f0:	d821      	bhi.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d002      	beq.n	80053fc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80053f6:	2b40      	cmp	r3, #64	@ 0x40
 80053f8:	d007      	beq.n	800540a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80053fa:	e01c      	b.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80053fc:	4b63      	ldr	r3, [pc, #396]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80053fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005400:	4a62      	ldr	r2, [pc, #392]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005402:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005406:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005408:	e01c      	b.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800540a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800540e:	3308      	adds	r3, #8
 8005410:	2100      	movs	r1, #0
 8005412:	4618      	mov	r0, r3
 8005414:	f001 fbe6 	bl	8006be4 <RCCEx_PLL2_Config>
 8005418:	4603      	mov	r3, r0
 800541a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800541e:	e011      	b.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005420:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005424:	3328      	adds	r3, #40	@ 0x28
 8005426:	2100      	movs	r1, #0
 8005428:	4618      	mov	r0, r3
 800542a:	f001 fc8d 	bl	8006d48 <RCCEx_PLL3_Config>
 800542e:	4603      	mov	r3, r0
 8005430:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005434:	e006      	b.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005436:	2301      	movs	r3, #1
 8005438:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800543c:	e002      	b.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800543e:	bf00      	nop
 8005440:	e000      	b.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005442:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005444:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005448:	2b00      	cmp	r3, #0
 800544a:	d10a      	bne.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800544c:	4b4f      	ldr	r3, [pc, #316]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800544e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005450:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005454:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005458:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800545a:	4a4c      	ldr	r2, [pc, #304]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800545c:	430b      	orrs	r3, r1
 800545e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005460:	e003      	b.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005462:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005466:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800546a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800546e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005472:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8005476:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800547a:	2300      	movs	r3, #0
 800547c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8005480:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8005484:	460b      	mov	r3, r1
 8005486:	4313      	orrs	r3, r2
 8005488:	d053      	beq.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800548a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800548e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005492:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005496:	d035      	beq.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8005498:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800549c:	d82e      	bhi.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800549e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80054a2:	d031      	beq.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80054a4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80054a8:	d828      	bhi.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80054aa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80054ae:	d01a      	beq.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80054b0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80054b4:	d822      	bhi.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d003      	beq.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80054ba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80054be:	d007      	beq.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80054c0:	e01c      	b.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80054c2:	4b32      	ldr	r3, [pc, #200]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80054c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054c6:	4a31      	ldr	r2, [pc, #196]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80054c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80054ce:	e01c      	b.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80054d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054d4:	3308      	adds	r3, #8
 80054d6:	2100      	movs	r1, #0
 80054d8:	4618      	mov	r0, r3
 80054da:	f001 fb83 	bl	8006be4 <RCCEx_PLL2_Config>
 80054de:	4603      	mov	r3, r0
 80054e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80054e4:	e011      	b.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80054e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ea:	3328      	adds	r3, #40	@ 0x28
 80054ec:	2100      	movs	r1, #0
 80054ee:	4618      	mov	r0, r3
 80054f0:	f001 fc2a 	bl	8006d48 <RCCEx_PLL3_Config>
 80054f4:	4603      	mov	r3, r0
 80054f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80054fa:	e006      	b.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005502:	e002      	b.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005504:	bf00      	nop
 8005506:	e000      	b.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005508:	bf00      	nop
    }

    if (ret == HAL_OK)
 800550a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800550e:	2b00      	cmp	r3, #0
 8005510:	d10b      	bne.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005512:	4b1e      	ldr	r3, [pc, #120]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005514:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005516:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800551a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800551e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005522:	4a1a      	ldr	r2, [pc, #104]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005524:	430b      	orrs	r3, r1
 8005526:	6593      	str	r3, [r2, #88]	@ 0x58
 8005528:	e003      	b.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800552a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800552e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005532:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800553a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800553e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005542:	2300      	movs	r3, #0
 8005544:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005548:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800554c:	460b      	mov	r3, r1
 800554e:	4313      	orrs	r3, r2
 8005550:	d056      	beq.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8005552:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005556:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800555a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800555e:	d038      	beq.n	80055d2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8005560:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005564:	d831      	bhi.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005566:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800556a:	d034      	beq.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800556c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005570:	d82b      	bhi.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005572:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005576:	d01d      	beq.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005578:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800557c:	d825      	bhi.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x376>
 800557e:	2b00      	cmp	r3, #0
 8005580:	d006      	beq.n	8005590 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8005582:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005586:	d00a      	beq.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005588:	e01f      	b.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x376>
 800558a:	bf00      	nop
 800558c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005590:	4ba2      	ldr	r3, [pc, #648]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005594:	4aa1      	ldr	r2, [pc, #644]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005596:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800559a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800559c:	e01c      	b.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800559e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055a2:	3308      	adds	r3, #8
 80055a4:	2100      	movs	r1, #0
 80055a6:	4618      	mov	r0, r3
 80055a8:	f001 fb1c 	bl	8006be4 <RCCEx_PLL2_Config>
 80055ac:	4603      	mov	r3, r0
 80055ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80055b2:	e011      	b.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80055b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055b8:	3328      	adds	r3, #40	@ 0x28
 80055ba:	2100      	movs	r1, #0
 80055bc:	4618      	mov	r0, r3
 80055be:	f001 fbc3 	bl	8006d48 <RCCEx_PLL3_Config>
 80055c2:	4603      	mov	r3, r0
 80055c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80055c8:	e006      	b.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80055ca:	2301      	movs	r3, #1
 80055cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80055d0:	e002      	b.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80055d2:	bf00      	nop
 80055d4:	e000      	b.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80055d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d10b      	bne.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80055e0:	4b8e      	ldr	r3, [pc, #568]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80055e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055e4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80055e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055ec:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80055f0:	4a8a      	ldr	r2, [pc, #552]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80055f2:	430b      	orrs	r3, r1
 80055f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80055f6:	e003      	b.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005600:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005608:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800560c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005610:	2300      	movs	r3, #0
 8005612:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005616:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800561a:	460b      	mov	r3, r1
 800561c:	4313      	orrs	r3, r2
 800561e:	d03a      	beq.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8005620:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005624:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005626:	2b30      	cmp	r3, #48	@ 0x30
 8005628:	d01f      	beq.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800562a:	2b30      	cmp	r3, #48	@ 0x30
 800562c:	d819      	bhi.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800562e:	2b20      	cmp	r3, #32
 8005630:	d00c      	beq.n	800564c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8005632:	2b20      	cmp	r3, #32
 8005634:	d815      	bhi.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005636:	2b00      	cmp	r3, #0
 8005638:	d019      	beq.n	800566e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800563a:	2b10      	cmp	r3, #16
 800563c:	d111      	bne.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800563e:	4b77      	ldr	r3, [pc, #476]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005640:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005642:	4a76      	ldr	r2, [pc, #472]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005644:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005648:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800564a:	e011      	b.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800564c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005650:	3308      	adds	r3, #8
 8005652:	2102      	movs	r1, #2
 8005654:	4618      	mov	r0, r3
 8005656:	f001 fac5 	bl	8006be4 <RCCEx_PLL2_Config>
 800565a:	4603      	mov	r3, r0
 800565c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005660:	e006      	b.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005662:	2301      	movs	r3, #1
 8005664:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005668:	e002      	b.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800566a:	bf00      	nop
 800566c:	e000      	b.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800566e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005670:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005674:	2b00      	cmp	r3, #0
 8005676:	d10a      	bne.n	800568e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005678:	4b68      	ldr	r3, [pc, #416]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800567a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800567c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005680:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005684:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005686:	4a65      	ldr	r2, [pc, #404]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005688:	430b      	orrs	r3, r1
 800568a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800568c:	e003      	b.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800568e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005692:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005696:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800569a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800569e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80056a2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80056a6:	2300      	movs	r3, #0
 80056a8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80056ac:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80056b0:	460b      	mov	r3, r1
 80056b2:	4313      	orrs	r3, r2
 80056b4:	d051      	beq.n	800575a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80056b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056bc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80056c0:	d035      	beq.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80056c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80056c6:	d82e      	bhi.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80056c8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80056cc:	d031      	beq.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80056ce:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80056d2:	d828      	bhi.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80056d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056d8:	d01a      	beq.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80056da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056de:	d822      	bhi.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d003      	beq.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x498>
 80056e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056e8:	d007      	beq.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80056ea:	e01c      	b.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80056ec:	4b4b      	ldr	r3, [pc, #300]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80056ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056f0:	4a4a      	ldr	r2, [pc, #296]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80056f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80056f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80056f8:	e01c      	b.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80056fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056fe:	3308      	adds	r3, #8
 8005700:	2100      	movs	r1, #0
 8005702:	4618      	mov	r0, r3
 8005704:	f001 fa6e 	bl	8006be4 <RCCEx_PLL2_Config>
 8005708:	4603      	mov	r3, r0
 800570a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800570e:	e011      	b.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005710:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005714:	3328      	adds	r3, #40	@ 0x28
 8005716:	2100      	movs	r1, #0
 8005718:	4618      	mov	r0, r3
 800571a:	f001 fb15 	bl	8006d48 <RCCEx_PLL3_Config>
 800571e:	4603      	mov	r3, r0
 8005720:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005724:	e006      	b.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800572c:	e002      	b.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800572e:	bf00      	nop
 8005730:	e000      	b.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005732:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005734:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005738:	2b00      	cmp	r3, #0
 800573a:	d10a      	bne.n	8005752 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800573c:	4b37      	ldr	r3, [pc, #220]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800573e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005740:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005744:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005748:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800574a:	4a34      	ldr	r2, [pc, #208]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800574c:	430b      	orrs	r3, r1
 800574e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005750:	e003      	b.n	800575a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005752:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005756:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800575a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800575e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005762:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005766:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800576a:	2300      	movs	r3, #0
 800576c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005770:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005774:	460b      	mov	r3, r1
 8005776:	4313      	orrs	r3, r2
 8005778:	d056      	beq.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800577a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800577e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005780:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005784:	d033      	beq.n	80057ee <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8005786:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800578a:	d82c      	bhi.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800578c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005790:	d02f      	beq.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8005792:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005796:	d826      	bhi.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005798:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800579c:	d02b      	beq.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800579e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80057a2:	d820      	bhi.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80057a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80057a8:	d012      	beq.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80057aa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80057ae:	d81a      	bhi.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d022      	beq.n	80057fa <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80057b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057b8:	d115      	bne.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80057ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057be:	3308      	adds	r3, #8
 80057c0:	2101      	movs	r1, #1
 80057c2:	4618      	mov	r0, r3
 80057c4:	f001 fa0e 	bl	8006be4 <RCCEx_PLL2_Config>
 80057c8:	4603      	mov	r3, r0
 80057ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80057ce:	e015      	b.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80057d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057d4:	3328      	adds	r3, #40	@ 0x28
 80057d6:	2101      	movs	r1, #1
 80057d8:	4618      	mov	r0, r3
 80057da:	f001 fab5 	bl	8006d48 <RCCEx_PLL3_Config>
 80057de:	4603      	mov	r3, r0
 80057e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80057e4:	e00a      	b.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80057ec:	e006      	b.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80057ee:	bf00      	nop
 80057f0:	e004      	b.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80057f2:	bf00      	nop
 80057f4:	e002      	b.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80057f6:	bf00      	nop
 80057f8:	e000      	b.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80057fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005800:	2b00      	cmp	r3, #0
 8005802:	d10d      	bne.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005804:	4b05      	ldr	r3, [pc, #20]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005806:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005808:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800580c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005810:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005812:	4a02      	ldr	r2, [pc, #8]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005814:	430b      	orrs	r3, r1
 8005816:	6513      	str	r3, [r2, #80]	@ 0x50
 8005818:	e006      	b.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800581a:	bf00      	nop
 800581c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005820:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005824:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005828:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800582c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005830:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005834:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005838:	2300      	movs	r3, #0
 800583a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800583e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8005842:	460b      	mov	r3, r1
 8005844:	4313      	orrs	r3, r2
 8005846:	d055      	beq.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005848:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800584c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005850:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005854:	d033      	beq.n	80058be <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8005856:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800585a:	d82c      	bhi.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800585c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005860:	d02f      	beq.n	80058c2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8005862:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005866:	d826      	bhi.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005868:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800586c:	d02b      	beq.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800586e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005872:	d820      	bhi.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005874:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005878:	d012      	beq.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800587a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800587e:	d81a      	bhi.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005880:	2b00      	cmp	r3, #0
 8005882:	d022      	beq.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x676>
 8005884:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005888:	d115      	bne.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800588a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800588e:	3308      	adds	r3, #8
 8005890:	2101      	movs	r1, #1
 8005892:	4618      	mov	r0, r3
 8005894:	f001 f9a6 	bl	8006be4 <RCCEx_PLL2_Config>
 8005898:	4603      	mov	r3, r0
 800589a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800589e:	e015      	b.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80058a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058a4:	3328      	adds	r3, #40	@ 0x28
 80058a6:	2101      	movs	r1, #1
 80058a8:	4618      	mov	r0, r3
 80058aa:	f001 fa4d 	bl	8006d48 <RCCEx_PLL3_Config>
 80058ae:	4603      	mov	r3, r0
 80058b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80058b4:	e00a      	b.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80058b6:	2301      	movs	r3, #1
 80058b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80058bc:	e006      	b.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80058be:	bf00      	nop
 80058c0:	e004      	b.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80058c2:	bf00      	nop
 80058c4:	e002      	b.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80058c6:	bf00      	nop
 80058c8:	e000      	b.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80058ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d10b      	bne.n	80058ec <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80058d4:	4ba3      	ldr	r3, [pc, #652]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058d8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80058dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058e0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80058e4:	4a9f      	ldr	r2, [pc, #636]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058e6:	430b      	orrs	r3, r1
 80058e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80058ea:	e003      	b.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80058f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058fc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005900:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005904:	2300      	movs	r3, #0
 8005906:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800590a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800590e:	460b      	mov	r3, r1
 8005910:	4313      	orrs	r3, r2
 8005912:	d037      	beq.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005914:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005918:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800591a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800591e:	d00e      	beq.n	800593e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8005920:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005924:	d816      	bhi.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8005926:	2b00      	cmp	r3, #0
 8005928:	d018      	beq.n	800595c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800592a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800592e:	d111      	bne.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005930:	4b8c      	ldr	r3, [pc, #560]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005932:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005934:	4a8b      	ldr	r2, [pc, #556]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005936:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800593a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800593c:	e00f      	b.n	800595e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800593e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005942:	3308      	adds	r3, #8
 8005944:	2101      	movs	r1, #1
 8005946:	4618      	mov	r0, r3
 8005948:	f001 f94c 	bl	8006be4 <RCCEx_PLL2_Config>
 800594c:	4603      	mov	r3, r0
 800594e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005952:	e004      	b.n	800595e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005954:	2301      	movs	r3, #1
 8005956:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800595a:	e000      	b.n	800595e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800595c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800595e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005962:	2b00      	cmp	r3, #0
 8005964:	d10a      	bne.n	800597c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005966:	4b7f      	ldr	r3, [pc, #508]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005968:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800596a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800596e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005972:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005974:	4a7b      	ldr	r2, [pc, #492]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005976:	430b      	orrs	r3, r1
 8005978:	6513      	str	r3, [r2, #80]	@ 0x50
 800597a:	e003      	b.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800597c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005980:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005984:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800598c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005990:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005994:	2300      	movs	r3, #0
 8005996:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800599a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800599e:	460b      	mov	r3, r1
 80059a0:	4313      	orrs	r3, r2
 80059a2:	d039      	beq.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80059a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80059aa:	2b03      	cmp	r3, #3
 80059ac:	d81c      	bhi.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80059ae:	a201      	add	r2, pc, #4	@ (adr r2, 80059b4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80059b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059b4:	080059f1 	.word	0x080059f1
 80059b8:	080059c5 	.word	0x080059c5
 80059bc:	080059d3 	.word	0x080059d3
 80059c0:	080059f1 	.word	0x080059f1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80059c4:	4b67      	ldr	r3, [pc, #412]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80059c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059c8:	4a66      	ldr	r2, [pc, #408]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80059ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80059ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80059d0:	e00f      	b.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80059d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059d6:	3308      	adds	r3, #8
 80059d8:	2102      	movs	r1, #2
 80059da:	4618      	mov	r0, r3
 80059dc:	f001 f902 	bl	8006be4 <RCCEx_PLL2_Config>
 80059e0:	4603      	mov	r3, r0
 80059e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80059e6:	e004      	b.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80059e8:	2301      	movs	r3, #1
 80059ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80059ee:	e000      	b.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80059f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d10a      	bne.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80059fa:	4b5a      	ldr	r3, [pc, #360]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80059fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059fe:	f023 0103 	bic.w	r1, r3, #3
 8005a02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a08:	4a56      	ldr	r2, [pc, #344]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a0a:	430b      	orrs	r3, r1
 8005a0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005a0e:	e003      	b.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a14:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005a18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a20:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005a24:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005a28:	2300      	movs	r3, #0
 8005a2a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005a2e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8005a32:	460b      	mov	r3, r1
 8005a34:	4313      	orrs	r3, r2
 8005a36:	f000 809f 	beq.w	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a3a:	4b4b      	ldr	r3, [pc, #300]	@ (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4a4a      	ldr	r2, [pc, #296]	@ (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005a40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a44:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005a46:	f7fc fe57 	bl	80026f8 <HAL_GetTick>
 8005a4a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a4e:	e00b      	b.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a50:	f7fc fe52 	bl	80026f8 <HAL_GetTick>
 8005a54:	4602      	mov	r2, r0
 8005a56:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005a5a:	1ad3      	subs	r3, r2, r3
 8005a5c:	2b64      	cmp	r3, #100	@ 0x64
 8005a5e:	d903      	bls.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8005a60:	2303      	movs	r3, #3
 8005a62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a66:	e005      	b.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a68:	4b3f      	ldr	r3, [pc, #252]	@ (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d0ed      	beq.n	8005a50 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8005a74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d179      	bne.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005a7c:	4b39      	ldr	r3, [pc, #228]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a7e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005a80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a84:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005a88:	4053      	eors	r3, r2
 8005a8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d015      	beq.n	8005abe <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005a92:	4b34      	ldr	r3, [pc, #208]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a9a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005a9e:	4b31      	ldr	r3, [pc, #196]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005aa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aa2:	4a30      	ldr	r2, [pc, #192]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005aa4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005aa8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005aaa:	4b2e      	ldr	r3, [pc, #184]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005aac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aae:	4a2d      	ldr	r2, [pc, #180]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005ab0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ab4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005ab6:	4a2b      	ldr	r2, [pc, #172]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005ab8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005abc:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005abe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ac2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005ac6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005aca:	d118      	bne.n	8005afe <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005acc:	f7fc fe14 	bl	80026f8 <HAL_GetTick>
 8005ad0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005ad4:	e00d      	b.n	8005af2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ad6:	f7fc fe0f 	bl	80026f8 <HAL_GetTick>
 8005ada:	4602      	mov	r2, r0
 8005adc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005ae0:	1ad2      	subs	r2, r2, r3
 8005ae2:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005ae6:	429a      	cmp	r2, r3
 8005ae8:	d903      	bls.n	8005af2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8005aea:	2303      	movs	r3, #3
 8005aec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8005af0:	e005      	b.n	8005afe <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005af2:	4b1c      	ldr	r3, [pc, #112]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005af4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005af6:	f003 0302 	and.w	r3, r3, #2
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d0eb      	beq.n	8005ad6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8005afe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d129      	bne.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b0a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005b0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b12:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b16:	d10e      	bne.n	8005b36 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8005b18:	4b12      	ldr	r3, [pc, #72]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005b1a:	691b      	ldr	r3, [r3, #16]
 8005b1c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005b20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b24:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005b28:	091a      	lsrs	r2, r3, #4
 8005b2a:	4b10      	ldr	r3, [pc, #64]	@ (8005b6c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8005b2c:	4013      	ands	r3, r2
 8005b2e:	4a0d      	ldr	r2, [pc, #52]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005b30:	430b      	orrs	r3, r1
 8005b32:	6113      	str	r3, [r2, #16]
 8005b34:	e005      	b.n	8005b42 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8005b36:	4b0b      	ldr	r3, [pc, #44]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005b38:	691b      	ldr	r3, [r3, #16]
 8005b3a:	4a0a      	ldr	r2, [pc, #40]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005b3c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005b40:	6113      	str	r3, [r2, #16]
 8005b42:	4b08      	ldr	r3, [pc, #32]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005b44:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005b46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b4a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005b4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b52:	4a04      	ldr	r2, [pc, #16]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005b54:	430b      	orrs	r3, r1
 8005b56:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b58:	e00e      	b.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005b5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b5e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8005b62:	e009      	b.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8005b64:	58024400 	.word	0x58024400
 8005b68:	58024800 	.word	0x58024800
 8005b6c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b74:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005b78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b80:	f002 0301 	and.w	r3, r2, #1
 8005b84:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005b88:	2300      	movs	r3, #0
 8005b8a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005b8e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005b92:	460b      	mov	r3, r1
 8005b94:	4313      	orrs	r3, r2
 8005b96:	f000 8089 	beq.w	8005cac <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8005b9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b9e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005ba0:	2b28      	cmp	r3, #40	@ 0x28
 8005ba2:	d86b      	bhi.n	8005c7c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8005ba4:	a201      	add	r2, pc, #4	@ (adr r2, 8005bac <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005ba6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005baa:	bf00      	nop
 8005bac:	08005c85 	.word	0x08005c85
 8005bb0:	08005c7d 	.word	0x08005c7d
 8005bb4:	08005c7d 	.word	0x08005c7d
 8005bb8:	08005c7d 	.word	0x08005c7d
 8005bbc:	08005c7d 	.word	0x08005c7d
 8005bc0:	08005c7d 	.word	0x08005c7d
 8005bc4:	08005c7d 	.word	0x08005c7d
 8005bc8:	08005c7d 	.word	0x08005c7d
 8005bcc:	08005c51 	.word	0x08005c51
 8005bd0:	08005c7d 	.word	0x08005c7d
 8005bd4:	08005c7d 	.word	0x08005c7d
 8005bd8:	08005c7d 	.word	0x08005c7d
 8005bdc:	08005c7d 	.word	0x08005c7d
 8005be0:	08005c7d 	.word	0x08005c7d
 8005be4:	08005c7d 	.word	0x08005c7d
 8005be8:	08005c7d 	.word	0x08005c7d
 8005bec:	08005c67 	.word	0x08005c67
 8005bf0:	08005c7d 	.word	0x08005c7d
 8005bf4:	08005c7d 	.word	0x08005c7d
 8005bf8:	08005c7d 	.word	0x08005c7d
 8005bfc:	08005c7d 	.word	0x08005c7d
 8005c00:	08005c7d 	.word	0x08005c7d
 8005c04:	08005c7d 	.word	0x08005c7d
 8005c08:	08005c7d 	.word	0x08005c7d
 8005c0c:	08005c85 	.word	0x08005c85
 8005c10:	08005c7d 	.word	0x08005c7d
 8005c14:	08005c7d 	.word	0x08005c7d
 8005c18:	08005c7d 	.word	0x08005c7d
 8005c1c:	08005c7d 	.word	0x08005c7d
 8005c20:	08005c7d 	.word	0x08005c7d
 8005c24:	08005c7d 	.word	0x08005c7d
 8005c28:	08005c7d 	.word	0x08005c7d
 8005c2c:	08005c85 	.word	0x08005c85
 8005c30:	08005c7d 	.word	0x08005c7d
 8005c34:	08005c7d 	.word	0x08005c7d
 8005c38:	08005c7d 	.word	0x08005c7d
 8005c3c:	08005c7d 	.word	0x08005c7d
 8005c40:	08005c7d 	.word	0x08005c7d
 8005c44:	08005c7d 	.word	0x08005c7d
 8005c48:	08005c7d 	.word	0x08005c7d
 8005c4c:	08005c85 	.word	0x08005c85
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005c50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c54:	3308      	adds	r3, #8
 8005c56:	2101      	movs	r1, #1
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f000 ffc3 	bl	8006be4 <RCCEx_PLL2_Config>
 8005c5e:	4603      	mov	r3, r0
 8005c60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005c64:	e00f      	b.n	8005c86 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005c66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c6a:	3328      	adds	r3, #40	@ 0x28
 8005c6c:	2101      	movs	r1, #1
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f001 f86a 	bl	8006d48 <RCCEx_PLL3_Config>
 8005c74:	4603      	mov	r3, r0
 8005c76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005c7a:	e004      	b.n	8005c86 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005c82:	e000      	b.n	8005c86 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8005c84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d10a      	bne.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005c8e:	4bbf      	ldr	r3, [pc, #764]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005c90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c92:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005c96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c9a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005c9c:	4abb      	ldr	r2, [pc, #748]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005c9e:	430b      	orrs	r3, r1
 8005ca0:	6553      	str	r3, [r2, #84]	@ 0x54
 8005ca2:	e003      	b.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ca4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ca8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005cac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cb4:	f002 0302 	and.w	r3, r2, #2
 8005cb8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005cc2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005cc6:	460b      	mov	r3, r1
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	d041      	beq.n	8005d50 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005ccc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cd0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005cd2:	2b05      	cmp	r3, #5
 8005cd4:	d824      	bhi.n	8005d20 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8005cd6:	a201      	add	r2, pc, #4	@ (adr r2, 8005cdc <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8005cd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cdc:	08005d29 	.word	0x08005d29
 8005ce0:	08005cf5 	.word	0x08005cf5
 8005ce4:	08005d0b 	.word	0x08005d0b
 8005ce8:	08005d29 	.word	0x08005d29
 8005cec:	08005d29 	.word	0x08005d29
 8005cf0:	08005d29 	.word	0x08005d29
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005cf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cf8:	3308      	adds	r3, #8
 8005cfa:	2101      	movs	r1, #1
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	f000 ff71 	bl	8006be4 <RCCEx_PLL2_Config>
 8005d02:	4603      	mov	r3, r0
 8005d04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005d08:	e00f      	b.n	8005d2a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005d0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d0e:	3328      	adds	r3, #40	@ 0x28
 8005d10:	2101      	movs	r1, #1
 8005d12:	4618      	mov	r0, r3
 8005d14:	f001 f818 	bl	8006d48 <RCCEx_PLL3_Config>
 8005d18:	4603      	mov	r3, r0
 8005d1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005d1e:	e004      	b.n	8005d2a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d20:	2301      	movs	r3, #1
 8005d22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005d26:	e000      	b.n	8005d2a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8005d28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d10a      	bne.n	8005d48 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005d32:	4b96      	ldr	r3, [pc, #600]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005d34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d36:	f023 0107 	bic.w	r1, r3, #7
 8005d3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d3e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005d40:	4a92      	ldr	r2, [pc, #584]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005d42:	430b      	orrs	r3, r1
 8005d44:	6553      	str	r3, [r2, #84]	@ 0x54
 8005d46:	e003      	b.n	8005d50 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d4c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005d50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d58:	f002 0304 	and.w	r3, r2, #4
 8005d5c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005d60:	2300      	movs	r3, #0
 8005d62:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005d66:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005d6a:	460b      	mov	r3, r1
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	d044      	beq.n	8005dfa <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005d70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d74:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d78:	2b05      	cmp	r3, #5
 8005d7a:	d825      	bhi.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8005d7c:	a201      	add	r2, pc, #4	@ (adr r2, 8005d84 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8005d7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d82:	bf00      	nop
 8005d84:	08005dd1 	.word	0x08005dd1
 8005d88:	08005d9d 	.word	0x08005d9d
 8005d8c:	08005db3 	.word	0x08005db3
 8005d90:	08005dd1 	.word	0x08005dd1
 8005d94:	08005dd1 	.word	0x08005dd1
 8005d98:	08005dd1 	.word	0x08005dd1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005d9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005da0:	3308      	adds	r3, #8
 8005da2:	2101      	movs	r1, #1
 8005da4:	4618      	mov	r0, r3
 8005da6:	f000 ff1d 	bl	8006be4 <RCCEx_PLL2_Config>
 8005daa:	4603      	mov	r3, r0
 8005dac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005db0:	e00f      	b.n	8005dd2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005db2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005db6:	3328      	adds	r3, #40	@ 0x28
 8005db8:	2101      	movs	r1, #1
 8005dba:	4618      	mov	r0, r3
 8005dbc:	f000 ffc4 	bl	8006d48 <RCCEx_PLL3_Config>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005dc6:	e004      	b.n	8005dd2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005dc8:	2301      	movs	r3, #1
 8005dca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005dce:	e000      	b.n	8005dd2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8005dd0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005dd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d10b      	bne.n	8005df2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005dda:	4b6c      	ldr	r3, [pc, #432]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005ddc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dde:	f023 0107 	bic.w	r1, r3, #7
 8005de2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005de6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005dea:	4a68      	ldr	r2, [pc, #416]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005dec:	430b      	orrs	r3, r1
 8005dee:	6593      	str	r3, [r2, #88]	@ 0x58
 8005df0:	e003      	b.n	8005dfa <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005df2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005df6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005dfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e02:	f002 0320 	and.w	r3, r2, #32
 8005e06:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005e10:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005e14:	460b      	mov	r3, r1
 8005e16:	4313      	orrs	r3, r2
 8005e18:	d055      	beq.n	8005ec6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005e1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e22:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005e26:	d033      	beq.n	8005e90 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8005e28:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005e2c:	d82c      	bhi.n	8005e88 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005e2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e32:	d02f      	beq.n	8005e94 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8005e34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e38:	d826      	bhi.n	8005e88 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005e3a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005e3e:	d02b      	beq.n	8005e98 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8005e40:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005e44:	d820      	bhi.n	8005e88 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005e46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e4a:	d012      	beq.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8005e4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e50:	d81a      	bhi.n	8005e88 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d022      	beq.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8005e56:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005e5a:	d115      	bne.n	8005e88 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005e5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e60:	3308      	adds	r3, #8
 8005e62:	2100      	movs	r1, #0
 8005e64:	4618      	mov	r0, r3
 8005e66:	f000 febd 	bl	8006be4 <RCCEx_PLL2_Config>
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005e70:	e015      	b.n	8005e9e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005e72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e76:	3328      	adds	r3, #40	@ 0x28
 8005e78:	2102      	movs	r1, #2
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	f000 ff64 	bl	8006d48 <RCCEx_PLL3_Config>
 8005e80:	4603      	mov	r3, r0
 8005e82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005e86:	e00a      	b.n	8005e9e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e88:	2301      	movs	r3, #1
 8005e8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005e8e:	e006      	b.n	8005e9e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005e90:	bf00      	nop
 8005e92:	e004      	b.n	8005e9e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005e94:	bf00      	nop
 8005e96:	e002      	b.n	8005e9e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005e98:	bf00      	nop
 8005e9a:	e000      	b.n	8005e9e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005e9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d10b      	bne.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005ea6:	4b39      	ldr	r3, [pc, #228]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005ea8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005eaa:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005eae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005eb6:	4a35      	ldr	r2, [pc, #212]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005eb8:	430b      	orrs	r3, r1
 8005eba:	6553      	str	r3, [r2, #84]	@ 0x54
 8005ebc:	e003      	b.n	8005ec6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ebe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ec2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005ec6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ece:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005ed2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005edc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005ee0:	460b      	mov	r3, r1
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	d058      	beq.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005ee6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005eee:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005ef2:	d033      	beq.n	8005f5c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8005ef4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005ef8:	d82c      	bhi.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005efa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005efe:	d02f      	beq.n	8005f60 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005f00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f04:	d826      	bhi.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005f06:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005f0a:	d02b      	beq.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005f0c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005f10:	d820      	bhi.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005f12:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f16:	d012      	beq.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005f18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f1c:	d81a      	bhi.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d022      	beq.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005f22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f26:	d115      	bne.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005f28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f2c:	3308      	adds	r3, #8
 8005f2e:	2100      	movs	r1, #0
 8005f30:	4618      	mov	r0, r3
 8005f32:	f000 fe57 	bl	8006be4 <RCCEx_PLL2_Config>
 8005f36:	4603      	mov	r3, r0
 8005f38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005f3c:	e015      	b.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005f3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f42:	3328      	adds	r3, #40	@ 0x28
 8005f44:	2102      	movs	r1, #2
 8005f46:	4618      	mov	r0, r3
 8005f48:	f000 fefe 	bl	8006d48 <RCCEx_PLL3_Config>
 8005f4c:	4603      	mov	r3, r0
 8005f4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005f52:	e00a      	b.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f54:	2301      	movs	r3, #1
 8005f56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005f5a:	e006      	b.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005f5c:	bf00      	nop
 8005f5e:	e004      	b.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005f60:	bf00      	nop
 8005f62:	e002      	b.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005f64:	bf00      	nop
 8005f66:	e000      	b.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005f68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d10e      	bne.n	8005f90 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005f72:	4b06      	ldr	r3, [pc, #24]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005f74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f76:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005f7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f7e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005f82:	4a02      	ldr	r2, [pc, #8]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005f84:	430b      	orrs	r3, r1
 8005f86:	6593      	str	r3, [r2, #88]	@ 0x58
 8005f88:	e006      	b.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8005f8a:	bf00      	nop
 8005f8c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f94:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005f98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fa0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005fa4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005fa8:	2300      	movs	r3, #0
 8005faa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005fae:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005fb2:	460b      	mov	r3, r1
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	d055      	beq.n	8006064 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005fb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fbc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005fc0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005fc4:	d033      	beq.n	800602e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005fc6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005fca:	d82c      	bhi.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005fcc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005fd0:	d02f      	beq.n	8006032 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8005fd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005fd6:	d826      	bhi.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005fd8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005fdc:	d02b      	beq.n	8006036 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8005fde:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005fe2:	d820      	bhi.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005fe4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005fe8:	d012      	beq.n	8006010 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005fea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005fee:	d81a      	bhi.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d022      	beq.n	800603a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005ff4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ff8:	d115      	bne.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005ffa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ffe:	3308      	adds	r3, #8
 8006000:	2100      	movs	r1, #0
 8006002:	4618      	mov	r0, r3
 8006004:	f000 fdee 	bl	8006be4 <RCCEx_PLL2_Config>
 8006008:	4603      	mov	r3, r0
 800600a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800600e:	e015      	b.n	800603c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006010:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006014:	3328      	adds	r3, #40	@ 0x28
 8006016:	2102      	movs	r1, #2
 8006018:	4618      	mov	r0, r3
 800601a:	f000 fe95 	bl	8006d48 <RCCEx_PLL3_Config>
 800601e:	4603      	mov	r3, r0
 8006020:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006024:	e00a      	b.n	800603c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006026:	2301      	movs	r3, #1
 8006028:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800602c:	e006      	b.n	800603c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800602e:	bf00      	nop
 8006030:	e004      	b.n	800603c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006032:	bf00      	nop
 8006034:	e002      	b.n	800603c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006036:	bf00      	nop
 8006038:	e000      	b.n	800603c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800603a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800603c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006040:	2b00      	cmp	r3, #0
 8006042:	d10b      	bne.n	800605c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006044:	4ba1      	ldr	r3, [pc, #644]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006046:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006048:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800604c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006050:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006054:	4a9d      	ldr	r2, [pc, #628]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006056:	430b      	orrs	r3, r1
 8006058:	6593      	str	r3, [r2, #88]	@ 0x58
 800605a:	e003      	b.n	8006064 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800605c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006060:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006064:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800606c:	f002 0308 	and.w	r3, r2, #8
 8006070:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006074:	2300      	movs	r3, #0
 8006076:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800607a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800607e:	460b      	mov	r3, r1
 8006080:	4313      	orrs	r3, r2
 8006082:	d01e      	beq.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8006084:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006088:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800608c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006090:	d10c      	bne.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006092:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006096:	3328      	adds	r3, #40	@ 0x28
 8006098:	2102      	movs	r1, #2
 800609a:	4618      	mov	r0, r3
 800609c:	f000 fe54 	bl	8006d48 <RCCEx_PLL3_Config>
 80060a0:	4603      	mov	r3, r0
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d002      	beq.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80060a6:	2301      	movs	r3, #1
 80060a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80060ac:	4b87      	ldr	r3, [pc, #540]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80060ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060b0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80060b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80060bc:	4a83      	ldr	r2, [pc, #524]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80060be:	430b      	orrs	r3, r1
 80060c0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80060c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060ca:	f002 0310 	and.w	r3, r2, #16
 80060ce:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80060d2:	2300      	movs	r3, #0
 80060d4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80060d8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80060dc:	460b      	mov	r3, r1
 80060de:	4313      	orrs	r3, r2
 80060e0:	d01e      	beq.n	8006120 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80060e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80060ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80060ee:	d10c      	bne.n	800610a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80060f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060f4:	3328      	adds	r3, #40	@ 0x28
 80060f6:	2102      	movs	r1, #2
 80060f8:	4618      	mov	r0, r3
 80060fa:	f000 fe25 	bl	8006d48 <RCCEx_PLL3_Config>
 80060fe:	4603      	mov	r3, r0
 8006100:	2b00      	cmp	r3, #0
 8006102:	d002      	beq.n	800610a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8006104:	2301      	movs	r3, #1
 8006106:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800610a:	4b70      	ldr	r3, [pc, #448]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800610c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800610e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006112:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006116:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800611a:	4a6c      	ldr	r2, [pc, #432]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800611c:	430b      	orrs	r3, r1
 800611e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006120:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006128:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800612c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006130:	2300      	movs	r3, #0
 8006132:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006136:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800613a:	460b      	mov	r3, r1
 800613c:	4313      	orrs	r3, r2
 800613e:	d03e      	beq.n	80061be <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8006140:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006144:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006148:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800614c:	d022      	beq.n	8006194 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800614e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006152:	d81b      	bhi.n	800618c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8006154:	2b00      	cmp	r3, #0
 8006156:	d003      	beq.n	8006160 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8006158:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800615c:	d00b      	beq.n	8006176 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800615e:	e015      	b.n	800618c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006160:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006164:	3308      	adds	r3, #8
 8006166:	2100      	movs	r1, #0
 8006168:	4618      	mov	r0, r3
 800616a:	f000 fd3b 	bl	8006be4 <RCCEx_PLL2_Config>
 800616e:	4603      	mov	r3, r0
 8006170:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006174:	e00f      	b.n	8006196 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006176:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800617a:	3328      	adds	r3, #40	@ 0x28
 800617c:	2102      	movs	r1, #2
 800617e:	4618      	mov	r0, r3
 8006180:	f000 fde2 	bl	8006d48 <RCCEx_PLL3_Config>
 8006184:	4603      	mov	r3, r0
 8006186:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800618a:	e004      	b.n	8006196 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800618c:	2301      	movs	r3, #1
 800618e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006192:	e000      	b.n	8006196 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8006194:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006196:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800619a:	2b00      	cmp	r3, #0
 800619c:	d10b      	bne.n	80061b6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800619e:	4b4b      	ldr	r3, [pc, #300]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80061a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061a2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80061a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061aa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80061ae:	4a47      	ldr	r2, [pc, #284]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80061b0:	430b      	orrs	r3, r1
 80061b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80061b4:	e003      	b.n	80061be <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80061be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061c6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80061ca:	67bb      	str	r3, [r7, #120]	@ 0x78
 80061cc:	2300      	movs	r3, #0
 80061ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80061d0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80061d4:	460b      	mov	r3, r1
 80061d6:	4313      	orrs	r3, r2
 80061d8:	d03b      	beq.n	8006252 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80061da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061e2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80061e6:	d01f      	beq.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80061e8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80061ec:	d818      	bhi.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80061ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80061f2:	d003      	beq.n	80061fc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80061f4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80061f8:	d007      	beq.n	800620a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80061fa:	e011      	b.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80061fc:	4b33      	ldr	r3, [pc, #204]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80061fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006200:	4a32      	ldr	r2, [pc, #200]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006202:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006206:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8006208:	e00f      	b.n	800622a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800620a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800620e:	3328      	adds	r3, #40	@ 0x28
 8006210:	2101      	movs	r1, #1
 8006212:	4618      	mov	r0, r3
 8006214:	f000 fd98 	bl	8006d48 <RCCEx_PLL3_Config>
 8006218:	4603      	mov	r3, r0
 800621a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800621e:	e004      	b.n	800622a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006220:	2301      	movs	r3, #1
 8006222:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006226:	e000      	b.n	800622a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8006228:	bf00      	nop
    }

    if (ret == HAL_OK)
 800622a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800622e:	2b00      	cmp	r3, #0
 8006230:	d10b      	bne.n	800624a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006232:	4b26      	ldr	r3, [pc, #152]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006234:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006236:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800623a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800623e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006242:	4a22      	ldr	r2, [pc, #136]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006244:	430b      	orrs	r3, r1
 8006246:	6553      	str	r3, [r2, #84]	@ 0x54
 8006248:	e003      	b.n	8006252 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800624a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800624e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006252:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800625a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800625e:	673b      	str	r3, [r7, #112]	@ 0x70
 8006260:	2300      	movs	r3, #0
 8006262:	677b      	str	r3, [r7, #116]	@ 0x74
 8006264:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006268:	460b      	mov	r3, r1
 800626a:	4313      	orrs	r3, r2
 800626c:	d034      	beq.n	80062d8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800626e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006272:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006274:	2b00      	cmp	r3, #0
 8006276:	d003      	beq.n	8006280 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8006278:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800627c:	d007      	beq.n	800628e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800627e:	e011      	b.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006280:	4b12      	ldr	r3, [pc, #72]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006284:	4a11      	ldr	r2, [pc, #68]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006286:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800628a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800628c:	e00e      	b.n	80062ac <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800628e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006292:	3308      	adds	r3, #8
 8006294:	2102      	movs	r1, #2
 8006296:	4618      	mov	r0, r3
 8006298:	f000 fca4 	bl	8006be4 <RCCEx_PLL2_Config>
 800629c:	4603      	mov	r3, r0
 800629e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80062a2:	e003      	b.n	80062ac <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80062a4:	2301      	movs	r3, #1
 80062a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80062aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80062ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d10d      	bne.n	80062d0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80062b4:	4b05      	ldr	r3, [pc, #20]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80062b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062b8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80062bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062c2:	4a02      	ldr	r2, [pc, #8]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80062c4:	430b      	orrs	r3, r1
 80062c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80062c8:	e006      	b.n	80062d8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80062ca:	bf00      	nop
 80062cc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80062d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062e0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80062e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80062e6:	2300      	movs	r3, #0
 80062e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80062ea:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80062ee:	460b      	mov	r3, r1
 80062f0:	4313      	orrs	r3, r2
 80062f2:	d00c      	beq.n	800630e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80062f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062f8:	3328      	adds	r3, #40	@ 0x28
 80062fa:	2102      	movs	r1, #2
 80062fc:	4618      	mov	r0, r3
 80062fe:	f000 fd23 	bl	8006d48 <RCCEx_PLL3_Config>
 8006302:	4603      	mov	r3, r0
 8006304:	2b00      	cmp	r3, #0
 8006306:	d002      	beq.n	800630e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8006308:	2301      	movs	r3, #1
 800630a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800630e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006316:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800631a:	663b      	str	r3, [r7, #96]	@ 0x60
 800631c:	2300      	movs	r3, #0
 800631e:	667b      	str	r3, [r7, #100]	@ 0x64
 8006320:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006324:	460b      	mov	r3, r1
 8006326:	4313      	orrs	r3, r2
 8006328:	d038      	beq.n	800639c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800632a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800632e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006332:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006336:	d018      	beq.n	800636a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8006338:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800633c:	d811      	bhi.n	8006362 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800633e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006342:	d014      	beq.n	800636e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8006344:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006348:	d80b      	bhi.n	8006362 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800634a:	2b00      	cmp	r3, #0
 800634c:	d011      	beq.n	8006372 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800634e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006352:	d106      	bne.n	8006362 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006354:	4bc3      	ldr	r3, [pc, #780]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006358:	4ac2      	ldr	r2, [pc, #776]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800635a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800635e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8006360:	e008      	b.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006362:	2301      	movs	r3, #1
 8006364:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006368:	e004      	b.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800636a:	bf00      	nop
 800636c:	e002      	b.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800636e:	bf00      	nop
 8006370:	e000      	b.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006372:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006374:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006378:	2b00      	cmp	r3, #0
 800637a:	d10b      	bne.n	8006394 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800637c:	4bb9      	ldr	r3, [pc, #740]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800637e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006380:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006384:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006388:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800638c:	4ab5      	ldr	r2, [pc, #724]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800638e:	430b      	orrs	r3, r1
 8006390:	6553      	str	r3, [r2, #84]	@ 0x54
 8006392:	e003      	b.n	800639c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006394:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006398:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800639c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063a4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80063a8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80063aa:	2300      	movs	r3, #0
 80063ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80063ae:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80063b2:	460b      	mov	r3, r1
 80063b4:	4313      	orrs	r3, r2
 80063b6:	d009      	beq.n	80063cc <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80063b8:	4baa      	ldr	r3, [pc, #680]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80063ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063bc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80063c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063c6:	4aa7      	ldr	r2, [pc, #668]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80063c8:	430b      	orrs	r3, r1
 80063ca:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80063cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063d4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80063d8:	653b      	str	r3, [r7, #80]	@ 0x50
 80063da:	2300      	movs	r3, #0
 80063dc:	657b      	str	r3, [r7, #84]	@ 0x54
 80063de:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80063e2:	460b      	mov	r3, r1
 80063e4:	4313      	orrs	r3, r2
 80063e6:	d00a      	beq.n	80063fe <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80063e8:	4b9e      	ldr	r3, [pc, #632]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80063ea:	691b      	ldr	r3, [r3, #16]
 80063ec:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80063f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063f4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80063f8:	4a9a      	ldr	r2, [pc, #616]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80063fa:	430b      	orrs	r3, r1
 80063fc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80063fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006406:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800640a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800640c:	2300      	movs	r3, #0
 800640e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006410:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006414:	460b      	mov	r3, r1
 8006416:	4313      	orrs	r3, r2
 8006418:	d009      	beq.n	800642e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800641a:	4b92      	ldr	r3, [pc, #584]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800641c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800641e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8006422:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006426:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006428:	4a8e      	ldr	r2, [pc, #568]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800642a:	430b      	orrs	r3, r1
 800642c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800642e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006436:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800643a:	643b      	str	r3, [r7, #64]	@ 0x40
 800643c:	2300      	movs	r3, #0
 800643e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006440:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006444:	460b      	mov	r3, r1
 8006446:	4313      	orrs	r3, r2
 8006448:	d00e      	beq.n	8006468 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800644a:	4b86      	ldr	r3, [pc, #536]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800644c:	691b      	ldr	r3, [r3, #16]
 800644e:	4a85      	ldr	r2, [pc, #532]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006450:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006454:	6113      	str	r3, [r2, #16]
 8006456:	4b83      	ldr	r3, [pc, #524]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006458:	6919      	ldr	r1, [r3, #16]
 800645a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800645e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006462:	4a80      	ldr	r2, [pc, #512]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006464:	430b      	orrs	r3, r1
 8006466:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006468:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800646c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006470:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8006474:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006476:	2300      	movs	r3, #0
 8006478:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800647a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800647e:	460b      	mov	r3, r1
 8006480:	4313      	orrs	r3, r2
 8006482:	d009      	beq.n	8006498 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006484:	4b77      	ldr	r3, [pc, #476]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006486:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006488:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800648c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006490:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006492:	4a74      	ldr	r2, [pc, #464]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006494:	430b      	orrs	r3, r1
 8006496:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006498:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800649c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064a0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80064a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80064a6:	2300      	movs	r3, #0
 80064a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80064aa:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80064ae:	460b      	mov	r3, r1
 80064b0:	4313      	orrs	r3, r2
 80064b2:	d00a      	beq.n	80064ca <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80064b4:	4b6b      	ldr	r3, [pc, #428]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80064b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064b8:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80064bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80064c4:	4a67      	ldr	r2, [pc, #412]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80064c6:	430b      	orrs	r3, r1
 80064c8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80064ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064d2:	2100      	movs	r1, #0
 80064d4:	62b9      	str	r1, [r7, #40]	@ 0x28
 80064d6:	f003 0301 	and.w	r3, r3, #1
 80064da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80064dc:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80064e0:	460b      	mov	r3, r1
 80064e2:	4313      	orrs	r3, r2
 80064e4:	d011      	beq.n	800650a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80064e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064ea:	3308      	adds	r3, #8
 80064ec:	2100      	movs	r1, #0
 80064ee:	4618      	mov	r0, r3
 80064f0:	f000 fb78 	bl	8006be4 <RCCEx_PLL2_Config>
 80064f4:	4603      	mov	r3, r0
 80064f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80064fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d003      	beq.n	800650a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006502:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006506:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800650a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800650e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006512:	2100      	movs	r1, #0
 8006514:	6239      	str	r1, [r7, #32]
 8006516:	f003 0302 	and.w	r3, r3, #2
 800651a:	627b      	str	r3, [r7, #36]	@ 0x24
 800651c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006520:	460b      	mov	r3, r1
 8006522:	4313      	orrs	r3, r2
 8006524:	d011      	beq.n	800654a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006526:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800652a:	3308      	adds	r3, #8
 800652c:	2101      	movs	r1, #1
 800652e:	4618      	mov	r0, r3
 8006530:	f000 fb58 	bl	8006be4 <RCCEx_PLL2_Config>
 8006534:	4603      	mov	r3, r0
 8006536:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800653a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800653e:	2b00      	cmp	r3, #0
 8006540:	d003      	beq.n	800654a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006542:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006546:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800654a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800654e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006552:	2100      	movs	r1, #0
 8006554:	61b9      	str	r1, [r7, #24]
 8006556:	f003 0304 	and.w	r3, r3, #4
 800655a:	61fb      	str	r3, [r7, #28]
 800655c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006560:	460b      	mov	r3, r1
 8006562:	4313      	orrs	r3, r2
 8006564:	d011      	beq.n	800658a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006566:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800656a:	3308      	adds	r3, #8
 800656c:	2102      	movs	r1, #2
 800656e:	4618      	mov	r0, r3
 8006570:	f000 fb38 	bl	8006be4 <RCCEx_PLL2_Config>
 8006574:	4603      	mov	r3, r0
 8006576:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800657a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800657e:	2b00      	cmp	r3, #0
 8006580:	d003      	beq.n	800658a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006582:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006586:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800658a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800658e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006592:	2100      	movs	r1, #0
 8006594:	6139      	str	r1, [r7, #16]
 8006596:	f003 0308 	and.w	r3, r3, #8
 800659a:	617b      	str	r3, [r7, #20]
 800659c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80065a0:	460b      	mov	r3, r1
 80065a2:	4313      	orrs	r3, r2
 80065a4:	d011      	beq.n	80065ca <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80065a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065aa:	3328      	adds	r3, #40	@ 0x28
 80065ac:	2100      	movs	r1, #0
 80065ae:	4618      	mov	r0, r3
 80065b0:	f000 fbca 	bl	8006d48 <RCCEx_PLL3_Config>
 80065b4:	4603      	mov	r3, r0
 80065b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80065ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d003      	beq.n	80065ca <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80065ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065d2:	2100      	movs	r1, #0
 80065d4:	60b9      	str	r1, [r7, #8]
 80065d6:	f003 0310 	and.w	r3, r3, #16
 80065da:	60fb      	str	r3, [r7, #12]
 80065dc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80065e0:	460b      	mov	r3, r1
 80065e2:	4313      	orrs	r3, r2
 80065e4:	d011      	beq.n	800660a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80065e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065ea:	3328      	adds	r3, #40	@ 0x28
 80065ec:	2101      	movs	r1, #1
 80065ee:	4618      	mov	r0, r3
 80065f0:	f000 fbaa 	bl	8006d48 <RCCEx_PLL3_Config>
 80065f4:	4603      	mov	r3, r0
 80065f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80065fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d003      	beq.n	800660a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006602:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006606:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800660a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800660e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006612:	2100      	movs	r1, #0
 8006614:	6039      	str	r1, [r7, #0]
 8006616:	f003 0320 	and.w	r3, r3, #32
 800661a:	607b      	str	r3, [r7, #4]
 800661c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006620:	460b      	mov	r3, r1
 8006622:	4313      	orrs	r3, r2
 8006624:	d011      	beq.n	800664a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006626:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800662a:	3328      	adds	r3, #40	@ 0x28
 800662c:	2102      	movs	r1, #2
 800662e:	4618      	mov	r0, r3
 8006630:	f000 fb8a 	bl	8006d48 <RCCEx_PLL3_Config>
 8006634:	4603      	mov	r3, r0
 8006636:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800663a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800663e:	2b00      	cmp	r3, #0
 8006640:	d003      	beq.n	800664a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006642:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006646:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800664a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800664e:	2b00      	cmp	r3, #0
 8006650:	d101      	bne.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8006652:	2300      	movs	r3, #0
 8006654:	e000      	b.n	8006658 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8006656:	2301      	movs	r3, #1
}
 8006658:	4618      	mov	r0, r3
 800665a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800665e:	46bd      	mov	sp, r7
 8006660:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006664:	58024400 	.word	0x58024400

08006668 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800666c:	f7fe fd96 	bl	800519c <HAL_RCC_GetHCLKFreq>
 8006670:	4602      	mov	r2, r0
 8006672:	4b06      	ldr	r3, [pc, #24]	@ (800668c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006674:	6a1b      	ldr	r3, [r3, #32]
 8006676:	091b      	lsrs	r3, r3, #4
 8006678:	f003 0307 	and.w	r3, r3, #7
 800667c:	4904      	ldr	r1, [pc, #16]	@ (8006690 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800667e:	5ccb      	ldrb	r3, [r1, r3]
 8006680:	f003 031f 	and.w	r3, r3, #31
 8006684:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006688:	4618      	mov	r0, r3
 800668a:	bd80      	pop	{r7, pc}
 800668c:	58024400 	.word	0x58024400
 8006690:	0800ee24 	.word	0x0800ee24

08006694 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006694:	b480      	push	{r7}
 8006696:	b089      	sub	sp, #36	@ 0x24
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800669c:	4ba1      	ldr	r3, [pc, #644]	@ (8006924 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800669e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066a0:	f003 0303 	and.w	r3, r3, #3
 80066a4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80066a6:	4b9f      	ldr	r3, [pc, #636]	@ (8006924 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80066a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066aa:	0b1b      	lsrs	r3, r3, #12
 80066ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80066b0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80066b2:	4b9c      	ldr	r3, [pc, #624]	@ (8006924 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80066b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066b6:	091b      	lsrs	r3, r3, #4
 80066b8:	f003 0301 	and.w	r3, r3, #1
 80066bc:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80066be:	4b99      	ldr	r3, [pc, #612]	@ (8006924 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80066c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066c2:	08db      	lsrs	r3, r3, #3
 80066c4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80066c8:	693a      	ldr	r2, [r7, #16]
 80066ca:	fb02 f303 	mul.w	r3, r2, r3
 80066ce:	ee07 3a90 	vmov	s15, r3
 80066d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066d6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80066da:	697b      	ldr	r3, [r7, #20]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	f000 8111 	beq.w	8006904 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80066e2:	69bb      	ldr	r3, [r7, #24]
 80066e4:	2b02      	cmp	r3, #2
 80066e6:	f000 8083 	beq.w	80067f0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80066ea:	69bb      	ldr	r3, [r7, #24]
 80066ec:	2b02      	cmp	r3, #2
 80066ee:	f200 80a1 	bhi.w	8006834 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80066f2:	69bb      	ldr	r3, [r7, #24]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d003      	beq.n	8006700 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80066f8:	69bb      	ldr	r3, [r7, #24]
 80066fa:	2b01      	cmp	r3, #1
 80066fc:	d056      	beq.n	80067ac <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80066fe:	e099      	b.n	8006834 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006700:	4b88      	ldr	r3, [pc, #544]	@ (8006924 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f003 0320 	and.w	r3, r3, #32
 8006708:	2b00      	cmp	r3, #0
 800670a:	d02d      	beq.n	8006768 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800670c:	4b85      	ldr	r3, [pc, #532]	@ (8006924 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	08db      	lsrs	r3, r3, #3
 8006712:	f003 0303 	and.w	r3, r3, #3
 8006716:	4a84      	ldr	r2, [pc, #528]	@ (8006928 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006718:	fa22 f303 	lsr.w	r3, r2, r3
 800671c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	ee07 3a90 	vmov	s15, r3
 8006724:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	ee07 3a90 	vmov	s15, r3
 800672e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006732:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006736:	4b7b      	ldr	r3, [pc, #492]	@ (8006924 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006738:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800673a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800673e:	ee07 3a90 	vmov	s15, r3
 8006742:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006746:	ed97 6a03 	vldr	s12, [r7, #12]
 800674a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800692c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800674e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006752:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006756:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800675a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800675e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006762:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006766:	e087      	b.n	8006878 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	ee07 3a90 	vmov	s15, r3
 800676e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006772:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006930 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8006776:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800677a:	4b6a      	ldr	r3, [pc, #424]	@ (8006924 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800677c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800677e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006782:	ee07 3a90 	vmov	s15, r3
 8006786:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800678a:	ed97 6a03 	vldr	s12, [r7, #12]
 800678e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800692c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006792:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006796:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800679a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800679e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80067aa:	e065      	b.n	8006878 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80067ac:	697b      	ldr	r3, [r7, #20]
 80067ae:	ee07 3a90 	vmov	s15, r3
 80067b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067b6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006934 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80067ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067be:	4b59      	ldr	r3, [pc, #356]	@ (8006924 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80067c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067c6:	ee07 3a90 	vmov	s15, r3
 80067ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80067d2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800692c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80067d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80067ee:	e043      	b.n	8006878 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80067f0:	697b      	ldr	r3, [r7, #20]
 80067f2:	ee07 3a90 	vmov	s15, r3
 80067f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067fa:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006938 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80067fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006802:	4b48      	ldr	r3, [pc, #288]	@ (8006924 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006804:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006806:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800680a:	ee07 3a90 	vmov	s15, r3
 800680e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006812:	ed97 6a03 	vldr	s12, [r7, #12]
 8006816:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800692c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800681a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800681e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006822:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006826:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800682a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800682e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006832:	e021      	b.n	8006878 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006834:	697b      	ldr	r3, [r7, #20]
 8006836:	ee07 3a90 	vmov	s15, r3
 800683a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800683e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006934 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006842:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006846:	4b37      	ldr	r3, [pc, #220]	@ (8006924 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006848:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800684a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800684e:	ee07 3a90 	vmov	s15, r3
 8006852:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006856:	ed97 6a03 	vldr	s12, [r7, #12]
 800685a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800692c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800685e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006862:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006866:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800686a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800686e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006872:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006876:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006878:	4b2a      	ldr	r3, [pc, #168]	@ (8006924 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800687a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800687c:	0a5b      	lsrs	r3, r3, #9
 800687e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006882:	ee07 3a90 	vmov	s15, r3
 8006886:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800688a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800688e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006892:	edd7 6a07 	vldr	s13, [r7, #28]
 8006896:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800689a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800689e:	ee17 2a90 	vmov	r2, s15
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80068a6:	4b1f      	ldr	r3, [pc, #124]	@ (8006924 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80068a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068aa:	0c1b      	lsrs	r3, r3, #16
 80068ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80068b0:	ee07 3a90 	vmov	s15, r3
 80068b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068b8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80068bc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80068c0:	edd7 6a07 	vldr	s13, [r7, #28]
 80068c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80068c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80068cc:	ee17 2a90 	vmov	r2, s15
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80068d4:	4b13      	ldr	r3, [pc, #76]	@ (8006924 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80068d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068d8:	0e1b      	lsrs	r3, r3, #24
 80068da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80068de:	ee07 3a90 	vmov	s15, r3
 80068e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80068ea:	ee37 7a87 	vadd.f32	s14, s15, s14
 80068ee:	edd7 6a07 	vldr	s13, [r7, #28]
 80068f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80068f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80068fa:	ee17 2a90 	vmov	r2, s15
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006902:	e008      	b.n	8006916 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2200      	movs	r2, #0
 8006908:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	2200      	movs	r2, #0
 800690e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2200      	movs	r2, #0
 8006914:	609a      	str	r2, [r3, #8]
}
 8006916:	bf00      	nop
 8006918:	3724      	adds	r7, #36	@ 0x24
 800691a:	46bd      	mov	sp, r7
 800691c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006920:	4770      	bx	lr
 8006922:	bf00      	nop
 8006924:	58024400 	.word	0x58024400
 8006928:	03d09000 	.word	0x03d09000
 800692c:	46000000 	.word	0x46000000
 8006930:	4c742400 	.word	0x4c742400
 8006934:	4a742400 	.word	0x4a742400
 8006938:	4af42400 	.word	0x4af42400

0800693c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800693c:	b480      	push	{r7}
 800693e:	b089      	sub	sp, #36	@ 0x24
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006944:	4ba1      	ldr	r3, [pc, #644]	@ (8006bcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006948:	f003 0303 	and.w	r3, r3, #3
 800694c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800694e:	4b9f      	ldr	r3, [pc, #636]	@ (8006bcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006952:	0d1b      	lsrs	r3, r3, #20
 8006954:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006958:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800695a:	4b9c      	ldr	r3, [pc, #624]	@ (8006bcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800695c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800695e:	0a1b      	lsrs	r3, r3, #8
 8006960:	f003 0301 	and.w	r3, r3, #1
 8006964:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006966:	4b99      	ldr	r3, [pc, #612]	@ (8006bcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800696a:	08db      	lsrs	r3, r3, #3
 800696c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006970:	693a      	ldr	r2, [r7, #16]
 8006972:	fb02 f303 	mul.w	r3, r2, r3
 8006976:	ee07 3a90 	vmov	s15, r3
 800697a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800697e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	2b00      	cmp	r3, #0
 8006986:	f000 8111 	beq.w	8006bac <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800698a:	69bb      	ldr	r3, [r7, #24]
 800698c:	2b02      	cmp	r3, #2
 800698e:	f000 8083 	beq.w	8006a98 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006992:	69bb      	ldr	r3, [r7, #24]
 8006994:	2b02      	cmp	r3, #2
 8006996:	f200 80a1 	bhi.w	8006adc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800699a:	69bb      	ldr	r3, [r7, #24]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d003      	beq.n	80069a8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80069a0:	69bb      	ldr	r3, [r7, #24]
 80069a2:	2b01      	cmp	r3, #1
 80069a4:	d056      	beq.n	8006a54 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80069a6:	e099      	b.n	8006adc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80069a8:	4b88      	ldr	r3, [pc, #544]	@ (8006bcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f003 0320 	and.w	r3, r3, #32
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d02d      	beq.n	8006a10 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80069b4:	4b85      	ldr	r3, [pc, #532]	@ (8006bcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	08db      	lsrs	r3, r3, #3
 80069ba:	f003 0303 	and.w	r3, r3, #3
 80069be:	4a84      	ldr	r2, [pc, #528]	@ (8006bd0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80069c0:	fa22 f303 	lsr.w	r3, r2, r3
 80069c4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	ee07 3a90 	vmov	s15, r3
 80069cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069d0:	697b      	ldr	r3, [r7, #20]
 80069d2:	ee07 3a90 	vmov	s15, r3
 80069d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80069de:	4b7b      	ldr	r3, [pc, #492]	@ (8006bcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80069e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069e6:	ee07 3a90 	vmov	s15, r3
 80069ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80069f2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80069f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80069fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80069fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a0a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006a0e:	e087      	b.n	8006b20 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006a10:	697b      	ldr	r3, [r7, #20]
 8006a12:	ee07 3a90 	vmov	s15, r3
 8006a16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a1a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006bd8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8006a1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a22:	4b6a      	ldr	r3, [pc, #424]	@ (8006bcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a2a:	ee07 3a90 	vmov	s15, r3
 8006a2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a32:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a36:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006a3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a4e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006a52:	e065      	b.n	8006b20 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	ee07 3a90 	vmov	s15, r3
 8006a5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a5e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006bdc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006a62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a66:	4b59      	ldr	r3, [pc, #356]	@ (8006bcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a6e:	ee07 3a90 	vmov	s15, r3
 8006a72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a76:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a7a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006a7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a92:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006a96:	e043      	b.n	8006b20 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006a98:	697b      	ldr	r3, [r7, #20]
 8006a9a:	ee07 3a90 	vmov	s15, r3
 8006a9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006aa2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006be0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8006aa6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006aaa:	4b48      	ldr	r3, [pc, #288]	@ (8006bcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ab2:	ee07 3a90 	vmov	s15, r3
 8006ab6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006aba:	ed97 6a03 	vldr	s12, [r7, #12]
 8006abe:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006ac2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ac6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006aca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ace:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ad2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ad6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006ada:	e021      	b.n	8006b20 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006adc:	697b      	ldr	r3, [r7, #20]
 8006ade:	ee07 3a90 	vmov	s15, r3
 8006ae2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ae6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006bdc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006aea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006aee:	4b37      	ldr	r3, [pc, #220]	@ (8006bcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006af2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006af6:	ee07 3a90 	vmov	s15, r3
 8006afa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006afe:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b02:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006b06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b1a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006b1e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006b20:	4b2a      	ldr	r3, [pc, #168]	@ (8006bcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006b22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b24:	0a5b      	lsrs	r3, r3, #9
 8006b26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b2a:	ee07 3a90 	vmov	s15, r3
 8006b2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b32:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b36:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006b3a:	edd7 6a07 	vldr	s13, [r7, #28]
 8006b3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b46:	ee17 2a90 	vmov	r2, s15
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8006b4e:	4b1f      	ldr	r3, [pc, #124]	@ (8006bcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b52:	0c1b      	lsrs	r3, r3, #16
 8006b54:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b58:	ee07 3a90 	vmov	s15, r3
 8006b5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b60:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b64:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006b68:	edd7 6a07 	vldr	s13, [r7, #28]
 8006b6c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b74:	ee17 2a90 	vmov	r2, s15
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006b7c:	4b13      	ldr	r3, [pc, #76]	@ (8006bcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b80:	0e1b      	lsrs	r3, r3, #24
 8006b82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b86:	ee07 3a90 	vmov	s15, r3
 8006b8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b8e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b92:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006b96:	edd7 6a07 	vldr	s13, [r7, #28]
 8006b9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ba2:	ee17 2a90 	vmov	r2, s15
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006baa:	e008      	b.n	8006bbe <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	609a      	str	r2, [r3, #8]
}
 8006bbe:	bf00      	nop
 8006bc0:	3724      	adds	r7, #36	@ 0x24
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc8:	4770      	bx	lr
 8006bca:	bf00      	nop
 8006bcc:	58024400 	.word	0x58024400
 8006bd0:	03d09000 	.word	0x03d09000
 8006bd4:	46000000 	.word	0x46000000
 8006bd8:	4c742400 	.word	0x4c742400
 8006bdc:	4a742400 	.word	0x4a742400
 8006be0:	4af42400 	.word	0x4af42400

08006be4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b084      	sub	sp, #16
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
 8006bec:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006bf2:	4b53      	ldr	r3, [pc, #332]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006bf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bf6:	f003 0303 	and.w	r3, r3, #3
 8006bfa:	2b03      	cmp	r3, #3
 8006bfc:	d101      	bne.n	8006c02 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	e099      	b.n	8006d36 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006c02:	4b4f      	ldr	r3, [pc, #316]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	4a4e      	ldr	r2, [pc, #312]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006c08:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006c0c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c0e:	f7fb fd73 	bl	80026f8 <HAL_GetTick>
 8006c12:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006c14:	e008      	b.n	8006c28 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006c16:	f7fb fd6f 	bl	80026f8 <HAL_GetTick>
 8006c1a:	4602      	mov	r2, r0
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	1ad3      	subs	r3, r2, r3
 8006c20:	2b02      	cmp	r3, #2
 8006c22:	d901      	bls.n	8006c28 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006c24:	2303      	movs	r3, #3
 8006c26:	e086      	b.n	8006d36 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006c28:	4b45      	ldr	r3, [pc, #276]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d1f0      	bne.n	8006c16 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006c34:	4b42      	ldr	r3, [pc, #264]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006c36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c38:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	031b      	lsls	r3, r3, #12
 8006c42:	493f      	ldr	r1, [pc, #252]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006c44:	4313      	orrs	r3, r2
 8006c46:	628b      	str	r3, [r1, #40]	@ 0x28
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	685b      	ldr	r3, [r3, #4]
 8006c4c:	3b01      	subs	r3, #1
 8006c4e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	689b      	ldr	r3, [r3, #8]
 8006c56:	3b01      	subs	r3, #1
 8006c58:	025b      	lsls	r3, r3, #9
 8006c5a:	b29b      	uxth	r3, r3
 8006c5c:	431a      	orrs	r2, r3
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	68db      	ldr	r3, [r3, #12]
 8006c62:	3b01      	subs	r3, #1
 8006c64:	041b      	lsls	r3, r3, #16
 8006c66:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006c6a:	431a      	orrs	r2, r3
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	691b      	ldr	r3, [r3, #16]
 8006c70:	3b01      	subs	r3, #1
 8006c72:	061b      	lsls	r3, r3, #24
 8006c74:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006c78:	4931      	ldr	r1, [pc, #196]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006c7a:	4313      	orrs	r3, r2
 8006c7c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006c7e:	4b30      	ldr	r3, [pc, #192]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006c80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c82:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	695b      	ldr	r3, [r3, #20]
 8006c8a:	492d      	ldr	r1, [pc, #180]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006c8c:	4313      	orrs	r3, r2
 8006c8e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006c90:	4b2b      	ldr	r3, [pc, #172]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006c92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c94:	f023 0220 	bic.w	r2, r3, #32
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	699b      	ldr	r3, [r3, #24]
 8006c9c:	4928      	ldr	r1, [pc, #160]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006c9e:	4313      	orrs	r3, r2
 8006ca0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006ca2:	4b27      	ldr	r3, [pc, #156]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ca6:	4a26      	ldr	r2, [pc, #152]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006ca8:	f023 0310 	bic.w	r3, r3, #16
 8006cac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006cae:	4b24      	ldr	r3, [pc, #144]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006cb0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006cb2:	4b24      	ldr	r3, [pc, #144]	@ (8006d44 <RCCEx_PLL2_Config+0x160>)
 8006cb4:	4013      	ands	r3, r2
 8006cb6:	687a      	ldr	r2, [r7, #4]
 8006cb8:	69d2      	ldr	r2, [r2, #28]
 8006cba:	00d2      	lsls	r2, r2, #3
 8006cbc:	4920      	ldr	r1, [pc, #128]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006cbe:	4313      	orrs	r3, r2
 8006cc0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006cc2:	4b1f      	ldr	r3, [pc, #124]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cc6:	4a1e      	ldr	r2, [pc, #120]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006cc8:	f043 0310 	orr.w	r3, r3, #16
 8006ccc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d106      	bne.n	8006ce2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006cd4:	4b1a      	ldr	r3, [pc, #104]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006cd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cd8:	4a19      	ldr	r2, [pc, #100]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006cda:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006cde:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006ce0:	e00f      	b.n	8006d02 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	2b01      	cmp	r3, #1
 8006ce6:	d106      	bne.n	8006cf6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006ce8:	4b15      	ldr	r3, [pc, #84]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cec:	4a14      	ldr	r2, [pc, #80]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006cee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006cf2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006cf4:	e005      	b.n	8006d02 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006cf6:	4b12      	ldr	r3, [pc, #72]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cfa:	4a11      	ldr	r2, [pc, #68]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006cfc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006d00:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006d02:	4b0f      	ldr	r3, [pc, #60]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	4a0e      	ldr	r2, [pc, #56]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006d08:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006d0c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d0e:	f7fb fcf3 	bl	80026f8 <HAL_GetTick>
 8006d12:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006d14:	e008      	b.n	8006d28 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006d16:	f7fb fcef 	bl	80026f8 <HAL_GetTick>
 8006d1a:	4602      	mov	r2, r0
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	1ad3      	subs	r3, r2, r3
 8006d20:	2b02      	cmp	r3, #2
 8006d22:	d901      	bls.n	8006d28 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006d24:	2303      	movs	r3, #3
 8006d26:	e006      	b.n	8006d36 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006d28:	4b05      	ldr	r3, [pc, #20]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d0f0      	beq.n	8006d16 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006d34:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d36:	4618      	mov	r0, r3
 8006d38:	3710      	adds	r7, #16
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	bd80      	pop	{r7, pc}
 8006d3e:	bf00      	nop
 8006d40:	58024400 	.word	0x58024400
 8006d44:	ffff0007 	.word	0xffff0007

08006d48 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b084      	sub	sp, #16
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
 8006d50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006d52:	2300      	movs	r3, #0
 8006d54:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006d56:	4b53      	ldr	r3, [pc, #332]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006d58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d5a:	f003 0303 	and.w	r3, r3, #3
 8006d5e:	2b03      	cmp	r3, #3
 8006d60:	d101      	bne.n	8006d66 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006d62:	2301      	movs	r3, #1
 8006d64:	e099      	b.n	8006e9a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006d66:	4b4f      	ldr	r3, [pc, #316]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	4a4e      	ldr	r2, [pc, #312]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006d6c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006d70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d72:	f7fb fcc1 	bl	80026f8 <HAL_GetTick>
 8006d76:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006d78:	e008      	b.n	8006d8c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006d7a:	f7fb fcbd 	bl	80026f8 <HAL_GetTick>
 8006d7e:	4602      	mov	r2, r0
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	1ad3      	subs	r3, r2, r3
 8006d84:	2b02      	cmp	r3, #2
 8006d86:	d901      	bls.n	8006d8c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006d88:	2303      	movs	r3, #3
 8006d8a:	e086      	b.n	8006e9a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006d8c:	4b45      	ldr	r3, [pc, #276]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d1f0      	bne.n	8006d7a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006d98:	4b42      	ldr	r3, [pc, #264]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d9c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	051b      	lsls	r3, r3, #20
 8006da6:	493f      	ldr	r1, [pc, #252]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006da8:	4313      	orrs	r3, r2
 8006daa:	628b      	str	r3, [r1, #40]	@ 0x28
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	685b      	ldr	r3, [r3, #4]
 8006db0:	3b01      	subs	r3, #1
 8006db2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	689b      	ldr	r3, [r3, #8]
 8006dba:	3b01      	subs	r3, #1
 8006dbc:	025b      	lsls	r3, r3, #9
 8006dbe:	b29b      	uxth	r3, r3
 8006dc0:	431a      	orrs	r2, r3
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	68db      	ldr	r3, [r3, #12]
 8006dc6:	3b01      	subs	r3, #1
 8006dc8:	041b      	lsls	r3, r3, #16
 8006dca:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006dce:	431a      	orrs	r2, r3
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	691b      	ldr	r3, [r3, #16]
 8006dd4:	3b01      	subs	r3, #1
 8006dd6:	061b      	lsls	r3, r3, #24
 8006dd8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006ddc:	4931      	ldr	r1, [pc, #196]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006dde:	4313      	orrs	r3, r2
 8006de0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006de2:	4b30      	ldr	r3, [pc, #192]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006de4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006de6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	695b      	ldr	r3, [r3, #20]
 8006dee:	492d      	ldr	r1, [pc, #180]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006df0:	4313      	orrs	r3, r2
 8006df2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006df4:	4b2b      	ldr	r3, [pc, #172]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006df8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	699b      	ldr	r3, [r3, #24]
 8006e00:	4928      	ldr	r1, [pc, #160]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e02:	4313      	orrs	r3, r2
 8006e04:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006e06:	4b27      	ldr	r3, [pc, #156]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e0a:	4a26      	ldr	r2, [pc, #152]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006e10:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006e12:	4b24      	ldr	r3, [pc, #144]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e14:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006e16:	4b24      	ldr	r3, [pc, #144]	@ (8006ea8 <RCCEx_PLL3_Config+0x160>)
 8006e18:	4013      	ands	r3, r2
 8006e1a:	687a      	ldr	r2, [r7, #4]
 8006e1c:	69d2      	ldr	r2, [r2, #28]
 8006e1e:	00d2      	lsls	r2, r2, #3
 8006e20:	4920      	ldr	r1, [pc, #128]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e22:	4313      	orrs	r3, r2
 8006e24:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006e26:	4b1f      	ldr	r3, [pc, #124]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e2a:	4a1e      	ldr	r2, [pc, #120]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006e30:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d106      	bne.n	8006e46 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006e38:	4b1a      	ldr	r3, [pc, #104]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e3c:	4a19      	ldr	r2, [pc, #100]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e3e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006e42:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006e44:	e00f      	b.n	8006e66 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	2b01      	cmp	r3, #1
 8006e4a:	d106      	bne.n	8006e5a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006e4c:	4b15      	ldr	r3, [pc, #84]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e50:	4a14      	ldr	r2, [pc, #80]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e52:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006e56:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006e58:	e005      	b.n	8006e66 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006e5a:	4b12      	ldr	r3, [pc, #72]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e5e:	4a11      	ldr	r2, [pc, #68]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e60:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006e64:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006e66:	4b0f      	ldr	r3, [pc, #60]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4a0e      	ldr	r2, [pc, #56]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006e72:	f7fb fc41 	bl	80026f8 <HAL_GetTick>
 8006e76:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006e78:	e008      	b.n	8006e8c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006e7a:	f7fb fc3d 	bl	80026f8 <HAL_GetTick>
 8006e7e:	4602      	mov	r2, r0
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	1ad3      	subs	r3, r2, r3
 8006e84:	2b02      	cmp	r3, #2
 8006e86:	d901      	bls.n	8006e8c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006e88:	2303      	movs	r3, #3
 8006e8a:	e006      	b.n	8006e9a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006e8c:	4b05      	ldr	r3, [pc, #20]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d0f0      	beq.n	8006e7a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006e98:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	3710      	adds	r7, #16
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	bd80      	pop	{r7, pc}
 8006ea2:	bf00      	nop
 8006ea4:	58024400 	.word	0x58024400
 8006ea8:	ffff0007 	.word	0xffff0007

08006eac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b082      	sub	sp, #8
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d101      	bne.n	8006ebe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006eba:	2301      	movs	r3, #1
 8006ebc:	e049      	b.n	8006f52 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ec4:	b2db      	uxtb	r3, r3
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d106      	bne.n	8006ed8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006ed2:	6878      	ldr	r0, [r7, #4]
 8006ed4:	f7fb f8ec 	bl	80020b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2202      	movs	r2, #2
 8006edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681a      	ldr	r2, [r3, #0]
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	3304      	adds	r3, #4
 8006ee8:	4619      	mov	r1, r3
 8006eea:	4610      	mov	r0, r2
 8006eec:	f000 fab8 	bl	8007460 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2201      	movs	r2, #1
 8006ef4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2201      	movs	r2, #1
 8006efc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2201      	movs	r2, #1
 8006f04:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2201      	movs	r2, #1
 8006f0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2201      	movs	r2, #1
 8006f14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2201      	movs	r2, #1
 8006f24:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2201      	movs	r2, #1
 8006f34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2201      	movs	r2, #1
 8006f3c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2201      	movs	r2, #1
 8006f44:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2201      	movs	r2, #1
 8006f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006f50:	2300      	movs	r3, #0
}
 8006f52:	4618      	mov	r0, r3
 8006f54:	3708      	adds	r7, #8
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bd80      	pop	{r7, pc}

08006f5a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006f5a:	b580      	push	{r7, lr}
 8006f5c:	b082      	sub	sp, #8
 8006f5e:	af00      	add	r7, sp, #0
 8006f60:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d101      	bne.n	8006f6c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006f68:	2301      	movs	r3, #1
 8006f6a:	e049      	b.n	8007000 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f72:	b2db      	uxtb	r3, r3
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d106      	bne.n	8006f86 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006f80:	6878      	ldr	r0, [r7, #4]
 8006f82:	f000 f841 	bl	8007008 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2202      	movs	r2, #2
 8006f8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681a      	ldr	r2, [r3, #0]
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	3304      	adds	r3, #4
 8006f96:	4619      	mov	r1, r3
 8006f98:	4610      	mov	r0, r2
 8006f9a:	f000 fa61 	bl	8007460 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2201      	movs	r2, #1
 8006fa2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2201      	movs	r2, #1
 8006faa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2201      	movs	r2, #1
 8006fb2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2201      	movs	r2, #1
 8006fba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2201      	movs	r2, #1
 8006fc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2201      	movs	r2, #1
 8006fca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2201      	movs	r2, #1
 8006fd2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2201      	movs	r2, #1
 8006fda:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2201      	movs	r2, #1
 8006fe2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2201      	movs	r2, #1
 8006fea:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2201      	movs	r2, #1
 8006ff2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2201      	movs	r2, #1
 8006ffa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006ffe:	2300      	movs	r3, #0
}
 8007000:	4618      	mov	r0, r3
 8007002:	3708      	adds	r7, #8
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}

08007008 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007008:	b480      	push	{r7}
 800700a:	b083      	sub	sp, #12
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007010:	bf00      	nop
 8007012:	370c      	adds	r7, #12
 8007014:	46bd      	mov	sp, r7
 8007016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701a:	4770      	bx	lr

0800701c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b084      	sub	sp, #16
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
 8007024:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d109      	bne.n	8007040 <HAL_TIM_PWM_Start+0x24>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007032:	b2db      	uxtb	r3, r3
 8007034:	2b01      	cmp	r3, #1
 8007036:	bf14      	ite	ne
 8007038:	2301      	movne	r3, #1
 800703a:	2300      	moveq	r3, #0
 800703c:	b2db      	uxtb	r3, r3
 800703e:	e03c      	b.n	80070ba <HAL_TIM_PWM_Start+0x9e>
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	2b04      	cmp	r3, #4
 8007044:	d109      	bne.n	800705a <HAL_TIM_PWM_Start+0x3e>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800704c:	b2db      	uxtb	r3, r3
 800704e:	2b01      	cmp	r3, #1
 8007050:	bf14      	ite	ne
 8007052:	2301      	movne	r3, #1
 8007054:	2300      	moveq	r3, #0
 8007056:	b2db      	uxtb	r3, r3
 8007058:	e02f      	b.n	80070ba <HAL_TIM_PWM_Start+0x9e>
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	2b08      	cmp	r3, #8
 800705e:	d109      	bne.n	8007074 <HAL_TIM_PWM_Start+0x58>
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007066:	b2db      	uxtb	r3, r3
 8007068:	2b01      	cmp	r3, #1
 800706a:	bf14      	ite	ne
 800706c:	2301      	movne	r3, #1
 800706e:	2300      	moveq	r3, #0
 8007070:	b2db      	uxtb	r3, r3
 8007072:	e022      	b.n	80070ba <HAL_TIM_PWM_Start+0x9e>
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	2b0c      	cmp	r3, #12
 8007078:	d109      	bne.n	800708e <HAL_TIM_PWM_Start+0x72>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007080:	b2db      	uxtb	r3, r3
 8007082:	2b01      	cmp	r3, #1
 8007084:	bf14      	ite	ne
 8007086:	2301      	movne	r3, #1
 8007088:	2300      	moveq	r3, #0
 800708a:	b2db      	uxtb	r3, r3
 800708c:	e015      	b.n	80070ba <HAL_TIM_PWM_Start+0x9e>
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	2b10      	cmp	r3, #16
 8007092:	d109      	bne.n	80070a8 <HAL_TIM_PWM_Start+0x8c>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800709a:	b2db      	uxtb	r3, r3
 800709c:	2b01      	cmp	r3, #1
 800709e:	bf14      	ite	ne
 80070a0:	2301      	movne	r3, #1
 80070a2:	2300      	moveq	r3, #0
 80070a4:	b2db      	uxtb	r3, r3
 80070a6:	e008      	b.n	80070ba <HAL_TIM_PWM_Start+0x9e>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80070ae:	b2db      	uxtb	r3, r3
 80070b0:	2b01      	cmp	r3, #1
 80070b2:	bf14      	ite	ne
 80070b4:	2301      	movne	r3, #1
 80070b6:	2300      	moveq	r3, #0
 80070b8:	b2db      	uxtb	r3, r3
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d001      	beq.n	80070c2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80070be:	2301      	movs	r3, #1
 80070c0:	e0a1      	b.n	8007206 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d104      	bne.n	80070d2 <HAL_TIM_PWM_Start+0xb6>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2202      	movs	r2, #2
 80070cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80070d0:	e023      	b.n	800711a <HAL_TIM_PWM_Start+0xfe>
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	2b04      	cmp	r3, #4
 80070d6:	d104      	bne.n	80070e2 <HAL_TIM_PWM_Start+0xc6>
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2202      	movs	r2, #2
 80070dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80070e0:	e01b      	b.n	800711a <HAL_TIM_PWM_Start+0xfe>
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	2b08      	cmp	r3, #8
 80070e6:	d104      	bne.n	80070f2 <HAL_TIM_PWM_Start+0xd6>
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2202      	movs	r2, #2
 80070ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80070f0:	e013      	b.n	800711a <HAL_TIM_PWM_Start+0xfe>
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	2b0c      	cmp	r3, #12
 80070f6:	d104      	bne.n	8007102 <HAL_TIM_PWM_Start+0xe6>
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2202      	movs	r2, #2
 80070fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007100:	e00b      	b.n	800711a <HAL_TIM_PWM_Start+0xfe>
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	2b10      	cmp	r3, #16
 8007106:	d104      	bne.n	8007112 <HAL_TIM_PWM_Start+0xf6>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2202      	movs	r2, #2
 800710c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007110:	e003      	b.n	800711a <HAL_TIM_PWM_Start+0xfe>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2202      	movs	r2, #2
 8007116:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	2201      	movs	r2, #1
 8007120:	6839      	ldr	r1, [r7, #0]
 8007122:	4618      	mov	r0, r3
 8007124:	f000 fd12 	bl	8007b4c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	4a38      	ldr	r2, [pc, #224]	@ (8007210 <HAL_TIM_PWM_Start+0x1f4>)
 800712e:	4293      	cmp	r3, r2
 8007130:	d013      	beq.n	800715a <HAL_TIM_PWM_Start+0x13e>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	4a37      	ldr	r2, [pc, #220]	@ (8007214 <HAL_TIM_PWM_Start+0x1f8>)
 8007138:	4293      	cmp	r3, r2
 800713a:	d00e      	beq.n	800715a <HAL_TIM_PWM_Start+0x13e>
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	4a35      	ldr	r2, [pc, #212]	@ (8007218 <HAL_TIM_PWM_Start+0x1fc>)
 8007142:	4293      	cmp	r3, r2
 8007144:	d009      	beq.n	800715a <HAL_TIM_PWM_Start+0x13e>
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	4a34      	ldr	r2, [pc, #208]	@ (800721c <HAL_TIM_PWM_Start+0x200>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d004      	beq.n	800715a <HAL_TIM_PWM_Start+0x13e>
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	4a32      	ldr	r2, [pc, #200]	@ (8007220 <HAL_TIM_PWM_Start+0x204>)
 8007156:	4293      	cmp	r3, r2
 8007158:	d101      	bne.n	800715e <HAL_TIM_PWM_Start+0x142>
 800715a:	2301      	movs	r3, #1
 800715c:	e000      	b.n	8007160 <HAL_TIM_PWM_Start+0x144>
 800715e:	2300      	movs	r3, #0
 8007160:	2b00      	cmp	r3, #0
 8007162:	d007      	beq.n	8007174 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007172:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	4a25      	ldr	r2, [pc, #148]	@ (8007210 <HAL_TIM_PWM_Start+0x1f4>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d022      	beq.n	80071c4 <HAL_TIM_PWM_Start+0x1a8>
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007186:	d01d      	beq.n	80071c4 <HAL_TIM_PWM_Start+0x1a8>
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	4a25      	ldr	r2, [pc, #148]	@ (8007224 <HAL_TIM_PWM_Start+0x208>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d018      	beq.n	80071c4 <HAL_TIM_PWM_Start+0x1a8>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4a24      	ldr	r2, [pc, #144]	@ (8007228 <HAL_TIM_PWM_Start+0x20c>)
 8007198:	4293      	cmp	r3, r2
 800719a:	d013      	beq.n	80071c4 <HAL_TIM_PWM_Start+0x1a8>
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	4a22      	ldr	r2, [pc, #136]	@ (800722c <HAL_TIM_PWM_Start+0x210>)
 80071a2:	4293      	cmp	r3, r2
 80071a4:	d00e      	beq.n	80071c4 <HAL_TIM_PWM_Start+0x1a8>
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a1a      	ldr	r2, [pc, #104]	@ (8007214 <HAL_TIM_PWM_Start+0x1f8>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d009      	beq.n	80071c4 <HAL_TIM_PWM_Start+0x1a8>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4a1e      	ldr	r2, [pc, #120]	@ (8007230 <HAL_TIM_PWM_Start+0x214>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d004      	beq.n	80071c4 <HAL_TIM_PWM_Start+0x1a8>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	4a16      	ldr	r2, [pc, #88]	@ (8007218 <HAL_TIM_PWM_Start+0x1fc>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d115      	bne.n	80071f0 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	689a      	ldr	r2, [r3, #8]
 80071ca:	4b1a      	ldr	r3, [pc, #104]	@ (8007234 <HAL_TIM_PWM_Start+0x218>)
 80071cc:	4013      	ands	r3, r2
 80071ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	2b06      	cmp	r3, #6
 80071d4:	d015      	beq.n	8007202 <HAL_TIM_PWM_Start+0x1e6>
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80071dc:	d011      	beq.n	8007202 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	681a      	ldr	r2, [r3, #0]
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f042 0201 	orr.w	r2, r2, #1
 80071ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071ee:	e008      	b.n	8007202 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	681a      	ldr	r2, [r3, #0]
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f042 0201 	orr.w	r2, r2, #1
 80071fe:	601a      	str	r2, [r3, #0]
 8007200:	e000      	b.n	8007204 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007202:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007204:	2300      	movs	r3, #0
}
 8007206:	4618      	mov	r0, r3
 8007208:	3710      	adds	r7, #16
 800720a:	46bd      	mov	sp, r7
 800720c:	bd80      	pop	{r7, pc}
 800720e:	bf00      	nop
 8007210:	40010000 	.word	0x40010000
 8007214:	40010400 	.word	0x40010400
 8007218:	40014000 	.word	0x40014000
 800721c:	40014400 	.word	0x40014400
 8007220:	40014800 	.word	0x40014800
 8007224:	40000400 	.word	0x40000400
 8007228:	40000800 	.word	0x40000800
 800722c:	40000c00 	.word	0x40000c00
 8007230:	40001800 	.word	0x40001800
 8007234:	00010007 	.word	0x00010007

08007238 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007238:	b580      	push	{r7, lr}
 800723a:	b086      	sub	sp, #24
 800723c:	af00      	add	r7, sp, #0
 800723e:	60f8      	str	r0, [r7, #12]
 8007240:	60b9      	str	r1, [r7, #8]
 8007242:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007244:	2300      	movs	r3, #0
 8007246:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800724e:	2b01      	cmp	r3, #1
 8007250:	d101      	bne.n	8007256 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007252:	2302      	movs	r3, #2
 8007254:	e0ff      	b.n	8007456 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	2201      	movs	r2, #1
 800725a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2b14      	cmp	r3, #20
 8007262:	f200 80f0 	bhi.w	8007446 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007266:	a201      	add	r2, pc, #4	@ (adr r2, 800726c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800726c:	080072c1 	.word	0x080072c1
 8007270:	08007447 	.word	0x08007447
 8007274:	08007447 	.word	0x08007447
 8007278:	08007447 	.word	0x08007447
 800727c:	08007301 	.word	0x08007301
 8007280:	08007447 	.word	0x08007447
 8007284:	08007447 	.word	0x08007447
 8007288:	08007447 	.word	0x08007447
 800728c:	08007343 	.word	0x08007343
 8007290:	08007447 	.word	0x08007447
 8007294:	08007447 	.word	0x08007447
 8007298:	08007447 	.word	0x08007447
 800729c:	08007383 	.word	0x08007383
 80072a0:	08007447 	.word	0x08007447
 80072a4:	08007447 	.word	0x08007447
 80072a8:	08007447 	.word	0x08007447
 80072ac:	080073c5 	.word	0x080073c5
 80072b0:	08007447 	.word	0x08007447
 80072b4:	08007447 	.word	0x08007447
 80072b8:	08007447 	.word	0x08007447
 80072bc:	08007405 	.word	0x08007405
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	68b9      	ldr	r1, [r7, #8]
 80072c6:	4618      	mov	r0, r3
 80072c8:	f000 f96a 	bl	80075a0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	699a      	ldr	r2, [r3, #24]
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f042 0208 	orr.w	r2, r2, #8
 80072da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	699a      	ldr	r2, [r3, #24]
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f022 0204 	bic.w	r2, r2, #4
 80072ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	6999      	ldr	r1, [r3, #24]
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	691a      	ldr	r2, [r3, #16]
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	430a      	orrs	r2, r1
 80072fc:	619a      	str	r2, [r3, #24]
      break;
 80072fe:	e0a5      	b.n	800744c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	68b9      	ldr	r1, [r7, #8]
 8007306:	4618      	mov	r0, r3
 8007308:	f000 f9da 	bl	80076c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	699a      	ldr	r2, [r3, #24]
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800731a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	699a      	ldr	r2, [r3, #24]
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800732a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	6999      	ldr	r1, [r3, #24]
 8007332:	68bb      	ldr	r3, [r7, #8]
 8007334:	691b      	ldr	r3, [r3, #16]
 8007336:	021a      	lsls	r2, r3, #8
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	430a      	orrs	r2, r1
 800733e:	619a      	str	r2, [r3, #24]
      break;
 8007340:	e084      	b.n	800744c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	68b9      	ldr	r1, [r7, #8]
 8007348:	4618      	mov	r0, r3
 800734a:	f000 fa43 	bl	80077d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	69da      	ldr	r2, [r3, #28]
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f042 0208 	orr.w	r2, r2, #8
 800735c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	69da      	ldr	r2, [r3, #28]
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f022 0204 	bic.w	r2, r2, #4
 800736c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	69d9      	ldr	r1, [r3, #28]
 8007374:	68bb      	ldr	r3, [r7, #8]
 8007376:	691a      	ldr	r2, [r3, #16]
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	430a      	orrs	r2, r1
 800737e:	61da      	str	r2, [r3, #28]
      break;
 8007380:	e064      	b.n	800744c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	68b9      	ldr	r1, [r7, #8]
 8007388:	4618      	mov	r0, r3
 800738a:	f000 faab 	bl	80078e4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	69da      	ldr	r2, [r3, #28]
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800739c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	69da      	ldr	r2, [r3, #28]
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80073ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	69d9      	ldr	r1, [r3, #28]
 80073b4:	68bb      	ldr	r3, [r7, #8]
 80073b6:	691b      	ldr	r3, [r3, #16]
 80073b8:	021a      	lsls	r2, r3, #8
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	430a      	orrs	r2, r1
 80073c0:	61da      	str	r2, [r3, #28]
      break;
 80073c2:	e043      	b.n	800744c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	68b9      	ldr	r1, [r7, #8]
 80073ca:	4618      	mov	r0, r3
 80073cc:	f000 faf4 	bl	80079b8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f042 0208 	orr.w	r2, r2, #8
 80073de:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f022 0204 	bic.w	r2, r2, #4
 80073ee:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80073f6:	68bb      	ldr	r3, [r7, #8]
 80073f8:	691a      	ldr	r2, [r3, #16]
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	430a      	orrs	r2, r1
 8007400:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007402:	e023      	b.n	800744c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	68b9      	ldr	r1, [r7, #8]
 800740a:	4618      	mov	r0, r3
 800740c:	f000 fb38 	bl	8007a80 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800741e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800742e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007436:	68bb      	ldr	r3, [r7, #8]
 8007438:	691b      	ldr	r3, [r3, #16]
 800743a:	021a      	lsls	r2, r3, #8
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	430a      	orrs	r2, r1
 8007442:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007444:	e002      	b.n	800744c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007446:	2301      	movs	r3, #1
 8007448:	75fb      	strb	r3, [r7, #23]
      break;
 800744a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	2200      	movs	r2, #0
 8007450:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007454:	7dfb      	ldrb	r3, [r7, #23]
}
 8007456:	4618      	mov	r0, r3
 8007458:	3718      	adds	r7, #24
 800745a:	46bd      	mov	sp, r7
 800745c:	bd80      	pop	{r7, pc}
 800745e:	bf00      	nop

08007460 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007460:	b480      	push	{r7}
 8007462:	b085      	sub	sp, #20
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
 8007468:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	4a43      	ldr	r2, [pc, #268]	@ (8007580 <TIM_Base_SetConfig+0x120>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d013      	beq.n	80074a0 <TIM_Base_SetConfig+0x40>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800747e:	d00f      	beq.n	80074a0 <TIM_Base_SetConfig+0x40>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	4a40      	ldr	r2, [pc, #256]	@ (8007584 <TIM_Base_SetConfig+0x124>)
 8007484:	4293      	cmp	r3, r2
 8007486:	d00b      	beq.n	80074a0 <TIM_Base_SetConfig+0x40>
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	4a3f      	ldr	r2, [pc, #252]	@ (8007588 <TIM_Base_SetConfig+0x128>)
 800748c:	4293      	cmp	r3, r2
 800748e:	d007      	beq.n	80074a0 <TIM_Base_SetConfig+0x40>
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	4a3e      	ldr	r2, [pc, #248]	@ (800758c <TIM_Base_SetConfig+0x12c>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d003      	beq.n	80074a0 <TIM_Base_SetConfig+0x40>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	4a3d      	ldr	r2, [pc, #244]	@ (8007590 <TIM_Base_SetConfig+0x130>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d108      	bne.n	80074b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	685b      	ldr	r3, [r3, #4]
 80074ac:	68fa      	ldr	r2, [r7, #12]
 80074ae:	4313      	orrs	r3, r2
 80074b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	4a32      	ldr	r2, [pc, #200]	@ (8007580 <TIM_Base_SetConfig+0x120>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d01f      	beq.n	80074fa <TIM_Base_SetConfig+0x9a>
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074c0:	d01b      	beq.n	80074fa <TIM_Base_SetConfig+0x9a>
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	4a2f      	ldr	r2, [pc, #188]	@ (8007584 <TIM_Base_SetConfig+0x124>)
 80074c6:	4293      	cmp	r3, r2
 80074c8:	d017      	beq.n	80074fa <TIM_Base_SetConfig+0x9a>
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	4a2e      	ldr	r2, [pc, #184]	@ (8007588 <TIM_Base_SetConfig+0x128>)
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d013      	beq.n	80074fa <TIM_Base_SetConfig+0x9a>
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	4a2d      	ldr	r2, [pc, #180]	@ (800758c <TIM_Base_SetConfig+0x12c>)
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d00f      	beq.n	80074fa <TIM_Base_SetConfig+0x9a>
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	4a2c      	ldr	r2, [pc, #176]	@ (8007590 <TIM_Base_SetConfig+0x130>)
 80074de:	4293      	cmp	r3, r2
 80074e0:	d00b      	beq.n	80074fa <TIM_Base_SetConfig+0x9a>
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	4a2b      	ldr	r2, [pc, #172]	@ (8007594 <TIM_Base_SetConfig+0x134>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d007      	beq.n	80074fa <TIM_Base_SetConfig+0x9a>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	4a2a      	ldr	r2, [pc, #168]	@ (8007598 <TIM_Base_SetConfig+0x138>)
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d003      	beq.n	80074fa <TIM_Base_SetConfig+0x9a>
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	4a29      	ldr	r2, [pc, #164]	@ (800759c <TIM_Base_SetConfig+0x13c>)
 80074f6:	4293      	cmp	r3, r2
 80074f8:	d108      	bne.n	800750c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007500:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007502:	683b      	ldr	r3, [r7, #0]
 8007504:	68db      	ldr	r3, [r3, #12]
 8007506:	68fa      	ldr	r2, [r7, #12]
 8007508:	4313      	orrs	r3, r2
 800750a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	695b      	ldr	r3, [r3, #20]
 8007516:	4313      	orrs	r3, r2
 8007518:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	689a      	ldr	r2, [r3, #8]
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	681a      	ldr	r2, [r3, #0]
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	4a14      	ldr	r2, [pc, #80]	@ (8007580 <TIM_Base_SetConfig+0x120>)
 800752e:	4293      	cmp	r3, r2
 8007530:	d00f      	beq.n	8007552 <TIM_Base_SetConfig+0xf2>
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	4a16      	ldr	r2, [pc, #88]	@ (8007590 <TIM_Base_SetConfig+0x130>)
 8007536:	4293      	cmp	r3, r2
 8007538:	d00b      	beq.n	8007552 <TIM_Base_SetConfig+0xf2>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	4a15      	ldr	r2, [pc, #84]	@ (8007594 <TIM_Base_SetConfig+0x134>)
 800753e:	4293      	cmp	r3, r2
 8007540:	d007      	beq.n	8007552 <TIM_Base_SetConfig+0xf2>
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	4a14      	ldr	r2, [pc, #80]	@ (8007598 <TIM_Base_SetConfig+0x138>)
 8007546:	4293      	cmp	r3, r2
 8007548:	d003      	beq.n	8007552 <TIM_Base_SetConfig+0xf2>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	4a13      	ldr	r2, [pc, #76]	@ (800759c <TIM_Base_SetConfig+0x13c>)
 800754e:	4293      	cmp	r3, r2
 8007550:	d103      	bne.n	800755a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	691a      	ldr	r2, [r3, #16]
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f043 0204 	orr.w	r2, r3, #4
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2201      	movs	r2, #1
 800756a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	68fa      	ldr	r2, [r7, #12]
 8007570:	601a      	str	r2, [r3, #0]
}
 8007572:	bf00      	nop
 8007574:	3714      	adds	r7, #20
 8007576:	46bd      	mov	sp, r7
 8007578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757c:	4770      	bx	lr
 800757e:	bf00      	nop
 8007580:	40010000 	.word	0x40010000
 8007584:	40000400 	.word	0x40000400
 8007588:	40000800 	.word	0x40000800
 800758c:	40000c00 	.word	0x40000c00
 8007590:	40010400 	.word	0x40010400
 8007594:	40014000 	.word	0x40014000
 8007598:	40014400 	.word	0x40014400
 800759c:	40014800 	.word	0x40014800

080075a0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80075a0:	b480      	push	{r7}
 80075a2:	b087      	sub	sp, #28
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
 80075a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6a1b      	ldr	r3, [r3, #32]
 80075ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6a1b      	ldr	r3, [r3, #32]
 80075b4:	f023 0201 	bic.w	r2, r3, #1
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	685b      	ldr	r3, [r3, #4]
 80075c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	699b      	ldr	r3, [r3, #24]
 80075c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80075c8:	68fa      	ldr	r2, [r7, #12]
 80075ca:	4b37      	ldr	r3, [pc, #220]	@ (80076a8 <TIM_OC1_SetConfig+0x108>)
 80075cc:	4013      	ands	r3, r2
 80075ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	f023 0303 	bic.w	r3, r3, #3
 80075d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	68fa      	ldr	r2, [r7, #12]
 80075de:	4313      	orrs	r3, r2
 80075e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80075e2:	697b      	ldr	r3, [r7, #20]
 80075e4:	f023 0302 	bic.w	r3, r3, #2
 80075e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	689b      	ldr	r3, [r3, #8]
 80075ee:	697a      	ldr	r2, [r7, #20]
 80075f0:	4313      	orrs	r3, r2
 80075f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	4a2d      	ldr	r2, [pc, #180]	@ (80076ac <TIM_OC1_SetConfig+0x10c>)
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d00f      	beq.n	800761c <TIM_OC1_SetConfig+0x7c>
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	4a2c      	ldr	r2, [pc, #176]	@ (80076b0 <TIM_OC1_SetConfig+0x110>)
 8007600:	4293      	cmp	r3, r2
 8007602:	d00b      	beq.n	800761c <TIM_OC1_SetConfig+0x7c>
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	4a2b      	ldr	r2, [pc, #172]	@ (80076b4 <TIM_OC1_SetConfig+0x114>)
 8007608:	4293      	cmp	r3, r2
 800760a:	d007      	beq.n	800761c <TIM_OC1_SetConfig+0x7c>
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	4a2a      	ldr	r2, [pc, #168]	@ (80076b8 <TIM_OC1_SetConfig+0x118>)
 8007610:	4293      	cmp	r3, r2
 8007612:	d003      	beq.n	800761c <TIM_OC1_SetConfig+0x7c>
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	4a29      	ldr	r2, [pc, #164]	@ (80076bc <TIM_OC1_SetConfig+0x11c>)
 8007618:	4293      	cmp	r3, r2
 800761a:	d10c      	bne.n	8007636 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800761c:	697b      	ldr	r3, [r7, #20]
 800761e:	f023 0308 	bic.w	r3, r3, #8
 8007622:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	68db      	ldr	r3, [r3, #12]
 8007628:	697a      	ldr	r2, [r7, #20]
 800762a:	4313      	orrs	r3, r2
 800762c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800762e:	697b      	ldr	r3, [r7, #20]
 8007630:	f023 0304 	bic.w	r3, r3, #4
 8007634:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	4a1c      	ldr	r2, [pc, #112]	@ (80076ac <TIM_OC1_SetConfig+0x10c>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d00f      	beq.n	800765e <TIM_OC1_SetConfig+0xbe>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	4a1b      	ldr	r2, [pc, #108]	@ (80076b0 <TIM_OC1_SetConfig+0x110>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d00b      	beq.n	800765e <TIM_OC1_SetConfig+0xbe>
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	4a1a      	ldr	r2, [pc, #104]	@ (80076b4 <TIM_OC1_SetConfig+0x114>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d007      	beq.n	800765e <TIM_OC1_SetConfig+0xbe>
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	4a19      	ldr	r2, [pc, #100]	@ (80076b8 <TIM_OC1_SetConfig+0x118>)
 8007652:	4293      	cmp	r3, r2
 8007654:	d003      	beq.n	800765e <TIM_OC1_SetConfig+0xbe>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	4a18      	ldr	r2, [pc, #96]	@ (80076bc <TIM_OC1_SetConfig+0x11c>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d111      	bne.n	8007682 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800765e:	693b      	ldr	r3, [r7, #16]
 8007660:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007664:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007666:	693b      	ldr	r3, [r7, #16]
 8007668:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800766c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	695b      	ldr	r3, [r3, #20]
 8007672:	693a      	ldr	r2, [r7, #16]
 8007674:	4313      	orrs	r3, r2
 8007676:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	699b      	ldr	r3, [r3, #24]
 800767c:	693a      	ldr	r2, [r7, #16]
 800767e:	4313      	orrs	r3, r2
 8007680:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	693a      	ldr	r2, [r7, #16]
 8007686:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	68fa      	ldr	r2, [r7, #12]
 800768c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	685a      	ldr	r2, [r3, #4]
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	697a      	ldr	r2, [r7, #20]
 800769a:	621a      	str	r2, [r3, #32]
}
 800769c:	bf00      	nop
 800769e:	371c      	adds	r7, #28
 80076a0:	46bd      	mov	sp, r7
 80076a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a6:	4770      	bx	lr
 80076a8:	fffeff8f 	.word	0xfffeff8f
 80076ac:	40010000 	.word	0x40010000
 80076b0:	40010400 	.word	0x40010400
 80076b4:	40014000 	.word	0x40014000
 80076b8:	40014400 	.word	0x40014400
 80076bc:	40014800 	.word	0x40014800

080076c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80076c0:	b480      	push	{r7}
 80076c2:	b087      	sub	sp, #28
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
 80076c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6a1b      	ldr	r3, [r3, #32]
 80076ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6a1b      	ldr	r3, [r3, #32]
 80076d4:	f023 0210 	bic.w	r2, r3, #16
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	685b      	ldr	r3, [r3, #4]
 80076e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	699b      	ldr	r3, [r3, #24]
 80076e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80076e8:	68fa      	ldr	r2, [r7, #12]
 80076ea:	4b34      	ldr	r3, [pc, #208]	@ (80077bc <TIM_OC2_SetConfig+0xfc>)
 80076ec:	4013      	ands	r3, r2
 80076ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80076f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	021b      	lsls	r3, r3, #8
 80076fe:	68fa      	ldr	r2, [r7, #12]
 8007700:	4313      	orrs	r3, r2
 8007702:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007704:	697b      	ldr	r3, [r7, #20]
 8007706:	f023 0320 	bic.w	r3, r3, #32
 800770a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	689b      	ldr	r3, [r3, #8]
 8007710:	011b      	lsls	r3, r3, #4
 8007712:	697a      	ldr	r2, [r7, #20]
 8007714:	4313      	orrs	r3, r2
 8007716:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	4a29      	ldr	r2, [pc, #164]	@ (80077c0 <TIM_OC2_SetConfig+0x100>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d003      	beq.n	8007728 <TIM_OC2_SetConfig+0x68>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	4a28      	ldr	r2, [pc, #160]	@ (80077c4 <TIM_OC2_SetConfig+0x104>)
 8007724:	4293      	cmp	r3, r2
 8007726:	d10d      	bne.n	8007744 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007728:	697b      	ldr	r3, [r7, #20]
 800772a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800772e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	68db      	ldr	r3, [r3, #12]
 8007734:	011b      	lsls	r3, r3, #4
 8007736:	697a      	ldr	r2, [r7, #20]
 8007738:	4313      	orrs	r3, r2
 800773a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800773c:	697b      	ldr	r3, [r7, #20]
 800773e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007742:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	4a1e      	ldr	r2, [pc, #120]	@ (80077c0 <TIM_OC2_SetConfig+0x100>)
 8007748:	4293      	cmp	r3, r2
 800774a:	d00f      	beq.n	800776c <TIM_OC2_SetConfig+0xac>
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	4a1d      	ldr	r2, [pc, #116]	@ (80077c4 <TIM_OC2_SetConfig+0x104>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d00b      	beq.n	800776c <TIM_OC2_SetConfig+0xac>
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	4a1c      	ldr	r2, [pc, #112]	@ (80077c8 <TIM_OC2_SetConfig+0x108>)
 8007758:	4293      	cmp	r3, r2
 800775a:	d007      	beq.n	800776c <TIM_OC2_SetConfig+0xac>
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	4a1b      	ldr	r2, [pc, #108]	@ (80077cc <TIM_OC2_SetConfig+0x10c>)
 8007760:	4293      	cmp	r3, r2
 8007762:	d003      	beq.n	800776c <TIM_OC2_SetConfig+0xac>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	4a1a      	ldr	r2, [pc, #104]	@ (80077d0 <TIM_OC2_SetConfig+0x110>)
 8007768:	4293      	cmp	r3, r2
 800776a:	d113      	bne.n	8007794 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800776c:	693b      	ldr	r3, [r7, #16]
 800776e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007772:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007774:	693b      	ldr	r3, [r7, #16]
 8007776:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800777a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	695b      	ldr	r3, [r3, #20]
 8007780:	009b      	lsls	r3, r3, #2
 8007782:	693a      	ldr	r2, [r7, #16]
 8007784:	4313      	orrs	r3, r2
 8007786:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	699b      	ldr	r3, [r3, #24]
 800778c:	009b      	lsls	r3, r3, #2
 800778e:	693a      	ldr	r2, [r7, #16]
 8007790:	4313      	orrs	r3, r2
 8007792:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	693a      	ldr	r2, [r7, #16]
 8007798:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	68fa      	ldr	r2, [r7, #12]
 800779e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	685a      	ldr	r2, [r3, #4]
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	697a      	ldr	r2, [r7, #20]
 80077ac:	621a      	str	r2, [r3, #32]
}
 80077ae:	bf00      	nop
 80077b0:	371c      	adds	r7, #28
 80077b2:	46bd      	mov	sp, r7
 80077b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b8:	4770      	bx	lr
 80077ba:	bf00      	nop
 80077bc:	feff8fff 	.word	0xfeff8fff
 80077c0:	40010000 	.word	0x40010000
 80077c4:	40010400 	.word	0x40010400
 80077c8:	40014000 	.word	0x40014000
 80077cc:	40014400 	.word	0x40014400
 80077d0:	40014800 	.word	0x40014800

080077d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80077d4:	b480      	push	{r7}
 80077d6:	b087      	sub	sp, #28
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
 80077dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6a1b      	ldr	r3, [r3, #32]
 80077e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6a1b      	ldr	r3, [r3, #32]
 80077e8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	685b      	ldr	r3, [r3, #4]
 80077f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	69db      	ldr	r3, [r3, #28]
 80077fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80077fc:	68fa      	ldr	r2, [r7, #12]
 80077fe:	4b33      	ldr	r3, [pc, #204]	@ (80078cc <TIM_OC3_SetConfig+0xf8>)
 8007800:	4013      	ands	r3, r2
 8007802:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	f023 0303 	bic.w	r3, r3, #3
 800780a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	68fa      	ldr	r2, [r7, #12]
 8007812:	4313      	orrs	r3, r2
 8007814:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007816:	697b      	ldr	r3, [r7, #20]
 8007818:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800781c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	689b      	ldr	r3, [r3, #8]
 8007822:	021b      	lsls	r3, r3, #8
 8007824:	697a      	ldr	r2, [r7, #20]
 8007826:	4313      	orrs	r3, r2
 8007828:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	4a28      	ldr	r2, [pc, #160]	@ (80078d0 <TIM_OC3_SetConfig+0xfc>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d003      	beq.n	800783a <TIM_OC3_SetConfig+0x66>
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	4a27      	ldr	r2, [pc, #156]	@ (80078d4 <TIM_OC3_SetConfig+0x100>)
 8007836:	4293      	cmp	r3, r2
 8007838:	d10d      	bne.n	8007856 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800783a:	697b      	ldr	r3, [r7, #20]
 800783c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007840:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	68db      	ldr	r3, [r3, #12]
 8007846:	021b      	lsls	r3, r3, #8
 8007848:	697a      	ldr	r2, [r7, #20]
 800784a:	4313      	orrs	r3, r2
 800784c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800784e:	697b      	ldr	r3, [r7, #20]
 8007850:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007854:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	4a1d      	ldr	r2, [pc, #116]	@ (80078d0 <TIM_OC3_SetConfig+0xfc>)
 800785a:	4293      	cmp	r3, r2
 800785c:	d00f      	beq.n	800787e <TIM_OC3_SetConfig+0xaa>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	4a1c      	ldr	r2, [pc, #112]	@ (80078d4 <TIM_OC3_SetConfig+0x100>)
 8007862:	4293      	cmp	r3, r2
 8007864:	d00b      	beq.n	800787e <TIM_OC3_SetConfig+0xaa>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	4a1b      	ldr	r2, [pc, #108]	@ (80078d8 <TIM_OC3_SetConfig+0x104>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d007      	beq.n	800787e <TIM_OC3_SetConfig+0xaa>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	4a1a      	ldr	r2, [pc, #104]	@ (80078dc <TIM_OC3_SetConfig+0x108>)
 8007872:	4293      	cmp	r3, r2
 8007874:	d003      	beq.n	800787e <TIM_OC3_SetConfig+0xaa>
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	4a19      	ldr	r2, [pc, #100]	@ (80078e0 <TIM_OC3_SetConfig+0x10c>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d113      	bne.n	80078a6 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800787e:	693b      	ldr	r3, [r7, #16]
 8007880:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007884:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007886:	693b      	ldr	r3, [r7, #16]
 8007888:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800788c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	695b      	ldr	r3, [r3, #20]
 8007892:	011b      	lsls	r3, r3, #4
 8007894:	693a      	ldr	r2, [r7, #16]
 8007896:	4313      	orrs	r3, r2
 8007898:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	699b      	ldr	r3, [r3, #24]
 800789e:	011b      	lsls	r3, r3, #4
 80078a0:	693a      	ldr	r2, [r7, #16]
 80078a2:	4313      	orrs	r3, r2
 80078a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	693a      	ldr	r2, [r7, #16]
 80078aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	68fa      	ldr	r2, [r7, #12]
 80078b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	685a      	ldr	r2, [r3, #4]
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	697a      	ldr	r2, [r7, #20]
 80078be:	621a      	str	r2, [r3, #32]
}
 80078c0:	bf00      	nop
 80078c2:	371c      	adds	r7, #28
 80078c4:	46bd      	mov	sp, r7
 80078c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ca:	4770      	bx	lr
 80078cc:	fffeff8f 	.word	0xfffeff8f
 80078d0:	40010000 	.word	0x40010000
 80078d4:	40010400 	.word	0x40010400
 80078d8:	40014000 	.word	0x40014000
 80078dc:	40014400 	.word	0x40014400
 80078e0:	40014800 	.word	0x40014800

080078e4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80078e4:	b480      	push	{r7}
 80078e6:	b087      	sub	sp, #28
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
 80078ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6a1b      	ldr	r3, [r3, #32]
 80078f2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6a1b      	ldr	r3, [r3, #32]
 80078f8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	685b      	ldr	r3, [r3, #4]
 8007904:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	69db      	ldr	r3, [r3, #28]
 800790a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800790c:	68fa      	ldr	r2, [r7, #12]
 800790e:	4b24      	ldr	r3, [pc, #144]	@ (80079a0 <TIM_OC4_SetConfig+0xbc>)
 8007910:	4013      	ands	r3, r2
 8007912:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800791a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	021b      	lsls	r3, r3, #8
 8007922:	68fa      	ldr	r2, [r7, #12]
 8007924:	4313      	orrs	r3, r2
 8007926:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007928:	693b      	ldr	r3, [r7, #16]
 800792a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800792e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007930:	683b      	ldr	r3, [r7, #0]
 8007932:	689b      	ldr	r3, [r3, #8]
 8007934:	031b      	lsls	r3, r3, #12
 8007936:	693a      	ldr	r2, [r7, #16]
 8007938:	4313      	orrs	r3, r2
 800793a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	4a19      	ldr	r2, [pc, #100]	@ (80079a4 <TIM_OC4_SetConfig+0xc0>)
 8007940:	4293      	cmp	r3, r2
 8007942:	d00f      	beq.n	8007964 <TIM_OC4_SetConfig+0x80>
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	4a18      	ldr	r2, [pc, #96]	@ (80079a8 <TIM_OC4_SetConfig+0xc4>)
 8007948:	4293      	cmp	r3, r2
 800794a:	d00b      	beq.n	8007964 <TIM_OC4_SetConfig+0x80>
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	4a17      	ldr	r2, [pc, #92]	@ (80079ac <TIM_OC4_SetConfig+0xc8>)
 8007950:	4293      	cmp	r3, r2
 8007952:	d007      	beq.n	8007964 <TIM_OC4_SetConfig+0x80>
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	4a16      	ldr	r2, [pc, #88]	@ (80079b0 <TIM_OC4_SetConfig+0xcc>)
 8007958:	4293      	cmp	r3, r2
 800795a:	d003      	beq.n	8007964 <TIM_OC4_SetConfig+0x80>
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	4a15      	ldr	r2, [pc, #84]	@ (80079b4 <TIM_OC4_SetConfig+0xd0>)
 8007960:	4293      	cmp	r3, r2
 8007962:	d109      	bne.n	8007978 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007964:	697b      	ldr	r3, [r7, #20]
 8007966:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800796a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	695b      	ldr	r3, [r3, #20]
 8007970:	019b      	lsls	r3, r3, #6
 8007972:	697a      	ldr	r2, [r7, #20]
 8007974:	4313      	orrs	r3, r2
 8007976:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	697a      	ldr	r2, [r7, #20]
 800797c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	68fa      	ldr	r2, [r7, #12]
 8007982:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	685a      	ldr	r2, [r3, #4]
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	693a      	ldr	r2, [r7, #16]
 8007990:	621a      	str	r2, [r3, #32]
}
 8007992:	bf00      	nop
 8007994:	371c      	adds	r7, #28
 8007996:	46bd      	mov	sp, r7
 8007998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799c:	4770      	bx	lr
 800799e:	bf00      	nop
 80079a0:	feff8fff 	.word	0xfeff8fff
 80079a4:	40010000 	.word	0x40010000
 80079a8:	40010400 	.word	0x40010400
 80079ac:	40014000 	.word	0x40014000
 80079b0:	40014400 	.word	0x40014400
 80079b4:	40014800 	.word	0x40014800

080079b8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80079b8:	b480      	push	{r7}
 80079ba:	b087      	sub	sp, #28
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
 80079c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6a1b      	ldr	r3, [r3, #32]
 80079c6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	6a1b      	ldr	r3, [r3, #32]
 80079cc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	685b      	ldr	r3, [r3, #4]
 80079d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80079e0:	68fa      	ldr	r2, [r7, #12]
 80079e2:	4b21      	ldr	r3, [pc, #132]	@ (8007a68 <TIM_OC5_SetConfig+0xb0>)
 80079e4:	4013      	ands	r3, r2
 80079e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	68fa      	ldr	r2, [r7, #12]
 80079ee:	4313      	orrs	r3, r2
 80079f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80079f2:	693b      	ldr	r3, [r7, #16]
 80079f4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80079f8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	689b      	ldr	r3, [r3, #8]
 80079fe:	041b      	lsls	r3, r3, #16
 8007a00:	693a      	ldr	r2, [r7, #16]
 8007a02:	4313      	orrs	r3, r2
 8007a04:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	4a18      	ldr	r2, [pc, #96]	@ (8007a6c <TIM_OC5_SetConfig+0xb4>)
 8007a0a:	4293      	cmp	r3, r2
 8007a0c:	d00f      	beq.n	8007a2e <TIM_OC5_SetConfig+0x76>
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	4a17      	ldr	r2, [pc, #92]	@ (8007a70 <TIM_OC5_SetConfig+0xb8>)
 8007a12:	4293      	cmp	r3, r2
 8007a14:	d00b      	beq.n	8007a2e <TIM_OC5_SetConfig+0x76>
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	4a16      	ldr	r2, [pc, #88]	@ (8007a74 <TIM_OC5_SetConfig+0xbc>)
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	d007      	beq.n	8007a2e <TIM_OC5_SetConfig+0x76>
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	4a15      	ldr	r2, [pc, #84]	@ (8007a78 <TIM_OC5_SetConfig+0xc0>)
 8007a22:	4293      	cmp	r3, r2
 8007a24:	d003      	beq.n	8007a2e <TIM_OC5_SetConfig+0x76>
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	4a14      	ldr	r2, [pc, #80]	@ (8007a7c <TIM_OC5_SetConfig+0xc4>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d109      	bne.n	8007a42 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007a2e:	697b      	ldr	r3, [r7, #20]
 8007a30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007a34:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	695b      	ldr	r3, [r3, #20]
 8007a3a:	021b      	lsls	r3, r3, #8
 8007a3c:	697a      	ldr	r2, [r7, #20]
 8007a3e:	4313      	orrs	r3, r2
 8007a40:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	697a      	ldr	r2, [r7, #20]
 8007a46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	68fa      	ldr	r2, [r7, #12]
 8007a4c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	685a      	ldr	r2, [r3, #4]
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	693a      	ldr	r2, [r7, #16]
 8007a5a:	621a      	str	r2, [r3, #32]
}
 8007a5c:	bf00      	nop
 8007a5e:	371c      	adds	r7, #28
 8007a60:	46bd      	mov	sp, r7
 8007a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a66:	4770      	bx	lr
 8007a68:	fffeff8f 	.word	0xfffeff8f
 8007a6c:	40010000 	.word	0x40010000
 8007a70:	40010400 	.word	0x40010400
 8007a74:	40014000 	.word	0x40014000
 8007a78:	40014400 	.word	0x40014400
 8007a7c:	40014800 	.word	0x40014800

08007a80 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007a80:	b480      	push	{r7}
 8007a82:	b087      	sub	sp, #28
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
 8007a88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6a1b      	ldr	r3, [r3, #32]
 8007a8e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	6a1b      	ldr	r3, [r3, #32]
 8007a94:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	685b      	ldr	r3, [r3, #4]
 8007aa0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007aa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007aa8:	68fa      	ldr	r2, [r7, #12]
 8007aaa:	4b22      	ldr	r3, [pc, #136]	@ (8007b34 <TIM_OC6_SetConfig+0xb4>)
 8007aac:	4013      	ands	r3, r2
 8007aae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	021b      	lsls	r3, r3, #8
 8007ab6:	68fa      	ldr	r2, [r7, #12]
 8007ab8:	4313      	orrs	r3, r2
 8007aba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007abc:	693b      	ldr	r3, [r7, #16]
 8007abe:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007ac2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	689b      	ldr	r3, [r3, #8]
 8007ac8:	051b      	lsls	r3, r3, #20
 8007aca:	693a      	ldr	r2, [r7, #16]
 8007acc:	4313      	orrs	r3, r2
 8007ace:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	4a19      	ldr	r2, [pc, #100]	@ (8007b38 <TIM_OC6_SetConfig+0xb8>)
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	d00f      	beq.n	8007af8 <TIM_OC6_SetConfig+0x78>
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	4a18      	ldr	r2, [pc, #96]	@ (8007b3c <TIM_OC6_SetConfig+0xbc>)
 8007adc:	4293      	cmp	r3, r2
 8007ade:	d00b      	beq.n	8007af8 <TIM_OC6_SetConfig+0x78>
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	4a17      	ldr	r2, [pc, #92]	@ (8007b40 <TIM_OC6_SetConfig+0xc0>)
 8007ae4:	4293      	cmp	r3, r2
 8007ae6:	d007      	beq.n	8007af8 <TIM_OC6_SetConfig+0x78>
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	4a16      	ldr	r2, [pc, #88]	@ (8007b44 <TIM_OC6_SetConfig+0xc4>)
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d003      	beq.n	8007af8 <TIM_OC6_SetConfig+0x78>
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	4a15      	ldr	r2, [pc, #84]	@ (8007b48 <TIM_OC6_SetConfig+0xc8>)
 8007af4:	4293      	cmp	r3, r2
 8007af6:	d109      	bne.n	8007b0c <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007af8:	697b      	ldr	r3, [r7, #20]
 8007afa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007afe:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	695b      	ldr	r3, [r3, #20]
 8007b04:	029b      	lsls	r3, r3, #10
 8007b06:	697a      	ldr	r2, [r7, #20]
 8007b08:	4313      	orrs	r3, r2
 8007b0a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	697a      	ldr	r2, [r7, #20]
 8007b10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	68fa      	ldr	r2, [r7, #12]
 8007b16:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	685a      	ldr	r2, [r3, #4]
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	693a      	ldr	r2, [r7, #16]
 8007b24:	621a      	str	r2, [r3, #32]
}
 8007b26:	bf00      	nop
 8007b28:	371c      	adds	r7, #28
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b30:	4770      	bx	lr
 8007b32:	bf00      	nop
 8007b34:	feff8fff 	.word	0xfeff8fff
 8007b38:	40010000 	.word	0x40010000
 8007b3c:	40010400 	.word	0x40010400
 8007b40:	40014000 	.word	0x40014000
 8007b44:	40014400 	.word	0x40014400
 8007b48:	40014800 	.word	0x40014800

08007b4c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b087      	sub	sp, #28
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	60f8      	str	r0, [r7, #12]
 8007b54:	60b9      	str	r1, [r7, #8]
 8007b56:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007b58:	68bb      	ldr	r3, [r7, #8]
 8007b5a:	f003 031f 	and.w	r3, r3, #31
 8007b5e:	2201      	movs	r2, #1
 8007b60:	fa02 f303 	lsl.w	r3, r2, r3
 8007b64:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	6a1a      	ldr	r2, [r3, #32]
 8007b6a:	697b      	ldr	r3, [r7, #20]
 8007b6c:	43db      	mvns	r3, r3
 8007b6e:	401a      	ands	r2, r3
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	6a1a      	ldr	r2, [r3, #32]
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	f003 031f 	and.w	r3, r3, #31
 8007b7e:	6879      	ldr	r1, [r7, #4]
 8007b80:	fa01 f303 	lsl.w	r3, r1, r3
 8007b84:	431a      	orrs	r2, r3
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	621a      	str	r2, [r3, #32]
}
 8007b8a:	bf00      	nop
 8007b8c:	371c      	adds	r7, #28
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b94:	4770      	bx	lr

08007b96 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007b96:	b580      	push	{r7, lr}
 8007b98:	b082      	sub	sp, #8
 8007b9a:	af00      	add	r7, sp, #0
 8007b9c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d101      	bne.n	8007ba8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007ba4:	2301      	movs	r3, #1
 8007ba6:	e042      	b.n	8007c2e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d106      	bne.n	8007bc0 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007bba:	6878      	ldr	r0, [r7, #4]
 8007bbc:	f7fa fb16 	bl	80021ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2224      	movs	r2, #36	@ 0x24
 8007bc4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	681a      	ldr	r2, [r3, #0]
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f022 0201 	bic.w	r2, r2, #1
 8007bd6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d002      	beq.n	8007be6 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007be0:	6878      	ldr	r0, [r7, #4]
 8007be2:	f001 fa09 	bl	8008ff8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f000 fc9e 	bl	8008528 <UART_SetConfig>
 8007bec:	4603      	mov	r3, r0
 8007bee:	2b01      	cmp	r3, #1
 8007bf0:	d101      	bne.n	8007bf6 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	e01b      	b.n	8007c2e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	685a      	ldr	r2, [r3, #4]
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007c04:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	689a      	ldr	r2, [r3, #8]
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007c14:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	681a      	ldr	r2, [r3, #0]
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f042 0201 	orr.w	r2, r2, #1
 8007c24:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007c26:	6878      	ldr	r0, [r7, #4]
 8007c28:	f001 fa88 	bl	800913c <UART_CheckIdleState>
 8007c2c:	4603      	mov	r3, r0
}
 8007c2e:	4618      	mov	r0, r3
 8007c30:	3708      	adds	r7, #8
 8007c32:	46bd      	mov	sp, r7
 8007c34:	bd80      	pop	{r7, pc}

08007c36 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007c36:	b580      	push	{r7, lr}
 8007c38:	b08a      	sub	sp, #40	@ 0x28
 8007c3a:	af02      	add	r7, sp, #8
 8007c3c:	60f8      	str	r0, [r7, #12]
 8007c3e:	60b9      	str	r1, [r7, #8]
 8007c40:	603b      	str	r3, [r7, #0]
 8007c42:	4613      	mov	r3, r2
 8007c44:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c4c:	2b20      	cmp	r3, #32
 8007c4e:	d17b      	bne.n	8007d48 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d002      	beq.n	8007c5c <HAL_UART_Transmit+0x26>
 8007c56:	88fb      	ldrh	r3, [r7, #6]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d101      	bne.n	8007c60 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007c5c:	2301      	movs	r3, #1
 8007c5e:	e074      	b.n	8007d4a <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	2200      	movs	r2, #0
 8007c64:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	2221      	movs	r2, #33	@ 0x21
 8007c6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007c70:	f7fa fd42 	bl	80026f8 <HAL_GetTick>
 8007c74:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	88fa      	ldrh	r2, [r7, #6]
 8007c7a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	88fa      	ldrh	r2, [r7, #6]
 8007c82:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	689b      	ldr	r3, [r3, #8]
 8007c8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c8e:	d108      	bne.n	8007ca2 <HAL_UART_Transmit+0x6c>
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	691b      	ldr	r3, [r3, #16]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d104      	bne.n	8007ca2 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007c98:	2300      	movs	r3, #0
 8007c9a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007c9c:	68bb      	ldr	r3, [r7, #8]
 8007c9e:	61bb      	str	r3, [r7, #24]
 8007ca0:	e003      	b.n	8007caa <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007caa:	e030      	b.n	8007d0e <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	9300      	str	r3, [sp, #0]
 8007cb0:	697b      	ldr	r3, [r7, #20]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	2180      	movs	r1, #128	@ 0x80
 8007cb6:	68f8      	ldr	r0, [r7, #12]
 8007cb8:	f001 faea 	bl	8009290 <UART_WaitOnFlagUntilTimeout>
 8007cbc:	4603      	mov	r3, r0
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d005      	beq.n	8007cce <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	2220      	movs	r2, #32
 8007cc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007cca:	2303      	movs	r3, #3
 8007ccc:	e03d      	b.n	8007d4a <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007cce:	69fb      	ldr	r3, [r7, #28]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d10b      	bne.n	8007cec <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007cd4:	69bb      	ldr	r3, [r7, #24]
 8007cd6:	881b      	ldrh	r3, [r3, #0]
 8007cd8:	461a      	mov	r2, r3
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007ce2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007ce4:	69bb      	ldr	r3, [r7, #24]
 8007ce6:	3302      	adds	r3, #2
 8007ce8:	61bb      	str	r3, [r7, #24]
 8007cea:	e007      	b.n	8007cfc <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007cec:	69fb      	ldr	r3, [r7, #28]
 8007cee:	781a      	ldrb	r2, [r3, #0]
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007cf6:	69fb      	ldr	r3, [r7, #28]
 8007cf8:	3301      	adds	r3, #1
 8007cfa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007d02:	b29b      	uxth	r3, r3
 8007d04:	3b01      	subs	r3, #1
 8007d06:	b29a      	uxth	r2, r3
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007d14:	b29b      	uxth	r3, r3
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d1c8      	bne.n	8007cac <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	9300      	str	r3, [sp, #0]
 8007d1e:	697b      	ldr	r3, [r7, #20]
 8007d20:	2200      	movs	r2, #0
 8007d22:	2140      	movs	r1, #64	@ 0x40
 8007d24:	68f8      	ldr	r0, [r7, #12]
 8007d26:	f001 fab3 	bl	8009290 <UART_WaitOnFlagUntilTimeout>
 8007d2a:	4603      	mov	r3, r0
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d005      	beq.n	8007d3c <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	2220      	movs	r2, #32
 8007d34:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007d38:	2303      	movs	r3, #3
 8007d3a:	e006      	b.n	8007d4a <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	2220      	movs	r2, #32
 8007d40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007d44:	2300      	movs	r3, #0
 8007d46:	e000      	b.n	8007d4a <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007d48:	2302      	movs	r3, #2
  }
}
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	3720      	adds	r7, #32
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	bd80      	pop	{r7, pc}
	...

08007d54 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b0ba      	sub	sp, #232	@ 0xe8
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	69db      	ldr	r3, [r3, #28]
 8007d62:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	689b      	ldr	r3, [r3, #8]
 8007d76:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007d7a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007d7e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007d82:	4013      	ands	r3, r2
 8007d84:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007d88:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d11b      	bne.n	8007dc8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007d90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d94:	f003 0320 	and.w	r3, r3, #32
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d015      	beq.n	8007dc8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007d9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007da0:	f003 0320 	and.w	r3, r3, #32
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d105      	bne.n	8007db4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007da8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007dac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d009      	beq.n	8007dc8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	f000 8393 	beq.w	80084e4 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007dc2:	6878      	ldr	r0, [r7, #4]
 8007dc4:	4798      	blx	r3
      }
      return;
 8007dc6:	e38d      	b.n	80084e4 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007dc8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	f000 8123 	beq.w	8008018 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007dd2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007dd6:	4b8d      	ldr	r3, [pc, #564]	@ (800800c <HAL_UART_IRQHandler+0x2b8>)
 8007dd8:	4013      	ands	r3, r2
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d106      	bne.n	8007dec <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007dde:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007de2:	4b8b      	ldr	r3, [pc, #556]	@ (8008010 <HAL_UART_IRQHandler+0x2bc>)
 8007de4:	4013      	ands	r3, r2
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	f000 8116 	beq.w	8008018 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007dec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007df0:	f003 0301 	and.w	r3, r3, #1
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d011      	beq.n	8007e1c <HAL_UART_IRQHandler+0xc8>
 8007df8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007dfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d00b      	beq.n	8007e1c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	2201      	movs	r2, #1
 8007e0a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e12:	f043 0201 	orr.w	r2, r3, #1
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007e1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e20:	f003 0302 	and.w	r3, r3, #2
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d011      	beq.n	8007e4c <HAL_UART_IRQHandler+0xf8>
 8007e28:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007e2c:	f003 0301 	and.w	r3, r3, #1
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d00b      	beq.n	8007e4c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	2202      	movs	r2, #2
 8007e3a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e42:	f043 0204 	orr.w	r2, r3, #4
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007e4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e50:	f003 0304 	and.w	r3, r3, #4
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d011      	beq.n	8007e7c <HAL_UART_IRQHandler+0x128>
 8007e58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007e5c:	f003 0301 	and.w	r3, r3, #1
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d00b      	beq.n	8007e7c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	2204      	movs	r2, #4
 8007e6a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e72:	f043 0202 	orr.w	r2, r3, #2
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007e7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e80:	f003 0308 	and.w	r3, r3, #8
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d017      	beq.n	8007eb8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007e88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007e8c:	f003 0320 	and.w	r3, r3, #32
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d105      	bne.n	8007ea0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007e94:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007e98:	4b5c      	ldr	r3, [pc, #368]	@ (800800c <HAL_UART_IRQHandler+0x2b8>)
 8007e9a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d00b      	beq.n	8007eb8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	2208      	movs	r2, #8
 8007ea6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007eae:	f043 0208 	orr.w	r2, r3, #8
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007eb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ebc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d012      	beq.n	8007eea <HAL_UART_IRQHandler+0x196>
 8007ec4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ec8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d00c      	beq.n	8007eea <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007ed8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ee0:	f043 0220 	orr.w	r2, r3, #32
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	f000 82f9 	beq.w	80084e8 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007ef6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007efa:	f003 0320 	and.w	r3, r3, #32
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d013      	beq.n	8007f2a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007f02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f06:	f003 0320 	and.w	r3, r3, #32
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d105      	bne.n	8007f1a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007f0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007f12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d007      	beq.n	8007f2a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d003      	beq.n	8007f2a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f26:	6878      	ldr	r0, [r7, #4]
 8007f28:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f30:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	689b      	ldr	r3, [r3, #8]
 8007f3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f3e:	2b40      	cmp	r3, #64	@ 0x40
 8007f40:	d005      	beq.n	8007f4e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007f42:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007f46:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d054      	beq.n	8007ff8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007f4e:	6878      	ldr	r0, [r7, #4]
 8007f50:	f001 fb2e 	bl	80095b0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	689b      	ldr	r3, [r3, #8]
 8007f5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f5e:	2b40      	cmp	r3, #64	@ 0x40
 8007f60:	d146      	bne.n	8007ff0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	3308      	adds	r3, #8
 8007f68:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f6c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007f70:	e853 3f00 	ldrex	r3, [r3]
 8007f74:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007f78:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007f7c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f80:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	3308      	adds	r3, #8
 8007f8a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007f8e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007f92:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f96:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007f9a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007f9e:	e841 2300 	strex	r3, r2, [r1]
 8007fa2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007fa6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d1d9      	bne.n	8007f62 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d017      	beq.n	8007fe8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007fbe:	4a15      	ldr	r2, [pc, #84]	@ (8008014 <HAL_UART_IRQHandler+0x2c0>)
 8007fc0:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007fc8:	4618      	mov	r0, r3
 8007fca:	f7fa ffff 	bl	8002fcc <HAL_DMA_Abort_IT>
 8007fce:	4603      	mov	r3, r0
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d019      	beq.n	8008008 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007fda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fdc:	687a      	ldr	r2, [r7, #4]
 8007fde:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8007fe2:	4610      	mov	r0, r2
 8007fe4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fe6:	e00f      	b.n	8008008 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007fe8:	6878      	ldr	r0, [r7, #4]
 8007fea:	f7f8 ffa2 	bl	8000f32 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fee:	e00b      	b.n	8008008 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007ff0:	6878      	ldr	r0, [r7, #4]
 8007ff2:	f7f8 ff9e 	bl	8000f32 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ff6:	e007      	b.n	8008008 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007ff8:	6878      	ldr	r0, [r7, #4]
 8007ffa:	f7f8 ff9a 	bl	8000f32 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	2200      	movs	r2, #0
 8008002:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008006:	e26f      	b.n	80084e8 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008008:	bf00      	nop
    return;
 800800a:	e26d      	b.n	80084e8 <HAL_UART_IRQHandler+0x794>
 800800c:	10000001 	.word	0x10000001
 8008010:	04000120 	.word	0x04000120
 8008014:	0800967d 	.word	0x0800967d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800801c:	2b01      	cmp	r3, #1
 800801e:	f040 8203 	bne.w	8008428 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008022:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008026:	f003 0310 	and.w	r3, r3, #16
 800802a:	2b00      	cmp	r3, #0
 800802c:	f000 81fc 	beq.w	8008428 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008030:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008034:	f003 0310 	and.w	r3, r3, #16
 8008038:	2b00      	cmp	r3, #0
 800803a:	f000 81f5 	beq.w	8008428 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	2210      	movs	r2, #16
 8008044:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	689b      	ldr	r3, [r3, #8]
 800804c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008050:	2b40      	cmp	r3, #64	@ 0x40
 8008052:	f040 816d 	bne.w	8008330 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	4aa4      	ldr	r2, [pc, #656]	@ (80082f0 <HAL_UART_IRQHandler+0x59c>)
 8008060:	4293      	cmp	r3, r2
 8008062:	d068      	beq.n	8008136 <HAL_UART_IRQHandler+0x3e2>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	4aa1      	ldr	r2, [pc, #644]	@ (80082f4 <HAL_UART_IRQHandler+0x5a0>)
 800806e:	4293      	cmp	r3, r2
 8008070:	d061      	beq.n	8008136 <HAL_UART_IRQHandler+0x3e2>
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	4a9f      	ldr	r2, [pc, #636]	@ (80082f8 <HAL_UART_IRQHandler+0x5a4>)
 800807c:	4293      	cmp	r3, r2
 800807e:	d05a      	beq.n	8008136 <HAL_UART_IRQHandler+0x3e2>
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	4a9c      	ldr	r2, [pc, #624]	@ (80082fc <HAL_UART_IRQHandler+0x5a8>)
 800808a:	4293      	cmp	r3, r2
 800808c:	d053      	beq.n	8008136 <HAL_UART_IRQHandler+0x3e2>
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	4a9a      	ldr	r2, [pc, #616]	@ (8008300 <HAL_UART_IRQHandler+0x5ac>)
 8008098:	4293      	cmp	r3, r2
 800809a:	d04c      	beq.n	8008136 <HAL_UART_IRQHandler+0x3e2>
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	4a97      	ldr	r2, [pc, #604]	@ (8008304 <HAL_UART_IRQHandler+0x5b0>)
 80080a6:	4293      	cmp	r3, r2
 80080a8:	d045      	beq.n	8008136 <HAL_UART_IRQHandler+0x3e2>
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	4a95      	ldr	r2, [pc, #596]	@ (8008308 <HAL_UART_IRQHandler+0x5b4>)
 80080b4:	4293      	cmp	r3, r2
 80080b6:	d03e      	beq.n	8008136 <HAL_UART_IRQHandler+0x3e2>
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	4a92      	ldr	r2, [pc, #584]	@ (800830c <HAL_UART_IRQHandler+0x5b8>)
 80080c2:	4293      	cmp	r3, r2
 80080c4:	d037      	beq.n	8008136 <HAL_UART_IRQHandler+0x3e2>
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	4a90      	ldr	r2, [pc, #576]	@ (8008310 <HAL_UART_IRQHandler+0x5bc>)
 80080d0:	4293      	cmp	r3, r2
 80080d2:	d030      	beq.n	8008136 <HAL_UART_IRQHandler+0x3e2>
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	4a8d      	ldr	r2, [pc, #564]	@ (8008314 <HAL_UART_IRQHandler+0x5c0>)
 80080de:	4293      	cmp	r3, r2
 80080e0:	d029      	beq.n	8008136 <HAL_UART_IRQHandler+0x3e2>
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	4a8b      	ldr	r2, [pc, #556]	@ (8008318 <HAL_UART_IRQHandler+0x5c4>)
 80080ec:	4293      	cmp	r3, r2
 80080ee:	d022      	beq.n	8008136 <HAL_UART_IRQHandler+0x3e2>
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	4a88      	ldr	r2, [pc, #544]	@ (800831c <HAL_UART_IRQHandler+0x5c8>)
 80080fa:	4293      	cmp	r3, r2
 80080fc:	d01b      	beq.n	8008136 <HAL_UART_IRQHandler+0x3e2>
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	4a86      	ldr	r2, [pc, #536]	@ (8008320 <HAL_UART_IRQHandler+0x5cc>)
 8008108:	4293      	cmp	r3, r2
 800810a:	d014      	beq.n	8008136 <HAL_UART_IRQHandler+0x3e2>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	4a83      	ldr	r2, [pc, #524]	@ (8008324 <HAL_UART_IRQHandler+0x5d0>)
 8008116:	4293      	cmp	r3, r2
 8008118:	d00d      	beq.n	8008136 <HAL_UART_IRQHandler+0x3e2>
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	4a81      	ldr	r2, [pc, #516]	@ (8008328 <HAL_UART_IRQHandler+0x5d4>)
 8008124:	4293      	cmp	r3, r2
 8008126:	d006      	beq.n	8008136 <HAL_UART_IRQHandler+0x3e2>
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	4a7e      	ldr	r2, [pc, #504]	@ (800832c <HAL_UART_IRQHandler+0x5d8>)
 8008132:	4293      	cmp	r3, r2
 8008134:	d106      	bne.n	8008144 <HAL_UART_IRQHandler+0x3f0>
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	685b      	ldr	r3, [r3, #4]
 8008140:	b29b      	uxth	r3, r3
 8008142:	e005      	b.n	8008150 <HAL_UART_IRQHandler+0x3fc>
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	685b      	ldr	r3, [r3, #4]
 800814e:	b29b      	uxth	r3, r3
 8008150:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008154:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008158:	2b00      	cmp	r3, #0
 800815a:	f000 80ad 	beq.w	80082b8 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008164:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008168:	429a      	cmp	r2, r3
 800816a:	f080 80a5 	bcs.w	80082b8 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008174:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800817e:	69db      	ldr	r3, [r3, #28]
 8008180:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008184:	f000 8087 	beq.w	8008296 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008190:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008194:	e853 3f00 	ldrex	r3, [r3]
 8008198:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800819c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80081a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80081a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	461a      	mov	r2, r3
 80081ae:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80081b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80081b6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ba:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80081be:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80081c2:	e841 2300 	strex	r3, r2, [r1]
 80081c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80081ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d1da      	bne.n	8008188 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	3308      	adds	r3, #8
 80081d8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80081dc:	e853 3f00 	ldrex	r3, [r3]
 80081e0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80081e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80081e4:	f023 0301 	bic.w	r3, r3, #1
 80081e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	3308      	adds	r3, #8
 80081f2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80081f6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80081fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081fc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80081fe:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008202:	e841 2300 	strex	r3, r2, [r1]
 8008206:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008208:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800820a:	2b00      	cmp	r3, #0
 800820c:	d1e1      	bne.n	80081d2 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	3308      	adds	r3, #8
 8008214:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008216:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008218:	e853 3f00 	ldrex	r3, [r3]
 800821c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800821e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008220:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008224:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	3308      	adds	r3, #8
 800822e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008232:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008234:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008236:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008238:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800823a:	e841 2300 	strex	r3, r2, [r1]
 800823e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008240:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008242:	2b00      	cmp	r3, #0
 8008244:	d1e3      	bne.n	800820e <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	2220      	movs	r2, #32
 800824a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2200      	movs	r2, #0
 8008252:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800825a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800825c:	e853 3f00 	ldrex	r3, [r3]
 8008260:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008262:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008264:	f023 0310 	bic.w	r3, r3, #16
 8008268:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	461a      	mov	r2, r3
 8008272:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008276:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008278:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800827a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800827c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800827e:	e841 2300 	strex	r3, r2, [r1]
 8008282:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008284:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008286:	2b00      	cmp	r3, #0
 8008288:	d1e4      	bne.n	8008254 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008290:	4618      	mov	r0, r3
 8008292:	f7fa fb7d 	bl	8002990 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2202      	movs	r2, #2
 800829a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80082a8:	b29b      	uxth	r3, r3
 80082aa:	1ad3      	subs	r3, r2, r3
 80082ac:	b29b      	uxth	r3, r3
 80082ae:	4619      	mov	r1, r3
 80082b0:	6878      	ldr	r0, [r7, #4]
 80082b2:	f7f8 fe0f 	bl	8000ed4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80082b6:	e119      	b.n	80084ec <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80082be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80082c2:	429a      	cmp	r2, r3
 80082c4:	f040 8112 	bne.w	80084ec <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082ce:	69db      	ldr	r3, [r3, #28]
 80082d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80082d4:	f040 810a 	bne.w	80084ec <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2202      	movs	r2, #2
 80082dc:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80082e4:	4619      	mov	r1, r3
 80082e6:	6878      	ldr	r0, [r7, #4]
 80082e8:	f7f8 fdf4 	bl	8000ed4 <HAL_UARTEx_RxEventCallback>
      return;
 80082ec:	e0fe      	b.n	80084ec <HAL_UART_IRQHandler+0x798>
 80082ee:	bf00      	nop
 80082f0:	40020010 	.word	0x40020010
 80082f4:	40020028 	.word	0x40020028
 80082f8:	40020040 	.word	0x40020040
 80082fc:	40020058 	.word	0x40020058
 8008300:	40020070 	.word	0x40020070
 8008304:	40020088 	.word	0x40020088
 8008308:	400200a0 	.word	0x400200a0
 800830c:	400200b8 	.word	0x400200b8
 8008310:	40020410 	.word	0x40020410
 8008314:	40020428 	.word	0x40020428
 8008318:	40020440 	.word	0x40020440
 800831c:	40020458 	.word	0x40020458
 8008320:	40020470 	.word	0x40020470
 8008324:	40020488 	.word	0x40020488
 8008328:	400204a0 	.word	0x400204a0
 800832c:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800833c:	b29b      	uxth	r3, r3
 800833e:	1ad3      	subs	r3, r2, r3
 8008340:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800834a:	b29b      	uxth	r3, r3
 800834c:	2b00      	cmp	r3, #0
 800834e:	f000 80cf 	beq.w	80084f0 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8008352:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008356:	2b00      	cmp	r3, #0
 8008358:	f000 80ca 	beq.w	80084f0 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008362:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008364:	e853 3f00 	ldrex	r3, [r3]
 8008368:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800836a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800836c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008370:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	461a      	mov	r2, r3
 800837a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800837e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008380:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008382:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008384:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008386:	e841 2300 	strex	r3, r2, [r1]
 800838a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800838c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800838e:	2b00      	cmp	r3, #0
 8008390:	d1e4      	bne.n	800835c <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	3308      	adds	r3, #8
 8008398:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800839a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800839c:	e853 3f00 	ldrex	r3, [r3]
 80083a0:	623b      	str	r3, [r7, #32]
   return(result);
 80083a2:	6a3a      	ldr	r2, [r7, #32]
 80083a4:	4b55      	ldr	r3, [pc, #340]	@ (80084fc <HAL_UART_IRQHandler+0x7a8>)
 80083a6:	4013      	ands	r3, r2
 80083a8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	3308      	adds	r3, #8
 80083b2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80083b6:	633a      	str	r2, [r7, #48]	@ 0x30
 80083b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80083bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083be:	e841 2300 	strex	r3, r2, [r1]
 80083c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80083c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d1e3      	bne.n	8008392 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	2220      	movs	r2, #32
 80083ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2200      	movs	r2, #0
 80083d6:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2200      	movs	r2, #0
 80083dc:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083e4:	693b      	ldr	r3, [r7, #16]
 80083e6:	e853 3f00 	ldrex	r3, [r3]
 80083ea:	60fb      	str	r3, [r7, #12]
   return(result);
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	f023 0310 	bic.w	r3, r3, #16
 80083f2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	461a      	mov	r2, r3
 80083fc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008400:	61fb      	str	r3, [r7, #28]
 8008402:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008404:	69b9      	ldr	r1, [r7, #24]
 8008406:	69fa      	ldr	r2, [r7, #28]
 8008408:	e841 2300 	strex	r3, r2, [r1]
 800840c:	617b      	str	r3, [r7, #20]
   return(result);
 800840e:	697b      	ldr	r3, [r7, #20]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d1e4      	bne.n	80083de <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2202      	movs	r2, #2
 8008418:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800841a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800841e:	4619      	mov	r1, r3
 8008420:	6878      	ldr	r0, [r7, #4]
 8008422:	f7f8 fd57 	bl	8000ed4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008426:	e063      	b.n	80084f0 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008428:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800842c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008430:	2b00      	cmp	r3, #0
 8008432:	d00e      	beq.n	8008452 <HAL_UART_IRQHandler+0x6fe>
 8008434:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008438:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800843c:	2b00      	cmp	r3, #0
 800843e:	d008      	beq.n	8008452 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008448:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800844a:	6878      	ldr	r0, [r7, #4]
 800844c:	f001 fe74 	bl	800a138 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008450:	e051      	b.n	80084f6 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008452:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008456:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800845a:	2b00      	cmp	r3, #0
 800845c:	d014      	beq.n	8008488 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800845e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008462:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008466:	2b00      	cmp	r3, #0
 8008468:	d105      	bne.n	8008476 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800846a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800846e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008472:	2b00      	cmp	r3, #0
 8008474:	d008      	beq.n	8008488 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800847a:	2b00      	cmp	r3, #0
 800847c:	d03a      	beq.n	80084f4 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008482:	6878      	ldr	r0, [r7, #4]
 8008484:	4798      	blx	r3
    }
    return;
 8008486:	e035      	b.n	80084f4 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008488:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800848c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008490:	2b00      	cmp	r3, #0
 8008492:	d009      	beq.n	80084a8 <HAL_UART_IRQHandler+0x754>
 8008494:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008498:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800849c:	2b00      	cmp	r3, #0
 800849e:	d003      	beq.n	80084a8 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 80084a0:	6878      	ldr	r0, [r7, #4]
 80084a2:	f001 f8fd 	bl	80096a0 <UART_EndTransmit_IT>
    return;
 80084a6:	e026      	b.n	80084f6 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80084a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d009      	beq.n	80084c8 <HAL_UART_IRQHandler+0x774>
 80084b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80084b8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d003      	beq.n	80084c8 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80084c0:	6878      	ldr	r0, [r7, #4]
 80084c2:	f001 fe4d 	bl	800a160 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80084c6:	e016      	b.n	80084f6 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80084c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d010      	beq.n	80084f6 <HAL_UART_IRQHandler+0x7a2>
 80084d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80084d8:	2b00      	cmp	r3, #0
 80084da:	da0c      	bge.n	80084f6 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80084dc:	6878      	ldr	r0, [r7, #4]
 80084de:	f001 fe35 	bl	800a14c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80084e2:	e008      	b.n	80084f6 <HAL_UART_IRQHandler+0x7a2>
      return;
 80084e4:	bf00      	nop
 80084e6:	e006      	b.n	80084f6 <HAL_UART_IRQHandler+0x7a2>
    return;
 80084e8:	bf00      	nop
 80084ea:	e004      	b.n	80084f6 <HAL_UART_IRQHandler+0x7a2>
      return;
 80084ec:	bf00      	nop
 80084ee:	e002      	b.n	80084f6 <HAL_UART_IRQHandler+0x7a2>
      return;
 80084f0:	bf00      	nop
 80084f2:	e000      	b.n	80084f6 <HAL_UART_IRQHandler+0x7a2>
    return;
 80084f4:	bf00      	nop
  }
}
 80084f6:	37e8      	adds	r7, #232	@ 0xe8
 80084f8:	46bd      	mov	sp, r7
 80084fa:	bd80      	pop	{r7, pc}
 80084fc:	effffffe 	.word	0xeffffffe

08008500 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008500:	b480      	push	{r7}
 8008502:	b083      	sub	sp, #12
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008508:	bf00      	nop
 800850a:	370c      	adds	r7, #12
 800850c:	46bd      	mov	sp, r7
 800850e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008512:	4770      	bx	lr

08008514 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008514:	b480      	push	{r7}
 8008516:	b083      	sub	sp, #12
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800851c:	bf00      	nop
 800851e:	370c      	adds	r7, #12
 8008520:	46bd      	mov	sp, r7
 8008522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008526:	4770      	bx	lr

08008528 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008528:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800852c:	b092      	sub	sp, #72	@ 0x48
 800852e:	af00      	add	r7, sp, #0
 8008530:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008532:	2300      	movs	r3, #0
 8008534:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008538:	697b      	ldr	r3, [r7, #20]
 800853a:	689a      	ldr	r2, [r3, #8]
 800853c:	697b      	ldr	r3, [r7, #20]
 800853e:	691b      	ldr	r3, [r3, #16]
 8008540:	431a      	orrs	r2, r3
 8008542:	697b      	ldr	r3, [r7, #20]
 8008544:	695b      	ldr	r3, [r3, #20]
 8008546:	431a      	orrs	r2, r3
 8008548:	697b      	ldr	r3, [r7, #20]
 800854a:	69db      	ldr	r3, [r3, #28]
 800854c:	4313      	orrs	r3, r2
 800854e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008550:	697b      	ldr	r3, [r7, #20]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	681a      	ldr	r2, [r3, #0]
 8008556:	4bbe      	ldr	r3, [pc, #760]	@ (8008850 <UART_SetConfig+0x328>)
 8008558:	4013      	ands	r3, r2
 800855a:	697a      	ldr	r2, [r7, #20]
 800855c:	6812      	ldr	r2, [r2, #0]
 800855e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008560:	430b      	orrs	r3, r1
 8008562:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008564:	697b      	ldr	r3, [r7, #20]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	685b      	ldr	r3, [r3, #4]
 800856a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800856e:	697b      	ldr	r3, [r7, #20]
 8008570:	68da      	ldr	r2, [r3, #12]
 8008572:	697b      	ldr	r3, [r7, #20]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	430a      	orrs	r2, r1
 8008578:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800857a:	697b      	ldr	r3, [r7, #20]
 800857c:	699b      	ldr	r3, [r3, #24]
 800857e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008580:	697b      	ldr	r3, [r7, #20]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	4ab3      	ldr	r2, [pc, #716]	@ (8008854 <UART_SetConfig+0x32c>)
 8008586:	4293      	cmp	r3, r2
 8008588:	d004      	beq.n	8008594 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800858a:	697b      	ldr	r3, [r7, #20]
 800858c:	6a1b      	ldr	r3, [r3, #32]
 800858e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008590:	4313      	orrs	r3, r2
 8008592:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008594:	697b      	ldr	r3, [r7, #20]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	689a      	ldr	r2, [r3, #8]
 800859a:	4baf      	ldr	r3, [pc, #700]	@ (8008858 <UART_SetConfig+0x330>)
 800859c:	4013      	ands	r3, r2
 800859e:	697a      	ldr	r2, [r7, #20]
 80085a0:	6812      	ldr	r2, [r2, #0]
 80085a2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80085a4:	430b      	orrs	r3, r1
 80085a6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80085a8:	697b      	ldr	r3, [r7, #20]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085ae:	f023 010f 	bic.w	r1, r3, #15
 80085b2:	697b      	ldr	r3, [r7, #20]
 80085b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80085b6:	697b      	ldr	r3, [r7, #20]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	430a      	orrs	r2, r1
 80085bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80085be:	697b      	ldr	r3, [r7, #20]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	4aa6      	ldr	r2, [pc, #664]	@ (800885c <UART_SetConfig+0x334>)
 80085c4:	4293      	cmp	r3, r2
 80085c6:	d177      	bne.n	80086b8 <UART_SetConfig+0x190>
 80085c8:	4ba5      	ldr	r3, [pc, #660]	@ (8008860 <UART_SetConfig+0x338>)
 80085ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80085d0:	2b28      	cmp	r3, #40	@ 0x28
 80085d2:	d86d      	bhi.n	80086b0 <UART_SetConfig+0x188>
 80085d4:	a201      	add	r2, pc, #4	@ (adr r2, 80085dc <UART_SetConfig+0xb4>)
 80085d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085da:	bf00      	nop
 80085dc:	08008681 	.word	0x08008681
 80085e0:	080086b1 	.word	0x080086b1
 80085e4:	080086b1 	.word	0x080086b1
 80085e8:	080086b1 	.word	0x080086b1
 80085ec:	080086b1 	.word	0x080086b1
 80085f0:	080086b1 	.word	0x080086b1
 80085f4:	080086b1 	.word	0x080086b1
 80085f8:	080086b1 	.word	0x080086b1
 80085fc:	08008689 	.word	0x08008689
 8008600:	080086b1 	.word	0x080086b1
 8008604:	080086b1 	.word	0x080086b1
 8008608:	080086b1 	.word	0x080086b1
 800860c:	080086b1 	.word	0x080086b1
 8008610:	080086b1 	.word	0x080086b1
 8008614:	080086b1 	.word	0x080086b1
 8008618:	080086b1 	.word	0x080086b1
 800861c:	08008691 	.word	0x08008691
 8008620:	080086b1 	.word	0x080086b1
 8008624:	080086b1 	.word	0x080086b1
 8008628:	080086b1 	.word	0x080086b1
 800862c:	080086b1 	.word	0x080086b1
 8008630:	080086b1 	.word	0x080086b1
 8008634:	080086b1 	.word	0x080086b1
 8008638:	080086b1 	.word	0x080086b1
 800863c:	08008699 	.word	0x08008699
 8008640:	080086b1 	.word	0x080086b1
 8008644:	080086b1 	.word	0x080086b1
 8008648:	080086b1 	.word	0x080086b1
 800864c:	080086b1 	.word	0x080086b1
 8008650:	080086b1 	.word	0x080086b1
 8008654:	080086b1 	.word	0x080086b1
 8008658:	080086b1 	.word	0x080086b1
 800865c:	080086a1 	.word	0x080086a1
 8008660:	080086b1 	.word	0x080086b1
 8008664:	080086b1 	.word	0x080086b1
 8008668:	080086b1 	.word	0x080086b1
 800866c:	080086b1 	.word	0x080086b1
 8008670:	080086b1 	.word	0x080086b1
 8008674:	080086b1 	.word	0x080086b1
 8008678:	080086b1 	.word	0x080086b1
 800867c:	080086a9 	.word	0x080086a9
 8008680:	2301      	movs	r3, #1
 8008682:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008686:	e222      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008688:	2304      	movs	r3, #4
 800868a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800868e:	e21e      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008690:	2308      	movs	r3, #8
 8008692:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008696:	e21a      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008698:	2310      	movs	r3, #16
 800869a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800869e:	e216      	b.n	8008ace <UART_SetConfig+0x5a6>
 80086a0:	2320      	movs	r3, #32
 80086a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80086a6:	e212      	b.n	8008ace <UART_SetConfig+0x5a6>
 80086a8:	2340      	movs	r3, #64	@ 0x40
 80086aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80086ae:	e20e      	b.n	8008ace <UART_SetConfig+0x5a6>
 80086b0:	2380      	movs	r3, #128	@ 0x80
 80086b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80086b6:	e20a      	b.n	8008ace <UART_SetConfig+0x5a6>
 80086b8:	697b      	ldr	r3, [r7, #20]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	4a69      	ldr	r2, [pc, #420]	@ (8008864 <UART_SetConfig+0x33c>)
 80086be:	4293      	cmp	r3, r2
 80086c0:	d130      	bne.n	8008724 <UART_SetConfig+0x1fc>
 80086c2:	4b67      	ldr	r3, [pc, #412]	@ (8008860 <UART_SetConfig+0x338>)
 80086c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80086c6:	f003 0307 	and.w	r3, r3, #7
 80086ca:	2b05      	cmp	r3, #5
 80086cc:	d826      	bhi.n	800871c <UART_SetConfig+0x1f4>
 80086ce:	a201      	add	r2, pc, #4	@ (adr r2, 80086d4 <UART_SetConfig+0x1ac>)
 80086d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086d4:	080086ed 	.word	0x080086ed
 80086d8:	080086f5 	.word	0x080086f5
 80086dc:	080086fd 	.word	0x080086fd
 80086e0:	08008705 	.word	0x08008705
 80086e4:	0800870d 	.word	0x0800870d
 80086e8:	08008715 	.word	0x08008715
 80086ec:	2300      	movs	r3, #0
 80086ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80086f2:	e1ec      	b.n	8008ace <UART_SetConfig+0x5a6>
 80086f4:	2304      	movs	r3, #4
 80086f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80086fa:	e1e8      	b.n	8008ace <UART_SetConfig+0x5a6>
 80086fc:	2308      	movs	r3, #8
 80086fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008702:	e1e4      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008704:	2310      	movs	r3, #16
 8008706:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800870a:	e1e0      	b.n	8008ace <UART_SetConfig+0x5a6>
 800870c:	2320      	movs	r3, #32
 800870e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008712:	e1dc      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008714:	2340      	movs	r3, #64	@ 0x40
 8008716:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800871a:	e1d8      	b.n	8008ace <UART_SetConfig+0x5a6>
 800871c:	2380      	movs	r3, #128	@ 0x80
 800871e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008722:	e1d4      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008724:	697b      	ldr	r3, [r7, #20]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	4a4f      	ldr	r2, [pc, #316]	@ (8008868 <UART_SetConfig+0x340>)
 800872a:	4293      	cmp	r3, r2
 800872c:	d130      	bne.n	8008790 <UART_SetConfig+0x268>
 800872e:	4b4c      	ldr	r3, [pc, #304]	@ (8008860 <UART_SetConfig+0x338>)
 8008730:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008732:	f003 0307 	and.w	r3, r3, #7
 8008736:	2b05      	cmp	r3, #5
 8008738:	d826      	bhi.n	8008788 <UART_SetConfig+0x260>
 800873a:	a201      	add	r2, pc, #4	@ (adr r2, 8008740 <UART_SetConfig+0x218>)
 800873c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008740:	08008759 	.word	0x08008759
 8008744:	08008761 	.word	0x08008761
 8008748:	08008769 	.word	0x08008769
 800874c:	08008771 	.word	0x08008771
 8008750:	08008779 	.word	0x08008779
 8008754:	08008781 	.word	0x08008781
 8008758:	2300      	movs	r3, #0
 800875a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800875e:	e1b6      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008760:	2304      	movs	r3, #4
 8008762:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008766:	e1b2      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008768:	2308      	movs	r3, #8
 800876a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800876e:	e1ae      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008770:	2310      	movs	r3, #16
 8008772:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008776:	e1aa      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008778:	2320      	movs	r3, #32
 800877a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800877e:	e1a6      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008780:	2340      	movs	r3, #64	@ 0x40
 8008782:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008786:	e1a2      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008788:	2380      	movs	r3, #128	@ 0x80
 800878a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800878e:	e19e      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008790:	697b      	ldr	r3, [r7, #20]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	4a35      	ldr	r2, [pc, #212]	@ (800886c <UART_SetConfig+0x344>)
 8008796:	4293      	cmp	r3, r2
 8008798:	d130      	bne.n	80087fc <UART_SetConfig+0x2d4>
 800879a:	4b31      	ldr	r3, [pc, #196]	@ (8008860 <UART_SetConfig+0x338>)
 800879c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800879e:	f003 0307 	and.w	r3, r3, #7
 80087a2:	2b05      	cmp	r3, #5
 80087a4:	d826      	bhi.n	80087f4 <UART_SetConfig+0x2cc>
 80087a6:	a201      	add	r2, pc, #4	@ (adr r2, 80087ac <UART_SetConfig+0x284>)
 80087a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087ac:	080087c5 	.word	0x080087c5
 80087b0:	080087cd 	.word	0x080087cd
 80087b4:	080087d5 	.word	0x080087d5
 80087b8:	080087dd 	.word	0x080087dd
 80087bc:	080087e5 	.word	0x080087e5
 80087c0:	080087ed 	.word	0x080087ed
 80087c4:	2300      	movs	r3, #0
 80087c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087ca:	e180      	b.n	8008ace <UART_SetConfig+0x5a6>
 80087cc:	2304      	movs	r3, #4
 80087ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087d2:	e17c      	b.n	8008ace <UART_SetConfig+0x5a6>
 80087d4:	2308      	movs	r3, #8
 80087d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087da:	e178      	b.n	8008ace <UART_SetConfig+0x5a6>
 80087dc:	2310      	movs	r3, #16
 80087de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087e2:	e174      	b.n	8008ace <UART_SetConfig+0x5a6>
 80087e4:	2320      	movs	r3, #32
 80087e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087ea:	e170      	b.n	8008ace <UART_SetConfig+0x5a6>
 80087ec:	2340      	movs	r3, #64	@ 0x40
 80087ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087f2:	e16c      	b.n	8008ace <UART_SetConfig+0x5a6>
 80087f4:	2380      	movs	r3, #128	@ 0x80
 80087f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087fa:	e168      	b.n	8008ace <UART_SetConfig+0x5a6>
 80087fc:	697b      	ldr	r3, [r7, #20]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	4a1b      	ldr	r2, [pc, #108]	@ (8008870 <UART_SetConfig+0x348>)
 8008802:	4293      	cmp	r3, r2
 8008804:	d142      	bne.n	800888c <UART_SetConfig+0x364>
 8008806:	4b16      	ldr	r3, [pc, #88]	@ (8008860 <UART_SetConfig+0x338>)
 8008808:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800880a:	f003 0307 	and.w	r3, r3, #7
 800880e:	2b05      	cmp	r3, #5
 8008810:	d838      	bhi.n	8008884 <UART_SetConfig+0x35c>
 8008812:	a201      	add	r2, pc, #4	@ (adr r2, 8008818 <UART_SetConfig+0x2f0>)
 8008814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008818:	08008831 	.word	0x08008831
 800881c:	08008839 	.word	0x08008839
 8008820:	08008841 	.word	0x08008841
 8008824:	08008849 	.word	0x08008849
 8008828:	08008875 	.word	0x08008875
 800882c:	0800887d 	.word	0x0800887d
 8008830:	2300      	movs	r3, #0
 8008832:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008836:	e14a      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008838:	2304      	movs	r3, #4
 800883a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800883e:	e146      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008840:	2308      	movs	r3, #8
 8008842:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008846:	e142      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008848:	2310      	movs	r3, #16
 800884a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800884e:	e13e      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008850:	cfff69f3 	.word	0xcfff69f3
 8008854:	58000c00 	.word	0x58000c00
 8008858:	11fff4ff 	.word	0x11fff4ff
 800885c:	40011000 	.word	0x40011000
 8008860:	58024400 	.word	0x58024400
 8008864:	40004400 	.word	0x40004400
 8008868:	40004800 	.word	0x40004800
 800886c:	40004c00 	.word	0x40004c00
 8008870:	40005000 	.word	0x40005000
 8008874:	2320      	movs	r3, #32
 8008876:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800887a:	e128      	b.n	8008ace <UART_SetConfig+0x5a6>
 800887c:	2340      	movs	r3, #64	@ 0x40
 800887e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008882:	e124      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008884:	2380      	movs	r3, #128	@ 0x80
 8008886:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800888a:	e120      	b.n	8008ace <UART_SetConfig+0x5a6>
 800888c:	697b      	ldr	r3, [r7, #20]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	4acb      	ldr	r2, [pc, #812]	@ (8008bc0 <UART_SetConfig+0x698>)
 8008892:	4293      	cmp	r3, r2
 8008894:	d176      	bne.n	8008984 <UART_SetConfig+0x45c>
 8008896:	4bcb      	ldr	r3, [pc, #812]	@ (8008bc4 <UART_SetConfig+0x69c>)
 8008898:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800889a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800889e:	2b28      	cmp	r3, #40	@ 0x28
 80088a0:	d86c      	bhi.n	800897c <UART_SetConfig+0x454>
 80088a2:	a201      	add	r2, pc, #4	@ (adr r2, 80088a8 <UART_SetConfig+0x380>)
 80088a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088a8:	0800894d 	.word	0x0800894d
 80088ac:	0800897d 	.word	0x0800897d
 80088b0:	0800897d 	.word	0x0800897d
 80088b4:	0800897d 	.word	0x0800897d
 80088b8:	0800897d 	.word	0x0800897d
 80088bc:	0800897d 	.word	0x0800897d
 80088c0:	0800897d 	.word	0x0800897d
 80088c4:	0800897d 	.word	0x0800897d
 80088c8:	08008955 	.word	0x08008955
 80088cc:	0800897d 	.word	0x0800897d
 80088d0:	0800897d 	.word	0x0800897d
 80088d4:	0800897d 	.word	0x0800897d
 80088d8:	0800897d 	.word	0x0800897d
 80088dc:	0800897d 	.word	0x0800897d
 80088e0:	0800897d 	.word	0x0800897d
 80088e4:	0800897d 	.word	0x0800897d
 80088e8:	0800895d 	.word	0x0800895d
 80088ec:	0800897d 	.word	0x0800897d
 80088f0:	0800897d 	.word	0x0800897d
 80088f4:	0800897d 	.word	0x0800897d
 80088f8:	0800897d 	.word	0x0800897d
 80088fc:	0800897d 	.word	0x0800897d
 8008900:	0800897d 	.word	0x0800897d
 8008904:	0800897d 	.word	0x0800897d
 8008908:	08008965 	.word	0x08008965
 800890c:	0800897d 	.word	0x0800897d
 8008910:	0800897d 	.word	0x0800897d
 8008914:	0800897d 	.word	0x0800897d
 8008918:	0800897d 	.word	0x0800897d
 800891c:	0800897d 	.word	0x0800897d
 8008920:	0800897d 	.word	0x0800897d
 8008924:	0800897d 	.word	0x0800897d
 8008928:	0800896d 	.word	0x0800896d
 800892c:	0800897d 	.word	0x0800897d
 8008930:	0800897d 	.word	0x0800897d
 8008934:	0800897d 	.word	0x0800897d
 8008938:	0800897d 	.word	0x0800897d
 800893c:	0800897d 	.word	0x0800897d
 8008940:	0800897d 	.word	0x0800897d
 8008944:	0800897d 	.word	0x0800897d
 8008948:	08008975 	.word	0x08008975
 800894c:	2301      	movs	r3, #1
 800894e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008952:	e0bc      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008954:	2304      	movs	r3, #4
 8008956:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800895a:	e0b8      	b.n	8008ace <UART_SetConfig+0x5a6>
 800895c:	2308      	movs	r3, #8
 800895e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008962:	e0b4      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008964:	2310      	movs	r3, #16
 8008966:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800896a:	e0b0      	b.n	8008ace <UART_SetConfig+0x5a6>
 800896c:	2320      	movs	r3, #32
 800896e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008972:	e0ac      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008974:	2340      	movs	r3, #64	@ 0x40
 8008976:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800897a:	e0a8      	b.n	8008ace <UART_SetConfig+0x5a6>
 800897c:	2380      	movs	r3, #128	@ 0x80
 800897e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008982:	e0a4      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008984:	697b      	ldr	r3, [r7, #20]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	4a8f      	ldr	r2, [pc, #572]	@ (8008bc8 <UART_SetConfig+0x6a0>)
 800898a:	4293      	cmp	r3, r2
 800898c:	d130      	bne.n	80089f0 <UART_SetConfig+0x4c8>
 800898e:	4b8d      	ldr	r3, [pc, #564]	@ (8008bc4 <UART_SetConfig+0x69c>)
 8008990:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008992:	f003 0307 	and.w	r3, r3, #7
 8008996:	2b05      	cmp	r3, #5
 8008998:	d826      	bhi.n	80089e8 <UART_SetConfig+0x4c0>
 800899a:	a201      	add	r2, pc, #4	@ (adr r2, 80089a0 <UART_SetConfig+0x478>)
 800899c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089a0:	080089b9 	.word	0x080089b9
 80089a4:	080089c1 	.word	0x080089c1
 80089a8:	080089c9 	.word	0x080089c9
 80089ac:	080089d1 	.word	0x080089d1
 80089b0:	080089d9 	.word	0x080089d9
 80089b4:	080089e1 	.word	0x080089e1
 80089b8:	2300      	movs	r3, #0
 80089ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089be:	e086      	b.n	8008ace <UART_SetConfig+0x5a6>
 80089c0:	2304      	movs	r3, #4
 80089c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089c6:	e082      	b.n	8008ace <UART_SetConfig+0x5a6>
 80089c8:	2308      	movs	r3, #8
 80089ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089ce:	e07e      	b.n	8008ace <UART_SetConfig+0x5a6>
 80089d0:	2310      	movs	r3, #16
 80089d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089d6:	e07a      	b.n	8008ace <UART_SetConfig+0x5a6>
 80089d8:	2320      	movs	r3, #32
 80089da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089de:	e076      	b.n	8008ace <UART_SetConfig+0x5a6>
 80089e0:	2340      	movs	r3, #64	@ 0x40
 80089e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089e6:	e072      	b.n	8008ace <UART_SetConfig+0x5a6>
 80089e8:	2380      	movs	r3, #128	@ 0x80
 80089ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089ee:	e06e      	b.n	8008ace <UART_SetConfig+0x5a6>
 80089f0:	697b      	ldr	r3, [r7, #20]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	4a75      	ldr	r2, [pc, #468]	@ (8008bcc <UART_SetConfig+0x6a4>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d130      	bne.n	8008a5c <UART_SetConfig+0x534>
 80089fa:	4b72      	ldr	r3, [pc, #456]	@ (8008bc4 <UART_SetConfig+0x69c>)
 80089fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089fe:	f003 0307 	and.w	r3, r3, #7
 8008a02:	2b05      	cmp	r3, #5
 8008a04:	d826      	bhi.n	8008a54 <UART_SetConfig+0x52c>
 8008a06:	a201      	add	r2, pc, #4	@ (adr r2, 8008a0c <UART_SetConfig+0x4e4>)
 8008a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a0c:	08008a25 	.word	0x08008a25
 8008a10:	08008a2d 	.word	0x08008a2d
 8008a14:	08008a35 	.word	0x08008a35
 8008a18:	08008a3d 	.word	0x08008a3d
 8008a1c:	08008a45 	.word	0x08008a45
 8008a20:	08008a4d 	.word	0x08008a4d
 8008a24:	2300      	movs	r3, #0
 8008a26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a2a:	e050      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008a2c:	2304      	movs	r3, #4
 8008a2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a32:	e04c      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008a34:	2308      	movs	r3, #8
 8008a36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a3a:	e048      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008a3c:	2310      	movs	r3, #16
 8008a3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a42:	e044      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008a44:	2320      	movs	r3, #32
 8008a46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a4a:	e040      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008a4c:	2340      	movs	r3, #64	@ 0x40
 8008a4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a52:	e03c      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008a54:	2380      	movs	r3, #128	@ 0x80
 8008a56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a5a:	e038      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008a5c:	697b      	ldr	r3, [r7, #20]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	4a5b      	ldr	r2, [pc, #364]	@ (8008bd0 <UART_SetConfig+0x6a8>)
 8008a62:	4293      	cmp	r3, r2
 8008a64:	d130      	bne.n	8008ac8 <UART_SetConfig+0x5a0>
 8008a66:	4b57      	ldr	r3, [pc, #348]	@ (8008bc4 <UART_SetConfig+0x69c>)
 8008a68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a6a:	f003 0307 	and.w	r3, r3, #7
 8008a6e:	2b05      	cmp	r3, #5
 8008a70:	d826      	bhi.n	8008ac0 <UART_SetConfig+0x598>
 8008a72:	a201      	add	r2, pc, #4	@ (adr r2, 8008a78 <UART_SetConfig+0x550>)
 8008a74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a78:	08008a91 	.word	0x08008a91
 8008a7c:	08008a99 	.word	0x08008a99
 8008a80:	08008aa1 	.word	0x08008aa1
 8008a84:	08008aa9 	.word	0x08008aa9
 8008a88:	08008ab1 	.word	0x08008ab1
 8008a8c:	08008ab9 	.word	0x08008ab9
 8008a90:	2302      	movs	r3, #2
 8008a92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a96:	e01a      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008a98:	2304      	movs	r3, #4
 8008a9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a9e:	e016      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008aa0:	2308      	movs	r3, #8
 8008aa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008aa6:	e012      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008aa8:	2310      	movs	r3, #16
 8008aaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008aae:	e00e      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008ab0:	2320      	movs	r3, #32
 8008ab2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ab6:	e00a      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008ab8:	2340      	movs	r3, #64	@ 0x40
 8008aba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008abe:	e006      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008ac0:	2380      	movs	r3, #128	@ 0x80
 8008ac2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ac6:	e002      	b.n	8008ace <UART_SetConfig+0x5a6>
 8008ac8:	2380      	movs	r3, #128	@ 0x80
 8008aca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008ace:	697b      	ldr	r3, [r7, #20]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	4a3f      	ldr	r2, [pc, #252]	@ (8008bd0 <UART_SetConfig+0x6a8>)
 8008ad4:	4293      	cmp	r3, r2
 8008ad6:	f040 80f8 	bne.w	8008cca <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008ada:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008ade:	2b20      	cmp	r3, #32
 8008ae0:	dc46      	bgt.n	8008b70 <UART_SetConfig+0x648>
 8008ae2:	2b02      	cmp	r3, #2
 8008ae4:	f2c0 8082 	blt.w	8008bec <UART_SetConfig+0x6c4>
 8008ae8:	3b02      	subs	r3, #2
 8008aea:	2b1e      	cmp	r3, #30
 8008aec:	d87e      	bhi.n	8008bec <UART_SetConfig+0x6c4>
 8008aee:	a201      	add	r2, pc, #4	@ (adr r2, 8008af4 <UART_SetConfig+0x5cc>)
 8008af0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008af4:	08008b77 	.word	0x08008b77
 8008af8:	08008bed 	.word	0x08008bed
 8008afc:	08008b7f 	.word	0x08008b7f
 8008b00:	08008bed 	.word	0x08008bed
 8008b04:	08008bed 	.word	0x08008bed
 8008b08:	08008bed 	.word	0x08008bed
 8008b0c:	08008b8f 	.word	0x08008b8f
 8008b10:	08008bed 	.word	0x08008bed
 8008b14:	08008bed 	.word	0x08008bed
 8008b18:	08008bed 	.word	0x08008bed
 8008b1c:	08008bed 	.word	0x08008bed
 8008b20:	08008bed 	.word	0x08008bed
 8008b24:	08008bed 	.word	0x08008bed
 8008b28:	08008bed 	.word	0x08008bed
 8008b2c:	08008b9f 	.word	0x08008b9f
 8008b30:	08008bed 	.word	0x08008bed
 8008b34:	08008bed 	.word	0x08008bed
 8008b38:	08008bed 	.word	0x08008bed
 8008b3c:	08008bed 	.word	0x08008bed
 8008b40:	08008bed 	.word	0x08008bed
 8008b44:	08008bed 	.word	0x08008bed
 8008b48:	08008bed 	.word	0x08008bed
 8008b4c:	08008bed 	.word	0x08008bed
 8008b50:	08008bed 	.word	0x08008bed
 8008b54:	08008bed 	.word	0x08008bed
 8008b58:	08008bed 	.word	0x08008bed
 8008b5c:	08008bed 	.word	0x08008bed
 8008b60:	08008bed 	.word	0x08008bed
 8008b64:	08008bed 	.word	0x08008bed
 8008b68:	08008bed 	.word	0x08008bed
 8008b6c:	08008bdf 	.word	0x08008bdf
 8008b70:	2b40      	cmp	r3, #64	@ 0x40
 8008b72:	d037      	beq.n	8008be4 <UART_SetConfig+0x6bc>
 8008b74:	e03a      	b.n	8008bec <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8008b76:	f7fd fd77 	bl	8006668 <HAL_RCCEx_GetD3PCLK1Freq>
 8008b7a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008b7c:	e03c      	b.n	8008bf8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008b7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008b82:	4618      	mov	r0, r3
 8008b84:	f7fd fd86 	bl	8006694 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008b88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b8c:	e034      	b.n	8008bf8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008b8e:	f107 0318 	add.w	r3, r7, #24
 8008b92:	4618      	mov	r0, r3
 8008b94:	f7fd fed2 	bl	800693c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008b98:	69fb      	ldr	r3, [r7, #28]
 8008b9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b9c:	e02c      	b.n	8008bf8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008b9e:	4b09      	ldr	r3, [pc, #36]	@ (8008bc4 <UART_SetConfig+0x69c>)
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	f003 0320 	and.w	r3, r3, #32
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d016      	beq.n	8008bd8 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008baa:	4b06      	ldr	r3, [pc, #24]	@ (8008bc4 <UART_SetConfig+0x69c>)
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	08db      	lsrs	r3, r3, #3
 8008bb0:	f003 0303 	and.w	r3, r3, #3
 8008bb4:	4a07      	ldr	r2, [pc, #28]	@ (8008bd4 <UART_SetConfig+0x6ac>)
 8008bb6:	fa22 f303 	lsr.w	r3, r2, r3
 8008bba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008bbc:	e01c      	b.n	8008bf8 <UART_SetConfig+0x6d0>
 8008bbe:	bf00      	nop
 8008bc0:	40011400 	.word	0x40011400
 8008bc4:	58024400 	.word	0x58024400
 8008bc8:	40007800 	.word	0x40007800
 8008bcc:	40007c00 	.word	0x40007c00
 8008bd0:	58000c00 	.word	0x58000c00
 8008bd4:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8008bd8:	4b9d      	ldr	r3, [pc, #628]	@ (8008e50 <UART_SetConfig+0x928>)
 8008bda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bdc:	e00c      	b.n	8008bf8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008bde:	4b9d      	ldr	r3, [pc, #628]	@ (8008e54 <UART_SetConfig+0x92c>)
 8008be0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008be2:	e009      	b.n	8008bf8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008be4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008be8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bea:	e005      	b.n	8008bf8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8008bec:	2300      	movs	r3, #0
 8008bee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008bf0:	2301      	movs	r3, #1
 8008bf2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008bf6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008bf8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	f000 81de 	beq.w	8008fbc <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008c00:	697b      	ldr	r3, [r7, #20]
 8008c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c04:	4a94      	ldr	r2, [pc, #592]	@ (8008e58 <UART_SetConfig+0x930>)
 8008c06:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008c0a:	461a      	mov	r2, r3
 8008c0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c0e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008c12:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008c14:	697b      	ldr	r3, [r7, #20]
 8008c16:	685a      	ldr	r2, [r3, #4]
 8008c18:	4613      	mov	r3, r2
 8008c1a:	005b      	lsls	r3, r3, #1
 8008c1c:	4413      	add	r3, r2
 8008c1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c20:	429a      	cmp	r2, r3
 8008c22:	d305      	bcc.n	8008c30 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008c24:	697b      	ldr	r3, [r7, #20]
 8008c26:	685b      	ldr	r3, [r3, #4]
 8008c28:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008c2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c2c:	429a      	cmp	r2, r3
 8008c2e:	d903      	bls.n	8008c38 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8008c30:	2301      	movs	r3, #1
 8008c32:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008c36:	e1c1      	b.n	8008fbc <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008c38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	60bb      	str	r3, [r7, #8]
 8008c3e:	60fa      	str	r2, [r7, #12]
 8008c40:	697b      	ldr	r3, [r7, #20]
 8008c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c44:	4a84      	ldr	r2, [pc, #528]	@ (8008e58 <UART_SetConfig+0x930>)
 8008c46:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008c4a:	b29b      	uxth	r3, r3
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	603b      	str	r3, [r7, #0]
 8008c50:	607a      	str	r2, [r7, #4]
 8008c52:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c56:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008c5a:	f7f7 fd65 	bl	8000728 <__aeabi_uldivmod>
 8008c5e:	4602      	mov	r2, r0
 8008c60:	460b      	mov	r3, r1
 8008c62:	4610      	mov	r0, r2
 8008c64:	4619      	mov	r1, r3
 8008c66:	f04f 0200 	mov.w	r2, #0
 8008c6a:	f04f 0300 	mov.w	r3, #0
 8008c6e:	020b      	lsls	r3, r1, #8
 8008c70:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008c74:	0202      	lsls	r2, r0, #8
 8008c76:	6979      	ldr	r1, [r7, #20]
 8008c78:	6849      	ldr	r1, [r1, #4]
 8008c7a:	0849      	lsrs	r1, r1, #1
 8008c7c:	2000      	movs	r0, #0
 8008c7e:	460c      	mov	r4, r1
 8008c80:	4605      	mov	r5, r0
 8008c82:	eb12 0804 	adds.w	r8, r2, r4
 8008c86:	eb43 0905 	adc.w	r9, r3, r5
 8008c8a:	697b      	ldr	r3, [r7, #20]
 8008c8c:	685b      	ldr	r3, [r3, #4]
 8008c8e:	2200      	movs	r2, #0
 8008c90:	469a      	mov	sl, r3
 8008c92:	4693      	mov	fp, r2
 8008c94:	4652      	mov	r2, sl
 8008c96:	465b      	mov	r3, fp
 8008c98:	4640      	mov	r0, r8
 8008c9a:	4649      	mov	r1, r9
 8008c9c:	f7f7 fd44 	bl	8000728 <__aeabi_uldivmod>
 8008ca0:	4602      	mov	r2, r0
 8008ca2:	460b      	mov	r3, r1
 8008ca4:	4613      	mov	r3, r2
 8008ca6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008ca8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008caa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008cae:	d308      	bcc.n	8008cc2 <UART_SetConfig+0x79a>
 8008cb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cb2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008cb6:	d204      	bcs.n	8008cc2 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8008cb8:	697b      	ldr	r3, [r7, #20]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008cbe:	60da      	str	r2, [r3, #12]
 8008cc0:	e17c      	b.n	8008fbc <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8008cc2:	2301      	movs	r3, #1
 8008cc4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008cc8:	e178      	b.n	8008fbc <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008cca:	697b      	ldr	r3, [r7, #20]
 8008ccc:	69db      	ldr	r3, [r3, #28]
 8008cce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008cd2:	f040 80c5 	bne.w	8008e60 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8008cd6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008cda:	2b20      	cmp	r3, #32
 8008cdc:	dc48      	bgt.n	8008d70 <UART_SetConfig+0x848>
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	db7b      	blt.n	8008dda <UART_SetConfig+0x8b2>
 8008ce2:	2b20      	cmp	r3, #32
 8008ce4:	d879      	bhi.n	8008dda <UART_SetConfig+0x8b2>
 8008ce6:	a201      	add	r2, pc, #4	@ (adr r2, 8008cec <UART_SetConfig+0x7c4>)
 8008ce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cec:	08008d77 	.word	0x08008d77
 8008cf0:	08008d7f 	.word	0x08008d7f
 8008cf4:	08008ddb 	.word	0x08008ddb
 8008cf8:	08008ddb 	.word	0x08008ddb
 8008cfc:	08008d87 	.word	0x08008d87
 8008d00:	08008ddb 	.word	0x08008ddb
 8008d04:	08008ddb 	.word	0x08008ddb
 8008d08:	08008ddb 	.word	0x08008ddb
 8008d0c:	08008d97 	.word	0x08008d97
 8008d10:	08008ddb 	.word	0x08008ddb
 8008d14:	08008ddb 	.word	0x08008ddb
 8008d18:	08008ddb 	.word	0x08008ddb
 8008d1c:	08008ddb 	.word	0x08008ddb
 8008d20:	08008ddb 	.word	0x08008ddb
 8008d24:	08008ddb 	.word	0x08008ddb
 8008d28:	08008ddb 	.word	0x08008ddb
 8008d2c:	08008da7 	.word	0x08008da7
 8008d30:	08008ddb 	.word	0x08008ddb
 8008d34:	08008ddb 	.word	0x08008ddb
 8008d38:	08008ddb 	.word	0x08008ddb
 8008d3c:	08008ddb 	.word	0x08008ddb
 8008d40:	08008ddb 	.word	0x08008ddb
 8008d44:	08008ddb 	.word	0x08008ddb
 8008d48:	08008ddb 	.word	0x08008ddb
 8008d4c:	08008ddb 	.word	0x08008ddb
 8008d50:	08008ddb 	.word	0x08008ddb
 8008d54:	08008ddb 	.word	0x08008ddb
 8008d58:	08008ddb 	.word	0x08008ddb
 8008d5c:	08008ddb 	.word	0x08008ddb
 8008d60:	08008ddb 	.word	0x08008ddb
 8008d64:	08008ddb 	.word	0x08008ddb
 8008d68:	08008ddb 	.word	0x08008ddb
 8008d6c:	08008dcd 	.word	0x08008dcd
 8008d70:	2b40      	cmp	r3, #64	@ 0x40
 8008d72:	d02e      	beq.n	8008dd2 <UART_SetConfig+0x8aa>
 8008d74:	e031      	b.n	8008dda <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d76:	f7fc fa41 	bl	80051fc <HAL_RCC_GetPCLK1Freq>
 8008d7a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008d7c:	e033      	b.n	8008de6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008d7e:	f7fc fa53 	bl	8005228 <HAL_RCC_GetPCLK2Freq>
 8008d82:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008d84:	e02f      	b.n	8008de6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008d86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	f7fd fc82 	bl	8006694 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008d90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d94:	e027      	b.n	8008de6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008d96:	f107 0318 	add.w	r3, r7, #24
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	f7fd fdce 	bl	800693c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008da0:	69fb      	ldr	r3, [r7, #28]
 8008da2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008da4:	e01f      	b.n	8008de6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008da6:	4b2d      	ldr	r3, [pc, #180]	@ (8008e5c <UART_SetConfig+0x934>)
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	f003 0320 	and.w	r3, r3, #32
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d009      	beq.n	8008dc6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008db2:	4b2a      	ldr	r3, [pc, #168]	@ (8008e5c <UART_SetConfig+0x934>)
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	08db      	lsrs	r3, r3, #3
 8008db8:	f003 0303 	and.w	r3, r3, #3
 8008dbc:	4a24      	ldr	r2, [pc, #144]	@ (8008e50 <UART_SetConfig+0x928>)
 8008dbe:	fa22 f303 	lsr.w	r3, r2, r3
 8008dc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008dc4:	e00f      	b.n	8008de6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8008dc6:	4b22      	ldr	r3, [pc, #136]	@ (8008e50 <UART_SetConfig+0x928>)
 8008dc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008dca:	e00c      	b.n	8008de6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008dcc:	4b21      	ldr	r3, [pc, #132]	@ (8008e54 <UART_SetConfig+0x92c>)
 8008dce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008dd0:	e009      	b.n	8008de6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008dd2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008dd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008dd8:	e005      	b.n	8008de6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008dde:	2301      	movs	r3, #1
 8008de0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008de4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008de6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	f000 80e7 	beq.w	8008fbc <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008dee:	697b      	ldr	r3, [r7, #20]
 8008df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008df2:	4a19      	ldr	r2, [pc, #100]	@ (8008e58 <UART_SetConfig+0x930>)
 8008df4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008df8:	461a      	mov	r2, r3
 8008dfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008dfc:	fbb3 f3f2 	udiv	r3, r3, r2
 8008e00:	005a      	lsls	r2, r3, #1
 8008e02:	697b      	ldr	r3, [r7, #20]
 8008e04:	685b      	ldr	r3, [r3, #4]
 8008e06:	085b      	lsrs	r3, r3, #1
 8008e08:	441a      	add	r2, r3
 8008e0a:	697b      	ldr	r3, [r7, #20]
 8008e0c:	685b      	ldr	r3, [r3, #4]
 8008e0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e12:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008e14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e16:	2b0f      	cmp	r3, #15
 8008e18:	d916      	bls.n	8008e48 <UART_SetConfig+0x920>
 8008e1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008e20:	d212      	bcs.n	8008e48 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008e22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e24:	b29b      	uxth	r3, r3
 8008e26:	f023 030f 	bic.w	r3, r3, #15
 8008e2a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008e2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e2e:	085b      	lsrs	r3, r3, #1
 8008e30:	b29b      	uxth	r3, r3
 8008e32:	f003 0307 	and.w	r3, r3, #7
 8008e36:	b29a      	uxth	r2, r3
 8008e38:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008e3a:	4313      	orrs	r3, r2
 8008e3c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8008e3e:	697b      	ldr	r3, [r7, #20]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8008e44:	60da      	str	r2, [r3, #12]
 8008e46:	e0b9      	b.n	8008fbc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008e48:	2301      	movs	r3, #1
 8008e4a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008e4e:	e0b5      	b.n	8008fbc <UART_SetConfig+0xa94>
 8008e50:	03d09000 	.word	0x03d09000
 8008e54:	003d0900 	.word	0x003d0900
 8008e58:	0800ee44 	.word	0x0800ee44
 8008e5c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8008e60:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008e64:	2b20      	cmp	r3, #32
 8008e66:	dc49      	bgt.n	8008efc <UART_SetConfig+0x9d4>
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	db7c      	blt.n	8008f66 <UART_SetConfig+0xa3e>
 8008e6c:	2b20      	cmp	r3, #32
 8008e6e:	d87a      	bhi.n	8008f66 <UART_SetConfig+0xa3e>
 8008e70:	a201      	add	r2, pc, #4	@ (adr r2, 8008e78 <UART_SetConfig+0x950>)
 8008e72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e76:	bf00      	nop
 8008e78:	08008f03 	.word	0x08008f03
 8008e7c:	08008f0b 	.word	0x08008f0b
 8008e80:	08008f67 	.word	0x08008f67
 8008e84:	08008f67 	.word	0x08008f67
 8008e88:	08008f13 	.word	0x08008f13
 8008e8c:	08008f67 	.word	0x08008f67
 8008e90:	08008f67 	.word	0x08008f67
 8008e94:	08008f67 	.word	0x08008f67
 8008e98:	08008f23 	.word	0x08008f23
 8008e9c:	08008f67 	.word	0x08008f67
 8008ea0:	08008f67 	.word	0x08008f67
 8008ea4:	08008f67 	.word	0x08008f67
 8008ea8:	08008f67 	.word	0x08008f67
 8008eac:	08008f67 	.word	0x08008f67
 8008eb0:	08008f67 	.word	0x08008f67
 8008eb4:	08008f67 	.word	0x08008f67
 8008eb8:	08008f33 	.word	0x08008f33
 8008ebc:	08008f67 	.word	0x08008f67
 8008ec0:	08008f67 	.word	0x08008f67
 8008ec4:	08008f67 	.word	0x08008f67
 8008ec8:	08008f67 	.word	0x08008f67
 8008ecc:	08008f67 	.word	0x08008f67
 8008ed0:	08008f67 	.word	0x08008f67
 8008ed4:	08008f67 	.word	0x08008f67
 8008ed8:	08008f67 	.word	0x08008f67
 8008edc:	08008f67 	.word	0x08008f67
 8008ee0:	08008f67 	.word	0x08008f67
 8008ee4:	08008f67 	.word	0x08008f67
 8008ee8:	08008f67 	.word	0x08008f67
 8008eec:	08008f67 	.word	0x08008f67
 8008ef0:	08008f67 	.word	0x08008f67
 8008ef4:	08008f67 	.word	0x08008f67
 8008ef8:	08008f59 	.word	0x08008f59
 8008efc:	2b40      	cmp	r3, #64	@ 0x40
 8008efe:	d02e      	beq.n	8008f5e <UART_SetConfig+0xa36>
 8008f00:	e031      	b.n	8008f66 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008f02:	f7fc f97b 	bl	80051fc <HAL_RCC_GetPCLK1Freq>
 8008f06:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008f08:	e033      	b.n	8008f72 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008f0a:	f7fc f98d 	bl	8005228 <HAL_RCC_GetPCLK2Freq>
 8008f0e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008f10:	e02f      	b.n	8008f72 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008f12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008f16:	4618      	mov	r0, r3
 8008f18:	f7fd fbbc 	bl	8006694 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008f1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f20:	e027      	b.n	8008f72 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008f22:	f107 0318 	add.w	r3, r7, #24
 8008f26:	4618      	mov	r0, r3
 8008f28:	f7fd fd08 	bl	800693c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008f2c:	69fb      	ldr	r3, [r7, #28]
 8008f2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f30:	e01f      	b.n	8008f72 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008f32:	4b2d      	ldr	r3, [pc, #180]	@ (8008fe8 <UART_SetConfig+0xac0>)
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	f003 0320 	and.w	r3, r3, #32
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d009      	beq.n	8008f52 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008f3e:	4b2a      	ldr	r3, [pc, #168]	@ (8008fe8 <UART_SetConfig+0xac0>)
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	08db      	lsrs	r3, r3, #3
 8008f44:	f003 0303 	and.w	r3, r3, #3
 8008f48:	4a28      	ldr	r2, [pc, #160]	@ (8008fec <UART_SetConfig+0xac4>)
 8008f4a:	fa22 f303 	lsr.w	r3, r2, r3
 8008f4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008f50:	e00f      	b.n	8008f72 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8008f52:	4b26      	ldr	r3, [pc, #152]	@ (8008fec <UART_SetConfig+0xac4>)
 8008f54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f56:	e00c      	b.n	8008f72 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008f58:	4b25      	ldr	r3, [pc, #148]	@ (8008ff0 <UART_SetConfig+0xac8>)
 8008f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f5c:	e009      	b.n	8008f72 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008f5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008f62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f64:	e005      	b.n	8008f72 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8008f66:	2300      	movs	r3, #0
 8008f68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008f6a:	2301      	movs	r3, #1
 8008f6c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008f70:	bf00      	nop
    }

    if (pclk != 0U)
 8008f72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d021      	beq.n	8008fbc <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008f78:	697b      	ldr	r3, [r7, #20]
 8008f7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f7c:	4a1d      	ldr	r2, [pc, #116]	@ (8008ff4 <UART_SetConfig+0xacc>)
 8008f7e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008f82:	461a      	mov	r2, r3
 8008f84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f86:	fbb3 f2f2 	udiv	r2, r3, r2
 8008f8a:	697b      	ldr	r3, [r7, #20]
 8008f8c:	685b      	ldr	r3, [r3, #4]
 8008f8e:	085b      	lsrs	r3, r3, #1
 8008f90:	441a      	add	r2, r3
 8008f92:	697b      	ldr	r3, [r7, #20]
 8008f94:	685b      	ldr	r3, [r3, #4]
 8008f96:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f9a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008f9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f9e:	2b0f      	cmp	r3, #15
 8008fa0:	d909      	bls.n	8008fb6 <UART_SetConfig+0xa8e>
 8008fa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fa4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008fa8:	d205      	bcs.n	8008fb6 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008faa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fac:	b29a      	uxth	r2, r3
 8008fae:	697b      	ldr	r3, [r7, #20]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	60da      	str	r2, [r3, #12]
 8008fb4:	e002      	b.n	8008fbc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008fb6:	2301      	movs	r3, #1
 8008fb8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008fbc:	697b      	ldr	r3, [r7, #20]
 8008fbe:	2201      	movs	r2, #1
 8008fc0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008fc4:	697b      	ldr	r3, [r7, #20]
 8008fc6:	2201      	movs	r2, #1
 8008fc8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008fcc:	697b      	ldr	r3, [r7, #20]
 8008fce:	2200      	movs	r2, #0
 8008fd0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008fd2:	697b      	ldr	r3, [r7, #20]
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008fd8:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8008fdc:	4618      	mov	r0, r3
 8008fde:	3748      	adds	r7, #72	@ 0x48
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008fe6:	bf00      	nop
 8008fe8:	58024400 	.word	0x58024400
 8008fec:	03d09000 	.word	0x03d09000
 8008ff0:	003d0900 	.word	0x003d0900
 8008ff4:	0800ee44 	.word	0x0800ee44

08008ff8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008ff8:	b480      	push	{r7}
 8008ffa:	b083      	sub	sp, #12
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009004:	f003 0308 	and.w	r3, r3, #8
 8009008:	2b00      	cmp	r3, #0
 800900a:	d00a      	beq.n	8009022 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	685b      	ldr	r3, [r3, #4]
 8009012:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	430a      	orrs	r2, r1
 8009020:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009026:	f003 0301 	and.w	r3, r3, #1
 800902a:	2b00      	cmp	r3, #0
 800902c:	d00a      	beq.n	8009044 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	685b      	ldr	r3, [r3, #4]
 8009034:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	430a      	orrs	r2, r1
 8009042:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009048:	f003 0302 	and.w	r3, r3, #2
 800904c:	2b00      	cmp	r3, #0
 800904e:	d00a      	beq.n	8009066 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	685b      	ldr	r3, [r3, #4]
 8009056:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	430a      	orrs	r2, r1
 8009064:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800906a:	f003 0304 	and.w	r3, r3, #4
 800906e:	2b00      	cmp	r3, #0
 8009070:	d00a      	beq.n	8009088 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	685b      	ldr	r3, [r3, #4]
 8009078:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	430a      	orrs	r2, r1
 8009086:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800908c:	f003 0310 	and.w	r3, r3, #16
 8009090:	2b00      	cmp	r3, #0
 8009092:	d00a      	beq.n	80090aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	689b      	ldr	r3, [r3, #8]
 800909a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	430a      	orrs	r2, r1
 80090a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090ae:	f003 0320 	and.w	r3, r3, #32
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d00a      	beq.n	80090cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	689b      	ldr	r3, [r3, #8]
 80090bc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	430a      	orrs	r2, r1
 80090ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d01a      	beq.n	800910e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	685b      	ldr	r3, [r3, #4]
 80090de:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	430a      	orrs	r2, r1
 80090ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80090f6:	d10a      	bne.n	800910e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	685b      	ldr	r3, [r3, #4]
 80090fe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	430a      	orrs	r2, r1
 800910c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009112:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009116:	2b00      	cmp	r3, #0
 8009118:	d00a      	beq.n	8009130 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	685b      	ldr	r3, [r3, #4]
 8009120:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	430a      	orrs	r2, r1
 800912e:	605a      	str	r2, [r3, #4]
  }
}
 8009130:	bf00      	nop
 8009132:	370c      	adds	r7, #12
 8009134:	46bd      	mov	sp, r7
 8009136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913a:	4770      	bx	lr

0800913c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b098      	sub	sp, #96	@ 0x60
 8009140:	af02      	add	r7, sp, #8
 8009142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	2200      	movs	r2, #0
 8009148:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800914c:	f7f9 fad4 	bl	80026f8 <HAL_GetTick>
 8009150:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	f003 0308 	and.w	r3, r3, #8
 800915c:	2b08      	cmp	r3, #8
 800915e:	d12f      	bne.n	80091c0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009160:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009164:	9300      	str	r3, [sp, #0]
 8009166:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009168:	2200      	movs	r2, #0
 800916a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800916e:	6878      	ldr	r0, [r7, #4]
 8009170:	f000 f88e 	bl	8009290 <UART_WaitOnFlagUntilTimeout>
 8009174:	4603      	mov	r3, r0
 8009176:	2b00      	cmp	r3, #0
 8009178:	d022      	beq.n	80091c0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009180:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009182:	e853 3f00 	ldrex	r3, [r3]
 8009186:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009188:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800918a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800918e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	461a      	mov	r2, r3
 8009196:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009198:	647b      	str	r3, [r7, #68]	@ 0x44
 800919a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800919c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800919e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80091a0:	e841 2300 	strex	r3, r2, [r1]
 80091a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80091a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d1e6      	bne.n	800917a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2220      	movs	r2, #32
 80091b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	2200      	movs	r2, #0
 80091b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80091bc:	2303      	movs	r3, #3
 80091be:	e063      	b.n	8009288 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	f003 0304 	and.w	r3, r3, #4
 80091ca:	2b04      	cmp	r3, #4
 80091cc:	d149      	bne.n	8009262 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80091ce:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80091d2:	9300      	str	r3, [sp, #0]
 80091d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80091d6:	2200      	movs	r2, #0
 80091d8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80091dc:	6878      	ldr	r0, [r7, #4]
 80091de:	f000 f857 	bl	8009290 <UART_WaitOnFlagUntilTimeout>
 80091e2:	4603      	mov	r3, r0
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d03c      	beq.n	8009262 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091f0:	e853 3f00 	ldrex	r3, [r3]
 80091f4:	623b      	str	r3, [r7, #32]
   return(result);
 80091f6:	6a3b      	ldr	r3, [r7, #32]
 80091f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80091fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	461a      	mov	r2, r3
 8009204:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009206:	633b      	str	r3, [r7, #48]	@ 0x30
 8009208:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800920a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800920c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800920e:	e841 2300 	strex	r3, r2, [r1]
 8009212:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009214:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009216:	2b00      	cmp	r3, #0
 8009218:	d1e6      	bne.n	80091e8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	3308      	adds	r3, #8
 8009220:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009222:	693b      	ldr	r3, [r7, #16]
 8009224:	e853 3f00 	ldrex	r3, [r3]
 8009228:	60fb      	str	r3, [r7, #12]
   return(result);
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	f023 0301 	bic.w	r3, r3, #1
 8009230:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	3308      	adds	r3, #8
 8009238:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800923a:	61fa      	str	r2, [r7, #28]
 800923c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800923e:	69b9      	ldr	r1, [r7, #24]
 8009240:	69fa      	ldr	r2, [r7, #28]
 8009242:	e841 2300 	strex	r3, r2, [r1]
 8009246:	617b      	str	r3, [r7, #20]
   return(result);
 8009248:	697b      	ldr	r3, [r7, #20]
 800924a:	2b00      	cmp	r3, #0
 800924c:	d1e5      	bne.n	800921a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	2220      	movs	r2, #32
 8009252:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	2200      	movs	r2, #0
 800925a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800925e:	2303      	movs	r3, #3
 8009260:	e012      	b.n	8009288 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	2220      	movs	r2, #32
 8009266:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	2220      	movs	r2, #32
 800926e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	2200      	movs	r2, #0
 8009276:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	2200      	movs	r2, #0
 800927c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	2200      	movs	r2, #0
 8009282:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009286:	2300      	movs	r3, #0
}
 8009288:	4618      	mov	r0, r3
 800928a:	3758      	adds	r7, #88	@ 0x58
 800928c:	46bd      	mov	sp, r7
 800928e:	bd80      	pop	{r7, pc}

08009290 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009290:	b580      	push	{r7, lr}
 8009292:	b084      	sub	sp, #16
 8009294:	af00      	add	r7, sp, #0
 8009296:	60f8      	str	r0, [r7, #12]
 8009298:	60b9      	str	r1, [r7, #8]
 800929a:	603b      	str	r3, [r7, #0]
 800929c:	4613      	mov	r3, r2
 800929e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80092a0:	e04f      	b.n	8009342 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80092a2:	69bb      	ldr	r3, [r7, #24]
 80092a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092a8:	d04b      	beq.n	8009342 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80092aa:	f7f9 fa25 	bl	80026f8 <HAL_GetTick>
 80092ae:	4602      	mov	r2, r0
 80092b0:	683b      	ldr	r3, [r7, #0]
 80092b2:	1ad3      	subs	r3, r2, r3
 80092b4:	69ba      	ldr	r2, [r7, #24]
 80092b6:	429a      	cmp	r2, r3
 80092b8:	d302      	bcc.n	80092c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80092ba:	69bb      	ldr	r3, [r7, #24]
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d101      	bne.n	80092c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80092c0:	2303      	movs	r3, #3
 80092c2:	e04e      	b.n	8009362 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	f003 0304 	and.w	r3, r3, #4
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d037      	beq.n	8009342 <UART_WaitOnFlagUntilTimeout+0xb2>
 80092d2:	68bb      	ldr	r3, [r7, #8]
 80092d4:	2b80      	cmp	r3, #128	@ 0x80
 80092d6:	d034      	beq.n	8009342 <UART_WaitOnFlagUntilTimeout+0xb2>
 80092d8:	68bb      	ldr	r3, [r7, #8]
 80092da:	2b40      	cmp	r3, #64	@ 0x40
 80092dc:	d031      	beq.n	8009342 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	69db      	ldr	r3, [r3, #28]
 80092e4:	f003 0308 	and.w	r3, r3, #8
 80092e8:	2b08      	cmp	r3, #8
 80092ea:	d110      	bne.n	800930e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	2208      	movs	r2, #8
 80092f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80092f4:	68f8      	ldr	r0, [r7, #12]
 80092f6:	f000 f95b 	bl	80095b0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	2208      	movs	r2, #8
 80092fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	2200      	movs	r2, #0
 8009306:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800930a:	2301      	movs	r3, #1
 800930c:	e029      	b.n	8009362 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	69db      	ldr	r3, [r3, #28]
 8009314:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009318:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800931c:	d111      	bne.n	8009342 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009326:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009328:	68f8      	ldr	r0, [r7, #12]
 800932a:	f000 f941 	bl	80095b0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	2220      	movs	r2, #32
 8009332:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	2200      	movs	r2, #0
 800933a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800933e:	2303      	movs	r3, #3
 8009340:	e00f      	b.n	8009362 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	69da      	ldr	r2, [r3, #28]
 8009348:	68bb      	ldr	r3, [r7, #8]
 800934a:	4013      	ands	r3, r2
 800934c:	68ba      	ldr	r2, [r7, #8]
 800934e:	429a      	cmp	r2, r3
 8009350:	bf0c      	ite	eq
 8009352:	2301      	moveq	r3, #1
 8009354:	2300      	movne	r3, #0
 8009356:	b2db      	uxtb	r3, r3
 8009358:	461a      	mov	r2, r3
 800935a:	79fb      	ldrb	r3, [r7, #7]
 800935c:	429a      	cmp	r2, r3
 800935e:	d0a0      	beq.n	80092a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009360:	2300      	movs	r3, #0
}
 8009362:	4618      	mov	r0, r3
 8009364:	3710      	adds	r7, #16
 8009366:	46bd      	mov	sp, r7
 8009368:	bd80      	pop	{r7, pc}
	...

0800936c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800936c:	b480      	push	{r7}
 800936e:	b0a3      	sub	sp, #140	@ 0x8c
 8009370:	af00      	add	r7, sp, #0
 8009372:	60f8      	str	r0, [r7, #12]
 8009374:	60b9      	str	r1, [r7, #8]
 8009376:	4613      	mov	r3, r2
 8009378:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	68ba      	ldr	r2, [r7, #8]
 800937e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	88fa      	ldrh	r2, [r7, #6]
 8009384:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	88fa      	ldrh	r2, [r7, #6]
 800938c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	2200      	movs	r2, #0
 8009394:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	689b      	ldr	r3, [r3, #8]
 800939a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800939e:	d10e      	bne.n	80093be <UART_Start_Receive_IT+0x52>
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	691b      	ldr	r3, [r3, #16]
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d105      	bne.n	80093b4 <UART_Start_Receive_IT+0x48>
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80093ae:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80093b2:	e02d      	b.n	8009410 <UART_Start_Receive_IT+0xa4>
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	22ff      	movs	r2, #255	@ 0xff
 80093b8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80093bc:	e028      	b.n	8009410 <UART_Start_Receive_IT+0xa4>
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	689b      	ldr	r3, [r3, #8]
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d10d      	bne.n	80093e2 <UART_Start_Receive_IT+0x76>
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	691b      	ldr	r3, [r3, #16]
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d104      	bne.n	80093d8 <UART_Start_Receive_IT+0x6c>
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	22ff      	movs	r2, #255	@ 0xff
 80093d2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80093d6:	e01b      	b.n	8009410 <UART_Start_Receive_IT+0xa4>
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	227f      	movs	r2, #127	@ 0x7f
 80093dc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80093e0:	e016      	b.n	8009410 <UART_Start_Receive_IT+0xa4>
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	689b      	ldr	r3, [r3, #8]
 80093e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80093ea:	d10d      	bne.n	8009408 <UART_Start_Receive_IT+0x9c>
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	691b      	ldr	r3, [r3, #16]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d104      	bne.n	80093fe <UART_Start_Receive_IT+0x92>
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	227f      	movs	r2, #127	@ 0x7f
 80093f8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80093fc:	e008      	b.n	8009410 <UART_Start_Receive_IT+0xa4>
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	223f      	movs	r2, #63	@ 0x3f
 8009402:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009406:	e003      	b.n	8009410 <UART_Start_Receive_IT+0xa4>
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	2200      	movs	r2, #0
 800940c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	2200      	movs	r2, #0
 8009414:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	2222      	movs	r2, #34	@ 0x22
 800941c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	3308      	adds	r3, #8
 8009426:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009428:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800942a:	e853 3f00 	ldrex	r3, [r3]
 800942e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009430:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009432:	f043 0301 	orr.w	r3, r3, #1
 8009436:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	3308      	adds	r3, #8
 8009440:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009444:	673a      	str	r2, [r7, #112]	@ 0x70
 8009446:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009448:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800944a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800944c:	e841 2300 	strex	r3, r2, [r1]
 8009450:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8009452:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009454:	2b00      	cmp	r3, #0
 8009456:	d1e3      	bne.n	8009420 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800945c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009460:	d14f      	bne.n	8009502 <UART_Start_Receive_IT+0x196>
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009468:	88fa      	ldrh	r2, [r7, #6]
 800946a:	429a      	cmp	r2, r3
 800946c:	d349      	bcc.n	8009502 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	689b      	ldr	r3, [r3, #8]
 8009472:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009476:	d107      	bne.n	8009488 <UART_Start_Receive_IT+0x11c>
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	691b      	ldr	r3, [r3, #16]
 800947c:	2b00      	cmp	r3, #0
 800947e:	d103      	bne.n	8009488 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	4a47      	ldr	r2, [pc, #284]	@ (80095a0 <UART_Start_Receive_IT+0x234>)
 8009484:	675a      	str	r2, [r3, #116]	@ 0x74
 8009486:	e002      	b.n	800948e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	4a46      	ldr	r2, [pc, #280]	@ (80095a4 <UART_Start_Receive_IT+0x238>)
 800948c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	691b      	ldr	r3, [r3, #16]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d01a      	beq.n	80094cc <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800949c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800949e:	e853 3f00 	ldrex	r3, [r3]
 80094a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80094a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80094aa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	461a      	mov	r2, r3
 80094b4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80094b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80094ba:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094bc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80094be:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80094c0:	e841 2300 	strex	r3, r2, [r1]
 80094c4:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80094c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d1e4      	bne.n	8009496 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	3308      	adds	r3, #8
 80094d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094d6:	e853 3f00 	ldrex	r3, [r3]
 80094da:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80094dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80094e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	3308      	adds	r3, #8
 80094ea:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80094ec:	64ba      	str	r2, [r7, #72]	@ 0x48
 80094ee:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094f0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80094f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80094f4:	e841 2300 	strex	r3, r2, [r1]
 80094f8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80094fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d1e5      	bne.n	80094cc <UART_Start_Receive_IT+0x160>
 8009500:	e046      	b.n	8009590 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	689b      	ldr	r3, [r3, #8]
 8009506:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800950a:	d107      	bne.n	800951c <UART_Start_Receive_IT+0x1b0>
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	691b      	ldr	r3, [r3, #16]
 8009510:	2b00      	cmp	r3, #0
 8009512:	d103      	bne.n	800951c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	4a24      	ldr	r2, [pc, #144]	@ (80095a8 <UART_Start_Receive_IT+0x23c>)
 8009518:	675a      	str	r2, [r3, #116]	@ 0x74
 800951a:	e002      	b.n	8009522 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	4a23      	ldr	r2, [pc, #140]	@ (80095ac <UART_Start_Receive_IT+0x240>)
 8009520:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	691b      	ldr	r3, [r3, #16]
 8009526:	2b00      	cmp	r3, #0
 8009528:	d019      	beq.n	800955e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009530:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009532:	e853 3f00 	ldrex	r3, [r3]
 8009536:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800953a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800953e:	677b      	str	r3, [r7, #116]	@ 0x74
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	461a      	mov	r2, r3
 8009546:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009548:	637b      	str	r3, [r7, #52]	@ 0x34
 800954a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800954c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800954e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009550:	e841 2300 	strex	r3, r2, [r1]
 8009554:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009556:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009558:	2b00      	cmp	r3, #0
 800955a:	d1e6      	bne.n	800952a <UART_Start_Receive_IT+0x1be>
 800955c:	e018      	b.n	8009590 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009564:	697b      	ldr	r3, [r7, #20]
 8009566:	e853 3f00 	ldrex	r3, [r3]
 800956a:	613b      	str	r3, [r7, #16]
   return(result);
 800956c:	693b      	ldr	r3, [r7, #16]
 800956e:	f043 0320 	orr.w	r3, r3, #32
 8009572:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	461a      	mov	r2, r3
 800957a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800957c:	623b      	str	r3, [r7, #32]
 800957e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009580:	69f9      	ldr	r1, [r7, #28]
 8009582:	6a3a      	ldr	r2, [r7, #32]
 8009584:	e841 2300 	strex	r3, r2, [r1]
 8009588:	61bb      	str	r3, [r7, #24]
   return(result);
 800958a:	69bb      	ldr	r3, [r7, #24]
 800958c:	2b00      	cmp	r3, #0
 800958e:	d1e6      	bne.n	800955e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8009590:	2300      	movs	r3, #0
}
 8009592:	4618      	mov	r0, r3
 8009594:	378c      	adds	r7, #140	@ 0x8c
 8009596:	46bd      	mov	sp, r7
 8009598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800959c:	4770      	bx	lr
 800959e:	bf00      	nop
 80095a0:	08009dcd 	.word	0x08009dcd
 80095a4:	08009a69 	.word	0x08009a69
 80095a8:	080098b1 	.word	0x080098b1
 80095ac:	080096f9 	.word	0x080096f9

080095b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80095b0:	b480      	push	{r7}
 80095b2:	b095      	sub	sp, #84	@ 0x54
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095c0:	e853 3f00 	ldrex	r3, [r3]
 80095c4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80095c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80095cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	461a      	mov	r2, r3
 80095d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80095d6:	643b      	str	r3, [r7, #64]	@ 0x40
 80095d8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095da:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80095dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80095de:	e841 2300 	strex	r3, r2, [r1]
 80095e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80095e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d1e6      	bne.n	80095b8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	3308      	adds	r3, #8
 80095f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095f2:	6a3b      	ldr	r3, [r7, #32]
 80095f4:	e853 3f00 	ldrex	r3, [r3]
 80095f8:	61fb      	str	r3, [r7, #28]
   return(result);
 80095fa:	69fa      	ldr	r2, [r7, #28]
 80095fc:	4b1e      	ldr	r3, [pc, #120]	@ (8009678 <UART_EndRxTransfer+0xc8>)
 80095fe:	4013      	ands	r3, r2
 8009600:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	3308      	adds	r3, #8
 8009608:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800960a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800960c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800960e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009610:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009612:	e841 2300 	strex	r3, r2, [r1]
 8009616:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800961a:	2b00      	cmp	r3, #0
 800961c:	d1e5      	bne.n	80095ea <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009622:	2b01      	cmp	r3, #1
 8009624:	d118      	bne.n	8009658 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	e853 3f00 	ldrex	r3, [r3]
 8009632:	60bb      	str	r3, [r7, #8]
   return(result);
 8009634:	68bb      	ldr	r3, [r7, #8]
 8009636:	f023 0310 	bic.w	r3, r3, #16
 800963a:	647b      	str	r3, [r7, #68]	@ 0x44
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	461a      	mov	r2, r3
 8009642:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009644:	61bb      	str	r3, [r7, #24]
 8009646:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009648:	6979      	ldr	r1, [r7, #20]
 800964a:	69ba      	ldr	r2, [r7, #24]
 800964c:	e841 2300 	strex	r3, r2, [r1]
 8009650:	613b      	str	r3, [r7, #16]
   return(result);
 8009652:	693b      	ldr	r3, [r7, #16]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d1e6      	bne.n	8009626 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	2220      	movs	r2, #32
 800965c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	2200      	movs	r2, #0
 8009664:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	2200      	movs	r2, #0
 800966a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800966c:	bf00      	nop
 800966e:	3754      	adds	r7, #84	@ 0x54
 8009670:	46bd      	mov	sp, r7
 8009672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009676:	4770      	bx	lr
 8009678:	effffffe 	.word	0xeffffffe

0800967c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b084      	sub	sp, #16
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009688:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	2200      	movs	r2, #0
 800968e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009692:	68f8      	ldr	r0, [r7, #12]
 8009694:	f7f7 fc4d 	bl	8000f32 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009698:	bf00      	nop
 800969a:	3710      	adds	r7, #16
 800969c:	46bd      	mov	sp, r7
 800969e:	bd80      	pop	{r7, pc}

080096a0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80096a0:	b580      	push	{r7, lr}
 80096a2:	b088      	sub	sp, #32
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	e853 3f00 	ldrex	r3, [r3]
 80096b4:	60bb      	str	r3, [r7, #8]
   return(result);
 80096b6:	68bb      	ldr	r3, [r7, #8]
 80096b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80096bc:	61fb      	str	r3, [r7, #28]
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	461a      	mov	r2, r3
 80096c4:	69fb      	ldr	r3, [r7, #28]
 80096c6:	61bb      	str	r3, [r7, #24]
 80096c8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096ca:	6979      	ldr	r1, [r7, #20]
 80096cc:	69ba      	ldr	r2, [r7, #24]
 80096ce:	e841 2300 	strex	r3, r2, [r1]
 80096d2:	613b      	str	r3, [r7, #16]
   return(result);
 80096d4:	693b      	ldr	r3, [r7, #16]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d1e6      	bne.n	80096a8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2220      	movs	r2, #32
 80096de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	2200      	movs	r2, #0
 80096e6:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80096e8:	6878      	ldr	r0, [r7, #4]
 80096ea:	f7fe ff09 	bl	8008500 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80096ee:	bf00      	nop
 80096f0:	3720      	adds	r7, #32
 80096f2:	46bd      	mov	sp, r7
 80096f4:	bd80      	pop	{r7, pc}
	...

080096f8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80096f8:	b580      	push	{r7, lr}
 80096fa:	b09c      	sub	sp, #112	@ 0x70
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009706:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009710:	2b22      	cmp	r3, #34	@ 0x22
 8009712:	f040 80be 	bne.w	8009892 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800971c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009720:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8009724:	b2d9      	uxtb	r1, r3
 8009726:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800972a:	b2da      	uxtb	r2, r3
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009730:	400a      	ands	r2, r1
 8009732:	b2d2      	uxtb	r2, r2
 8009734:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800973a:	1c5a      	adds	r2, r3, #1
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009746:	b29b      	uxth	r3, r3
 8009748:	3b01      	subs	r3, #1
 800974a:	b29a      	uxth	r2, r3
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009758:	b29b      	uxth	r3, r3
 800975a:	2b00      	cmp	r3, #0
 800975c:	f040 80a1 	bne.w	80098a2 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009766:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009768:	e853 3f00 	ldrex	r3, [r3]
 800976c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800976e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009770:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009774:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	461a      	mov	r2, r3
 800977c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800977e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009780:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009782:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009784:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009786:	e841 2300 	strex	r3, r2, [r1]
 800978a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800978c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800978e:	2b00      	cmp	r3, #0
 8009790:	d1e6      	bne.n	8009760 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	3308      	adds	r3, #8
 8009798:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800979a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800979c:	e853 3f00 	ldrex	r3, [r3]
 80097a0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80097a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097a4:	f023 0301 	bic.w	r3, r3, #1
 80097a8:	667b      	str	r3, [r7, #100]	@ 0x64
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	3308      	adds	r3, #8
 80097b0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80097b2:	647a      	str	r2, [r7, #68]	@ 0x44
 80097b4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097b6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80097b8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80097ba:	e841 2300 	strex	r3, r2, [r1]
 80097be:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80097c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d1e5      	bne.n	8009792 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	2220      	movs	r2, #32
 80097ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	2200      	movs	r2, #0
 80097d2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	2200      	movs	r2, #0
 80097d8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	4a33      	ldr	r2, [pc, #204]	@ (80098ac <UART_RxISR_8BIT+0x1b4>)
 80097e0:	4293      	cmp	r3, r2
 80097e2:	d01f      	beq.n	8009824 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	685b      	ldr	r3, [r3, #4]
 80097ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d018      	beq.n	8009824 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097fa:	e853 3f00 	ldrex	r3, [r3]
 80097fe:	623b      	str	r3, [r7, #32]
   return(result);
 8009800:	6a3b      	ldr	r3, [r7, #32]
 8009802:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009806:	663b      	str	r3, [r7, #96]	@ 0x60
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	461a      	mov	r2, r3
 800980e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009810:	633b      	str	r3, [r7, #48]	@ 0x30
 8009812:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009814:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009816:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009818:	e841 2300 	strex	r3, r2, [r1]
 800981c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800981e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009820:	2b00      	cmp	r3, #0
 8009822:	d1e6      	bne.n	80097f2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009828:	2b01      	cmp	r3, #1
 800982a:	d12e      	bne.n	800988a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	2200      	movs	r2, #0
 8009830:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009838:	693b      	ldr	r3, [r7, #16]
 800983a:	e853 3f00 	ldrex	r3, [r3]
 800983e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	f023 0310 	bic.w	r3, r3, #16
 8009846:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	461a      	mov	r2, r3
 800984e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009850:	61fb      	str	r3, [r7, #28]
 8009852:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009854:	69b9      	ldr	r1, [r7, #24]
 8009856:	69fa      	ldr	r2, [r7, #28]
 8009858:	e841 2300 	strex	r3, r2, [r1]
 800985c:	617b      	str	r3, [r7, #20]
   return(result);
 800985e:	697b      	ldr	r3, [r7, #20]
 8009860:	2b00      	cmp	r3, #0
 8009862:	d1e6      	bne.n	8009832 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	69db      	ldr	r3, [r3, #28]
 800986a:	f003 0310 	and.w	r3, r3, #16
 800986e:	2b10      	cmp	r3, #16
 8009870:	d103      	bne.n	800987a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	2210      	movs	r2, #16
 8009878:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009880:	4619      	mov	r1, r3
 8009882:	6878      	ldr	r0, [r7, #4]
 8009884:	f7f7 fb26 	bl	8000ed4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009888:	e00b      	b.n	80098a2 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800988a:	6878      	ldr	r0, [r7, #4]
 800988c:	f7fe fe42 	bl	8008514 <HAL_UART_RxCpltCallback>
}
 8009890:	e007      	b.n	80098a2 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	699a      	ldr	r2, [r3, #24]
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	f042 0208 	orr.w	r2, r2, #8
 80098a0:	619a      	str	r2, [r3, #24]
}
 80098a2:	bf00      	nop
 80098a4:	3770      	adds	r7, #112	@ 0x70
 80098a6:	46bd      	mov	sp, r7
 80098a8:	bd80      	pop	{r7, pc}
 80098aa:	bf00      	nop
 80098ac:	58000c00 	.word	0x58000c00

080098b0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80098b0:	b580      	push	{r7, lr}
 80098b2:	b09c      	sub	sp, #112	@ 0x70
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80098be:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80098c8:	2b22      	cmp	r3, #34	@ 0x22
 80098ca:	f040 80be 	bne.w	8009a4a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098d4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80098dc:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80098de:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80098e2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80098e6:	4013      	ands	r3, r2
 80098e8:	b29a      	uxth	r2, r3
 80098ea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80098ec:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80098f2:	1c9a      	adds	r2, r3, #2
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80098fe:	b29b      	uxth	r3, r3
 8009900:	3b01      	subs	r3, #1
 8009902:	b29a      	uxth	r2, r3
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009910:	b29b      	uxth	r3, r3
 8009912:	2b00      	cmp	r3, #0
 8009914:	f040 80a1 	bne.w	8009a5a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800991e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009920:	e853 3f00 	ldrex	r3, [r3]
 8009924:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009926:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009928:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800992c:	667b      	str	r3, [r7, #100]	@ 0x64
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	461a      	mov	r2, r3
 8009934:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009936:	657b      	str	r3, [r7, #84]	@ 0x54
 8009938:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800993a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800993c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800993e:	e841 2300 	strex	r3, r2, [r1]
 8009942:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009944:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009946:	2b00      	cmp	r3, #0
 8009948:	d1e6      	bne.n	8009918 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	3308      	adds	r3, #8
 8009950:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009952:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009954:	e853 3f00 	ldrex	r3, [r3]
 8009958:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800995a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800995c:	f023 0301 	bic.w	r3, r3, #1
 8009960:	663b      	str	r3, [r7, #96]	@ 0x60
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	3308      	adds	r3, #8
 8009968:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800996a:	643a      	str	r2, [r7, #64]	@ 0x40
 800996c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800996e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009970:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009972:	e841 2300 	strex	r3, r2, [r1]
 8009976:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009978:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800997a:	2b00      	cmp	r3, #0
 800997c:	d1e5      	bne.n	800994a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	2220      	movs	r2, #32
 8009982:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	2200      	movs	r2, #0
 800998a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	2200      	movs	r2, #0
 8009990:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	4a33      	ldr	r2, [pc, #204]	@ (8009a64 <UART_RxISR_16BIT+0x1b4>)
 8009998:	4293      	cmp	r3, r2
 800999a:	d01f      	beq.n	80099dc <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	685b      	ldr	r3, [r3, #4]
 80099a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d018      	beq.n	80099dc <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099b0:	6a3b      	ldr	r3, [r7, #32]
 80099b2:	e853 3f00 	ldrex	r3, [r3]
 80099b6:	61fb      	str	r3, [r7, #28]
   return(result);
 80099b8:	69fb      	ldr	r3, [r7, #28]
 80099ba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80099be:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	461a      	mov	r2, r3
 80099c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80099c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80099ca:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80099ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80099d0:	e841 2300 	strex	r3, r2, [r1]
 80099d4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80099d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d1e6      	bne.n	80099aa <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80099e0:	2b01      	cmp	r3, #1
 80099e2:	d12e      	bne.n	8009a42 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	2200      	movs	r2, #0
 80099e8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	e853 3f00 	ldrex	r3, [r3]
 80099f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80099f8:	68bb      	ldr	r3, [r7, #8]
 80099fa:	f023 0310 	bic.w	r3, r3, #16
 80099fe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	461a      	mov	r2, r3
 8009a06:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009a08:	61bb      	str	r3, [r7, #24]
 8009a0a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a0c:	6979      	ldr	r1, [r7, #20]
 8009a0e:	69ba      	ldr	r2, [r7, #24]
 8009a10:	e841 2300 	strex	r3, r2, [r1]
 8009a14:	613b      	str	r3, [r7, #16]
   return(result);
 8009a16:	693b      	ldr	r3, [r7, #16]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d1e6      	bne.n	80099ea <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	69db      	ldr	r3, [r3, #28]
 8009a22:	f003 0310 	and.w	r3, r3, #16
 8009a26:	2b10      	cmp	r3, #16
 8009a28:	d103      	bne.n	8009a32 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	2210      	movs	r2, #16
 8009a30:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009a38:	4619      	mov	r1, r3
 8009a3a:	6878      	ldr	r0, [r7, #4]
 8009a3c:	f7f7 fa4a 	bl	8000ed4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009a40:	e00b      	b.n	8009a5a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8009a42:	6878      	ldr	r0, [r7, #4]
 8009a44:	f7fe fd66 	bl	8008514 <HAL_UART_RxCpltCallback>
}
 8009a48:	e007      	b.n	8009a5a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	699a      	ldr	r2, [r3, #24]
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	f042 0208 	orr.w	r2, r2, #8
 8009a58:	619a      	str	r2, [r3, #24]
}
 8009a5a:	bf00      	nop
 8009a5c:	3770      	adds	r7, #112	@ 0x70
 8009a5e:	46bd      	mov	sp, r7
 8009a60:	bd80      	pop	{r7, pc}
 8009a62:	bf00      	nop
 8009a64:	58000c00 	.word	0x58000c00

08009a68 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009a68:	b580      	push	{r7, lr}
 8009a6a:	b0ac      	sub	sp, #176	@ 0xb0
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009a76:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	69db      	ldr	r3, [r3, #28]
 8009a80:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	689b      	ldr	r3, [r3, #8]
 8009a94:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009a9e:	2b22      	cmp	r3, #34	@ 0x22
 8009aa0:	f040 8181 	bne.w	8009da6 <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009aaa:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009aae:	e124      	b.n	8009cfa <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ab6:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009aba:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8009abe:	b2d9      	uxtb	r1, r3
 8009ac0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8009ac4:	b2da      	uxtb	r2, r3
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009aca:	400a      	ands	r2, r1
 8009acc:	b2d2      	uxtb	r2, r2
 8009ace:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ad4:	1c5a      	adds	r2, r3, #1
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009ae0:	b29b      	uxth	r3, r3
 8009ae2:	3b01      	subs	r3, #1
 8009ae4:	b29a      	uxth	r2, r3
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	69db      	ldr	r3, [r3, #28]
 8009af2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009af6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009afa:	f003 0307 	and.w	r3, r3, #7
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d053      	beq.n	8009baa <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009b02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009b06:	f003 0301 	and.w	r3, r3, #1
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d011      	beq.n	8009b32 <UART_RxISR_8BIT_FIFOEN+0xca>
 8009b0e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009b12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d00b      	beq.n	8009b32 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	2201      	movs	r2, #1
 8009b20:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b28:	f043 0201 	orr.w	r2, r3, #1
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009b32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009b36:	f003 0302 	and.w	r3, r3, #2
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d011      	beq.n	8009b62 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8009b3e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009b42:	f003 0301 	and.w	r3, r3, #1
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d00b      	beq.n	8009b62 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	2202      	movs	r2, #2
 8009b50:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b58:	f043 0204 	orr.w	r2, r3, #4
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009b62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009b66:	f003 0304 	and.w	r3, r3, #4
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d011      	beq.n	8009b92 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8009b6e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009b72:	f003 0301 	and.w	r3, r3, #1
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d00b      	beq.n	8009b92 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	2204      	movs	r2, #4
 8009b80:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b88:	f043 0202 	orr.w	r2, r3, #2
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d006      	beq.n	8009baa <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009b9c:	6878      	ldr	r0, [r7, #4]
 8009b9e:	f7f7 f9c8 	bl	8000f32 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	2200      	movs	r2, #0
 8009ba6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009bb0:	b29b      	uxth	r3, r3
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	f040 80a1 	bne.w	8009cfa <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bbe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009bc0:	e853 3f00 	ldrex	r3, [r3]
 8009bc4:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8009bc6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009bc8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009bcc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	461a      	mov	r2, r3
 8009bd6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009bda:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009bdc:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bde:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8009be0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009be2:	e841 2300 	strex	r3, r2, [r1]
 8009be6:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8009be8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d1e4      	bne.n	8009bb8 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	3308      	adds	r3, #8
 8009bf4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bf6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009bf8:	e853 3f00 	ldrex	r3, [r3]
 8009bfc:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8009bfe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009c00:	4b6f      	ldr	r3, [pc, #444]	@ (8009dc0 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8009c02:	4013      	ands	r3, r2
 8009c04:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	3308      	adds	r3, #8
 8009c0e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009c12:	66ba      	str	r2, [r7, #104]	@ 0x68
 8009c14:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c16:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8009c18:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009c1a:	e841 2300 	strex	r3, r2, [r1]
 8009c1e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009c20:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d1e3      	bne.n	8009bee <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	2220      	movs	r2, #32
 8009c2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	2200      	movs	r2, #0
 8009c32:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	2200      	movs	r2, #0
 8009c38:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	4a61      	ldr	r2, [pc, #388]	@ (8009dc4 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8009c40:	4293      	cmp	r3, r2
 8009c42:	d021      	beq.n	8009c88 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	685b      	ldr	r3, [r3, #4]
 8009c4a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d01a      	beq.n	8009c88 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009c5a:	e853 3f00 	ldrex	r3, [r3]
 8009c5e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009c60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009c62:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009c66:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	461a      	mov	r2, r3
 8009c70:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009c74:	657b      	str	r3, [r7, #84]	@ 0x54
 8009c76:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c78:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009c7a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009c7c:	e841 2300 	strex	r3, r2, [r1]
 8009c80:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009c82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d1e4      	bne.n	8009c52 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c8c:	2b01      	cmp	r3, #1
 8009c8e:	d130      	bne.n	8009cf2 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	2200      	movs	r2, #0
 8009c94:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c9e:	e853 3f00 	ldrex	r3, [r3]
 8009ca2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009ca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ca6:	f023 0310 	bic.w	r3, r3, #16
 8009caa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	461a      	mov	r2, r3
 8009cb4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009cb8:	643b      	str	r3, [r7, #64]	@ 0x40
 8009cba:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cbc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009cbe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009cc0:	e841 2300 	strex	r3, r2, [r1]
 8009cc4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009cc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d1e4      	bne.n	8009c96 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	69db      	ldr	r3, [r3, #28]
 8009cd2:	f003 0310 	and.w	r3, r3, #16
 8009cd6:	2b10      	cmp	r3, #16
 8009cd8:	d103      	bne.n	8009ce2 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	2210      	movs	r2, #16
 8009ce0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009ce8:	4619      	mov	r1, r3
 8009cea:	6878      	ldr	r0, [r7, #4]
 8009cec:	f7f7 f8f2 	bl	8000ed4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8009cf0:	e00e      	b.n	8009d10 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 8009cf2:	6878      	ldr	r0, [r7, #4]
 8009cf4:	f7fe fc0e 	bl	8008514 <HAL_UART_RxCpltCallback>
        break;
 8009cf8:	e00a      	b.n	8009d10 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009cfa:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d006      	beq.n	8009d10 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 8009d02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009d06:	f003 0320 	and.w	r3, r3, #32
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	f47f aed0 	bne.w	8009ab0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009d16:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009d1a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d049      	beq.n	8009db6 <UART_RxISR_8BIT_FIFOEN+0x34e>
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009d28:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8009d2c:	429a      	cmp	r2, r3
 8009d2e:	d242      	bcs.n	8009db6 <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	3308      	adds	r3, #8
 8009d36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d38:	6a3b      	ldr	r3, [r7, #32]
 8009d3a:	e853 3f00 	ldrex	r3, [r3]
 8009d3e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009d40:	69fb      	ldr	r3, [r7, #28]
 8009d42:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009d46:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	3308      	adds	r3, #8
 8009d50:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009d54:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009d56:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009d5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009d5c:	e841 2300 	strex	r3, r2, [r1]
 8009d60:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d1e3      	bne.n	8009d30 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	4a17      	ldr	r2, [pc, #92]	@ (8009dc8 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8009d6c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	e853 3f00 	ldrex	r3, [r3]
 8009d7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8009d7c:	68bb      	ldr	r3, [r7, #8]
 8009d7e:	f043 0320 	orr.w	r3, r3, #32
 8009d82:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	461a      	mov	r2, r3
 8009d8c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009d90:	61bb      	str	r3, [r7, #24]
 8009d92:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d94:	6979      	ldr	r1, [r7, #20]
 8009d96:	69ba      	ldr	r2, [r7, #24]
 8009d98:	e841 2300 	strex	r3, r2, [r1]
 8009d9c:	613b      	str	r3, [r7, #16]
   return(result);
 8009d9e:	693b      	ldr	r3, [r7, #16]
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d1e4      	bne.n	8009d6e <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009da4:	e007      	b.n	8009db6 <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	699a      	ldr	r2, [r3, #24]
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	f042 0208 	orr.w	r2, r2, #8
 8009db4:	619a      	str	r2, [r3, #24]
}
 8009db6:	bf00      	nop
 8009db8:	37b0      	adds	r7, #176	@ 0xb0
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	bd80      	pop	{r7, pc}
 8009dbe:	bf00      	nop
 8009dc0:	effffffe 	.word	0xeffffffe
 8009dc4:	58000c00 	.word	0x58000c00
 8009dc8:	080096f9 	.word	0x080096f9

08009dcc <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009dcc:	b580      	push	{r7, lr}
 8009dce:	b0ae      	sub	sp, #184	@ 0xb8
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009dda:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	69db      	ldr	r3, [r3, #28]
 8009de4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	689b      	ldr	r3, [r3, #8]
 8009df8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009e02:	2b22      	cmp	r3, #34	@ 0x22
 8009e04:	f040 8185 	bne.w	800a112 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009e0e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009e12:	e128      	b.n	800a066 <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e1a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e22:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8009e26:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8009e2a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8009e2e:	4013      	ands	r3, r2
 8009e30:	b29a      	uxth	r2, r3
 8009e32:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009e36:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e3c:	1c9a      	adds	r2, r3, #2
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009e48:	b29b      	uxth	r3, r3
 8009e4a:	3b01      	subs	r3, #1
 8009e4c:	b29a      	uxth	r2, r3
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	69db      	ldr	r3, [r3, #28]
 8009e5a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009e5e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009e62:	f003 0307 	and.w	r3, r3, #7
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d053      	beq.n	8009f12 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009e6a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009e6e:	f003 0301 	and.w	r3, r3, #1
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d011      	beq.n	8009e9a <UART_RxISR_16BIT_FIFOEN+0xce>
 8009e76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d00b      	beq.n	8009e9a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	2201      	movs	r2, #1
 8009e88:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e90:	f043 0201 	orr.w	r2, r3, #1
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009e9a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009e9e:	f003 0302 	and.w	r3, r3, #2
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d011      	beq.n	8009eca <UART_RxISR_16BIT_FIFOEN+0xfe>
 8009ea6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009eaa:	f003 0301 	and.w	r3, r3, #1
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d00b      	beq.n	8009eca <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	2202      	movs	r2, #2
 8009eb8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ec0:	f043 0204 	orr.w	r2, r3, #4
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009eca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009ece:	f003 0304 	and.w	r3, r3, #4
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d011      	beq.n	8009efa <UART_RxISR_16BIT_FIFOEN+0x12e>
 8009ed6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009eda:	f003 0301 	and.w	r3, r3, #1
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d00b      	beq.n	8009efa <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	2204      	movs	r2, #4
 8009ee8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ef0:	f043 0202 	orr.w	r2, r3, #2
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d006      	beq.n	8009f12 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009f04:	6878      	ldr	r0, [r7, #4]
 8009f06:	f7f7 f814 	bl	8000f32 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	2200      	movs	r2, #0
 8009f0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009f18:	b29b      	uxth	r3, r3
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	f040 80a3 	bne.w	800a066 <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f26:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009f28:	e853 3f00 	ldrex	r3, [r3]
 8009f2c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009f2e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009f30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009f34:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	461a      	mov	r2, r3
 8009f3e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009f42:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009f46:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f48:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009f4a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009f4e:	e841 2300 	strex	r3, r2, [r1]
 8009f52:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009f54:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d1e2      	bne.n	8009f20 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	3308      	adds	r3, #8
 8009f60:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f62:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009f64:	e853 3f00 	ldrex	r3, [r3]
 8009f68:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009f6a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009f6c:	4b6f      	ldr	r3, [pc, #444]	@ (800a12c <UART_RxISR_16BIT_FIFOEN+0x360>)
 8009f6e:	4013      	ands	r3, r2
 8009f70:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	3308      	adds	r3, #8
 8009f7a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8009f7e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009f80:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f82:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009f84:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009f86:	e841 2300 	strex	r3, r2, [r1]
 8009f8a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009f8c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d1e3      	bne.n	8009f5a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	2220      	movs	r2, #32
 8009f96:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	2200      	movs	r2, #0
 8009f9e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	4a61      	ldr	r2, [pc, #388]	@ (800a130 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8009fac:	4293      	cmp	r3, r2
 8009fae:	d021      	beq.n	8009ff4 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	685b      	ldr	r3, [r3, #4]
 8009fb6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d01a      	beq.n	8009ff4 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009fc6:	e853 3f00 	ldrex	r3, [r3]
 8009fca:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009fcc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009fce:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009fd2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	461a      	mov	r2, r3
 8009fdc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009fe0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009fe2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fe4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009fe6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009fe8:	e841 2300 	strex	r3, r2, [r1]
 8009fec:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009fee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d1e4      	bne.n	8009fbe <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ff8:	2b01      	cmp	r3, #1
 8009ffa:	d130      	bne.n	800a05e <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	2200      	movs	r2, #0
 800a000:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a008:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a00a:	e853 3f00 	ldrex	r3, [r3]
 800a00e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a010:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a012:	f023 0310 	bic.w	r3, r3, #16
 800a016:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	461a      	mov	r2, r3
 800a020:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a024:	647b      	str	r3, [r7, #68]	@ 0x44
 800a026:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a028:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a02a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a02c:	e841 2300 	strex	r3, r2, [r1]
 800a030:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a032:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a034:	2b00      	cmp	r3, #0
 800a036:	d1e4      	bne.n	800a002 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	69db      	ldr	r3, [r3, #28]
 800a03e:	f003 0310 	and.w	r3, r3, #16
 800a042:	2b10      	cmp	r3, #16
 800a044:	d103      	bne.n	800a04e <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	2210      	movs	r2, #16
 800a04c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a054:	4619      	mov	r1, r3
 800a056:	6878      	ldr	r0, [r7, #4]
 800a058:	f7f6 ff3c 	bl	8000ed4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800a05c:	e00e      	b.n	800a07c <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 800a05e:	6878      	ldr	r0, [r7, #4]
 800a060:	f7fe fa58 	bl	8008514 <HAL_UART_RxCpltCallback>
        break;
 800a064:	e00a      	b.n	800a07c <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a066:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d006      	beq.n	800a07c <UART_RxISR_16BIT_FIFOEN+0x2b0>
 800a06e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a072:	f003 0320 	and.w	r3, r3, #32
 800a076:	2b00      	cmp	r3, #0
 800a078:	f47f aecc 	bne.w	8009e14 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a082:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a086:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d049      	beq.n	800a122 <UART_RxISR_16BIT_FIFOEN+0x356>
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a094:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800a098:	429a      	cmp	r2, r3
 800a09a:	d242      	bcs.n	800a122 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	3308      	adds	r3, #8
 800a0a2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0a6:	e853 3f00 	ldrex	r3, [r3]
 800a0aa:	623b      	str	r3, [r7, #32]
   return(result);
 800a0ac:	6a3b      	ldr	r3, [r7, #32]
 800a0ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a0b2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	3308      	adds	r3, #8
 800a0bc:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800a0c0:	633a      	str	r2, [r7, #48]	@ 0x30
 800a0c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0c4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a0c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a0c8:	e841 2300 	strex	r3, r2, [r1]
 800a0cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a0ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d1e3      	bne.n	800a09c <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	4a17      	ldr	r2, [pc, #92]	@ (800a134 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800a0d8:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0e0:	693b      	ldr	r3, [r7, #16]
 800a0e2:	e853 3f00 	ldrex	r3, [r3]
 800a0e6:	60fb      	str	r3, [r7, #12]
   return(result);
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	f043 0320 	orr.w	r3, r3, #32
 800a0ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	461a      	mov	r2, r3
 800a0f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a0fc:	61fb      	str	r3, [r7, #28]
 800a0fe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a100:	69b9      	ldr	r1, [r7, #24]
 800a102:	69fa      	ldr	r2, [r7, #28]
 800a104:	e841 2300 	strex	r3, r2, [r1]
 800a108:	617b      	str	r3, [r7, #20]
   return(result);
 800a10a:	697b      	ldr	r3, [r7, #20]
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d1e4      	bne.n	800a0da <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a110:	e007      	b.n	800a122 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	699a      	ldr	r2, [r3, #24]
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	f042 0208 	orr.w	r2, r2, #8
 800a120:	619a      	str	r2, [r3, #24]
}
 800a122:	bf00      	nop
 800a124:	37b8      	adds	r7, #184	@ 0xb8
 800a126:	46bd      	mov	sp, r7
 800a128:	bd80      	pop	{r7, pc}
 800a12a:	bf00      	nop
 800a12c:	effffffe 	.word	0xeffffffe
 800a130:	58000c00 	.word	0x58000c00
 800a134:	080098b1 	.word	0x080098b1

0800a138 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a138:	b480      	push	{r7}
 800a13a:	b083      	sub	sp, #12
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a140:	bf00      	nop
 800a142:	370c      	adds	r7, #12
 800a144:	46bd      	mov	sp, r7
 800a146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14a:	4770      	bx	lr

0800a14c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a14c:	b480      	push	{r7}
 800a14e:	b083      	sub	sp, #12
 800a150:	af00      	add	r7, sp, #0
 800a152:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a154:	bf00      	nop
 800a156:	370c      	adds	r7, #12
 800a158:	46bd      	mov	sp, r7
 800a15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a15e:	4770      	bx	lr

0800a160 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a160:	b480      	push	{r7}
 800a162:	b083      	sub	sp, #12
 800a164:	af00      	add	r7, sp, #0
 800a166:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a168:	bf00      	nop
 800a16a:	370c      	adds	r7, #12
 800a16c:	46bd      	mov	sp, r7
 800a16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a172:	4770      	bx	lr

0800a174 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a174:	b480      	push	{r7}
 800a176:	b085      	sub	sp, #20
 800a178:	af00      	add	r7, sp, #0
 800a17a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a182:	2b01      	cmp	r3, #1
 800a184:	d101      	bne.n	800a18a <HAL_UARTEx_DisableFifoMode+0x16>
 800a186:	2302      	movs	r3, #2
 800a188:	e027      	b.n	800a1da <HAL_UARTEx_DisableFifoMode+0x66>
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	2201      	movs	r2, #1
 800a18e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	2224      	movs	r2, #36	@ 0x24
 800a196:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	681a      	ldr	r2, [r3, #0]
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	f022 0201 	bic.w	r2, r2, #1
 800a1b0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a1b8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	2200      	movs	r2, #0
 800a1be:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	68fa      	ldr	r2, [r7, #12]
 800a1c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	2220      	movs	r2, #32
 800a1cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	2200      	movs	r2, #0
 800a1d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a1d8:	2300      	movs	r3, #0
}
 800a1da:	4618      	mov	r0, r3
 800a1dc:	3714      	adds	r7, #20
 800a1de:	46bd      	mov	sp, r7
 800a1e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e4:	4770      	bx	lr

0800a1e6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a1e6:	b580      	push	{r7, lr}
 800a1e8:	b084      	sub	sp, #16
 800a1ea:	af00      	add	r7, sp, #0
 800a1ec:	6078      	str	r0, [r7, #4]
 800a1ee:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a1f6:	2b01      	cmp	r3, #1
 800a1f8:	d101      	bne.n	800a1fe <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a1fa:	2302      	movs	r3, #2
 800a1fc:	e02d      	b.n	800a25a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	2201      	movs	r2, #1
 800a202:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	2224      	movs	r2, #36	@ 0x24
 800a20a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	681a      	ldr	r2, [r3, #0]
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	f022 0201 	bic.w	r2, r2, #1
 800a224:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	689b      	ldr	r3, [r3, #8]
 800a22c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	683a      	ldr	r2, [r7, #0]
 800a236:	430a      	orrs	r2, r1
 800a238:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a23a:	6878      	ldr	r0, [r7, #4]
 800a23c:	f000 f8a0 	bl	800a380 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	68fa      	ldr	r2, [r7, #12]
 800a246:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	2220      	movs	r2, #32
 800a24c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	2200      	movs	r2, #0
 800a254:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a258:	2300      	movs	r3, #0
}
 800a25a:	4618      	mov	r0, r3
 800a25c:	3710      	adds	r7, #16
 800a25e:	46bd      	mov	sp, r7
 800a260:	bd80      	pop	{r7, pc}

0800a262 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a262:	b580      	push	{r7, lr}
 800a264:	b084      	sub	sp, #16
 800a266:	af00      	add	r7, sp, #0
 800a268:	6078      	str	r0, [r7, #4]
 800a26a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a272:	2b01      	cmp	r3, #1
 800a274:	d101      	bne.n	800a27a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a276:	2302      	movs	r3, #2
 800a278:	e02d      	b.n	800a2d6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	2201      	movs	r2, #1
 800a27e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	2224      	movs	r2, #36	@ 0x24
 800a286:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	681a      	ldr	r2, [r3, #0]
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	f022 0201 	bic.w	r2, r2, #1
 800a2a0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	689b      	ldr	r3, [r3, #8]
 800a2a8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	683a      	ldr	r2, [r7, #0]
 800a2b2:	430a      	orrs	r2, r1
 800a2b4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a2b6:	6878      	ldr	r0, [r7, #4]
 800a2b8:	f000 f862 	bl	800a380 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	68fa      	ldr	r2, [r7, #12]
 800a2c2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	2220      	movs	r2, #32
 800a2c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	2200      	movs	r2, #0
 800a2d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a2d4:	2300      	movs	r3, #0
}
 800a2d6:	4618      	mov	r0, r3
 800a2d8:	3710      	adds	r7, #16
 800a2da:	46bd      	mov	sp, r7
 800a2dc:	bd80      	pop	{r7, pc}

0800a2de <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a2de:	b580      	push	{r7, lr}
 800a2e0:	b08c      	sub	sp, #48	@ 0x30
 800a2e2:	af00      	add	r7, sp, #0
 800a2e4:	60f8      	str	r0, [r7, #12]
 800a2e6:	60b9      	str	r1, [r7, #8]
 800a2e8:	4613      	mov	r3, r2
 800a2ea:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800a2ec:	2300      	movs	r3, #0
 800a2ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a2f8:	2b20      	cmp	r3, #32
 800a2fa:	d13b      	bne.n	800a374 <HAL_UARTEx_ReceiveToIdle_IT+0x96>
  {
    if ((pData == NULL) || (Size == 0U))
 800a2fc:	68bb      	ldr	r3, [r7, #8]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d002      	beq.n	800a308 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 800a302:	88fb      	ldrh	r3, [r7, #6]
 800a304:	2b00      	cmp	r3, #0
 800a306:	d101      	bne.n	800a30c <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 800a308:	2301      	movs	r3, #1
 800a30a:	e034      	b.n	800a376 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	2201      	movs	r2, #1
 800a310:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	2200      	movs	r2, #0
 800a316:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
 800a318:	88fb      	ldrh	r3, [r7, #6]
 800a31a:	461a      	mov	r2, r3
 800a31c:	68b9      	ldr	r1, [r7, #8]
 800a31e:	68f8      	ldr	r0, [r7, #12]
 800a320:	f7ff f824 	bl	800936c <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a328:	2b01      	cmp	r3, #1
 800a32a:	d11d      	bne.n	800a368 <HAL_UARTEx_ReceiveToIdle_IT+0x8a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	2210      	movs	r2, #16
 800a332:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a33a:	69bb      	ldr	r3, [r7, #24]
 800a33c:	e853 3f00 	ldrex	r3, [r3]
 800a340:	617b      	str	r3, [r7, #20]
   return(result);
 800a342:	697b      	ldr	r3, [r7, #20]
 800a344:	f043 0310 	orr.w	r3, r3, #16
 800a348:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	461a      	mov	r2, r3
 800a350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a352:	627b      	str	r3, [r7, #36]	@ 0x24
 800a354:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a356:	6a39      	ldr	r1, [r7, #32]
 800a358:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a35a:	e841 2300 	strex	r3, r2, [r1]
 800a35e:	61fb      	str	r3, [r7, #28]
   return(result);
 800a360:	69fb      	ldr	r3, [r7, #28]
 800a362:	2b00      	cmp	r3, #0
 800a364:	d1e6      	bne.n	800a334 <HAL_UARTEx_ReceiveToIdle_IT+0x56>
 800a366:	e002      	b.n	800a36e <HAL_UARTEx_ReceiveToIdle_IT+0x90>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 800a368:	2301      	movs	r3, #1
 800a36a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 800a36e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a372:	e000      	b.n	800a376 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
  }
  else
  {
    return HAL_BUSY;
 800a374:	2302      	movs	r3, #2
  }
}
 800a376:	4618      	mov	r0, r3
 800a378:	3730      	adds	r7, #48	@ 0x30
 800a37a:	46bd      	mov	sp, r7
 800a37c:	bd80      	pop	{r7, pc}
	...

0800a380 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a380:	b480      	push	{r7}
 800a382:	b085      	sub	sp, #20
 800a384:	af00      	add	r7, sp, #0
 800a386:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d108      	bne.n	800a3a2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	2201      	movs	r2, #1
 800a394:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	2201      	movs	r2, #1
 800a39c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a3a0:	e031      	b.n	800a406 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a3a2:	2310      	movs	r3, #16
 800a3a4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a3a6:	2310      	movs	r3, #16
 800a3a8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	689b      	ldr	r3, [r3, #8]
 800a3b0:	0e5b      	lsrs	r3, r3, #25
 800a3b2:	b2db      	uxtb	r3, r3
 800a3b4:	f003 0307 	and.w	r3, r3, #7
 800a3b8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	689b      	ldr	r3, [r3, #8]
 800a3c0:	0f5b      	lsrs	r3, r3, #29
 800a3c2:	b2db      	uxtb	r3, r3
 800a3c4:	f003 0307 	and.w	r3, r3, #7
 800a3c8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a3ca:	7bbb      	ldrb	r3, [r7, #14]
 800a3cc:	7b3a      	ldrb	r2, [r7, #12]
 800a3ce:	4911      	ldr	r1, [pc, #68]	@ (800a414 <UARTEx_SetNbDataToProcess+0x94>)
 800a3d0:	5c8a      	ldrb	r2, [r1, r2]
 800a3d2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a3d6:	7b3a      	ldrb	r2, [r7, #12]
 800a3d8:	490f      	ldr	r1, [pc, #60]	@ (800a418 <UARTEx_SetNbDataToProcess+0x98>)
 800a3da:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a3dc:	fb93 f3f2 	sdiv	r3, r3, r2
 800a3e0:	b29a      	uxth	r2, r3
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a3e8:	7bfb      	ldrb	r3, [r7, #15]
 800a3ea:	7b7a      	ldrb	r2, [r7, #13]
 800a3ec:	4909      	ldr	r1, [pc, #36]	@ (800a414 <UARTEx_SetNbDataToProcess+0x94>)
 800a3ee:	5c8a      	ldrb	r2, [r1, r2]
 800a3f0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a3f4:	7b7a      	ldrb	r2, [r7, #13]
 800a3f6:	4908      	ldr	r1, [pc, #32]	@ (800a418 <UARTEx_SetNbDataToProcess+0x98>)
 800a3f8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a3fa:	fb93 f3f2 	sdiv	r3, r3, r2
 800a3fe:	b29a      	uxth	r2, r3
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a406:	bf00      	nop
 800a408:	3714      	adds	r7, #20
 800a40a:	46bd      	mov	sp, r7
 800a40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a410:	4770      	bx	lr
 800a412:	bf00      	nop
 800a414:	0800ee5c 	.word	0x0800ee5c
 800a418:	0800ee64 	.word	0x0800ee64

0800a41c <sulp>:
 800a41c:	b570      	push	{r4, r5, r6, lr}
 800a41e:	4604      	mov	r4, r0
 800a420:	460d      	mov	r5, r1
 800a422:	4616      	mov	r6, r2
 800a424:	ec45 4b10 	vmov	d0, r4, r5
 800a428:	f003 fbb4 	bl	800db94 <__ulp>
 800a42c:	b17e      	cbz	r6, 800a44e <sulp+0x32>
 800a42e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a432:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a436:	2b00      	cmp	r3, #0
 800a438:	dd09      	ble.n	800a44e <sulp+0x32>
 800a43a:	051b      	lsls	r3, r3, #20
 800a43c:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800a440:	2000      	movs	r0, #0
 800a442:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800a446:	ec41 0b17 	vmov	d7, r0, r1
 800a44a:	ee20 0b07 	vmul.f64	d0, d0, d7
 800a44e:	bd70      	pop	{r4, r5, r6, pc}

0800a450 <_strtod_l>:
 800a450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a454:	ed2d 8b0a 	vpush	{d8-d12}
 800a458:	b097      	sub	sp, #92	@ 0x5c
 800a45a:	4688      	mov	r8, r1
 800a45c:	920e      	str	r2, [sp, #56]	@ 0x38
 800a45e:	2200      	movs	r2, #0
 800a460:	9212      	str	r2, [sp, #72]	@ 0x48
 800a462:	9005      	str	r0, [sp, #20]
 800a464:	f04f 0a00 	mov.w	sl, #0
 800a468:	f04f 0b00 	mov.w	fp, #0
 800a46c:	460a      	mov	r2, r1
 800a46e:	9211      	str	r2, [sp, #68]	@ 0x44
 800a470:	7811      	ldrb	r1, [r2, #0]
 800a472:	292b      	cmp	r1, #43	@ 0x2b
 800a474:	d04c      	beq.n	800a510 <_strtod_l+0xc0>
 800a476:	d839      	bhi.n	800a4ec <_strtod_l+0x9c>
 800a478:	290d      	cmp	r1, #13
 800a47a:	d833      	bhi.n	800a4e4 <_strtod_l+0x94>
 800a47c:	2908      	cmp	r1, #8
 800a47e:	d833      	bhi.n	800a4e8 <_strtod_l+0x98>
 800a480:	2900      	cmp	r1, #0
 800a482:	d03c      	beq.n	800a4fe <_strtod_l+0xae>
 800a484:	2200      	movs	r2, #0
 800a486:	9208      	str	r2, [sp, #32]
 800a488:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800a48a:	782a      	ldrb	r2, [r5, #0]
 800a48c:	2a30      	cmp	r2, #48	@ 0x30
 800a48e:	f040 80b7 	bne.w	800a600 <_strtod_l+0x1b0>
 800a492:	786a      	ldrb	r2, [r5, #1]
 800a494:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a498:	2a58      	cmp	r2, #88	@ 0x58
 800a49a:	d170      	bne.n	800a57e <_strtod_l+0x12e>
 800a49c:	9302      	str	r3, [sp, #8]
 800a49e:	9b08      	ldr	r3, [sp, #32]
 800a4a0:	9301      	str	r3, [sp, #4]
 800a4a2:	ab12      	add	r3, sp, #72	@ 0x48
 800a4a4:	9300      	str	r3, [sp, #0]
 800a4a6:	4a90      	ldr	r2, [pc, #576]	@ (800a6e8 <_strtod_l+0x298>)
 800a4a8:	9805      	ldr	r0, [sp, #20]
 800a4aa:	ab13      	add	r3, sp, #76	@ 0x4c
 800a4ac:	a911      	add	r1, sp, #68	@ 0x44
 800a4ae:	f002 fc6b 	bl	800cd88 <__gethex>
 800a4b2:	f010 060f 	ands.w	r6, r0, #15
 800a4b6:	4604      	mov	r4, r0
 800a4b8:	d005      	beq.n	800a4c6 <_strtod_l+0x76>
 800a4ba:	2e06      	cmp	r6, #6
 800a4bc:	d12a      	bne.n	800a514 <_strtod_l+0xc4>
 800a4be:	3501      	adds	r5, #1
 800a4c0:	2300      	movs	r3, #0
 800a4c2:	9511      	str	r5, [sp, #68]	@ 0x44
 800a4c4:	9308      	str	r3, [sp, #32]
 800a4c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	f040 8537 	bne.w	800af3c <_strtod_l+0xaec>
 800a4ce:	9b08      	ldr	r3, [sp, #32]
 800a4d0:	ec4b ab10 	vmov	d0, sl, fp
 800a4d4:	b1cb      	cbz	r3, 800a50a <_strtod_l+0xba>
 800a4d6:	eeb1 0b40 	vneg.f64	d0, d0
 800a4da:	b017      	add	sp, #92	@ 0x5c
 800a4dc:	ecbd 8b0a 	vpop	{d8-d12}
 800a4e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4e4:	2920      	cmp	r1, #32
 800a4e6:	d1cd      	bne.n	800a484 <_strtod_l+0x34>
 800a4e8:	3201      	adds	r2, #1
 800a4ea:	e7c0      	b.n	800a46e <_strtod_l+0x1e>
 800a4ec:	292d      	cmp	r1, #45	@ 0x2d
 800a4ee:	d1c9      	bne.n	800a484 <_strtod_l+0x34>
 800a4f0:	2101      	movs	r1, #1
 800a4f2:	9108      	str	r1, [sp, #32]
 800a4f4:	1c51      	adds	r1, r2, #1
 800a4f6:	9111      	str	r1, [sp, #68]	@ 0x44
 800a4f8:	7852      	ldrb	r2, [r2, #1]
 800a4fa:	2a00      	cmp	r2, #0
 800a4fc:	d1c4      	bne.n	800a488 <_strtod_l+0x38>
 800a4fe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a500:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800a504:	2b00      	cmp	r3, #0
 800a506:	f040 8517 	bne.w	800af38 <_strtod_l+0xae8>
 800a50a:	ec4b ab10 	vmov	d0, sl, fp
 800a50e:	e7e4      	b.n	800a4da <_strtod_l+0x8a>
 800a510:	2100      	movs	r1, #0
 800a512:	e7ee      	b.n	800a4f2 <_strtod_l+0xa2>
 800a514:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a516:	b13a      	cbz	r2, 800a528 <_strtod_l+0xd8>
 800a518:	2135      	movs	r1, #53	@ 0x35
 800a51a:	a814      	add	r0, sp, #80	@ 0x50
 800a51c:	f003 fc31 	bl	800dd82 <__copybits>
 800a520:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a522:	9805      	ldr	r0, [sp, #20]
 800a524:	f003 f80a 	bl	800d53c <_Bfree>
 800a528:	1e73      	subs	r3, r6, #1
 800a52a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a52c:	2b04      	cmp	r3, #4
 800a52e:	d806      	bhi.n	800a53e <_strtod_l+0xee>
 800a530:	e8df f003 	tbb	[pc, r3]
 800a534:	201d0314 	.word	0x201d0314
 800a538:	14          	.byte	0x14
 800a539:	00          	.byte	0x00
 800a53a:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800a53e:	05e3      	lsls	r3, r4, #23
 800a540:	bf48      	it	mi
 800a542:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a546:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a54a:	0d1b      	lsrs	r3, r3, #20
 800a54c:	051b      	lsls	r3, r3, #20
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d1b9      	bne.n	800a4c6 <_strtod_l+0x76>
 800a552:	f001 fd33 	bl	800bfbc <__errno>
 800a556:	2322      	movs	r3, #34	@ 0x22
 800a558:	6003      	str	r3, [r0, #0]
 800a55a:	e7b4      	b.n	800a4c6 <_strtod_l+0x76>
 800a55c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800a560:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a564:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a568:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a56c:	e7e7      	b.n	800a53e <_strtod_l+0xee>
 800a56e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800a6f0 <_strtod_l+0x2a0>
 800a572:	e7e4      	b.n	800a53e <_strtod_l+0xee>
 800a574:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a578:	f04f 3aff 	mov.w	sl, #4294967295
 800a57c:	e7df      	b.n	800a53e <_strtod_l+0xee>
 800a57e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a580:	1c5a      	adds	r2, r3, #1
 800a582:	9211      	str	r2, [sp, #68]	@ 0x44
 800a584:	785b      	ldrb	r3, [r3, #1]
 800a586:	2b30      	cmp	r3, #48	@ 0x30
 800a588:	d0f9      	beq.n	800a57e <_strtod_l+0x12e>
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d09b      	beq.n	800a4c6 <_strtod_l+0x76>
 800a58e:	2301      	movs	r3, #1
 800a590:	9307      	str	r3, [sp, #28]
 800a592:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a594:	930a      	str	r3, [sp, #40]	@ 0x28
 800a596:	2300      	movs	r3, #0
 800a598:	9306      	str	r3, [sp, #24]
 800a59a:	4699      	mov	r9, r3
 800a59c:	461d      	mov	r5, r3
 800a59e:	220a      	movs	r2, #10
 800a5a0:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800a5a2:	7804      	ldrb	r4, [r0, #0]
 800a5a4:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800a5a8:	b2d9      	uxtb	r1, r3
 800a5aa:	2909      	cmp	r1, #9
 800a5ac:	d92a      	bls.n	800a604 <_strtod_l+0x1b4>
 800a5ae:	494f      	ldr	r1, [pc, #316]	@ (800a6ec <_strtod_l+0x29c>)
 800a5b0:	2201      	movs	r2, #1
 800a5b2:	f001 fca7 	bl	800bf04 <strncmp>
 800a5b6:	b398      	cbz	r0, 800a620 <_strtod_l+0x1d0>
 800a5b8:	2000      	movs	r0, #0
 800a5ba:	4622      	mov	r2, r4
 800a5bc:	462b      	mov	r3, r5
 800a5be:	4607      	mov	r7, r0
 800a5c0:	4601      	mov	r1, r0
 800a5c2:	2a65      	cmp	r2, #101	@ 0x65
 800a5c4:	d001      	beq.n	800a5ca <_strtod_l+0x17a>
 800a5c6:	2a45      	cmp	r2, #69	@ 0x45
 800a5c8:	d118      	bne.n	800a5fc <_strtod_l+0x1ac>
 800a5ca:	b91b      	cbnz	r3, 800a5d4 <_strtod_l+0x184>
 800a5cc:	9b07      	ldr	r3, [sp, #28]
 800a5ce:	4303      	orrs	r3, r0
 800a5d0:	d095      	beq.n	800a4fe <_strtod_l+0xae>
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800a5d8:	f108 0201 	add.w	r2, r8, #1
 800a5dc:	9211      	str	r2, [sp, #68]	@ 0x44
 800a5de:	f898 2001 	ldrb.w	r2, [r8, #1]
 800a5e2:	2a2b      	cmp	r2, #43	@ 0x2b
 800a5e4:	d074      	beq.n	800a6d0 <_strtod_l+0x280>
 800a5e6:	2a2d      	cmp	r2, #45	@ 0x2d
 800a5e8:	d07a      	beq.n	800a6e0 <_strtod_l+0x290>
 800a5ea:	f04f 0e00 	mov.w	lr, #0
 800a5ee:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800a5f2:	2c09      	cmp	r4, #9
 800a5f4:	f240 8082 	bls.w	800a6fc <_strtod_l+0x2ac>
 800a5f8:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800a5fc:	2400      	movs	r4, #0
 800a5fe:	e09d      	b.n	800a73c <_strtod_l+0x2ec>
 800a600:	2300      	movs	r3, #0
 800a602:	e7c5      	b.n	800a590 <_strtod_l+0x140>
 800a604:	2d08      	cmp	r5, #8
 800a606:	bfc8      	it	gt
 800a608:	9906      	ldrgt	r1, [sp, #24]
 800a60a:	f100 0001 	add.w	r0, r0, #1
 800a60e:	bfca      	itet	gt
 800a610:	fb02 3301 	mlagt	r3, r2, r1, r3
 800a614:	fb02 3909 	mlale	r9, r2, r9, r3
 800a618:	9306      	strgt	r3, [sp, #24]
 800a61a:	3501      	adds	r5, #1
 800a61c:	9011      	str	r0, [sp, #68]	@ 0x44
 800a61e:	e7bf      	b.n	800a5a0 <_strtod_l+0x150>
 800a620:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a622:	1c5a      	adds	r2, r3, #1
 800a624:	9211      	str	r2, [sp, #68]	@ 0x44
 800a626:	785a      	ldrb	r2, [r3, #1]
 800a628:	b3bd      	cbz	r5, 800a69a <_strtod_l+0x24a>
 800a62a:	4607      	mov	r7, r0
 800a62c:	462b      	mov	r3, r5
 800a62e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a632:	2909      	cmp	r1, #9
 800a634:	d912      	bls.n	800a65c <_strtod_l+0x20c>
 800a636:	2101      	movs	r1, #1
 800a638:	e7c3      	b.n	800a5c2 <_strtod_l+0x172>
 800a63a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a63c:	1c5a      	adds	r2, r3, #1
 800a63e:	9211      	str	r2, [sp, #68]	@ 0x44
 800a640:	785a      	ldrb	r2, [r3, #1]
 800a642:	3001      	adds	r0, #1
 800a644:	2a30      	cmp	r2, #48	@ 0x30
 800a646:	d0f8      	beq.n	800a63a <_strtod_l+0x1ea>
 800a648:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a64c:	2b08      	cmp	r3, #8
 800a64e:	f200 847a 	bhi.w	800af46 <_strtod_l+0xaf6>
 800a652:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a654:	930a      	str	r3, [sp, #40]	@ 0x28
 800a656:	4607      	mov	r7, r0
 800a658:	2000      	movs	r0, #0
 800a65a:	4603      	mov	r3, r0
 800a65c:	3a30      	subs	r2, #48	@ 0x30
 800a65e:	f100 0101 	add.w	r1, r0, #1
 800a662:	d014      	beq.n	800a68e <_strtod_l+0x23e>
 800a664:	440f      	add	r7, r1
 800a666:	469c      	mov	ip, r3
 800a668:	f04f 0e0a 	mov.w	lr, #10
 800a66c:	f10c 0401 	add.w	r4, ip, #1
 800a670:	1ae6      	subs	r6, r4, r3
 800a672:	42b1      	cmp	r1, r6
 800a674:	dc13      	bgt.n	800a69e <_strtod_l+0x24e>
 800a676:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800a67a:	1819      	adds	r1, r3, r0
 800a67c:	2908      	cmp	r1, #8
 800a67e:	f103 0301 	add.w	r3, r3, #1
 800a682:	4403      	add	r3, r0
 800a684:	dc19      	bgt.n	800a6ba <_strtod_l+0x26a>
 800a686:	210a      	movs	r1, #10
 800a688:	fb01 2909 	mla	r9, r1, r9, r2
 800a68c:	2100      	movs	r1, #0
 800a68e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a690:	1c50      	adds	r0, r2, #1
 800a692:	9011      	str	r0, [sp, #68]	@ 0x44
 800a694:	7852      	ldrb	r2, [r2, #1]
 800a696:	4608      	mov	r0, r1
 800a698:	e7c9      	b.n	800a62e <_strtod_l+0x1de>
 800a69a:	4628      	mov	r0, r5
 800a69c:	e7d2      	b.n	800a644 <_strtod_l+0x1f4>
 800a69e:	f1bc 0f08 	cmp.w	ip, #8
 800a6a2:	dc03      	bgt.n	800a6ac <_strtod_l+0x25c>
 800a6a4:	fb0e f909 	mul.w	r9, lr, r9
 800a6a8:	46a4      	mov	ip, r4
 800a6aa:	e7df      	b.n	800a66c <_strtod_l+0x21c>
 800a6ac:	2c10      	cmp	r4, #16
 800a6ae:	bfde      	ittt	le
 800a6b0:	9e06      	ldrle	r6, [sp, #24]
 800a6b2:	fb0e f606 	mulle.w	r6, lr, r6
 800a6b6:	9606      	strle	r6, [sp, #24]
 800a6b8:	e7f6      	b.n	800a6a8 <_strtod_l+0x258>
 800a6ba:	290f      	cmp	r1, #15
 800a6bc:	bfdf      	itttt	le
 800a6be:	9806      	ldrle	r0, [sp, #24]
 800a6c0:	210a      	movle	r1, #10
 800a6c2:	fb01 2200 	mlale	r2, r1, r0, r2
 800a6c6:	9206      	strle	r2, [sp, #24]
 800a6c8:	e7e0      	b.n	800a68c <_strtod_l+0x23c>
 800a6ca:	2700      	movs	r7, #0
 800a6cc:	2101      	movs	r1, #1
 800a6ce:	e77d      	b.n	800a5cc <_strtod_l+0x17c>
 800a6d0:	f04f 0e00 	mov.w	lr, #0
 800a6d4:	f108 0202 	add.w	r2, r8, #2
 800a6d8:	9211      	str	r2, [sp, #68]	@ 0x44
 800a6da:	f898 2002 	ldrb.w	r2, [r8, #2]
 800a6de:	e786      	b.n	800a5ee <_strtod_l+0x19e>
 800a6e0:	f04f 0e01 	mov.w	lr, #1
 800a6e4:	e7f6      	b.n	800a6d4 <_strtod_l+0x284>
 800a6e6:	bf00      	nop
 800a6e8:	0800f058 	.word	0x0800f058
 800a6ec:	0800ee6c 	.word	0x0800ee6c
 800a6f0:	7ff00000 	.word	0x7ff00000
 800a6f4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a6f6:	1c54      	adds	r4, r2, #1
 800a6f8:	9411      	str	r4, [sp, #68]	@ 0x44
 800a6fa:	7852      	ldrb	r2, [r2, #1]
 800a6fc:	2a30      	cmp	r2, #48	@ 0x30
 800a6fe:	d0f9      	beq.n	800a6f4 <_strtod_l+0x2a4>
 800a700:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800a704:	2c08      	cmp	r4, #8
 800a706:	f63f af79 	bhi.w	800a5fc <_strtod_l+0x1ac>
 800a70a:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800a70e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a710:	9209      	str	r2, [sp, #36]	@ 0x24
 800a712:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a714:	1c54      	adds	r4, r2, #1
 800a716:	9411      	str	r4, [sp, #68]	@ 0x44
 800a718:	7852      	ldrb	r2, [r2, #1]
 800a71a:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 800a71e:	2e09      	cmp	r6, #9
 800a720:	d937      	bls.n	800a792 <_strtod_l+0x342>
 800a722:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800a724:	1ba4      	subs	r4, r4, r6
 800a726:	2c08      	cmp	r4, #8
 800a728:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800a72c:	dc02      	bgt.n	800a734 <_strtod_l+0x2e4>
 800a72e:	4564      	cmp	r4, ip
 800a730:	bfa8      	it	ge
 800a732:	4664      	movge	r4, ip
 800a734:	f1be 0f00 	cmp.w	lr, #0
 800a738:	d000      	beq.n	800a73c <_strtod_l+0x2ec>
 800a73a:	4264      	negs	r4, r4
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d14d      	bne.n	800a7dc <_strtod_l+0x38c>
 800a740:	9b07      	ldr	r3, [sp, #28]
 800a742:	4318      	orrs	r0, r3
 800a744:	f47f aebf 	bne.w	800a4c6 <_strtod_l+0x76>
 800a748:	2900      	cmp	r1, #0
 800a74a:	f47f aed8 	bne.w	800a4fe <_strtod_l+0xae>
 800a74e:	2a69      	cmp	r2, #105	@ 0x69
 800a750:	d027      	beq.n	800a7a2 <_strtod_l+0x352>
 800a752:	dc24      	bgt.n	800a79e <_strtod_l+0x34e>
 800a754:	2a49      	cmp	r2, #73	@ 0x49
 800a756:	d024      	beq.n	800a7a2 <_strtod_l+0x352>
 800a758:	2a4e      	cmp	r2, #78	@ 0x4e
 800a75a:	f47f aed0 	bne.w	800a4fe <_strtod_l+0xae>
 800a75e:	4997      	ldr	r1, [pc, #604]	@ (800a9bc <_strtod_l+0x56c>)
 800a760:	a811      	add	r0, sp, #68	@ 0x44
 800a762:	f002 fd33 	bl	800d1cc <__match>
 800a766:	2800      	cmp	r0, #0
 800a768:	f43f aec9 	beq.w	800a4fe <_strtod_l+0xae>
 800a76c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a76e:	781b      	ldrb	r3, [r3, #0]
 800a770:	2b28      	cmp	r3, #40	@ 0x28
 800a772:	d12d      	bne.n	800a7d0 <_strtod_l+0x380>
 800a774:	4992      	ldr	r1, [pc, #584]	@ (800a9c0 <_strtod_l+0x570>)
 800a776:	aa14      	add	r2, sp, #80	@ 0x50
 800a778:	a811      	add	r0, sp, #68	@ 0x44
 800a77a:	f002 fd3b 	bl	800d1f4 <__hexnan>
 800a77e:	2805      	cmp	r0, #5
 800a780:	d126      	bne.n	800a7d0 <_strtod_l+0x380>
 800a782:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a784:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800a788:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a78c:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a790:	e699      	b.n	800a4c6 <_strtod_l+0x76>
 800a792:	240a      	movs	r4, #10
 800a794:	fb04 2c0c 	mla	ip, r4, ip, r2
 800a798:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800a79c:	e7b9      	b.n	800a712 <_strtod_l+0x2c2>
 800a79e:	2a6e      	cmp	r2, #110	@ 0x6e
 800a7a0:	e7db      	b.n	800a75a <_strtod_l+0x30a>
 800a7a2:	4988      	ldr	r1, [pc, #544]	@ (800a9c4 <_strtod_l+0x574>)
 800a7a4:	a811      	add	r0, sp, #68	@ 0x44
 800a7a6:	f002 fd11 	bl	800d1cc <__match>
 800a7aa:	2800      	cmp	r0, #0
 800a7ac:	f43f aea7 	beq.w	800a4fe <_strtod_l+0xae>
 800a7b0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a7b2:	4985      	ldr	r1, [pc, #532]	@ (800a9c8 <_strtod_l+0x578>)
 800a7b4:	3b01      	subs	r3, #1
 800a7b6:	a811      	add	r0, sp, #68	@ 0x44
 800a7b8:	9311      	str	r3, [sp, #68]	@ 0x44
 800a7ba:	f002 fd07 	bl	800d1cc <__match>
 800a7be:	b910      	cbnz	r0, 800a7c6 <_strtod_l+0x376>
 800a7c0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a7c2:	3301      	adds	r3, #1
 800a7c4:	9311      	str	r3, [sp, #68]	@ 0x44
 800a7c6:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800a9dc <_strtod_l+0x58c>
 800a7ca:	f04f 0a00 	mov.w	sl, #0
 800a7ce:	e67a      	b.n	800a4c6 <_strtod_l+0x76>
 800a7d0:	487e      	ldr	r0, [pc, #504]	@ (800a9cc <_strtod_l+0x57c>)
 800a7d2:	f001 fc31 	bl	800c038 <nan>
 800a7d6:	ec5b ab10 	vmov	sl, fp, d0
 800a7da:	e674      	b.n	800a4c6 <_strtod_l+0x76>
 800a7dc:	ee07 9a90 	vmov	s15, r9
 800a7e0:	1be2      	subs	r2, r4, r7
 800a7e2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800a7e6:	2d00      	cmp	r5, #0
 800a7e8:	bf08      	it	eq
 800a7ea:	461d      	moveq	r5, r3
 800a7ec:	2b10      	cmp	r3, #16
 800a7ee:	9209      	str	r2, [sp, #36]	@ 0x24
 800a7f0:	461a      	mov	r2, r3
 800a7f2:	bfa8      	it	ge
 800a7f4:	2210      	movge	r2, #16
 800a7f6:	2b09      	cmp	r3, #9
 800a7f8:	ec5b ab17 	vmov	sl, fp, d7
 800a7fc:	dc15      	bgt.n	800a82a <_strtod_l+0x3da>
 800a7fe:	1be1      	subs	r1, r4, r7
 800a800:	2900      	cmp	r1, #0
 800a802:	f43f ae60 	beq.w	800a4c6 <_strtod_l+0x76>
 800a806:	eba4 0107 	sub.w	r1, r4, r7
 800a80a:	dd72      	ble.n	800a8f2 <_strtod_l+0x4a2>
 800a80c:	2916      	cmp	r1, #22
 800a80e:	dc59      	bgt.n	800a8c4 <_strtod_l+0x474>
 800a810:	4b6f      	ldr	r3, [pc, #444]	@ (800a9d0 <_strtod_l+0x580>)
 800a812:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a814:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a818:	ed93 7b00 	vldr	d7, [r3]
 800a81c:	ec4b ab16 	vmov	d6, sl, fp
 800a820:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a824:	ec5b ab17 	vmov	sl, fp, d7
 800a828:	e64d      	b.n	800a4c6 <_strtod_l+0x76>
 800a82a:	4969      	ldr	r1, [pc, #420]	@ (800a9d0 <_strtod_l+0x580>)
 800a82c:	eddd 6a06 	vldr	s13, [sp, #24]
 800a830:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800a834:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800a838:	2b0f      	cmp	r3, #15
 800a83a:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800a83e:	eea7 6b05 	vfma.f64	d6, d7, d5
 800a842:	ec5b ab16 	vmov	sl, fp, d6
 800a846:	ddda      	ble.n	800a7fe <_strtod_l+0x3ae>
 800a848:	1a9a      	subs	r2, r3, r2
 800a84a:	1be1      	subs	r1, r4, r7
 800a84c:	440a      	add	r2, r1
 800a84e:	2a00      	cmp	r2, #0
 800a850:	f340 8094 	ble.w	800a97c <_strtod_l+0x52c>
 800a854:	f012 000f 	ands.w	r0, r2, #15
 800a858:	d00a      	beq.n	800a870 <_strtod_l+0x420>
 800a85a:	495d      	ldr	r1, [pc, #372]	@ (800a9d0 <_strtod_l+0x580>)
 800a85c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800a860:	ed91 7b00 	vldr	d7, [r1]
 800a864:	ec4b ab16 	vmov	d6, sl, fp
 800a868:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a86c:	ec5b ab17 	vmov	sl, fp, d7
 800a870:	f032 020f 	bics.w	r2, r2, #15
 800a874:	d073      	beq.n	800a95e <_strtod_l+0x50e>
 800a876:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800a87a:	dd47      	ble.n	800a90c <_strtod_l+0x4bc>
 800a87c:	2400      	movs	r4, #0
 800a87e:	4625      	mov	r5, r4
 800a880:	9407      	str	r4, [sp, #28]
 800a882:	4626      	mov	r6, r4
 800a884:	9a05      	ldr	r2, [sp, #20]
 800a886:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800a9dc <_strtod_l+0x58c>
 800a88a:	2322      	movs	r3, #34	@ 0x22
 800a88c:	6013      	str	r3, [r2, #0]
 800a88e:	f04f 0a00 	mov.w	sl, #0
 800a892:	9b07      	ldr	r3, [sp, #28]
 800a894:	2b00      	cmp	r3, #0
 800a896:	f43f ae16 	beq.w	800a4c6 <_strtod_l+0x76>
 800a89a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a89c:	9805      	ldr	r0, [sp, #20]
 800a89e:	f002 fe4d 	bl	800d53c <_Bfree>
 800a8a2:	9805      	ldr	r0, [sp, #20]
 800a8a4:	4631      	mov	r1, r6
 800a8a6:	f002 fe49 	bl	800d53c <_Bfree>
 800a8aa:	9805      	ldr	r0, [sp, #20]
 800a8ac:	4629      	mov	r1, r5
 800a8ae:	f002 fe45 	bl	800d53c <_Bfree>
 800a8b2:	9907      	ldr	r1, [sp, #28]
 800a8b4:	9805      	ldr	r0, [sp, #20]
 800a8b6:	f002 fe41 	bl	800d53c <_Bfree>
 800a8ba:	9805      	ldr	r0, [sp, #20]
 800a8bc:	4621      	mov	r1, r4
 800a8be:	f002 fe3d 	bl	800d53c <_Bfree>
 800a8c2:	e600      	b.n	800a4c6 <_strtod_l+0x76>
 800a8c4:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800a8c8:	1be0      	subs	r0, r4, r7
 800a8ca:	4281      	cmp	r1, r0
 800a8cc:	dbbc      	blt.n	800a848 <_strtod_l+0x3f8>
 800a8ce:	4a40      	ldr	r2, [pc, #256]	@ (800a9d0 <_strtod_l+0x580>)
 800a8d0:	f1c3 030f 	rsb	r3, r3, #15
 800a8d4:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800a8d8:	ed91 7b00 	vldr	d7, [r1]
 800a8dc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a8de:	ec4b ab16 	vmov	d6, sl, fp
 800a8e2:	1acb      	subs	r3, r1, r3
 800a8e4:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800a8e8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a8ec:	ed92 6b00 	vldr	d6, [r2]
 800a8f0:	e796      	b.n	800a820 <_strtod_l+0x3d0>
 800a8f2:	3116      	adds	r1, #22
 800a8f4:	dba8      	blt.n	800a848 <_strtod_l+0x3f8>
 800a8f6:	4b36      	ldr	r3, [pc, #216]	@ (800a9d0 <_strtod_l+0x580>)
 800a8f8:	1b3c      	subs	r4, r7, r4
 800a8fa:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800a8fe:	ed94 7b00 	vldr	d7, [r4]
 800a902:	ec4b ab16 	vmov	d6, sl, fp
 800a906:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a90a:	e78b      	b.n	800a824 <_strtod_l+0x3d4>
 800a90c:	2000      	movs	r0, #0
 800a90e:	ec4b ab17 	vmov	d7, sl, fp
 800a912:	4e30      	ldr	r6, [pc, #192]	@ (800a9d4 <_strtod_l+0x584>)
 800a914:	1112      	asrs	r2, r2, #4
 800a916:	4601      	mov	r1, r0
 800a918:	2a01      	cmp	r2, #1
 800a91a:	dc23      	bgt.n	800a964 <_strtod_l+0x514>
 800a91c:	b108      	cbz	r0, 800a922 <_strtod_l+0x4d2>
 800a91e:	ec5b ab17 	vmov	sl, fp, d7
 800a922:	4a2c      	ldr	r2, [pc, #176]	@ (800a9d4 <_strtod_l+0x584>)
 800a924:	482c      	ldr	r0, [pc, #176]	@ (800a9d8 <_strtod_l+0x588>)
 800a926:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800a92a:	ed92 7b00 	vldr	d7, [r2]
 800a92e:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800a932:	ec4b ab16 	vmov	d6, sl, fp
 800a936:	4a29      	ldr	r2, [pc, #164]	@ (800a9dc <_strtod_l+0x58c>)
 800a938:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a93c:	ee17 1a90 	vmov	r1, s15
 800a940:	400a      	ands	r2, r1
 800a942:	4282      	cmp	r2, r0
 800a944:	ec5b ab17 	vmov	sl, fp, d7
 800a948:	d898      	bhi.n	800a87c <_strtod_l+0x42c>
 800a94a:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800a94e:	4282      	cmp	r2, r0
 800a950:	bf86      	itte	hi
 800a952:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800a9e0 <_strtod_l+0x590>
 800a956:	f04f 3aff 	movhi.w	sl, #4294967295
 800a95a:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800a95e:	2200      	movs	r2, #0
 800a960:	9206      	str	r2, [sp, #24]
 800a962:	e076      	b.n	800aa52 <_strtod_l+0x602>
 800a964:	f012 0f01 	tst.w	r2, #1
 800a968:	d004      	beq.n	800a974 <_strtod_l+0x524>
 800a96a:	ed96 6b00 	vldr	d6, [r6]
 800a96e:	2001      	movs	r0, #1
 800a970:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a974:	3101      	adds	r1, #1
 800a976:	1052      	asrs	r2, r2, #1
 800a978:	3608      	adds	r6, #8
 800a97a:	e7cd      	b.n	800a918 <_strtod_l+0x4c8>
 800a97c:	d0ef      	beq.n	800a95e <_strtod_l+0x50e>
 800a97e:	4252      	negs	r2, r2
 800a980:	f012 000f 	ands.w	r0, r2, #15
 800a984:	d00a      	beq.n	800a99c <_strtod_l+0x54c>
 800a986:	4912      	ldr	r1, [pc, #72]	@ (800a9d0 <_strtod_l+0x580>)
 800a988:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800a98c:	ed91 7b00 	vldr	d7, [r1]
 800a990:	ec4b ab16 	vmov	d6, sl, fp
 800a994:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a998:	ec5b ab17 	vmov	sl, fp, d7
 800a99c:	1112      	asrs	r2, r2, #4
 800a99e:	d0de      	beq.n	800a95e <_strtod_l+0x50e>
 800a9a0:	2a1f      	cmp	r2, #31
 800a9a2:	dd1f      	ble.n	800a9e4 <_strtod_l+0x594>
 800a9a4:	2400      	movs	r4, #0
 800a9a6:	4625      	mov	r5, r4
 800a9a8:	9407      	str	r4, [sp, #28]
 800a9aa:	4626      	mov	r6, r4
 800a9ac:	9a05      	ldr	r2, [sp, #20]
 800a9ae:	2322      	movs	r3, #34	@ 0x22
 800a9b0:	f04f 0a00 	mov.w	sl, #0
 800a9b4:	f04f 0b00 	mov.w	fp, #0
 800a9b8:	6013      	str	r3, [r2, #0]
 800a9ba:	e76a      	b.n	800a892 <_strtod_l+0x442>
 800a9bc:	0800ee7b 	.word	0x0800ee7b
 800a9c0:	0800f044 	.word	0x0800f044
 800a9c4:	0800ee73 	.word	0x0800ee73
 800a9c8:	0800eeb2 	.word	0x0800eeb2
 800a9cc:	0800f041 	.word	0x0800f041
 800a9d0:	0800f1d0 	.word	0x0800f1d0
 800a9d4:	0800f1a8 	.word	0x0800f1a8
 800a9d8:	7ca00000 	.word	0x7ca00000
 800a9dc:	7ff00000 	.word	0x7ff00000
 800a9e0:	7fefffff 	.word	0x7fefffff
 800a9e4:	f012 0110 	ands.w	r1, r2, #16
 800a9e8:	bf18      	it	ne
 800a9ea:	216a      	movne	r1, #106	@ 0x6a
 800a9ec:	9106      	str	r1, [sp, #24]
 800a9ee:	ec4b ab17 	vmov	d7, sl, fp
 800a9f2:	49af      	ldr	r1, [pc, #700]	@ (800acb0 <_strtod_l+0x860>)
 800a9f4:	2000      	movs	r0, #0
 800a9f6:	07d6      	lsls	r6, r2, #31
 800a9f8:	d504      	bpl.n	800aa04 <_strtod_l+0x5b4>
 800a9fa:	ed91 6b00 	vldr	d6, [r1]
 800a9fe:	2001      	movs	r0, #1
 800aa00:	ee27 7b06 	vmul.f64	d7, d7, d6
 800aa04:	1052      	asrs	r2, r2, #1
 800aa06:	f101 0108 	add.w	r1, r1, #8
 800aa0a:	d1f4      	bne.n	800a9f6 <_strtod_l+0x5a6>
 800aa0c:	b108      	cbz	r0, 800aa12 <_strtod_l+0x5c2>
 800aa0e:	ec5b ab17 	vmov	sl, fp, d7
 800aa12:	9a06      	ldr	r2, [sp, #24]
 800aa14:	b1b2      	cbz	r2, 800aa44 <_strtod_l+0x5f4>
 800aa16:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800aa1a:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800aa1e:	2a00      	cmp	r2, #0
 800aa20:	4658      	mov	r0, fp
 800aa22:	dd0f      	ble.n	800aa44 <_strtod_l+0x5f4>
 800aa24:	2a1f      	cmp	r2, #31
 800aa26:	dd55      	ble.n	800aad4 <_strtod_l+0x684>
 800aa28:	2a34      	cmp	r2, #52	@ 0x34
 800aa2a:	bfde      	ittt	le
 800aa2c:	f04f 32ff 	movle.w	r2, #4294967295
 800aa30:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800aa34:	408a      	lslle	r2, r1
 800aa36:	f04f 0a00 	mov.w	sl, #0
 800aa3a:	bfcc      	ite	gt
 800aa3c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800aa40:	ea02 0b00 	andle.w	fp, r2, r0
 800aa44:	ec4b ab17 	vmov	d7, sl, fp
 800aa48:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800aa4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa50:	d0a8      	beq.n	800a9a4 <_strtod_l+0x554>
 800aa52:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800aa54:	9805      	ldr	r0, [sp, #20]
 800aa56:	f8cd 9000 	str.w	r9, [sp]
 800aa5a:	462a      	mov	r2, r5
 800aa5c:	f002 fdd6 	bl	800d60c <__s2b>
 800aa60:	9007      	str	r0, [sp, #28]
 800aa62:	2800      	cmp	r0, #0
 800aa64:	f43f af0a 	beq.w	800a87c <_strtod_l+0x42c>
 800aa68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa6a:	1b3f      	subs	r7, r7, r4
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	bfb4      	ite	lt
 800aa70:	463b      	movlt	r3, r7
 800aa72:	2300      	movge	r3, #0
 800aa74:	930a      	str	r3, [sp, #40]	@ 0x28
 800aa76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa78:	ed9f bb89 	vldr	d11, [pc, #548]	@ 800aca0 <_strtod_l+0x850>
 800aa7c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800aa80:	2400      	movs	r4, #0
 800aa82:	930d      	str	r3, [sp, #52]	@ 0x34
 800aa84:	4625      	mov	r5, r4
 800aa86:	9b07      	ldr	r3, [sp, #28]
 800aa88:	9805      	ldr	r0, [sp, #20]
 800aa8a:	6859      	ldr	r1, [r3, #4]
 800aa8c:	f002 fd16 	bl	800d4bc <_Balloc>
 800aa90:	4606      	mov	r6, r0
 800aa92:	2800      	cmp	r0, #0
 800aa94:	f43f aef6 	beq.w	800a884 <_strtod_l+0x434>
 800aa98:	9b07      	ldr	r3, [sp, #28]
 800aa9a:	691a      	ldr	r2, [r3, #16]
 800aa9c:	ec4b ab19 	vmov	d9, sl, fp
 800aaa0:	3202      	adds	r2, #2
 800aaa2:	f103 010c 	add.w	r1, r3, #12
 800aaa6:	0092      	lsls	r2, r2, #2
 800aaa8:	300c      	adds	r0, #12
 800aaaa:	f001 fab4 	bl	800c016 <memcpy>
 800aaae:	eeb0 0b49 	vmov.f64	d0, d9
 800aab2:	9805      	ldr	r0, [sp, #20]
 800aab4:	aa14      	add	r2, sp, #80	@ 0x50
 800aab6:	a913      	add	r1, sp, #76	@ 0x4c
 800aab8:	f003 f8dc 	bl	800dc74 <__d2b>
 800aabc:	9012      	str	r0, [sp, #72]	@ 0x48
 800aabe:	2800      	cmp	r0, #0
 800aac0:	f43f aee0 	beq.w	800a884 <_strtod_l+0x434>
 800aac4:	9805      	ldr	r0, [sp, #20]
 800aac6:	2101      	movs	r1, #1
 800aac8:	f002 fe36 	bl	800d738 <__i2b>
 800aacc:	4605      	mov	r5, r0
 800aace:	b940      	cbnz	r0, 800aae2 <_strtod_l+0x692>
 800aad0:	2500      	movs	r5, #0
 800aad2:	e6d7      	b.n	800a884 <_strtod_l+0x434>
 800aad4:	f04f 31ff 	mov.w	r1, #4294967295
 800aad8:	fa01 f202 	lsl.w	r2, r1, r2
 800aadc:	ea02 0a0a 	and.w	sl, r2, sl
 800aae0:	e7b0      	b.n	800aa44 <_strtod_l+0x5f4>
 800aae2:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800aae4:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800aae6:	2f00      	cmp	r7, #0
 800aae8:	bfab      	itete	ge
 800aaea:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800aaec:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800aaee:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800aaf2:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800aaf6:	bfac      	ite	ge
 800aaf8:	eb07 0903 	addge.w	r9, r7, r3
 800aafc:	eba3 0807 	sublt.w	r8, r3, r7
 800ab00:	9b06      	ldr	r3, [sp, #24]
 800ab02:	1aff      	subs	r7, r7, r3
 800ab04:	4417      	add	r7, r2
 800ab06:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800ab0a:	4a6a      	ldr	r2, [pc, #424]	@ (800acb4 <_strtod_l+0x864>)
 800ab0c:	3f01      	subs	r7, #1
 800ab0e:	4297      	cmp	r7, r2
 800ab10:	da51      	bge.n	800abb6 <_strtod_l+0x766>
 800ab12:	1bd1      	subs	r1, r2, r7
 800ab14:	291f      	cmp	r1, #31
 800ab16:	eba3 0301 	sub.w	r3, r3, r1
 800ab1a:	f04f 0201 	mov.w	r2, #1
 800ab1e:	dc3e      	bgt.n	800ab9e <_strtod_l+0x74e>
 800ab20:	408a      	lsls	r2, r1
 800ab22:	920c      	str	r2, [sp, #48]	@ 0x30
 800ab24:	2200      	movs	r2, #0
 800ab26:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ab28:	eb09 0703 	add.w	r7, r9, r3
 800ab2c:	4498      	add	r8, r3
 800ab2e:	9b06      	ldr	r3, [sp, #24]
 800ab30:	45b9      	cmp	r9, r7
 800ab32:	4498      	add	r8, r3
 800ab34:	464b      	mov	r3, r9
 800ab36:	bfa8      	it	ge
 800ab38:	463b      	movge	r3, r7
 800ab3a:	4543      	cmp	r3, r8
 800ab3c:	bfa8      	it	ge
 800ab3e:	4643      	movge	r3, r8
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	bfc2      	ittt	gt
 800ab44:	1aff      	subgt	r7, r7, r3
 800ab46:	eba8 0803 	subgt.w	r8, r8, r3
 800ab4a:	eba9 0903 	subgt.w	r9, r9, r3
 800ab4e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	dd16      	ble.n	800ab82 <_strtod_l+0x732>
 800ab54:	4629      	mov	r1, r5
 800ab56:	9805      	ldr	r0, [sp, #20]
 800ab58:	461a      	mov	r2, r3
 800ab5a:	f002 fea5 	bl	800d8a8 <__pow5mult>
 800ab5e:	4605      	mov	r5, r0
 800ab60:	2800      	cmp	r0, #0
 800ab62:	d0b5      	beq.n	800aad0 <_strtod_l+0x680>
 800ab64:	4601      	mov	r1, r0
 800ab66:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ab68:	9805      	ldr	r0, [sp, #20]
 800ab6a:	f002 fdfb 	bl	800d764 <__multiply>
 800ab6e:	900f      	str	r0, [sp, #60]	@ 0x3c
 800ab70:	2800      	cmp	r0, #0
 800ab72:	f43f ae87 	beq.w	800a884 <_strtod_l+0x434>
 800ab76:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ab78:	9805      	ldr	r0, [sp, #20]
 800ab7a:	f002 fcdf 	bl	800d53c <_Bfree>
 800ab7e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ab80:	9312      	str	r3, [sp, #72]	@ 0x48
 800ab82:	2f00      	cmp	r7, #0
 800ab84:	dc1b      	bgt.n	800abbe <_strtod_l+0x76e>
 800ab86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	dd21      	ble.n	800abd0 <_strtod_l+0x780>
 800ab8c:	4631      	mov	r1, r6
 800ab8e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ab90:	9805      	ldr	r0, [sp, #20]
 800ab92:	f002 fe89 	bl	800d8a8 <__pow5mult>
 800ab96:	4606      	mov	r6, r0
 800ab98:	b9d0      	cbnz	r0, 800abd0 <_strtod_l+0x780>
 800ab9a:	2600      	movs	r6, #0
 800ab9c:	e672      	b.n	800a884 <_strtod_l+0x434>
 800ab9e:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800aba2:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800aba6:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800abaa:	37e2      	adds	r7, #226	@ 0xe2
 800abac:	fa02 f107 	lsl.w	r1, r2, r7
 800abb0:	910b      	str	r1, [sp, #44]	@ 0x2c
 800abb2:	920c      	str	r2, [sp, #48]	@ 0x30
 800abb4:	e7b8      	b.n	800ab28 <_strtod_l+0x6d8>
 800abb6:	2200      	movs	r2, #0
 800abb8:	920b      	str	r2, [sp, #44]	@ 0x2c
 800abba:	2201      	movs	r2, #1
 800abbc:	e7f9      	b.n	800abb2 <_strtod_l+0x762>
 800abbe:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800abc0:	9805      	ldr	r0, [sp, #20]
 800abc2:	463a      	mov	r2, r7
 800abc4:	f002 feca 	bl	800d95c <__lshift>
 800abc8:	9012      	str	r0, [sp, #72]	@ 0x48
 800abca:	2800      	cmp	r0, #0
 800abcc:	d1db      	bne.n	800ab86 <_strtod_l+0x736>
 800abce:	e659      	b.n	800a884 <_strtod_l+0x434>
 800abd0:	f1b8 0f00 	cmp.w	r8, #0
 800abd4:	dd07      	ble.n	800abe6 <_strtod_l+0x796>
 800abd6:	4631      	mov	r1, r6
 800abd8:	9805      	ldr	r0, [sp, #20]
 800abda:	4642      	mov	r2, r8
 800abdc:	f002 febe 	bl	800d95c <__lshift>
 800abe0:	4606      	mov	r6, r0
 800abe2:	2800      	cmp	r0, #0
 800abe4:	d0d9      	beq.n	800ab9a <_strtod_l+0x74a>
 800abe6:	f1b9 0f00 	cmp.w	r9, #0
 800abea:	dd08      	ble.n	800abfe <_strtod_l+0x7ae>
 800abec:	4629      	mov	r1, r5
 800abee:	9805      	ldr	r0, [sp, #20]
 800abf0:	464a      	mov	r2, r9
 800abf2:	f002 feb3 	bl	800d95c <__lshift>
 800abf6:	4605      	mov	r5, r0
 800abf8:	2800      	cmp	r0, #0
 800abfa:	f43f ae43 	beq.w	800a884 <_strtod_l+0x434>
 800abfe:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ac00:	9805      	ldr	r0, [sp, #20]
 800ac02:	4632      	mov	r2, r6
 800ac04:	f002 ff32 	bl	800da6c <__mdiff>
 800ac08:	4604      	mov	r4, r0
 800ac0a:	2800      	cmp	r0, #0
 800ac0c:	f43f ae3a 	beq.w	800a884 <_strtod_l+0x434>
 800ac10:	2300      	movs	r3, #0
 800ac12:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800ac16:	60c3      	str	r3, [r0, #12]
 800ac18:	4629      	mov	r1, r5
 800ac1a:	f002 ff0b 	bl	800da34 <__mcmp>
 800ac1e:	2800      	cmp	r0, #0
 800ac20:	da4c      	bge.n	800acbc <_strtod_l+0x86c>
 800ac22:	ea58 080a 	orrs.w	r8, r8, sl
 800ac26:	d172      	bne.n	800ad0e <_strtod_l+0x8be>
 800ac28:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d16e      	bne.n	800ad0e <_strtod_l+0x8be>
 800ac30:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ac34:	0d1b      	lsrs	r3, r3, #20
 800ac36:	051b      	lsls	r3, r3, #20
 800ac38:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ac3c:	d967      	bls.n	800ad0e <_strtod_l+0x8be>
 800ac3e:	6963      	ldr	r3, [r4, #20]
 800ac40:	b913      	cbnz	r3, 800ac48 <_strtod_l+0x7f8>
 800ac42:	6923      	ldr	r3, [r4, #16]
 800ac44:	2b01      	cmp	r3, #1
 800ac46:	dd62      	ble.n	800ad0e <_strtod_l+0x8be>
 800ac48:	4621      	mov	r1, r4
 800ac4a:	2201      	movs	r2, #1
 800ac4c:	9805      	ldr	r0, [sp, #20]
 800ac4e:	f002 fe85 	bl	800d95c <__lshift>
 800ac52:	4629      	mov	r1, r5
 800ac54:	4604      	mov	r4, r0
 800ac56:	f002 feed 	bl	800da34 <__mcmp>
 800ac5a:	2800      	cmp	r0, #0
 800ac5c:	dd57      	ble.n	800ad0e <_strtod_l+0x8be>
 800ac5e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ac62:	9a06      	ldr	r2, [sp, #24]
 800ac64:	0d1b      	lsrs	r3, r3, #20
 800ac66:	051b      	lsls	r3, r3, #20
 800ac68:	2a00      	cmp	r2, #0
 800ac6a:	d06e      	beq.n	800ad4a <_strtod_l+0x8fa>
 800ac6c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ac70:	d86b      	bhi.n	800ad4a <_strtod_l+0x8fa>
 800ac72:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800ac76:	f67f ae99 	bls.w	800a9ac <_strtod_l+0x55c>
 800ac7a:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 800aca8 <_strtod_l+0x858>
 800ac7e:	ec4b ab16 	vmov	d6, sl, fp
 800ac82:	4b0d      	ldr	r3, [pc, #52]	@ (800acb8 <_strtod_l+0x868>)
 800ac84:	ee26 7b07 	vmul.f64	d7, d6, d7
 800ac88:	ee17 2a90 	vmov	r2, s15
 800ac8c:	4013      	ands	r3, r2
 800ac8e:	ec5b ab17 	vmov	sl, fp, d7
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	f47f ae01 	bne.w	800a89a <_strtod_l+0x44a>
 800ac98:	9a05      	ldr	r2, [sp, #20]
 800ac9a:	2322      	movs	r3, #34	@ 0x22
 800ac9c:	6013      	str	r3, [r2, #0]
 800ac9e:	e5fc      	b.n	800a89a <_strtod_l+0x44a>
 800aca0:	ffc00000 	.word	0xffc00000
 800aca4:	41dfffff 	.word	0x41dfffff
 800aca8:	00000000 	.word	0x00000000
 800acac:	39500000 	.word	0x39500000
 800acb0:	0800f070 	.word	0x0800f070
 800acb4:	fffffc02 	.word	0xfffffc02
 800acb8:	7ff00000 	.word	0x7ff00000
 800acbc:	46d9      	mov	r9, fp
 800acbe:	d15d      	bne.n	800ad7c <_strtod_l+0x92c>
 800acc0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800acc4:	f1b8 0f00 	cmp.w	r8, #0
 800acc8:	d02a      	beq.n	800ad20 <_strtod_l+0x8d0>
 800acca:	4aa9      	ldr	r2, [pc, #676]	@ (800af70 <_strtod_l+0xb20>)
 800accc:	4293      	cmp	r3, r2
 800acce:	d12a      	bne.n	800ad26 <_strtod_l+0x8d6>
 800acd0:	9b06      	ldr	r3, [sp, #24]
 800acd2:	4652      	mov	r2, sl
 800acd4:	b1fb      	cbz	r3, 800ad16 <_strtod_l+0x8c6>
 800acd6:	4ba7      	ldr	r3, [pc, #668]	@ (800af74 <_strtod_l+0xb24>)
 800acd8:	ea0b 0303 	and.w	r3, fp, r3
 800acdc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800ace0:	f04f 31ff 	mov.w	r1, #4294967295
 800ace4:	d81a      	bhi.n	800ad1c <_strtod_l+0x8cc>
 800ace6:	0d1b      	lsrs	r3, r3, #20
 800ace8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800acec:	fa01 f303 	lsl.w	r3, r1, r3
 800acf0:	429a      	cmp	r2, r3
 800acf2:	d118      	bne.n	800ad26 <_strtod_l+0x8d6>
 800acf4:	4ba0      	ldr	r3, [pc, #640]	@ (800af78 <_strtod_l+0xb28>)
 800acf6:	4599      	cmp	r9, r3
 800acf8:	d102      	bne.n	800ad00 <_strtod_l+0x8b0>
 800acfa:	3201      	adds	r2, #1
 800acfc:	f43f adc2 	beq.w	800a884 <_strtod_l+0x434>
 800ad00:	4b9c      	ldr	r3, [pc, #624]	@ (800af74 <_strtod_l+0xb24>)
 800ad02:	ea09 0303 	and.w	r3, r9, r3
 800ad06:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800ad0a:	f04f 0a00 	mov.w	sl, #0
 800ad0e:	9b06      	ldr	r3, [sp, #24]
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d1b2      	bne.n	800ac7a <_strtod_l+0x82a>
 800ad14:	e5c1      	b.n	800a89a <_strtod_l+0x44a>
 800ad16:	f04f 33ff 	mov.w	r3, #4294967295
 800ad1a:	e7e9      	b.n	800acf0 <_strtod_l+0x8a0>
 800ad1c:	460b      	mov	r3, r1
 800ad1e:	e7e7      	b.n	800acf0 <_strtod_l+0x8a0>
 800ad20:	ea53 030a 	orrs.w	r3, r3, sl
 800ad24:	d09b      	beq.n	800ac5e <_strtod_l+0x80e>
 800ad26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ad28:	b1c3      	cbz	r3, 800ad5c <_strtod_l+0x90c>
 800ad2a:	ea13 0f09 	tst.w	r3, r9
 800ad2e:	d0ee      	beq.n	800ad0e <_strtod_l+0x8be>
 800ad30:	9a06      	ldr	r2, [sp, #24]
 800ad32:	4650      	mov	r0, sl
 800ad34:	4659      	mov	r1, fp
 800ad36:	f1b8 0f00 	cmp.w	r8, #0
 800ad3a:	d013      	beq.n	800ad64 <_strtod_l+0x914>
 800ad3c:	f7ff fb6e 	bl	800a41c <sulp>
 800ad40:	ee39 7b00 	vadd.f64	d7, d9, d0
 800ad44:	ec5b ab17 	vmov	sl, fp, d7
 800ad48:	e7e1      	b.n	800ad0e <_strtod_l+0x8be>
 800ad4a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ad4e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ad52:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ad56:	f04f 3aff 	mov.w	sl, #4294967295
 800ad5a:	e7d8      	b.n	800ad0e <_strtod_l+0x8be>
 800ad5c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ad5e:	ea13 0f0a 	tst.w	r3, sl
 800ad62:	e7e4      	b.n	800ad2e <_strtod_l+0x8de>
 800ad64:	f7ff fb5a 	bl	800a41c <sulp>
 800ad68:	ee39 0b40 	vsub.f64	d0, d9, d0
 800ad6c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800ad70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad74:	ec5b ab10 	vmov	sl, fp, d0
 800ad78:	d1c9      	bne.n	800ad0e <_strtod_l+0x8be>
 800ad7a:	e617      	b.n	800a9ac <_strtod_l+0x55c>
 800ad7c:	4629      	mov	r1, r5
 800ad7e:	4620      	mov	r0, r4
 800ad80:	f002 ffd0 	bl	800dd24 <__ratio>
 800ad84:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800ad88:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800ad8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad90:	d85d      	bhi.n	800ae4e <_strtod_l+0x9fe>
 800ad92:	f1b8 0f00 	cmp.w	r8, #0
 800ad96:	d164      	bne.n	800ae62 <_strtod_l+0xa12>
 800ad98:	f1ba 0f00 	cmp.w	sl, #0
 800ad9c:	d14b      	bne.n	800ae36 <_strtod_l+0x9e6>
 800ad9e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ada2:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d160      	bne.n	800ae6c <_strtod_l+0xa1c>
 800adaa:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800adae:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800adb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800adb6:	d401      	bmi.n	800adbc <_strtod_l+0x96c>
 800adb8:	ee20 8b08 	vmul.f64	d8, d0, d8
 800adbc:	eeb1 ab48 	vneg.f64	d10, d8
 800adc0:	486c      	ldr	r0, [pc, #432]	@ (800af74 <_strtod_l+0xb24>)
 800adc2:	496e      	ldr	r1, [pc, #440]	@ (800af7c <_strtod_l+0xb2c>)
 800adc4:	ea09 0700 	and.w	r7, r9, r0
 800adc8:	428f      	cmp	r7, r1
 800adca:	ec53 2b1a 	vmov	r2, r3, d10
 800adce:	d17d      	bne.n	800aecc <_strtod_l+0xa7c>
 800add0:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800add4:	ec4b ab1c 	vmov	d12, sl, fp
 800add8:	eeb0 0b4c 	vmov.f64	d0, d12
 800addc:	f002 feda 	bl	800db94 <__ulp>
 800ade0:	4864      	ldr	r0, [pc, #400]	@ (800af74 <_strtod_l+0xb24>)
 800ade2:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800ade6:	ee1c 3a90 	vmov	r3, s25
 800adea:	4a65      	ldr	r2, [pc, #404]	@ (800af80 <_strtod_l+0xb30>)
 800adec:	ea03 0100 	and.w	r1, r3, r0
 800adf0:	4291      	cmp	r1, r2
 800adf2:	ec5b ab1c 	vmov	sl, fp, d12
 800adf6:	d93c      	bls.n	800ae72 <_strtod_l+0xa22>
 800adf8:	ee19 2a90 	vmov	r2, s19
 800adfc:	4b5e      	ldr	r3, [pc, #376]	@ (800af78 <_strtod_l+0xb28>)
 800adfe:	429a      	cmp	r2, r3
 800ae00:	d104      	bne.n	800ae0c <_strtod_l+0x9bc>
 800ae02:	ee19 3a10 	vmov	r3, s18
 800ae06:	3301      	adds	r3, #1
 800ae08:	f43f ad3c 	beq.w	800a884 <_strtod_l+0x434>
 800ae0c:	f8df b168 	ldr.w	fp, [pc, #360]	@ 800af78 <_strtod_l+0xb28>
 800ae10:	f04f 3aff 	mov.w	sl, #4294967295
 800ae14:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ae16:	9805      	ldr	r0, [sp, #20]
 800ae18:	f002 fb90 	bl	800d53c <_Bfree>
 800ae1c:	9805      	ldr	r0, [sp, #20]
 800ae1e:	4631      	mov	r1, r6
 800ae20:	f002 fb8c 	bl	800d53c <_Bfree>
 800ae24:	9805      	ldr	r0, [sp, #20]
 800ae26:	4629      	mov	r1, r5
 800ae28:	f002 fb88 	bl	800d53c <_Bfree>
 800ae2c:	9805      	ldr	r0, [sp, #20]
 800ae2e:	4621      	mov	r1, r4
 800ae30:	f002 fb84 	bl	800d53c <_Bfree>
 800ae34:	e627      	b.n	800aa86 <_strtod_l+0x636>
 800ae36:	f1ba 0f01 	cmp.w	sl, #1
 800ae3a:	d103      	bne.n	800ae44 <_strtod_l+0x9f4>
 800ae3c:	f1bb 0f00 	cmp.w	fp, #0
 800ae40:	f43f adb4 	beq.w	800a9ac <_strtod_l+0x55c>
 800ae44:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800ae48:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800ae4c:	e7b8      	b.n	800adc0 <_strtod_l+0x970>
 800ae4e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800ae52:	ee20 8b08 	vmul.f64	d8, d0, d8
 800ae56:	f1b8 0f00 	cmp.w	r8, #0
 800ae5a:	d0af      	beq.n	800adbc <_strtod_l+0x96c>
 800ae5c:	eeb0 ab48 	vmov.f64	d10, d8
 800ae60:	e7ae      	b.n	800adc0 <_strtod_l+0x970>
 800ae62:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800ae66:	eeb0 8b4a 	vmov.f64	d8, d10
 800ae6a:	e7a9      	b.n	800adc0 <_strtod_l+0x970>
 800ae6c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800ae70:	e7a6      	b.n	800adc0 <_strtod_l+0x970>
 800ae72:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800ae76:	9b06      	ldr	r3, [sp, #24]
 800ae78:	46d9      	mov	r9, fp
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d1ca      	bne.n	800ae14 <_strtod_l+0x9c4>
 800ae7e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ae82:	0d1b      	lsrs	r3, r3, #20
 800ae84:	051b      	lsls	r3, r3, #20
 800ae86:	429f      	cmp	r7, r3
 800ae88:	d1c4      	bne.n	800ae14 <_strtod_l+0x9c4>
 800ae8a:	ec51 0b18 	vmov	r0, r1, d8
 800ae8e:	f7f5 fc63 	bl	8000758 <__aeabi_d2lz>
 800ae92:	f7f5 fc1b 	bl	80006cc <__aeabi_l2d>
 800ae96:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800ae9a:	ec41 0b17 	vmov	d7, r0, r1
 800ae9e:	ea49 090a 	orr.w	r9, r9, sl
 800aea2:	ea59 0908 	orrs.w	r9, r9, r8
 800aea6:	ee38 8b47 	vsub.f64	d8, d8, d7
 800aeaa:	d03c      	beq.n	800af26 <_strtod_l+0xad6>
 800aeac:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800af58 <_strtod_l+0xb08>
 800aeb0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800aeb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aeb8:	f53f acef 	bmi.w	800a89a <_strtod_l+0x44a>
 800aebc:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 800af60 <_strtod_l+0xb10>
 800aec0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800aec4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aec8:	dda4      	ble.n	800ae14 <_strtod_l+0x9c4>
 800aeca:	e4e6      	b.n	800a89a <_strtod_l+0x44a>
 800aecc:	9906      	ldr	r1, [sp, #24]
 800aece:	b1e1      	cbz	r1, 800af0a <_strtod_l+0xaba>
 800aed0:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800aed4:	d819      	bhi.n	800af0a <_strtod_l+0xaba>
 800aed6:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800aeda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aede:	d811      	bhi.n	800af04 <_strtod_l+0xab4>
 800aee0:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800aee4:	ee18 3a10 	vmov	r3, s16
 800aee8:	2b01      	cmp	r3, #1
 800aeea:	bf38      	it	cc
 800aeec:	2301      	movcc	r3, #1
 800aeee:	ee08 3a10 	vmov	s16, r3
 800aef2:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800aef6:	f1b8 0f00 	cmp.w	r8, #0
 800aefa:	d111      	bne.n	800af20 <_strtod_l+0xad0>
 800aefc:	eeb1 7b48 	vneg.f64	d7, d8
 800af00:	ec53 2b17 	vmov	r2, r3, d7
 800af04:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800af08:	1bcb      	subs	r3, r1, r7
 800af0a:	eeb0 0b49 	vmov.f64	d0, d9
 800af0e:	ec43 2b1a 	vmov	d10, r2, r3
 800af12:	f002 fe3f 	bl	800db94 <__ulp>
 800af16:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800af1a:	ec5b ab19 	vmov	sl, fp, d9
 800af1e:	e7aa      	b.n	800ae76 <_strtod_l+0xa26>
 800af20:	eeb0 7b48 	vmov.f64	d7, d8
 800af24:	e7ec      	b.n	800af00 <_strtod_l+0xab0>
 800af26:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800af68 <_strtod_l+0xb18>
 800af2a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800af2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af32:	f57f af6f 	bpl.w	800ae14 <_strtod_l+0x9c4>
 800af36:	e4b0      	b.n	800a89a <_strtod_l+0x44a>
 800af38:	2300      	movs	r3, #0
 800af3a:	9308      	str	r3, [sp, #32]
 800af3c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800af3e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800af40:	6013      	str	r3, [r2, #0]
 800af42:	f7ff bac4 	b.w	800a4ce <_strtod_l+0x7e>
 800af46:	2a65      	cmp	r2, #101	@ 0x65
 800af48:	f43f abbf 	beq.w	800a6ca <_strtod_l+0x27a>
 800af4c:	2a45      	cmp	r2, #69	@ 0x45
 800af4e:	f43f abbc 	beq.w	800a6ca <_strtod_l+0x27a>
 800af52:	2101      	movs	r1, #1
 800af54:	f7ff bbf4 	b.w	800a740 <_strtod_l+0x2f0>
 800af58:	94a03595 	.word	0x94a03595
 800af5c:	3fdfffff 	.word	0x3fdfffff
 800af60:	35afe535 	.word	0x35afe535
 800af64:	3fe00000 	.word	0x3fe00000
 800af68:	94a03595 	.word	0x94a03595
 800af6c:	3fcfffff 	.word	0x3fcfffff
 800af70:	000fffff 	.word	0x000fffff
 800af74:	7ff00000 	.word	0x7ff00000
 800af78:	7fefffff 	.word	0x7fefffff
 800af7c:	7fe00000 	.word	0x7fe00000
 800af80:	7c9fffff 	.word	0x7c9fffff

0800af84 <_strtod_r>:
 800af84:	4b01      	ldr	r3, [pc, #4]	@ (800af8c <_strtod_r+0x8>)
 800af86:	f7ff ba63 	b.w	800a450 <_strtod_l>
 800af8a:	bf00      	nop
 800af8c:	24000024 	.word	0x24000024

0800af90 <strtod>:
 800af90:	460a      	mov	r2, r1
 800af92:	4601      	mov	r1, r0
 800af94:	4802      	ldr	r0, [pc, #8]	@ (800afa0 <strtod+0x10>)
 800af96:	4b03      	ldr	r3, [pc, #12]	@ (800afa4 <strtod+0x14>)
 800af98:	6800      	ldr	r0, [r0, #0]
 800af9a:	f7ff ba59 	b.w	800a450 <_strtod_l>
 800af9e:	bf00      	nop
 800afa0:	24000190 	.word	0x24000190
 800afa4:	24000024 	.word	0x24000024

0800afa8 <__cvt>:
 800afa8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800afaa:	ed2d 8b02 	vpush	{d8}
 800afae:	eeb0 8b40 	vmov.f64	d8, d0
 800afb2:	b085      	sub	sp, #20
 800afb4:	4617      	mov	r7, r2
 800afb6:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800afb8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800afba:	ee18 2a90 	vmov	r2, s17
 800afbe:	f025 0520 	bic.w	r5, r5, #32
 800afc2:	2a00      	cmp	r2, #0
 800afc4:	bfb6      	itet	lt
 800afc6:	222d      	movlt	r2, #45	@ 0x2d
 800afc8:	2200      	movge	r2, #0
 800afca:	eeb1 8b40 	vneglt.f64	d8, d0
 800afce:	2d46      	cmp	r5, #70	@ 0x46
 800afd0:	460c      	mov	r4, r1
 800afd2:	701a      	strb	r2, [r3, #0]
 800afd4:	d004      	beq.n	800afe0 <__cvt+0x38>
 800afd6:	2d45      	cmp	r5, #69	@ 0x45
 800afd8:	d100      	bne.n	800afdc <__cvt+0x34>
 800afda:	3401      	adds	r4, #1
 800afdc:	2102      	movs	r1, #2
 800afde:	e000      	b.n	800afe2 <__cvt+0x3a>
 800afe0:	2103      	movs	r1, #3
 800afe2:	ab03      	add	r3, sp, #12
 800afe4:	9301      	str	r3, [sp, #4]
 800afe6:	ab02      	add	r3, sp, #8
 800afe8:	9300      	str	r3, [sp, #0]
 800afea:	4622      	mov	r2, r4
 800afec:	4633      	mov	r3, r6
 800afee:	eeb0 0b48 	vmov.f64	d0, d8
 800aff2:	f001 f8b9 	bl	800c168 <_dtoa_r>
 800aff6:	2d47      	cmp	r5, #71	@ 0x47
 800aff8:	d114      	bne.n	800b024 <__cvt+0x7c>
 800affa:	07fb      	lsls	r3, r7, #31
 800affc:	d50a      	bpl.n	800b014 <__cvt+0x6c>
 800affe:	1902      	adds	r2, r0, r4
 800b000:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800b004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b008:	bf08      	it	eq
 800b00a:	9203      	streq	r2, [sp, #12]
 800b00c:	2130      	movs	r1, #48	@ 0x30
 800b00e:	9b03      	ldr	r3, [sp, #12]
 800b010:	4293      	cmp	r3, r2
 800b012:	d319      	bcc.n	800b048 <__cvt+0xa0>
 800b014:	9b03      	ldr	r3, [sp, #12]
 800b016:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b018:	1a1b      	subs	r3, r3, r0
 800b01a:	6013      	str	r3, [r2, #0]
 800b01c:	b005      	add	sp, #20
 800b01e:	ecbd 8b02 	vpop	{d8}
 800b022:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b024:	2d46      	cmp	r5, #70	@ 0x46
 800b026:	eb00 0204 	add.w	r2, r0, r4
 800b02a:	d1e9      	bne.n	800b000 <__cvt+0x58>
 800b02c:	7803      	ldrb	r3, [r0, #0]
 800b02e:	2b30      	cmp	r3, #48	@ 0x30
 800b030:	d107      	bne.n	800b042 <__cvt+0x9a>
 800b032:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800b036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b03a:	bf1c      	itt	ne
 800b03c:	f1c4 0401 	rsbne	r4, r4, #1
 800b040:	6034      	strne	r4, [r6, #0]
 800b042:	6833      	ldr	r3, [r6, #0]
 800b044:	441a      	add	r2, r3
 800b046:	e7db      	b.n	800b000 <__cvt+0x58>
 800b048:	1c5c      	adds	r4, r3, #1
 800b04a:	9403      	str	r4, [sp, #12]
 800b04c:	7019      	strb	r1, [r3, #0]
 800b04e:	e7de      	b.n	800b00e <__cvt+0x66>

0800b050 <__exponent>:
 800b050:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b052:	2900      	cmp	r1, #0
 800b054:	bfba      	itte	lt
 800b056:	4249      	neglt	r1, r1
 800b058:	232d      	movlt	r3, #45	@ 0x2d
 800b05a:	232b      	movge	r3, #43	@ 0x2b
 800b05c:	2909      	cmp	r1, #9
 800b05e:	7002      	strb	r2, [r0, #0]
 800b060:	7043      	strb	r3, [r0, #1]
 800b062:	dd29      	ble.n	800b0b8 <__exponent+0x68>
 800b064:	f10d 0307 	add.w	r3, sp, #7
 800b068:	461d      	mov	r5, r3
 800b06a:	270a      	movs	r7, #10
 800b06c:	461a      	mov	r2, r3
 800b06e:	fbb1 f6f7 	udiv	r6, r1, r7
 800b072:	fb07 1416 	mls	r4, r7, r6, r1
 800b076:	3430      	adds	r4, #48	@ 0x30
 800b078:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b07c:	460c      	mov	r4, r1
 800b07e:	2c63      	cmp	r4, #99	@ 0x63
 800b080:	f103 33ff 	add.w	r3, r3, #4294967295
 800b084:	4631      	mov	r1, r6
 800b086:	dcf1      	bgt.n	800b06c <__exponent+0x1c>
 800b088:	3130      	adds	r1, #48	@ 0x30
 800b08a:	1e94      	subs	r4, r2, #2
 800b08c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b090:	1c41      	adds	r1, r0, #1
 800b092:	4623      	mov	r3, r4
 800b094:	42ab      	cmp	r3, r5
 800b096:	d30a      	bcc.n	800b0ae <__exponent+0x5e>
 800b098:	f10d 0309 	add.w	r3, sp, #9
 800b09c:	1a9b      	subs	r3, r3, r2
 800b09e:	42ac      	cmp	r4, r5
 800b0a0:	bf88      	it	hi
 800b0a2:	2300      	movhi	r3, #0
 800b0a4:	3302      	adds	r3, #2
 800b0a6:	4403      	add	r3, r0
 800b0a8:	1a18      	subs	r0, r3, r0
 800b0aa:	b003      	add	sp, #12
 800b0ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b0ae:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b0b2:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b0b6:	e7ed      	b.n	800b094 <__exponent+0x44>
 800b0b8:	2330      	movs	r3, #48	@ 0x30
 800b0ba:	3130      	adds	r1, #48	@ 0x30
 800b0bc:	7083      	strb	r3, [r0, #2]
 800b0be:	70c1      	strb	r1, [r0, #3]
 800b0c0:	1d03      	adds	r3, r0, #4
 800b0c2:	e7f1      	b.n	800b0a8 <__exponent+0x58>
 800b0c4:	0000      	movs	r0, r0
	...

0800b0c8 <_printf_float>:
 800b0c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0cc:	b08d      	sub	sp, #52	@ 0x34
 800b0ce:	460c      	mov	r4, r1
 800b0d0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b0d4:	4616      	mov	r6, r2
 800b0d6:	461f      	mov	r7, r3
 800b0d8:	4605      	mov	r5, r0
 800b0da:	f000 ff25 	bl	800bf28 <_localeconv_r>
 800b0de:	f8d0 b000 	ldr.w	fp, [r0]
 800b0e2:	4658      	mov	r0, fp
 800b0e4:	f7f5 f95c 	bl	80003a0 <strlen>
 800b0e8:	2300      	movs	r3, #0
 800b0ea:	930a      	str	r3, [sp, #40]	@ 0x28
 800b0ec:	f8d8 3000 	ldr.w	r3, [r8]
 800b0f0:	f894 9018 	ldrb.w	r9, [r4, #24]
 800b0f4:	6822      	ldr	r2, [r4, #0]
 800b0f6:	9005      	str	r0, [sp, #20]
 800b0f8:	3307      	adds	r3, #7
 800b0fa:	f023 0307 	bic.w	r3, r3, #7
 800b0fe:	f103 0108 	add.w	r1, r3, #8
 800b102:	f8c8 1000 	str.w	r1, [r8]
 800b106:	ed93 0b00 	vldr	d0, [r3]
 800b10a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800b368 <_printf_float+0x2a0>
 800b10e:	eeb0 7bc0 	vabs.f64	d7, d0
 800b112:	eeb4 7b46 	vcmp.f64	d7, d6
 800b116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b11a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800b11e:	dd24      	ble.n	800b16a <_printf_float+0xa2>
 800b120:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800b124:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b128:	d502      	bpl.n	800b130 <_printf_float+0x68>
 800b12a:	232d      	movs	r3, #45	@ 0x2d
 800b12c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b130:	498f      	ldr	r1, [pc, #572]	@ (800b370 <_printf_float+0x2a8>)
 800b132:	4b90      	ldr	r3, [pc, #576]	@ (800b374 <_printf_float+0x2ac>)
 800b134:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800b138:	bf8c      	ite	hi
 800b13a:	4688      	movhi	r8, r1
 800b13c:	4698      	movls	r8, r3
 800b13e:	f022 0204 	bic.w	r2, r2, #4
 800b142:	2303      	movs	r3, #3
 800b144:	6123      	str	r3, [r4, #16]
 800b146:	6022      	str	r2, [r4, #0]
 800b148:	f04f 0a00 	mov.w	sl, #0
 800b14c:	9700      	str	r7, [sp, #0]
 800b14e:	4633      	mov	r3, r6
 800b150:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b152:	4621      	mov	r1, r4
 800b154:	4628      	mov	r0, r5
 800b156:	f000 f9d1 	bl	800b4fc <_printf_common>
 800b15a:	3001      	adds	r0, #1
 800b15c:	f040 8089 	bne.w	800b272 <_printf_float+0x1aa>
 800b160:	f04f 30ff 	mov.w	r0, #4294967295
 800b164:	b00d      	add	sp, #52	@ 0x34
 800b166:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b16a:	eeb4 0b40 	vcmp.f64	d0, d0
 800b16e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b172:	d709      	bvc.n	800b188 <_printf_float+0xc0>
 800b174:	ee10 3a90 	vmov	r3, s1
 800b178:	2b00      	cmp	r3, #0
 800b17a:	bfbc      	itt	lt
 800b17c:	232d      	movlt	r3, #45	@ 0x2d
 800b17e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b182:	497d      	ldr	r1, [pc, #500]	@ (800b378 <_printf_float+0x2b0>)
 800b184:	4b7d      	ldr	r3, [pc, #500]	@ (800b37c <_printf_float+0x2b4>)
 800b186:	e7d5      	b.n	800b134 <_printf_float+0x6c>
 800b188:	6863      	ldr	r3, [r4, #4]
 800b18a:	1c59      	adds	r1, r3, #1
 800b18c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800b190:	d139      	bne.n	800b206 <_printf_float+0x13e>
 800b192:	2306      	movs	r3, #6
 800b194:	6063      	str	r3, [r4, #4]
 800b196:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b19a:	2300      	movs	r3, #0
 800b19c:	6022      	str	r2, [r4, #0]
 800b19e:	9303      	str	r3, [sp, #12]
 800b1a0:	ab0a      	add	r3, sp, #40	@ 0x28
 800b1a2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800b1a6:	ab09      	add	r3, sp, #36	@ 0x24
 800b1a8:	9300      	str	r3, [sp, #0]
 800b1aa:	6861      	ldr	r1, [r4, #4]
 800b1ac:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b1b0:	4628      	mov	r0, r5
 800b1b2:	f7ff fef9 	bl	800afa8 <__cvt>
 800b1b6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b1ba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b1bc:	4680      	mov	r8, r0
 800b1be:	d129      	bne.n	800b214 <_printf_float+0x14c>
 800b1c0:	1cc8      	adds	r0, r1, #3
 800b1c2:	db02      	blt.n	800b1ca <_printf_float+0x102>
 800b1c4:	6863      	ldr	r3, [r4, #4]
 800b1c6:	4299      	cmp	r1, r3
 800b1c8:	dd41      	ble.n	800b24e <_printf_float+0x186>
 800b1ca:	f1a9 0902 	sub.w	r9, r9, #2
 800b1ce:	fa5f f989 	uxtb.w	r9, r9
 800b1d2:	3901      	subs	r1, #1
 800b1d4:	464a      	mov	r2, r9
 800b1d6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b1da:	9109      	str	r1, [sp, #36]	@ 0x24
 800b1dc:	f7ff ff38 	bl	800b050 <__exponent>
 800b1e0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b1e2:	1813      	adds	r3, r2, r0
 800b1e4:	2a01      	cmp	r2, #1
 800b1e6:	4682      	mov	sl, r0
 800b1e8:	6123      	str	r3, [r4, #16]
 800b1ea:	dc02      	bgt.n	800b1f2 <_printf_float+0x12a>
 800b1ec:	6822      	ldr	r2, [r4, #0]
 800b1ee:	07d2      	lsls	r2, r2, #31
 800b1f0:	d501      	bpl.n	800b1f6 <_printf_float+0x12e>
 800b1f2:	3301      	adds	r3, #1
 800b1f4:	6123      	str	r3, [r4, #16]
 800b1f6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d0a6      	beq.n	800b14c <_printf_float+0x84>
 800b1fe:	232d      	movs	r3, #45	@ 0x2d
 800b200:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b204:	e7a2      	b.n	800b14c <_printf_float+0x84>
 800b206:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b20a:	d1c4      	bne.n	800b196 <_printf_float+0xce>
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d1c2      	bne.n	800b196 <_printf_float+0xce>
 800b210:	2301      	movs	r3, #1
 800b212:	e7bf      	b.n	800b194 <_printf_float+0xcc>
 800b214:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800b218:	d9db      	bls.n	800b1d2 <_printf_float+0x10a>
 800b21a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800b21e:	d118      	bne.n	800b252 <_printf_float+0x18a>
 800b220:	2900      	cmp	r1, #0
 800b222:	6863      	ldr	r3, [r4, #4]
 800b224:	dd0b      	ble.n	800b23e <_printf_float+0x176>
 800b226:	6121      	str	r1, [r4, #16]
 800b228:	b913      	cbnz	r3, 800b230 <_printf_float+0x168>
 800b22a:	6822      	ldr	r2, [r4, #0]
 800b22c:	07d0      	lsls	r0, r2, #31
 800b22e:	d502      	bpl.n	800b236 <_printf_float+0x16e>
 800b230:	3301      	adds	r3, #1
 800b232:	440b      	add	r3, r1
 800b234:	6123      	str	r3, [r4, #16]
 800b236:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b238:	f04f 0a00 	mov.w	sl, #0
 800b23c:	e7db      	b.n	800b1f6 <_printf_float+0x12e>
 800b23e:	b913      	cbnz	r3, 800b246 <_printf_float+0x17e>
 800b240:	6822      	ldr	r2, [r4, #0]
 800b242:	07d2      	lsls	r2, r2, #31
 800b244:	d501      	bpl.n	800b24a <_printf_float+0x182>
 800b246:	3302      	adds	r3, #2
 800b248:	e7f4      	b.n	800b234 <_printf_float+0x16c>
 800b24a:	2301      	movs	r3, #1
 800b24c:	e7f2      	b.n	800b234 <_printf_float+0x16c>
 800b24e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800b252:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b254:	4299      	cmp	r1, r3
 800b256:	db05      	blt.n	800b264 <_printf_float+0x19c>
 800b258:	6823      	ldr	r3, [r4, #0]
 800b25a:	6121      	str	r1, [r4, #16]
 800b25c:	07d8      	lsls	r0, r3, #31
 800b25e:	d5ea      	bpl.n	800b236 <_printf_float+0x16e>
 800b260:	1c4b      	adds	r3, r1, #1
 800b262:	e7e7      	b.n	800b234 <_printf_float+0x16c>
 800b264:	2900      	cmp	r1, #0
 800b266:	bfd4      	ite	le
 800b268:	f1c1 0202 	rsble	r2, r1, #2
 800b26c:	2201      	movgt	r2, #1
 800b26e:	4413      	add	r3, r2
 800b270:	e7e0      	b.n	800b234 <_printf_float+0x16c>
 800b272:	6823      	ldr	r3, [r4, #0]
 800b274:	055a      	lsls	r2, r3, #21
 800b276:	d407      	bmi.n	800b288 <_printf_float+0x1c0>
 800b278:	6923      	ldr	r3, [r4, #16]
 800b27a:	4642      	mov	r2, r8
 800b27c:	4631      	mov	r1, r6
 800b27e:	4628      	mov	r0, r5
 800b280:	47b8      	blx	r7
 800b282:	3001      	adds	r0, #1
 800b284:	d12a      	bne.n	800b2dc <_printf_float+0x214>
 800b286:	e76b      	b.n	800b160 <_printf_float+0x98>
 800b288:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800b28c:	f240 80e0 	bls.w	800b450 <_printf_float+0x388>
 800b290:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800b294:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b298:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b29c:	d133      	bne.n	800b306 <_printf_float+0x23e>
 800b29e:	4a38      	ldr	r2, [pc, #224]	@ (800b380 <_printf_float+0x2b8>)
 800b2a0:	2301      	movs	r3, #1
 800b2a2:	4631      	mov	r1, r6
 800b2a4:	4628      	mov	r0, r5
 800b2a6:	47b8      	blx	r7
 800b2a8:	3001      	adds	r0, #1
 800b2aa:	f43f af59 	beq.w	800b160 <_printf_float+0x98>
 800b2ae:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b2b2:	4543      	cmp	r3, r8
 800b2b4:	db02      	blt.n	800b2bc <_printf_float+0x1f4>
 800b2b6:	6823      	ldr	r3, [r4, #0]
 800b2b8:	07d8      	lsls	r0, r3, #31
 800b2ba:	d50f      	bpl.n	800b2dc <_printf_float+0x214>
 800b2bc:	9b05      	ldr	r3, [sp, #20]
 800b2be:	465a      	mov	r2, fp
 800b2c0:	4631      	mov	r1, r6
 800b2c2:	4628      	mov	r0, r5
 800b2c4:	47b8      	blx	r7
 800b2c6:	3001      	adds	r0, #1
 800b2c8:	f43f af4a 	beq.w	800b160 <_printf_float+0x98>
 800b2cc:	f04f 0900 	mov.w	r9, #0
 800b2d0:	f108 38ff 	add.w	r8, r8, #4294967295
 800b2d4:	f104 0a1a 	add.w	sl, r4, #26
 800b2d8:	45c8      	cmp	r8, r9
 800b2da:	dc09      	bgt.n	800b2f0 <_printf_float+0x228>
 800b2dc:	6823      	ldr	r3, [r4, #0]
 800b2de:	079b      	lsls	r3, r3, #30
 800b2e0:	f100 8107 	bmi.w	800b4f2 <_printf_float+0x42a>
 800b2e4:	68e0      	ldr	r0, [r4, #12]
 800b2e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b2e8:	4298      	cmp	r0, r3
 800b2ea:	bfb8      	it	lt
 800b2ec:	4618      	movlt	r0, r3
 800b2ee:	e739      	b.n	800b164 <_printf_float+0x9c>
 800b2f0:	2301      	movs	r3, #1
 800b2f2:	4652      	mov	r2, sl
 800b2f4:	4631      	mov	r1, r6
 800b2f6:	4628      	mov	r0, r5
 800b2f8:	47b8      	blx	r7
 800b2fa:	3001      	adds	r0, #1
 800b2fc:	f43f af30 	beq.w	800b160 <_printf_float+0x98>
 800b300:	f109 0901 	add.w	r9, r9, #1
 800b304:	e7e8      	b.n	800b2d8 <_printf_float+0x210>
 800b306:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b308:	2b00      	cmp	r3, #0
 800b30a:	dc3b      	bgt.n	800b384 <_printf_float+0x2bc>
 800b30c:	4a1c      	ldr	r2, [pc, #112]	@ (800b380 <_printf_float+0x2b8>)
 800b30e:	2301      	movs	r3, #1
 800b310:	4631      	mov	r1, r6
 800b312:	4628      	mov	r0, r5
 800b314:	47b8      	blx	r7
 800b316:	3001      	adds	r0, #1
 800b318:	f43f af22 	beq.w	800b160 <_printf_float+0x98>
 800b31c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b320:	ea59 0303 	orrs.w	r3, r9, r3
 800b324:	d102      	bne.n	800b32c <_printf_float+0x264>
 800b326:	6823      	ldr	r3, [r4, #0]
 800b328:	07d9      	lsls	r1, r3, #31
 800b32a:	d5d7      	bpl.n	800b2dc <_printf_float+0x214>
 800b32c:	9b05      	ldr	r3, [sp, #20]
 800b32e:	465a      	mov	r2, fp
 800b330:	4631      	mov	r1, r6
 800b332:	4628      	mov	r0, r5
 800b334:	47b8      	blx	r7
 800b336:	3001      	adds	r0, #1
 800b338:	f43f af12 	beq.w	800b160 <_printf_float+0x98>
 800b33c:	f04f 0a00 	mov.w	sl, #0
 800b340:	f104 0b1a 	add.w	fp, r4, #26
 800b344:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b346:	425b      	negs	r3, r3
 800b348:	4553      	cmp	r3, sl
 800b34a:	dc01      	bgt.n	800b350 <_printf_float+0x288>
 800b34c:	464b      	mov	r3, r9
 800b34e:	e794      	b.n	800b27a <_printf_float+0x1b2>
 800b350:	2301      	movs	r3, #1
 800b352:	465a      	mov	r2, fp
 800b354:	4631      	mov	r1, r6
 800b356:	4628      	mov	r0, r5
 800b358:	47b8      	blx	r7
 800b35a:	3001      	adds	r0, #1
 800b35c:	f43f af00 	beq.w	800b160 <_printf_float+0x98>
 800b360:	f10a 0a01 	add.w	sl, sl, #1
 800b364:	e7ee      	b.n	800b344 <_printf_float+0x27c>
 800b366:	bf00      	nop
 800b368:	ffffffff 	.word	0xffffffff
 800b36c:	7fefffff 	.word	0x7fefffff
 800b370:	0800ee72 	.word	0x0800ee72
 800b374:	0800ee6e 	.word	0x0800ee6e
 800b378:	0800ee7a 	.word	0x0800ee7a
 800b37c:	0800ee76 	.word	0x0800ee76
 800b380:	0800ee7e 	.word	0x0800ee7e
 800b384:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b386:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b38a:	4553      	cmp	r3, sl
 800b38c:	bfa8      	it	ge
 800b38e:	4653      	movge	r3, sl
 800b390:	2b00      	cmp	r3, #0
 800b392:	4699      	mov	r9, r3
 800b394:	dc37      	bgt.n	800b406 <_printf_float+0x33e>
 800b396:	2300      	movs	r3, #0
 800b398:	9307      	str	r3, [sp, #28]
 800b39a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b39e:	f104 021a 	add.w	r2, r4, #26
 800b3a2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b3a4:	9907      	ldr	r1, [sp, #28]
 800b3a6:	9306      	str	r3, [sp, #24]
 800b3a8:	eba3 0309 	sub.w	r3, r3, r9
 800b3ac:	428b      	cmp	r3, r1
 800b3ae:	dc31      	bgt.n	800b414 <_printf_float+0x34c>
 800b3b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3b2:	459a      	cmp	sl, r3
 800b3b4:	dc3b      	bgt.n	800b42e <_printf_float+0x366>
 800b3b6:	6823      	ldr	r3, [r4, #0]
 800b3b8:	07da      	lsls	r2, r3, #31
 800b3ba:	d438      	bmi.n	800b42e <_printf_float+0x366>
 800b3bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3be:	ebaa 0903 	sub.w	r9, sl, r3
 800b3c2:	9b06      	ldr	r3, [sp, #24]
 800b3c4:	ebaa 0303 	sub.w	r3, sl, r3
 800b3c8:	4599      	cmp	r9, r3
 800b3ca:	bfa8      	it	ge
 800b3cc:	4699      	movge	r9, r3
 800b3ce:	f1b9 0f00 	cmp.w	r9, #0
 800b3d2:	dc34      	bgt.n	800b43e <_printf_float+0x376>
 800b3d4:	f04f 0800 	mov.w	r8, #0
 800b3d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b3dc:	f104 0b1a 	add.w	fp, r4, #26
 800b3e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3e2:	ebaa 0303 	sub.w	r3, sl, r3
 800b3e6:	eba3 0309 	sub.w	r3, r3, r9
 800b3ea:	4543      	cmp	r3, r8
 800b3ec:	f77f af76 	ble.w	800b2dc <_printf_float+0x214>
 800b3f0:	2301      	movs	r3, #1
 800b3f2:	465a      	mov	r2, fp
 800b3f4:	4631      	mov	r1, r6
 800b3f6:	4628      	mov	r0, r5
 800b3f8:	47b8      	blx	r7
 800b3fa:	3001      	adds	r0, #1
 800b3fc:	f43f aeb0 	beq.w	800b160 <_printf_float+0x98>
 800b400:	f108 0801 	add.w	r8, r8, #1
 800b404:	e7ec      	b.n	800b3e0 <_printf_float+0x318>
 800b406:	4642      	mov	r2, r8
 800b408:	4631      	mov	r1, r6
 800b40a:	4628      	mov	r0, r5
 800b40c:	47b8      	blx	r7
 800b40e:	3001      	adds	r0, #1
 800b410:	d1c1      	bne.n	800b396 <_printf_float+0x2ce>
 800b412:	e6a5      	b.n	800b160 <_printf_float+0x98>
 800b414:	2301      	movs	r3, #1
 800b416:	4631      	mov	r1, r6
 800b418:	4628      	mov	r0, r5
 800b41a:	9206      	str	r2, [sp, #24]
 800b41c:	47b8      	blx	r7
 800b41e:	3001      	adds	r0, #1
 800b420:	f43f ae9e 	beq.w	800b160 <_printf_float+0x98>
 800b424:	9b07      	ldr	r3, [sp, #28]
 800b426:	9a06      	ldr	r2, [sp, #24]
 800b428:	3301      	adds	r3, #1
 800b42a:	9307      	str	r3, [sp, #28]
 800b42c:	e7b9      	b.n	800b3a2 <_printf_float+0x2da>
 800b42e:	9b05      	ldr	r3, [sp, #20]
 800b430:	465a      	mov	r2, fp
 800b432:	4631      	mov	r1, r6
 800b434:	4628      	mov	r0, r5
 800b436:	47b8      	blx	r7
 800b438:	3001      	adds	r0, #1
 800b43a:	d1bf      	bne.n	800b3bc <_printf_float+0x2f4>
 800b43c:	e690      	b.n	800b160 <_printf_float+0x98>
 800b43e:	9a06      	ldr	r2, [sp, #24]
 800b440:	464b      	mov	r3, r9
 800b442:	4442      	add	r2, r8
 800b444:	4631      	mov	r1, r6
 800b446:	4628      	mov	r0, r5
 800b448:	47b8      	blx	r7
 800b44a:	3001      	adds	r0, #1
 800b44c:	d1c2      	bne.n	800b3d4 <_printf_float+0x30c>
 800b44e:	e687      	b.n	800b160 <_printf_float+0x98>
 800b450:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800b454:	f1b9 0f01 	cmp.w	r9, #1
 800b458:	dc01      	bgt.n	800b45e <_printf_float+0x396>
 800b45a:	07db      	lsls	r3, r3, #31
 800b45c:	d536      	bpl.n	800b4cc <_printf_float+0x404>
 800b45e:	2301      	movs	r3, #1
 800b460:	4642      	mov	r2, r8
 800b462:	4631      	mov	r1, r6
 800b464:	4628      	mov	r0, r5
 800b466:	47b8      	blx	r7
 800b468:	3001      	adds	r0, #1
 800b46a:	f43f ae79 	beq.w	800b160 <_printf_float+0x98>
 800b46e:	9b05      	ldr	r3, [sp, #20]
 800b470:	465a      	mov	r2, fp
 800b472:	4631      	mov	r1, r6
 800b474:	4628      	mov	r0, r5
 800b476:	47b8      	blx	r7
 800b478:	3001      	adds	r0, #1
 800b47a:	f43f ae71 	beq.w	800b160 <_printf_float+0x98>
 800b47e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800b482:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b486:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b48a:	f109 39ff 	add.w	r9, r9, #4294967295
 800b48e:	d018      	beq.n	800b4c2 <_printf_float+0x3fa>
 800b490:	464b      	mov	r3, r9
 800b492:	f108 0201 	add.w	r2, r8, #1
 800b496:	4631      	mov	r1, r6
 800b498:	4628      	mov	r0, r5
 800b49a:	47b8      	blx	r7
 800b49c:	3001      	adds	r0, #1
 800b49e:	d10c      	bne.n	800b4ba <_printf_float+0x3f2>
 800b4a0:	e65e      	b.n	800b160 <_printf_float+0x98>
 800b4a2:	2301      	movs	r3, #1
 800b4a4:	465a      	mov	r2, fp
 800b4a6:	4631      	mov	r1, r6
 800b4a8:	4628      	mov	r0, r5
 800b4aa:	47b8      	blx	r7
 800b4ac:	3001      	adds	r0, #1
 800b4ae:	f43f ae57 	beq.w	800b160 <_printf_float+0x98>
 800b4b2:	f108 0801 	add.w	r8, r8, #1
 800b4b6:	45c8      	cmp	r8, r9
 800b4b8:	dbf3      	blt.n	800b4a2 <_printf_float+0x3da>
 800b4ba:	4653      	mov	r3, sl
 800b4bc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b4c0:	e6dc      	b.n	800b27c <_printf_float+0x1b4>
 800b4c2:	f04f 0800 	mov.w	r8, #0
 800b4c6:	f104 0b1a 	add.w	fp, r4, #26
 800b4ca:	e7f4      	b.n	800b4b6 <_printf_float+0x3ee>
 800b4cc:	2301      	movs	r3, #1
 800b4ce:	4642      	mov	r2, r8
 800b4d0:	e7e1      	b.n	800b496 <_printf_float+0x3ce>
 800b4d2:	2301      	movs	r3, #1
 800b4d4:	464a      	mov	r2, r9
 800b4d6:	4631      	mov	r1, r6
 800b4d8:	4628      	mov	r0, r5
 800b4da:	47b8      	blx	r7
 800b4dc:	3001      	adds	r0, #1
 800b4de:	f43f ae3f 	beq.w	800b160 <_printf_float+0x98>
 800b4e2:	f108 0801 	add.w	r8, r8, #1
 800b4e6:	68e3      	ldr	r3, [r4, #12]
 800b4e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b4ea:	1a5b      	subs	r3, r3, r1
 800b4ec:	4543      	cmp	r3, r8
 800b4ee:	dcf0      	bgt.n	800b4d2 <_printf_float+0x40a>
 800b4f0:	e6f8      	b.n	800b2e4 <_printf_float+0x21c>
 800b4f2:	f04f 0800 	mov.w	r8, #0
 800b4f6:	f104 0919 	add.w	r9, r4, #25
 800b4fa:	e7f4      	b.n	800b4e6 <_printf_float+0x41e>

0800b4fc <_printf_common>:
 800b4fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b500:	4616      	mov	r6, r2
 800b502:	4698      	mov	r8, r3
 800b504:	688a      	ldr	r2, [r1, #8]
 800b506:	690b      	ldr	r3, [r1, #16]
 800b508:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b50c:	4293      	cmp	r3, r2
 800b50e:	bfb8      	it	lt
 800b510:	4613      	movlt	r3, r2
 800b512:	6033      	str	r3, [r6, #0]
 800b514:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b518:	4607      	mov	r7, r0
 800b51a:	460c      	mov	r4, r1
 800b51c:	b10a      	cbz	r2, 800b522 <_printf_common+0x26>
 800b51e:	3301      	adds	r3, #1
 800b520:	6033      	str	r3, [r6, #0]
 800b522:	6823      	ldr	r3, [r4, #0]
 800b524:	0699      	lsls	r1, r3, #26
 800b526:	bf42      	ittt	mi
 800b528:	6833      	ldrmi	r3, [r6, #0]
 800b52a:	3302      	addmi	r3, #2
 800b52c:	6033      	strmi	r3, [r6, #0]
 800b52e:	6825      	ldr	r5, [r4, #0]
 800b530:	f015 0506 	ands.w	r5, r5, #6
 800b534:	d106      	bne.n	800b544 <_printf_common+0x48>
 800b536:	f104 0a19 	add.w	sl, r4, #25
 800b53a:	68e3      	ldr	r3, [r4, #12]
 800b53c:	6832      	ldr	r2, [r6, #0]
 800b53e:	1a9b      	subs	r3, r3, r2
 800b540:	42ab      	cmp	r3, r5
 800b542:	dc26      	bgt.n	800b592 <_printf_common+0x96>
 800b544:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b548:	6822      	ldr	r2, [r4, #0]
 800b54a:	3b00      	subs	r3, #0
 800b54c:	bf18      	it	ne
 800b54e:	2301      	movne	r3, #1
 800b550:	0692      	lsls	r2, r2, #26
 800b552:	d42b      	bmi.n	800b5ac <_printf_common+0xb0>
 800b554:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b558:	4641      	mov	r1, r8
 800b55a:	4638      	mov	r0, r7
 800b55c:	47c8      	blx	r9
 800b55e:	3001      	adds	r0, #1
 800b560:	d01e      	beq.n	800b5a0 <_printf_common+0xa4>
 800b562:	6823      	ldr	r3, [r4, #0]
 800b564:	6922      	ldr	r2, [r4, #16]
 800b566:	f003 0306 	and.w	r3, r3, #6
 800b56a:	2b04      	cmp	r3, #4
 800b56c:	bf02      	ittt	eq
 800b56e:	68e5      	ldreq	r5, [r4, #12]
 800b570:	6833      	ldreq	r3, [r6, #0]
 800b572:	1aed      	subeq	r5, r5, r3
 800b574:	68a3      	ldr	r3, [r4, #8]
 800b576:	bf0c      	ite	eq
 800b578:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b57c:	2500      	movne	r5, #0
 800b57e:	4293      	cmp	r3, r2
 800b580:	bfc4      	itt	gt
 800b582:	1a9b      	subgt	r3, r3, r2
 800b584:	18ed      	addgt	r5, r5, r3
 800b586:	2600      	movs	r6, #0
 800b588:	341a      	adds	r4, #26
 800b58a:	42b5      	cmp	r5, r6
 800b58c:	d11a      	bne.n	800b5c4 <_printf_common+0xc8>
 800b58e:	2000      	movs	r0, #0
 800b590:	e008      	b.n	800b5a4 <_printf_common+0xa8>
 800b592:	2301      	movs	r3, #1
 800b594:	4652      	mov	r2, sl
 800b596:	4641      	mov	r1, r8
 800b598:	4638      	mov	r0, r7
 800b59a:	47c8      	blx	r9
 800b59c:	3001      	adds	r0, #1
 800b59e:	d103      	bne.n	800b5a8 <_printf_common+0xac>
 800b5a0:	f04f 30ff 	mov.w	r0, #4294967295
 800b5a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5a8:	3501      	adds	r5, #1
 800b5aa:	e7c6      	b.n	800b53a <_printf_common+0x3e>
 800b5ac:	18e1      	adds	r1, r4, r3
 800b5ae:	1c5a      	adds	r2, r3, #1
 800b5b0:	2030      	movs	r0, #48	@ 0x30
 800b5b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b5b6:	4422      	add	r2, r4
 800b5b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b5bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b5c0:	3302      	adds	r3, #2
 800b5c2:	e7c7      	b.n	800b554 <_printf_common+0x58>
 800b5c4:	2301      	movs	r3, #1
 800b5c6:	4622      	mov	r2, r4
 800b5c8:	4641      	mov	r1, r8
 800b5ca:	4638      	mov	r0, r7
 800b5cc:	47c8      	blx	r9
 800b5ce:	3001      	adds	r0, #1
 800b5d0:	d0e6      	beq.n	800b5a0 <_printf_common+0xa4>
 800b5d2:	3601      	adds	r6, #1
 800b5d4:	e7d9      	b.n	800b58a <_printf_common+0x8e>
	...

0800b5d8 <_printf_i>:
 800b5d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b5dc:	7e0f      	ldrb	r7, [r1, #24]
 800b5de:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b5e0:	2f78      	cmp	r7, #120	@ 0x78
 800b5e2:	4691      	mov	r9, r2
 800b5e4:	4680      	mov	r8, r0
 800b5e6:	460c      	mov	r4, r1
 800b5e8:	469a      	mov	sl, r3
 800b5ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b5ee:	d807      	bhi.n	800b600 <_printf_i+0x28>
 800b5f0:	2f62      	cmp	r7, #98	@ 0x62
 800b5f2:	d80a      	bhi.n	800b60a <_printf_i+0x32>
 800b5f4:	2f00      	cmp	r7, #0
 800b5f6:	f000 80d1 	beq.w	800b79c <_printf_i+0x1c4>
 800b5fa:	2f58      	cmp	r7, #88	@ 0x58
 800b5fc:	f000 80b8 	beq.w	800b770 <_printf_i+0x198>
 800b600:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b604:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b608:	e03a      	b.n	800b680 <_printf_i+0xa8>
 800b60a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b60e:	2b15      	cmp	r3, #21
 800b610:	d8f6      	bhi.n	800b600 <_printf_i+0x28>
 800b612:	a101      	add	r1, pc, #4	@ (adr r1, 800b618 <_printf_i+0x40>)
 800b614:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b618:	0800b671 	.word	0x0800b671
 800b61c:	0800b685 	.word	0x0800b685
 800b620:	0800b601 	.word	0x0800b601
 800b624:	0800b601 	.word	0x0800b601
 800b628:	0800b601 	.word	0x0800b601
 800b62c:	0800b601 	.word	0x0800b601
 800b630:	0800b685 	.word	0x0800b685
 800b634:	0800b601 	.word	0x0800b601
 800b638:	0800b601 	.word	0x0800b601
 800b63c:	0800b601 	.word	0x0800b601
 800b640:	0800b601 	.word	0x0800b601
 800b644:	0800b783 	.word	0x0800b783
 800b648:	0800b6af 	.word	0x0800b6af
 800b64c:	0800b73d 	.word	0x0800b73d
 800b650:	0800b601 	.word	0x0800b601
 800b654:	0800b601 	.word	0x0800b601
 800b658:	0800b7a5 	.word	0x0800b7a5
 800b65c:	0800b601 	.word	0x0800b601
 800b660:	0800b6af 	.word	0x0800b6af
 800b664:	0800b601 	.word	0x0800b601
 800b668:	0800b601 	.word	0x0800b601
 800b66c:	0800b745 	.word	0x0800b745
 800b670:	6833      	ldr	r3, [r6, #0]
 800b672:	1d1a      	adds	r2, r3, #4
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	6032      	str	r2, [r6, #0]
 800b678:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b67c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b680:	2301      	movs	r3, #1
 800b682:	e09c      	b.n	800b7be <_printf_i+0x1e6>
 800b684:	6833      	ldr	r3, [r6, #0]
 800b686:	6820      	ldr	r0, [r4, #0]
 800b688:	1d19      	adds	r1, r3, #4
 800b68a:	6031      	str	r1, [r6, #0]
 800b68c:	0606      	lsls	r6, r0, #24
 800b68e:	d501      	bpl.n	800b694 <_printf_i+0xbc>
 800b690:	681d      	ldr	r5, [r3, #0]
 800b692:	e003      	b.n	800b69c <_printf_i+0xc4>
 800b694:	0645      	lsls	r5, r0, #25
 800b696:	d5fb      	bpl.n	800b690 <_printf_i+0xb8>
 800b698:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b69c:	2d00      	cmp	r5, #0
 800b69e:	da03      	bge.n	800b6a8 <_printf_i+0xd0>
 800b6a0:	232d      	movs	r3, #45	@ 0x2d
 800b6a2:	426d      	negs	r5, r5
 800b6a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b6a8:	4858      	ldr	r0, [pc, #352]	@ (800b80c <_printf_i+0x234>)
 800b6aa:	230a      	movs	r3, #10
 800b6ac:	e011      	b.n	800b6d2 <_printf_i+0xfa>
 800b6ae:	6821      	ldr	r1, [r4, #0]
 800b6b0:	6833      	ldr	r3, [r6, #0]
 800b6b2:	0608      	lsls	r0, r1, #24
 800b6b4:	f853 5b04 	ldr.w	r5, [r3], #4
 800b6b8:	d402      	bmi.n	800b6c0 <_printf_i+0xe8>
 800b6ba:	0649      	lsls	r1, r1, #25
 800b6bc:	bf48      	it	mi
 800b6be:	b2ad      	uxthmi	r5, r5
 800b6c0:	2f6f      	cmp	r7, #111	@ 0x6f
 800b6c2:	4852      	ldr	r0, [pc, #328]	@ (800b80c <_printf_i+0x234>)
 800b6c4:	6033      	str	r3, [r6, #0]
 800b6c6:	bf14      	ite	ne
 800b6c8:	230a      	movne	r3, #10
 800b6ca:	2308      	moveq	r3, #8
 800b6cc:	2100      	movs	r1, #0
 800b6ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b6d2:	6866      	ldr	r6, [r4, #4]
 800b6d4:	60a6      	str	r6, [r4, #8]
 800b6d6:	2e00      	cmp	r6, #0
 800b6d8:	db05      	blt.n	800b6e6 <_printf_i+0x10e>
 800b6da:	6821      	ldr	r1, [r4, #0]
 800b6dc:	432e      	orrs	r6, r5
 800b6de:	f021 0104 	bic.w	r1, r1, #4
 800b6e2:	6021      	str	r1, [r4, #0]
 800b6e4:	d04b      	beq.n	800b77e <_printf_i+0x1a6>
 800b6e6:	4616      	mov	r6, r2
 800b6e8:	fbb5 f1f3 	udiv	r1, r5, r3
 800b6ec:	fb03 5711 	mls	r7, r3, r1, r5
 800b6f0:	5dc7      	ldrb	r7, [r0, r7]
 800b6f2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b6f6:	462f      	mov	r7, r5
 800b6f8:	42bb      	cmp	r3, r7
 800b6fa:	460d      	mov	r5, r1
 800b6fc:	d9f4      	bls.n	800b6e8 <_printf_i+0x110>
 800b6fe:	2b08      	cmp	r3, #8
 800b700:	d10b      	bne.n	800b71a <_printf_i+0x142>
 800b702:	6823      	ldr	r3, [r4, #0]
 800b704:	07df      	lsls	r7, r3, #31
 800b706:	d508      	bpl.n	800b71a <_printf_i+0x142>
 800b708:	6923      	ldr	r3, [r4, #16]
 800b70a:	6861      	ldr	r1, [r4, #4]
 800b70c:	4299      	cmp	r1, r3
 800b70e:	bfde      	ittt	le
 800b710:	2330      	movle	r3, #48	@ 0x30
 800b712:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b716:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b71a:	1b92      	subs	r2, r2, r6
 800b71c:	6122      	str	r2, [r4, #16]
 800b71e:	f8cd a000 	str.w	sl, [sp]
 800b722:	464b      	mov	r3, r9
 800b724:	aa03      	add	r2, sp, #12
 800b726:	4621      	mov	r1, r4
 800b728:	4640      	mov	r0, r8
 800b72a:	f7ff fee7 	bl	800b4fc <_printf_common>
 800b72e:	3001      	adds	r0, #1
 800b730:	d14a      	bne.n	800b7c8 <_printf_i+0x1f0>
 800b732:	f04f 30ff 	mov.w	r0, #4294967295
 800b736:	b004      	add	sp, #16
 800b738:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b73c:	6823      	ldr	r3, [r4, #0]
 800b73e:	f043 0320 	orr.w	r3, r3, #32
 800b742:	6023      	str	r3, [r4, #0]
 800b744:	4832      	ldr	r0, [pc, #200]	@ (800b810 <_printf_i+0x238>)
 800b746:	2778      	movs	r7, #120	@ 0x78
 800b748:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b74c:	6823      	ldr	r3, [r4, #0]
 800b74e:	6831      	ldr	r1, [r6, #0]
 800b750:	061f      	lsls	r7, r3, #24
 800b752:	f851 5b04 	ldr.w	r5, [r1], #4
 800b756:	d402      	bmi.n	800b75e <_printf_i+0x186>
 800b758:	065f      	lsls	r7, r3, #25
 800b75a:	bf48      	it	mi
 800b75c:	b2ad      	uxthmi	r5, r5
 800b75e:	6031      	str	r1, [r6, #0]
 800b760:	07d9      	lsls	r1, r3, #31
 800b762:	bf44      	itt	mi
 800b764:	f043 0320 	orrmi.w	r3, r3, #32
 800b768:	6023      	strmi	r3, [r4, #0]
 800b76a:	b11d      	cbz	r5, 800b774 <_printf_i+0x19c>
 800b76c:	2310      	movs	r3, #16
 800b76e:	e7ad      	b.n	800b6cc <_printf_i+0xf4>
 800b770:	4826      	ldr	r0, [pc, #152]	@ (800b80c <_printf_i+0x234>)
 800b772:	e7e9      	b.n	800b748 <_printf_i+0x170>
 800b774:	6823      	ldr	r3, [r4, #0]
 800b776:	f023 0320 	bic.w	r3, r3, #32
 800b77a:	6023      	str	r3, [r4, #0]
 800b77c:	e7f6      	b.n	800b76c <_printf_i+0x194>
 800b77e:	4616      	mov	r6, r2
 800b780:	e7bd      	b.n	800b6fe <_printf_i+0x126>
 800b782:	6833      	ldr	r3, [r6, #0]
 800b784:	6825      	ldr	r5, [r4, #0]
 800b786:	6961      	ldr	r1, [r4, #20]
 800b788:	1d18      	adds	r0, r3, #4
 800b78a:	6030      	str	r0, [r6, #0]
 800b78c:	062e      	lsls	r6, r5, #24
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	d501      	bpl.n	800b796 <_printf_i+0x1be>
 800b792:	6019      	str	r1, [r3, #0]
 800b794:	e002      	b.n	800b79c <_printf_i+0x1c4>
 800b796:	0668      	lsls	r0, r5, #25
 800b798:	d5fb      	bpl.n	800b792 <_printf_i+0x1ba>
 800b79a:	8019      	strh	r1, [r3, #0]
 800b79c:	2300      	movs	r3, #0
 800b79e:	6123      	str	r3, [r4, #16]
 800b7a0:	4616      	mov	r6, r2
 800b7a2:	e7bc      	b.n	800b71e <_printf_i+0x146>
 800b7a4:	6833      	ldr	r3, [r6, #0]
 800b7a6:	1d1a      	adds	r2, r3, #4
 800b7a8:	6032      	str	r2, [r6, #0]
 800b7aa:	681e      	ldr	r6, [r3, #0]
 800b7ac:	6862      	ldr	r2, [r4, #4]
 800b7ae:	2100      	movs	r1, #0
 800b7b0:	4630      	mov	r0, r6
 800b7b2:	f7f4 fda5 	bl	8000300 <memchr>
 800b7b6:	b108      	cbz	r0, 800b7bc <_printf_i+0x1e4>
 800b7b8:	1b80      	subs	r0, r0, r6
 800b7ba:	6060      	str	r0, [r4, #4]
 800b7bc:	6863      	ldr	r3, [r4, #4]
 800b7be:	6123      	str	r3, [r4, #16]
 800b7c0:	2300      	movs	r3, #0
 800b7c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b7c6:	e7aa      	b.n	800b71e <_printf_i+0x146>
 800b7c8:	6923      	ldr	r3, [r4, #16]
 800b7ca:	4632      	mov	r2, r6
 800b7cc:	4649      	mov	r1, r9
 800b7ce:	4640      	mov	r0, r8
 800b7d0:	47d0      	blx	sl
 800b7d2:	3001      	adds	r0, #1
 800b7d4:	d0ad      	beq.n	800b732 <_printf_i+0x15a>
 800b7d6:	6823      	ldr	r3, [r4, #0]
 800b7d8:	079b      	lsls	r3, r3, #30
 800b7da:	d413      	bmi.n	800b804 <_printf_i+0x22c>
 800b7dc:	68e0      	ldr	r0, [r4, #12]
 800b7de:	9b03      	ldr	r3, [sp, #12]
 800b7e0:	4298      	cmp	r0, r3
 800b7e2:	bfb8      	it	lt
 800b7e4:	4618      	movlt	r0, r3
 800b7e6:	e7a6      	b.n	800b736 <_printf_i+0x15e>
 800b7e8:	2301      	movs	r3, #1
 800b7ea:	4632      	mov	r2, r6
 800b7ec:	4649      	mov	r1, r9
 800b7ee:	4640      	mov	r0, r8
 800b7f0:	47d0      	blx	sl
 800b7f2:	3001      	adds	r0, #1
 800b7f4:	d09d      	beq.n	800b732 <_printf_i+0x15a>
 800b7f6:	3501      	adds	r5, #1
 800b7f8:	68e3      	ldr	r3, [r4, #12]
 800b7fa:	9903      	ldr	r1, [sp, #12]
 800b7fc:	1a5b      	subs	r3, r3, r1
 800b7fe:	42ab      	cmp	r3, r5
 800b800:	dcf2      	bgt.n	800b7e8 <_printf_i+0x210>
 800b802:	e7eb      	b.n	800b7dc <_printf_i+0x204>
 800b804:	2500      	movs	r5, #0
 800b806:	f104 0619 	add.w	r6, r4, #25
 800b80a:	e7f5      	b.n	800b7f8 <_printf_i+0x220>
 800b80c:	0800ee80 	.word	0x0800ee80
 800b810:	0800ee91 	.word	0x0800ee91

0800b814 <_scanf_float>:
 800b814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b818:	b087      	sub	sp, #28
 800b81a:	4691      	mov	r9, r2
 800b81c:	9303      	str	r3, [sp, #12]
 800b81e:	688b      	ldr	r3, [r1, #8]
 800b820:	1e5a      	subs	r2, r3, #1
 800b822:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800b826:	bf81      	itttt	hi
 800b828:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800b82c:	eb03 0b05 	addhi.w	fp, r3, r5
 800b830:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800b834:	608b      	strhi	r3, [r1, #8]
 800b836:	680b      	ldr	r3, [r1, #0]
 800b838:	460a      	mov	r2, r1
 800b83a:	f04f 0500 	mov.w	r5, #0
 800b83e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800b842:	f842 3b1c 	str.w	r3, [r2], #28
 800b846:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800b84a:	4680      	mov	r8, r0
 800b84c:	460c      	mov	r4, r1
 800b84e:	bf98      	it	ls
 800b850:	f04f 0b00 	movls.w	fp, #0
 800b854:	9201      	str	r2, [sp, #4]
 800b856:	4616      	mov	r6, r2
 800b858:	46aa      	mov	sl, r5
 800b85a:	462f      	mov	r7, r5
 800b85c:	9502      	str	r5, [sp, #8]
 800b85e:	68a2      	ldr	r2, [r4, #8]
 800b860:	b15a      	cbz	r2, 800b87a <_scanf_float+0x66>
 800b862:	f8d9 3000 	ldr.w	r3, [r9]
 800b866:	781b      	ldrb	r3, [r3, #0]
 800b868:	2b4e      	cmp	r3, #78	@ 0x4e
 800b86a:	d863      	bhi.n	800b934 <_scanf_float+0x120>
 800b86c:	2b40      	cmp	r3, #64	@ 0x40
 800b86e:	d83b      	bhi.n	800b8e8 <_scanf_float+0xd4>
 800b870:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800b874:	b2c8      	uxtb	r0, r1
 800b876:	280e      	cmp	r0, #14
 800b878:	d939      	bls.n	800b8ee <_scanf_float+0xda>
 800b87a:	b11f      	cbz	r7, 800b884 <_scanf_float+0x70>
 800b87c:	6823      	ldr	r3, [r4, #0]
 800b87e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b882:	6023      	str	r3, [r4, #0]
 800b884:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b888:	f1ba 0f01 	cmp.w	sl, #1
 800b88c:	f200 8114 	bhi.w	800bab8 <_scanf_float+0x2a4>
 800b890:	9b01      	ldr	r3, [sp, #4]
 800b892:	429e      	cmp	r6, r3
 800b894:	f200 8105 	bhi.w	800baa2 <_scanf_float+0x28e>
 800b898:	2001      	movs	r0, #1
 800b89a:	b007      	add	sp, #28
 800b89c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8a0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800b8a4:	2a0d      	cmp	r2, #13
 800b8a6:	d8e8      	bhi.n	800b87a <_scanf_float+0x66>
 800b8a8:	a101      	add	r1, pc, #4	@ (adr r1, 800b8b0 <_scanf_float+0x9c>)
 800b8aa:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b8ae:	bf00      	nop
 800b8b0:	0800b9f9 	.word	0x0800b9f9
 800b8b4:	0800b87b 	.word	0x0800b87b
 800b8b8:	0800b87b 	.word	0x0800b87b
 800b8bc:	0800b87b 	.word	0x0800b87b
 800b8c0:	0800ba55 	.word	0x0800ba55
 800b8c4:	0800ba2f 	.word	0x0800ba2f
 800b8c8:	0800b87b 	.word	0x0800b87b
 800b8cc:	0800b87b 	.word	0x0800b87b
 800b8d0:	0800ba07 	.word	0x0800ba07
 800b8d4:	0800b87b 	.word	0x0800b87b
 800b8d8:	0800b87b 	.word	0x0800b87b
 800b8dc:	0800b87b 	.word	0x0800b87b
 800b8e0:	0800b87b 	.word	0x0800b87b
 800b8e4:	0800b9c3 	.word	0x0800b9c3
 800b8e8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800b8ec:	e7da      	b.n	800b8a4 <_scanf_float+0x90>
 800b8ee:	290e      	cmp	r1, #14
 800b8f0:	d8c3      	bhi.n	800b87a <_scanf_float+0x66>
 800b8f2:	a001      	add	r0, pc, #4	@ (adr r0, 800b8f8 <_scanf_float+0xe4>)
 800b8f4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800b8f8:	0800b9b3 	.word	0x0800b9b3
 800b8fc:	0800b87b 	.word	0x0800b87b
 800b900:	0800b9b3 	.word	0x0800b9b3
 800b904:	0800ba43 	.word	0x0800ba43
 800b908:	0800b87b 	.word	0x0800b87b
 800b90c:	0800b955 	.word	0x0800b955
 800b910:	0800b999 	.word	0x0800b999
 800b914:	0800b999 	.word	0x0800b999
 800b918:	0800b999 	.word	0x0800b999
 800b91c:	0800b999 	.word	0x0800b999
 800b920:	0800b999 	.word	0x0800b999
 800b924:	0800b999 	.word	0x0800b999
 800b928:	0800b999 	.word	0x0800b999
 800b92c:	0800b999 	.word	0x0800b999
 800b930:	0800b999 	.word	0x0800b999
 800b934:	2b6e      	cmp	r3, #110	@ 0x6e
 800b936:	d809      	bhi.n	800b94c <_scanf_float+0x138>
 800b938:	2b60      	cmp	r3, #96	@ 0x60
 800b93a:	d8b1      	bhi.n	800b8a0 <_scanf_float+0x8c>
 800b93c:	2b54      	cmp	r3, #84	@ 0x54
 800b93e:	d07b      	beq.n	800ba38 <_scanf_float+0x224>
 800b940:	2b59      	cmp	r3, #89	@ 0x59
 800b942:	d19a      	bne.n	800b87a <_scanf_float+0x66>
 800b944:	2d07      	cmp	r5, #7
 800b946:	d198      	bne.n	800b87a <_scanf_float+0x66>
 800b948:	2508      	movs	r5, #8
 800b94a:	e02f      	b.n	800b9ac <_scanf_float+0x198>
 800b94c:	2b74      	cmp	r3, #116	@ 0x74
 800b94e:	d073      	beq.n	800ba38 <_scanf_float+0x224>
 800b950:	2b79      	cmp	r3, #121	@ 0x79
 800b952:	e7f6      	b.n	800b942 <_scanf_float+0x12e>
 800b954:	6821      	ldr	r1, [r4, #0]
 800b956:	05c8      	lsls	r0, r1, #23
 800b958:	d51e      	bpl.n	800b998 <_scanf_float+0x184>
 800b95a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800b95e:	6021      	str	r1, [r4, #0]
 800b960:	3701      	adds	r7, #1
 800b962:	f1bb 0f00 	cmp.w	fp, #0
 800b966:	d003      	beq.n	800b970 <_scanf_float+0x15c>
 800b968:	3201      	adds	r2, #1
 800b96a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b96e:	60a2      	str	r2, [r4, #8]
 800b970:	68a3      	ldr	r3, [r4, #8]
 800b972:	3b01      	subs	r3, #1
 800b974:	60a3      	str	r3, [r4, #8]
 800b976:	6923      	ldr	r3, [r4, #16]
 800b978:	3301      	adds	r3, #1
 800b97a:	6123      	str	r3, [r4, #16]
 800b97c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800b980:	3b01      	subs	r3, #1
 800b982:	2b00      	cmp	r3, #0
 800b984:	f8c9 3004 	str.w	r3, [r9, #4]
 800b988:	f340 8082 	ble.w	800ba90 <_scanf_float+0x27c>
 800b98c:	f8d9 3000 	ldr.w	r3, [r9]
 800b990:	3301      	adds	r3, #1
 800b992:	f8c9 3000 	str.w	r3, [r9]
 800b996:	e762      	b.n	800b85e <_scanf_float+0x4a>
 800b998:	eb1a 0105 	adds.w	r1, sl, r5
 800b99c:	f47f af6d 	bne.w	800b87a <_scanf_float+0x66>
 800b9a0:	6822      	ldr	r2, [r4, #0]
 800b9a2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800b9a6:	6022      	str	r2, [r4, #0]
 800b9a8:	460d      	mov	r5, r1
 800b9aa:	468a      	mov	sl, r1
 800b9ac:	f806 3b01 	strb.w	r3, [r6], #1
 800b9b0:	e7de      	b.n	800b970 <_scanf_float+0x15c>
 800b9b2:	6822      	ldr	r2, [r4, #0]
 800b9b4:	0610      	lsls	r0, r2, #24
 800b9b6:	f57f af60 	bpl.w	800b87a <_scanf_float+0x66>
 800b9ba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b9be:	6022      	str	r2, [r4, #0]
 800b9c0:	e7f4      	b.n	800b9ac <_scanf_float+0x198>
 800b9c2:	f1ba 0f00 	cmp.w	sl, #0
 800b9c6:	d10c      	bne.n	800b9e2 <_scanf_float+0x1ce>
 800b9c8:	b977      	cbnz	r7, 800b9e8 <_scanf_float+0x1d4>
 800b9ca:	6822      	ldr	r2, [r4, #0]
 800b9cc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b9d0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b9d4:	d108      	bne.n	800b9e8 <_scanf_float+0x1d4>
 800b9d6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b9da:	6022      	str	r2, [r4, #0]
 800b9dc:	f04f 0a01 	mov.w	sl, #1
 800b9e0:	e7e4      	b.n	800b9ac <_scanf_float+0x198>
 800b9e2:	f1ba 0f02 	cmp.w	sl, #2
 800b9e6:	d050      	beq.n	800ba8a <_scanf_float+0x276>
 800b9e8:	2d01      	cmp	r5, #1
 800b9ea:	d002      	beq.n	800b9f2 <_scanf_float+0x1de>
 800b9ec:	2d04      	cmp	r5, #4
 800b9ee:	f47f af44 	bne.w	800b87a <_scanf_float+0x66>
 800b9f2:	3501      	adds	r5, #1
 800b9f4:	b2ed      	uxtb	r5, r5
 800b9f6:	e7d9      	b.n	800b9ac <_scanf_float+0x198>
 800b9f8:	f1ba 0f01 	cmp.w	sl, #1
 800b9fc:	f47f af3d 	bne.w	800b87a <_scanf_float+0x66>
 800ba00:	f04f 0a02 	mov.w	sl, #2
 800ba04:	e7d2      	b.n	800b9ac <_scanf_float+0x198>
 800ba06:	b975      	cbnz	r5, 800ba26 <_scanf_float+0x212>
 800ba08:	2f00      	cmp	r7, #0
 800ba0a:	f47f af37 	bne.w	800b87c <_scanf_float+0x68>
 800ba0e:	6822      	ldr	r2, [r4, #0]
 800ba10:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800ba14:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800ba18:	f040 80fc 	bne.w	800bc14 <_scanf_float+0x400>
 800ba1c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ba20:	6022      	str	r2, [r4, #0]
 800ba22:	2501      	movs	r5, #1
 800ba24:	e7c2      	b.n	800b9ac <_scanf_float+0x198>
 800ba26:	2d03      	cmp	r5, #3
 800ba28:	d0e3      	beq.n	800b9f2 <_scanf_float+0x1de>
 800ba2a:	2d05      	cmp	r5, #5
 800ba2c:	e7df      	b.n	800b9ee <_scanf_float+0x1da>
 800ba2e:	2d02      	cmp	r5, #2
 800ba30:	f47f af23 	bne.w	800b87a <_scanf_float+0x66>
 800ba34:	2503      	movs	r5, #3
 800ba36:	e7b9      	b.n	800b9ac <_scanf_float+0x198>
 800ba38:	2d06      	cmp	r5, #6
 800ba3a:	f47f af1e 	bne.w	800b87a <_scanf_float+0x66>
 800ba3e:	2507      	movs	r5, #7
 800ba40:	e7b4      	b.n	800b9ac <_scanf_float+0x198>
 800ba42:	6822      	ldr	r2, [r4, #0]
 800ba44:	0591      	lsls	r1, r2, #22
 800ba46:	f57f af18 	bpl.w	800b87a <_scanf_float+0x66>
 800ba4a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800ba4e:	6022      	str	r2, [r4, #0]
 800ba50:	9702      	str	r7, [sp, #8]
 800ba52:	e7ab      	b.n	800b9ac <_scanf_float+0x198>
 800ba54:	6822      	ldr	r2, [r4, #0]
 800ba56:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800ba5a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800ba5e:	d005      	beq.n	800ba6c <_scanf_float+0x258>
 800ba60:	0550      	lsls	r0, r2, #21
 800ba62:	f57f af0a 	bpl.w	800b87a <_scanf_float+0x66>
 800ba66:	2f00      	cmp	r7, #0
 800ba68:	f000 80d4 	beq.w	800bc14 <_scanf_float+0x400>
 800ba6c:	0591      	lsls	r1, r2, #22
 800ba6e:	bf58      	it	pl
 800ba70:	9902      	ldrpl	r1, [sp, #8]
 800ba72:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ba76:	bf58      	it	pl
 800ba78:	1a79      	subpl	r1, r7, r1
 800ba7a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800ba7e:	bf58      	it	pl
 800ba80:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800ba84:	6022      	str	r2, [r4, #0]
 800ba86:	2700      	movs	r7, #0
 800ba88:	e790      	b.n	800b9ac <_scanf_float+0x198>
 800ba8a:	f04f 0a03 	mov.w	sl, #3
 800ba8e:	e78d      	b.n	800b9ac <_scanf_float+0x198>
 800ba90:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ba94:	4649      	mov	r1, r9
 800ba96:	4640      	mov	r0, r8
 800ba98:	4798      	blx	r3
 800ba9a:	2800      	cmp	r0, #0
 800ba9c:	f43f aedf 	beq.w	800b85e <_scanf_float+0x4a>
 800baa0:	e6eb      	b.n	800b87a <_scanf_float+0x66>
 800baa2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800baa6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800baaa:	464a      	mov	r2, r9
 800baac:	4640      	mov	r0, r8
 800baae:	4798      	blx	r3
 800bab0:	6923      	ldr	r3, [r4, #16]
 800bab2:	3b01      	subs	r3, #1
 800bab4:	6123      	str	r3, [r4, #16]
 800bab6:	e6eb      	b.n	800b890 <_scanf_float+0x7c>
 800bab8:	1e6b      	subs	r3, r5, #1
 800baba:	2b06      	cmp	r3, #6
 800babc:	d824      	bhi.n	800bb08 <_scanf_float+0x2f4>
 800babe:	2d02      	cmp	r5, #2
 800bac0:	d836      	bhi.n	800bb30 <_scanf_float+0x31c>
 800bac2:	9b01      	ldr	r3, [sp, #4]
 800bac4:	429e      	cmp	r6, r3
 800bac6:	f67f aee7 	bls.w	800b898 <_scanf_float+0x84>
 800baca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bace:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bad2:	464a      	mov	r2, r9
 800bad4:	4640      	mov	r0, r8
 800bad6:	4798      	blx	r3
 800bad8:	6923      	ldr	r3, [r4, #16]
 800bada:	3b01      	subs	r3, #1
 800badc:	6123      	str	r3, [r4, #16]
 800bade:	e7f0      	b.n	800bac2 <_scanf_float+0x2ae>
 800bae0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bae4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800bae8:	464a      	mov	r2, r9
 800baea:	4640      	mov	r0, r8
 800baec:	4798      	blx	r3
 800baee:	6923      	ldr	r3, [r4, #16]
 800baf0:	3b01      	subs	r3, #1
 800baf2:	6123      	str	r3, [r4, #16]
 800baf4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800baf8:	fa5f fa8a 	uxtb.w	sl, sl
 800bafc:	f1ba 0f02 	cmp.w	sl, #2
 800bb00:	d1ee      	bne.n	800bae0 <_scanf_float+0x2cc>
 800bb02:	3d03      	subs	r5, #3
 800bb04:	b2ed      	uxtb	r5, r5
 800bb06:	1b76      	subs	r6, r6, r5
 800bb08:	6823      	ldr	r3, [r4, #0]
 800bb0a:	05da      	lsls	r2, r3, #23
 800bb0c:	d530      	bpl.n	800bb70 <_scanf_float+0x35c>
 800bb0e:	055b      	lsls	r3, r3, #21
 800bb10:	d511      	bpl.n	800bb36 <_scanf_float+0x322>
 800bb12:	9b01      	ldr	r3, [sp, #4]
 800bb14:	429e      	cmp	r6, r3
 800bb16:	f67f aebf 	bls.w	800b898 <_scanf_float+0x84>
 800bb1a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bb1e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bb22:	464a      	mov	r2, r9
 800bb24:	4640      	mov	r0, r8
 800bb26:	4798      	blx	r3
 800bb28:	6923      	ldr	r3, [r4, #16]
 800bb2a:	3b01      	subs	r3, #1
 800bb2c:	6123      	str	r3, [r4, #16]
 800bb2e:	e7f0      	b.n	800bb12 <_scanf_float+0x2fe>
 800bb30:	46aa      	mov	sl, r5
 800bb32:	46b3      	mov	fp, r6
 800bb34:	e7de      	b.n	800baf4 <_scanf_float+0x2e0>
 800bb36:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800bb3a:	6923      	ldr	r3, [r4, #16]
 800bb3c:	2965      	cmp	r1, #101	@ 0x65
 800bb3e:	f103 33ff 	add.w	r3, r3, #4294967295
 800bb42:	f106 35ff 	add.w	r5, r6, #4294967295
 800bb46:	6123      	str	r3, [r4, #16]
 800bb48:	d00c      	beq.n	800bb64 <_scanf_float+0x350>
 800bb4a:	2945      	cmp	r1, #69	@ 0x45
 800bb4c:	d00a      	beq.n	800bb64 <_scanf_float+0x350>
 800bb4e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bb52:	464a      	mov	r2, r9
 800bb54:	4640      	mov	r0, r8
 800bb56:	4798      	blx	r3
 800bb58:	6923      	ldr	r3, [r4, #16]
 800bb5a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800bb5e:	3b01      	subs	r3, #1
 800bb60:	1eb5      	subs	r5, r6, #2
 800bb62:	6123      	str	r3, [r4, #16]
 800bb64:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bb68:	464a      	mov	r2, r9
 800bb6a:	4640      	mov	r0, r8
 800bb6c:	4798      	blx	r3
 800bb6e:	462e      	mov	r6, r5
 800bb70:	6822      	ldr	r2, [r4, #0]
 800bb72:	f012 0210 	ands.w	r2, r2, #16
 800bb76:	d001      	beq.n	800bb7c <_scanf_float+0x368>
 800bb78:	2000      	movs	r0, #0
 800bb7a:	e68e      	b.n	800b89a <_scanf_float+0x86>
 800bb7c:	7032      	strb	r2, [r6, #0]
 800bb7e:	6823      	ldr	r3, [r4, #0]
 800bb80:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800bb84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bb88:	d123      	bne.n	800bbd2 <_scanf_float+0x3be>
 800bb8a:	9b02      	ldr	r3, [sp, #8]
 800bb8c:	429f      	cmp	r7, r3
 800bb8e:	d00a      	beq.n	800bba6 <_scanf_float+0x392>
 800bb90:	1bda      	subs	r2, r3, r7
 800bb92:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800bb96:	429e      	cmp	r6, r3
 800bb98:	bf28      	it	cs
 800bb9a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800bb9e:	491e      	ldr	r1, [pc, #120]	@ (800bc18 <_scanf_float+0x404>)
 800bba0:	4630      	mov	r0, r6
 800bba2:	f000 f935 	bl	800be10 <siprintf>
 800bba6:	9901      	ldr	r1, [sp, #4]
 800bba8:	2200      	movs	r2, #0
 800bbaa:	4640      	mov	r0, r8
 800bbac:	f7ff f9ea 	bl	800af84 <_strtod_r>
 800bbb0:	9b03      	ldr	r3, [sp, #12]
 800bbb2:	6821      	ldr	r1, [r4, #0]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	f011 0f02 	tst.w	r1, #2
 800bbba:	f103 0204 	add.w	r2, r3, #4
 800bbbe:	d015      	beq.n	800bbec <_scanf_float+0x3d8>
 800bbc0:	9903      	ldr	r1, [sp, #12]
 800bbc2:	600a      	str	r2, [r1, #0]
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	ed83 0b00 	vstr	d0, [r3]
 800bbca:	68e3      	ldr	r3, [r4, #12]
 800bbcc:	3301      	adds	r3, #1
 800bbce:	60e3      	str	r3, [r4, #12]
 800bbd0:	e7d2      	b.n	800bb78 <_scanf_float+0x364>
 800bbd2:	9b04      	ldr	r3, [sp, #16]
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d0e6      	beq.n	800bba6 <_scanf_float+0x392>
 800bbd8:	9905      	ldr	r1, [sp, #20]
 800bbda:	230a      	movs	r3, #10
 800bbdc:	3101      	adds	r1, #1
 800bbde:	4640      	mov	r0, r8
 800bbe0:	f002 f98e 	bl	800df00 <_strtol_r>
 800bbe4:	9b04      	ldr	r3, [sp, #16]
 800bbe6:	9e05      	ldr	r6, [sp, #20]
 800bbe8:	1ac2      	subs	r2, r0, r3
 800bbea:	e7d2      	b.n	800bb92 <_scanf_float+0x37e>
 800bbec:	f011 0f04 	tst.w	r1, #4
 800bbf0:	9903      	ldr	r1, [sp, #12]
 800bbf2:	600a      	str	r2, [r1, #0]
 800bbf4:	d1e6      	bne.n	800bbc4 <_scanf_float+0x3b0>
 800bbf6:	eeb4 0b40 	vcmp.f64	d0, d0
 800bbfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bbfe:	681d      	ldr	r5, [r3, #0]
 800bc00:	d705      	bvc.n	800bc0e <_scanf_float+0x3fa>
 800bc02:	4806      	ldr	r0, [pc, #24]	@ (800bc1c <_scanf_float+0x408>)
 800bc04:	f000 fa20 	bl	800c048 <nanf>
 800bc08:	ed85 0a00 	vstr	s0, [r5]
 800bc0c:	e7dd      	b.n	800bbca <_scanf_float+0x3b6>
 800bc0e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800bc12:	e7f9      	b.n	800bc08 <_scanf_float+0x3f4>
 800bc14:	2700      	movs	r7, #0
 800bc16:	e635      	b.n	800b884 <_scanf_float+0x70>
 800bc18:	0800eea2 	.word	0x0800eea2
 800bc1c:	0800f041 	.word	0x0800f041

0800bc20 <std>:
 800bc20:	2300      	movs	r3, #0
 800bc22:	b510      	push	{r4, lr}
 800bc24:	4604      	mov	r4, r0
 800bc26:	e9c0 3300 	strd	r3, r3, [r0]
 800bc2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bc2e:	6083      	str	r3, [r0, #8]
 800bc30:	8181      	strh	r1, [r0, #12]
 800bc32:	6643      	str	r3, [r0, #100]	@ 0x64
 800bc34:	81c2      	strh	r2, [r0, #14]
 800bc36:	6183      	str	r3, [r0, #24]
 800bc38:	4619      	mov	r1, r3
 800bc3a:	2208      	movs	r2, #8
 800bc3c:	305c      	adds	r0, #92	@ 0x5c
 800bc3e:	f000 f94c 	bl	800beda <memset>
 800bc42:	4b0d      	ldr	r3, [pc, #52]	@ (800bc78 <std+0x58>)
 800bc44:	6263      	str	r3, [r4, #36]	@ 0x24
 800bc46:	4b0d      	ldr	r3, [pc, #52]	@ (800bc7c <std+0x5c>)
 800bc48:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bc4a:	4b0d      	ldr	r3, [pc, #52]	@ (800bc80 <std+0x60>)
 800bc4c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bc4e:	4b0d      	ldr	r3, [pc, #52]	@ (800bc84 <std+0x64>)
 800bc50:	6323      	str	r3, [r4, #48]	@ 0x30
 800bc52:	4b0d      	ldr	r3, [pc, #52]	@ (800bc88 <std+0x68>)
 800bc54:	6224      	str	r4, [r4, #32]
 800bc56:	429c      	cmp	r4, r3
 800bc58:	d006      	beq.n	800bc68 <std+0x48>
 800bc5a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bc5e:	4294      	cmp	r4, r2
 800bc60:	d002      	beq.n	800bc68 <std+0x48>
 800bc62:	33d0      	adds	r3, #208	@ 0xd0
 800bc64:	429c      	cmp	r4, r3
 800bc66:	d105      	bne.n	800bc74 <std+0x54>
 800bc68:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bc6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc70:	f000 b9ce 	b.w	800c010 <__retarget_lock_init_recursive>
 800bc74:	bd10      	pop	{r4, pc}
 800bc76:	bf00      	nop
 800bc78:	0800be55 	.word	0x0800be55
 800bc7c:	0800be77 	.word	0x0800be77
 800bc80:	0800beaf 	.word	0x0800beaf
 800bc84:	0800bed3 	.word	0x0800bed3
 800bc88:	24000e68 	.word	0x24000e68

0800bc8c <stdio_exit_handler>:
 800bc8c:	4a02      	ldr	r2, [pc, #8]	@ (800bc98 <stdio_exit_handler+0xc>)
 800bc8e:	4903      	ldr	r1, [pc, #12]	@ (800bc9c <stdio_exit_handler+0x10>)
 800bc90:	4803      	ldr	r0, [pc, #12]	@ (800bca0 <stdio_exit_handler+0x14>)
 800bc92:	f000 b869 	b.w	800bd68 <_fwalk_sglue>
 800bc96:	bf00      	nop
 800bc98:	24000018 	.word	0x24000018
 800bc9c:	0800e559 	.word	0x0800e559
 800bca0:	24000194 	.word	0x24000194

0800bca4 <cleanup_stdio>:
 800bca4:	6841      	ldr	r1, [r0, #4]
 800bca6:	4b0c      	ldr	r3, [pc, #48]	@ (800bcd8 <cleanup_stdio+0x34>)
 800bca8:	4299      	cmp	r1, r3
 800bcaa:	b510      	push	{r4, lr}
 800bcac:	4604      	mov	r4, r0
 800bcae:	d001      	beq.n	800bcb4 <cleanup_stdio+0x10>
 800bcb0:	f002 fc52 	bl	800e558 <_fflush_r>
 800bcb4:	68a1      	ldr	r1, [r4, #8]
 800bcb6:	4b09      	ldr	r3, [pc, #36]	@ (800bcdc <cleanup_stdio+0x38>)
 800bcb8:	4299      	cmp	r1, r3
 800bcba:	d002      	beq.n	800bcc2 <cleanup_stdio+0x1e>
 800bcbc:	4620      	mov	r0, r4
 800bcbe:	f002 fc4b 	bl	800e558 <_fflush_r>
 800bcc2:	68e1      	ldr	r1, [r4, #12]
 800bcc4:	4b06      	ldr	r3, [pc, #24]	@ (800bce0 <cleanup_stdio+0x3c>)
 800bcc6:	4299      	cmp	r1, r3
 800bcc8:	d004      	beq.n	800bcd4 <cleanup_stdio+0x30>
 800bcca:	4620      	mov	r0, r4
 800bccc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bcd0:	f002 bc42 	b.w	800e558 <_fflush_r>
 800bcd4:	bd10      	pop	{r4, pc}
 800bcd6:	bf00      	nop
 800bcd8:	24000e68 	.word	0x24000e68
 800bcdc:	24000ed0 	.word	0x24000ed0
 800bce0:	24000f38 	.word	0x24000f38

0800bce4 <global_stdio_init.part.0>:
 800bce4:	b510      	push	{r4, lr}
 800bce6:	4b0b      	ldr	r3, [pc, #44]	@ (800bd14 <global_stdio_init.part.0+0x30>)
 800bce8:	4c0b      	ldr	r4, [pc, #44]	@ (800bd18 <global_stdio_init.part.0+0x34>)
 800bcea:	4a0c      	ldr	r2, [pc, #48]	@ (800bd1c <global_stdio_init.part.0+0x38>)
 800bcec:	601a      	str	r2, [r3, #0]
 800bcee:	4620      	mov	r0, r4
 800bcf0:	2200      	movs	r2, #0
 800bcf2:	2104      	movs	r1, #4
 800bcf4:	f7ff ff94 	bl	800bc20 <std>
 800bcf8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bcfc:	2201      	movs	r2, #1
 800bcfe:	2109      	movs	r1, #9
 800bd00:	f7ff ff8e 	bl	800bc20 <std>
 800bd04:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bd08:	2202      	movs	r2, #2
 800bd0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd0e:	2112      	movs	r1, #18
 800bd10:	f7ff bf86 	b.w	800bc20 <std>
 800bd14:	24000fa0 	.word	0x24000fa0
 800bd18:	24000e68 	.word	0x24000e68
 800bd1c:	0800bc8d 	.word	0x0800bc8d

0800bd20 <__sfp_lock_acquire>:
 800bd20:	4801      	ldr	r0, [pc, #4]	@ (800bd28 <__sfp_lock_acquire+0x8>)
 800bd22:	f000 b976 	b.w	800c012 <__retarget_lock_acquire_recursive>
 800bd26:	bf00      	nop
 800bd28:	24000fa9 	.word	0x24000fa9

0800bd2c <__sfp_lock_release>:
 800bd2c:	4801      	ldr	r0, [pc, #4]	@ (800bd34 <__sfp_lock_release+0x8>)
 800bd2e:	f000 b971 	b.w	800c014 <__retarget_lock_release_recursive>
 800bd32:	bf00      	nop
 800bd34:	24000fa9 	.word	0x24000fa9

0800bd38 <__sinit>:
 800bd38:	b510      	push	{r4, lr}
 800bd3a:	4604      	mov	r4, r0
 800bd3c:	f7ff fff0 	bl	800bd20 <__sfp_lock_acquire>
 800bd40:	6a23      	ldr	r3, [r4, #32]
 800bd42:	b11b      	cbz	r3, 800bd4c <__sinit+0x14>
 800bd44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd48:	f7ff bff0 	b.w	800bd2c <__sfp_lock_release>
 800bd4c:	4b04      	ldr	r3, [pc, #16]	@ (800bd60 <__sinit+0x28>)
 800bd4e:	6223      	str	r3, [r4, #32]
 800bd50:	4b04      	ldr	r3, [pc, #16]	@ (800bd64 <__sinit+0x2c>)
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d1f5      	bne.n	800bd44 <__sinit+0xc>
 800bd58:	f7ff ffc4 	bl	800bce4 <global_stdio_init.part.0>
 800bd5c:	e7f2      	b.n	800bd44 <__sinit+0xc>
 800bd5e:	bf00      	nop
 800bd60:	0800bca5 	.word	0x0800bca5
 800bd64:	24000fa0 	.word	0x24000fa0

0800bd68 <_fwalk_sglue>:
 800bd68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd6c:	4607      	mov	r7, r0
 800bd6e:	4688      	mov	r8, r1
 800bd70:	4614      	mov	r4, r2
 800bd72:	2600      	movs	r6, #0
 800bd74:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bd78:	f1b9 0901 	subs.w	r9, r9, #1
 800bd7c:	d505      	bpl.n	800bd8a <_fwalk_sglue+0x22>
 800bd7e:	6824      	ldr	r4, [r4, #0]
 800bd80:	2c00      	cmp	r4, #0
 800bd82:	d1f7      	bne.n	800bd74 <_fwalk_sglue+0xc>
 800bd84:	4630      	mov	r0, r6
 800bd86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd8a:	89ab      	ldrh	r3, [r5, #12]
 800bd8c:	2b01      	cmp	r3, #1
 800bd8e:	d907      	bls.n	800bda0 <_fwalk_sglue+0x38>
 800bd90:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bd94:	3301      	adds	r3, #1
 800bd96:	d003      	beq.n	800bda0 <_fwalk_sglue+0x38>
 800bd98:	4629      	mov	r1, r5
 800bd9a:	4638      	mov	r0, r7
 800bd9c:	47c0      	blx	r8
 800bd9e:	4306      	orrs	r6, r0
 800bda0:	3568      	adds	r5, #104	@ 0x68
 800bda2:	e7e9      	b.n	800bd78 <_fwalk_sglue+0x10>

0800bda4 <sniprintf>:
 800bda4:	b40c      	push	{r2, r3}
 800bda6:	b530      	push	{r4, r5, lr}
 800bda8:	4b18      	ldr	r3, [pc, #96]	@ (800be0c <sniprintf+0x68>)
 800bdaa:	1e0c      	subs	r4, r1, #0
 800bdac:	681d      	ldr	r5, [r3, #0]
 800bdae:	b09d      	sub	sp, #116	@ 0x74
 800bdb0:	da08      	bge.n	800bdc4 <sniprintf+0x20>
 800bdb2:	238b      	movs	r3, #139	@ 0x8b
 800bdb4:	602b      	str	r3, [r5, #0]
 800bdb6:	f04f 30ff 	mov.w	r0, #4294967295
 800bdba:	b01d      	add	sp, #116	@ 0x74
 800bdbc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bdc0:	b002      	add	sp, #8
 800bdc2:	4770      	bx	lr
 800bdc4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800bdc8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800bdcc:	f04f 0300 	mov.w	r3, #0
 800bdd0:	931b      	str	r3, [sp, #108]	@ 0x6c
 800bdd2:	bf14      	ite	ne
 800bdd4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800bdd8:	4623      	moveq	r3, r4
 800bdda:	9304      	str	r3, [sp, #16]
 800bddc:	9307      	str	r3, [sp, #28]
 800bdde:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800bde2:	9002      	str	r0, [sp, #8]
 800bde4:	9006      	str	r0, [sp, #24]
 800bde6:	f8ad 3016 	strh.w	r3, [sp, #22]
 800bdea:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800bdec:	ab21      	add	r3, sp, #132	@ 0x84
 800bdee:	a902      	add	r1, sp, #8
 800bdf0:	4628      	mov	r0, r5
 800bdf2:	9301      	str	r3, [sp, #4]
 800bdf4:	f002 f8ee 	bl	800dfd4 <_svfiprintf_r>
 800bdf8:	1c43      	adds	r3, r0, #1
 800bdfa:	bfbc      	itt	lt
 800bdfc:	238b      	movlt	r3, #139	@ 0x8b
 800bdfe:	602b      	strlt	r3, [r5, #0]
 800be00:	2c00      	cmp	r4, #0
 800be02:	d0da      	beq.n	800bdba <sniprintf+0x16>
 800be04:	9b02      	ldr	r3, [sp, #8]
 800be06:	2200      	movs	r2, #0
 800be08:	701a      	strb	r2, [r3, #0]
 800be0a:	e7d6      	b.n	800bdba <sniprintf+0x16>
 800be0c:	24000190 	.word	0x24000190

0800be10 <siprintf>:
 800be10:	b40e      	push	{r1, r2, r3}
 800be12:	b510      	push	{r4, lr}
 800be14:	b09d      	sub	sp, #116	@ 0x74
 800be16:	ab1f      	add	r3, sp, #124	@ 0x7c
 800be18:	9002      	str	r0, [sp, #8]
 800be1a:	9006      	str	r0, [sp, #24]
 800be1c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800be20:	480a      	ldr	r0, [pc, #40]	@ (800be4c <siprintf+0x3c>)
 800be22:	9107      	str	r1, [sp, #28]
 800be24:	9104      	str	r1, [sp, #16]
 800be26:	490a      	ldr	r1, [pc, #40]	@ (800be50 <siprintf+0x40>)
 800be28:	f853 2b04 	ldr.w	r2, [r3], #4
 800be2c:	9105      	str	r1, [sp, #20]
 800be2e:	2400      	movs	r4, #0
 800be30:	a902      	add	r1, sp, #8
 800be32:	6800      	ldr	r0, [r0, #0]
 800be34:	9301      	str	r3, [sp, #4]
 800be36:	941b      	str	r4, [sp, #108]	@ 0x6c
 800be38:	f002 f8cc 	bl	800dfd4 <_svfiprintf_r>
 800be3c:	9b02      	ldr	r3, [sp, #8]
 800be3e:	701c      	strb	r4, [r3, #0]
 800be40:	b01d      	add	sp, #116	@ 0x74
 800be42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800be46:	b003      	add	sp, #12
 800be48:	4770      	bx	lr
 800be4a:	bf00      	nop
 800be4c:	24000190 	.word	0x24000190
 800be50:	ffff0208 	.word	0xffff0208

0800be54 <__sread>:
 800be54:	b510      	push	{r4, lr}
 800be56:	460c      	mov	r4, r1
 800be58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be5c:	f000 f88a 	bl	800bf74 <_read_r>
 800be60:	2800      	cmp	r0, #0
 800be62:	bfab      	itete	ge
 800be64:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800be66:	89a3      	ldrhlt	r3, [r4, #12]
 800be68:	181b      	addge	r3, r3, r0
 800be6a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800be6e:	bfac      	ite	ge
 800be70:	6563      	strge	r3, [r4, #84]	@ 0x54
 800be72:	81a3      	strhlt	r3, [r4, #12]
 800be74:	bd10      	pop	{r4, pc}

0800be76 <__swrite>:
 800be76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be7a:	461f      	mov	r7, r3
 800be7c:	898b      	ldrh	r3, [r1, #12]
 800be7e:	05db      	lsls	r3, r3, #23
 800be80:	4605      	mov	r5, r0
 800be82:	460c      	mov	r4, r1
 800be84:	4616      	mov	r6, r2
 800be86:	d505      	bpl.n	800be94 <__swrite+0x1e>
 800be88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be8c:	2302      	movs	r3, #2
 800be8e:	2200      	movs	r2, #0
 800be90:	f000 f85e 	bl	800bf50 <_lseek_r>
 800be94:	89a3      	ldrh	r3, [r4, #12]
 800be96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800be9a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800be9e:	81a3      	strh	r3, [r4, #12]
 800bea0:	4632      	mov	r2, r6
 800bea2:	463b      	mov	r3, r7
 800bea4:	4628      	mov	r0, r5
 800bea6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800beaa:	f000 b875 	b.w	800bf98 <_write_r>

0800beae <__sseek>:
 800beae:	b510      	push	{r4, lr}
 800beb0:	460c      	mov	r4, r1
 800beb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800beb6:	f000 f84b 	bl	800bf50 <_lseek_r>
 800beba:	1c43      	adds	r3, r0, #1
 800bebc:	89a3      	ldrh	r3, [r4, #12]
 800bebe:	bf15      	itete	ne
 800bec0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bec2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bec6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800beca:	81a3      	strheq	r3, [r4, #12]
 800becc:	bf18      	it	ne
 800bece:	81a3      	strhne	r3, [r4, #12]
 800bed0:	bd10      	pop	{r4, pc}

0800bed2 <__sclose>:
 800bed2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bed6:	f000 b82b 	b.w	800bf30 <_close_r>

0800beda <memset>:
 800beda:	4402      	add	r2, r0
 800bedc:	4603      	mov	r3, r0
 800bede:	4293      	cmp	r3, r2
 800bee0:	d100      	bne.n	800bee4 <memset+0xa>
 800bee2:	4770      	bx	lr
 800bee4:	f803 1b01 	strb.w	r1, [r3], #1
 800bee8:	e7f9      	b.n	800bede <memset+0x4>

0800beea <strchr>:
 800beea:	b2c9      	uxtb	r1, r1
 800beec:	4603      	mov	r3, r0
 800beee:	4618      	mov	r0, r3
 800bef0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bef4:	b112      	cbz	r2, 800befc <strchr+0x12>
 800bef6:	428a      	cmp	r2, r1
 800bef8:	d1f9      	bne.n	800beee <strchr+0x4>
 800befa:	4770      	bx	lr
 800befc:	2900      	cmp	r1, #0
 800befe:	bf18      	it	ne
 800bf00:	2000      	movne	r0, #0
 800bf02:	4770      	bx	lr

0800bf04 <strncmp>:
 800bf04:	b510      	push	{r4, lr}
 800bf06:	b16a      	cbz	r2, 800bf24 <strncmp+0x20>
 800bf08:	3901      	subs	r1, #1
 800bf0a:	1884      	adds	r4, r0, r2
 800bf0c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf10:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800bf14:	429a      	cmp	r2, r3
 800bf16:	d103      	bne.n	800bf20 <strncmp+0x1c>
 800bf18:	42a0      	cmp	r0, r4
 800bf1a:	d001      	beq.n	800bf20 <strncmp+0x1c>
 800bf1c:	2a00      	cmp	r2, #0
 800bf1e:	d1f5      	bne.n	800bf0c <strncmp+0x8>
 800bf20:	1ad0      	subs	r0, r2, r3
 800bf22:	bd10      	pop	{r4, pc}
 800bf24:	4610      	mov	r0, r2
 800bf26:	e7fc      	b.n	800bf22 <strncmp+0x1e>

0800bf28 <_localeconv_r>:
 800bf28:	4800      	ldr	r0, [pc, #0]	@ (800bf2c <_localeconv_r+0x4>)
 800bf2a:	4770      	bx	lr
 800bf2c:	24000114 	.word	0x24000114

0800bf30 <_close_r>:
 800bf30:	b538      	push	{r3, r4, r5, lr}
 800bf32:	4d06      	ldr	r5, [pc, #24]	@ (800bf4c <_close_r+0x1c>)
 800bf34:	2300      	movs	r3, #0
 800bf36:	4604      	mov	r4, r0
 800bf38:	4608      	mov	r0, r1
 800bf3a:	602b      	str	r3, [r5, #0]
 800bf3c:	f7f6 fac0 	bl	80024c0 <_close>
 800bf40:	1c43      	adds	r3, r0, #1
 800bf42:	d102      	bne.n	800bf4a <_close_r+0x1a>
 800bf44:	682b      	ldr	r3, [r5, #0]
 800bf46:	b103      	cbz	r3, 800bf4a <_close_r+0x1a>
 800bf48:	6023      	str	r3, [r4, #0]
 800bf4a:	bd38      	pop	{r3, r4, r5, pc}
 800bf4c:	24000fa4 	.word	0x24000fa4

0800bf50 <_lseek_r>:
 800bf50:	b538      	push	{r3, r4, r5, lr}
 800bf52:	4d07      	ldr	r5, [pc, #28]	@ (800bf70 <_lseek_r+0x20>)
 800bf54:	4604      	mov	r4, r0
 800bf56:	4608      	mov	r0, r1
 800bf58:	4611      	mov	r1, r2
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	602a      	str	r2, [r5, #0]
 800bf5e:	461a      	mov	r2, r3
 800bf60:	f7f6 fad5 	bl	800250e <_lseek>
 800bf64:	1c43      	adds	r3, r0, #1
 800bf66:	d102      	bne.n	800bf6e <_lseek_r+0x1e>
 800bf68:	682b      	ldr	r3, [r5, #0]
 800bf6a:	b103      	cbz	r3, 800bf6e <_lseek_r+0x1e>
 800bf6c:	6023      	str	r3, [r4, #0]
 800bf6e:	bd38      	pop	{r3, r4, r5, pc}
 800bf70:	24000fa4 	.word	0x24000fa4

0800bf74 <_read_r>:
 800bf74:	b538      	push	{r3, r4, r5, lr}
 800bf76:	4d07      	ldr	r5, [pc, #28]	@ (800bf94 <_read_r+0x20>)
 800bf78:	4604      	mov	r4, r0
 800bf7a:	4608      	mov	r0, r1
 800bf7c:	4611      	mov	r1, r2
 800bf7e:	2200      	movs	r2, #0
 800bf80:	602a      	str	r2, [r5, #0]
 800bf82:	461a      	mov	r2, r3
 800bf84:	f7f6 fa63 	bl	800244e <_read>
 800bf88:	1c43      	adds	r3, r0, #1
 800bf8a:	d102      	bne.n	800bf92 <_read_r+0x1e>
 800bf8c:	682b      	ldr	r3, [r5, #0]
 800bf8e:	b103      	cbz	r3, 800bf92 <_read_r+0x1e>
 800bf90:	6023      	str	r3, [r4, #0]
 800bf92:	bd38      	pop	{r3, r4, r5, pc}
 800bf94:	24000fa4 	.word	0x24000fa4

0800bf98 <_write_r>:
 800bf98:	b538      	push	{r3, r4, r5, lr}
 800bf9a:	4d07      	ldr	r5, [pc, #28]	@ (800bfb8 <_write_r+0x20>)
 800bf9c:	4604      	mov	r4, r0
 800bf9e:	4608      	mov	r0, r1
 800bfa0:	4611      	mov	r1, r2
 800bfa2:	2200      	movs	r2, #0
 800bfa4:	602a      	str	r2, [r5, #0]
 800bfa6:	461a      	mov	r2, r3
 800bfa8:	f7f6 fa6e 	bl	8002488 <_write>
 800bfac:	1c43      	adds	r3, r0, #1
 800bfae:	d102      	bne.n	800bfb6 <_write_r+0x1e>
 800bfb0:	682b      	ldr	r3, [r5, #0]
 800bfb2:	b103      	cbz	r3, 800bfb6 <_write_r+0x1e>
 800bfb4:	6023      	str	r3, [r4, #0]
 800bfb6:	bd38      	pop	{r3, r4, r5, pc}
 800bfb8:	24000fa4 	.word	0x24000fa4

0800bfbc <__errno>:
 800bfbc:	4b01      	ldr	r3, [pc, #4]	@ (800bfc4 <__errno+0x8>)
 800bfbe:	6818      	ldr	r0, [r3, #0]
 800bfc0:	4770      	bx	lr
 800bfc2:	bf00      	nop
 800bfc4:	24000190 	.word	0x24000190

0800bfc8 <__libc_init_array>:
 800bfc8:	b570      	push	{r4, r5, r6, lr}
 800bfca:	4d0d      	ldr	r5, [pc, #52]	@ (800c000 <__libc_init_array+0x38>)
 800bfcc:	4c0d      	ldr	r4, [pc, #52]	@ (800c004 <__libc_init_array+0x3c>)
 800bfce:	1b64      	subs	r4, r4, r5
 800bfd0:	10a4      	asrs	r4, r4, #2
 800bfd2:	2600      	movs	r6, #0
 800bfd4:	42a6      	cmp	r6, r4
 800bfd6:	d109      	bne.n	800bfec <__libc_init_array+0x24>
 800bfd8:	4d0b      	ldr	r5, [pc, #44]	@ (800c008 <__libc_init_array+0x40>)
 800bfda:	4c0c      	ldr	r4, [pc, #48]	@ (800c00c <__libc_init_array+0x44>)
 800bfdc:	f002 fd1a 	bl	800ea14 <_init>
 800bfe0:	1b64      	subs	r4, r4, r5
 800bfe2:	10a4      	asrs	r4, r4, #2
 800bfe4:	2600      	movs	r6, #0
 800bfe6:	42a6      	cmp	r6, r4
 800bfe8:	d105      	bne.n	800bff6 <__libc_init_array+0x2e>
 800bfea:	bd70      	pop	{r4, r5, r6, pc}
 800bfec:	f855 3b04 	ldr.w	r3, [r5], #4
 800bff0:	4798      	blx	r3
 800bff2:	3601      	adds	r6, #1
 800bff4:	e7ee      	b.n	800bfd4 <__libc_init_array+0xc>
 800bff6:	f855 3b04 	ldr.w	r3, [r5], #4
 800bffa:	4798      	blx	r3
 800bffc:	3601      	adds	r6, #1
 800bffe:	e7f2      	b.n	800bfe6 <__libc_init_array+0x1e>
 800c000:	0800f2a0 	.word	0x0800f2a0
 800c004:	0800f2a0 	.word	0x0800f2a0
 800c008:	0800f2a0 	.word	0x0800f2a0
 800c00c:	0800f2a4 	.word	0x0800f2a4

0800c010 <__retarget_lock_init_recursive>:
 800c010:	4770      	bx	lr

0800c012 <__retarget_lock_acquire_recursive>:
 800c012:	4770      	bx	lr

0800c014 <__retarget_lock_release_recursive>:
 800c014:	4770      	bx	lr

0800c016 <memcpy>:
 800c016:	440a      	add	r2, r1
 800c018:	4291      	cmp	r1, r2
 800c01a:	f100 33ff 	add.w	r3, r0, #4294967295
 800c01e:	d100      	bne.n	800c022 <memcpy+0xc>
 800c020:	4770      	bx	lr
 800c022:	b510      	push	{r4, lr}
 800c024:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c028:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c02c:	4291      	cmp	r1, r2
 800c02e:	d1f9      	bne.n	800c024 <memcpy+0xe>
 800c030:	bd10      	pop	{r4, pc}
 800c032:	0000      	movs	r0, r0
 800c034:	0000      	movs	r0, r0
	...

0800c038 <nan>:
 800c038:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c040 <nan+0x8>
 800c03c:	4770      	bx	lr
 800c03e:	bf00      	nop
 800c040:	00000000 	.word	0x00000000
 800c044:	7ff80000 	.word	0x7ff80000

0800c048 <nanf>:
 800c048:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c050 <nanf+0x8>
 800c04c:	4770      	bx	lr
 800c04e:	bf00      	nop
 800c050:	7fc00000 	.word	0x7fc00000

0800c054 <quorem>:
 800c054:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c058:	6903      	ldr	r3, [r0, #16]
 800c05a:	690c      	ldr	r4, [r1, #16]
 800c05c:	42a3      	cmp	r3, r4
 800c05e:	4607      	mov	r7, r0
 800c060:	db7e      	blt.n	800c160 <quorem+0x10c>
 800c062:	3c01      	subs	r4, #1
 800c064:	f101 0814 	add.w	r8, r1, #20
 800c068:	00a3      	lsls	r3, r4, #2
 800c06a:	f100 0514 	add.w	r5, r0, #20
 800c06e:	9300      	str	r3, [sp, #0]
 800c070:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c074:	9301      	str	r3, [sp, #4]
 800c076:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c07a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c07e:	3301      	adds	r3, #1
 800c080:	429a      	cmp	r2, r3
 800c082:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c086:	fbb2 f6f3 	udiv	r6, r2, r3
 800c08a:	d32e      	bcc.n	800c0ea <quorem+0x96>
 800c08c:	f04f 0a00 	mov.w	sl, #0
 800c090:	46c4      	mov	ip, r8
 800c092:	46ae      	mov	lr, r5
 800c094:	46d3      	mov	fp, sl
 800c096:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c09a:	b298      	uxth	r0, r3
 800c09c:	fb06 a000 	mla	r0, r6, r0, sl
 800c0a0:	0c02      	lsrs	r2, r0, #16
 800c0a2:	0c1b      	lsrs	r3, r3, #16
 800c0a4:	fb06 2303 	mla	r3, r6, r3, r2
 800c0a8:	f8de 2000 	ldr.w	r2, [lr]
 800c0ac:	b280      	uxth	r0, r0
 800c0ae:	b292      	uxth	r2, r2
 800c0b0:	1a12      	subs	r2, r2, r0
 800c0b2:	445a      	add	r2, fp
 800c0b4:	f8de 0000 	ldr.w	r0, [lr]
 800c0b8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c0bc:	b29b      	uxth	r3, r3
 800c0be:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c0c2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c0c6:	b292      	uxth	r2, r2
 800c0c8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c0cc:	45e1      	cmp	r9, ip
 800c0ce:	f84e 2b04 	str.w	r2, [lr], #4
 800c0d2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c0d6:	d2de      	bcs.n	800c096 <quorem+0x42>
 800c0d8:	9b00      	ldr	r3, [sp, #0]
 800c0da:	58eb      	ldr	r3, [r5, r3]
 800c0dc:	b92b      	cbnz	r3, 800c0ea <quorem+0x96>
 800c0de:	9b01      	ldr	r3, [sp, #4]
 800c0e0:	3b04      	subs	r3, #4
 800c0e2:	429d      	cmp	r5, r3
 800c0e4:	461a      	mov	r2, r3
 800c0e6:	d32f      	bcc.n	800c148 <quorem+0xf4>
 800c0e8:	613c      	str	r4, [r7, #16]
 800c0ea:	4638      	mov	r0, r7
 800c0ec:	f001 fca2 	bl	800da34 <__mcmp>
 800c0f0:	2800      	cmp	r0, #0
 800c0f2:	db25      	blt.n	800c140 <quorem+0xec>
 800c0f4:	4629      	mov	r1, r5
 800c0f6:	2000      	movs	r0, #0
 800c0f8:	f858 2b04 	ldr.w	r2, [r8], #4
 800c0fc:	f8d1 c000 	ldr.w	ip, [r1]
 800c100:	fa1f fe82 	uxth.w	lr, r2
 800c104:	fa1f f38c 	uxth.w	r3, ip
 800c108:	eba3 030e 	sub.w	r3, r3, lr
 800c10c:	4403      	add	r3, r0
 800c10e:	0c12      	lsrs	r2, r2, #16
 800c110:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c114:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c118:	b29b      	uxth	r3, r3
 800c11a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c11e:	45c1      	cmp	r9, r8
 800c120:	f841 3b04 	str.w	r3, [r1], #4
 800c124:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c128:	d2e6      	bcs.n	800c0f8 <quorem+0xa4>
 800c12a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c12e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c132:	b922      	cbnz	r2, 800c13e <quorem+0xea>
 800c134:	3b04      	subs	r3, #4
 800c136:	429d      	cmp	r5, r3
 800c138:	461a      	mov	r2, r3
 800c13a:	d30b      	bcc.n	800c154 <quorem+0x100>
 800c13c:	613c      	str	r4, [r7, #16]
 800c13e:	3601      	adds	r6, #1
 800c140:	4630      	mov	r0, r6
 800c142:	b003      	add	sp, #12
 800c144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c148:	6812      	ldr	r2, [r2, #0]
 800c14a:	3b04      	subs	r3, #4
 800c14c:	2a00      	cmp	r2, #0
 800c14e:	d1cb      	bne.n	800c0e8 <quorem+0x94>
 800c150:	3c01      	subs	r4, #1
 800c152:	e7c6      	b.n	800c0e2 <quorem+0x8e>
 800c154:	6812      	ldr	r2, [r2, #0]
 800c156:	3b04      	subs	r3, #4
 800c158:	2a00      	cmp	r2, #0
 800c15a:	d1ef      	bne.n	800c13c <quorem+0xe8>
 800c15c:	3c01      	subs	r4, #1
 800c15e:	e7ea      	b.n	800c136 <quorem+0xe2>
 800c160:	2000      	movs	r0, #0
 800c162:	e7ee      	b.n	800c142 <quorem+0xee>
 800c164:	0000      	movs	r0, r0
	...

0800c168 <_dtoa_r>:
 800c168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c16c:	ed2d 8b02 	vpush	{d8}
 800c170:	69c7      	ldr	r7, [r0, #28]
 800c172:	b091      	sub	sp, #68	@ 0x44
 800c174:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c178:	ec55 4b10 	vmov	r4, r5, d0
 800c17c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800c17e:	9107      	str	r1, [sp, #28]
 800c180:	4681      	mov	r9, r0
 800c182:	9209      	str	r2, [sp, #36]	@ 0x24
 800c184:	930d      	str	r3, [sp, #52]	@ 0x34
 800c186:	b97f      	cbnz	r7, 800c1a8 <_dtoa_r+0x40>
 800c188:	2010      	movs	r0, #16
 800c18a:	f001 f8cf 	bl	800d32c <malloc>
 800c18e:	4602      	mov	r2, r0
 800c190:	f8c9 001c 	str.w	r0, [r9, #28]
 800c194:	b920      	cbnz	r0, 800c1a0 <_dtoa_r+0x38>
 800c196:	4ba0      	ldr	r3, [pc, #640]	@ (800c418 <_dtoa_r+0x2b0>)
 800c198:	21ef      	movs	r1, #239	@ 0xef
 800c19a:	48a0      	ldr	r0, [pc, #640]	@ (800c41c <_dtoa_r+0x2b4>)
 800c19c:	f002 fac2 	bl	800e724 <__assert_func>
 800c1a0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c1a4:	6007      	str	r7, [r0, #0]
 800c1a6:	60c7      	str	r7, [r0, #12]
 800c1a8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c1ac:	6819      	ldr	r1, [r3, #0]
 800c1ae:	b159      	cbz	r1, 800c1c8 <_dtoa_r+0x60>
 800c1b0:	685a      	ldr	r2, [r3, #4]
 800c1b2:	604a      	str	r2, [r1, #4]
 800c1b4:	2301      	movs	r3, #1
 800c1b6:	4093      	lsls	r3, r2
 800c1b8:	608b      	str	r3, [r1, #8]
 800c1ba:	4648      	mov	r0, r9
 800c1bc:	f001 f9be 	bl	800d53c <_Bfree>
 800c1c0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c1c4:	2200      	movs	r2, #0
 800c1c6:	601a      	str	r2, [r3, #0]
 800c1c8:	1e2b      	subs	r3, r5, #0
 800c1ca:	bfbb      	ittet	lt
 800c1cc:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c1d0:	9303      	strlt	r3, [sp, #12]
 800c1d2:	2300      	movge	r3, #0
 800c1d4:	2201      	movlt	r2, #1
 800c1d6:	bfac      	ite	ge
 800c1d8:	6033      	strge	r3, [r6, #0]
 800c1da:	6032      	strlt	r2, [r6, #0]
 800c1dc:	4b90      	ldr	r3, [pc, #576]	@ (800c420 <_dtoa_r+0x2b8>)
 800c1de:	9e03      	ldr	r6, [sp, #12]
 800c1e0:	43b3      	bics	r3, r6
 800c1e2:	d110      	bne.n	800c206 <_dtoa_r+0x9e>
 800c1e4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c1e6:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c1ea:	6013      	str	r3, [r2, #0]
 800c1ec:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800c1f0:	4323      	orrs	r3, r4
 800c1f2:	f000 84e6 	beq.w	800cbc2 <_dtoa_r+0xa5a>
 800c1f6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c1f8:	4f8a      	ldr	r7, [pc, #552]	@ (800c424 <_dtoa_r+0x2bc>)
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	f000 84e8 	beq.w	800cbd0 <_dtoa_r+0xa68>
 800c200:	1cfb      	adds	r3, r7, #3
 800c202:	f000 bce3 	b.w	800cbcc <_dtoa_r+0xa64>
 800c206:	ed9d 8b02 	vldr	d8, [sp, #8]
 800c20a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c20e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c212:	d10a      	bne.n	800c22a <_dtoa_r+0xc2>
 800c214:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c216:	2301      	movs	r3, #1
 800c218:	6013      	str	r3, [r2, #0]
 800c21a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c21c:	b113      	cbz	r3, 800c224 <_dtoa_r+0xbc>
 800c21e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800c220:	4b81      	ldr	r3, [pc, #516]	@ (800c428 <_dtoa_r+0x2c0>)
 800c222:	6013      	str	r3, [r2, #0]
 800c224:	4f81      	ldr	r7, [pc, #516]	@ (800c42c <_dtoa_r+0x2c4>)
 800c226:	f000 bcd3 	b.w	800cbd0 <_dtoa_r+0xa68>
 800c22a:	aa0e      	add	r2, sp, #56	@ 0x38
 800c22c:	a90f      	add	r1, sp, #60	@ 0x3c
 800c22e:	4648      	mov	r0, r9
 800c230:	eeb0 0b48 	vmov.f64	d0, d8
 800c234:	f001 fd1e 	bl	800dc74 <__d2b>
 800c238:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800c23c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c23e:	9001      	str	r0, [sp, #4]
 800c240:	2b00      	cmp	r3, #0
 800c242:	d045      	beq.n	800c2d0 <_dtoa_r+0x168>
 800c244:	eeb0 7b48 	vmov.f64	d7, d8
 800c248:	ee18 1a90 	vmov	r1, s17
 800c24c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800c250:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800c254:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800c258:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800c25c:	2500      	movs	r5, #0
 800c25e:	ee07 1a90 	vmov	s15, r1
 800c262:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800c266:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800c400 <_dtoa_r+0x298>
 800c26a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800c26e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800c408 <_dtoa_r+0x2a0>
 800c272:	eea7 6b05 	vfma.f64	d6, d7, d5
 800c276:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800c410 <_dtoa_r+0x2a8>
 800c27a:	ee07 3a90 	vmov	s15, r3
 800c27e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800c282:	eeb0 7b46 	vmov.f64	d7, d6
 800c286:	eea4 7b05 	vfma.f64	d7, d4, d5
 800c28a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800c28e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800c292:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c296:	ee16 8a90 	vmov	r8, s13
 800c29a:	d508      	bpl.n	800c2ae <_dtoa_r+0x146>
 800c29c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800c2a0:	eeb4 6b47 	vcmp.f64	d6, d7
 800c2a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2a8:	bf18      	it	ne
 800c2aa:	f108 38ff 	addne.w	r8, r8, #4294967295
 800c2ae:	f1b8 0f16 	cmp.w	r8, #22
 800c2b2:	d82b      	bhi.n	800c30c <_dtoa_r+0x1a4>
 800c2b4:	495e      	ldr	r1, [pc, #376]	@ (800c430 <_dtoa_r+0x2c8>)
 800c2b6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800c2ba:	ed91 7b00 	vldr	d7, [r1]
 800c2be:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800c2c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2c6:	d501      	bpl.n	800c2cc <_dtoa_r+0x164>
 800c2c8:	f108 38ff 	add.w	r8, r8, #4294967295
 800c2cc:	2100      	movs	r1, #0
 800c2ce:	e01e      	b.n	800c30e <_dtoa_r+0x1a6>
 800c2d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c2d2:	4413      	add	r3, r2
 800c2d4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800c2d8:	2920      	cmp	r1, #32
 800c2da:	bfc1      	itttt	gt
 800c2dc:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800c2e0:	408e      	lslgt	r6, r1
 800c2e2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800c2e6:	fa24 f101 	lsrgt.w	r1, r4, r1
 800c2ea:	bfd6      	itet	le
 800c2ec:	f1c1 0120 	rsble	r1, r1, #32
 800c2f0:	4331      	orrgt	r1, r6
 800c2f2:	fa04 f101 	lslle.w	r1, r4, r1
 800c2f6:	ee07 1a90 	vmov	s15, r1
 800c2fa:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800c2fe:	3b01      	subs	r3, #1
 800c300:	ee17 1a90 	vmov	r1, s15
 800c304:	2501      	movs	r5, #1
 800c306:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800c30a:	e7a8      	b.n	800c25e <_dtoa_r+0xf6>
 800c30c:	2101      	movs	r1, #1
 800c30e:	1ad2      	subs	r2, r2, r3
 800c310:	1e53      	subs	r3, r2, #1
 800c312:	9306      	str	r3, [sp, #24]
 800c314:	bf45      	ittet	mi
 800c316:	f1c2 0301 	rsbmi	r3, r2, #1
 800c31a:	9304      	strmi	r3, [sp, #16]
 800c31c:	2300      	movpl	r3, #0
 800c31e:	2300      	movmi	r3, #0
 800c320:	bf4c      	ite	mi
 800c322:	9306      	strmi	r3, [sp, #24]
 800c324:	9304      	strpl	r3, [sp, #16]
 800c326:	f1b8 0f00 	cmp.w	r8, #0
 800c32a:	910c      	str	r1, [sp, #48]	@ 0x30
 800c32c:	db18      	blt.n	800c360 <_dtoa_r+0x1f8>
 800c32e:	9b06      	ldr	r3, [sp, #24]
 800c330:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800c334:	4443      	add	r3, r8
 800c336:	9306      	str	r3, [sp, #24]
 800c338:	2300      	movs	r3, #0
 800c33a:	9a07      	ldr	r2, [sp, #28]
 800c33c:	2a09      	cmp	r2, #9
 800c33e:	d845      	bhi.n	800c3cc <_dtoa_r+0x264>
 800c340:	2a05      	cmp	r2, #5
 800c342:	bfc4      	itt	gt
 800c344:	3a04      	subgt	r2, #4
 800c346:	9207      	strgt	r2, [sp, #28]
 800c348:	9a07      	ldr	r2, [sp, #28]
 800c34a:	f1a2 0202 	sub.w	r2, r2, #2
 800c34e:	bfcc      	ite	gt
 800c350:	2400      	movgt	r4, #0
 800c352:	2401      	movle	r4, #1
 800c354:	2a03      	cmp	r2, #3
 800c356:	d844      	bhi.n	800c3e2 <_dtoa_r+0x27a>
 800c358:	e8df f002 	tbb	[pc, r2]
 800c35c:	0b173634 	.word	0x0b173634
 800c360:	9b04      	ldr	r3, [sp, #16]
 800c362:	2200      	movs	r2, #0
 800c364:	eba3 0308 	sub.w	r3, r3, r8
 800c368:	9304      	str	r3, [sp, #16]
 800c36a:	920a      	str	r2, [sp, #40]	@ 0x28
 800c36c:	f1c8 0300 	rsb	r3, r8, #0
 800c370:	e7e3      	b.n	800c33a <_dtoa_r+0x1d2>
 800c372:	2201      	movs	r2, #1
 800c374:	9208      	str	r2, [sp, #32]
 800c376:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c378:	eb08 0b02 	add.w	fp, r8, r2
 800c37c:	f10b 0a01 	add.w	sl, fp, #1
 800c380:	4652      	mov	r2, sl
 800c382:	2a01      	cmp	r2, #1
 800c384:	bfb8      	it	lt
 800c386:	2201      	movlt	r2, #1
 800c388:	e006      	b.n	800c398 <_dtoa_r+0x230>
 800c38a:	2201      	movs	r2, #1
 800c38c:	9208      	str	r2, [sp, #32]
 800c38e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c390:	2a00      	cmp	r2, #0
 800c392:	dd29      	ble.n	800c3e8 <_dtoa_r+0x280>
 800c394:	4693      	mov	fp, r2
 800c396:	4692      	mov	sl, r2
 800c398:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800c39c:	2100      	movs	r1, #0
 800c39e:	2004      	movs	r0, #4
 800c3a0:	f100 0614 	add.w	r6, r0, #20
 800c3a4:	4296      	cmp	r6, r2
 800c3a6:	d926      	bls.n	800c3f6 <_dtoa_r+0x28e>
 800c3a8:	6079      	str	r1, [r7, #4]
 800c3aa:	4648      	mov	r0, r9
 800c3ac:	9305      	str	r3, [sp, #20]
 800c3ae:	f001 f885 	bl	800d4bc <_Balloc>
 800c3b2:	9b05      	ldr	r3, [sp, #20]
 800c3b4:	4607      	mov	r7, r0
 800c3b6:	2800      	cmp	r0, #0
 800c3b8:	d13e      	bne.n	800c438 <_dtoa_r+0x2d0>
 800c3ba:	4b1e      	ldr	r3, [pc, #120]	@ (800c434 <_dtoa_r+0x2cc>)
 800c3bc:	4602      	mov	r2, r0
 800c3be:	f240 11af 	movw	r1, #431	@ 0x1af
 800c3c2:	e6ea      	b.n	800c19a <_dtoa_r+0x32>
 800c3c4:	2200      	movs	r2, #0
 800c3c6:	e7e1      	b.n	800c38c <_dtoa_r+0x224>
 800c3c8:	2200      	movs	r2, #0
 800c3ca:	e7d3      	b.n	800c374 <_dtoa_r+0x20c>
 800c3cc:	2401      	movs	r4, #1
 800c3ce:	2200      	movs	r2, #0
 800c3d0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800c3d4:	f04f 3bff 	mov.w	fp, #4294967295
 800c3d8:	2100      	movs	r1, #0
 800c3da:	46da      	mov	sl, fp
 800c3dc:	2212      	movs	r2, #18
 800c3de:	9109      	str	r1, [sp, #36]	@ 0x24
 800c3e0:	e7da      	b.n	800c398 <_dtoa_r+0x230>
 800c3e2:	2201      	movs	r2, #1
 800c3e4:	9208      	str	r2, [sp, #32]
 800c3e6:	e7f5      	b.n	800c3d4 <_dtoa_r+0x26c>
 800c3e8:	f04f 0b01 	mov.w	fp, #1
 800c3ec:	46da      	mov	sl, fp
 800c3ee:	465a      	mov	r2, fp
 800c3f0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800c3f4:	e7d0      	b.n	800c398 <_dtoa_r+0x230>
 800c3f6:	3101      	adds	r1, #1
 800c3f8:	0040      	lsls	r0, r0, #1
 800c3fa:	e7d1      	b.n	800c3a0 <_dtoa_r+0x238>
 800c3fc:	f3af 8000 	nop.w
 800c400:	636f4361 	.word	0x636f4361
 800c404:	3fd287a7 	.word	0x3fd287a7
 800c408:	8b60c8b3 	.word	0x8b60c8b3
 800c40c:	3fc68a28 	.word	0x3fc68a28
 800c410:	509f79fb 	.word	0x509f79fb
 800c414:	3fd34413 	.word	0x3fd34413
 800c418:	0800eebc 	.word	0x0800eebc
 800c41c:	0800eed3 	.word	0x0800eed3
 800c420:	7ff00000 	.word	0x7ff00000
 800c424:	0800eeb8 	.word	0x0800eeb8
 800c428:	0800ee7f 	.word	0x0800ee7f
 800c42c:	0800ee7e 	.word	0x0800ee7e
 800c430:	0800f1d0 	.word	0x0800f1d0
 800c434:	0800ef2b 	.word	0x0800ef2b
 800c438:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800c43c:	f1ba 0f0e 	cmp.w	sl, #14
 800c440:	6010      	str	r0, [r2, #0]
 800c442:	d86e      	bhi.n	800c522 <_dtoa_r+0x3ba>
 800c444:	2c00      	cmp	r4, #0
 800c446:	d06c      	beq.n	800c522 <_dtoa_r+0x3ba>
 800c448:	f1b8 0f00 	cmp.w	r8, #0
 800c44c:	f340 80b4 	ble.w	800c5b8 <_dtoa_r+0x450>
 800c450:	4ac8      	ldr	r2, [pc, #800]	@ (800c774 <_dtoa_r+0x60c>)
 800c452:	f008 010f 	and.w	r1, r8, #15
 800c456:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800c45a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800c45e:	ed92 7b00 	vldr	d7, [r2]
 800c462:	ea4f 1128 	mov.w	r1, r8, asr #4
 800c466:	f000 809b 	beq.w	800c5a0 <_dtoa_r+0x438>
 800c46a:	4ac3      	ldr	r2, [pc, #780]	@ (800c778 <_dtoa_r+0x610>)
 800c46c:	ed92 6b08 	vldr	d6, [r2, #32]
 800c470:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800c474:	ed8d 6b02 	vstr	d6, [sp, #8]
 800c478:	f001 010f 	and.w	r1, r1, #15
 800c47c:	2203      	movs	r2, #3
 800c47e:	48be      	ldr	r0, [pc, #760]	@ (800c778 <_dtoa_r+0x610>)
 800c480:	2900      	cmp	r1, #0
 800c482:	f040 808f 	bne.w	800c5a4 <_dtoa_r+0x43c>
 800c486:	ed9d 6b02 	vldr	d6, [sp, #8]
 800c48a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800c48e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c492:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c494:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c498:	2900      	cmp	r1, #0
 800c49a:	f000 80b3 	beq.w	800c604 <_dtoa_r+0x49c>
 800c49e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800c4a2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800c4a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4aa:	f140 80ab 	bpl.w	800c604 <_dtoa_r+0x49c>
 800c4ae:	f1ba 0f00 	cmp.w	sl, #0
 800c4b2:	f000 80a7 	beq.w	800c604 <_dtoa_r+0x49c>
 800c4b6:	f1bb 0f00 	cmp.w	fp, #0
 800c4ba:	dd30      	ble.n	800c51e <_dtoa_r+0x3b6>
 800c4bc:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800c4c0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c4c4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c4c8:	f108 31ff 	add.w	r1, r8, #4294967295
 800c4cc:	9105      	str	r1, [sp, #20]
 800c4ce:	3201      	adds	r2, #1
 800c4d0:	465c      	mov	r4, fp
 800c4d2:	ed9d 6b02 	vldr	d6, [sp, #8]
 800c4d6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800c4da:	ee07 2a90 	vmov	s15, r2
 800c4de:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800c4e2:	eea7 5b06 	vfma.f64	d5, d7, d6
 800c4e6:	ee15 2a90 	vmov	r2, s11
 800c4ea:	ec51 0b15 	vmov	r0, r1, d5
 800c4ee:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800c4f2:	2c00      	cmp	r4, #0
 800c4f4:	f040 808a 	bne.w	800c60c <_dtoa_r+0x4a4>
 800c4f8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800c4fc:	ee36 6b47 	vsub.f64	d6, d6, d7
 800c500:	ec41 0b17 	vmov	d7, r0, r1
 800c504:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c508:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c50c:	f300 826a 	bgt.w	800c9e4 <_dtoa_r+0x87c>
 800c510:	eeb1 7b47 	vneg.f64	d7, d7
 800c514:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c518:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c51c:	d423      	bmi.n	800c566 <_dtoa_r+0x3fe>
 800c51e:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c522:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c524:	2a00      	cmp	r2, #0
 800c526:	f2c0 8129 	blt.w	800c77c <_dtoa_r+0x614>
 800c52a:	f1b8 0f0e 	cmp.w	r8, #14
 800c52e:	f300 8125 	bgt.w	800c77c <_dtoa_r+0x614>
 800c532:	4b90      	ldr	r3, [pc, #576]	@ (800c774 <_dtoa_r+0x60c>)
 800c534:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c538:	ed93 6b00 	vldr	d6, [r3]
 800c53c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c53e:	2b00      	cmp	r3, #0
 800c540:	f280 80c8 	bge.w	800c6d4 <_dtoa_r+0x56c>
 800c544:	f1ba 0f00 	cmp.w	sl, #0
 800c548:	f300 80c4 	bgt.w	800c6d4 <_dtoa_r+0x56c>
 800c54c:	d10b      	bne.n	800c566 <_dtoa_r+0x3fe>
 800c54e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800c552:	ee26 6b07 	vmul.f64	d6, d6, d7
 800c556:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c55a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c55e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c562:	f2c0 823c 	blt.w	800c9de <_dtoa_r+0x876>
 800c566:	2400      	movs	r4, #0
 800c568:	4625      	mov	r5, r4
 800c56a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c56c:	43db      	mvns	r3, r3
 800c56e:	9305      	str	r3, [sp, #20]
 800c570:	463e      	mov	r6, r7
 800c572:	f04f 0800 	mov.w	r8, #0
 800c576:	4621      	mov	r1, r4
 800c578:	4648      	mov	r0, r9
 800c57a:	f000 ffdf 	bl	800d53c <_Bfree>
 800c57e:	2d00      	cmp	r5, #0
 800c580:	f000 80a2 	beq.w	800c6c8 <_dtoa_r+0x560>
 800c584:	f1b8 0f00 	cmp.w	r8, #0
 800c588:	d005      	beq.n	800c596 <_dtoa_r+0x42e>
 800c58a:	45a8      	cmp	r8, r5
 800c58c:	d003      	beq.n	800c596 <_dtoa_r+0x42e>
 800c58e:	4641      	mov	r1, r8
 800c590:	4648      	mov	r0, r9
 800c592:	f000 ffd3 	bl	800d53c <_Bfree>
 800c596:	4629      	mov	r1, r5
 800c598:	4648      	mov	r0, r9
 800c59a:	f000 ffcf 	bl	800d53c <_Bfree>
 800c59e:	e093      	b.n	800c6c8 <_dtoa_r+0x560>
 800c5a0:	2202      	movs	r2, #2
 800c5a2:	e76c      	b.n	800c47e <_dtoa_r+0x316>
 800c5a4:	07cc      	lsls	r4, r1, #31
 800c5a6:	d504      	bpl.n	800c5b2 <_dtoa_r+0x44a>
 800c5a8:	ed90 6b00 	vldr	d6, [r0]
 800c5ac:	3201      	adds	r2, #1
 800c5ae:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c5b2:	1049      	asrs	r1, r1, #1
 800c5b4:	3008      	adds	r0, #8
 800c5b6:	e763      	b.n	800c480 <_dtoa_r+0x318>
 800c5b8:	d022      	beq.n	800c600 <_dtoa_r+0x498>
 800c5ba:	f1c8 0100 	rsb	r1, r8, #0
 800c5be:	4a6d      	ldr	r2, [pc, #436]	@ (800c774 <_dtoa_r+0x60c>)
 800c5c0:	f001 000f 	and.w	r0, r1, #15
 800c5c4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800c5c8:	ed92 7b00 	vldr	d7, [r2]
 800c5cc:	ee28 7b07 	vmul.f64	d7, d8, d7
 800c5d0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c5d4:	4868      	ldr	r0, [pc, #416]	@ (800c778 <_dtoa_r+0x610>)
 800c5d6:	1109      	asrs	r1, r1, #4
 800c5d8:	2400      	movs	r4, #0
 800c5da:	2202      	movs	r2, #2
 800c5dc:	b929      	cbnz	r1, 800c5ea <_dtoa_r+0x482>
 800c5de:	2c00      	cmp	r4, #0
 800c5e0:	f43f af57 	beq.w	800c492 <_dtoa_r+0x32a>
 800c5e4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c5e8:	e753      	b.n	800c492 <_dtoa_r+0x32a>
 800c5ea:	07ce      	lsls	r6, r1, #31
 800c5ec:	d505      	bpl.n	800c5fa <_dtoa_r+0x492>
 800c5ee:	ed90 6b00 	vldr	d6, [r0]
 800c5f2:	3201      	adds	r2, #1
 800c5f4:	2401      	movs	r4, #1
 800c5f6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c5fa:	1049      	asrs	r1, r1, #1
 800c5fc:	3008      	adds	r0, #8
 800c5fe:	e7ed      	b.n	800c5dc <_dtoa_r+0x474>
 800c600:	2202      	movs	r2, #2
 800c602:	e746      	b.n	800c492 <_dtoa_r+0x32a>
 800c604:	f8cd 8014 	str.w	r8, [sp, #20]
 800c608:	4654      	mov	r4, sl
 800c60a:	e762      	b.n	800c4d2 <_dtoa_r+0x36a>
 800c60c:	4a59      	ldr	r2, [pc, #356]	@ (800c774 <_dtoa_r+0x60c>)
 800c60e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800c612:	ed12 4b02 	vldr	d4, [r2, #-8]
 800c616:	9a08      	ldr	r2, [sp, #32]
 800c618:	ec41 0b17 	vmov	d7, r0, r1
 800c61c:	443c      	add	r4, r7
 800c61e:	b34a      	cbz	r2, 800c674 <_dtoa_r+0x50c>
 800c620:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800c624:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800c628:	463e      	mov	r6, r7
 800c62a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800c62e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800c632:	ee35 7b47 	vsub.f64	d7, d5, d7
 800c636:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800c63a:	ee14 2a90 	vmov	r2, s9
 800c63e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800c642:	3230      	adds	r2, #48	@ 0x30
 800c644:	ee36 6b45 	vsub.f64	d6, d6, d5
 800c648:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c64c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c650:	f806 2b01 	strb.w	r2, [r6], #1
 800c654:	d438      	bmi.n	800c6c8 <_dtoa_r+0x560>
 800c656:	ee32 5b46 	vsub.f64	d5, d2, d6
 800c65a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800c65e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c662:	d46e      	bmi.n	800c742 <_dtoa_r+0x5da>
 800c664:	42a6      	cmp	r6, r4
 800c666:	f43f af5a 	beq.w	800c51e <_dtoa_r+0x3b6>
 800c66a:	ee27 7b03 	vmul.f64	d7, d7, d3
 800c66e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800c672:	e7e0      	b.n	800c636 <_dtoa_r+0x4ce>
 800c674:	4621      	mov	r1, r4
 800c676:	463e      	mov	r6, r7
 800c678:	ee27 7b04 	vmul.f64	d7, d7, d4
 800c67c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800c680:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800c684:	ee14 2a90 	vmov	r2, s9
 800c688:	3230      	adds	r2, #48	@ 0x30
 800c68a:	f806 2b01 	strb.w	r2, [r6], #1
 800c68e:	42a6      	cmp	r6, r4
 800c690:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800c694:	ee36 6b45 	vsub.f64	d6, d6, d5
 800c698:	d119      	bne.n	800c6ce <_dtoa_r+0x566>
 800c69a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800c69e:	ee37 4b05 	vadd.f64	d4, d7, d5
 800c6a2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800c6a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6aa:	dc4a      	bgt.n	800c742 <_dtoa_r+0x5da>
 800c6ac:	ee35 5b47 	vsub.f64	d5, d5, d7
 800c6b0:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800c6b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6b8:	f57f af31 	bpl.w	800c51e <_dtoa_r+0x3b6>
 800c6bc:	460e      	mov	r6, r1
 800c6be:	3901      	subs	r1, #1
 800c6c0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c6c4:	2b30      	cmp	r3, #48	@ 0x30
 800c6c6:	d0f9      	beq.n	800c6bc <_dtoa_r+0x554>
 800c6c8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800c6cc:	e027      	b.n	800c71e <_dtoa_r+0x5b6>
 800c6ce:	ee26 6b03 	vmul.f64	d6, d6, d3
 800c6d2:	e7d5      	b.n	800c680 <_dtoa_r+0x518>
 800c6d4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c6d8:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800c6dc:	463e      	mov	r6, r7
 800c6de:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800c6e2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800c6e6:	ee15 3a10 	vmov	r3, s10
 800c6ea:	3330      	adds	r3, #48	@ 0x30
 800c6ec:	f806 3b01 	strb.w	r3, [r6], #1
 800c6f0:	1bf3      	subs	r3, r6, r7
 800c6f2:	459a      	cmp	sl, r3
 800c6f4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800c6f8:	eea3 7b46 	vfms.f64	d7, d3, d6
 800c6fc:	d132      	bne.n	800c764 <_dtoa_r+0x5fc>
 800c6fe:	ee37 7b07 	vadd.f64	d7, d7, d7
 800c702:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800c706:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c70a:	dc18      	bgt.n	800c73e <_dtoa_r+0x5d6>
 800c70c:	eeb4 7b46 	vcmp.f64	d7, d6
 800c710:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c714:	d103      	bne.n	800c71e <_dtoa_r+0x5b6>
 800c716:	ee15 3a10 	vmov	r3, s10
 800c71a:	07db      	lsls	r3, r3, #31
 800c71c:	d40f      	bmi.n	800c73e <_dtoa_r+0x5d6>
 800c71e:	9901      	ldr	r1, [sp, #4]
 800c720:	4648      	mov	r0, r9
 800c722:	f000 ff0b 	bl	800d53c <_Bfree>
 800c726:	2300      	movs	r3, #0
 800c728:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c72a:	7033      	strb	r3, [r6, #0]
 800c72c:	f108 0301 	add.w	r3, r8, #1
 800c730:	6013      	str	r3, [r2, #0]
 800c732:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c734:	2b00      	cmp	r3, #0
 800c736:	f000 824b 	beq.w	800cbd0 <_dtoa_r+0xa68>
 800c73a:	601e      	str	r6, [r3, #0]
 800c73c:	e248      	b.n	800cbd0 <_dtoa_r+0xa68>
 800c73e:	f8cd 8014 	str.w	r8, [sp, #20]
 800c742:	4633      	mov	r3, r6
 800c744:	461e      	mov	r6, r3
 800c746:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c74a:	2a39      	cmp	r2, #57	@ 0x39
 800c74c:	d106      	bne.n	800c75c <_dtoa_r+0x5f4>
 800c74e:	429f      	cmp	r7, r3
 800c750:	d1f8      	bne.n	800c744 <_dtoa_r+0x5dc>
 800c752:	9a05      	ldr	r2, [sp, #20]
 800c754:	3201      	adds	r2, #1
 800c756:	9205      	str	r2, [sp, #20]
 800c758:	2230      	movs	r2, #48	@ 0x30
 800c75a:	703a      	strb	r2, [r7, #0]
 800c75c:	781a      	ldrb	r2, [r3, #0]
 800c75e:	3201      	adds	r2, #1
 800c760:	701a      	strb	r2, [r3, #0]
 800c762:	e7b1      	b.n	800c6c8 <_dtoa_r+0x560>
 800c764:	ee27 7b04 	vmul.f64	d7, d7, d4
 800c768:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c76c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c770:	d1b5      	bne.n	800c6de <_dtoa_r+0x576>
 800c772:	e7d4      	b.n	800c71e <_dtoa_r+0x5b6>
 800c774:	0800f1d0 	.word	0x0800f1d0
 800c778:	0800f1a8 	.word	0x0800f1a8
 800c77c:	9908      	ldr	r1, [sp, #32]
 800c77e:	2900      	cmp	r1, #0
 800c780:	f000 80e9 	beq.w	800c956 <_dtoa_r+0x7ee>
 800c784:	9907      	ldr	r1, [sp, #28]
 800c786:	2901      	cmp	r1, #1
 800c788:	f300 80cb 	bgt.w	800c922 <_dtoa_r+0x7ba>
 800c78c:	2d00      	cmp	r5, #0
 800c78e:	f000 80c4 	beq.w	800c91a <_dtoa_r+0x7b2>
 800c792:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c796:	9e04      	ldr	r6, [sp, #16]
 800c798:	461c      	mov	r4, r3
 800c79a:	9305      	str	r3, [sp, #20]
 800c79c:	9b04      	ldr	r3, [sp, #16]
 800c79e:	4413      	add	r3, r2
 800c7a0:	9304      	str	r3, [sp, #16]
 800c7a2:	9b06      	ldr	r3, [sp, #24]
 800c7a4:	2101      	movs	r1, #1
 800c7a6:	4413      	add	r3, r2
 800c7a8:	4648      	mov	r0, r9
 800c7aa:	9306      	str	r3, [sp, #24]
 800c7ac:	f000 ffc4 	bl	800d738 <__i2b>
 800c7b0:	9b05      	ldr	r3, [sp, #20]
 800c7b2:	4605      	mov	r5, r0
 800c7b4:	b166      	cbz	r6, 800c7d0 <_dtoa_r+0x668>
 800c7b6:	9a06      	ldr	r2, [sp, #24]
 800c7b8:	2a00      	cmp	r2, #0
 800c7ba:	dd09      	ble.n	800c7d0 <_dtoa_r+0x668>
 800c7bc:	42b2      	cmp	r2, r6
 800c7be:	9904      	ldr	r1, [sp, #16]
 800c7c0:	bfa8      	it	ge
 800c7c2:	4632      	movge	r2, r6
 800c7c4:	1a89      	subs	r1, r1, r2
 800c7c6:	9104      	str	r1, [sp, #16]
 800c7c8:	9906      	ldr	r1, [sp, #24]
 800c7ca:	1ab6      	subs	r6, r6, r2
 800c7cc:	1a8a      	subs	r2, r1, r2
 800c7ce:	9206      	str	r2, [sp, #24]
 800c7d0:	b30b      	cbz	r3, 800c816 <_dtoa_r+0x6ae>
 800c7d2:	9a08      	ldr	r2, [sp, #32]
 800c7d4:	2a00      	cmp	r2, #0
 800c7d6:	f000 80c5 	beq.w	800c964 <_dtoa_r+0x7fc>
 800c7da:	2c00      	cmp	r4, #0
 800c7dc:	f000 80bf 	beq.w	800c95e <_dtoa_r+0x7f6>
 800c7e0:	4629      	mov	r1, r5
 800c7e2:	4622      	mov	r2, r4
 800c7e4:	4648      	mov	r0, r9
 800c7e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c7e8:	f001 f85e 	bl	800d8a8 <__pow5mult>
 800c7ec:	9a01      	ldr	r2, [sp, #4]
 800c7ee:	4601      	mov	r1, r0
 800c7f0:	4605      	mov	r5, r0
 800c7f2:	4648      	mov	r0, r9
 800c7f4:	f000 ffb6 	bl	800d764 <__multiply>
 800c7f8:	9901      	ldr	r1, [sp, #4]
 800c7fa:	9005      	str	r0, [sp, #20]
 800c7fc:	4648      	mov	r0, r9
 800c7fe:	f000 fe9d 	bl	800d53c <_Bfree>
 800c802:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c804:	1b1b      	subs	r3, r3, r4
 800c806:	f000 80b0 	beq.w	800c96a <_dtoa_r+0x802>
 800c80a:	9905      	ldr	r1, [sp, #20]
 800c80c:	461a      	mov	r2, r3
 800c80e:	4648      	mov	r0, r9
 800c810:	f001 f84a 	bl	800d8a8 <__pow5mult>
 800c814:	9001      	str	r0, [sp, #4]
 800c816:	2101      	movs	r1, #1
 800c818:	4648      	mov	r0, r9
 800c81a:	f000 ff8d 	bl	800d738 <__i2b>
 800c81e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c820:	4604      	mov	r4, r0
 800c822:	2b00      	cmp	r3, #0
 800c824:	f000 81da 	beq.w	800cbdc <_dtoa_r+0xa74>
 800c828:	461a      	mov	r2, r3
 800c82a:	4601      	mov	r1, r0
 800c82c:	4648      	mov	r0, r9
 800c82e:	f001 f83b 	bl	800d8a8 <__pow5mult>
 800c832:	9b07      	ldr	r3, [sp, #28]
 800c834:	2b01      	cmp	r3, #1
 800c836:	4604      	mov	r4, r0
 800c838:	f300 80a0 	bgt.w	800c97c <_dtoa_r+0x814>
 800c83c:	9b02      	ldr	r3, [sp, #8]
 800c83e:	2b00      	cmp	r3, #0
 800c840:	f040 8096 	bne.w	800c970 <_dtoa_r+0x808>
 800c844:	9b03      	ldr	r3, [sp, #12]
 800c846:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800c84a:	2a00      	cmp	r2, #0
 800c84c:	f040 8092 	bne.w	800c974 <_dtoa_r+0x80c>
 800c850:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800c854:	0d12      	lsrs	r2, r2, #20
 800c856:	0512      	lsls	r2, r2, #20
 800c858:	2a00      	cmp	r2, #0
 800c85a:	f000 808d 	beq.w	800c978 <_dtoa_r+0x810>
 800c85e:	9b04      	ldr	r3, [sp, #16]
 800c860:	3301      	adds	r3, #1
 800c862:	9304      	str	r3, [sp, #16]
 800c864:	9b06      	ldr	r3, [sp, #24]
 800c866:	3301      	adds	r3, #1
 800c868:	9306      	str	r3, [sp, #24]
 800c86a:	2301      	movs	r3, #1
 800c86c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c86e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c870:	2b00      	cmp	r3, #0
 800c872:	f000 81b9 	beq.w	800cbe8 <_dtoa_r+0xa80>
 800c876:	6922      	ldr	r2, [r4, #16]
 800c878:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800c87c:	6910      	ldr	r0, [r2, #16]
 800c87e:	f000 ff0f 	bl	800d6a0 <__hi0bits>
 800c882:	f1c0 0020 	rsb	r0, r0, #32
 800c886:	9b06      	ldr	r3, [sp, #24]
 800c888:	4418      	add	r0, r3
 800c88a:	f010 001f 	ands.w	r0, r0, #31
 800c88e:	f000 8081 	beq.w	800c994 <_dtoa_r+0x82c>
 800c892:	f1c0 0220 	rsb	r2, r0, #32
 800c896:	2a04      	cmp	r2, #4
 800c898:	dd73      	ble.n	800c982 <_dtoa_r+0x81a>
 800c89a:	9b04      	ldr	r3, [sp, #16]
 800c89c:	f1c0 001c 	rsb	r0, r0, #28
 800c8a0:	4403      	add	r3, r0
 800c8a2:	9304      	str	r3, [sp, #16]
 800c8a4:	9b06      	ldr	r3, [sp, #24]
 800c8a6:	4406      	add	r6, r0
 800c8a8:	4403      	add	r3, r0
 800c8aa:	9306      	str	r3, [sp, #24]
 800c8ac:	9b04      	ldr	r3, [sp, #16]
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	dd05      	ble.n	800c8be <_dtoa_r+0x756>
 800c8b2:	9901      	ldr	r1, [sp, #4]
 800c8b4:	461a      	mov	r2, r3
 800c8b6:	4648      	mov	r0, r9
 800c8b8:	f001 f850 	bl	800d95c <__lshift>
 800c8bc:	9001      	str	r0, [sp, #4]
 800c8be:	9b06      	ldr	r3, [sp, #24]
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	dd05      	ble.n	800c8d0 <_dtoa_r+0x768>
 800c8c4:	4621      	mov	r1, r4
 800c8c6:	461a      	mov	r2, r3
 800c8c8:	4648      	mov	r0, r9
 800c8ca:	f001 f847 	bl	800d95c <__lshift>
 800c8ce:	4604      	mov	r4, r0
 800c8d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d060      	beq.n	800c998 <_dtoa_r+0x830>
 800c8d6:	9801      	ldr	r0, [sp, #4]
 800c8d8:	4621      	mov	r1, r4
 800c8da:	f001 f8ab 	bl	800da34 <__mcmp>
 800c8de:	2800      	cmp	r0, #0
 800c8e0:	da5a      	bge.n	800c998 <_dtoa_r+0x830>
 800c8e2:	f108 33ff 	add.w	r3, r8, #4294967295
 800c8e6:	9305      	str	r3, [sp, #20]
 800c8e8:	9901      	ldr	r1, [sp, #4]
 800c8ea:	2300      	movs	r3, #0
 800c8ec:	220a      	movs	r2, #10
 800c8ee:	4648      	mov	r0, r9
 800c8f0:	f000 fe46 	bl	800d580 <__multadd>
 800c8f4:	9b08      	ldr	r3, [sp, #32]
 800c8f6:	9001      	str	r0, [sp, #4]
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	f000 8177 	beq.w	800cbec <_dtoa_r+0xa84>
 800c8fe:	4629      	mov	r1, r5
 800c900:	2300      	movs	r3, #0
 800c902:	220a      	movs	r2, #10
 800c904:	4648      	mov	r0, r9
 800c906:	f000 fe3b 	bl	800d580 <__multadd>
 800c90a:	f1bb 0f00 	cmp.w	fp, #0
 800c90e:	4605      	mov	r5, r0
 800c910:	dc6e      	bgt.n	800c9f0 <_dtoa_r+0x888>
 800c912:	9b07      	ldr	r3, [sp, #28]
 800c914:	2b02      	cmp	r3, #2
 800c916:	dc48      	bgt.n	800c9aa <_dtoa_r+0x842>
 800c918:	e06a      	b.n	800c9f0 <_dtoa_r+0x888>
 800c91a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c91c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800c920:	e739      	b.n	800c796 <_dtoa_r+0x62e>
 800c922:	f10a 34ff 	add.w	r4, sl, #4294967295
 800c926:	42a3      	cmp	r3, r4
 800c928:	db07      	blt.n	800c93a <_dtoa_r+0x7d2>
 800c92a:	f1ba 0f00 	cmp.w	sl, #0
 800c92e:	eba3 0404 	sub.w	r4, r3, r4
 800c932:	db0b      	blt.n	800c94c <_dtoa_r+0x7e4>
 800c934:	9e04      	ldr	r6, [sp, #16]
 800c936:	4652      	mov	r2, sl
 800c938:	e72f      	b.n	800c79a <_dtoa_r+0x632>
 800c93a:	1ae2      	subs	r2, r4, r3
 800c93c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c93e:	9e04      	ldr	r6, [sp, #16]
 800c940:	4413      	add	r3, r2
 800c942:	930a      	str	r3, [sp, #40]	@ 0x28
 800c944:	4652      	mov	r2, sl
 800c946:	4623      	mov	r3, r4
 800c948:	2400      	movs	r4, #0
 800c94a:	e726      	b.n	800c79a <_dtoa_r+0x632>
 800c94c:	9a04      	ldr	r2, [sp, #16]
 800c94e:	eba2 060a 	sub.w	r6, r2, sl
 800c952:	2200      	movs	r2, #0
 800c954:	e721      	b.n	800c79a <_dtoa_r+0x632>
 800c956:	9e04      	ldr	r6, [sp, #16]
 800c958:	9d08      	ldr	r5, [sp, #32]
 800c95a:	461c      	mov	r4, r3
 800c95c:	e72a      	b.n	800c7b4 <_dtoa_r+0x64c>
 800c95e:	9a01      	ldr	r2, [sp, #4]
 800c960:	9205      	str	r2, [sp, #20]
 800c962:	e752      	b.n	800c80a <_dtoa_r+0x6a2>
 800c964:	9901      	ldr	r1, [sp, #4]
 800c966:	461a      	mov	r2, r3
 800c968:	e751      	b.n	800c80e <_dtoa_r+0x6a6>
 800c96a:	9b05      	ldr	r3, [sp, #20]
 800c96c:	9301      	str	r3, [sp, #4]
 800c96e:	e752      	b.n	800c816 <_dtoa_r+0x6ae>
 800c970:	2300      	movs	r3, #0
 800c972:	e77b      	b.n	800c86c <_dtoa_r+0x704>
 800c974:	9b02      	ldr	r3, [sp, #8]
 800c976:	e779      	b.n	800c86c <_dtoa_r+0x704>
 800c978:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c97a:	e778      	b.n	800c86e <_dtoa_r+0x706>
 800c97c:	2300      	movs	r3, #0
 800c97e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c980:	e779      	b.n	800c876 <_dtoa_r+0x70e>
 800c982:	d093      	beq.n	800c8ac <_dtoa_r+0x744>
 800c984:	9b04      	ldr	r3, [sp, #16]
 800c986:	321c      	adds	r2, #28
 800c988:	4413      	add	r3, r2
 800c98a:	9304      	str	r3, [sp, #16]
 800c98c:	9b06      	ldr	r3, [sp, #24]
 800c98e:	4416      	add	r6, r2
 800c990:	4413      	add	r3, r2
 800c992:	e78a      	b.n	800c8aa <_dtoa_r+0x742>
 800c994:	4602      	mov	r2, r0
 800c996:	e7f5      	b.n	800c984 <_dtoa_r+0x81c>
 800c998:	f1ba 0f00 	cmp.w	sl, #0
 800c99c:	f8cd 8014 	str.w	r8, [sp, #20]
 800c9a0:	46d3      	mov	fp, sl
 800c9a2:	dc21      	bgt.n	800c9e8 <_dtoa_r+0x880>
 800c9a4:	9b07      	ldr	r3, [sp, #28]
 800c9a6:	2b02      	cmp	r3, #2
 800c9a8:	dd1e      	ble.n	800c9e8 <_dtoa_r+0x880>
 800c9aa:	f1bb 0f00 	cmp.w	fp, #0
 800c9ae:	f47f addc 	bne.w	800c56a <_dtoa_r+0x402>
 800c9b2:	4621      	mov	r1, r4
 800c9b4:	465b      	mov	r3, fp
 800c9b6:	2205      	movs	r2, #5
 800c9b8:	4648      	mov	r0, r9
 800c9ba:	f000 fde1 	bl	800d580 <__multadd>
 800c9be:	4601      	mov	r1, r0
 800c9c0:	4604      	mov	r4, r0
 800c9c2:	9801      	ldr	r0, [sp, #4]
 800c9c4:	f001 f836 	bl	800da34 <__mcmp>
 800c9c8:	2800      	cmp	r0, #0
 800c9ca:	f77f adce 	ble.w	800c56a <_dtoa_r+0x402>
 800c9ce:	463e      	mov	r6, r7
 800c9d0:	2331      	movs	r3, #49	@ 0x31
 800c9d2:	f806 3b01 	strb.w	r3, [r6], #1
 800c9d6:	9b05      	ldr	r3, [sp, #20]
 800c9d8:	3301      	adds	r3, #1
 800c9da:	9305      	str	r3, [sp, #20]
 800c9dc:	e5c9      	b.n	800c572 <_dtoa_r+0x40a>
 800c9de:	f8cd 8014 	str.w	r8, [sp, #20]
 800c9e2:	4654      	mov	r4, sl
 800c9e4:	4625      	mov	r5, r4
 800c9e6:	e7f2      	b.n	800c9ce <_dtoa_r+0x866>
 800c9e8:	9b08      	ldr	r3, [sp, #32]
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	f000 8102 	beq.w	800cbf4 <_dtoa_r+0xa8c>
 800c9f0:	2e00      	cmp	r6, #0
 800c9f2:	dd05      	ble.n	800ca00 <_dtoa_r+0x898>
 800c9f4:	4629      	mov	r1, r5
 800c9f6:	4632      	mov	r2, r6
 800c9f8:	4648      	mov	r0, r9
 800c9fa:	f000 ffaf 	bl	800d95c <__lshift>
 800c9fe:	4605      	mov	r5, r0
 800ca00:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	d058      	beq.n	800cab8 <_dtoa_r+0x950>
 800ca06:	6869      	ldr	r1, [r5, #4]
 800ca08:	4648      	mov	r0, r9
 800ca0a:	f000 fd57 	bl	800d4bc <_Balloc>
 800ca0e:	4606      	mov	r6, r0
 800ca10:	b928      	cbnz	r0, 800ca1e <_dtoa_r+0x8b6>
 800ca12:	4b82      	ldr	r3, [pc, #520]	@ (800cc1c <_dtoa_r+0xab4>)
 800ca14:	4602      	mov	r2, r0
 800ca16:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ca1a:	f7ff bbbe 	b.w	800c19a <_dtoa_r+0x32>
 800ca1e:	692a      	ldr	r2, [r5, #16]
 800ca20:	3202      	adds	r2, #2
 800ca22:	0092      	lsls	r2, r2, #2
 800ca24:	f105 010c 	add.w	r1, r5, #12
 800ca28:	300c      	adds	r0, #12
 800ca2a:	f7ff faf4 	bl	800c016 <memcpy>
 800ca2e:	2201      	movs	r2, #1
 800ca30:	4631      	mov	r1, r6
 800ca32:	4648      	mov	r0, r9
 800ca34:	f000 ff92 	bl	800d95c <__lshift>
 800ca38:	1c7b      	adds	r3, r7, #1
 800ca3a:	9304      	str	r3, [sp, #16]
 800ca3c:	eb07 030b 	add.w	r3, r7, fp
 800ca40:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca42:	9b02      	ldr	r3, [sp, #8]
 800ca44:	f003 0301 	and.w	r3, r3, #1
 800ca48:	46a8      	mov	r8, r5
 800ca4a:	9308      	str	r3, [sp, #32]
 800ca4c:	4605      	mov	r5, r0
 800ca4e:	9b04      	ldr	r3, [sp, #16]
 800ca50:	9801      	ldr	r0, [sp, #4]
 800ca52:	4621      	mov	r1, r4
 800ca54:	f103 3bff 	add.w	fp, r3, #4294967295
 800ca58:	f7ff fafc 	bl	800c054 <quorem>
 800ca5c:	4641      	mov	r1, r8
 800ca5e:	9002      	str	r0, [sp, #8]
 800ca60:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800ca64:	9801      	ldr	r0, [sp, #4]
 800ca66:	f000 ffe5 	bl	800da34 <__mcmp>
 800ca6a:	462a      	mov	r2, r5
 800ca6c:	9006      	str	r0, [sp, #24]
 800ca6e:	4621      	mov	r1, r4
 800ca70:	4648      	mov	r0, r9
 800ca72:	f000 fffb 	bl	800da6c <__mdiff>
 800ca76:	68c2      	ldr	r2, [r0, #12]
 800ca78:	4606      	mov	r6, r0
 800ca7a:	b9fa      	cbnz	r2, 800cabc <_dtoa_r+0x954>
 800ca7c:	4601      	mov	r1, r0
 800ca7e:	9801      	ldr	r0, [sp, #4]
 800ca80:	f000 ffd8 	bl	800da34 <__mcmp>
 800ca84:	4602      	mov	r2, r0
 800ca86:	4631      	mov	r1, r6
 800ca88:	4648      	mov	r0, r9
 800ca8a:	920a      	str	r2, [sp, #40]	@ 0x28
 800ca8c:	f000 fd56 	bl	800d53c <_Bfree>
 800ca90:	9b07      	ldr	r3, [sp, #28]
 800ca92:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ca94:	9e04      	ldr	r6, [sp, #16]
 800ca96:	ea42 0103 	orr.w	r1, r2, r3
 800ca9a:	9b08      	ldr	r3, [sp, #32]
 800ca9c:	4319      	orrs	r1, r3
 800ca9e:	d10f      	bne.n	800cac0 <_dtoa_r+0x958>
 800caa0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800caa4:	d028      	beq.n	800caf8 <_dtoa_r+0x990>
 800caa6:	9b06      	ldr	r3, [sp, #24]
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	dd02      	ble.n	800cab2 <_dtoa_r+0x94a>
 800caac:	9b02      	ldr	r3, [sp, #8]
 800caae:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800cab2:	f88b a000 	strb.w	sl, [fp]
 800cab6:	e55e      	b.n	800c576 <_dtoa_r+0x40e>
 800cab8:	4628      	mov	r0, r5
 800caba:	e7bd      	b.n	800ca38 <_dtoa_r+0x8d0>
 800cabc:	2201      	movs	r2, #1
 800cabe:	e7e2      	b.n	800ca86 <_dtoa_r+0x91e>
 800cac0:	9b06      	ldr	r3, [sp, #24]
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	db04      	blt.n	800cad0 <_dtoa_r+0x968>
 800cac6:	9907      	ldr	r1, [sp, #28]
 800cac8:	430b      	orrs	r3, r1
 800caca:	9908      	ldr	r1, [sp, #32]
 800cacc:	430b      	orrs	r3, r1
 800cace:	d120      	bne.n	800cb12 <_dtoa_r+0x9aa>
 800cad0:	2a00      	cmp	r2, #0
 800cad2:	ddee      	ble.n	800cab2 <_dtoa_r+0x94a>
 800cad4:	9901      	ldr	r1, [sp, #4]
 800cad6:	2201      	movs	r2, #1
 800cad8:	4648      	mov	r0, r9
 800cada:	f000 ff3f 	bl	800d95c <__lshift>
 800cade:	4621      	mov	r1, r4
 800cae0:	9001      	str	r0, [sp, #4]
 800cae2:	f000 ffa7 	bl	800da34 <__mcmp>
 800cae6:	2800      	cmp	r0, #0
 800cae8:	dc03      	bgt.n	800caf2 <_dtoa_r+0x98a>
 800caea:	d1e2      	bne.n	800cab2 <_dtoa_r+0x94a>
 800caec:	f01a 0f01 	tst.w	sl, #1
 800caf0:	d0df      	beq.n	800cab2 <_dtoa_r+0x94a>
 800caf2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800caf6:	d1d9      	bne.n	800caac <_dtoa_r+0x944>
 800caf8:	2339      	movs	r3, #57	@ 0x39
 800cafa:	f88b 3000 	strb.w	r3, [fp]
 800cafe:	4633      	mov	r3, r6
 800cb00:	461e      	mov	r6, r3
 800cb02:	3b01      	subs	r3, #1
 800cb04:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800cb08:	2a39      	cmp	r2, #57	@ 0x39
 800cb0a:	d052      	beq.n	800cbb2 <_dtoa_r+0xa4a>
 800cb0c:	3201      	adds	r2, #1
 800cb0e:	701a      	strb	r2, [r3, #0]
 800cb10:	e531      	b.n	800c576 <_dtoa_r+0x40e>
 800cb12:	2a00      	cmp	r2, #0
 800cb14:	dd07      	ble.n	800cb26 <_dtoa_r+0x9be>
 800cb16:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800cb1a:	d0ed      	beq.n	800caf8 <_dtoa_r+0x990>
 800cb1c:	f10a 0301 	add.w	r3, sl, #1
 800cb20:	f88b 3000 	strb.w	r3, [fp]
 800cb24:	e527      	b.n	800c576 <_dtoa_r+0x40e>
 800cb26:	9b04      	ldr	r3, [sp, #16]
 800cb28:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cb2a:	f803 ac01 	strb.w	sl, [r3, #-1]
 800cb2e:	4293      	cmp	r3, r2
 800cb30:	d029      	beq.n	800cb86 <_dtoa_r+0xa1e>
 800cb32:	9901      	ldr	r1, [sp, #4]
 800cb34:	2300      	movs	r3, #0
 800cb36:	220a      	movs	r2, #10
 800cb38:	4648      	mov	r0, r9
 800cb3a:	f000 fd21 	bl	800d580 <__multadd>
 800cb3e:	45a8      	cmp	r8, r5
 800cb40:	9001      	str	r0, [sp, #4]
 800cb42:	f04f 0300 	mov.w	r3, #0
 800cb46:	f04f 020a 	mov.w	r2, #10
 800cb4a:	4641      	mov	r1, r8
 800cb4c:	4648      	mov	r0, r9
 800cb4e:	d107      	bne.n	800cb60 <_dtoa_r+0x9f8>
 800cb50:	f000 fd16 	bl	800d580 <__multadd>
 800cb54:	4680      	mov	r8, r0
 800cb56:	4605      	mov	r5, r0
 800cb58:	9b04      	ldr	r3, [sp, #16]
 800cb5a:	3301      	adds	r3, #1
 800cb5c:	9304      	str	r3, [sp, #16]
 800cb5e:	e776      	b.n	800ca4e <_dtoa_r+0x8e6>
 800cb60:	f000 fd0e 	bl	800d580 <__multadd>
 800cb64:	4629      	mov	r1, r5
 800cb66:	4680      	mov	r8, r0
 800cb68:	2300      	movs	r3, #0
 800cb6a:	220a      	movs	r2, #10
 800cb6c:	4648      	mov	r0, r9
 800cb6e:	f000 fd07 	bl	800d580 <__multadd>
 800cb72:	4605      	mov	r5, r0
 800cb74:	e7f0      	b.n	800cb58 <_dtoa_r+0x9f0>
 800cb76:	f1bb 0f00 	cmp.w	fp, #0
 800cb7a:	bfcc      	ite	gt
 800cb7c:	465e      	movgt	r6, fp
 800cb7e:	2601      	movle	r6, #1
 800cb80:	443e      	add	r6, r7
 800cb82:	f04f 0800 	mov.w	r8, #0
 800cb86:	9901      	ldr	r1, [sp, #4]
 800cb88:	2201      	movs	r2, #1
 800cb8a:	4648      	mov	r0, r9
 800cb8c:	f000 fee6 	bl	800d95c <__lshift>
 800cb90:	4621      	mov	r1, r4
 800cb92:	9001      	str	r0, [sp, #4]
 800cb94:	f000 ff4e 	bl	800da34 <__mcmp>
 800cb98:	2800      	cmp	r0, #0
 800cb9a:	dcb0      	bgt.n	800cafe <_dtoa_r+0x996>
 800cb9c:	d102      	bne.n	800cba4 <_dtoa_r+0xa3c>
 800cb9e:	f01a 0f01 	tst.w	sl, #1
 800cba2:	d1ac      	bne.n	800cafe <_dtoa_r+0x996>
 800cba4:	4633      	mov	r3, r6
 800cba6:	461e      	mov	r6, r3
 800cba8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cbac:	2a30      	cmp	r2, #48	@ 0x30
 800cbae:	d0fa      	beq.n	800cba6 <_dtoa_r+0xa3e>
 800cbb0:	e4e1      	b.n	800c576 <_dtoa_r+0x40e>
 800cbb2:	429f      	cmp	r7, r3
 800cbb4:	d1a4      	bne.n	800cb00 <_dtoa_r+0x998>
 800cbb6:	9b05      	ldr	r3, [sp, #20]
 800cbb8:	3301      	adds	r3, #1
 800cbba:	9305      	str	r3, [sp, #20]
 800cbbc:	2331      	movs	r3, #49	@ 0x31
 800cbbe:	703b      	strb	r3, [r7, #0]
 800cbc0:	e4d9      	b.n	800c576 <_dtoa_r+0x40e>
 800cbc2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800cbc4:	4f16      	ldr	r7, [pc, #88]	@ (800cc20 <_dtoa_r+0xab8>)
 800cbc6:	b11b      	cbz	r3, 800cbd0 <_dtoa_r+0xa68>
 800cbc8:	f107 0308 	add.w	r3, r7, #8
 800cbcc:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800cbce:	6013      	str	r3, [r2, #0]
 800cbd0:	4638      	mov	r0, r7
 800cbd2:	b011      	add	sp, #68	@ 0x44
 800cbd4:	ecbd 8b02 	vpop	{d8}
 800cbd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbdc:	9b07      	ldr	r3, [sp, #28]
 800cbde:	2b01      	cmp	r3, #1
 800cbe0:	f77f ae2c 	ble.w	800c83c <_dtoa_r+0x6d4>
 800cbe4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cbe6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cbe8:	2001      	movs	r0, #1
 800cbea:	e64c      	b.n	800c886 <_dtoa_r+0x71e>
 800cbec:	f1bb 0f00 	cmp.w	fp, #0
 800cbf0:	f77f aed8 	ble.w	800c9a4 <_dtoa_r+0x83c>
 800cbf4:	463e      	mov	r6, r7
 800cbf6:	9801      	ldr	r0, [sp, #4]
 800cbf8:	4621      	mov	r1, r4
 800cbfa:	f7ff fa2b 	bl	800c054 <quorem>
 800cbfe:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800cc02:	f806 ab01 	strb.w	sl, [r6], #1
 800cc06:	1bf2      	subs	r2, r6, r7
 800cc08:	4593      	cmp	fp, r2
 800cc0a:	ddb4      	ble.n	800cb76 <_dtoa_r+0xa0e>
 800cc0c:	9901      	ldr	r1, [sp, #4]
 800cc0e:	2300      	movs	r3, #0
 800cc10:	220a      	movs	r2, #10
 800cc12:	4648      	mov	r0, r9
 800cc14:	f000 fcb4 	bl	800d580 <__multadd>
 800cc18:	9001      	str	r0, [sp, #4]
 800cc1a:	e7ec      	b.n	800cbf6 <_dtoa_r+0xa8e>
 800cc1c:	0800ef2b 	.word	0x0800ef2b
 800cc20:	0800eeaf 	.word	0x0800eeaf

0800cc24 <_free_r>:
 800cc24:	b538      	push	{r3, r4, r5, lr}
 800cc26:	4605      	mov	r5, r0
 800cc28:	2900      	cmp	r1, #0
 800cc2a:	d041      	beq.n	800ccb0 <_free_r+0x8c>
 800cc2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cc30:	1f0c      	subs	r4, r1, #4
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	bfb8      	it	lt
 800cc36:	18e4      	addlt	r4, r4, r3
 800cc38:	f000 fc34 	bl	800d4a4 <__malloc_lock>
 800cc3c:	4a1d      	ldr	r2, [pc, #116]	@ (800ccb4 <_free_r+0x90>)
 800cc3e:	6813      	ldr	r3, [r2, #0]
 800cc40:	b933      	cbnz	r3, 800cc50 <_free_r+0x2c>
 800cc42:	6063      	str	r3, [r4, #4]
 800cc44:	6014      	str	r4, [r2, #0]
 800cc46:	4628      	mov	r0, r5
 800cc48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cc4c:	f000 bc30 	b.w	800d4b0 <__malloc_unlock>
 800cc50:	42a3      	cmp	r3, r4
 800cc52:	d908      	bls.n	800cc66 <_free_r+0x42>
 800cc54:	6820      	ldr	r0, [r4, #0]
 800cc56:	1821      	adds	r1, r4, r0
 800cc58:	428b      	cmp	r3, r1
 800cc5a:	bf01      	itttt	eq
 800cc5c:	6819      	ldreq	r1, [r3, #0]
 800cc5e:	685b      	ldreq	r3, [r3, #4]
 800cc60:	1809      	addeq	r1, r1, r0
 800cc62:	6021      	streq	r1, [r4, #0]
 800cc64:	e7ed      	b.n	800cc42 <_free_r+0x1e>
 800cc66:	461a      	mov	r2, r3
 800cc68:	685b      	ldr	r3, [r3, #4]
 800cc6a:	b10b      	cbz	r3, 800cc70 <_free_r+0x4c>
 800cc6c:	42a3      	cmp	r3, r4
 800cc6e:	d9fa      	bls.n	800cc66 <_free_r+0x42>
 800cc70:	6811      	ldr	r1, [r2, #0]
 800cc72:	1850      	adds	r0, r2, r1
 800cc74:	42a0      	cmp	r0, r4
 800cc76:	d10b      	bne.n	800cc90 <_free_r+0x6c>
 800cc78:	6820      	ldr	r0, [r4, #0]
 800cc7a:	4401      	add	r1, r0
 800cc7c:	1850      	adds	r0, r2, r1
 800cc7e:	4283      	cmp	r3, r0
 800cc80:	6011      	str	r1, [r2, #0]
 800cc82:	d1e0      	bne.n	800cc46 <_free_r+0x22>
 800cc84:	6818      	ldr	r0, [r3, #0]
 800cc86:	685b      	ldr	r3, [r3, #4]
 800cc88:	6053      	str	r3, [r2, #4]
 800cc8a:	4408      	add	r0, r1
 800cc8c:	6010      	str	r0, [r2, #0]
 800cc8e:	e7da      	b.n	800cc46 <_free_r+0x22>
 800cc90:	d902      	bls.n	800cc98 <_free_r+0x74>
 800cc92:	230c      	movs	r3, #12
 800cc94:	602b      	str	r3, [r5, #0]
 800cc96:	e7d6      	b.n	800cc46 <_free_r+0x22>
 800cc98:	6820      	ldr	r0, [r4, #0]
 800cc9a:	1821      	adds	r1, r4, r0
 800cc9c:	428b      	cmp	r3, r1
 800cc9e:	bf04      	itt	eq
 800cca0:	6819      	ldreq	r1, [r3, #0]
 800cca2:	685b      	ldreq	r3, [r3, #4]
 800cca4:	6063      	str	r3, [r4, #4]
 800cca6:	bf04      	itt	eq
 800cca8:	1809      	addeq	r1, r1, r0
 800ccaa:	6021      	streq	r1, [r4, #0]
 800ccac:	6054      	str	r4, [r2, #4]
 800ccae:	e7ca      	b.n	800cc46 <_free_r+0x22>
 800ccb0:	bd38      	pop	{r3, r4, r5, pc}
 800ccb2:	bf00      	nop
 800ccb4:	24000fb0 	.word	0x24000fb0

0800ccb8 <rshift>:
 800ccb8:	6903      	ldr	r3, [r0, #16]
 800ccba:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ccbe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ccc2:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ccc6:	f100 0414 	add.w	r4, r0, #20
 800ccca:	dd45      	ble.n	800cd58 <rshift+0xa0>
 800cccc:	f011 011f 	ands.w	r1, r1, #31
 800ccd0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ccd4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ccd8:	d10c      	bne.n	800ccf4 <rshift+0x3c>
 800ccda:	f100 0710 	add.w	r7, r0, #16
 800ccde:	4629      	mov	r1, r5
 800cce0:	42b1      	cmp	r1, r6
 800cce2:	d334      	bcc.n	800cd4e <rshift+0x96>
 800cce4:	1a9b      	subs	r3, r3, r2
 800cce6:	009b      	lsls	r3, r3, #2
 800cce8:	1eea      	subs	r2, r5, #3
 800ccea:	4296      	cmp	r6, r2
 800ccec:	bf38      	it	cc
 800ccee:	2300      	movcc	r3, #0
 800ccf0:	4423      	add	r3, r4
 800ccf2:	e015      	b.n	800cd20 <rshift+0x68>
 800ccf4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ccf8:	f1c1 0820 	rsb	r8, r1, #32
 800ccfc:	40cf      	lsrs	r7, r1
 800ccfe:	f105 0e04 	add.w	lr, r5, #4
 800cd02:	46a1      	mov	r9, r4
 800cd04:	4576      	cmp	r6, lr
 800cd06:	46f4      	mov	ip, lr
 800cd08:	d815      	bhi.n	800cd36 <rshift+0x7e>
 800cd0a:	1a9a      	subs	r2, r3, r2
 800cd0c:	0092      	lsls	r2, r2, #2
 800cd0e:	3a04      	subs	r2, #4
 800cd10:	3501      	adds	r5, #1
 800cd12:	42ae      	cmp	r6, r5
 800cd14:	bf38      	it	cc
 800cd16:	2200      	movcc	r2, #0
 800cd18:	18a3      	adds	r3, r4, r2
 800cd1a:	50a7      	str	r7, [r4, r2]
 800cd1c:	b107      	cbz	r7, 800cd20 <rshift+0x68>
 800cd1e:	3304      	adds	r3, #4
 800cd20:	1b1a      	subs	r2, r3, r4
 800cd22:	42a3      	cmp	r3, r4
 800cd24:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800cd28:	bf08      	it	eq
 800cd2a:	2300      	moveq	r3, #0
 800cd2c:	6102      	str	r2, [r0, #16]
 800cd2e:	bf08      	it	eq
 800cd30:	6143      	streq	r3, [r0, #20]
 800cd32:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cd36:	f8dc c000 	ldr.w	ip, [ip]
 800cd3a:	fa0c fc08 	lsl.w	ip, ip, r8
 800cd3e:	ea4c 0707 	orr.w	r7, ip, r7
 800cd42:	f849 7b04 	str.w	r7, [r9], #4
 800cd46:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cd4a:	40cf      	lsrs	r7, r1
 800cd4c:	e7da      	b.n	800cd04 <rshift+0x4c>
 800cd4e:	f851 cb04 	ldr.w	ip, [r1], #4
 800cd52:	f847 cf04 	str.w	ip, [r7, #4]!
 800cd56:	e7c3      	b.n	800cce0 <rshift+0x28>
 800cd58:	4623      	mov	r3, r4
 800cd5a:	e7e1      	b.n	800cd20 <rshift+0x68>

0800cd5c <__hexdig_fun>:
 800cd5c:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800cd60:	2b09      	cmp	r3, #9
 800cd62:	d802      	bhi.n	800cd6a <__hexdig_fun+0xe>
 800cd64:	3820      	subs	r0, #32
 800cd66:	b2c0      	uxtb	r0, r0
 800cd68:	4770      	bx	lr
 800cd6a:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800cd6e:	2b05      	cmp	r3, #5
 800cd70:	d801      	bhi.n	800cd76 <__hexdig_fun+0x1a>
 800cd72:	3847      	subs	r0, #71	@ 0x47
 800cd74:	e7f7      	b.n	800cd66 <__hexdig_fun+0xa>
 800cd76:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800cd7a:	2b05      	cmp	r3, #5
 800cd7c:	d801      	bhi.n	800cd82 <__hexdig_fun+0x26>
 800cd7e:	3827      	subs	r0, #39	@ 0x27
 800cd80:	e7f1      	b.n	800cd66 <__hexdig_fun+0xa>
 800cd82:	2000      	movs	r0, #0
 800cd84:	4770      	bx	lr
	...

0800cd88 <__gethex>:
 800cd88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd8c:	b085      	sub	sp, #20
 800cd8e:	468a      	mov	sl, r1
 800cd90:	9302      	str	r3, [sp, #8]
 800cd92:	680b      	ldr	r3, [r1, #0]
 800cd94:	9001      	str	r0, [sp, #4]
 800cd96:	4690      	mov	r8, r2
 800cd98:	1c9c      	adds	r4, r3, #2
 800cd9a:	46a1      	mov	r9, r4
 800cd9c:	f814 0b01 	ldrb.w	r0, [r4], #1
 800cda0:	2830      	cmp	r0, #48	@ 0x30
 800cda2:	d0fa      	beq.n	800cd9a <__gethex+0x12>
 800cda4:	eba9 0303 	sub.w	r3, r9, r3
 800cda8:	f1a3 0b02 	sub.w	fp, r3, #2
 800cdac:	f7ff ffd6 	bl	800cd5c <__hexdig_fun>
 800cdb0:	4605      	mov	r5, r0
 800cdb2:	2800      	cmp	r0, #0
 800cdb4:	d168      	bne.n	800ce88 <__gethex+0x100>
 800cdb6:	49a0      	ldr	r1, [pc, #640]	@ (800d038 <__gethex+0x2b0>)
 800cdb8:	2201      	movs	r2, #1
 800cdba:	4648      	mov	r0, r9
 800cdbc:	f7ff f8a2 	bl	800bf04 <strncmp>
 800cdc0:	4607      	mov	r7, r0
 800cdc2:	2800      	cmp	r0, #0
 800cdc4:	d167      	bne.n	800ce96 <__gethex+0x10e>
 800cdc6:	f899 0001 	ldrb.w	r0, [r9, #1]
 800cdca:	4626      	mov	r6, r4
 800cdcc:	f7ff ffc6 	bl	800cd5c <__hexdig_fun>
 800cdd0:	2800      	cmp	r0, #0
 800cdd2:	d062      	beq.n	800ce9a <__gethex+0x112>
 800cdd4:	4623      	mov	r3, r4
 800cdd6:	7818      	ldrb	r0, [r3, #0]
 800cdd8:	2830      	cmp	r0, #48	@ 0x30
 800cdda:	4699      	mov	r9, r3
 800cddc:	f103 0301 	add.w	r3, r3, #1
 800cde0:	d0f9      	beq.n	800cdd6 <__gethex+0x4e>
 800cde2:	f7ff ffbb 	bl	800cd5c <__hexdig_fun>
 800cde6:	fab0 f580 	clz	r5, r0
 800cdea:	096d      	lsrs	r5, r5, #5
 800cdec:	f04f 0b01 	mov.w	fp, #1
 800cdf0:	464a      	mov	r2, r9
 800cdf2:	4616      	mov	r6, r2
 800cdf4:	3201      	adds	r2, #1
 800cdf6:	7830      	ldrb	r0, [r6, #0]
 800cdf8:	f7ff ffb0 	bl	800cd5c <__hexdig_fun>
 800cdfc:	2800      	cmp	r0, #0
 800cdfe:	d1f8      	bne.n	800cdf2 <__gethex+0x6a>
 800ce00:	498d      	ldr	r1, [pc, #564]	@ (800d038 <__gethex+0x2b0>)
 800ce02:	2201      	movs	r2, #1
 800ce04:	4630      	mov	r0, r6
 800ce06:	f7ff f87d 	bl	800bf04 <strncmp>
 800ce0a:	2800      	cmp	r0, #0
 800ce0c:	d13f      	bne.n	800ce8e <__gethex+0x106>
 800ce0e:	b944      	cbnz	r4, 800ce22 <__gethex+0x9a>
 800ce10:	1c74      	adds	r4, r6, #1
 800ce12:	4622      	mov	r2, r4
 800ce14:	4616      	mov	r6, r2
 800ce16:	3201      	adds	r2, #1
 800ce18:	7830      	ldrb	r0, [r6, #0]
 800ce1a:	f7ff ff9f 	bl	800cd5c <__hexdig_fun>
 800ce1e:	2800      	cmp	r0, #0
 800ce20:	d1f8      	bne.n	800ce14 <__gethex+0x8c>
 800ce22:	1ba4      	subs	r4, r4, r6
 800ce24:	00a7      	lsls	r7, r4, #2
 800ce26:	7833      	ldrb	r3, [r6, #0]
 800ce28:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800ce2c:	2b50      	cmp	r3, #80	@ 0x50
 800ce2e:	d13e      	bne.n	800ceae <__gethex+0x126>
 800ce30:	7873      	ldrb	r3, [r6, #1]
 800ce32:	2b2b      	cmp	r3, #43	@ 0x2b
 800ce34:	d033      	beq.n	800ce9e <__gethex+0x116>
 800ce36:	2b2d      	cmp	r3, #45	@ 0x2d
 800ce38:	d034      	beq.n	800cea4 <__gethex+0x11c>
 800ce3a:	1c71      	adds	r1, r6, #1
 800ce3c:	2400      	movs	r4, #0
 800ce3e:	7808      	ldrb	r0, [r1, #0]
 800ce40:	f7ff ff8c 	bl	800cd5c <__hexdig_fun>
 800ce44:	1e43      	subs	r3, r0, #1
 800ce46:	b2db      	uxtb	r3, r3
 800ce48:	2b18      	cmp	r3, #24
 800ce4a:	d830      	bhi.n	800ceae <__gethex+0x126>
 800ce4c:	f1a0 0210 	sub.w	r2, r0, #16
 800ce50:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ce54:	f7ff ff82 	bl	800cd5c <__hexdig_fun>
 800ce58:	f100 3cff 	add.w	ip, r0, #4294967295
 800ce5c:	fa5f fc8c 	uxtb.w	ip, ip
 800ce60:	f1bc 0f18 	cmp.w	ip, #24
 800ce64:	f04f 030a 	mov.w	r3, #10
 800ce68:	d91e      	bls.n	800cea8 <__gethex+0x120>
 800ce6a:	b104      	cbz	r4, 800ce6e <__gethex+0xe6>
 800ce6c:	4252      	negs	r2, r2
 800ce6e:	4417      	add	r7, r2
 800ce70:	f8ca 1000 	str.w	r1, [sl]
 800ce74:	b1ed      	cbz	r5, 800ceb2 <__gethex+0x12a>
 800ce76:	f1bb 0f00 	cmp.w	fp, #0
 800ce7a:	bf0c      	ite	eq
 800ce7c:	2506      	moveq	r5, #6
 800ce7e:	2500      	movne	r5, #0
 800ce80:	4628      	mov	r0, r5
 800ce82:	b005      	add	sp, #20
 800ce84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce88:	2500      	movs	r5, #0
 800ce8a:	462c      	mov	r4, r5
 800ce8c:	e7b0      	b.n	800cdf0 <__gethex+0x68>
 800ce8e:	2c00      	cmp	r4, #0
 800ce90:	d1c7      	bne.n	800ce22 <__gethex+0x9a>
 800ce92:	4627      	mov	r7, r4
 800ce94:	e7c7      	b.n	800ce26 <__gethex+0x9e>
 800ce96:	464e      	mov	r6, r9
 800ce98:	462f      	mov	r7, r5
 800ce9a:	2501      	movs	r5, #1
 800ce9c:	e7c3      	b.n	800ce26 <__gethex+0x9e>
 800ce9e:	2400      	movs	r4, #0
 800cea0:	1cb1      	adds	r1, r6, #2
 800cea2:	e7cc      	b.n	800ce3e <__gethex+0xb6>
 800cea4:	2401      	movs	r4, #1
 800cea6:	e7fb      	b.n	800cea0 <__gethex+0x118>
 800cea8:	fb03 0002 	mla	r0, r3, r2, r0
 800ceac:	e7ce      	b.n	800ce4c <__gethex+0xc4>
 800ceae:	4631      	mov	r1, r6
 800ceb0:	e7de      	b.n	800ce70 <__gethex+0xe8>
 800ceb2:	eba6 0309 	sub.w	r3, r6, r9
 800ceb6:	3b01      	subs	r3, #1
 800ceb8:	4629      	mov	r1, r5
 800ceba:	2b07      	cmp	r3, #7
 800cebc:	dc0a      	bgt.n	800ced4 <__gethex+0x14c>
 800cebe:	9801      	ldr	r0, [sp, #4]
 800cec0:	f000 fafc 	bl	800d4bc <_Balloc>
 800cec4:	4604      	mov	r4, r0
 800cec6:	b940      	cbnz	r0, 800ceda <__gethex+0x152>
 800cec8:	4b5c      	ldr	r3, [pc, #368]	@ (800d03c <__gethex+0x2b4>)
 800ceca:	4602      	mov	r2, r0
 800cecc:	21e4      	movs	r1, #228	@ 0xe4
 800cece:	485c      	ldr	r0, [pc, #368]	@ (800d040 <__gethex+0x2b8>)
 800ced0:	f001 fc28 	bl	800e724 <__assert_func>
 800ced4:	3101      	adds	r1, #1
 800ced6:	105b      	asrs	r3, r3, #1
 800ced8:	e7ef      	b.n	800ceba <__gethex+0x132>
 800ceda:	f100 0a14 	add.w	sl, r0, #20
 800cede:	2300      	movs	r3, #0
 800cee0:	4655      	mov	r5, sl
 800cee2:	469b      	mov	fp, r3
 800cee4:	45b1      	cmp	r9, r6
 800cee6:	d337      	bcc.n	800cf58 <__gethex+0x1d0>
 800cee8:	f845 bb04 	str.w	fp, [r5], #4
 800ceec:	eba5 050a 	sub.w	r5, r5, sl
 800cef0:	10ad      	asrs	r5, r5, #2
 800cef2:	6125      	str	r5, [r4, #16]
 800cef4:	4658      	mov	r0, fp
 800cef6:	f000 fbd3 	bl	800d6a0 <__hi0bits>
 800cefa:	016d      	lsls	r5, r5, #5
 800cefc:	f8d8 6000 	ldr.w	r6, [r8]
 800cf00:	1a2d      	subs	r5, r5, r0
 800cf02:	42b5      	cmp	r5, r6
 800cf04:	dd54      	ble.n	800cfb0 <__gethex+0x228>
 800cf06:	1bad      	subs	r5, r5, r6
 800cf08:	4629      	mov	r1, r5
 800cf0a:	4620      	mov	r0, r4
 800cf0c:	f000 ff5c 	bl	800ddc8 <__any_on>
 800cf10:	4681      	mov	r9, r0
 800cf12:	b178      	cbz	r0, 800cf34 <__gethex+0x1ac>
 800cf14:	1e6b      	subs	r3, r5, #1
 800cf16:	1159      	asrs	r1, r3, #5
 800cf18:	f003 021f 	and.w	r2, r3, #31
 800cf1c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800cf20:	f04f 0901 	mov.w	r9, #1
 800cf24:	fa09 f202 	lsl.w	r2, r9, r2
 800cf28:	420a      	tst	r2, r1
 800cf2a:	d003      	beq.n	800cf34 <__gethex+0x1ac>
 800cf2c:	454b      	cmp	r3, r9
 800cf2e:	dc36      	bgt.n	800cf9e <__gethex+0x216>
 800cf30:	f04f 0902 	mov.w	r9, #2
 800cf34:	4629      	mov	r1, r5
 800cf36:	4620      	mov	r0, r4
 800cf38:	f7ff febe 	bl	800ccb8 <rshift>
 800cf3c:	442f      	add	r7, r5
 800cf3e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cf42:	42bb      	cmp	r3, r7
 800cf44:	da42      	bge.n	800cfcc <__gethex+0x244>
 800cf46:	9801      	ldr	r0, [sp, #4]
 800cf48:	4621      	mov	r1, r4
 800cf4a:	f000 faf7 	bl	800d53c <_Bfree>
 800cf4e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cf50:	2300      	movs	r3, #0
 800cf52:	6013      	str	r3, [r2, #0]
 800cf54:	25a3      	movs	r5, #163	@ 0xa3
 800cf56:	e793      	b.n	800ce80 <__gethex+0xf8>
 800cf58:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800cf5c:	2a2e      	cmp	r2, #46	@ 0x2e
 800cf5e:	d012      	beq.n	800cf86 <__gethex+0x1fe>
 800cf60:	2b20      	cmp	r3, #32
 800cf62:	d104      	bne.n	800cf6e <__gethex+0x1e6>
 800cf64:	f845 bb04 	str.w	fp, [r5], #4
 800cf68:	f04f 0b00 	mov.w	fp, #0
 800cf6c:	465b      	mov	r3, fp
 800cf6e:	7830      	ldrb	r0, [r6, #0]
 800cf70:	9303      	str	r3, [sp, #12]
 800cf72:	f7ff fef3 	bl	800cd5c <__hexdig_fun>
 800cf76:	9b03      	ldr	r3, [sp, #12]
 800cf78:	f000 000f 	and.w	r0, r0, #15
 800cf7c:	4098      	lsls	r0, r3
 800cf7e:	ea4b 0b00 	orr.w	fp, fp, r0
 800cf82:	3304      	adds	r3, #4
 800cf84:	e7ae      	b.n	800cee4 <__gethex+0x15c>
 800cf86:	45b1      	cmp	r9, r6
 800cf88:	d8ea      	bhi.n	800cf60 <__gethex+0x1d8>
 800cf8a:	492b      	ldr	r1, [pc, #172]	@ (800d038 <__gethex+0x2b0>)
 800cf8c:	9303      	str	r3, [sp, #12]
 800cf8e:	2201      	movs	r2, #1
 800cf90:	4630      	mov	r0, r6
 800cf92:	f7fe ffb7 	bl	800bf04 <strncmp>
 800cf96:	9b03      	ldr	r3, [sp, #12]
 800cf98:	2800      	cmp	r0, #0
 800cf9a:	d1e1      	bne.n	800cf60 <__gethex+0x1d8>
 800cf9c:	e7a2      	b.n	800cee4 <__gethex+0x15c>
 800cf9e:	1ea9      	subs	r1, r5, #2
 800cfa0:	4620      	mov	r0, r4
 800cfa2:	f000 ff11 	bl	800ddc8 <__any_on>
 800cfa6:	2800      	cmp	r0, #0
 800cfa8:	d0c2      	beq.n	800cf30 <__gethex+0x1a8>
 800cfaa:	f04f 0903 	mov.w	r9, #3
 800cfae:	e7c1      	b.n	800cf34 <__gethex+0x1ac>
 800cfb0:	da09      	bge.n	800cfc6 <__gethex+0x23e>
 800cfb2:	1b75      	subs	r5, r6, r5
 800cfb4:	4621      	mov	r1, r4
 800cfb6:	9801      	ldr	r0, [sp, #4]
 800cfb8:	462a      	mov	r2, r5
 800cfba:	f000 fccf 	bl	800d95c <__lshift>
 800cfbe:	1b7f      	subs	r7, r7, r5
 800cfc0:	4604      	mov	r4, r0
 800cfc2:	f100 0a14 	add.w	sl, r0, #20
 800cfc6:	f04f 0900 	mov.w	r9, #0
 800cfca:	e7b8      	b.n	800cf3e <__gethex+0x1b6>
 800cfcc:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800cfd0:	42bd      	cmp	r5, r7
 800cfd2:	dd6f      	ble.n	800d0b4 <__gethex+0x32c>
 800cfd4:	1bed      	subs	r5, r5, r7
 800cfd6:	42ae      	cmp	r6, r5
 800cfd8:	dc34      	bgt.n	800d044 <__gethex+0x2bc>
 800cfda:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cfde:	2b02      	cmp	r3, #2
 800cfe0:	d022      	beq.n	800d028 <__gethex+0x2a0>
 800cfe2:	2b03      	cmp	r3, #3
 800cfe4:	d024      	beq.n	800d030 <__gethex+0x2a8>
 800cfe6:	2b01      	cmp	r3, #1
 800cfe8:	d115      	bne.n	800d016 <__gethex+0x28e>
 800cfea:	42ae      	cmp	r6, r5
 800cfec:	d113      	bne.n	800d016 <__gethex+0x28e>
 800cfee:	2e01      	cmp	r6, #1
 800cff0:	d10b      	bne.n	800d00a <__gethex+0x282>
 800cff2:	9a02      	ldr	r2, [sp, #8]
 800cff4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800cff8:	6013      	str	r3, [r2, #0]
 800cffa:	2301      	movs	r3, #1
 800cffc:	6123      	str	r3, [r4, #16]
 800cffe:	f8ca 3000 	str.w	r3, [sl]
 800d002:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d004:	2562      	movs	r5, #98	@ 0x62
 800d006:	601c      	str	r4, [r3, #0]
 800d008:	e73a      	b.n	800ce80 <__gethex+0xf8>
 800d00a:	1e71      	subs	r1, r6, #1
 800d00c:	4620      	mov	r0, r4
 800d00e:	f000 fedb 	bl	800ddc8 <__any_on>
 800d012:	2800      	cmp	r0, #0
 800d014:	d1ed      	bne.n	800cff2 <__gethex+0x26a>
 800d016:	9801      	ldr	r0, [sp, #4]
 800d018:	4621      	mov	r1, r4
 800d01a:	f000 fa8f 	bl	800d53c <_Bfree>
 800d01e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d020:	2300      	movs	r3, #0
 800d022:	6013      	str	r3, [r2, #0]
 800d024:	2550      	movs	r5, #80	@ 0x50
 800d026:	e72b      	b.n	800ce80 <__gethex+0xf8>
 800d028:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	d1f3      	bne.n	800d016 <__gethex+0x28e>
 800d02e:	e7e0      	b.n	800cff2 <__gethex+0x26a>
 800d030:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d032:	2b00      	cmp	r3, #0
 800d034:	d1dd      	bne.n	800cff2 <__gethex+0x26a>
 800d036:	e7ee      	b.n	800d016 <__gethex+0x28e>
 800d038:	0800ee6c 	.word	0x0800ee6c
 800d03c:	0800ef2b 	.word	0x0800ef2b
 800d040:	0800ef3c 	.word	0x0800ef3c
 800d044:	1e6f      	subs	r7, r5, #1
 800d046:	f1b9 0f00 	cmp.w	r9, #0
 800d04a:	d130      	bne.n	800d0ae <__gethex+0x326>
 800d04c:	b127      	cbz	r7, 800d058 <__gethex+0x2d0>
 800d04e:	4639      	mov	r1, r7
 800d050:	4620      	mov	r0, r4
 800d052:	f000 feb9 	bl	800ddc8 <__any_on>
 800d056:	4681      	mov	r9, r0
 800d058:	117a      	asrs	r2, r7, #5
 800d05a:	2301      	movs	r3, #1
 800d05c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800d060:	f007 071f 	and.w	r7, r7, #31
 800d064:	40bb      	lsls	r3, r7
 800d066:	4213      	tst	r3, r2
 800d068:	4629      	mov	r1, r5
 800d06a:	4620      	mov	r0, r4
 800d06c:	bf18      	it	ne
 800d06e:	f049 0902 	orrne.w	r9, r9, #2
 800d072:	f7ff fe21 	bl	800ccb8 <rshift>
 800d076:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800d07a:	1b76      	subs	r6, r6, r5
 800d07c:	2502      	movs	r5, #2
 800d07e:	f1b9 0f00 	cmp.w	r9, #0
 800d082:	d047      	beq.n	800d114 <__gethex+0x38c>
 800d084:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d088:	2b02      	cmp	r3, #2
 800d08a:	d015      	beq.n	800d0b8 <__gethex+0x330>
 800d08c:	2b03      	cmp	r3, #3
 800d08e:	d017      	beq.n	800d0c0 <__gethex+0x338>
 800d090:	2b01      	cmp	r3, #1
 800d092:	d109      	bne.n	800d0a8 <__gethex+0x320>
 800d094:	f019 0f02 	tst.w	r9, #2
 800d098:	d006      	beq.n	800d0a8 <__gethex+0x320>
 800d09a:	f8da 3000 	ldr.w	r3, [sl]
 800d09e:	ea49 0903 	orr.w	r9, r9, r3
 800d0a2:	f019 0f01 	tst.w	r9, #1
 800d0a6:	d10e      	bne.n	800d0c6 <__gethex+0x33e>
 800d0a8:	f045 0510 	orr.w	r5, r5, #16
 800d0ac:	e032      	b.n	800d114 <__gethex+0x38c>
 800d0ae:	f04f 0901 	mov.w	r9, #1
 800d0b2:	e7d1      	b.n	800d058 <__gethex+0x2d0>
 800d0b4:	2501      	movs	r5, #1
 800d0b6:	e7e2      	b.n	800d07e <__gethex+0x2f6>
 800d0b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d0ba:	f1c3 0301 	rsb	r3, r3, #1
 800d0be:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d0c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d0f0      	beq.n	800d0a8 <__gethex+0x320>
 800d0c6:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d0ca:	f104 0314 	add.w	r3, r4, #20
 800d0ce:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d0d2:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d0d6:	f04f 0c00 	mov.w	ip, #0
 800d0da:	4618      	mov	r0, r3
 800d0dc:	f853 2b04 	ldr.w	r2, [r3], #4
 800d0e0:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d0e4:	d01b      	beq.n	800d11e <__gethex+0x396>
 800d0e6:	3201      	adds	r2, #1
 800d0e8:	6002      	str	r2, [r0, #0]
 800d0ea:	2d02      	cmp	r5, #2
 800d0ec:	f104 0314 	add.w	r3, r4, #20
 800d0f0:	d13c      	bne.n	800d16c <__gethex+0x3e4>
 800d0f2:	f8d8 2000 	ldr.w	r2, [r8]
 800d0f6:	3a01      	subs	r2, #1
 800d0f8:	42b2      	cmp	r2, r6
 800d0fa:	d109      	bne.n	800d110 <__gethex+0x388>
 800d0fc:	1171      	asrs	r1, r6, #5
 800d0fe:	2201      	movs	r2, #1
 800d100:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d104:	f006 061f 	and.w	r6, r6, #31
 800d108:	fa02 f606 	lsl.w	r6, r2, r6
 800d10c:	421e      	tst	r6, r3
 800d10e:	d13a      	bne.n	800d186 <__gethex+0x3fe>
 800d110:	f045 0520 	orr.w	r5, r5, #32
 800d114:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d116:	601c      	str	r4, [r3, #0]
 800d118:	9b02      	ldr	r3, [sp, #8]
 800d11a:	601f      	str	r7, [r3, #0]
 800d11c:	e6b0      	b.n	800ce80 <__gethex+0xf8>
 800d11e:	4299      	cmp	r1, r3
 800d120:	f843 cc04 	str.w	ip, [r3, #-4]
 800d124:	d8d9      	bhi.n	800d0da <__gethex+0x352>
 800d126:	68a3      	ldr	r3, [r4, #8]
 800d128:	459b      	cmp	fp, r3
 800d12a:	db17      	blt.n	800d15c <__gethex+0x3d4>
 800d12c:	6861      	ldr	r1, [r4, #4]
 800d12e:	9801      	ldr	r0, [sp, #4]
 800d130:	3101      	adds	r1, #1
 800d132:	f000 f9c3 	bl	800d4bc <_Balloc>
 800d136:	4681      	mov	r9, r0
 800d138:	b918      	cbnz	r0, 800d142 <__gethex+0x3ba>
 800d13a:	4b1a      	ldr	r3, [pc, #104]	@ (800d1a4 <__gethex+0x41c>)
 800d13c:	4602      	mov	r2, r0
 800d13e:	2184      	movs	r1, #132	@ 0x84
 800d140:	e6c5      	b.n	800cece <__gethex+0x146>
 800d142:	6922      	ldr	r2, [r4, #16]
 800d144:	3202      	adds	r2, #2
 800d146:	f104 010c 	add.w	r1, r4, #12
 800d14a:	0092      	lsls	r2, r2, #2
 800d14c:	300c      	adds	r0, #12
 800d14e:	f7fe ff62 	bl	800c016 <memcpy>
 800d152:	4621      	mov	r1, r4
 800d154:	9801      	ldr	r0, [sp, #4]
 800d156:	f000 f9f1 	bl	800d53c <_Bfree>
 800d15a:	464c      	mov	r4, r9
 800d15c:	6923      	ldr	r3, [r4, #16]
 800d15e:	1c5a      	adds	r2, r3, #1
 800d160:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d164:	6122      	str	r2, [r4, #16]
 800d166:	2201      	movs	r2, #1
 800d168:	615a      	str	r2, [r3, #20]
 800d16a:	e7be      	b.n	800d0ea <__gethex+0x362>
 800d16c:	6922      	ldr	r2, [r4, #16]
 800d16e:	455a      	cmp	r2, fp
 800d170:	dd0b      	ble.n	800d18a <__gethex+0x402>
 800d172:	2101      	movs	r1, #1
 800d174:	4620      	mov	r0, r4
 800d176:	f7ff fd9f 	bl	800ccb8 <rshift>
 800d17a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d17e:	3701      	adds	r7, #1
 800d180:	42bb      	cmp	r3, r7
 800d182:	f6ff aee0 	blt.w	800cf46 <__gethex+0x1be>
 800d186:	2501      	movs	r5, #1
 800d188:	e7c2      	b.n	800d110 <__gethex+0x388>
 800d18a:	f016 061f 	ands.w	r6, r6, #31
 800d18e:	d0fa      	beq.n	800d186 <__gethex+0x3fe>
 800d190:	4453      	add	r3, sl
 800d192:	f1c6 0620 	rsb	r6, r6, #32
 800d196:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d19a:	f000 fa81 	bl	800d6a0 <__hi0bits>
 800d19e:	42b0      	cmp	r0, r6
 800d1a0:	dbe7      	blt.n	800d172 <__gethex+0x3ea>
 800d1a2:	e7f0      	b.n	800d186 <__gethex+0x3fe>
 800d1a4:	0800ef2b 	.word	0x0800ef2b

0800d1a8 <L_shift>:
 800d1a8:	f1c2 0208 	rsb	r2, r2, #8
 800d1ac:	0092      	lsls	r2, r2, #2
 800d1ae:	b570      	push	{r4, r5, r6, lr}
 800d1b0:	f1c2 0620 	rsb	r6, r2, #32
 800d1b4:	6843      	ldr	r3, [r0, #4]
 800d1b6:	6804      	ldr	r4, [r0, #0]
 800d1b8:	fa03 f506 	lsl.w	r5, r3, r6
 800d1bc:	432c      	orrs	r4, r5
 800d1be:	40d3      	lsrs	r3, r2
 800d1c0:	6004      	str	r4, [r0, #0]
 800d1c2:	f840 3f04 	str.w	r3, [r0, #4]!
 800d1c6:	4288      	cmp	r0, r1
 800d1c8:	d3f4      	bcc.n	800d1b4 <L_shift+0xc>
 800d1ca:	bd70      	pop	{r4, r5, r6, pc}

0800d1cc <__match>:
 800d1cc:	b530      	push	{r4, r5, lr}
 800d1ce:	6803      	ldr	r3, [r0, #0]
 800d1d0:	3301      	adds	r3, #1
 800d1d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d1d6:	b914      	cbnz	r4, 800d1de <__match+0x12>
 800d1d8:	6003      	str	r3, [r0, #0]
 800d1da:	2001      	movs	r0, #1
 800d1dc:	bd30      	pop	{r4, r5, pc}
 800d1de:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d1e2:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800d1e6:	2d19      	cmp	r5, #25
 800d1e8:	bf98      	it	ls
 800d1ea:	3220      	addls	r2, #32
 800d1ec:	42a2      	cmp	r2, r4
 800d1ee:	d0f0      	beq.n	800d1d2 <__match+0x6>
 800d1f0:	2000      	movs	r0, #0
 800d1f2:	e7f3      	b.n	800d1dc <__match+0x10>

0800d1f4 <__hexnan>:
 800d1f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1f8:	680b      	ldr	r3, [r1, #0]
 800d1fa:	6801      	ldr	r1, [r0, #0]
 800d1fc:	115e      	asrs	r6, r3, #5
 800d1fe:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d202:	f013 031f 	ands.w	r3, r3, #31
 800d206:	b087      	sub	sp, #28
 800d208:	bf18      	it	ne
 800d20a:	3604      	addne	r6, #4
 800d20c:	2500      	movs	r5, #0
 800d20e:	1f37      	subs	r7, r6, #4
 800d210:	4682      	mov	sl, r0
 800d212:	4690      	mov	r8, r2
 800d214:	9301      	str	r3, [sp, #4]
 800d216:	f846 5c04 	str.w	r5, [r6, #-4]
 800d21a:	46b9      	mov	r9, r7
 800d21c:	463c      	mov	r4, r7
 800d21e:	9502      	str	r5, [sp, #8]
 800d220:	46ab      	mov	fp, r5
 800d222:	784a      	ldrb	r2, [r1, #1]
 800d224:	1c4b      	adds	r3, r1, #1
 800d226:	9303      	str	r3, [sp, #12]
 800d228:	b342      	cbz	r2, 800d27c <__hexnan+0x88>
 800d22a:	4610      	mov	r0, r2
 800d22c:	9105      	str	r1, [sp, #20]
 800d22e:	9204      	str	r2, [sp, #16]
 800d230:	f7ff fd94 	bl	800cd5c <__hexdig_fun>
 800d234:	2800      	cmp	r0, #0
 800d236:	d151      	bne.n	800d2dc <__hexnan+0xe8>
 800d238:	9a04      	ldr	r2, [sp, #16]
 800d23a:	9905      	ldr	r1, [sp, #20]
 800d23c:	2a20      	cmp	r2, #32
 800d23e:	d818      	bhi.n	800d272 <__hexnan+0x7e>
 800d240:	9b02      	ldr	r3, [sp, #8]
 800d242:	459b      	cmp	fp, r3
 800d244:	dd13      	ble.n	800d26e <__hexnan+0x7a>
 800d246:	454c      	cmp	r4, r9
 800d248:	d206      	bcs.n	800d258 <__hexnan+0x64>
 800d24a:	2d07      	cmp	r5, #7
 800d24c:	dc04      	bgt.n	800d258 <__hexnan+0x64>
 800d24e:	462a      	mov	r2, r5
 800d250:	4649      	mov	r1, r9
 800d252:	4620      	mov	r0, r4
 800d254:	f7ff ffa8 	bl	800d1a8 <L_shift>
 800d258:	4544      	cmp	r4, r8
 800d25a:	d952      	bls.n	800d302 <__hexnan+0x10e>
 800d25c:	2300      	movs	r3, #0
 800d25e:	f1a4 0904 	sub.w	r9, r4, #4
 800d262:	f844 3c04 	str.w	r3, [r4, #-4]
 800d266:	f8cd b008 	str.w	fp, [sp, #8]
 800d26a:	464c      	mov	r4, r9
 800d26c:	461d      	mov	r5, r3
 800d26e:	9903      	ldr	r1, [sp, #12]
 800d270:	e7d7      	b.n	800d222 <__hexnan+0x2e>
 800d272:	2a29      	cmp	r2, #41	@ 0x29
 800d274:	d157      	bne.n	800d326 <__hexnan+0x132>
 800d276:	3102      	adds	r1, #2
 800d278:	f8ca 1000 	str.w	r1, [sl]
 800d27c:	f1bb 0f00 	cmp.w	fp, #0
 800d280:	d051      	beq.n	800d326 <__hexnan+0x132>
 800d282:	454c      	cmp	r4, r9
 800d284:	d206      	bcs.n	800d294 <__hexnan+0xa0>
 800d286:	2d07      	cmp	r5, #7
 800d288:	dc04      	bgt.n	800d294 <__hexnan+0xa0>
 800d28a:	462a      	mov	r2, r5
 800d28c:	4649      	mov	r1, r9
 800d28e:	4620      	mov	r0, r4
 800d290:	f7ff ff8a 	bl	800d1a8 <L_shift>
 800d294:	4544      	cmp	r4, r8
 800d296:	d936      	bls.n	800d306 <__hexnan+0x112>
 800d298:	f1a8 0204 	sub.w	r2, r8, #4
 800d29c:	4623      	mov	r3, r4
 800d29e:	f853 1b04 	ldr.w	r1, [r3], #4
 800d2a2:	f842 1f04 	str.w	r1, [r2, #4]!
 800d2a6:	429f      	cmp	r7, r3
 800d2a8:	d2f9      	bcs.n	800d29e <__hexnan+0xaa>
 800d2aa:	1b3b      	subs	r3, r7, r4
 800d2ac:	f023 0303 	bic.w	r3, r3, #3
 800d2b0:	3304      	adds	r3, #4
 800d2b2:	3401      	adds	r4, #1
 800d2b4:	3e03      	subs	r6, #3
 800d2b6:	42b4      	cmp	r4, r6
 800d2b8:	bf88      	it	hi
 800d2ba:	2304      	movhi	r3, #4
 800d2bc:	4443      	add	r3, r8
 800d2be:	2200      	movs	r2, #0
 800d2c0:	f843 2b04 	str.w	r2, [r3], #4
 800d2c4:	429f      	cmp	r7, r3
 800d2c6:	d2fb      	bcs.n	800d2c0 <__hexnan+0xcc>
 800d2c8:	683b      	ldr	r3, [r7, #0]
 800d2ca:	b91b      	cbnz	r3, 800d2d4 <__hexnan+0xe0>
 800d2cc:	4547      	cmp	r7, r8
 800d2ce:	d128      	bne.n	800d322 <__hexnan+0x12e>
 800d2d0:	2301      	movs	r3, #1
 800d2d2:	603b      	str	r3, [r7, #0]
 800d2d4:	2005      	movs	r0, #5
 800d2d6:	b007      	add	sp, #28
 800d2d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2dc:	3501      	adds	r5, #1
 800d2de:	2d08      	cmp	r5, #8
 800d2e0:	f10b 0b01 	add.w	fp, fp, #1
 800d2e4:	dd06      	ble.n	800d2f4 <__hexnan+0x100>
 800d2e6:	4544      	cmp	r4, r8
 800d2e8:	d9c1      	bls.n	800d26e <__hexnan+0x7a>
 800d2ea:	2300      	movs	r3, #0
 800d2ec:	f844 3c04 	str.w	r3, [r4, #-4]
 800d2f0:	2501      	movs	r5, #1
 800d2f2:	3c04      	subs	r4, #4
 800d2f4:	6822      	ldr	r2, [r4, #0]
 800d2f6:	f000 000f 	and.w	r0, r0, #15
 800d2fa:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d2fe:	6020      	str	r0, [r4, #0]
 800d300:	e7b5      	b.n	800d26e <__hexnan+0x7a>
 800d302:	2508      	movs	r5, #8
 800d304:	e7b3      	b.n	800d26e <__hexnan+0x7a>
 800d306:	9b01      	ldr	r3, [sp, #4]
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d0dd      	beq.n	800d2c8 <__hexnan+0xd4>
 800d30c:	f1c3 0320 	rsb	r3, r3, #32
 800d310:	f04f 32ff 	mov.w	r2, #4294967295
 800d314:	40da      	lsrs	r2, r3
 800d316:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d31a:	4013      	ands	r3, r2
 800d31c:	f846 3c04 	str.w	r3, [r6, #-4]
 800d320:	e7d2      	b.n	800d2c8 <__hexnan+0xd4>
 800d322:	3f04      	subs	r7, #4
 800d324:	e7d0      	b.n	800d2c8 <__hexnan+0xd4>
 800d326:	2004      	movs	r0, #4
 800d328:	e7d5      	b.n	800d2d6 <__hexnan+0xe2>
	...

0800d32c <malloc>:
 800d32c:	4b02      	ldr	r3, [pc, #8]	@ (800d338 <malloc+0xc>)
 800d32e:	4601      	mov	r1, r0
 800d330:	6818      	ldr	r0, [r3, #0]
 800d332:	f000 b825 	b.w	800d380 <_malloc_r>
 800d336:	bf00      	nop
 800d338:	24000190 	.word	0x24000190

0800d33c <sbrk_aligned>:
 800d33c:	b570      	push	{r4, r5, r6, lr}
 800d33e:	4e0f      	ldr	r6, [pc, #60]	@ (800d37c <sbrk_aligned+0x40>)
 800d340:	460c      	mov	r4, r1
 800d342:	6831      	ldr	r1, [r6, #0]
 800d344:	4605      	mov	r5, r0
 800d346:	b911      	cbnz	r1, 800d34e <sbrk_aligned+0x12>
 800d348:	f001 f9dc 	bl	800e704 <_sbrk_r>
 800d34c:	6030      	str	r0, [r6, #0]
 800d34e:	4621      	mov	r1, r4
 800d350:	4628      	mov	r0, r5
 800d352:	f001 f9d7 	bl	800e704 <_sbrk_r>
 800d356:	1c43      	adds	r3, r0, #1
 800d358:	d103      	bne.n	800d362 <sbrk_aligned+0x26>
 800d35a:	f04f 34ff 	mov.w	r4, #4294967295
 800d35e:	4620      	mov	r0, r4
 800d360:	bd70      	pop	{r4, r5, r6, pc}
 800d362:	1cc4      	adds	r4, r0, #3
 800d364:	f024 0403 	bic.w	r4, r4, #3
 800d368:	42a0      	cmp	r0, r4
 800d36a:	d0f8      	beq.n	800d35e <sbrk_aligned+0x22>
 800d36c:	1a21      	subs	r1, r4, r0
 800d36e:	4628      	mov	r0, r5
 800d370:	f001 f9c8 	bl	800e704 <_sbrk_r>
 800d374:	3001      	adds	r0, #1
 800d376:	d1f2      	bne.n	800d35e <sbrk_aligned+0x22>
 800d378:	e7ef      	b.n	800d35a <sbrk_aligned+0x1e>
 800d37a:	bf00      	nop
 800d37c:	24000fac 	.word	0x24000fac

0800d380 <_malloc_r>:
 800d380:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d384:	1ccd      	adds	r5, r1, #3
 800d386:	f025 0503 	bic.w	r5, r5, #3
 800d38a:	3508      	adds	r5, #8
 800d38c:	2d0c      	cmp	r5, #12
 800d38e:	bf38      	it	cc
 800d390:	250c      	movcc	r5, #12
 800d392:	2d00      	cmp	r5, #0
 800d394:	4606      	mov	r6, r0
 800d396:	db01      	blt.n	800d39c <_malloc_r+0x1c>
 800d398:	42a9      	cmp	r1, r5
 800d39a:	d904      	bls.n	800d3a6 <_malloc_r+0x26>
 800d39c:	230c      	movs	r3, #12
 800d39e:	6033      	str	r3, [r6, #0]
 800d3a0:	2000      	movs	r0, #0
 800d3a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d3a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d47c <_malloc_r+0xfc>
 800d3aa:	f000 f87b 	bl	800d4a4 <__malloc_lock>
 800d3ae:	f8d8 3000 	ldr.w	r3, [r8]
 800d3b2:	461c      	mov	r4, r3
 800d3b4:	bb44      	cbnz	r4, 800d408 <_malloc_r+0x88>
 800d3b6:	4629      	mov	r1, r5
 800d3b8:	4630      	mov	r0, r6
 800d3ba:	f7ff ffbf 	bl	800d33c <sbrk_aligned>
 800d3be:	1c43      	adds	r3, r0, #1
 800d3c0:	4604      	mov	r4, r0
 800d3c2:	d158      	bne.n	800d476 <_malloc_r+0xf6>
 800d3c4:	f8d8 4000 	ldr.w	r4, [r8]
 800d3c8:	4627      	mov	r7, r4
 800d3ca:	2f00      	cmp	r7, #0
 800d3cc:	d143      	bne.n	800d456 <_malloc_r+0xd6>
 800d3ce:	2c00      	cmp	r4, #0
 800d3d0:	d04b      	beq.n	800d46a <_malloc_r+0xea>
 800d3d2:	6823      	ldr	r3, [r4, #0]
 800d3d4:	4639      	mov	r1, r7
 800d3d6:	4630      	mov	r0, r6
 800d3d8:	eb04 0903 	add.w	r9, r4, r3
 800d3dc:	f001 f992 	bl	800e704 <_sbrk_r>
 800d3e0:	4581      	cmp	r9, r0
 800d3e2:	d142      	bne.n	800d46a <_malloc_r+0xea>
 800d3e4:	6821      	ldr	r1, [r4, #0]
 800d3e6:	1a6d      	subs	r5, r5, r1
 800d3e8:	4629      	mov	r1, r5
 800d3ea:	4630      	mov	r0, r6
 800d3ec:	f7ff ffa6 	bl	800d33c <sbrk_aligned>
 800d3f0:	3001      	adds	r0, #1
 800d3f2:	d03a      	beq.n	800d46a <_malloc_r+0xea>
 800d3f4:	6823      	ldr	r3, [r4, #0]
 800d3f6:	442b      	add	r3, r5
 800d3f8:	6023      	str	r3, [r4, #0]
 800d3fa:	f8d8 3000 	ldr.w	r3, [r8]
 800d3fe:	685a      	ldr	r2, [r3, #4]
 800d400:	bb62      	cbnz	r2, 800d45c <_malloc_r+0xdc>
 800d402:	f8c8 7000 	str.w	r7, [r8]
 800d406:	e00f      	b.n	800d428 <_malloc_r+0xa8>
 800d408:	6822      	ldr	r2, [r4, #0]
 800d40a:	1b52      	subs	r2, r2, r5
 800d40c:	d420      	bmi.n	800d450 <_malloc_r+0xd0>
 800d40e:	2a0b      	cmp	r2, #11
 800d410:	d917      	bls.n	800d442 <_malloc_r+0xc2>
 800d412:	1961      	adds	r1, r4, r5
 800d414:	42a3      	cmp	r3, r4
 800d416:	6025      	str	r5, [r4, #0]
 800d418:	bf18      	it	ne
 800d41a:	6059      	strne	r1, [r3, #4]
 800d41c:	6863      	ldr	r3, [r4, #4]
 800d41e:	bf08      	it	eq
 800d420:	f8c8 1000 	streq.w	r1, [r8]
 800d424:	5162      	str	r2, [r4, r5]
 800d426:	604b      	str	r3, [r1, #4]
 800d428:	4630      	mov	r0, r6
 800d42a:	f000 f841 	bl	800d4b0 <__malloc_unlock>
 800d42e:	f104 000b 	add.w	r0, r4, #11
 800d432:	1d23      	adds	r3, r4, #4
 800d434:	f020 0007 	bic.w	r0, r0, #7
 800d438:	1ac2      	subs	r2, r0, r3
 800d43a:	bf1c      	itt	ne
 800d43c:	1a1b      	subne	r3, r3, r0
 800d43e:	50a3      	strne	r3, [r4, r2]
 800d440:	e7af      	b.n	800d3a2 <_malloc_r+0x22>
 800d442:	6862      	ldr	r2, [r4, #4]
 800d444:	42a3      	cmp	r3, r4
 800d446:	bf0c      	ite	eq
 800d448:	f8c8 2000 	streq.w	r2, [r8]
 800d44c:	605a      	strne	r2, [r3, #4]
 800d44e:	e7eb      	b.n	800d428 <_malloc_r+0xa8>
 800d450:	4623      	mov	r3, r4
 800d452:	6864      	ldr	r4, [r4, #4]
 800d454:	e7ae      	b.n	800d3b4 <_malloc_r+0x34>
 800d456:	463c      	mov	r4, r7
 800d458:	687f      	ldr	r7, [r7, #4]
 800d45a:	e7b6      	b.n	800d3ca <_malloc_r+0x4a>
 800d45c:	461a      	mov	r2, r3
 800d45e:	685b      	ldr	r3, [r3, #4]
 800d460:	42a3      	cmp	r3, r4
 800d462:	d1fb      	bne.n	800d45c <_malloc_r+0xdc>
 800d464:	2300      	movs	r3, #0
 800d466:	6053      	str	r3, [r2, #4]
 800d468:	e7de      	b.n	800d428 <_malloc_r+0xa8>
 800d46a:	230c      	movs	r3, #12
 800d46c:	6033      	str	r3, [r6, #0]
 800d46e:	4630      	mov	r0, r6
 800d470:	f000 f81e 	bl	800d4b0 <__malloc_unlock>
 800d474:	e794      	b.n	800d3a0 <_malloc_r+0x20>
 800d476:	6005      	str	r5, [r0, #0]
 800d478:	e7d6      	b.n	800d428 <_malloc_r+0xa8>
 800d47a:	bf00      	nop
 800d47c:	24000fb0 	.word	0x24000fb0

0800d480 <__ascii_mbtowc>:
 800d480:	b082      	sub	sp, #8
 800d482:	b901      	cbnz	r1, 800d486 <__ascii_mbtowc+0x6>
 800d484:	a901      	add	r1, sp, #4
 800d486:	b142      	cbz	r2, 800d49a <__ascii_mbtowc+0x1a>
 800d488:	b14b      	cbz	r3, 800d49e <__ascii_mbtowc+0x1e>
 800d48a:	7813      	ldrb	r3, [r2, #0]
 800d48c:	600b      	str	r3, [r1, #0]
 800d48e:	7812      	ldrb	r2, [r2, #0]
 800d490:	1e10      	subs	r0, r2, #0
 800d492:	bf18      	it	ne
 800d494:	2001      	movne	r0, #1
 800d496:	b002      	add	sp, #8
 800d498:	4770      	bx	lr
 800d49a:	4610      	mov	r0, r2
 800d49c:	e7fb      	b.n	800d496 <__ascii_mbtowc+0x16>
 800d49e:	f06f 0001 	mvn.w	r0, #1
 800d4a2:	e7f8      	b.n	800d496 <__ascii_mbtowc+0x16>

0800d4a4 <__malloc_lock>:
 800d4a4:	4801      	ldr	r0, [pc, #4]	@ (800d4ac <__malloc_lock+0x8>)
 800d4a6:	f7fe bdb4 	b.w	800c012 <__retarget_lock_acquire_recursive>
 800d4aa:	bf00      	nop
 800d4ac:	24000fa8 	.word	0x24000fa8

0800d4b0 <__malloc_unlock>:
 800d4b0:	4801      	ldr	r0, [pc, #4]	@ (800d4b8 <__malloc_unlock+0x8>)
 800d4b2:	f7fe bdaf 	b.w	800c014 <__retarget_lock_release_recursive>
 800d4b6:	bf00      	nop
 800d4b8:	24000fa8 	.word	0x24000fa8

0800d4bc <_Balloc>:
 800d4bc:	b570      	push	{r4, r5, r6, lr}
 800d4be:	69c6      	ldr	r6, [r0, #28]
 800d4c0:	4604      	mov	r4, r0
 800d4c2:	460d      	mov	r5, r1
 800d4c4:	b976      	cbnz	r6, 800d4e4 <_Balloc+0x28>
 800d4c6:	2010      	movs	r0, #16
 800d4c8:	f7ff ff30 	bl	800d32c <malloc>
 800d4cc:	4602      	mov	r2, r0
 800d4ce:	61e0      	str	r0, [r4, #28]
 800d4d0:	b920      	cbnz	r0, 800d4dc <_Balloc+0x20>
 800d4d2:	4b18      	ldr	r3, [pc, #96]	@ (800d534 <_Balloc+0x78>)
 800d4d4:	4818      	ldr	r0, [pc, #96]	@ (800d538 <_Balloc+0x7c>)
 800d4d6:	216b      	movs	r1, #107	@ 0x6b
 800d4d8:	f001 f924 	bl	800e724 <__assert_func>
 800d4dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d4e0:	6006      	str	r6, [r0, #0]
 800d4e2:	60c6      	str	r6, [r0, #12]
 800d4e4:	69e6      	ldr	r6, [r4, #28]
 800d4e6:	68f3      	ldr	r3, [r6, #12]
 800d4e8:	b183      	cbz	r3, 800d50c <_Balloc+0x50>
 800d4ea:	69e3      	ldr	r3, [r4, #28]
 800d4ec:	68db      	ldr	r3, [r3, #12]
 800d4ee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d4f2:	b9b8      	cbnz	r0, 800d524 <_Balloc+0x68>
 800d4f4:	2101      	movs	r1, #1
 800d4f6:	fa01 f605 	lsl.w	r6, r1, r5
 800d4fa:	1d72      	adds	r2, r6, #5
 800d4fc:	0092      	lsls	r2, r2, #2
 800d4fe:	4620      	mov	r0, r4
 800d500:	f001 f92e 	bl	800e760 <_calloc_r>
 800d504:	b160      	cbz	r0, 800d520 <_Balloc+0x64>
 800d506:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d50a:	e00e      	b.n	800d52a <_Balloc+0x6e>
 800d50c:	2221      	movs	r2, #33	@ 0x21
 800d50e:	2104      	movs	r1, #4
 800d510:	4620      	mov	r0, r4
 800d512:	f001 f925 	bl	800e760 <_calloc_r>
 800d516:	69e3      	ldr	r3, [r4, #28]
 800d518:	60f0      	str	r0, [r6, #12]
 800d51a:	68db      	ldr	r3, [r3, #12]
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d1e4      	bne.n	800d4ea <_Balloc+0x2e>
 800d520:	2000      	movs	r0, #0
 800d522:	bd70      	pop	{r4, r5, r6, pc}
 800d524:	6802      	ldr	r2, [r0, #0]
 800d526:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d52a:	2300      	movs	r3, #0
 800d52c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d530:	e7f7      	b.n	800d522 <_Balloc+0x66>
 800d532:	bf00      	nop
 800d534:	0800eebc 	.word	0x0800eebc
 800d538:	0800ef9c 	.word	0x0800ef9c

0800d53c <_Bfree>:
 800d53c:	b570      	push	{r4, r5, r6, lr}
 800d53e:	69c6      	ldr	r6, [r0, #28]
 800d540:	4605      	mov	r5, r0
 800d542:	460c      	mov	r4, r1
 800d544:	b976      	cbnz	r6, 800d564 <_Bfree+0x28>
 800d546:	2010      	movs	r0, #16
 800d548:	f7ff fef0 	bl	800d32c <malloc>
 800d54c:	4602      	mov	r2, r0
 800d54e:	61e8      	str	r0, [r5, #28]
 800d550:	b920      	cbnz	r0, 800d55c <_Bfree+0x20>
 800d552:	4b09      	ldr	r3, [pc, #36]	@ (800d578 <_Bfree+0x3c>)
 800d554:	4809      	ldr	r0, [pc, #36]	@ (800d57c <_Bfree+0x40>)
 800d556:	218f      	movs	r1, #143	@ 0x8f
 800d558:	f001 f8e4 	bl	800e724 <__assert_func>
 800d55c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d560:	6006      	str	r6, [r0, #0]
 800d562:	60c6      	str	r6, [r0, #12]
 800d564:	b13c      	cbz	r4, 800d576 <_Bfree+0x3a>
 800d566:	69eb      	ldr	r3, [r5, #28]
 800d568:	6862      	ldr	r2, [r4, #4]
 800d56a:	68db      	ldr	r3, [r3, #12]
 800d56c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d570:	6021      	str	r1, [r4, #0]
 800d572:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d576:	bd70      	pop	{r4, r5, r6, pc}
 800d578:	0800eebc 	.word	0x0800eebc
 800d57c:	0800ef9c 	.word	0x0800ef9c

0800d580 <__multadd>:
 800d580:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d584:	690d      	ldr	r5, [r1, #16]
 800d586:	4607      	mov	r7, r0
 800d588:	460c      	mov	r4, r1
 800d58a:	461e      	mov	r6, r3
 800d58c:	f101 0c14 	add.w	ip, r1, #20
 800d590:	2000      	movs	r0, #0
 800d592:	f8dc 3000 	ldr.w	r3, [ip]
 800d596:	b299      	uxth	r1, r3
 800d598:	fb02 6101 	mla	r1, r2, r1, r6
 800d59c:	0c1e      	lsrs	r6, r3, #16
 800d59e:	0c0b      	lsrs	r3, r1, #16
 800d5a0:	fb02 3306 	mla	r3, r2, r6, r3
 800d5a4:	b289      	uxth	r1, r1
 800d5a6:	3001      	adds	r0, #1
 800d5a8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d5ac:	4285      	cmp	r5, r0
 800d5ae:	f84c 1b04 	str.w	r1, [ip], #4
 800d5b2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d5b6:	dcec      	bgt.n	800d592 <__multadd+0x12>
 800d5b8:	b30e      	cbz	r6, 800d5fe <__multadd+0x7e>
 800d5ba:	68a3      	ldr	r3, [r4, #8]
 800d5bc:	42ab      	cmp	r3, r5
 800d5be:	dc19      	bgt.n	800d5f4 <__multadd+0x74>
 800d5c0:	6861      	ldr	r1, [r4, #4]
 800d5c2:	4638      	mov	r0, r7
 800d5c4:	3101      	adds	r1, #1
 800d5c6:	f7ff ff79 	bl	800d4bc <_Balloc>
 800d5ca:	4680      	mov	r8, r0
 800d5cc:	b928      	cbnz	r0, 800d5da <__multadd+0x5a>
 800d5ce:	4602      	mov	r2, r0
 800d5d0:	4b0c      	ldr	r3, [pc, #48]	@ (800d604 <__multadd+0x84>)
 800d5d2:	480d      	ldr	r0, [pc, #52]	@ (800d608 <__multadd+0x88>)
 800d5d4:	21ba      	movs	r1, #186	@ 0xba
 800d5d6:	f001 f8a5 	bl	800e724 <__assert_func>
 800d5da:	6922      	ldr	r2, [r4, #16]
 800d5dc:	3202      	adds	r2, #2
 800d5de:	f104 010c 	add.w	r1, r4, #12
 800d5e2:	0092      	lsls	r2, r2, #2
 800d5e4:	300c      	adds	r0, #12
 800d5e6:	f7fe fd16 	bl	800c016 <memcpy>
 800d5ea:	4621      	mov	r1, r4
 800d5ec:	4638      	mov	r0, r7
 800d5ee:	f7ff ffa5 	bl	800d53c <_Bfree>
 800d5f2:	4644      	mov	r4, r8
 800d5f4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d5f8:	3501      	adds	r5, #1
 800d5fa:	615e      	str	r6, [r3, #20]
 800d5fc:	6125      	str	r5, [r4, #16]
 800d5fe:	4620      	mov	r0, r4
 800d600:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d604:	0800ef2b 	.word	0x0800ef2b
 800d608:	0800ef9c 	.word	0x0800ef9c

0800d60c <__s2b>:
 800d60c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d610:	460c      	mov	r4, r1
 800d612:	4615      	mov	r5, r2
 800d614:	461f      	mov	r7, r3
 800d616:	2209      	movs	r2, #9
 800d618:	3308      	adds	r3, #8
 800d61a:	4606      	mov	r6, r0
 800d61c:	fb93 f3f2 	sdiv	r3, r3, r2
 800d620:	2100      	movs	r1, #0
 800d622:	2201      	movs	r2, #1
 800d624:	429a      	cmp	r2, r3
 800d626:	db09      	blt.n	800d63c <__s2b+0x30>
 800d628:	4630      	mov	r0, r6
 800d62a:	f7ff ff47 	bl	800d4bc <_Balloc>
 800d62e:	b940      	cbnz	r0, 800d642 <__s2b+0x36>
 800d630:	4602      	mov	r2, r0
 800d632:	4b19      	ldr	r3, [pc, #100]	@ (800d698 <__s2b+0x8c>)
 800d634:	4819      	ldr	r0, [pc, #100]	@ (800d69c <__s2b+0x90>)
 800d636:	21d3      	movs	r1, #211	@ 0xd3
 800d638:	f001 f874 	bl	800e724 <__assert_func>
 800d63c:	0052      	lsls	r2, r2, #1
 800d63e:	3101      	adds	r1, #1
 800d640:	e7f0      	b.n	800d624 <__s2b+0x18>
 800d642:	9b08      	ldr	r3, [sp, #32]
 800d644:	6143      	str	r3, [r0, #20]
 800d646:	2d09      	cmp	r5, #9
 800d648:	f04f 0301 	mov.w	r3, #1
 800d64c:	6103      	str	r3, [r0, #16]
 800d64e:	dd16      	ble.n	800d67e <__s2b+0x72>
 800d650:	f104 0909 	add.w	r9, r4, #9
 800d654:	46c8      	mov	r8, r9
 800d656:	442c      	add	r4, r5
 800d658:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d65c:	4601      	mov	r1, r0
 800d65e:	3b30      	subs	r3, #48	@ 0x30
 800d660:	220a      	movs	r2, #10
 800d662:	4630      	mov	r0, r6
 800d664:	f7ff ff8c 	bl	800d580 <__multadd>
 800d668:	45a0      	cmp	r8, r4
 800d66a:	d1f5      	bne.n	800d658 <__s2b+0x4c>
 800d66c:	f1a5 0408 	sub.w	r4, r5, #8
 800d670:	444c      	add	r4, r9
 800d672:	1b2d      	subs	r5, r5, r4
 800d674:	1963      	adds	r3, r4, r5
 800d676:	42bb      	cmp	r3, r7
 800d678:	db04      	blt.n	800d684 <__s2b+0x78>
 800d67a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d67e:	340a      	adds	r4, #10
 800d680:	2509      	movs	r5, #9
 800d682:	e7f6      	b.n	800d672 <__s2b+0x66>
 800d684:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d688:	4601      	mov	r1, r0
 800d68a:	3b30      	subs	r3, #48	@ 0x30
 800d68c:	220a      	movs	r2, #10
 800d68e:	4630      	mov	r0, r6
 800d690:	f7ff ff76 	bl	800d580 <__multadd>
 800d694:	e7ee      	b.n	800d674 <__s2b+0x68>
 800d696:	bf00      	nop
 800d698:	0800ef2b 	.word	0x0800ef2b
 800d69c:	0800ef9c 	.word	0x0800ef9c

0800d6a0 <__hi0bits>:
 800d6a0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d6a4:	4603      	mov	r3, r0
 800d6a6:	bf36      	itet	cc
 800d6a8:	0403      	lslcc	r3, r0, #16
 800d6aa:	2000      	movcs	r0, #0
 800d6ac:	2010      	movcc	r0, #16
 800d6ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d6b2:	bf3c      	itt	cc
 800d6b4:	021b      	lslcc	r3, r3, #8
 800d6b6:	3008      	addcc	r0, #8
 800d6b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d6bc:	bf3c      	itt	cc
 800d6be:	011b      	lslcc	r3, r3, #4
 800d6c0:	3004      	addcc	r0, #4
 800d6c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d6c6:	bf3c      	itt	cc
 800d6c8:	009b      	lslcc	r3, r3, #2
 800d6ca:	3002      	addcc	r0, #2
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	db05      	blt.n	800d6dc <__hi0bits+0x3c>
 800d6d0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d6d4:	f100 0001 	add.w	r0, r0, #1
 800d6d8:	bf08      	it	eq
 800d6da:	2020      	moveq	r0, #32
 800d6dc:	4770      	bx	lr

0800d6de <__lo0bits>:
 800d6de:	6803      	ldr	r3, [r0, #0]
 800d6e0:	4602      	mov	r2, r0
 800d6e2:	f013 0007 	ands.w	r0, r3, #7
 800d6e6:	d00b      	beq.n	800d700 <__lo0bits+0x22>
 800d6e8:	07d9      	lsls	r1, r3, #31
 800d6ea:	d421      	bmi.n	800d730 <__lo0bits+0x52>
 800d6ec:	0798      	lsls	r0, r3, #30
 800d6ee:	bf49      	itett	mi
 800d6f0:	085b      	lsrmi	r3, r3, #1
 800d6f2:	089b      	lsrpl	r3, r3, #2
 800d6f4:	2001      	movmi	r0, #1
 800d6f6:	6013      	strmi	r3, [r2, #0]
 800d6f8:	bf5c      	itt	pl
 800d6fa:	6013      	strpl	r3, [r2, #0]
 800d6fc:	2002      	movpl	r0, #2
 800d6fe:	4770      	bx	lr
 800d700:	b299      	uxth	r1, r3
 800d702:	b909      	cbnz	r1, 800d708 <__lo0bits+0x2a>
 800d704:	0c1b      	lsrs	r3, r3, #16
 800d706:	2010      	movs	r0, #16
 800d708:	b2d9      	uxtb	r1, r3
 800d70a:	b909      	cbnz	r1, 800d710 <__lo0bits+0x32>
 800d70c:	3008      	adds	r0, #8
 800d70e:	0a1b      	lsrs	r3, r3, #8
 800d710:	0719      	lsls	r1, r3, #28
 800d712:	bf04      	itt	eq
 800d714:	091b      	lsreq	r3, r3, #4
 800d716:	3004      	addeq	r0, #4
 800d718:	0799      	lsls	r1, r3, #30
 800d71a:	bf04      	itt	eq
 800d71c:	089b      	lsreq	r3, r3, #2
 800d71e:	3002      	addeq	r0, #2
 800d720:	07d9      	lsls	r1, r3, #31
 800d722:	d403      	bmi.n	800d72c <__lo0bits+0x4e>
 800d724:	085b      	lsrs	r3, r3, #1
 800d726:	f100 0001 	add.w	r0, r0, #1
 800d72a:	d003      	beq.n	800d734 <__lo0bits+0x56>
 800d72c:	6013      	str	r3, [r2, #0]
 800d72e:	4770      	bx	lr
 800d730:	2000      	movs	r0, #0
 800d732:	4770      	bx	lr
 800d734:	2020      	movs	r0, #32
 800d736:	4770      	bx	lr

0800d738 <__i2b>:
 800d738:	b510      	push	{r4, lr}
 800d73a:	460c      	mov	r4, r1
 800d73c:	2101      	movs	r1, #1
 800d73e:	f7ff febd 	bl	800d4bc <_Balloc>
 800d742:	4602      	mov	r2, r0
 800d744:	b928      	cbnz	r0, 800d752 <__i2b+0x1a>
 800d746:	4b05      	ldr	r3, [pc, #20]	@ (800d75c <__i2b+0x24>)
 800d748:	4805      	ldr	r0, [pc, #20]	@ (800d760 <__i2b+0x28>)
 800d74a:	f240 1145 	movw	r1, #325	@ 0x145
 800d74e:	f000 ffe9 	bl	800e724 <__assert_func>
 800d752:	2301      	movs	r3, #1
 800d754:	6144      	str	r4, [r0, #20]
 800d756:	6103      	str	r3, [r0, #16]
 800d758:	bd10      	pop	{r4, pc}
 800d75a:	bf00      	nop
 800d75c:	0800ef2b 	.word	0x0800ef2b
 800d760:	0800ef9c 	.word	0x0800ef9c

0800d764 <__multiply>:
 800d764:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d768:	4617      	mov	r7, r2
 800d76a:	690a      	ldr	r2, [r1, #16]
 800d76c:	693b      	ldr	r3, [r7, #16]
 800d76e:	429a      	cmp	r2, r3
 800d770:	bfa8      	it	ge
 800d772:	463b      	movge	r3, r7
 800d774:	4689      	mov	r9, r1
 800d776:	bfa4      	itt	ge
 800d778:	460f      	movge	r7, r1
 800d77a:	4699      	movge	r9, r3
 800d77c:	693d      	ldr	r5, [r7, #16]
 800d77e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d782:	68bb      	ldr	r3, [r7, #8]
 800d784:	6879      	ldr	r1, [r7, #4]
 800d786:	eb05 060a 	add.w	r6, r5, sl
 800d78a:	42b3      	cmp	r3, r6
 800d78c:	b085      	sub	sp, #20
 800d78e:	bfb8      	it	lt
 800d790:	3101      	addlt	r1, #1
 800d792:	f7ff fe93 	bl	800d4bc <_Balloc>
 800d796:	b930      	cbnz	r0, 800d7a6 <__multiply+0x42>
 800d798:	4602      	mov	r2, r0
 800d79a:	4b41      	ldr	r3, [pc, #260]	@ (800d8a0 <__multiply+0x13c>)
 800d79c:	4841      	ldr	r0, [pc, #260]	@ (800d8a4 <__multiply+0x140>)
 800d79e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d7a2:	f000 ffbf 	bl	800e724 <__assert_func>
 800d7a6:	f100 0414 	add.w	r4, r0, #20
 800d7aa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d7ae:	4623      	mov	r3, r4
 800d7b0:	2200      	movs	r2, #0
 800d7b2:	4573      	cmp	r3, lr
 800d7b4:	d320      	bcc.n	800d7f8 <__multiply+0x94>
 800d7b6:	f107 0814 	add.w	r8, r7, #20
 800d7ba:	f109 0114 	add.w	r1, r9, #20
 800d7be:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d7c2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d7c6:	9302      	str	r3, [sp, #8]
 800d7c8:	1beb      	subs	r3, r5, r7
 800d7ca:	3b15      	subs	r3, #21
 800d7cc:	f023 0303 	bic.w	r3, r3, #3
 800d7d0:	3304      	adds	r3, #4
 800d7d2:	3715      	adds	r7, #21
 800d7d4:	42bd      	cmp	r5, r7
 800d7d6:	bf38      	it	cc
 800d7d8:	2304      	movcc	r3, #4
 800d7da:	9301      	str	r3, [sp, #4]
 800d7dc:	9b02      	ldr	r3, [sp, #8]
 800d7de:	9103      	str	r1, [sp, #12]
 800d7e0:	428b      	cmp	r3, r1
 800d7e2:	d80c      	bhi.n	800d7fe <__multiply+0x9a>
 800d7e4:	2e00      	cmp	r6, #0
 800d7e6:	dd03      	ble.n	800d7f0 <__multiply+0x8c>
 800d7e8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	d055      	beq.n	800d89c <__multiply+0x138>
 800d7f0:	6106      	str	r6, [r0, #16]
 800d7f2:	b005      	add	sp, #20
 800d7f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7f8:	f843 2b04 	str.w	r2, [r3], #4
 800d7fc:	e7d9      	b.n	800d7b2 <__multiply+0x4e>
 800d7fe:	f8b1 a000 	ldrh.w	sl, [r1]
 800d802:	f1ba 0f00 	cmp.w	sl, #0
 800d806:	d01f      	beq.n	800d848 <__multiply+0xe4>
 800d808:	46c4      	mov	ip, r8
 800d80a:	46a1      	mov	r9, r4
 800d80c:	2700      	movs	r7, #0
 800d80e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d812:	f8d9 3000 	ldr.w	r3, [r9]
 800d816:	fa1f fb82 	uxth.w	fp, r2
 800d81a:	b29b      	uxth	r3, r3
 800d81c:	fb0a 330b 	mla	r3, sl, fp, r3
 800d820:	443b      	add	r3, r7
 800d822:	f8d9 7000 	ldr.w	r7, [r9]
 800d826:	0c12      	lsrs	r2, r2, #16
 800d828:	0c3f      	lsrs	r7, r7, #16
 800d82a:	fb0a 7202 	mla	r2, sl, r2, r7
 800d82e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d832:	b29b      	uxth	r3, r3
 800d834:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d838:	4565      	cmp	r5, ip
 800d83a:	f849 3b04 	str.w	r3, [r9], #4
 800d83e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d842:	d8e4      	bhi.n	800d80e <__multiply+0xaa>
 800d844:	9b01      	ldr	r3, [sp, #4]
 800d846:	50e7      	str	r7, [r4, r3]
 800d848:	9b03      	ldr	r3, [sp, #12]
 800d84a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d84e:	3104      	adds	r1, #4
 800d850:	f1b9 0f00 	cmp.w	r9, #0
 800d854:	d020      	beq.n	800d898 <__multiply+0x134>
 800d856:	6823      	ldr	r3, [r4, #0]
 800d858:	4647      	mov	r7, r8
 800d85a:	46a4      	mov	ip, r4
 800d85c:	f04f 0a00 	mov.w	sl, #0
 800d860:	f8b7 b000 	ldrh.w	fp, [r7]
 800d864:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d868:	fb09 220b 	mla	r2, r9, fp, r2
 800d86c:	4452      	add	r2, sl
 800d86e:	b29b      	uxth	r3, r3
 800d870:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d874:	f84c 3b04 	str.w	r3, [ip], #4
 800d878:	f857 3b04 	ldr.w	r3, [r7], #4
 800d87c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d880:	f8bc 3000 	ldrh.w	r3, [ip]
 800d884:	fb09 330a 	mla	r3, r9, sl, r3
 800d888:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d88c:	42bd      	cmp	r5, r7
 800d88e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d892:	d8e5      	bhi.n	800d860 <__multiply+0xfc>
 800d894:	9a01      	ldr	r2, [sp, #4]
 800d896:	50a3      	str	r3, [r4, r2]
 800d898:	3404      	adds	r4, #4
 800d89a:	e79f      	b.n	800d7dc <__multiply+0x78>
 800d89c:	3e01      	subs	r6, #1
 800d89e:	e7a1      	b.n	800d7e4 <__multiply+0x80>
 800d8a0:	0800ef2b 	.word	0x0800ef2b
 800d8a4:	0800ef9c 	.word	0x0800ef9c

0800d8a8 <__pow5mult>:
 800d8a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d8ac:	4615      	mov	r5, r2
 800d8ae:	f012 0203 	ands.w	r2, r2, #3
 800d8b2:	4607      	mov	r7, r0
 800d8b4:	460e      	mov	r6, r1
 800d8b6:	d007      	beq.n	800d8c8 <__pow5mult+0x20>
 800d8b8:	4c25      	ldr	r4, [pc, #148]	@ (800d950 <__pow5mult+0xa8>)
 800d8ba:	3a01      	subs	r2, #1
 800d8bc:	2300      	movs	r3, #0
 800d8be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d8c2:	f7ff fe5d 	bl	800d580 <__multadd>
 800d8c6:	4606      	mov	r6, r0
 800d8c8:	10ad      	asrs	r5, r5, #2
 800d8ca:	d03d      	beq.n	800d948 <__pow5mult+0xa0>
 800d8cc:	69fc      	ldr	r4, [r7, #28]
 800d8ce:	b97c      	cbnz	r4, 800d8f0 <__pow5mult+0x48>
 800d8d0:	2010      	movs	r0, #16
 800d8d2:	f7ff fd2b 	bl	800d32c <malloc>
 800d8d6:	4602      	mov	r2, r0
 800d8d8:	61f8      	str	r0, [r7, #28]
 800d8da:	b928      	cbnz	r0, 800d8e8 <__pow5mult+0x40>
 800d8dc:	4b1d      	ldr	r3, [pc, #116]	@ (800d954 <__pow5mult+0xac>)
 800d8de:	481e      	ldr	r0, [pc, #120]	@ (800d958 <__pow5mult+0xb0>)
 800d8e0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d8e4:	f000 ff1e 	bl	800e724 <__assert_func>
 800d8e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d8ec:	6004      	str	r4, [r0, #0]
 800d8ee:	60c4      	str	r4, [r0, #12]
 800d8f0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d8f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d8f8:	b94c      	cbnz	r4, 800d90e <__pow5mult+0x66>
 800d8fa:	f240 2171 	movw	r1, #625	@ 0x271
 800d8fe:	4638      	mov	r0, r7
 800d900:	f7ff ff1a 	bl	800d738 <__i2b>
 800d904:	2300      	movs	r3, #0
 800d906:	f8c8 0008 	str.w	r0, [r8, #8]
 800d90a:	4604      	mov	r4, r0
 800d90c:	6003      	str	r3, [r0, #0]
 800d90e:	f04f 0900 	mov.w	r9, #0
 800d912:	07eb      	lsls	r3, r5, #31
 800d914:	d50a      	bpl.n	800d92c <__pow5mult+0x84>
 800d916:	4631      	mov	r1, r6
 800d918:	4622      	mov	r2, r4
 800d91a:	4638      	mov	r0, r7
 800d91c:	f7ff ff22 	bl	800d764 <__multiply>
 800d920:	4631      	mov	r1, r6
 800d922:	4680      	mov	r8, r0
 800d924:	4638      	mov	r0, r7
 800d926:	f7ff fe09 	bl	800d53c <_Bfree>
 800d92a:	4646      	mov	r6, r8
 800d92c:	106d      	asrs	r5, r5, #1
 800d92e:	d00b      	beq.n	800d948 <__pow5mult+0xa0>
 800d930:	6820      	ldr	r0, [r4, #0]
 800d932:	b938      	cbnz	r0, 800d944 <__pow5mult+0x9c>
 800d934:	4622      	mov	r2, r4
 800d936:	4621      	mov	r1, r4
 800d938:	4638      	mov	r0, r7
 800d93a:	f7ff ff13 	bl	800d764 <__multiply>
 800d93e:	6020      	str	r0, [r4, #0]
 800d940:	f8c0 9000 	str.w	r9, [r0]
 800d944:	4604      	mov	r4, r0
 800d946:	e7e4      	b.n	800d912 <__pow5mult+0x6a>
 800d948:	4630      	mov	r0, r6
 800d94a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d94e:	bf00      	nop
 800d950:	0800f19c 	.word	0x0800f19c
 800d954:	0800eebc 	.word	0x0800eebc
 800d958:	0800ef9c 	.word	0x0800ef9c

0800d95c <__lshift>:
 800d95c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d960:	460c      	mov	r4, r1
 800d962:	6849      	ldr	r1, [r1, #4]
 800d964:	6923      	ldr	r3, [r4, #16]
 800d966:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d96a:	68a3      	ldr	r3, [r4, #8]
 800d96c:	4607      	mov	r7, r0
 800d96e:	4691      	mov	r9, r2
 800d970:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d974:	f108 0601 	add.w	r6, r8, #1
 800d978:	42b3      	cmp	r3, r6
 800d97a:	db0b      	blt.n	800d994 <__lshift+0x38>
 800d97c:	4638      	mov	r0, r7
 800d97e:	f7ff fd9d 	bl	800d4bc <_Balloc>
 800d982:	4605      	mov	r5, r0
 800d984:	b948      	cbnz	r0, 800d99a <__lshift+0x3e>
 800d986:	4602      	mov	r2, r0
 800d988:	4b28      	ldr	r3, [pc, #160]	@ (800da2c <__lshift+0xd0>)
 800d98a:	4829      	ldr	r0, [pc, #164]	@ (800da30 <__lshift+0xd4>)
 800d98c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d990:	f000 fec8 	bl	800e724 <__assert_func>
 800d994:	3101      	adds	r1, #1
 800d996:	005b      	lsls	r3, r3, #1
 800d998:	e7ee      	b.n	800d978 <__lshift+0x1c>
 800d99a:	2300      	movs	r3, #0
 800d99c:	f100 0114 	add.w	r1, r0, #20
 800d9a0:	f100 0210 	add.w	r2, r0, #16
 800d9a4:	4618      	mov	r0, r3
 800d9a6:	4553      	cmp	r3, sl
 800d9a8:	db33      	blt.n	800da12 <__lshift+0xb6>
 800d9aa:	6920      	ldr	r0, [r4, #16]
 800d9ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d9b0:	f104 0314 	add.w	r3, r4, #20
 800d9b4:	f019 091f 	ands.w	r9, r9, #31
 800d9b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d9bc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d9c0:	d02b      	beq.n	800da1a <__lshift+0xbe>
 800d9c2:	f1c9 0e20 	rsb	lr, r9, #32
 800d9c6:	468a      	mov	sl, r1
 800d9c8:	2200      	movs	r2, #0
 800d9ca:	6818      	ldr	r0, [r3, #0]
 800d9cc:	fa00 f009 	lsl.w	r0, r0, r9
 800d9d0:	4310      	orrs	r0, r2
 800d9d2:	f84a 0b04 	str.w	r0, [sl], #4
 800d9d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800d9da:	459c      	cmp	ip, r3
 800d9dc:	fa22 f20e 	lsr.w	r2, r2, lr
 800d9e0:	d8f3      	bhi.n	800d9ca <__lshift+0x6e>
 800d9e2:	ebac 0304 	sub.w	r3, ip, r4
 800d9e6:	3b15      	subs	r3, #21
 800d9e8:	f023 0303 	bic.w	r3, r3, #3
 800d9ec:	3304      	adds	r3, #4
 800d9ee:	f104 0015 	add.w	r0, r4, #21
 800d9f2:	4560      	cmp	r0, ip
 800d9f4:	bf88      	it	hi
 800d9f6:	2304      	movhi	r3, #4
 800d9f8:	50ca      	str	r2, [r1, r3]
 800d9fa:	b10a      	cbz	r2, 800da00 <__lshift+0xa4>
 800d9fc:	f108 0602 	add.w	r6, r8, #2
 800da00:	3e01      	subs	r6, #1
 800da02:	4638      	mov	r0, r7
 800da04:	612e      	str	r6, [r5, #16]
 800da06:	4621      	mov	r1, r4
 800da08:	f7ff fd98 	bl	800d53c <_Bfree>
 800da0c:	4628      	mov	r0, r5
 800da0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da12:	f842 0f04 	str.w	r0, [r2, #4]!
 800da16:	3301      	adds	r3, #1
 800da18:	e7c5      	b.n	800d9a6 <__lshift+0x4a>
 800da1a:	3904      	subs	r1, #4
 800da1c:	f853 2b04 	ldr.w	r2, [r3], #4
 800da20:	f841 2f04 	str.w	r2, [r1, #4]!
 800da24:	459c      	cmp	ip, r3
 800da26:	d8f9      	bhi.n	800da1c <__lshift+0xc0>
 800da28:	e7ea      	b.n	800da00 <__lshift+0xa4>
 800da2a:	bf00      	nop
 800da2c:	0800ef2b 	.word	0x0800ef2b
 800da30:	0800ef9c 	.word	0x0800ef9c

0800da34 <__mcmp>:
 800da34:	690a      	ldr	r2, [r1, #16]
 800da36:	4603      	mov	r3, r0
 800da38:	6900      	ldr	r0, [r0, #16]
 800da3a:	1a80      	subs	r0, r0, r2
 800da3c:	b530      	push	{r4, r5, lr}
 800da3e:	d10e      	bne.n	800da5e <__mcmp+0x2a>
 800da40:	3314      	adds	r3, #20
 800da42:	3114      	adds	r1, #20
 800da44:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800da48:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800da4c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800da50:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800da54:	4295      	cmp	r5, r2
 800da56:	d003      	beq.n	800da60 <__mcmp+0x2c>
 800da58:	d205      	bcs.n	800da66 <__mcmp+0x32>
 800da5a:	f04f 30ff 	mov.w	r0, #4294967295
 800da5e:	bd30      	pop	{r4, r5, pc}
 800da60:	42a3      	cmp	r3, r4
 800da62:	d3f3      	bcc.n	800da4c <__mcmp+0x18>
 800da64:	e7fb      	b.n	800da5e <__mcmp+0x2a>
 800da66:	2001      	movs	r0, #1
 800da68:	e7f9      	b.n	800da5e <__mcmp+0x2a>
	...

0800da6c <__mdiff>:
 800da6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da70:	4689      	mov	r9, r1
 800da72:	4606      	mov	r6, r0
 800da74:	4611      	mov	r1, r2
 800da76:	4648      	mov	r0, r9
 800da78:	4614      	mov	r4, r2
 800da7a:	f7ff ffdb 	bl	800da34 <__mcmp>
 800da7e:	1e05      	subs	r5, r0, #0
 800da80:	d112      	bne.n	800daa8 <__mdiff+0x3c>
 800da82:	4629      	mov	r1, r5
 800da84:	4630      	mov	r0, r6
 800da86:	f7ff fd19 	bl	800d4bc <_Balloc>
 800da8a:	4602      	mov	r2, r0
 800da8c:	b928      	cbnz	r0, 800da9a <__mdiff+0x2e>
 800da8e:	4b3f      	ldr	r3, [pc, #252]	@ (800db8c <__mdiff+0x120>)
 800da90:	f240 2137 	movw	r1, #567	@ 0x237
 800da94:	483e      	ldr	r0, [pc, #248]	@ (800db90 <__mdiff+0x124>)
 800da96:	f000 fe45 	bl	800e724 <__assert_func>
 800da9a:	2301      	movs	r3, #1
 800da9c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800daa0:	4610      	mov	r0, r2
 800daa2:	b003      	add	sp, #12
 800daa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800daa8:	bfbc      	itt	lt
 800daaa:	464b      	movlt	r3, r9
 800daac:	46a1      	movlt	r9, r4
 800daae:	4630      	mov	r0, r6
 800dab0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800dab4:	bfba      	itte	lt
 800dab6:	461c      	movlt	r4, r3
 800dab8:	2501      	movlt	r5, #1
 800daba:	2500      	movge	r5, #0
 800dabc:	f7ff fcfe 	bl	800d4bc <_Balloc>
 800dac0:	4602      	mov	r2, r0
 800dac2:	b918      	cbnz	r0, 800dacc <__mdiff+0x60>
 800dac4:	4b31      	ldr	r3, [pc, #196]	@ (800db8c <__mdiff+0x120>)
 800dac6:	f240 2145 	movw	r1, #581	@ 0x245
 800daca:	e7e3      	b.n	800da94 <__mdiff+0x28>
 800dacc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800dad0:	6926      	ldr	r6, [r4, #16]
 800dad2:	60c5      	str	r5, [r0, #12]
 800dad4:	f109 0310 	add.w	r3, r9, #16
 800dad8:	f109 0514 	add.w	r5, r9, #20
 800dadc:	f104 0e14 	add.w	lr, r4, #20
 800dae0:	f100 0b14 	add.w	fp, r0, #20
 800dae4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800dae8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800daec:	9301      	str	r3, [sp, #4]
 800daee:	46d9      	mov	r9, fp
 800daf0:	f04f 0c00 	mov.w	ip, #0
 800daf4:	9b01      	ldr	r3, [sp, #4]
 800daf6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800dafa:	f853 af04 	ldr.w	sl, [r3, #4]!
 800dafe:	9301      	str	r3, [sp, #4]
 800db00:	fa1f f38a 	uxth.w	r3, sl
 800db04:	4619      	mov	r1, r3
 800db06:	b283      	uxth	r3, r0
 800db08:	1acb      	subs	r3, r1, r3
 800db0a:	0c00      	lsrs	r0, r0, #16
 800db0c:	4463      	add	r3, ip
 800db0e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800db12:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800db16:	b29b      	uxth	r3, r3
 800db18:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800db1c:	4576      	cmp	r6, lr
 800db1e:	f849 3b04 	str.w	r3, [r9], #4
 800db22:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800db26:	d8e5      	bhi.n	800daf4 <__mdiff+0x88>
 800db28:	1b33      	subs	r3, r6, r4
 800db2a:	3b15      	subs	r3, #21
 800db2c:	f023 0303 	bic.w	r3, r3, #3
 800db30:	3415      	adds	r4, #21
 800db32:	3304      	adds	r3, #4
 800db34:	42a6      	cmp	r6, r4
 800db36:	bf38      	it	cc
 800db38:	2304      	movcc	r3, #4
 800db3a:	441d      	add	r5, r3
 800db3c:	445b      	add	r3, fp
 800db3e:	461e      	mov	r6, r3
 800db40:	462c      	mov	r4, r5
 800db42:	4544      	cmp	r4, r8
 800db44:	d30e      	bcc.n	800db64 <__mdiff+0xf8>
 800db46:	f108 0103 	add.w	r1, r8, #3
 800db4a:	1b49      	subs	r1, r1, r5
 800db4c:	f021 0103 	bic.w	r1, r1, #3
 800db50:	3d03      	subs	r5, #3
 800db52:	45a8      	cmp	r8, r5
 800db54:	bf38      	it	cc
 800db56:	2100      	movcc	r1, #0
 800db58:	440b      	add	r3, r1
 800db5a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800db5e:	b191      	cbz	r1, 800db86 <__mdiff+0x11a>
 800db60:	6117      	str	r7, [r2, #16]
 800db62:	e79d      	b.n	800daa0 <__mdiff+0x34>
 800db64:	f854 1b04 	ldr.w	r1, [r4], #4
 800db68:	46e6      	mov	lr, ip
 800db6a:	0c08      	lsrs	r0, r1, #16
 800db6c:	fa1c fc81 	uxtah	ip, ip, r1
 800db70:	4471      	add	r1, lr
 800db72:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800db76:	b289      	uxth	r1, r1
 800db78:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800db7c:	f846 1b04 	str.w	r1, [r6], #4
 800db80:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800db84:	e7dd      	b.n	800db42 <__mdiff+0xd6>
 800db86:	3f01      	subs	r7, #1
 800db88:	e7e7      	b.n	800db5a <__mdiff+0xee>
 800db8a:	bf00      	nop
 800db8c:	0800ef2b 	.word	0x0800ef2b
 800db90:	0800ef9c 	.word	0x0800ef9c

0800db94 <__ulp>:
 800db94:	b082      	sub	sp, #8
 800db96:	ed8d 0b00 	vstr	d0, [sp]
 800db9a:	9a01      	ldr	r2, [sp, #4]
 800db9c:	4b0f      	ldr	r3, [pc, #60]	@ (800dbdc <__ulp+0x48>)
 800db9e:	4013      	ands	r3, r2
 800dba0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	dc08      	bgt.n	800dbba <__ulp+0x26>
 800dba8:	425b      	negs	r3, r3
 800dbaa:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800dbae:	ea4f 5223 	mov.w	r2, r3, asr #20
 800dbb2:	da04      	bge.n	800dbbe <__ulp+0x2a>
 800dbb4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800dbb8:	4113      	asrs	r3, r2
 800dbba:	2200      	movs	r2, #0
 800dbbc:	e008      	b.n	800dbd0 <__ulp+0x3c>
 800dbbe:	f1a2 0314 	sub.w	r3, r2, #20
 800dbc2:	2b1e      	cmp	r3, #30
 800dbc4:	bfda      	itte	le
 800dbc6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800dbca:	40da      	lsrle	r2, r3
 800dbcc:	2201      	movgt	r2, #1
 800dbce:	2300      	movs	r3, #0
 800dbd0:	4619      	mov	r1, r3
 800dbd2:	4610      	mov	r0, r2
 800dbd4:	ec41 0b10 	vmov	d0, r0, r1
 800dbd8:	b002      	add	sp, #8
 800dbda:	4770      	bx	lr
 800dbdc:	7ff00000 	.word	0x7ff00000

0800dbe0 <__b2d>:
 800dbe0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dbe4:	6906      	ldr	r6, [r0, #16]
 800dbe6:	f100 0814 	add.w	r8, r0, #20
 800dbea:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800dbee:	1f37      	subs	r7, r6, #4
 800dbf0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800dbf4:	4610      	mov	r0, r2
 800dbf6:	f7ff fd53 	bl	800d6a0 <__hi0bits>
 800dbfa:	f1c0 0320 	rsb	r3, r0, #32
 800dbfe:	280a      	cmp	r0, #10
 800dc00:	600b      	str	r3, [r1, #0]
 800dc02:	491b      	ldr	r1, [pc, #108]	@ (800dc70 <__b2d+0x90>)
 800dc04:	dc15      	bgt.n	800dc32 <__b2d+0x52>
 800dc06:	f1c0 0c0b 	rsb	ip, r0, #11
 800dc0a:	fa22 f30c 	lsr.w	r3, r2, ip
 800dc0e:	45b8      	cmp	r8, r7
 800dc10:	ea43 0501 	orr.w	r5, r3, r1
 800dc14:	bf34      	ite	cc
 800dc16:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800dc1a:	2300      	movcs	r3, #0
 800dc1c:	3015      	adds	r0, #21
 800dc1e:	fa02 f000 	lsl.w	r0, r2, r0
 800dc22:	fa23 f30c 	lsr.w	r3, r3, ip
 800dc26:	4303      	orrs	r3, r0
 800dc28:	461c      	mov	r4, r3
 800dc2a:	ec45 4b10 	vmov	d0, r4, r5
 800dc2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc32:	45b8      	cmp	r8, r7
 800dc34:	bf3a      	itte	cc
 800dc36:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800dc3a:	f1a6 0708 	subcc.w	r7, r6, #8
 800dc3e:	2300      	movcs	r3, #0
 800dc40:	380b      	subs	r0, #11
 800dc42:	d012      	beq.n	800dc6a <__b2d+0x8a>
 800dc44:	f1c0 0120 	rsb	r1, r0, #32
 800dc48:	fa23 f401 	lsr.w	r4, r3, r1
 800dc4c:	4082      	lsls	r2, r0
 800dc4e:	4322      	orrs	r2, r4
 800dc50:	4547      	cmp	r7, r8
 800dc52:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800dc56:	bf8c      	ite	hi
 800dc58:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800dc5c:	2200      	movls	r2, #0
 800dc5e:	4083      	lsls	r3, r0
 800dc60:	40ca      	lsrs	r2, r1
 800dc62:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800dc66:	4313      	orrs	r3, r2
 800dc68:	e7de      	b.n	800dc28 <__b2d+0x48>
 800dc6a:	ea42 0501 	orr.w	r5, r2, r1
 800dc6e:	e7db      	b.n	800dc28 <__b2d+0x48>
 800dc70:	3ff00000 	.word	0x3ff00000

0800dc74 <__d2b>:
 800dc74:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dc78:	460f      	mov	r7, r1
 800dc7a:	2101      	movs	r1, #1
 800dc7c:	ec59 8b10 	vmov	r8, r9, d0
 800dc80:	4616      	mov	r6, r2
 800dc82:	f7ff fc1b 	bl	800d4bc <_Balloc>
 800dc86:	4604      	mov	r4, r0
 800dc88:	b930      	cbnz	r0, 800dc98 <__d2b+0x24>
 800dc8a:	4602      	mov	r2, r0
 800dc8c:	4b23      	ldr	r3, [pc, #140]	@ (800dd1c <__d2b+0xa8>)
 800dc8e:	4824      	ldr	r0, [pc, #144]	@ (800dd20 <__d2b+0xac>)
 800dc90:	f240 310f 	movw	r1, #783	@ 0x30f
 800dc94:	f000 fd46 	bl	800e724 <__assert_func>
 800dc98:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800dc9c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800dca0:	b10d      	cbz	r5, 800dca6 <__d2b+0x32>
 800dca2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dca6:	9301      	str	r3, [sp, #4]
 800dca8:	f1b8 0300 	subs.w	r3, r8, #0
 800dcac:	d023      	beq.n	800dcf6 <__d2b+0x82>
 800dcae:	4668      	mov	r0, sp
 800dcb0:	9300      	str	r3, [sp, #0]
 800dcb2:	f7ff fd14 	bl	800d6de <__lo0bits>
 800dcb6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dcba:	b1d0      	cbz	r0, 800dcf2 <__d2b+0x7e>
 800dcbc:	f1c0 0320 	rsb	r3, r0, #32
 800dcc0:	fa02 f303 	lsl.w	r3, r2, r3
 800dcc4:	430b      	orrs	r3, r1
 800dcc6:	40c2      	lsrs	r2, r0
 800dcc8:	6163      	str	r3, [r4, #20]
 800dcca:	9201      	str	r2, [sp, #4]
 800dccc:	9b01      	ldr	r3, [sp, #4]
 800dcce:	61a3      	str	r3, [r4, #24]
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	bf0c      	ite	eq
 800dcd4:	2201      	moveq	r2, #1
 800dcd6:	2202      	movne	r2, #2
 800dcd8:	6122      	str	r2, [r4, #16]
 800dcda:	b1a5      	cbz	r5, 800dd06 <__d2b+0x92>
 800dcdc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800dce0:	4405      	add	r5, r0
 800dce2:	603d      	str	r5, [r7, #0]
 800dce4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800dce8:	6030      	str	r0, [r6, #0]
 800dcea:	4620      	mov	r0, r4
 800dcec:	b003      	add	sp, #12
 800dcee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dcf2:	6161      	str	r1, [r4, #20]
 800dcf4:	e7ea      	b.n	800dccc <__d2b+0x58>
 800dcf6:	a801      	add	r0, sp, #4
 800dcf8:	f7ff fcf1 	bl	800d6de <__lo0bits>
 800dcfc:	9b01      	ldr	r3, [sp, #4]
 800dcfe:	6163      	str	r3, [r4, #20]
 800dd00:	3020      	adds	r0, #32
 800dd02:	2201      	movs	r2, #1
 800dd04:	e7e8      	b.n	800dcd8 <__d2b+0x64>
 800dd06:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800dd0a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800dd0e:	6038      	str	r0, [r7, #0]
 800dd10:	6918      	ldr	r0, [r3, #16]
 800dd12:	f7ff fcc5 	bl	800d6a0 <__hi0bits>
 800dd16:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800dd1a:	e7e5      	b.n	800dce8 <__d2b+0x74>
 800dd1c:	0800ef2b 	.word	0x0800ef2b
 800dd20:	0800ef9c 	.word	0x0800ef9c

0800dd24 <__ratio>:
 800dd24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd28:	4688      	mov	r8, r1
 800dd2a:	4669      	mov	r1, sp
 800dd2c:	4681      	mov	r9, r0
 800dd2e:	f7ff ff57 	bl	800dbe0 <__b2d>
 800dd32:	a901      	add	r1, sp, #4
 800dd34:	4640      	mov	r0, r8
 800dd36:	ec55 4b10 	vmov	r4, r5, d0
 800dd3a:	f7ff ff51 	bl	800dbe0 <__b2d>
 800dd3e:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800dd42:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800dd46:	1ad2      	subs	r2, r2, r3
 800dd48:	e9dd 3100 	ldrd	r3, r1, [sp]
 800dd4c:	1a5b      	subs	r3, r3, r1
 800dd4e:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800dd52:	ec57 6b10 	vmov	r6, r7, d0
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	bfd6      	itet	le
 800dd5a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800dd5e:	462a      	movgt	r2, r5
 800dd60:	463a      	movle	r2, r7
 800dd62:	46ab      	mov	fp, r5
 800dd64:	46a2      	mov	sl, r4
 800dd66:	bfce      	itee	gt
 800dd68:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800dd6c:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800dd70:	ee00 3a90 	vmovle	s1, r3
 800dd74:	ec4b ab17 	vmov	d7, sl, fp
 800dd78:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800dd7c:	b003      	add	sp, #12
 800dd7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800dd82 <__copybits>:
 800dd82:	3901      	subs	r1, #1
 800dd84:	b570      	push	{r4, r5, r6, lr}
 800dd86:	1149      	asrs	r1, r1, #5
 800dd88:	6914      	ldr	r4, [r2, #16]
 800dd8a:	3101      	adds	r1, #1
 800dd8c:	f102 0314 	add.w	r3, r2, #20
 800dd90:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800dd94:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800dd98:	1f05      	subs	r5, r0, #4
 800dd9a:	42a3      	cmp	r3, r4
 800dd9c:	d30c      	bcc.n	800ddb8 <__copybits+0x36>
 800dd9e:	1aa3      	subs	r3, r4, r2
 800dda0:	3b11      	subs	r3, #17
 800dda2:	f023 0303 	bic.w	r3, r3, #3
 800dda6:	3211      	adds	r2, #17
 800dda8:	42a2      	cmp	r2, r4
 800ddaa:	bf88      	it	hi
 800ddac:	2300      	movhi	r3, #0
 800ddae:	4418      	add	r0, r3
 800ddb0:	2300      	movs	r3, #0
 800ddb2:	4288      	cmp	r0, r1
 800ddb4:	d305      	bcc.n	800ddc2 <__copybits+0x40>
 800ddb6:	bd70      	pop	{r4, r5, r6, pc}
 800ddb8:	f853 6b04 	ldr.w	r6, [r3], #4
 800ddbc:	f845 6f04 	str.w	r6, [r5, #4]!
 800ddc0:	e7eb      	b.n	800dd9a <__copybits+0x18>
 800ddc2:	f840 3b04 	str.w	r3, [r0], #4
 800ddc6:	e7f4      	b.n	800ddb2 <__copybits+0x30>

0800ddc8 <__any_on>:
 800ddc8:	f100 0214 	add.w	r2, r0, #20
 800ddcc:	6900      	ldr	r0, [r0, #16]
 800ddce:	114b      	asrs	r3, r1, #5
 800ddd0:	4298      	cmp	r0, r3
 800ddd2:	b510      	push	{r4, lr}
 800ddd4:	db11      	blt.n	800ddfa <__any_on+0x32>
 800ddd6:	dd0a      	ble.n	800ddee <__any_on+0x26>
 800ddd8:	f011 011f 	ands.w	r1, r1, #31
 800dddc:	d007      	beq.n	800ddee <__any_on+0x26>
 800ddde:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800dde2:	fa24 f001 	lsr.w	r0, r4, r1
 800dde6:	fa00 f101 	lsl.w	r1, r0, r1
 800ddea:	428c      	cmp	r4, r1
 800ddec:	d10b      	bne.n	800de06 <__any_on+0x3e>
 800ddee:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ddf2:	4293      	cmp	r3, r2
 800ddf4:	d803      	bhi.n	800ddfe <__any_on+0x36>
 800ddf6:	2000      	movs	r0, #0
 800ddf8:	bd10      	pop	{r4, pc}
 800ddfa:	4603      	mov	r3, r0
 800ddfc:	e7f7      	b.n	800ddee <__any_on+0x26>
 800ddfe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800de02:	2900      	cmp	r1, #0
 800de04:	d0f5      	beq.n	800ddf2 <__any_on+0x2a>
 800de06:	2001      	movs	r0, #1
 800de08:	e7f6      	b.n	800ddf8 <__any_on+0x30>
	...

0800de0c <_strtol_l.isra.0>:
 800de0c:	2b24      	cmp	r3, #36	@ 0x24
 800de0e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800de12:	4686      	mov	lr, r0
 800de14:	4690      	mov	r8, r2
 800de16:	d801      	bhi.n	800de1c <_strtol_l.isra.0+0x10>
 800de18:	2b01      	cmp	r3, #1
 800de1a:	d106      	bne.n	800de2a <_strtol_l.isra.0+0x1e>
 800de1c:	f7fe f8ce 	bl	800bfbc <__errno>
 800de20:	2316      	movs	r3, #22
 800de22:	6003      	str	r3, [r0, #0]
 800de24:	2000      	movs	r0, #0
 800de26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de2a:	4834      	ldr	r0, [pc, #208]	@ (800defc <_strtol_l.isra.0+0xf0>)
 800de2c:	460d      	mov	r5, r1
 800de2e:	462a      	mov	r2, r5
 800de30:	f815 4b01 	ldrb.w	r4, [r5], #1
 800de34:	5d06      	ldrb	r6, [r0, r4]
 800de36:	f016 0608 	ands.w	r6, r6, #8
 800de3a:	d1f8      	bne.n	800de2e <_strtol_l.isra.0+0x22>
 800de3c:	2c2d      	cmp	r4, #45	@ 0x2d
 800de3e:	d110      	bne.n	800de62 <_strtol_l.isra.0+0x56>
 800de40:	782c      	ldrb	r4, [r5, #0]
 800de42:	2601      	movs	r6, #1
 800de44:	1c95      	adds	r5, r2, #2
 800de46:	f033 0210 	bics.w	r2, r3, #16
 800de4a:	d115      	bne.n	800de78 <_strtol_l.isra.0+0x6c>
 800de4c:	2c30      	cmp	r4, #48	@ 0x30
 800de4e:	d10d      	bne.n	800de6c <_strtol_l.isra.0+0x60>
 800de50:	782a      	ldrb	r2, [r5, #0]
 800de52:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800de56:	2a58      	cmp	r2, #88	@ 0x58
 800de58:	d108      	bne.n	800de6c <_strtol_l.isra.0+0x60>
 800de5a:	786c      	ldrb	r4, [r5, #1]
 800de5c:	3502      	adds	r5, #2
 800de5e:	2310      	movs	r3, #16
 800de60:	e00a      	b.n	800de78 <_strtol_l.isra.0+0x6c>
 800de62:	2c2b      	cmp	r4, #43	@ 0x2b
 800de64:	bf04      	itt	eq
 800de66:	782c      	ldrbeq	r4, [r5, #0]
 800de68:	1c95      	addeq	r5, r2, #2
 800de6a:	e7ec      	b.n	800de46 <_strtol_l.isra.0+0x3a>
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	d1f6      	bne.n	800de5e <_strtol_l.isra.0+0x52>
 800de70:	2c30      	cmp	r4, #48	@ 0x30
 800de72:	bf14      	ite	ne
 800de74:	230a      	movne	r3, #10
 800de76:	2308      	moveq	r3, #8
 800de78:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800de7c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800de80:	2200      	movs	r2, #0
 800de82:	fbbc f9f3 	udiv	r9, ip, r3
 800de86:	4610      	mov	r0, r2
 800de88:	fb03 ca19 	mls	sl, r3, r9, ip
 800de8c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800de90:	2f09      	cmp	r7, #9
 800de92:	d80f      	bhi.n	800deb4 <_strtol_l.isra.0+0xa8>
 800de94:	463c      	mov	r4, r7
 800de96:	42a3      	cmp	r3, r4
 800de98:	dd1b      	ble.n	800ded2 <_strtol_l.isra.0+0xc6>
 800de9a:	1c57      	adds	r7, r2, #1
 800de9c:	d007      	beq.n	800deae <_strtol_l.isra.0+0xa2>
 800de9e:	4581      	cmp	r9, r0
 800dea0:	d314      	bcc.n	800decc <_strtol_l.isra.0+0xc0>
 800dea2:	d101      	bne.n	800dea8 <_strtol_l.isra.0+0x9c>
 800dea4:	45a2      	cmp	sl, r4
 800dea6:	db11      	blt.n	800decc <_strtol_l.isra.0+0xc0>
 800dea8:	fb00 4003 	mla	r0, r0, r3, r4
 800deac:	2201      	movs	r2, #1
 800deae:	f815 4b01 	ldrb.w	r4, [r5], #1
 800deb2:	e7eb      	b.n	800de8c <_strtol_l.isra.0+0x80>
 800deb4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800deb8:	2f19      	cmp	r7, #25
 800deba:	d801      	bhi.n	800dec0 <_strtol_l.isra.0+0xb4>
 800debc:	3c37      	subs	r4, #55	@ 0x37
 800debe:	e7ea      	b.n	800de96 <_strtol_l.isra.0+0x8a>
 800dec0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800dec4:	2f19      	cmp	r7, #25
 800dec6:	d804      	bhi.n	800ded2 <_strtol_l.isra.0+0xc6>
 800dec8:	3c57      	subs	r4, #87	@ 0x57
 800deca:	e7e4      	b.n	800de96 <_strtol_l.isra.0+0x8a>
 800decc:	f04f 32ff 	mov.w	r2, #4294967295
 800ded0:	e7ed      	b.n	800deae <_strtol_l.isra.0+0xa2>
 800ded2:	1c53      	adds	r3, r2, #1
 800ded4:	d108      	bne.n	800dee8 <_strtol_l.isra.0+0xdc>
 800ded6:	2322      	movs	r3, #34	@ 0x22
 800ded8:	f8ce 3000 	str.w	r3, [lr]
 800dedc:	4660      	mov	r0, ip
 800dede:	f1b8 0f00 	cmp.w	r8, #0
 800dee2:	d0a0      	beq.n	800de26 <_strtol_l.isra.0+0x1a>
 800dee4:	1e69      	subs	r1, r5, #1
 800dee6:	e006      	b.n	800def6 <_strtol_l.isra.0+0xea>
 800dee8:	b106      	cbz	r6, 800deec <_strtol_l.isra.0+0xe0>
 800deea:	4240      	negs	r0, r0
 800deec:	f1b8 0f00 	cmp.w	r8, #0
 800def0:	d099      	beq.n	800de26 <_strtol_l.isra.0+0x1a>
 800def2:	2a00      	cmp	r2, #0
 800def4:	d1f6      	bne.n	800dee4 <_strtol_l.isra.0+0xd8>
 800def6:	f8c8 1000 	str.w	r1, [r8]
 800defa:	e794      	b.n	800de26 <_strtol_l.isra.0+0x1a>
 800defc:	0800f099 	.word	0x0800f099

0800df00 <_strtol_r>:
 800df00:	f7ff bf84 	b.w	800de0c <_strtol_l.isra.0>

0800df04 <__ascii_wctomb>:
 800df04:	4603      	mov	r3, r0
 800df06:	4608      	mov	r0, r1
 800df08:	b141      	cbz	r1, 800df1c <__ascii_wctomb+0x18>
 800df0a:	2aff      	cmp	r2, #255	@ 0xff
 800df0c:	d904      	bls.n	800df18 <__ascii_wctomb+0x14>
 800df0e:	228a      	movs	r2, #138	@ 0x8a
 800df10:	601a      	str	r2, [r3, #0]
 800df12:	f04f 30ff 	mov.w	r0, #4294967295
 800df16:	4770      	bx	lr
 800df18:	700a      	strb	r2, [r1, #0]
 800df1a:	2001      	movs	r0, #1
 800df1c:	4770      	bx	lr

0800df1e <__ssputs_r>:
 800df1e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800df22:	688e      	ldr	r6, [r1, #8]
 800df24:	461f      	mov	r7, r3
 800df26:	42be      	cmp	r6, r7
 800df28:	680b      	ldr	r3, [r1, #0]
 800df2a:	4682      	mov	sl, r0
 800df2c:	460c      	mov	r4, r1
 800df2e:	4690      	mov	r8, r2
 800df30:	d82d      	bhi.n	800df8e <__ssputs_r+0x70>
 800df32:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800df36:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800df3a:	d026      	beq.n	800df8a <__ssputs_r+0x6c>
 800df3c:	6965      	ldr	r5, [r4, #20]
 800df3e:	6909      	ldr	r1, [r1, #16]
 800df40:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800df44:	eba3 0901 	sub.w	r9, r3, r1
 800df48:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800df4c:	1c7b      	adds	r3, r7, #1
 800df4e:	444b      	add	r3, r9
 800df50:	106d      	asrs	r5, r5, #1
 800df52:	429d      	cmp	r5, r3
 800df54:	bf38      	it	cc
 800df56:	461d      	movcc	r5, r3
 800df58:	0553      	lsls	r3, r2, #21
 800df5a:	d527      	bpl.n	800dfac <__ssputs_r+0x8e>
 800df5c:	4629      	mov	r1, r5
 800df5e:	f7ff fa0f 	bl	800d380 <_malloc_r>
 800df62:	4606      	mov	r6, r0
 800df64:	b360      	cbz	r0, 800dfc0 <__ssputs_r+0xa2>
 800df66:	6921      	ldr	r1, [r4, #16]
 800df68:	464a      	mov	r2, r9
 800df6a:	f7fe f854 	bl	800c016 <memcpy>
 800df6e:	89a3      	ldrh	r3, [r4, #12]
 800df70:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800df74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800df78:	81a3      	strh	r3, [r4, #12]
 800df7a:	6126      	str	r6, [r4, #16]
 800df7c:	6165      	str	r5, [r4, #20]
 800df7e:	444e      	add	r6, r9
 800df80:	eba5 0509 	sub.w	r5, r5, r9
 800df84:	6026      	str	r6, [r4, #0]
 800df86:	60a5      	str	r5, [r4, #8]
 800df88:	463e      	mov	r6, r7
 800df8a:	42be      	cmp	r6, r7
 800df8c:	d900      	bls.n	800df90 <__ssputs_r+0x72>
 800df8e:	463e      	mov	r6, r7
 800df90:	6820      	ldr	r0, [r4, #0]
 800df92:	4632      	mov	r2, r6
 800df94:	4641      	mov	r1, r8
 800df96:	f000 fb9b 	bl	800e6d0 <memmove>
 800df9a:	68a3      	ldr	r3, [r4, #8]
 800df9c:	1b9b      	subs	r3, r3, r6
 800df9e:	60a3      	str	r3, [r4, #8]
 800dfa0:	6823      	ldr	r3, [r4, #0]
 800dfa2:	4433      	add	r3, r6
 800dfa4:	6023      	str	r3, [r4, #0]
 800dfa6:	2000      	movs	r0, #0
 800dfa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dfac:	462a      	mov	r2, r5
 800dfae:	f000 fbeb 	bl	800e788 <_realloc_r>
 800dfb2:	4606      	mov	r6, r0
 800dfb4:	2800      	cmp	r0, #0
 800dfb6:	d1e0      	bne.n	800df7a <__ssputs_r+0x5c>
 800dfb8:	6921      	ldr	r1, [r4, #16]
 800dfba:	4650      	mov	r0, sl
 800dfbc:	f7fe fe32 	bl	800cc24 <_free_r>
 800dfc0:	230c      	movs	r3, #12
 800dfc2:	f8ca 3000 	str.w	r3, [sl]
 800dfc6:	89a3      	ldrh	r3, [r4, #12]
 800dfc8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dfcc:	81a3      	strh	r3, [r4, #12]
 800dfce:	f04f 30ff 	mov.w	r0, #4294967295
 800dfd2:	e7e9      	b.n	800dfa8 <__ssputs_r+0x8a>

0800dfd4 <_svfiprintf_r>:
 800dfd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfd8:	4698      	mov	r8, r3
 800dfda:	898b      	ldrh	r3, [r1, #12]
 800dfdc:	061b      	lsls	r3, r3, #24
 800dfde:	b09d      	sub	sp, #116	@ 0x74
 800dfe0:	4607      	mov	r7, r0
 800dfe2:	460d      	mov	r5, r1
 800dfe4:	4614      	mov	r4, r2
 800dfe6:	d510      	bpl.n	800e00a <_svfiprintf_r+0x36>
 800dfe8:	690b      	ldr	r3, [r1, #16]
 800dfea:	b973      	cbnz	r3, 800e00a <_svfiprintf_r+0x36>
 800dfec:	2140      	movs	r1, #64	@ 0x40
 800dfee:	f7ff f9c7 	bl	800d380 <_malloc_r>
 800dff2:	6028      	str	r0, [r5, #0]
 800dff4:	6128      	str	r0, [r5, #16]
 800dff6:	b930      	cbnz	r0, 800e006 <_svfiprintf_r+0x32>
 800dff8:	230c      	movs	r3, #12
 800dffa:	603b      	str	r3, [r7, #0]
 800dffc:	f04f 30ff 	mov.w	r0, #4294967295
 800e000:	b01d      	add	sp, #116	@ 0x74
 800e002:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e006:	2340      	movs	r3, #64	@ 0x40
 800e008:	616b      	str	r3, [r5, #20]
 800e00a:	2300      	movs	r3, #0
 800e00c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e00e:	2320      	movs	r3, #32
 800e010:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e014:	f8cd 800c 	str.w	r8, [sp, #12]
 800e018:	2330      	movs	r3, #48	@ 0x30
 800e01a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e1b8 <_svfiprintf_r+0x1e4>
 800e01e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e022:	f04f 0901 	mov.w	r9, #1
 800e026:	4623      	mov	r3, r4
 800e028:	469a      	mov	sl, r3
 800e02a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e02e:	b10a      	cbz	r2, 800e034 <_svfiprintf_r+0x60>
 800e030:	2a25      	cmp	r2, #37	@ 0x25
 800e032:	d1f9      	bne.n	800e028 <_svfiprintf_r+0x54>
 800e034:	ebba 0b04 	subs.w	fp, sl, r4
 800e038:	d00b      	beq.n	800e052 <_svfiprintf_r+0x7e>
 800e03a:	465b      	mov	r3, fp
 800e03c:	4622      	mov	r2, r4
 800e03e:	4629      	mov	r1, r5
 800e040:	4638      	mov	r0, r7
 800e042:	f7ff ff6c 	bl	800df1e <__ssputs_r>
 800e046:	3001      	adds	r0, #1
 800e048:	f000 80a7 	beq.w	800e19a <_svfiprintf_r+0x1c6>
 800e04c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e04e:	445a      	add	r2, fp
 800e050:	9209      	str	r2, [sp, #36]	@ 0x24
 800e052:	f89a 3000 	ldrb.w	r3, [sl]
 800e056:	2b00      	cmp	r3, #0
 800e058:	f000 809f 	beq.w	800e19a <_svfiprintf_r+0x1c6>
 800e05c:	2300      	movs	r3, #0
 800e05e:	f04f 32ff 	mov.w	r2, #4294967295
 800e062:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e066:	f10a 0a01 	add.w	sl, sl, #1
 800e06a:	9304      	str	r3, [sp, #16]
 800e06c:	9307      	str	r3, [sp, #28]
 800e06e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e072:	931a      	str	r3, [sp, #104]	@ 0x68
 800e074:	4654      	mov	r4, sl
 800e076:	2205      	movs	r2, #5
 800e078:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e07c:	484e      	ldr	r0, [pc, #312]	@ (800e1b8 <_svfiprintf_r+0x1e4>)
 800e07e:	f7f2 f93f 	bl	8000300 <memchr>
 800e082:	9a04      	ldr	r2, [sp, #16]
 800e084:	b9d8      	cbnz	r0, 800e0be <_svfiprintf_r+0xea>
 800e086:	06d0      	lsls	r0, r2, #27
 800e088:	bf44      	itt	mi
 800e08a:	2320      	movmi	r3, #32
 800e08c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e090:	0711      	lsls	r1, r2, #28
 800e092:	bf44      	itt	mi
 800e094:	232b      	movmi	r3, #43	@ 0x2b
 800e096:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e09a:	f89a 3000 	ldrb.w	r3, [sl]
 800e09e:	2b2a      	cmp	r3, #42	@ 0x2a
 800e0a0:	d015      	beq.n	800e0ce <_svfiprintf_r+0xfa>
 800e0a2:	9a07      	ldr	r2, [sp, #28]
 800e0a4:	4654      	mov	r4, sl
 800e0a6:	2000      	movs	r0, #0
 800e0a8:	f04f 0c0a 	mov.w	ip, #10
 800e0ac:	4621      	mov	r1, r4
 800e0ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e0b2:	3b30      	subs	r3, #48	@ 0x30
 800e0b4:	2b09      	cmp	r3, #9
 800e0b6:	d94b      	bls.n	800e150 <_svfiprintf_r+0x17c>
 800e0b8:	b1b0      	cbz	r0, 800e0e8 <_svfiprintf_r+0x114>
 800e0ba:	9207      	str	r2, [sp, #28]
 800e0bc:	e014      	b.n	800e0e8 <_svfiprintf_r+0x114>
 800e0be:	eba0 0308 	sub.w	r3, r0, r8
 800e0c2:	fa09 f303 	lsl.w	r3, r9, r3
 800e0c6:	4313      	orrs	r3, r2
 800e0c8:	9304      	str	r3, [sp, #16]
 800e0ca:	46a2      	mov	sl, r4
 800e0cc:	e7d2      	b.n	800e074 <_svfiprintf_r+0xa0>
 800e0ce:	9b03      	ldr	r3, [sp, #12]
 800e0d0:	1d19      	adds	r1, r3, #4
 800e0d2:	681b      	ldr	r3, [r3, #0]
 800e0d4:	9103      	str	r1, [sp, #12]
 800e0d6:	2b00      	cmp	r3, #0
 800e0d8:	bfbb      	ittet	lt
 800e0da:	425b      	neglt	r3, r3
 800e0dc:	f042 0202 	orrlt.w	r2, r2, #2
 800e0e0:	9307      	strge	r3, [sp, #28]
 800e0e2:	9307      	strlt	r3, [sp, #28]
 800e0e4:	bfb8      	it	lt
 800e0e6:	9204      	strlt	r2, [sp, #16]
 800e0e8:	7823      	ldrb	r3, [r4, #0]
 800e0ea:	2b2e      	cmp	r3, #46	@ 0x2e
 800e0ec:	d10a      	bne.n	800e104 <_svfiprintf_r+0x130>
 800e0ee:	7863      	ldrb	r3, [r4, #1]
 800e0f0:	2b2a      	cmp	r3, #42	@ 0x2a
 800e0f2:	d132      	bne.n	800e15a <_svfiprintf_r+0x186>
 800e0f4:	9b03      	ldr	r3, [sp, #12]
 800e0f6:	1d1a      	adds	r2, r3, #4
 800e0f8:	681b      	ldr	r3, [r3, #0]
 800e0fa:	9203      	str	r2, [sp, #12]
 800e0fc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e100:	3402      	adds	r4, #2
 800e102:	9305      	str	r3, [sp, #20]
 800e104:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e1c8 <_svfiprintf_r+0x1f4>
 800e108:	7821      	ldrb	r1, [r4, #0]
 800e10a:	2203      	movs	r2, #3
 800e10c:	4650      	mov	r0, sl
 800e10e:	f7f2 f8f7 	bl	8000300 <memchr>
 800e112:	b138      	cbz	r0, 800e124 <_svfiprintf_r+0x150>
 800e114:	9b04      	ldr	r3, [sp, #16]
 800e116:	eba0 000a 	sub.w	r0, r0, sl
 800e11a:	2240      	movs	r2, #64	@ 0x40
 800e11c:	4082      	lsls	r2, r0
 800e11e:	4313      	orrs	r3, r2
 800e120:	3401      	adds	r4, #1
 800e122:	9304      	str	r3, [sp, #16]
 800e124:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e128:	4824      	ldr	r0, [pc, #144]	@ (800e1bc <_svfiprintf_r+0x1e8>)
 800e12a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e12e:	2206      	movs	r2, #6
 800e130:	f7f2 f8e6 	bl	8000300 <memchr>
 800e134:	2800      	cmp	r0, #0
 800e136:	d036      	beq.n	800e1a6 <_svfiprintf_r+0x1d2>
 800e138:	4b21      	ldr	r3, [pc, #132]	@ (800e1c0 <_svfiprintf_r+0x1ec>)
 800e13a:	bb1b      	cbnz	r3, 800e184 <_svfiprintf_r+0x1b0>
 800e13c:	9b03      	ldr	r3, [sp, #12]
 800e13e:	3307      	adds	r3, #7
 800e140:	f023 0307 	bic.w	r3, r3, #7
 800e144:	3308      	adds	r3, #8
 800e146:	9303      	str	r3, [sp, #12]
 800e148:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e14a:	4433      	add	r3, r6
 800e14c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e14e:	e76a      	b.n	800e026 <_svfiprintf_r+0x52>
 800e150:	fb0c 3202 	mla	r2, ip, r2, r3
 800e154:	460c      	mov	r4, r1
 800e156:	2001      	movs	r0, #1
 800e158:	e7a8      	b.n	800e0ac <_svfiprintf_r+0xd8>
 800e15a:	2300      	movs	r3, #0
 800e15c:	3401      	adds	r4, #1
 800e15e:	9305      	str	r3, [sp, #20]
 800e160:	4619      	mov	r1, r3
 800e162:	f04f 0c0a 	mov.w	ip, #10
 800e166:	4620      	mov	r0, r4
 800e168:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e16c:	3a30      	subs	r2, #48	@ 0x30
 800e16e:	2a09      	cmp	r2, #9
 800e170:	d903      	bls.n	800e17a <_svfiprintf_r+0x1a6>
 800e172:	2b00      	cmp	r3, #0
 800e174:	d0c6      	beq.n	800e104 <_svfiprintf_r+0x130>
 800e176:	9105      	str	r1, [sp, #20]
 800e178:	e7c4      	b.n	800e104 <_svfiprintf_r+0x130>
 800e17a:	fb0c 2101 	mla	r1, ip, r1, r2
 800e17e:	4604      	mov	r4, r0
 800e180:	2301      	movs	r3, #1
 800e182:	e7f0      	b.n	800e166 <_svfiprintf_r+0x192>
 800e184:	ab03      	add	r3, sp, #12
 800e186:	9300      	str	r3, [sp, #0]
 800e188:	462a      	mov	r2, r5
 800e18a:	4b0e      	ldr	r3, [pc, #56]	@ (800e1c4 <_svfiprintf_r+0x1f0>)
 800e18c:	a904      	add	r1, sp, #16
 800e18e:	4638      	mov	r0, r7
 800e190:	f7fc ff9a 	bl	800b0c8 <_printf_float>
 800e194:	1c42      	adds	r2, r0, #1
 800e196:	4606      	mov	r6, r0
 800e198:	d1d6      	bne.n	800e148 <_svfiprintf_r+0x174>
 800e19a:	89ab      	ldrh	r3, [r5, #12]
 800e19c:	065b      	lsls	r3, r3, #25
 800e19e:	f53f af2d 	bmi.w	800dffc <_svfiprintf_r+0x28>
 800e1a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e1a4:	e72c      	b.n	800e000 <_svfiprintf_r+0x2c>
 800e1a6:	ab03      	add	r3, sp, #12
 800e1a8:	9300      	str	r3, [sp, #0]
 800e1aa:	462a      	mov	r2, r5
 800e1ac:	4b05      	ldr	r3, [pc, #20]	@ (800e1c4 <_svfiprintf_r+0x1f0>)
 800e1ae:	a904      	add	r1, sp, #16
 800e1b0:	4638      	mov	r0, r7
 800e1b2:	f7fd fa11 	bl	800b5d8 <_printf_i>
 800e1b6:	e7ed      	b.n	800e194 <_svfiprintf_r+0x1c0>
 800e1b8:	0800eff5 	.word	0x0800eff5
 800e1bc:	0800efff 	.word	0x0800efff
 800e1c0:	0800b0c9 	.word	0x0800b0c9
 800e1c4:	0800df1f 	.word	0x0800df1f
 800e1c8:	0800effb 	.word	0x0800effb

0800e1cc <__sfputc_r>:
 800e1cc:	6893      	ldr	r3, [r2, #8]
 800e1ce:	3b01      	subs	r3, #1
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	b410      	push	{r4}
 800e1d4:	6093      	str	r3, [r2, #8]
 800e1d6:	da08      	bge.n	800e1ea <__sfputc_r+0x1e>
 800e1d8:	6994      	ldr	r4, [r2, #24]
 800e1da:	42a3      	cmp	r3, r4
 800e1dc:	db01      	blt.n	800e1e2 <__sfputc_r+0x16>
 800e1de:	290a      	cmp	r1, #10
 800e1e0:	d103      	bne.n	800e1ea <__sfputc_r+0x1e>
 800e1e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e1e6:	f000 b9df 	b.w	800e5a8 <__swbuf_r>
 800e1ea:	6813      	ldr	r3, [r2, #0]
 800e1ec:	1c58      	adds	r0, r3, #1
 800e1ee:	6010      	str	r0, [r2, #0]
 800e1f0:	7019      	strb	r1, [r3, #0]
 800e1f2:	4608      	mov	r0, r1
 800e1f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e1f8:	4770      	bx	lr

0800e1fa <__sfputs_r>:
 800e1fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1fc:	4606      	mov	r6, r0
 800e1fe:	460f      	mov	r7, r1
 800e200:	4614      	mov	r4, r2
 800e202:	18d5      	adds	r5, r2, r3
 800e204:	42ac      	cmp	r4, r5
 800e206:	d101      	bne.n	800e20c <__sfputs_r+0x12>
 800e208:	2000      	movs	r0, #0
 800e20a:	e007      	b.n	800e21c <__sfputs_r+0x22>
 800e20c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e210:	463a      	mov	r2, r7
 800e212:	4630      	mov	r0, r6
 800e214:	f7ff ffda 	bl	800e1cc <__sfputc_r>
 800e218:	1c43      	adds	r3, r0, #1
 800e21a:	d1f3      	bne.n	800e204 <__sfputs_r+0xa>
 800e21c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e220 <_vfiprintf_r>:
 800e220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e224:	460d      	mov	r5, r1
 800e226:	b09d      	sub	sp, #116	@ 0x74
 800e228:	4614      	mov	r4, r2
 800e22a:	4698      	mov	r8, r3
 800e22c:	4606      	mov	r6, r0
 800e22e:	b118      	cbz	r0, 800e238 <_vfiprintf_r+0x18>
 800e230:	6a03      	ldr	r3, [r0, #32]
 800e232:	b90b      	cbnz	r3, 800e238 <_vfiprintf_r+0x18>
 800e234:	f7fd fd80 	bl	800bd38 <__sinit>
 800e238:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e23a:	07d9      	lsls	r1, r3, #31
 800e23c:	d405      	bmi.n	800e24a <_vfiprintf_r+0x2a>
 800e23e:	89ab      	ldrh	r3, [r5, #12]
 800e240:	059a      	lsls	r2, r3, #22
 800e242:	d402      	bmi.n	800e24a <_vfiprintf_r+0x2a>
 800e244:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e246:	f7fd fee4 	bl	800c012 <__retarget_lock_acquire_recursive>
 800e24a:	89ab      	ldrh	r3, [r5, #12]
 800e24c:	071b      	lsls	r3, r3, #28
 800e24e:	d501      	bpl.n	800e254 <_vfiprintf_r+0x34>
 800e250:	692b      	ldr	r3, [r5, #16]
 800e252:	b99b      	cbnz	r3, 800e27c <_vfiprintf_r+0x5c>
 800e254:	4629      	mov	r1, r5
 800e256:	4630      	mov	r0, r6
 800e258:	f000 f9e4 	bl	800e624 <__swsetup_r>
 800e25c:	b170      	cbz	r0, 800e27c <_vfiprintf_r+0x5c>
 800e25e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e260:	07dc      	lsls	r4, r3, #31
 800e262:	d504      	bpl.n	800e26e <_vfiprintf_r+0x4e>
 800e264:	f04f 30ff 	mov.w	r0, #4294967295
 800e268:	b01d      	add	sp, #116	@ 0x74
 800e26a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e26e:	89ab      	ldrh	r3, [r5, #12]
 800e270:	0598      	lsls	r0, r3, #22
 800e272:	d4f7      	bmi.n	800e264 <_vfiprintf_r+0x44>
 800e274:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e276:	f7fd fecd 	bl	800c014 <__retarget_lock_release_recursive>
 800e27a:	e7f3      	b.n	800e264 <_vfiprintf_r+0x44>
 800e27c:	2300      	movs	r3, #0
 800e27e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e280:	2320      	movs	r3, #32
 800e282:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e286:	f8cd 800c 	str.w	r8, [sp, #12]
 800e28a:	2330      	movs	r3, #48	@ 0x30
 800e28c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e43c <_vfiprintf_r+0x21c>
 800e290:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e294:	f04f 0901 	mov.w	r9, #1
 800e298:	4623      	mov	r3, r4
 800e29a:	469a      	mov	sl, r3
 800e29c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e2a0:	b10a      	cbz	r2, 800e2a6 <_vfiprintf_r+0x86>
 800e2a2:	2a25      	cmp	r2, #37	@ 0x25
 800e2a4:	d1f9      	bne.n	800e29a <_vfiprintf_r+0x7a>
 800e2a6:	ebba 0b04 	subs.w	fp, sl, r4
 800e2aa:	d00b      	beq.n	800e2c4 <_vfiprintf_r+0xa4>
 800e2ac:	465b      	mov	r3, fp
 800e2ae:	4622      	mov	r2, r4
 800e2b0:	4629      	mov	r1, r5
 800e2b2:	4630      	mov	r0, r6
 800e2b4:	f7ff ffa1 	bl	800e1fa <__sfputs_r>
 800e2b8:	3001      	adds	r0, #1
 800e2ba:	f000 80a7 	beq.w	800e40c <_vfiprintf_r+0x1ec>
 800e2be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e2c0:	445a      	add	r2, fp
 800e2c2:	9209      	str	r2, [sp, #36]	@ 0x24
 800e2c4:	f89a 3000 	ldrb.w	r3, [sl]
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	f000 809f 	beq.w	800e40c <_vfiprintf_r+0x1ec>
 800e2ce:	2300      	movs	r3, #0
 800e2d0:	f04f 32ff 	mov.w	r2, #4294967295
 800e2d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e2d8:	f10a 0a01 	add.w	sl, sl, #1
 800e2dc:	9304      	str	r3, [sp, #16]
 800e2de:	9307      	str	r3, [sp, #28]
 800e2e0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e2e4:	931a      	str	r3, [sp, #104]	@ 0x68
 800e2e6:	4654      	mov	r4, sl
 800e2e8:	2205      	movs	r2, #5
 800e2ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e2ee:	4853      	ldr	r0, [pc, #332]	@ (800e43c <_vfiprintf_r+0x21c>)
 800e2f0:	f7f2 f806 	bl	8000300 <memchr>
 800e2f4:	9a04      	ldr	r2, [sp, #16]
 800e2f6:	b9d8      	cbnz	r0, 800e330 <_vfiprintf_r+0x110>
 800e2f8:	06d1      	lsls	r1, r2, #27
 800e2fa:	bf44      	itt	mi
 800e2fc:	2320      	movmi	r3, #32
 800e2fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e302:	0713      	lsls	r3, r2, #28
 800e304:	bf44      	itt	mi
 800e306:	232b      	movmi	r3, #43	@ 0x2b
 800e308:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e30c:	f89a 3000 	ldrb.w	r3, [sl]
 800e310:	2b2a      	cmp	r3, #42	@ 0x2a
 800e312:	d015      	beq.n	800e340 <_vfiprintf_r+0x120>
 800e314:	9a07      	ldr	r2, [sp, #28]
 800e316:	4654      	mov	r4, sl
 800e318:	2000      	movs	r0, #0
 800e31a:	f04f 0c0a 	mov.w	ip, #10
 800e31e:	4621      	mov	r1, r4
 800e320:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e324:	3b30      	subs	r3, #48	@ 0x30
 800e326:	2b09      	cmp	r3, #9
 800e328:	d94b      	bls.n	800e3c2 <_vfiprintf_r+0x1a2>
 800e32a:	b1b0      	cbz	r0, 800e35a <_vfiprintf_r+0x13a>
 800e32c:	9207      	str	r2, [sp, #28]
 800e32e:	e014      	b.n	800e35a <_vfiprintf_r+0x13a>
 800e330:	eba0 0308 	sub.w	r3, r0, r8
 800e334:	fa09 f303 	lsl.w	r3, r9, r3
 800e338:	4313      	orrs	r3, r2
 800e33a:	9304      	str	r3, [sp, #16]
 800e33c:	46a2      	mov	sl, r4
 800e33e:	e7d2      	b.n	800e2e6 <_vfiprintf_r+0xc6>
 800e340:	9b03      	ldr	r3, [sp, #12]
 800e342:	1d19      	adds	r1, r3, #4
 800e344:	681b      	ldr	r3, [r3, #0]
 800e346:	9103      	str	r1, [sp, #12]
 800e348:	2b00      	cmp	r3, #0
 800e34a:	bfbb      	ittet	lt
 800e34c:	425b      	neglt	r3, r3
 800e34e:	f042 0202 	orrlt.w	r2, r2, #2
 800e352:	9307      	strge	r3, [sp, #28]
 800e354:	9307      	strlt	r3, [sp, #28]
 800e356:	bfb8      	it	lt
 800e358:	9204      	strlt	r2, [sp, #16]
 800e35a:	7823      	ldrb	r3, [r4, #0]
 800e35c:	2b2e      	cmp	r3, #46	@ 0x2e
 800e35e:	d10a      	bne.n	800e376 <_vfiprintf_r+0x156>
 800e360:	7863      	ldrb	r3, [r4, #1]
 800e362:	2b2a      	cmp	r3, #42	@ 0x2a
 800e364:	d132      	bne.n	800e3cc <_vfiprintf_r+0x1ac>
 800e366:	9b03      	ldr	r3, [sp, #12]
 800e368:	1d1a      	adds	r2, r3, #4
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	9203      	str	r2, [sp, #12]
 800e36e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e372:	3402      	adds	r4, #2
 800e374:	9305      	str	r3, [sp, #20]
 800e376:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e44c <_vfiprintf_r+0x22c>
 800e37a:	7821      	ldrb	r1, [r4, #0]
 800e37c:	2203      	movs	r2, #3
 800e37e:	4650      	mov	r0, sl
 800e380:	f7f1 ffbe 	bl	8000300 <memchr>
 800e384:	b138      	cbz	r0, 800e396 <_vfiprintf_r+0x176>
 800e386:	9b04      	ldr	r3, [sp, #16]
 800e388:	eba0 000a 	sub.w	r0, r0, sl
 800e38c:	2240      	movs	r2, #64	@ 0x40
 800e38e:	4082      	lsls	r2, r0
 800e390:	4313      	orrs	r3, r2
 800e392:	3401      	adds	r4, #1
 800e394:	9304      	str	r3, [sp, #16]
 800e396:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e39a:	4829      	ldr	r0, [pc, #164]	@ (800e440 <_vfiprintf_r+0x220>)
 800e39c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e3a0:	2206      	movs	r2, #6
 800e3a2:	f7f1 ffad 	bl	8000300 <memchr>
 800e3a6:	2800      	cmp	r0, #0
 800e3a8:	d03f      	beq.n	800e42a <_vfiprintf_r+0x20a>
 800e3aa:	4b26      	ldr	r3, [pc, #152]	@ (800e444 <_vfiprintf_r+0x224>)
 800e3ac:	bb1b      	cbnz	r3, 800e3f6 <_vfiprintf_r+0x1d6>
 800e3ae:	9b03      	ldr	r3, [sp, #12]
 800e3b0:	3307      	adds	r3, #7
 800e3b2:	f023 0307 	bic.w	r3, r3, #7
 800e3b6:	3308      	adds	r3, #8
 800e3b8:	9303      	str	r3, [sp, #12]
 800e3ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e3bc:	443b      	add	r3, r7
 800e3be:	9309      	str	r3, [sp, #36]	@ 0x24
 800e3c0:	e76a      	b.n	800e298 <_vfiprintf_r+0x78>
 800e3c2:	fb0c 3202 	mla	r2, ip, r2, r3
 800e3c6:	460c      	mov	r4, r1
 800e3c8:	2001      	movs	r0, #1
 800e3ca:	e7a8      	b.n	800e31e <_vfiprintf_r+0xfe>
 800e3cc:	2300      	movs	r3, #0
 800e3ce:	3401      	adds	r4, #1
 800e3d0:	9305      	str	r3, [sp, #20]
 800e3d2:	4619      	mov	r1, r3
 800e3d4:	f04f 0c0a 	mov.w	ip, #10
 800e3d8:	4620      	mov	r0, r4
 800e3da:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e3de:	3a30      	subs	r2, #48	@ 0x30
 800e3e0:	2a09      	cmp	r2, #9
 800e3e2:	d903      	bls.n	800e3ec <_vfiprintf_r+0x1cc>
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	d0c6      	beq.n	800e376 <_vfiprintf_r+0x156>
 800e3e8:	9105      	str	r1, [sp, #20]
 800e3ea:	e7c4      	b.n	800e376 <_vfiprintf_r+0x156>
 800e3ec:	fb0c 2101 	mla	r1, ip, r1, r2
 800e3f0:	4604      	mov	r4, r0
 800e3f2:	2301      	movs	r3, #1
 800e3f4:	e7f0      	b.n	800e3d8 <_vfiprintf_r+0x1b8>
 800e3f6:	ab03      	add	r3, sp, #12
 800e3f8:	9300      	str	r3, [sp, #0]
 800e3fa:	462a      	mov	r2, r5
 800e3fc:	4b12      	ldr	r3, [pc, #72]	@ (800e448 <_vfiprintf_r+0x228>)
 800e3fe:	a904      	add	r1, sp, #16
 800e400:	4630      	mov	r0, r6
 800e402:	f7fc fe61 	bl	800b0c8 <_printf_float>
 800e406:	4607      	mov	r7, r0
 800e408:	1c78      	adds	r0, r7, #1
 800e40a:	d1d6      	bne.n	800e3ba <_vfiprintf_r+0x19a>
 800e40c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e40e:	07d9      	lsls	r1, r3, #31
 800e410:	d405      	bmi.n	800e41e <_vfiprintf_r+0x1fe>
 800e412:	89ab      	ldrh	r3, [r5, #12]
 800e414:	059a      	lsls	r2, r3, #22
 800e416:	d402      	bmi.n	800e41e <_vfiprintf_r+0x1fe>
 800e418:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e41a:	f7fd fdfb 	bl	800c014 <__retarget_lock_release_recursive>
 800e41e:	89ab      	ldrh	r3, [r5, #12]
 800e420:	065b      	lsls	r3, r3, #25
 800e422:	f53f af1f 	bmi.w	800e264 <_vfiprintf_r+0x44>
 800e426:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e428:	e71e      	b.n	800e268 <_vfiprintf_r+0x48>
 800e42a:	ab03      	add	r3, sp, #12
 800e42c:	9300      	str	r3, [sp, #0]
 800e42e:	462a      	mov	r2, r5
 800e430:	4b05      	ldr	r3, [pc, #20]	@ (800e448 <_vfiprintf_r+0x228>)
 800e432:	a904      	add	r1, sp, #16
 800e434:	4630      	mov	r0, r6
 800e436:	f7fd f8cf 	bl	800b5d8 <_printf_i>
 800e43a:	e7e4      	b.n	800e406 <_vfiprintf_r+0x1e6>
 800e43c:	0800eff5 	.word	0x0800eff5
 800e440:	0800efff 	.word	0x0800efff
 800e444:	0800b0c9 	.word	0x0800b0c9
 800e448:	0800e1fb 	.word	0x0800e1fb
 800e44c:	0800effb 	.word	0x0800effb

0800e450 <__sflush_r>:
 800e450:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e454:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e458:	0716      	lsls	r6, r2, #28
 800e45a:	4605      	mov	r5, r0
 800e45c:	460c      	mov	r4, r1
 800e45e:	d454      	bmi.n	800e50a <__sflush_r+0xba>
 800e460:	684b      	ldr	r3, [r1, #4]
 800e462:	2b00      	cmp	r3, #0
 800e464:	dc02      	bgt.n	800e46c <__sflush_r+0x1c>
 800e466:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e468:	2b00      	cmp	r3, #0
 800e46a:	dd48      	ble.n	800e4fe <__sflush_r+0xae>
 800e46c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e46e:	2e00      	cmp	r6, #0
 800e470:	d045      	beq.n	800e4fe <__sflush_r+0xae>
 800e472:	2300      	movs	r3, #0
 800e474:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e478:	682f      	ldr	r7, [r5, #0]
 800e47a:	6a21      	ldr	r1, [r4, #32]
 800e47c:	602b      	str	r3, [r5, #0]
 800e47e:	d030      	beq.n	800e4e2 <__sflush_r+0x92>
 800e480:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e482:	89a3      	ldrh	r3, [r4, #12]
 800e484:	0759      	lsls	r1, r3, #29
 800e486:	d505      	bpl.n	800e494 <__sflush_r+0x44>
 800e488:	6863      	ldr	r3, [r4, #4]
 800e48a:	1ad2      	subs	r2, r2, r3
 800e48c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e48e:	b10b      	cbz	r3, 800e494 <__sflush_r+0x44>
 800e490:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e492:	1ad2      	subs	r2, r2, r3
 800e494:	2300      	movs	r3, #0
 800e496:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e498:	6a21      	ldr	r1, [r4, #32]
 800e49a:	4628      	mov	r0, r5
 800e49c:	47b0      	blx	r6
 800e49e:	1c43      	adds	r3, r0, #1
 800e4a0:	89a3      	ldrh	r3, [r4, #12]
 800e4a2:	d106      	bne.n	800e4b2 <__sflush_r+0x62>
 800e4a4:	6829      	ldr	r1, [r5, #0]
 800e4a6:	291d      	cmp	r1, #29
 800e4a8:	d82b      	bhi.n	800e502 <__sflush_r+0xb2>
 800e4aa:	4a2a      	ldr	r2, [pc, #168]	@ (800e554 <__sflush_r+0x104>)
 800e4ac:	40ca      	lsrs	r2, r1
 800e4ae:	07d6      	lsls	r6, r2, #31
 800e4b0:	d527      	bpl.n	800e502 <__sflush_r+0xb2>
 800e4b2:	2200      	movs	r2, #0
 800e4b4:	6062      	str	r2, [r4, #4]
 800e4b6:	04d9      	lsls	r1, r3, #19
 800e4b8:	6922      	ldr	r2, [r4, #16]
 800e4ba:	6022      	str	r2, [r4, #0]
 800e4bc:	d504      	bpl.n	800e4c8 <__sflush_r+0x78>
 800e4be:	1c42      	adds	r2, r0, #1
 800e4c0:	d101      	bne.n	800e4c6 <__sflush_r+0x76>
 800e4c2:	682b      	ldr	r3, [r5, #0]
 800e4c4:	b903      	cbnz	r3, 800e4c8 <__sflush_r+0x78>
 800e4c6:	6560      	str	r0, [r4, #84]	@ 0x54
 800e4c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e4ca:	602f      	str	r7, [r5, #0]
 800e4cc:	b1b9      	cbz	r1, 800e4fe <__sflush_r+0xae>
 800e4ce:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e4d2:	4299      	cmp	r1, r3
 800e4d4:	d002      	beq.n	800e4dc <__sflush_r+0x8c>
 800e4d6:	4628      	mov	r0, r5
 800e4d8:	f7fe fba4 	bl	800cc24 <_free_r>
 800e4dc:	2300      	movs	r3, #0
 800e4de:	6363      	str	r3, [r4, #52]	@ 0x34
 800e4e0:	e00d      	b.n	800e4fe <__sflush_r+0xae>
 800e4e2:	2301      	movs	r3, #1
 800e4e4:	4628      	mov	r0, r5
 800e4e6:	47b0      	blx	r6
 800e4e8:	4602      	mov	r2, r0
 800e4ea:	1c50      	adds	r0, r2, #1
 800e4ec:	d1c9      	bne.n	800e482 <__sflush_r+0x32>
 800e4ee:	682b      	ldr	r3, [r5, #0]
 800e4f0:	2b00      	cmp	r3, #0
 800e4f2:	d0c6      	beq.n	800e482 <__sflush_r+0x32>
 800e4f4:	2b1d      	cmp	r3, #29
 800e4f6:	d001      	beq.n	800e4fc <__sflush_r+0xac>
 800e4f8:	2b16      	cmp	r3, #22
 800e4fa:	d11e      	bne.n	800e53a <__sflush_r+0xea>
 800e4fc:	602f      	str	r7, [r5, #0]
 800e4fe:	2000      	movs	r0, #0
 800e500:	e022      	b.n	800e548 <__sflush_r+0xf8>
 800e502:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e506:	b21b      	sxth	r3, r3
 800e508:	e01b      	b.n	800e542 <__sflush_r+0xf2>
 800e50a:	690f      	ldr	r7, [r1, #16]
 800e50c:	2f00      	cmp	r7, #0
 800e50e:	d0f6      	beq.n	800e4fe <__sflush_r+0xae>
 800e510:	0793      	lsls	r3, r2, #30
 800e512:	680e      	ldr	r6, [r1, #0]
 800e514:	bf08      	it	eq
 800e516:	694b      	ldreq	r3, [r1, #20]
 800e518:	600f      	str	r7, [r1, #0]
 800e51a:	bf18      	it	ne
 800e51c:	2300      	movne	r3, #0
 800e51e:	eba6 0807 	sub.w	r8, r6, r7
 800e522:	608b      	str	r3, [r1, #8]
 800e524:	f1b8 0f00 	cmp.w	r8, #0
 800e528:	dde9      	ble.n	800e4fe <__sflush_r+0xae>
 800e52a:	6a21      	ldr	r1, [r4, #32]
 800e52c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e52e:	4643      	mov	r3, r8
 800e530:	463a      	mov	r2, r7
 800e532:	4628      	mov	r0, r5
 800e534:	47b0      	blx	r6
 800e536:	2800      	cmp	r0, #0
 800e538:	dc08      	bgt.n	800e54c <__sflush_r+0xfc>
 800e53a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e53e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e542:	81a3      	strh	r3, [r4, #12]
 800e544:	f04f 30ff 	mov.w	r0, #4294967295
 800e548:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e54c:	4407      	add	r7, r0
 800e54e:	eba8 0800 	sub.w	r8, r8, r0
 800e552:	e7e7      	b.n	800e524 <__sflush_r+0xd4>
 800e554:	20400001 	.word	0x20400001

0800e558 <_fflush_r>:
 800e558:	b538      	push	{r3, r4, r5, lr}
 800e55a:	690b      	ldr	r3, [r1, #16]
 800e55c:	4605      	mov	r5, r0
 800e55e:	460c      	mov	r4, r1
 800e560:	b913      	cbnz	r3, 800e568 <_fflush_r+0x10>
 800e562:	2500      	movs	r5, #0
 800e564:	4628      	mov	r0, r5
 800e566:	bd38      	pop	{r3, r4, r5, pc}
 800e568:	b118      	cbz	r0, 800e572 <_fflush_r+0x1a>
 800e56a:	6a03      	ldr	r3, [r0, #32]
 800e56c:	b90b      	cbnz	r3, 800e572 <_fflush_r+0x1a>
 800e56e:	f7fd fbe3 	bl	800bd38 <__sinit>
 800e572:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e576:	2b00      	cmp	r3, #0
 800e578:	d0f3      	beq.n	800e562 <_fflush_r+0xa>
 800e57a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e57c:	07d0      	lsls	r0, r2, #31
 800e57e:	d404      	bmi.n	800e58a <_fflush_r+0x32>
 800e580:	0599      	lsls	r1, r3, #22
 800e582:	d402      	bmi.n	800e58a <_fflush_r+0x32>
 800e584:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e586:	f7fd fd44 	bl	800c012 <__retarget_lock_acquire_recursive>
 800e58a:	4628      	mov	r0, r5
 800e58c:	4621      	mov	r1, r4
 800e58e:	f7ff ff5f 	bl	800e450 <__sflush_r>
 800e592:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e594:	07da      	lsls	r2, r3, #31
 800e596:	4605      	mov	r5, r0
 800e598:	d4e4      	bmi.n	800e564 <_fflush_r+0xc>
 800e59a:	89a3      	ldrh	r3, [r4, #12]
 800e59c:	059b      	lsls	r3, r3, #22
 800e59e:	d4e1      	bmi.n	800e564 <_fflush_r+0xc>
 800e5a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e5a2:	f7fd fd37 	bl	800c014 <__retarget_lock_release_recursive>
 800e5a6:	e7dd      	b.n	800e564 <_fflush_r+0xc>

0800e5a8 <__swbuf_r>:
 800e5a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5aa:	460e      	mov	r6, r1
 800e5ac:	4614      	mov	r4, r2
 800e5ae:	4605      	mov	r5, r0
 800e5b0:	b118      	cbz	r0, 800e5ba <__swbuf_r+0x12>
 800e5b2:	6a03      	ldr	r3, [r0, #32]
 800e5b4:	b90b      	cbnz	r3, 800e5ba <__swbuf_r+0x12>
 800e5b6:	f7fd fbbf 	bl	800bd38 <__sinit>
 800e5ba:	69a3      	ldr	r3, [r4, #24]
 800e5bc:	60a3      	str	r3, [r4, #8]
 800e5be:	89a3      	ldrh	r3, [r4, #12]
 800e5c0:	071a      	lsls	r2, r3, #28
 800e5c2:	d501      	bpl.n	800e5c8 <__swbuf_r+0x20>
 800e5c4:	6923      	ldr	r3, [r4, #16]
 800e5c6:	b943      	cbnz	r3, 800e5da <__swbuf_r+0x32>
 800e5c8:	4621      	mov	r1, r4
 800e5ca:	4628      	mov	r0, r5
 800e5cc:	f000 f82a 	bl	800e624 <__swsetup_r>
 800e5d0:	b118      	cbz	r0, 800e5da <__swbuf_r+0x32>
 800e5d2:	f04f 37ff 	mov.w	r7, #4294967295
 800e5d6:	4638      	mov	r0, r7
 800e5d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e5da:	6823      	ldr	r3, [r4, #0]
 800e5dc:	6922      	ldr	r2, [r4, #16]
 800e5de:	1a98      	subs	r0, r3, r2
 800e5e0:	6963      	ldr	r3, [r4, #20]
 800e5e2:	b2f6      	uxtb	r6, r6
 800e5e4:	4283      	cmp	r3, r0
 800e5e6:	4637      	mov	r7, r6
 800e5e8:	dc05      	bgt.n	800e5f6 <__swbuf_r+0x4e>
 800e5ea:	4621      	mov	r1, r4
 800e5ec:	4628      	mov	r0, r5
 800e5ee:	f7ff ffb3 	bl	800e558 <_fflush_r>
 800e5f2:	2800      	cmp	r0, #0
 800e5f4:	d1ed      	bne.n	800e5d2 <__swbuf_r+0x2a>
 800e5f6:	68a3      	ldr	r3, [r4, #8]
 800e5f8:	3b01      	subs	r3, #1
 800e5fa:	60a3      	str	r3, [r4, #8]
 800e5fc:	6823      	ldr	r3, [r4, #0]
 800e5fe:	1c5a      	adds	r2, r3, #1
 800e600:	6022      	str	r2, [r4, #0]
 800e602:	701e      	strb	r6, [r3, #0]
 800e604:	6962      	ldr	r2, [r4, #20]
 800e606:	1c43      	adds	r3, r0, #1
 800e608:	429a      	cmp	r2, r3
 800e60a:	d004      	beq.n	800e616 <__swbuf_r+0x6e>
 800e60c:	89a3      	ldrh	r3, [r4, #12]
 800e60e:	07db      	lsls	r3, r3, #31
 800e610:	d5e1      	bpl.n	800e5d6 <__swbuf_r+0x2e>
 800e612:	2e0a      	cmp	r6, #10
 800e614:	d1df      	bne.n	800e5d6 <__swbuf_r+0x2e>
 800e616:	4621      	mov	r1, r4
 800e618:	4628      	mov	r0, r5
 800e61a:	f7ff ff9d 	bl	800e558 <_fflush_r>
 800e61e:	2800      	cmp	r0, #0
 800e620:	d0d9      	beq.n	800e5d6 <__swbuf_r+0x2e>
 800e622:	e7d6      	b.n	800e5d2 <__swbuf_r+0x2a>

0800e624 <__swsetup_r>:
 800e624:	b538      	push	{r3, r4, r5, lr}
 800e626:	4b29      	ldr	r3, [pc, #164]	@ (800e6cc <__swsetup_r+0xa8>)
 800e628:	4605      	mov	r5, r0
 800e62a:	6818      	ldr	r0, [r3, #0]
 800e62c:	460c      	mov	r4, r1
 800e62e:	b118      	cbz	r0, 800e638 <__swsetup_r+0x14>
 800e630:	6a03      	ldr	r3, [r0, #32]
 800e632:	b90b      	cbnz	r3, 800e638 <__swsetup_r+0x14>
 800e634:	f7fd fb80 	bl	800bd38 <__sinit>
 800e638:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e63c:	0719      	lsls	r1, r3, #28
 800e63e:	d422      	bmi.n	800e686 <__swsetup_r+0x62>
 800e640:	06da      	lsls	r2, r3, #27
 800e642:	d407      	bmi.n	800e654 <__swsetup_r+0x30>
 800e644:	2209      	movs	r2, #9
 800e646:	602a      	str	r2, [r5, #0]
 800e648:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e64c:	81a3      	strh	r3, [r4, #12]
 800e64e:	f04f 30ff 	mov.w	r0, #4294967295
 800e652:	e033      	b.n	800e6bc <__swsetup_r+0x98>
 800e654:	0758      	lsls	r0, r3, #29
 800e656:	d512      	bpl.n	800e67e <__swsetup_r+0x5a>
 800e658:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e65a:	b141      	cbz	r1, 800e66e <__swsetup_r+0x4a>
 800e65c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e660:	4299      	cmp	r1, r3
 800e662:	d002      	beq.n	800e66a <__swsetup_r+0x46>
 800e664:	4628      	mov	r0, r5
 800e666:	f7fe fadd 	bl	800cc24 <_free_r>
 800e66a:	2300      	movs	r3, #0
 800e66c:	6363      	str	r3, [r4, #52]	@ 0x34
 800e66e:	89a3      	ldrh	r3, [r4, #12]
 800e670:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e674:	81a3      	strh	r3, [r4, #12]
 800e676:	2300      	movs	r3, #0
 800e678:	6063      	str	r3, [r4, #4]
 800e67a:	6923      	ldr	r3, [r4, #16]
 800e67c:	6023      	str	r3, [r4, #0]
 800e67e:	89a3      	ldrh	r3, [r4, #12]
 800e680:	f043 0308 	orr.w	r3, r3, #8
 800e684:	81a3      	strh	r3, [r4, #12]
 800e686:	6923      	ldr	r3, [r4, #16]
 800e688:	b94b      	cbnz	r3, 800e69e <__swsetup_r+0x7a>
 800e68a:	89a3      	ldrh	r3, [r4, #12]
 800e68c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e690:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e694:	d003      	beq.n	800e69e <__swsetup_r+0x7a>
 800e696:	4621      	mov	r1, r4
 800e698:	4628      	mov	r0, r5
 800e69a:	f000 f8db 	bl	800e854 <__smakebuf_r>
 800e69e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e6a2:	f013 0201 	ands.w	r2, r3, #1
 800e6a6:	d00a      	beq.n	800e6be <__swsetup_r+0x9a>
 800e6a8:	2200      	movs	r2, #0
 800e6aa:	60a2      	str	r2, [r4, #8]
 800e6ac:	6962      	ldr	r2, [r4, #20]
 800e6ae:	4252      	negs	r2, r2
 800e6b0:	61a2      	str	r2, [r4, #24]
 800e6b2:	6922      	ldr	r2, [r4, #16]
 800e6b4:	b942      	cbnz	r2, 800e6c8 <__swsetup_r+0xa4>
 800e6b6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e6ba:	d1c5      	bne.n	800e648 <__swsetup_r+0x24>
 800e6bc:	bd38      	pop	{r3, r4, r5, pc}
 800e6be:	0799      	lsls	r1, r3, #30
 800e6c0:	bf58      	it	pl
 800e6c2:	6962      	ldrpl	r2, [r4, #20]
 800e6c4:	60a2      	str	r2, [r4, #8]
 800e6c6:	e7f4      	b.n	800e6b2 <__swsetup_r+0x8e>
 800e6c8:	2000      	movs	r0, #0
 800e6ca:	e7f7      	b.n	800e6bc <__swsetup_r+0x98>
 800e6cc:	24000190 	.word	0x24000190

0800e6d0 <memmove>:
 800e6d0:	4288      	cmp	r0, r1
 800e6d2:	b510      	push	{r4, lr}
 800e6d4:	eb01 0402 	add.w	r4, r1, r2
 800e6d8:	d902      	bls.n	800e6e0 <memmove+0x10>
 800e6da:	4284      	cmp	r4, r0
 800e6dc:	4623      	mov	r3, r4
 800e6de:	d807      	bhi.n	800e6f0 <memmove+0x20>
 800e6e0:	1e43      	subs	r3, r0, #1
 800e6e2:	42a1      	cmp	r1, r4
 800e6e4:	d008      	beq.n	800e6f8 <memmove+0x28>
 800e6e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e6ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e6ee:	e7f8      	b.n	800e6e2 <memmove+0x12>
 800e6f0:	4402      	add	r2, r0
 800e6f2:	4601      	mov	r1, r0
 800e6f4:	428a      	cmp	r2, r1
 800e6f6:	d100      	bne.n	800e6fa <memmove+0x2a>
 800e6f8:	bd10      	pop	{r4, pc}
 800e6fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e6fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e702:	e7f7      	b.n	800e6f4 <memmove+0x24>

0800e704 <_sbrk_r>:
 800e704:	b538      	push	{r3, r4, r5, lr}
 800e706:	4d06      	ldr	r5, [pc, #24]	@ (800e720 <_sbrk_r+0x1c>)
 800e708:	2300      	movs	r3, #0
 800e70a:	4604      	mov	r4, r0
 800e70c:	4608      	mov	r0, r1
 800e70e:	602b      	str	r3, [r5, #0]
 800e710:	f7f3 ff0a 	bl	8002528 <_sbrk>
 800e714:	1c43      	adds	r3, r0, #1
 800e716:	d102      	bne.n	800e71e <_sbrk_r+0x1a>
 800e718:	682b      	ldr	r3, [r5, #0]
 800e71a:	b103      	cbz	r3, 800e71e <_sbrk_r+0x1a>
 800e71c:	6023      	str	r3, [r4, #0]
 800e71e:	bd38      	pop	{r3, r4, r5, pc}
 800e720:	24000fa4 	.word	0x24000fa4

0800e724 <__assert_func>:
 800e724:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e726:	4614      	mov	r4, r2
 800e728:	461a      	mov	r2, r3
 800e72a:	4b09      	ldr	r3, [pc, #36]	@ (800e750 <__assert_func+0x2c>)
 800e72c:	681b      	ldr	r3, [r3, #0]
 800e72e:	4605      	mov	r5, r0
 800e730:	68d8      	ldr	r0, [r3, #12]
 800e732:	b14c      	cbz	r4, 800e748 <__assert_func+0x24>
 800e734:	4b07      	ldr	r3, [pc, #28]	@ (800e754 <__assert_func+0x30>)
 800e736:	9100      	str	r1, [sp, #0]
 800e738:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e73c:	4906      	ldr	r1, [pc, #24]	@ (800e758 <__assert_func+0x34>)
 800e73e:	462b      	mov	r3, r5
 800e740:	f000 f850 	bl	800e7e4 <fiprintf>
 800e744:	f000 f8e4 	bl	800e910 <abort>
 800e748:	4b04      	ldr	r3, [pc, #16]	@ (800e75c <__assert_func+0x38>)
 800e74a:	461c      	mov	r4, r3
 800e74c:	e7f3      	b.n	800e736 <__assert_func+0x12>
 800e74e:	bf00      	nop
 800e750:	24000190 	.word	0x24000190
 800e754:	0800f006 	.word	0x0800f006
 800e758:	0800f013 	.word	0x0800f013
 800e75c:	0800f041 	.word	0x0800f041

0800e760 <_calloc_r>:
 800e760:	b570      	push	{r4, r5, r6, lr}
 800e762:	fba1 5402 	umull	r5, r4, r1, r2
 800e766:	b934      	cbnz	r4, 800e776 <_calloc_r+0x16>
 800e768:	4629      	mov	r1, r5
 800e76a:	f7fe fe09 	bl	800d380 <_malloc_r>
 800e76e:	4606      	mov	r6, r0
 800e770:	b928      	cbnz	r0, 800e77e <_calloc_r+0x1e>
 800e772:	4630      	mov	r0, r6
 800e774:	bd70      	pop	{r4, r5, r6, pc}
 800e776:	220c      	movs	r2, #12
 800e778:	6002      	str	r2, [r0, #0]
 800e77a:	2600      	movs	r6, #0
 800e77c:	e7f9      	b.n	800e772 <_calloc_r+0x12>
 800e77e:	462a      	mov	r2, r5
 800e780:	4621      	mov	r1, r4
 800e782:	f7fd fbaa 	bl	800beda <memset>
 800e786:	e7f4      	b.n	800e772 <_calloc_r+0x12>

0800e788 <_realloc_r>:
 800e788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e78c:	4607      	mov	r7, r0
 800e78e:	4614      	mov	r4, r2
 800e790:	460d      	mov	r5, r1
 800e792:	b921      	cbnz	r1, 800e79e <_realloc_r+0x16>
 800e794:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e798:	4611      	mov	r1, r2
 800e79a:	f7fe bdf1 	b.w	800d380 <_malloc_r>
 800e79e:	b92a      	cbnz	r2, 800e7ac <_realloc_r+0x24>
 800e7a0:	f7fe fa40 	bl	800cc24 <_free_r>
 800e7a4:	4625      	mov	r5, r4
 800e7a6:	4628      	mov	r0, r5
 800e7a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e7ac:	f000 f8b7 	bl	800e91e <_malloc_usable_size_r>
 800e7b0:	4284      	cmp	r4, r0
 800e7b2:	4606      	mov	r6, r0
 800e7b4:	d802      	bhi.n	800e7bc <_realloc_r+0x34>
 800e7b6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e7ba:	d8f4      	bhi.n	800e7a6 <_realloc_r+0x1e>
 800e7bc:	4621      	mov	r1, r4
 800e7be:	4638      	mov	r0, r7
 800e7c0:	f7fe fdde 	bl	800d380 <_malloc_r>
 800e7c4:	4680      	mov	r8, r0
 800e7c6:	b908      	cbnz	r0, 800e7cc <_realloc_r+0x44>
 800e7c8:	4645      	mov	r5, r8
 800e7ca:	e7ec      	b.n	800e7a6 <_realloc_r+0x1e>
 800e7cc:	42b4      	cmp	r4, r6
 800e7ce:	4622      	mov	r2, r4
 800e7d0:	4629      	mov	r1, r5
 800e7d2:	bf28      	it	cs
 800e7d4:	4632      	movcs	r2, r6
 800e7d6:	f7fd fc1e 	bl	800c016 <memcpy>
 800e7da:	4629      	mov	r1, r5
 800e7dc:	4638      	mov	r0, r7
 800e7de:	f7fe fa21 	bl	800cc24 <_free_r>
 800e7e2:	e7f1      	b.n	800e7c8 <_realloc_r+0x40>

0800e7e4 <fiprintf>:
 800e7e4:	b40e      	push	{r1, r2, r3}
 800e7e6:	b503      	push	{r0, r1, lr}
 800e7e8:	4601      	mov	r1, r0
 800e7ea:	ab03      	add	r3, sp, #12
 800e7ec:	4805      	ldr	r0, [pc, #20]	@ (800e804 <fiprintf+0x20>)
 800e7ee:	f853 2b04 	ldr.w	r2, [r3], #4
 800e7f2:	6800      	ldr	r0, [r0, #0]
 800e7f4:	9301      	str	r3, [sp, #4]
 800e7f6:	f7ff fd13 	bl	800e220 <_vfiprintf_r>
 800e7fa:	b002      	add	sp, #8
 800e7fc:	f85d eb04 	ldr.w	lr, [sp], #4
 800e800:	b003      	add	sp, #12
 800e802:	4770      	bx	lr
 800e804:	24000190 	.word	0x24000190

0800e808 <__swhatbuf_r>:
 800e808:	b570      	push	{r4, r5, r6, lr}
 800e80a:	460c      	mov	r4, r1
 800e80c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e810:	2900      	cmp	r1, #0
 800e812:	b096      	sub	sp, #88	@ 0x58
 800e814:	4615      	mov	r5, r2
 800e816:	461e      	mov	r6, r3
 800e818:	da0d      	bge.n	800e836 <__swhatbuf_r+0x2e>
 800e81a:	89a3      	ldrh	r3, [r4, #12]
 800e81c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e820:	f04f 0100 	mov.w	r1, #0
 800e824:	bf14      	ite	ne
 800e826:	2340      	movne	r3, #64	@ 0x40
 800e828:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e82c:	2000      	movs	r0, #0
 800e82e:	6031      	str	r1, [r6, #0]
 800e830:	602b      	str	r3, [r5, #0]
 800e832:	b016      	add	sp, #88	@ 0x58
 800e834:	bd70      	pop	{r4, r5, r6, pc}
 800e836:	466a      	mov	r2, sp
 800e838:	f000 f848 	bl	800e8cc <_fstat_r>
 800e83c:	2800      	cmp	r0, #0
 800e83e:	dbec      	blt.n	800e81a <__swhatbuf_r+0x12>
 800e840:	9901      	ldr	r1, [sp, #4]
 800e842:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e846:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e84a:	4259      	negs	r1, r3
 800e84c:	4159      	adcs	r1, r3
 800e84e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e852:	e7eb      	b.n	800e82c <__swhatbuf_r+0x24>

0800e854 <__smakebuf_r>:
 800e854:	898b      	ldrh	r3, [r1, #12]
 800e856:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e858:	079d      	lsls	r5, r3, #30
 800e85a:	4606      	mov	r6, r0
 800e85c:	460c      	mov	r4, r1
 800e85e:	d507      	bpl.n	800e870 <__smakebuf_r+0x1c>
 800e860:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e864:	6023      	str	r3, [r4, #0]
 800e866:	6123      	str	r3, [r4, #16]
 800e868:	2301      	movs	r3, #1
 800e86a:	6163      	str	r3, [r4, #20]
 800e86c:	b003      	add	sp, #12
 800e86e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e870:	ab01      	add	r3, sp, #4
 800e872:	466a      	mov	r2, sp
 800e874:	f7ff ffc8 	bl	800e808 <__swhatbuf_r>
 800e878:	9f00      	ldr	r7, [sp, #0]
 800e87a:	4605      	mov	r5, r0
 800e87c:	4639      	mov	r1, r7
 800e87e:	4630      	mov	r0, r6
 800e880:	f7fe fd7e 	bl	800d380 <_malloc_r>
 800e884:	b948      	cbnz	r0, 800e89a <__smakebuf_r+0x46>
 800e886:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e88a:	059a      	lsls	r2, r3, #22
 800e88c:	d4ee      	bmi.n	800e86c <__smakebuf_r+0x18>
 800e88e:	f023 0303 	bic.w	r3, r3, #3
 800e892:	f043 0302 	orr.w	r3, r3, #2
 800e896:	81a3      	strh	r3, [r4, #12]
 800e898:	e7e2      	b.n	800e860 <__smakebuf_r+0xc>
 800e89a:	89a3      	ldrh	r3, [r4, #12]
 800e89c:	6020      	str	r0, [r4, #0]
 800e89e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e8a2:	81a3      	strh	r3, [r4, #12]
 800e8a4:	9b01      	ldr	r3, [sp, #4]
 800e8a6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e8aa:	b15b      	cbz	r3, 800e8c4 <__smakebuf_r+0x70>
 800e8ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e8b0:	4630      	mov	r0, r6
 800e8b2:	f000 f81d 	bl	800e8f0 <_isatty_r>
 800e8b6:	b128      	cbz	r0, 800e8c4 <__smakebuf_r+0x70>
 800e8b8:	89a3      	ldrh	r3, [r4, #12]
 800e8ba:	f023 0303 	bic.w	r3, r3, #3
 800e8be:	f043 0301 	orr.w	r3, r3, #1
 800e8c2:	81a3      	strh	r3, [r4, #12]
 800e8c4:	89a3      	ldrh	r3, [r4, #12]
 800e8c6:	431d      	orrs	r5, r3
 800e8c8:	81a5      	strh	r5, [r4, #12]
 800e8ca:	e7cf      	b.n	800e86c <__smakebuf_r+0x18>

0800e8cc <_fstat_r>:
 800e8cc:	b538      	push	{r3, r4, r5, lr}
 800e8ce:	4d07      	ldr	r5, [pc, #28]	@ (800e8ec <_fstat_r+0x20>)
 800e8d0:	2300      	movs	r3, #0
 800e8d2:	4604      	mov	r4, r0
 800e8d4:	4608      	mov	r0, r1
 800e8d6:	4611      	mov	r1, r2
 800e8d8:	602b      	str	r3, [r5, #0]
 800e8da:	f7f3 fdfd 	bl	80024d8 <_fstat>
 800e8de:	1c43      	adds	r3, r0, #1
 800e8e0:	d102      	bne.n	800e8e8 <_fstat_r+0x1c>
 800e8e2:	682b      	ldr	r3, [r5, #0]
 800e8e4:	b103      	cbz	r3, 800e8e8 <_fstat_r+0x1c>
 800e8e6:	6023      	str	r3, [r4, #0]
 800e8e8:	bd38      	pop	{r3, r4, r5, pc}
 800e8ea:	bf00      	nop
 800e8ec:	24000fa4 	.word	0x24000fa4

0800e8f0 <_isatty_r>:
 800e8f0:	b538      	push	{r3, r4, r5, lr}
 800e8f2:	4d06      	ldr	r5, [pc, #24]	@ (800e90c <_isatty_r+0x1c>)
 800e8f4:	2300      	movs	r3, #0
 800e8f6:	4604      	mov	r4, r0
 800e8f8:	4608      	mov	r0, r1
 800e8fa:	602b      	str	r3, [r5, #0]
 800e8fc:	f7f3 fdfc 	bl	80024f8 <_isatty>
 800e900:	1c43      	adds	r3, r0, #1
 800e902:	d102      	bne.n	800e90a <_isatty_r+0x1a>
 800e904:	682b      	ldr	r3, [r5, #0]
 800e906:	b103      	cbz	r3, 800e90a <_isatty_r+0x1a>
 800e908:	6023      	str	r3, [r4, #0]
 800e90a:	bd38      	pop	{r3, r4, r5, pc}
 800e90c:	24000fa4 	.word	0x24000fa4

0800e910 <abort>:
 800e910:	b508      	push	{r3, lr}
 800e912:	2006      	movs	r0, #6
 800e914:	f000 f834 	bl	800e980 <raise>
 800e918:	2001      	movs	r0, #1
 800e91a:	f7f3 fd8d 	bl	8002438 <_exit>

0800e91e <_malloc_usable_size_r>:
 800e91e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e922:	1f18      	subs	r0, r3, #4
 800e924:	2b00      	cmp	r3, #0
 800e926:	bfbc      	itt	lt
 800e928:	580b      	ldrlt	r3, [r1, r0]
 800e92a:	18c0      	addlt	r0, r0, r3
 800e92c:	4770      	bx	lr

0800e92e <_raise_r>:
 800e92e:	291f      	cmp	r1, #31
 800e930:	b538      	push	{r3, r4, r5, lr}
 800e932:	4605      	mov	r5, r0
 800e934:	460c      	mov	r4, r1
 800e936:	d904      	bls.n	800e942 <_raise_r+0x14>
 800e938:	2316      	movs	r3, #22
 800e93a:	6003      	str	r3, [r0, #0]
 800e93c:	f04f 30ff 	mov.w	r0, #4294967295
 800e940:	bd38      	pop	{r3, r4, r5, pc}
 800e942:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e944:	b112      	cbz	r2, 800e94c <_raise_r+0x1e>
 800e946:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e94a:	b94b      	cbnz	r3, 800e960 <_raise_r+0x32>
 800e94c:	4628      	mov	r0, r5
 800e94e:	f000 f831 	bl	800e9b4 <_getpid_r>
 800e952:	4622      	mov	r2, r4
 800e954:	4601      	mov	r1, r0
 800e956:	4628      	mov	r0, r5
 800e958:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e95c:	f000 b818 	b.w	800e990 <_kill_r>
 800e960:	2b01      	cmp	r3, #1
 800e962:	d00a      	beq.n	800e97a <_raise_r+0x4c>
 800e964:	1c59      	adds	r1, r3, #1
 800e966:	d103      	bne.n	800e970 <_raise_r+0x42>
 800e968:	2316      	movs	r3, #22
 800e96a:	6003      	str	r3, [r0, #0]
 800e96c:	2001      	movs	r0, #1
 800e96e:	e7e7      	b.n	800e940 <_raise_r+0x12>
 800e970:	2100      	movs	r1, #0
 800e972:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e976:	4620      	mov	r0, r4
 800e978:	4798      	blx	r3
 800e97a:	2000      	movs	r0, #0
 800e97c:	e7e0      	b.n	800e940 <_raise_r+0x12>
	...

0800e980 <raise>:
 800e980:	4b02      	ldr	r3, [pc, #8]	@ (800e98c <raise+0xc>)
 800e982:	4601      	mov	r1, r0
 800e984:	6818      	ldr	r0, [r3, #0]
 800e986:	f7ff bfd2 	b.w	800e92e <_raise_r>
 800e98a:	bf00      	nop
 800e98c:	24000190 	.word	0x24000190

0800e990 <_kill_r>:
 800e990:	b538      	push	{r3, r4, r5, lr}
 800e992:	4d07      	ldr	r5, [pc, #28]	@ (800e9b0 <_kill_r+0x20>)
 800e994:	2300      	movs	r3, #0
 800e996:	4604      	mov	r4, r0
 800e998:	4608      	mov	r0, r1
 800e99a:	4611      	mov	r1, r2
 800e99c:	602b      	str	r3, [r5, #0]
 800e99e:	f7f3 fd3b 	bl	8002418 <_kill>
 800e9a2:	1c43      	adds	r3, r0, #1
 800e9a4:	d102      	bne.n	800e9ac <_kill_r+0x1c>
 800e9a6:	682b      	ldr	r3, [r5, #0]
 800e9a8:	b103      	cbz	r3, 800e9ac <_kill_r+0x1c>
 800e9aa:	6023      	str	r3, [r4, #0]
 800e9ac:	bd38      	pop	{r3, r4, r5, pc}
 800e9ae:	bf00      	nop
 800e9b0:	24000fa4 	.word	0x24000fa4

0800e9b4 <_getpid_r>:
 800e9b4:	f7f3 bd28 	b.w	8002408 <_getpid>

0800e9b8 <lroundf>:
 800e9b8:	ee10 1a10 	vmov	r1, s0
 800e9bc:	f3c1 53c7 	ubfx	r3, r1, #23, #8
 800e9c0:	2900      	cmp	r1, #0
 800e9c2:	f1a3 027f 	sub.w	r2, r3, #127	@ 0x7f
 800e9c6:	bfac      	ite	ge
 800e9c8:	2001      	movge	r0, #1
 800e9ca:	f04f 30ff 	movlt.w	r0, #4294967295
 800e9ce:	2a1e      	cmp	r2, #30
 800e9d0:	dc1a      	bgt.n	800ea08 <lroundf+0x50>
 800e9d2:	2a00      	cmp	r2, #0
 800e9d4:	da03      	bge.n	800e9de <lroundf+0x26>
 800e9d6:	3201      	adds	r2, #1
 800e9d8:	bf18      	it	ne
 800e9da:	2000      	movne	r0, #0
 800e9dc:	4770      	bx	lr
 800e9de:	2a16      	cmp	r2, #22
 800e9e0:	bfd8      	it	le
 800e9e2:	f44f 0380 	movle.w	r3, #4194304	@ 0x400000
 800e9e6:	f3c1 0116 	ubfx	r1, r1, #0, #23
 800e9ea:	bfd8      	it	le
 800e9ec:	4113      	asrle	r3, r2
 800e9ee:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800e9f2:	bfcd      	iteet	gt
 800e9f4:	3b96      	subgt	r3, #150	@ 0x96
 800e9f6:	185b      	addle	r3, r3, r1
 800e9f8:	f1c2 0217 	rsble	r2, r2, #23
 800e9fc:	fa01 f303 	lslgt.w	r3, r1, r3
 800ea00:	bfd8      	it	le
 800ea02:	40d3      	lsrle	r3, r2
 800ea04:	4358      	muls	r0, r3
 800ea06:	4770      	bx	lr
 800ea08:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800ea0c:	ee17 0a90 	vmov	r0, s15
 800ea10:	4770      	bx	lr
	...

0800ea14 <_init>:
 800ea14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea16:	bf00      	nop
 800ea18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ea1a:	bc08      	pop	{r3}
 800ea1c:	469e      	mov	lr, r3
 800ea1e:	4770      	bx	lr

0800ea20 <_fini>:
 800ea20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea22:	bf00      	nop
 800ea24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ea26:	bc08      	pop	{r3}
 800ea28:	469e      	mov	lr, r3
 800ea2a:	4770      	bx	lr
