STATIC struct V_1 *\r\nF_1 (\r\nstruct V_1 * V_2 )\r\n{\r\nreturn F_2 ( V_2 -> V_3 , V_2 -> V_4 ,\r\nV_2 -> V_5 . V_6 . V_7 , V_2 -> V_5 . V_6 . V_8 ,\r\nV_2 -> V_9 ) ;\r\n}\r\nSTATIC void\r\nF_3 (\r\nstruct V_1 * V_2 ,\r\nunion V_10 * V_11 ,\r\nint V_12 )\r\n{\r\nstruct V_13 * V_7 = V_2 -> V_5 . V_6 . V_7 ;\r\nstruct V_14 * V_15 = F_4 ( V_7 ) ;\r\nT_1 V_16 = F_5 ( V_15 -> V_17 ) ;\r\nint V_18 = V_2 -> V_9 ;\r\nstruct V_19 * V_20 = F_6 ( V_2 -> V_3 , V_16 ) ;\r\nASSERT ( V_11 -> V_21 != 0 ) ;\r\nV_15 -> V_22 [ V_18 ] = V_11 -> V_21 ;\r\nF_7 ( & V_15 -> V_23 [ V_18 ] , V_12 ) ;\r\nV_20 -> V_24 [ V_18 ] += V_12 ;\r\nF_8 ( V_20 ) ;\r\nF_9 ( V_2 -> V_4 , V_7 , V_25 | V_26 ) ;\r\n}\r\nSTATIC int\r\nF_10 (\r\nstruct V_1 * V_2 ,\r\nunion V_10 * V_27 ,\r\nunion V_10 * V_28 ,\r\nint * V_29 )\r\n{\r\nint error ;\r\nT_2 V_30 ;\r\nF_11 ( V_2 , V_31 ) ;\r\nerror = F_12 ( V_2 -> V_4 , V_2 -> V_5 . V_6 . V_7 ,\r\n& V_30 , 1 ) ;\r\nif ( error ) {\r\nF_11 ( V_2 , V_32 ) ;\r\nreturn error ;\r\n}\r\nif ( V_30 == V_33 ) {\r\nF_11 ( V_2 , V_34 ) ;\r\n* V_29 = 0 ;\r\nreturn 0 ;\r\n}\r\nF_13 ( V_2 -> V_3 , V_2 -> V_5 . V_6 . V_8 , V_30 , 1 , false ) ;\r\nF_14 ( V_2 -> V_4 , 1 ) ;\r\nV_28 -> V_21 = F_15 ( V_30 ) ;\r\nF_11 ( V_2 , V_34 ) ;\r\n* V_29 = 1 ;\r\nreturn 0 ;\r\n}\r\nSTATIC int\r\nF_16 (\r\nstruct V_1 * V_2 ,\r\nstruct V_13 * V_35 )\r\n{\r\nstruct V_13 * V_7 = V_2 -> V_5 . V_6 . V_7 ;\r\nstruct V_14 * V_15 = F_4 ( V_7 ) ;\r\nT_2 V_30 ;\r\nint error ;\r\nV_30 = F_17 ( V_2 -> V_3 , F_18 ( V_35 ) ) ;\r\nerror = F_19 ( V_2 -> V_4 , V_7 , NULL , V_30 , 1 ) ;\r\nif ( error )\r\nreturn error ;\r\nF_20 ( V_2 -> V_4 , F_5 ( V_15 -> V_17 ) , V_30 , 1 ,\r\nV_36 ) ;\r\nF_14 ( V_2 -> V_4 , - 1 ) ;\r\nreturn 0 ;\r\n}\r\nSTATIC void\r\nF_21 (\r\nstruct V_1 * V_2 ,\r\nstruct V_37 * V_38 ,\r\nunion V_39 * V_40 ,\r\nint V_11 ,\r\nint V_41 )\r\n{\r\nstruct V_14 * V_15 = F_4 ( V_2 -> V_5 . V_6 . V_7 ) ;\r\nT_1 V_16 = F_5 ( V_15 -> V_17 ) ;\r\nstruct V_19 * V_20 ;\r\nT_3 V_42 ;\r\nint V_43 ;\r\nASSERT ( V_2 -> V_9 == V_44 ) ;\r\nswitch ( V_41 ) {\r\ncase V_45 :\r\nif ( V_11 != F_22 ( V_38 ) )\r\nreturn;\r\nV_42 = V_40 -> V_46 . V_47 ;\r\nbreak;\r\ncase V_48 :\r\nif ( F_5 ( V_40 -> V_46 . V_47 ) <=\r\nF_5 ( V_15 -> V_49 ) )\r\nreturn;\r\nV_42 = V_40 -> V_46 . V_47 ;\r\nbreak;\r\ncase V_50 :\r\nV_43 = F_22 ( V_38 ) ;\r\nif ( V_11 <= V_43 )\r\nreturn;\r\nASSERT ( V_11 == V_43 + 1 ) ;\r\nif ( V_43 ) {\r\nT_4 * V_51 ;\r\nV_51 = F_23 ( V_2 -> V_3 , V_38 , V_43 ) ;\r\nV_42 = V_51 -> V_47 ;\r\n} else {\r\nV_42 = 0 ;\r\n}\r\nbreak;\r\ndefault:\r\nASSERT ( 0 ) ;\r\nreturn;\r\n}\r\nV_15 -> V_49 = V_42 ;\r\nV_20 = F_6 ( V_2 -> V_3 , V_16 ) ;\r\nV_20 -> V_52 = F_5 ( V_42 ) ;\r\nF_8 ( V_20 ) ;\r\nF_9 ( V_2 -> V_4 , V_2 -> V_5 . V_6 . V_7 , V_53 ) ;\r\n}\r\nSTATIC int\r\nF_24 (\r\nstruct V_1 * V_2 ,\r\nint V_54 )\r\n{\r\nreturn V_2 -> V_3 -> V_55 [ V_54 != 0 ] ;\r\n}\r\nSTATIC int\r\nF_25 (\r\nstruct V_1 * V_2 ,\r\nint V_54 )\r\n{\r\nreturn V_2 -> V_3 -> V_56 [ V_54 != 0 ] ;\r\n}\r\nSTATIC void\r\nF_26 (\r\nunion V_57 * V_58 ,\r\nunion V_39 * V_40 )\r\n{\r\nASSERT ( V_40 -> V_46 . V_59 != 0 ) ;\r\nV_58 -> V_46 . V_59 = V_40 -> V_46 . V_59 ;\r\nV_58 -> V_46 . V_47 = V_40 -> V_46 . V_47 ;\r\n}\r\nSTATIC void\r\nF_27 (\r\nstruct V_1 * V_2 ,\r\nunion V_39 * V_40 )\r\n{\r\nASSERT ( V_2 -> V_60 . V_6 . V_59 != 0 ) ;\r\nV_40 -> V_46 . V_59 = F_15 ( V_2 -> V_60 . V_6 . V_59 ) ;\r\nV_40 -> V_46 . V_47 = F_15 ( V_2 -> V_60 . V_6 . V_47 ) ;\r\n}\r\nSTATIC void\r\nF_28 (\r\nstruct V_1 * V_2 ,\r\nunion V_10 * V_11 )\r\n{\r\nstruct V_14 * V_15 = F_4 ( V_2 -> V_5 . V_6 . V_7 ) ;\r\nASSERT ( V_2 -> V_5 . V_6 . V_8 == F_5 ( V_15 -> V_17 ) ) ;\r\nASSERT ( V_15 -> V_22 [ V_2 -> V_9 ] != 0 ) ;\r\nV_11 -> V_21 = V_15 -> V_22 [ V_2 -> V_9 ] ;\r\n}\r\nSTATIC T_5\r\nF_29 (\r\nstruct V_1 * V_2 ,\r\nunion V_57 * V_58 )\r\n{\r\nT_6 * V_40 = & V_2 -> V_60 . V_6 ;\r\nT_7 * V_61 = & V_58 -> V_46 ;\r\nT_5 V_62 ;\r\nif ( V_2 -> V_9 == V_63 ) {\r\nreturn ( T_5 ) F_5 ( V_61 -> V_59 ) -\r\nV_40 -> V_59 ;\r\n}\r\nV_62 = ( T_5 ) F_5 ( V_61 -> V_47 ) - V_40 -> V_47 ;\r\nif ( V_62 )\r\nreturn V_62 ;\r\nreturn ( T_5 ) F_5 ( V_61 -> V_59 ) - V_40 -> V_59 ;\r\n}\r\nstatic bool\r\nF_30 (\r\nstruct V_13 * V_35 )\r\n{\r\nstruct V_64 * V_65 = V_35 -> V_66 -> V_67 ;\r\nstruct V_37 * V_38 = F_31 ( V_35 ) ;\r\nstruct V_19 * V_20 = V_35 -> V_68 ;\r\nunsigned int V_54 ;\r\nV_54 = F_32 ( V_38 -> V_69 ) ;\r\nswitch ( V_38 -> V_70 ) {\r\ncase F_15 ( V_71 ) :\r\nif ( ! F_33 ( V_35 ) )\r\nreturn false ;\r\ncase F_15 ( V_72 ) :\r\nif ( V_20 && V_20 -> V_73 ) {\r\nif ( V_54 >= V_20 -> V_24 [ V_74 ] )\r\nreturn false ;\r\n} else if ( V_54 >= V_65 -> V_75 )\r\nreturn false ;\r\nbreak;\r\ncase F_15 ( V_76 ) :\r\nif ( ! F_33 ( V_35 ) )\r\nreturn false ;\r\ncase F_15 ( V_77 ) :\r\nif ( V_20 && V_20 -> V_73 ) {\r\nif ( V_54 >= V_20 -> V_24 [ V_78 ] )\r\nreturn false ;\r\n} else if ( V_54 >= V_65 -> V_75 )\r\nreturn false ;\r\nbreak;\r\ndefault:\r\nreturn false ;\r\n}\r\nreturn F_34 ( V_35 , V_65 -> V_56 [ V_54 != 0 ] ) ;\r\n}\r\nstatic void\r\nF_35 (\r\nstruct V_13 * V_35 )\r\n{\r\nif ( ! F_36 ( V_35 ) )\r\nF_37 ( V_35 , - V_79 ) ;\r\nelse if ( ! F_30 ( V_35 ) )\r\nF_37 ( V_35 , - V_80 ) ;\r\nif ( V_35 -> V_81 ) {\r\nF_38 ( V_35 , V_82 ) ;\r\nF_39 ( V_35 ) ;\r\n}\r\n}\r\nstatic void\r\nF_40 (\r\nstruct V_13 * V_35 )\r\n{\r\nif ( ! F_30 ( V_35 ) ) {\r\nF_38 ( V_35 , V_82 ) ;\r\nF_37 ( V_35 , - V_80 ) ;\r\nF_39 ( V_35 ) ;\r\nreturn;\r\n}\r\nF_41 ( V_35 ) ;\r\n}\r\nSTATIC int\r\nF_42 (\r\nstruct V_1 * V_2 ,\r\nunion V_57 * V_83 ,\r\nunion V_57 * V_84 )\r\n{\r\nif ( V_2 -> V_9 == V_63 ) {\r\nreturn F_5 ( V_83 -> V_46 . V_59 ) <\r\nF_5 ( V_84 -> V_46 . V_59 ) ;\r\n} else {\r\nreturn F_5 ( V_83 -> V_46 . V_47 ) <\r\nF_5 ( V_84 -> V_46 . V_47 ) ||\r\n( V_83 -> V_46 . V_47 == V_84 -> V_46 . V_47 &&\r\nF_5 ( V_83 -> V_46 . V_59 ) <\r\nF_5 ( V_84 -> V_46 . V_59 ) ) ;\r\n}\r\n}\r\nSTATIC int\r\nF_43 (\r\nstruct V_1 * V_2 ,\r\nunion V_39 * V_85 ,\r\nunion V_39 * V_86 )\r\n{\r\nif ( V_2 -> V_9 == V_63 ) {\r\nreturn F_5 ( V_85 -> V_46 . V_59 ) +\r\nF_5 ( V_85 -> V_46 . V_47 ) <=\r\nF_5 ( V_86 -> V_46 . V_59 ) ;\r\n} else {\r\nreturn F_5 ( V_85 -> V_46 . V_47 ) <\r\nF_5 ( V_86 -> V_46 . V_47 ) ||\r\n( V_85 -> V_46 . V_47 == V_86 -> V_46 . V_47 &&\r\nF_5 ( V_85 -> V_46 . V_59 ) <\r\nF_5 ( V_86 -> V_46 . V_59 ) ) ;\r\n}\r\n}\r\nstruct V_1 *\r\nF_2 (\r\nstruct V_64 * V_65 ,\r\nstruct V_87 * V_88 ,\r\nstruct V_13 * V_7 ,\r\nT_1 V_8 ,\r\nT_8 V_18 )\r\n{\r\nstruct V_14 * V_15 = F_4 ( V_7 ) ;\r\nstruct V_1 * V_2 ;\r\nASSERT ( V_18 == V_63 || V_18 == V_44 ) ;\r\nV_2 = F_44 ( V_89 , V_90 ) ;\r\nV_2 -> V_4 = V_88 ;\r\nV_2 -> V_3 = V_65 ;\r\nV_2 -> V_9 = V_18 ;\r\nV_2 -> V_91 = V_65 -> V_92 . V_93 ;\r\nV_2 -> V_94 = & V_95 ;\r\nif ( V_18 == V_63 )\r\nV_2 -> V_96 = F_45 ( V_97 ) ;\r\nelse\r\nV_2 -> V_96 = F_45 ( V_98 ) ;\r\nif ( V_18 == V_44 ) {\r\nV_2 -> V_99 = F_5 ( V_15 -> V_23 [ V_44 ] ) ;\r\nV_2 -> V_100 = V_101 ;\r\n} else {\r\nV_2 -> V_99 = F_5 ( V_15 -> V_23 [ V_63 ] ) ;\r\n}\r\nV_2 -> V_5 . V_6 . V_7 = V_7 ;\r\nV_2 -> V_5 . V_6 . V_8 = V_8 ;\r\nif ( F_46 ( & V_65 -> V_92 ) )\r\nV_2 -> V_100 |= V_102 ;\r\nreturn V_2 ;\r\n}\r\nint\r\nF_47 (\r\nstruct V_64 * V_65 ,\r\nint V_103 ,\r\nint V_104 )\r\n{\r\nV_103 -= F_48 ( V_65 ) ;\r\nif ( V_104 )\r\nreturn V_103 / sizeof( T_4 ) ;\r\nreturn V_103 / ( sizeof( T_7 ) + sizeof( V_105 ) ) ;\r\n}
