{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603208291832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603208291832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 20 23:38:11 2020 " "Processing started: Tue Oct 20 23:38:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603208291832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208291832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i281 -c i281 " "Command: quartus_map --read_settings_files=on --write_settings_files=off i281 -c i281" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208291832 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603208292086 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603208292086 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "2-to-1-mux.v " "Can't analyze file -- file 2-to-1-mux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603208297058 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "2to1mux.v " "Can't analyze file -- file 2to1mux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603208297062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_2to1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _2to1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _2to1mux " "Found entity 1: _2to1mux" {  } { { "_2to1mux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_2to1mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603208297063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208297063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file _programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 _programCounter " "Found entity 1: _programCounter" {  } { { "_programCounter.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603208297064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208297064 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ProgramCounter_Stoyt.v " "Can't analyze file -- file ProgramCounter_Stoyt.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603208297067 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "_programCounterMultiplexer.v " "Can't analyze file -- file _programCounterMultiplexer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603208297070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_6widebusmux.v 1 1 " "Found 1 design units, including 1 entities, in source file _6widebusmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _6WideBusMux " "Found entity 1: _6WideBusMux" {  } { { "_6WideBusMux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_6WideBusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603208297070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208297070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file _control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 _Control_FSM " "Found entity 1: _Control_FSM" {  } { { "_Control_FSM.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Control_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603208297071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208297071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_1to2decoderwithenable.v 1 1 " "Found 1 design units, including 1 entities, in source file _1to2decoderwithenable.v" { { "Info" "ISGN_ENTITY_NAME" "1 _1to2DecoderWithEnable " "Found entity 1: _1to2DecoderWithEnable" {  } { { "_1to2DecoderWithEnable.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_1to2DecoderWithEnable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603208297072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208297072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_2to4decoderwithenable.v 1 1 " "Found 1 design units, including 1 entities, in source file _2to4decoderwithenable.v" { { "Info" "ISGN_ENTITY_NAME" "1 _2to4DecoderWithEnable " "Found entity 1: _2to4DecoderWithEnable" {  } { { "_2to4DecoderWithEnable.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_2to4DecoderWithEnable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603208297073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208297073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_3to8decoderwithenable.v 1 1 " "Found 1 design units, including 1 entities, in source file _3to8decoderwithenable.v" { { "Info" "ISGN_ENTITY_NAME" "1 _3to8DecoderWithEnable " "Found entity 1: _3to8DecoderWithEnable" {  } { { "_3to8DecoderWithEnable.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_3to8DecoderWithEnable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603208297073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208297073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_4to16decoderwithenable.v 1 1 " "Found 1 design units, including 1 entities, in source file _4to16decoderwithenable.v" { { "Info" "ISGN_ENTITY_NAME" "1 _4to16DecoderWithEnable " "Found entity 1: _4to16DecoderWithEnable" {  } { { "_4to16DecoderWithEnable.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_4to16DecoderWithEnable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603208297074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208297074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_opcode_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file _opcode_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 _Opcode_Decoder " "Found entity 1: _Opcode_Decoder" {  } { { "_Opcode_Decoder.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Opcode_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603208297075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208297075 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "_OpcodeDecoder_TB.v " "Can't analyze file -- file _OpcodeDecoder_TB.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603208297078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i281.bdf 1 1 " "Found 1 design units, including 1 entities, in source file i281.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 i281 " "Found entity 1: i281" {  } { { "i281.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/i281.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603208297078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208297078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file _fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 _FullAdder " "Found entity 1: _FullAdder" {  } { { "_FullAdder.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603208297079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208297079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_6bitadder.v 1 1 " "Found 1 design units, including 1 entities, in source file _6bitadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 _6BitAdder " "Found entity 1: _6BitAdder" {  } { { "_6BitAdder.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_6BitAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603208297080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208297080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_sixteenwidebusmux.v 1 1 " "Found 1 design units, including 1 entities, in source file _sixteenwidebusmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _SixteenWideBusMux " "Found entity 1: _SixteenWideBusMux" {  } { { "_SixteenWideBusMux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_SixteenWideBusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603208297081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208297081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_registers16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file _registers16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 _Registers16bit " "Found entity 1: _Registers16bit" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603208297081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208297081 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vcc_signal _programCounter.v(13) " "Verilog HDL Implicit Net warning at _programCounter.v(13): created implicit net for \"vcc_signal\"" {  } { { "_programCounter.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_programCounter.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603208297082 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vcc_signal _Registers16bit.v(11) " "Verilog HDL Implicit Net warning at _Registers16bit.v(11): created implicit net for \"vcc_signal\"" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603208297082 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Control _Registers16bit.v(15) " "Verilog HDL Implicit Net warning at _Registers16bit.v(15): created implicit net for \"Control\"" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603208297082 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "_Registers16bit " "Elaborating entity \"_Registers16bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603208297104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_2to1mux _2to1mux:rmux\[0\].regMux " "Elaborating entity \"_2to1mux\" for hierarchy \"_2to1mux:rmux\[0\].regMux\"" {  } { { "_Registers16bit.v" "rmux\[0\].regMux" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603208297121 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "REG_OUTPUT\[0\] GND " "Pin \"REG_OUTPUT\[0\]\" is stuck at GND" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603208297400 "|_Registers16bit|REG_OUTPUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_OUTPUT\[1\] GND " "Pin \"REG_OUTPUT\[1\]\" is stuck at GND" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603208297400 "|_Registers16bit|REG_OUTPUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_OUTPUT\[2\] GND " "Pin \"REG_OUTPUT\[2\]\" is stuck at GND" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603208297400 "|_Registers16bit|REG_OUTPUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_OUTPUT\[3\] GND " "Pin \"REG_OUTPUT\[3\]\" is stuck at GND" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603208297400 "|_Registers16bit|REG_OUTPUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_OUTPUT\[4\] GND " "Pin \"REG_OUTPUT\[4\]\" is stuck at GND" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603208297400 "|_Registers16bit|REG_OUTPUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_OUTPUT\[5\] GND " "Pin \"REG_OUTPUT\[5\]\" is stuck at GND" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603208297400 "|_Registers16bit|REG_OUTPUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_OUTPUT\[6\] GND " "Pin \"REG_OUTPUT\[6\]\" is stuck at GND" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603208297400 "|_Registers16bit|REG_OUTPUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_OUTPUT\[7\] GND " "Pin \"REG_OUTPUT\[7\]\" is stuck at GND" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603208297400 "|_Registers16bit|REG_OUTPUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_OUTPUT\[8\] GND " "Pin \"REG_OUTPUT\[8\]\" is stuck at GND" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603208297400 "|_Registers16bit|REG_OUTPUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_OUTPUT\[9\] GND " "Pin \"REG_OUTPUT\[9\]\" is stuck at GND" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603208297400 "|_Registers16bit|REG_OUTPUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_OUTPUT\[10\] GND " "Pin \"REG_OUTPUT\[10\]\" is stuck at GND" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603208297400 "|_Registers16bit|REG_OUTPUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_OUTPUT\[11\] GND " "Pin \"REG_OUTPUT\[11\]\" is stuck at GND" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603208297400 "|_Registers16bit|REG_OUTPUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_OUTPUT\[12\] GND " "Pin \"REG_OUTPUT\[12\]\" is stuck at GND" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603208297400 "|_Registers16bit|REG_OUTPUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_OUTPUT\[13\] GND " "Pin \"REG_OUTPUT\[13\]\" is stuck at GND" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603208297400 "|_Registers16bit|REG_OUTPUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_OUTPUT\[14\] GND " "Pin \"REG_OUTPUT\[14\]\" is stuck at GND" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603208297400 "|_Registers16bit|REG_OUTPUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_OUTPUT\[15\] GND " "Pin \"REG_OUTPUT\[15\]\" is stuck at GND" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603208297400 "|_Registers16bit|REG_OUTPUT[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603208297400 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603208297525 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603208297525 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "REG_INPUT\[0\] " "No output dependent on input pin \"REG_INPUT\[0\]\"" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603208297563 "|_Registers16bit|REG_INPUT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "REG_INPUT\[1\] " "No output dependent on input pin \"REG_INPUT\[1\]\"" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603208297563 "|_Registers16bit|REG_INPUT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "REG_INPUT\[2\] " "No output dependent on input pin \"REG_INPUT\[2\]\"" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603208297563 "|_Registers16bit|REG_INPUT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "REG_INPUT\[3\] " "No output dependent on input pin \"REG_INPUT\[3\]\"" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603208297563 "|_Registers16bit|REG_INPUT[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "REG_INPUT\[4\] " "No output dependent on input pin \"REG_INPUT\[4\]\"" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603208297563 "|_Registers16bit|REG_INPUT[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "REG_INPUT\[5\] " "No output dependent on input pin \"REG_INPUT\[5\]\"" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603208297563 "|_Registers16bit|REG_INPUT[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "REG_INPUT\[6\] " "No output dependent on input pin \"REG_INPUT\[6\]\"" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603208297563 "|_Registers16bit|REG_INPUT[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "REG_INPUT\[7\] " "No output dependent on input pin \"REG_INPUT\[7\]\"" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603208297563 "|_Registers16bit|REG_INPUT[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "REG_INPUT\[8\] " "No output dependent on input pin \"REG_INPUT\[8\]\"" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603208297563 "|_Registers16bit|REG_INPUT[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "REG_INPUT\[9\] " "No output dependent on input pin \"REG_INPUT\[9\]\"" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603208297563 "|_Registers16bit|REG_INPUT[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "REG_INPUT\[10\] " "No output dependent on input pin \"REG_INPUT\[10\]\"" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603208297563 "|_Registers16bit|REG_INPUT[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "REG_INPUT\[11\] " "No output dependent on input pin \"REG_INPUT\[11\]\"" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603208297563 "|_Registers16bit|REG_INPUT[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "REG_INPUT\[12\] " "No output dependent on input pin \"REG_INPUT\[12\]\"" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603208297563 "|_Registers16bit|REG_INPUT[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "REG_INPUT\[13\] " "No output dependent on input pin \"REG_INPUT\[13\]\"" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603208297563 "|_Registers16bit|REG_INPUT[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "REG_INPUT\[14\] " "No output dependent on input pin \"REG_INPUT\[14\]\"" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603208297563 "|_Registers16bit|REG_INPUT[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "REG_INPUT\[15\] " "No output dependent on input pin \"REG_INPUT\[15\]\"" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603208297563 "|_Registers16bit|REG_INPUT[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control " "No output dependent on input pin \"control\"" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603208297563 "|_Registers16bit|control"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603208297563 "|_Registers16bit|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "No output dependent on input pin \"Reset\"" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603208297563 "|_Registers16bit|Reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1603208297563 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603208297563 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603208297563 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603208297563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603208297596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 20 23:38:17 2020 " "Processing ended: Tue Oct 20 23:38:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603208297596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603208297596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603208297596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208297596 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603208314155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603208314155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 20 23:38:34 2020 " "Processing started: Tue Oct 20 23:38:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603208314155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1603208314155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp i281 -c i281 --netlist_type=sgate " "Command: quartus_npp i281 -c i281 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1603208314155 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1603208314279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4546 " "Peak virtual memory: 4546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603208314290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 20 23:38:34 2020 " "Processing ended: Tue Oct 20 23:38:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603208314290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603208314290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603208314290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1603208314290 ""}
