// Seed: 2077854084
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  module_3 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2
  );
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input wire id_0
);
  assign id_2 = id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  wand id_3 = -1 == -1'b0;
  always assign id_2 = -1;
  tri1 id_4 = -1;
endmodule
module module_2 (
    input tri0 id_0
);
  assign id_2 = -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = 1;
endmodule
