// Seed: 3041292047
module module_0 ();
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    output tri1 id_3,
    input wor id_4
);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
endmodule
module module_3 (
    output logic id_0,
    input  logic id_1
);
  assign id_0 = 1;
  supply1 id_3;
  if (id_3) begin
    assign id_3 = 1'b0;
  end
  module_2(
      id_3, id_3, id_3, id_3, id_3, id_3, id_3
  );
  initial id_0 <= id_1;
endmodule
