Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Feb 14 16:11:18 2021
| Host         : LAPTOP-1OO1BSR3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   679 |
|    Minimum number of control sets                        |   679 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1831 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   679 |
| >= 0 to < 4        |    27 |
| >= 4 to < 6        |    76 |
| >= 6 to < 8        |    68 |
| >= 8 to < 10       |   131 |
| >= 10 to < 12      |    28 |
| >= 12 to < 14      |    13 |
| >= 14 to < 16      |     4 |
| >= 16              |   332 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             615 |          142 |
| No           | No                    | Yes                    |              42 |            8 |
| No           | Yes                   | No                     |            1047 |          269 |
| Yes          | No                    | No                     |            7631 |         1759 |
| Yes          | No                    | Yes                    |              60 |           12 |
| Yes          | Yes                   | No                     |           10014 |         2038 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                         Enable Signal                                                                                                                        |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[63]_i_1_n_0                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                         | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/empty_n_reg_1[0]                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                              | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/reset                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pop0_0                                                                                                                                                                                         | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/fifo_resp/push_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                         | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                                 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/fifo_resp/push_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                                 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                               | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_0                                                                                                                                                                                  | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[3][0]                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_6                                                                                                                                                                                        | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_0                                                                                                                                                                                 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                                                                                                                      | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                                                                                                                    | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_6                                                                                                                                                                                  | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/ap_CS_fsm_state11                                                                                                                                                                                                             | design_1_i/quantization_0/inst/shl_ln13_2_reg_457[24]_i_1_n_0                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                                                                                                              | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                                                                                             | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                                                                                                                      | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_0                                                                                                                                                                                    | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/ap_CS_fsm_state11                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_4                                                                                                                                                                              | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/ap_CS_fsm_state11                                                                                                                                                                                                             | design_1_i/quantization_0/inst/shl_ln13_2_reg_457[26]_i_1_n_0                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_6                                                                                                                                                                                    | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/ap_CS_fsm_state11                                                                                                                                                                                                             | design_1_i/quantization_0/inst/shl_ln13_2_reg_457[27]_i_1_n_0                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                              | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_4                                                                                                                                                                                | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_resp/push_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/ap_CS_fsm_state11                                                                                                                                                                                                             | design_1_i/quantization_0/inst/shl_ln13_2_reg_457[25]_i_1_n_0                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/ap_CS_fsm_state11                                                                                                                                                                                                             | design_1_i/quantization_0/inst/shl_ln13_2_reg_457[29]_i_1_n_0                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/ap_CS_fsm_state11                                                                                                                                                                                                             | design_1_i/quantization_0/inst/shl_ln13_2_reg_457[28]_i_1_n_0                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/ap_CS_fsm_state11                                                                                                                                                                                                             | design_1_i/quantization_0/inst/shl_ln13_2_reg_457[31]_i_1_n_0                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/ap_CS_fsm_state11                                                                                                                                                                                                             | design_1_i/quantization_0/inst/shl_ln13_2_reg_457[30]_i_1_n_0                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                                                                                       | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_0                                                                                                                                                                                    | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_5                                                                                                                                                                                          | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_master_slots[0].w_issuing_cnt_reg[3][0]                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                                                                                     | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                               | design_1_i/matmul_0/inst/control_s_axi_U/rdata[7]_i_1_n_0                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133/mul_7ns_8ns_15_1_1_U6/gmem_addr_1_reg_10960                                                                                                              | design_1_i/matmul_0/inst/grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133/select_ln1072_8_reg_1102[6]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                                                                                                                   | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_0                                                                                                                                                                            | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__3_n_4                                                                                                                                                              | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__3_n_0                                                                                                                                                                  | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__4_n_0                                                                                                                                                            | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__3_n_0                                                                                                                                                                    | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/add_ln13_1_reg_4350                                                                                                                                                                                                           | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                         | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/control_s_axi_U/int_ier12_out                                                                                                                                                                                                         | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                           | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/control_s_axi_U/int_scale_n[5]_i_1_n_0                                                                                                                                                                                        | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[5]_i_1_n_0                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[5]_i_1__0_n_0                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/control_s_axi_U/int_num[5]_i_1_n_0                                                                                                                                                                                            | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/control_s_axi_U/int_ier12_out                                                                                                                                                                                                 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                                          | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                       | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                         | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/control_s_axi_U/int_inchannels[5]_i_1_n_0                                                                                                                                                                                             | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/control_s_axi_U/int_ier12_out                                                                                                                                                                                                         | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1                                                                                                              | design_1_i/pool_0/inst/grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/control_s_axi_U/int_ier12_out                                                                                                                                                                                                   | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/control_s_axi_U/int_mat_h[5]_i_1_n_4                                                                                                                                                                                            | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                           | design_1_i/im2col_mat_0/inst/control_s_axi_U/rdata[5]_i_1_n_4                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/control_s_axi_U/int_inchannels[5]_i_1_n_4                                                                                                                                                                                       | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/control_s_axi_U/int_mat_w[5]_i_1_n_4                                                                                                                                                                                            | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264/select_ln1072_reg_604[5]_i_2_n_0                                                                                                                                             | design_1_i/pool_0/inst/grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter12_reg                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                        | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                               | design_1_i/pool_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                                       | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/control_s_axi_U/int_ier12_out                                                                                                                                                                                                      | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                       | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_1[0]                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/control_s_axi_U/int_mat_w[5]_i_1_n_0                                                                                                                                                                                                  | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                             | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[5]_i_1__0_n_0                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/SR[0]                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/control_s_axi_U/int_ier12_out                                                                                                                                                                                                       | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/conv_i_i_i_reg_409_reg0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/conv_i_i7_i_reg_404_reg0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/control_s_axi_U/int_mat_h[5]_i_1_n_0                                                                                                                                                                                                  | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/i_V_1_reg_8190                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/addr_V_1_fu_164                                                                                                                                                                  | design_1_i/im2col_mat_0/inst/grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/flow_control_loop_pipe_sequential_init_U/first_itr_reg_3040                                                                                                                                       |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                   | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/ap_CS_fsm_state18                                                                                                                                                                                                                     | design_1_i/pool_0/inst/addr_V_6_reg_825                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/ap_CS_fsm_state18                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                         | design_1_i/quantization_0/inst/control_s_axi_U/rdata[17]_i_1_n_0                                                                                                                                                                                                              |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/ap_CS_fsm_state11                                                                                                                                                                                                                     | design_1_i/relu_0/inst/select_ln10_reg_249                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133/k_fu_1200                                                                                                                                                | design_1_i/matmul_0/inst/grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0][0]                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                             |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/mul_mul_5ns_11s_11_4_1_U6/im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_U/ap_enable_reg_pp0_iter2_reg                                                                                | design_1_i/im2col_mat_0/inst/grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/flow_control_loop_pipe_sequential_init_U/first_itr_reg_3040                                                                                                                                       |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133/rhs_fu_1160                                                                                                                                              | design_1_i/matmul_0/inst/grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0][0]                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                                                                                     | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_write/buff_wdata/bus_equal_gen.len_cnt_reg[6][0]                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/ap_CS_fsm_state14                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_1                                                                                                                                                                          | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_2                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/sel                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                                              | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[10]_3[0]                                                                                                                                                                      | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[8]_0[0]                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[10]_1[0]                                                                                                                                                                      | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[11]_1[0]                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[10]_2[0]                                                                                                                                                                      | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[10]_0[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                                | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_reg_1[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/control_s_axi_U/int_A_H[7]_i_1_n_0                                                                                                                                                                                                  | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/control_s_axi_U/int_B_H[7]_i_1_n_0                                                                                                                                                                                                  | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/ap_CS_fsm_state10                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                                                                                             | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/buff_wdata/bus_equal_gen.len_cnt_reg[6][0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/wreq_throttle/m_axi_gmem_WREADY_0[0]                                                                                                                                                                                     | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[9]_0[0]                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/ap_CS_fsm_state26                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                                                                                       | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/buff_wdata/bus_equal_gen.len_cnt_reg[6][0]                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                                   | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_reg_1[0]                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[10]_1[0]                                                                                                                                                                         | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[11]_1[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133/select_ln1072_9_reg_11670                                                                                                                                |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/control_s_axi_U/int_kw[7]_i_1_n_0                                                                                                                                                                                                     | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133/empty_26_reg_11520                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                              | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/wreq_throttle/m_axi_gmem_WREADY_0[0]                                                                                                                                                                                  | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[9]_0[0]                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                                                 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/ap_CS_fsm_state11                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/sel                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/ap_CS_fsm_state12                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[10]_2[0]                                                                                                                                                                         | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[10]_0[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_1                                                                                                                                                                             | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_2                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/ap_CS_fsm_state13                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/control_s_axi_U/int_kh[7]_i_1_n_0                                                                                                                                                                                                     | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[10]_3[0]                                                                                                                                                                         | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[8]_0[0]                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mOutPtr[8]_i_1__0_n_0                                                                                                                                                                                | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_89_in                                                                                                | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mOutPtr[8]_i_1__0_n_0                                                                                                                                                                        | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mOutPtr[8]_i_1_n_0                                                                                                                                                                                  | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                                   | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                                    | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mOutPtr[8]_i_1__0_n_0                                                                                                                                                                                | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/wreq_throttle/throttl_cnt[8]_i_1_n_0                                                                                                                                                                             | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/E[0]                                                                                                                                                                                                           | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_89_in                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_89_in                                                                                                | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_89_in                                                                                                | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_89_in                                                                                                | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_89_in                                                                                                | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mOutPtr[8]_i_1__0_n_4                                                                                                                                                                          | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mOutPtr[8]_i_1__0_n_0                                                                                                                                                                             | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/E[0]                                                                                                                                                                                                        | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                              | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mOutPtr[8]_i_1_n_0                                                                                                                                                                               | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                                | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                                 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/ap_CS_fsm_state28                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/wreq_throttle/throttl_cnt[8]_i_1_n_4                                                                                                                                                                               | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mOutPtr[8]_i_1__0_n_0                                                                                                                                                                             | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mOutPtr[8]_i_1_n_0                                                                                                                                                                                 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mOutPtr[8]_i_1_n_0                                                                                                                                                                          | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mOutPtr[8]_i_1_n_4                                                                                                                                                                            | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/could_multi_bursts.AWVALID_Dummy_reg_0[0]                                                                                                                                                                    | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/wreq_throttle/throttl_cnt[8]_i_1_n_0                                                                                                                                                                                     | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mOutPtr[8]_i_1_n_0                                                                                                                                                                                  | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                                   | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_1[0]                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                                 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_1[0]                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_8[0]                                                                                                                                                                                       | design_1_i/pool_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_1[0]                                                                                                                                                                               | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/icmp_ln1072_3_reg_13940                                                                                                                                                          | design_1_i/im2col_mat_0/inst/grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/trunc_ln1540_reg_1389[10]_i_1_n_4                                                                                                                                                                 |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_0[0]                                                                                                                                                              | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg[0]                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_1[0]                                                                                                                                                                                 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_1[0]                                                                                                                                                                                     | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/i_V_fu_84[9]_i_2_n_0                                                                                                                                                                                                                  | design_1_i/relu_0/inst/control_s_axi_U/int_num_reg[10]_1[0]                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                                       | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_2[0]                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                                         | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_1[0]                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_addr_reg_576[61]_i_1_n_4                                                                                                                                                                                                   | design_1_i/im2col_mat_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/add_ln587_1_reg_14390                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/mul_mul_15ns_12ns_26_4_1_U4/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/ap_block_pp0_stage0_11001                                                                              | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/control_s_axi_U/int_num[10]_i_1_n_0                                                                                                                                                                                                | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/control_s_axi_U/int_num[10]_i_1_n_0                                                                                                                                                                                                   | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                                  |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/ap_CS_fsm_state5                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/ap_CS_fsm_state11                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_75_in                                                                                                                                                                                | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_rst_n_1[0]                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/sdiv_7s_8s_6_11_seq_1_U14/pool_sdiv_7s_8s_6_11_seq_1_divseq_u/r_stage_reg[7]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                               | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_block_pp0_stage0_subdone                                                                                                                                                                             | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133/mul_7ns_8ns_15_1_1_U6/E[0]                                                                                                                               |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_75_in                                                                                                                                                                             | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_rst_n_1[0]                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                            | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133/i_fu_12807_out                                                                                                                                           | design_1_i/matmul_0/inst/grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_124[0]                                                                                                         |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/ap_CS_fsm_state6                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/ap_CS_fsm_state13                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/control_s_axi_U/E[0]                                                                                                                                                                                                                | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/ap_CS_fsm_state16                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                                | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/sdiv_8s_3s_8_12_seq_1_U35/im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u/r_stage_reg[8]_0[0]                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/icmp_ln1072_3_reg_13940                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/ap_NS_fsm13_out                                                                                                                                                                                                                       | design_1_i/pool_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/push                                                                                                                                                                             | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264/add_ln1072_2_reg_616[16]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                             | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_read/buff_rdata/next_beat                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/control_s_axi_U/int_zero_point[17]_i_1_n_0                                                                                                                                                                                    | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                |                                                                                                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/buff_rdata/next_beat                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/ap_CS_fsm_state10                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/mul_ln56_mid2_v_reg_13980                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/ap_CS_fsm_state2                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/p_lcssa2_lcssa6_reg_255[17]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/sdiv_19ns_16s_18_23_seq_1_U20/pool_sdiv_19ns_16s_18_23_seq_1_divseq_u/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             19 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                  | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |                4 |             19 |         4.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             19 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             19 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/sdiv_8s_3s_8_12_seq_1_U35/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                4 |             19 |         4.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             19 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             19 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             19 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                                                                                                                         | design_1_i/pool_0/inst/addr_V_1_reg_2310                                                                                                                                                                                                                                      |                6 |             19 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                          | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |                3 |             19 |         6.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                5 |             20 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                7 |             20 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        |                                                                                                                                                                                                                                                                               |                5 |             20 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264/indvar_flatten_fu_104[15]_i_2_n_0                                                                                                                                            | design_1_i/pool_0/inst/grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/ap_CS_fsm_state4                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                5 |             22 |         4.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/ap_CS_fsm_state25                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |             23 |         2.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/control_s_axi_U/waddr_reg[4]_0                                                                                                                                                                                                      | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |                7 |             23 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                7 |             23 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/ap_CS_fsm_state9                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                               | design_1_i/matmul_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                                                    |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_1                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_1                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                 | design_1_i/pool_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                                                      |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/p_mid111_reg_14290                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/select_ln1072_6_reg_14340                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                                | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133/full_n_reg[0]                                                                                                                                            | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                         | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |                4 |             27 |         6.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |                5 |             27 |         5.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                7 |             28 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                 | design_1_i/relu_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                                                      |               10 |             29 |         2.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/mul_mul_15ns_12ns_26_4_1_U4/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/ap_enable_reg_pp0_iter1_reg[0]                                                                         | design_1_i/im2col_mat_0/inst/grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/flow_control_loop_pipe_sequential_init_U/first_itr_reg_3040                                                                                                                                       |                8 |             30 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_0[0]                                                                                                                                                                | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg[0]                                                                                                                                                                                                  |                8 |             30 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/sdiv_7s_8s_6_11_seq_1_U14/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                6 |             30 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_0[0]                                                                                                                                                          | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg[0]                                                                                                                                                                                            |                8 |             30 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133/i_fu_12807_out                                                                                                                                           | design_1_i/matmul_0/inst/grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0][0]                                                                                                              |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/control_s_axi_U/int_mat_A[31]_i_1_n_0                                                                                                                                                                                               | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/control_s_axi_U/int_mat_C[63]_i_1_n_0                                                                                                                                                                                               | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/control_s_axi_U/int_mat_B[31]_i_1_n_0                                                                                                                                                                                               | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133/mac_muladd_8s_8s_18s_18_4_1_U8/matmul_mac_muladd_8s_8s_18s_18_4_1_DSP48_1_U/E[0]                                                                         |                                                                                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/control_s_axi_U/int_mat_out[31]_i_1_n_0                                                                                                                                                                                               | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/control_s_axi_U/int_mat_in[31]_i_1_n_0                                                                                                                                                                                                | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/control_s_axi_U/int_mat_in[63]_i_1_n_0                                                                                                                                                                                                | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_read/buff_rdata/next_beat                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/control_s_axi_U/int_mat_in[31]_i_1_n_0                                                                                                                                                                                        | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/control_s_axi_U/int_mat_in[63]_i_1_n_0                                                                                                                                                                                                | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                                | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg[0]                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/control_s_axi_U/int_mat_out[31]_i_1_n_0                                                                                                                                                                                       | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/control_s_axi_U/int_mat_in[63]_i_1_n_0                                                                                                                                                                                        | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/control_s_axi_U/int_mat_out[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/control_s_axi_U/int_mat_in1[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/control_s_axi_U/int_mat_in2[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/control_s_axi_U/int_mat_out[63]_i_1_n_0                                                                                                                                                                                       | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/control_s_axi_U/int_mat_in2[63]_i_1_n_0                                                                                                                                                                                            | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/control_s_axi_U/int_mat_in1[63]_i_1_n_0                                                                                                                                                                                            | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/control_s_axi_U/int_mat_out[31]_i_1_n_0                                                                                                                                                                                               | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/control_s_axi_U/int_mat_out[63]_i_1_n_0                                                                                                                                                                                            | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                                   | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg[0]                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133/gmem_addr_4_read_reg_11620                                                                                                                               |                                                                                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133/gmem_addr_read_reg_11470                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133/gmem_addr_1_read_reg_11570                                                                                                                               |                                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/control_s_axi_U/int_mat_out[31]_i_1_n_4                                                                                                                                                                                         | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/control_s_axi_U/int_mat_in[31]_i_1_n_4                                                                                                                                                                                          | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/ap_CS_fsm_state13                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/control_s_axi_U/int_mat_out[63]_i_1_n_4                                                                                                                                                                                         | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/control_s_axi_U/int_mat_in[63]_i_1_n_4                                                                                                                                                                                          | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_read/buff_rdata/next_beat                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/control_s_axi_U/int_mat_out[63]_i_1_n_0                                                                                                                                                                                               | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/control_s_axi_U/int_mat_out[63]_i_1_n_0                                                                                                                                                                                               | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/control_s_axi_U/int_mat_in[31]_i_1_n_0                                                                                                                                                                                                | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/control_s_axi_U/int_mat_A[63]_i_1_n_0                                                                                                                                                                                               | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/control_s_axi_U/int_mat_B[63]_i_1_n_0                                                                                                                                                                                               | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/control_s_axi_U/int_mat_C[31]_i_1_n_0                                                                                                                                                                                               | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                  | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                                  |                5 |             33 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                            | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                               | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |                5 |             33 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/mul_mul_15ns_12ns_26_4_1_U4/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/indvar_flatten141_fu_172                                                                               | design_1_i/im2col_mat_0/inst/grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_148[0]                                                                                                                                 |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/sdiv_19ns_16s_18_23_seq_1_U20/start0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                6 |             35 |         5.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                9 |             35 |         3.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                           | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |                5 |             36 |         7.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                               | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |                5 |             36 |         7.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |                6 |             36 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_block_pp0_stage0_subdone                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                         | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |                5 |             36 |         7.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/mul_mul_15ns_12ns_26_4_1_U4/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/ap_block_pp0_stage0_11001                                                                              | design_1_i/im2col_mat_0/inst/grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/flow_control_loop_pipe_sequential_init_U/first_itr_reg_3040                                                                                                                                       |                9 |             38 |         4.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/first_itr_mid2_reg_13280                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               10 |             38 |         3.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/mul_mul_15ns_12ns_26_4_1_U4/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/indvar_flatten141_fu_172                                                                               | design_1_i/im2col_mat_0/inst/grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/flow_control_loop_pipe_sequential_init_U/indvar_flatten68_fu_156[0]                                                                                                                               |               10 |             40 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                              | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                9 |             41 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                               | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |                8 |             41 |         5.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                           | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |                6 |             41 |         6.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/ap_CS_fsm_state27                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               10 |             41 |         4.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                                  |                6 |             41 |         6.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |               13 |             42 |         3.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               13 |             43 |         3.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |               13 |             43 |         3.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |               12 |             44 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |               11 |             44 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                        | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |                7 |             44 |         6.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             44 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |                7 |             44 |         6.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             47 |         6.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                               |               11 |             47 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/ap_CS_fsm_state12                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               14 |             49 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg_0[0]                                                                                                                                                                          | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |                7 |             52 |         7.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg_0[0]                                                                                                                                                                        | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |                8 |             52 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_1[0]                                                                                                                                                                | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |                7 |             52 |         7.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                                                                                      | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                                  |                8 |             52 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                            | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |                9 |             52 |         5.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                                 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                                  |                7 |             52 |         7.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                  | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |                7 |             52 |         7.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                          | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |                8 |             52 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                                                                                   | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                7 |             52 |         7.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg_0[0]                                                                                                                                                                              | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |                8 |             52 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                                | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |                7 |             52 |         7.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                              | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                8 |             52 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/mul_mul_15ns_12ns_26_4_1_U4/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/indvar_flatten141_fu_172                                                                               | design_1_i/im2col_mat_0/inst/grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/flow_control_loop_pipe_sequential_init_U/first_itr_reg_3040                                                                                                                                       |               15 |             59 |         3.93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_0[0]                                                                                                                                                                | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |               12 |             62 |         5.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_write/rs_wreq/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               14 |             62 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               14 |             62 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               17 |             62 |         3.65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                             | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |                9 |             62 |         6.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                         | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |               15 |             62 |         4.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_0[0]                                                                                                                                                              | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |               15 |             62 |         4.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               18 |             62 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               12 |             62 |         5.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/addr_V_1_reg_2310                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                         | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |                9 |             62 |         6.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133/ap_condition_422                                                                                                                                         |                                                                                                                                                                                                                                                                               |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               17 |             62 |         3.65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                               | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |                8 |             62 |         7.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                       | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |                9 |             62 |         6.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_0[1]                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               18 |             62 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_0[0]                                                                                                                                                          | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                                         | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |               12 |             63 |         5.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_75_in                                                                                                                                                                             | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |               11 |             63 |         5.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                                       | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |               10 |             63 |         6.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/mul_ln45_1_reg_14130                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               11 |             63 |         5.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                                   | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |               14 |             63 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_8[0]                                                                                                                                                                                       | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |               11 |             63 |         5.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_1[0]                                                                                                                                                                                 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |               10 |             63 |         6.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                               | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                                  |               11 |             63 |         5.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                                 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |               11 |             63 |         5.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_1[0]                                                                                                                                                                               | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |               10 |             63 |         6.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                            | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |               10 |             63 |         6.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_1[0]                                                                                                                                                                                     | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |               12 |             63 |         5.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_75_in                                                                                                                                                                                | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                                  |               11 |             63 |         5.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                                                         | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |               10 |             64 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               12 |             64 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg[0]                                                                                                                                                                                  | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |               10 |             64 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               10 |             64 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133/ap_enable_reg_pp0_iter1_reg_0[0]                                                                                                                         |                                                                                                                                                                                                                                                                               |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                                | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |               10 |             64 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                                                                                      | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |               14 |             64 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                                                                                    | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |               13 |             64 |         4.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/control_s_axi_U/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               13 |             64 |         4.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                            | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |               10 |             64 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/add_ln13_1_reg_4350                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                                   | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                                  |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                                                                                | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_addr_reg_576[61]_i_1_n_4                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                9 |             65 |         7.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                               | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |               19 |             65 |         3.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               13 |             65 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               20 |             65 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                         | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |               10 |             66 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |               11 |             66 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                                          | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                                  |               10 |             66 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                                                                               | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |               10 |             66 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                       | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |                9 |             66 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                   | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |               11 |             66 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                        | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                9 |             66 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                           | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                                  |                9 |             66 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                                       | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |               11 |             66 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                               |               15 |             67 |         4.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               15 |             67 |         4.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                               |               16 |             67 |         4.19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                               |               13 |             67 |         5.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               11 |             67 |         6.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                               |               11 |             67 |         6.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                               |               12 |             67 |         5.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               11 |             67 |         6.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                               |               10 |             67 |         6.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               10 |             67 |         6.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               12 |             67 |         5.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               11 |             67 |         6.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               19 |             68 |         3.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               15 |             68 |         4.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               10 |             69 |         6.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133/mac_muladd_7ns_8s_7ns_15_4_1_U7/matmul_mac_muladd_7ns_8s_7ns_15_4_1_DSP48_0_U/ce35_out                                                                   |                                                                                                                                                                                                                                                                               |               17 |             69 |         4.06 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             70 |         3.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             70 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                                                                                                               |               10 |             70 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             70 |         4.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               13 |             70 |         5.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/i_V_fu_800                                                                                                                                                                                                                         | design_1_i/mat_add_0/inst/control_s_axi_U/ap_NS_fsm11_out                                                                                                                                                                                                                     |               17 |             70 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             70 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             70 |         3.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               13 |             70 |         5.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             70 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             70 |         3.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_1[0]                                                                                                                                                              | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |               11 |             70 |         6.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |               15 |             70 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             70 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               24 |             70 |         2.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               12 |             70 |         5.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               20 |             74 |         3.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               14 |             74 |         5.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[1][0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               14 |             75 |         5.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               23 |             75 |         3.26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               14 |             75 |         5.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               18 |             75 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               20 |             75 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               22 |             75 |         3.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/ap_CS_fsm_state29                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               16 |             76 |         4.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133/ap_condition_404                                                                                                                                         |                                                                                                                                                                                                                                                                               |               20 |             79 |         3.95 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_2[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               20 |             80 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_3[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               15 |             80 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_1[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               15 |             80 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                                                                              | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |               21 |             92 |         4.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               12 |             94 |         7.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               12 |             94 |         7.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               12 |             94 |         7.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_1[0]                                                                                                                                                          | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |               13 |             95 |         7.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                          | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |               13 |             95 |         7.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg                                                                                                                                                                     | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |               13 |             95 |         7.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                                  | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                                  |               23 |             96 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               12 |             96 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               12 |             96 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             96 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                                                                                  | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                                  |               13 |             97 |         7.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                                                                 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                                  |               13 |             97 |         7.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                                                              | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |               13 |             97 |         7.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |               25 |             99 |         3.96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                                  |               24 |            111 |         4.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |               26 |            113 |         4.35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |               32 |            113 |         3.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133/mul_7ns_8ns_15_1_1_U6/gmem_addr_1_reg_10960                                                                                                              |                                                                                                                                                                                                                                                                               |               32 |            127 |         3.97 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/control_s_axi_U/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               29 |            128 |         4.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/i_V_fu_800                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               32 |            128 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                           | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |               19 |            129 |         6.79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                             | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |               23 |            129 |         5.61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                                                                     | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |               26 |            129 |         4.96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                       | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |               17 |            129 |         7.59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |               35 |            131 |         3.74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |               33 |            131 |         3.97 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                                                                           | design_1_i/matmul_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                              |               18 |            135 |         7.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                                                                       | design_1_i/im2col_mat_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                           |               31 |            137 |         4.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                                                                             | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |               22 |            137 |         6.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                     | design_1_i/quantization_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                          |               21 |            137 |         6.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               25 |            140 |         5.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                                                            | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                                  |               25 |            141 |         5.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                             | design_1_i/relu_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/SR[0]                                                                                                                                                                                                                  |               25 |            141 |         5.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                                                         | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |               24 |            141 |         5.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                          | design_1_i/mat_add_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |               30 |            141 |         4.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               34 |            151 |         4.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/quantization_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               37 |            157 |         4.24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/pool_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |               35 |            157 |         4.49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pool_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               33 |            162 |         4.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/im2col_mat_0/inst/grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/mul_mul_15ns_12ns_26_4_1_U4/im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U/ap_block_pp0_stage0_11001                                                                              |                                                                                                                                                                                                                                                                               |               41 |            193 |         4.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/matmul_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               36 |            199 |         5.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |              143 |            618 |         4.32 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


