-- Project:   C:\Users\sdysart\Documents\UACS\UACS\FSK\FSKRx.cydsn\FSKRx.cyprj
-- Generated: 03/22/2018 04:25:48
-- PSoC Creator  4.1 Update 1

ENTITY FSKRx IS
    PORT(
        ShiftOut(0)_PAD : OUT std_ulogic;
        CompOut(0)_PAD : OUT std_ulogic;
        XOR_Out(0)_PAD : OUT std_ulogic;
        DemodOut(0)_PAD : OUT std_ulogic;
        \LCD_Char:LCDPort(0)_PAD\ : OUT std_ulogic;
        \LCD_Char:LCDPort(1)_PAD\ : OUT std_ulogic;
        \LCD_Char:LCDPort(2)_PAD\ : OUT std_ulogic;
        \LCD_Char:LCDPort(3)_PAD\ : OUT std_ulogic;
        \LCD_Char:LCDPort(4)_PAD\ : OUT std_ulogic;
        \LCD_Char:LCDPort(5)_PAD\ : OUT std_ulogic;
        \LCD_Char:LCDPort(6)_PAD\ : OUT std_ulogic;
        CountOut(0)_PAD : OUT std_ulogic;
        HighF_ShiftOut(0)_PAD : OUT std_ulogic;
        HighF_CompOut(0)_PAD : OUT std_ulogic;
        HighF_XOR_Out(0)_PAD : OUT std_ulogic;
        HighF_DemodOut(0)_PAD : OUT std_ulogic;
        HighF_CountOut(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END FSKRx;

ARCHITECTURE __DEFAULT__ OF FSKRx IS
    SIGNAL BPFIn(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL CompOut(0)__PA : bit;
    SIGNAL CountOut(0)__PA : bit;
    SIGNAL Dedicated_Output__PA : bit;
    SIGNAL DemodOut(0)__PA : bit;
    SIGNAL HighF_BPFIn(0)__PA : bit;
    SIGNAL HighF_CompOut(0)__PA : bit;
    SIGNAL HighF_CountOut(0)__PA : bit;
    SIGNAL HighF_DemodOut(0)__PA : bit;
    SIGNAL HighF_LPFIn(0)__PA : bit;
    SIGNAL HighF_LPFOut(0)__PA : bit;
    SIGNAL HighF_RefOut(0)__PA : bit;
    SIGNAL HighF_ShiftOut(0)__PA : bit;
    SIGNAL HighF_XOR_Out(0)__PA : bit;
    SIGNAL LPFIn(0)__PA : bit;
    SIGNAL LPFOut(0)__PA : bit;
    SIGNAL Net_105 : bit;
    SIGNAL Net_109 : bit;
    SIGNAL Net_111 : bit;
    ATTRIBUTE global_signal OF Net_111 : SIGNAL IS true;
    SIGNAL Net_111_local : bit;
    SIGNAL Net_12 : bit;
    ATTRIBUTE udbclken_assigned OF Net_12 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_12 : SIGNAL IS true;
    SIGNAL Net_122 : bit;
    ATTRIBUTE udbclken_assigned OF Net_122 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_122 : SIGNAL IS true;
    SIGNAL Net_122_local : bit;
    SIGNAL Net_12_local : bit;
    SIGNAL Net_145 : bit;
    ATTRIBUTE placement_force OF Net_145 : SIGNAL IS "U(2,4,A)0";
    SIGNAL Net_21 : bit;
    SIGNAL Net_29 : bit;
    ATTRIBUTE placement_force OF Net_29 : SIGNAL IS "U(1,1,B)3";
    SIGNAL Net_56 : bit;
    SIGNAL Net_88 : bit;
    SIGNAL Net_9 : bit;
    SIGNAL Net_93 : bit;
    ATTRIBUTE udbclken_assigned OF Net_93 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_93 : SIGNAL IS true;
    SIGNAL Net_93_local : bit;
    SIGNAL Net_95 : bit;
    SIGNAL Net_98 : bit;
    ATTRIBUTE placement_force OF Net_98 : SIGNAL IS "U(3,0,A)0";
    SIGNAL RefOut(0)__PA : bit;
    SIGNAL ShiftOut(0)__PA : bit;
    SIGNAL XOR_Out(0)__PA : bit;
    SIGNAL \HighF_LevelCount:Net_42\ : bit;
    SIGNAL \HighF_LevelCount:Net_47\ : bit;
    SIGNAL \HighF_PGA:Net_41\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:control_1\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:control_2\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:control_3\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:control_4\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:control_5\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:control_6\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:control_7\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.ce0__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.ce0__sig\ : bit;
    SIGNAL \LevelCount:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:status_3\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:status_4\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:status_5\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:status_6\ : bit;
    SIGNAL \\\LCD_Char:LCDPort(0)\\__PA\ : bit;
    SIGNAL \\\LCD_Char:LCDPort(1)\\__PA\ : bit;
    SIGNAL \\\LCD_Char:LCDPort(2)\\__PA\ : bit;
    SIGNAL \\\LCD_Char:LCDPort(3)\\__PA\ : bit;
    SIGNAL \\\LCD_Char:LCDPort(4)\\__PA\ : bit;
    SIGNAL \\\LCD_Char:LCDPort(5)\\__PA\ : bit;
    SIGNAL \\\LCD_Char:LCDPort(6)\\__PA\ : bit;
    SIGNAL \LevelCount:TimerUDB:control_0\ : bit;
    SIGNAL \LevelCount:TimerUDB:control_1\ : bit;
    SIGNAL \LevelCount:TimerUDB:control_2\ : bit;
    SIGNAL \LevelCount:TimerUDB:control_3\ : bit;
    SIGNAL \LevelCount:TimerUDB:control_4\ : bit;
    SIGNAL \LevelCount:TimerUDB:control_5\ : bit;
    SIGNAL \LevelCount:TimerUDB:control_6\ : bit;
    SIGNAL \LevelCount:TimerUDB:control_7\ : bit;
    SIGNAL \LevelCount:TimerUDB:per_zero\ : bit;
    SIGNAL \LevelCount:TimerUDB:status_2\ : bit;
    SIGNAL \LevelCount:TimerUDB:status_3\ : bit;
    SIGNAL \LevelCount:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \LevelCount:TimerUDB:status_tc\ : SIGNAL IS "U(2,4,A)1";
    SIGNAL \PGA:Net_41\ : bit;
    SIGNAL \ShiftReg:bSR:control_1\ : bit;
    SIGNAL \ShiftReg:bSR:control_2\ : bit;
    SIGNAL \ShiftReg:bSR:control_3\ : bit;
    SIGNAL \ShiftReg:bSR:control_4\ : bit;
    SIGNAL \ShiftReg:bSR:control_5\ : bit;
    SIGNAL \ShiftReg:bSR:control_6\ : bit;
    SIGNAL \ShiftReg:bSR:control_7\ : bit;
    SIGNAL \ShiftReg:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \ShiftReg:bSR:sC24:BShiftRegDp:u1.ce0__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.ce0__sig\ : bit;
    SIGNAL \ShiftReg:bSR:status_3\ : bit;
    SIGNAL \ShiftReg:bSR:status_4\ : bit;
    SIGNAL \ShiftReg:bSR:status_5\ : bit;
    SIGNAL \ShiftReg:bSR:status_6\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE placement_force OF __ZERO__ : SIGNAL IS "U(1,2,B)0";
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.dclk_glb_ff_0__sig\ : bit;
    SIGNAL \ShiftReg:bSR:sC24:BShiftRegDp:u0.ce0__sig\ : bit;
    SIGNAL \ShiftReg:bSR:sC24:BShiftRegDp:u0.cl0__sig\ : bit;
    SIGNAL \ShiftReg:bSR:sC24:BShiftRegDp:u0.z0__sig\ : bit;
    SIGNAL \ShiftReg:bSR:sC24:BShiftRegDp:u0.ff0__sig\ : bit;
    SIGNAL \ShiftReg:bSR:sC24:BShiftRegDp:u0.ce1__sig\ : bit;
    SIGNAL \ShiftReg:bSR:sC24:BShiftRegDp:u0.cl1__sig\ : bit;
    SIGNAL \ShiftReg:bSR:sC24:BShiftRegDp:u0.z1__sig\ : bit;
    SIGNAL \ShiftReg:bSR:sC24:BShiftRegDp:u0.ff1__sig\ : bit;
    SIGNAL \ShiftReg:bSR:sC24:BShiftRegDp:u0.co_msb__sig\ : bit;
    SIGNAL \ShiftReg:bSR:sC24:BShiftRegDp:u0.sol_msb__sig\ : bit;
    SIGNAL \ShiftReg:bSR:sC24:BShiftRegDp:u0.cfbo__sig\ : bit;
    SIGNAL \ShiftReg:bSR:sC24:BShiftRegDp:u1.sor__sig\ : bit;
    SIGNAL \ShiftReg:bSR:sC24:BShiftRegDp:u1.cmsbo__sig\ : bit;
    SIGNAL \ShiftReg:bSR:sC24:BShiftRegDp:u1.cl0__sig\ : bit;
    SIGNAL \ShiftReg:bSR:sC24:BShiftRegDp:u1.z0__sig\ : bit;
    SIGNAL \ShiftReg:bSR:sC24:BShiftRegDp:u1.ff0__sig\ : bit;
    SIGNAL \ShiftReg:bSR:sC24:BShiftRegDp:u1.ce1__sig\ : bit;
    SIGNAL \ShiftReg:bSR:sC24:BShiftRegDp:u1.cl1__sig\ : bit;
    SIGNAL \ShiftReg:bSR:sC24:BShiftRegDp:u1.z1__sig\ : bit;
    SIGNAL \ShiftReg:bSR:sC24:BShiftRegDp:u1.ff1__sig\ : bit;
    SIGNAL \ShiftReg:bSR:sC24:BShiftRegDp:u1.co_msb__sig\ : bit;
    SIGNAL \ShiftReg:bSR:sC24:BShiftRegDp:u1.sol_msb__sig\ : bit;
    SIGNAL \ShiftReg:bSR:sC24:BShiftRegDp:u1.cfbo__sig\ : bit;
    SIGNAL \ShiftReg:bSR:sC24:BShiftRegDp:u2.sor__sig\ : bit;
    SIGNAL \ShiftReg:bSR:sC24:BShiftRegDp:u2.cmsbo__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.cl0__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.z0__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.ff0__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.ce1__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.cl1__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.z1__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.ff1__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.co_msb__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.sol_msb__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.cfbo__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.sor__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.cmsbo__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.cl0__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.z0__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.ff0__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.ce1__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.cl1__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.z1__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.ff1__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.co_msb__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.sol_msb__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.cfbo__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.sor__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.cmsbo__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.cl0__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.z0__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.ff0__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.ce1__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.cl1__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.z1__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.ff1__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.co_msb__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.sol_msb__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.cfbo__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u3.sor__sig\ : bit;
    SIGNAL \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u3.cmsbo__sig\ : bit;
    SIGNAL \LevelCount:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \LevelCount:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \LevelCount:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \LevelCount:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \LevelCount:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \LevelCount:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \LevelCount:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \LevelCount:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \LevelCount:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \LevelCount:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \LevelCount:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \LevelCount:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF Dedicated_Output : LABEL IS "iocell1";
    ATTRIBUTE Location OF Dedicated_Output : LABEL IS "P0[0]";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF ShiftOut(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF ShiftOut(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF CompOut(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF CompOut(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF BPFIn(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF BPFIn(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF XOR_Out(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF XOR_Out(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF LPFIn(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF LPFIn(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF RefOut(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF RefOut(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF LPFOut(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF LPFOut(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF DemodOut(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF DemodOut(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF \LCD_Char:LCDPort(0)\ : LABEL IS "iocell10";
    ATTRIBUTE Location OF \LCD_Char:LCDPort(0)\ : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF \LCD_Char:LCDPort(1)\ : LABEL IS "iocell11";
    ATTRIBUTE Location OF \LCD_Char:LCDPort(1)\ : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF \LCD_Char:LCDPort(2)\ : LABEL IS "iocell12";
    ATTRIBUTE Location OF \LCD_Char:LCDPort(2)\ : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF \LCD_Char:LCDPort(3)\ : LABEL IS "iocell13";
    ATTRIBUTE Location OF \LCD_Char:LCDPort(3)\ : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF \LCD_Char:LCDPort(4)\ : LABEL IS "iocell14";
    ATTRIBUTE Location OF \LCD_Char:LCDPort(4)\ : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF \LCD_Char:LCDPort(5)\ : LABEL IS "iocell15";
    ATTRIBUTE Location OF \LCD_Char:LCDPort(5)\ : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF \LCD_Char:LCDPort(6)\ : LABEL IS "iocell16";
    ATTRIBUTE Location OF \LCD_Char:LCDPort(6)\ : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF CountOut(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF CountOut(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF HighF_ShiftOut(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF HighF_ShiftOut(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF HighF_CompOut(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF HighF_CompOut(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF HighF_BPFIn(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF HighF_BPFIn(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF HighF_XOR_Out(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF HighF_XOR_Out(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF HighF_RefOut(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF HighF_RefOut(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF HighF_LPFIn(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF HighF_LPFIn(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF HighF_LPFOut(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF HighF_LPFOut(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF HighF_DemodOut(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF HighF_DemodOut(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF HighF_CountOut(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF HighF_CountOut(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF Net_29 : LABEL IS "macrocell1";
    ATTRIBUTE Location OF Net_29 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_98 : LABEL IS "macrocell2";
    ATTRIBUTE Location OF Net_98 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \LevelCount:TimerUDB:status_tc\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \LevelCount:TimerUDB:status_tc\ : LABEL IS "U(2,4)";
    ATTRIBUTE Location OF \BPF_Comp:ctComp\ : LABEL IS "F(Comparator,3)";
    ATTRIBUTE lib_model OF __ZERO__ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF __ZERO__ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \ShiftReg:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \ShiftReg:bSR:SyncCtl:CtrlReg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \ShiftReg:bSR:StsReg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \ShiftReg:bSR:StsReg\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \ShiftReg:bSR:sC24:BShiftRegDp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \ShiftReg:bSR:sC24:BShiftRegDp:u0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \ShiftReg:bSR:sC24:BShiftRegDp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \ShiftReg:bSR:sC24:BShiftRegDp:u1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \ShiftReg:bSR:sC24:BShiftRegDp:u2\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \ShiftReg:bSR:sC24:BShiftRegDp:u2\ : LABEL IS "U(0,0)";
    ATTRIBUTE Location OF \PGA:SC\ : LABEL IS "F(SC,2)";
    ATTRIBUTE Location OF \Ref_OpAmp:ABuf\ : LABEL IS "F(OpAmp,0)";
    ATTRIBUTE Location OF \OutComp:ctComp\ : LABEL IS "F(Comparator,0)";
    ATTRIBUTE Location OF LevelCountISR : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE Location OF \HighF_BPF_Comp:ctComp\ : LABEL IS "F(Comparator,1)";
    ATTRIBUTE lib_model OF \HighF_ShiftReg:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \HighF_ShiftReg:bSR:SyncCtl:CtrlReg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \HighF_ShiftReg:bSR:StsReg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \HighF_ShiftReg:bSR:StsReg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u3\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u3\ : LABEL IS "U(2,1)";
    ATTRIBUTE Location OF \HighF_Ref_OpAmp:ABuf\ : LABEL IS "F(OpAmp,2)";
    ATTRIBUTE Location OF \HighF_PGA:SC\ : LABEL IS "F(SC,3)";
    ATTRIBUTE Location OF \HighF_OutComp:ctComp\ : LABEL IS "F(Comparator,2)";
    ATTRIBUTE Location OF \HighF_LevelCount:CounterHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE Location OF HighF_LeveCountISR : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF \LevelCount:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \LevelCount:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \LevelCount:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \LevelCount:TimerUDB:rstSts:stsreg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \LevelCount:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \LevelCount:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \LevelCount:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \LevelCount:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_145 : LABEL IS "macrocell5";
    ATTRIBUTE Location OF Net_145 : LABEL IS "U(2,4)";
    COMPONENT abufcell
    END COMPONENT;
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT comparatorcell
        PORT (
            out : OUT std_ulogic;
            clk_udb : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sccell
        PORT (
            aclk : IN std_ulogic;
            bst_clk : IN std_ulogic;
            clk_udb : IN std_ulogic;
            modout : OUT std_ulogic;
            dyn_cntl_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
BEGIN

    Dedicated_Output:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Dedicated_Output__PA,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_111,
            dclk_0 => Net_111_local,
            dclk_glb_1 => Net_93,
            dclk_1 => Net_93_local,
            dclk_glb_2 => Net_122,
            dclk_2 => Net_122_local,
            dclk_glb_3 => Net_12,
            dclk_3 => Net_12_local,
            dclk_glb_ff_0 => \ClockBlock.dclk_glb_ff_0__sig\);

    ShiftOut:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ShiftOut(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ShiftOut",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ShiftOut(0)__PA,
            oe => open,
            pin_input => Net_21,
            pad_out => ShiftOut(0)_PAD,
            pad_in => ShiftOut(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CompOut:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "da2922f6-9397-4a20-ab15-c0cf456439db",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CompOut(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CompOut",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CompOut(0)__PA,
            oe => open,
            pin_input => Net_9,
            pad_out => CompOut(0)_PAD,
            pad_in => CompOut(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BPFIn:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BPFIn(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BPFIn",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => BPFIn(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    XOR_Out:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "09804d8d-80d0-46be-8fa0-1628ddca20c2",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    XOR_Out(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "XOR_Out",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => XOR_Out(0)__PA,
            oe => open,
            pin_input => Net_29,
            pad_out => XOR_Out(0)_PAD,
            pad_in => XOR_Out(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LPFIn:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "77715107-f8d5-47e5-a629-0fb83101ac6b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LPFIn(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LPFIn",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => LPFIn(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RefOut:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "cc3bcd7e-5dc0-48ea-9bf6-6aa082be1ada",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RefOut(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RefOut",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => RefOut(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LPFOut:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "74da9da1-57b6-4c6f-8c5a-3885c0b1881e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LPFOut(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LPFOut",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => LPFOut(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DemodOut:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "68e8c4ac-340d-43f2-8fcf-56926ea66b0a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DemodOut(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DemodOut",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DemodOut(0)__PA,
            oe => open,
            pin_input => Net_56,
            pad_out => DemodOut(0)_PAD,
            pad_in => DemodOut(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD_Char:LCDPort\:logicalport
        GENERIC MAP(
            drive_mode => "110110110110110110110",
            ibuf_enabled => "1111111",
            id => "a7b3da46-6a53-43c3-b810-b268adbf19a4/ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0000000",
            input_buffer_sel => "00000000000000",
            input_clk_en => 0,
            input_sync => "1111111",
            input_sync_mode => "0000000",
            intr_mode => "00000000000000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",,,,,,",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0000000",
            oe_reset => 0,
            oe_sync => "0000000",
            output_clk_en => 0,
            output_clock_mode => "0000000",
            output_conn => "0000000",
            output_mode => "0000000",
            output_reset => 0,
            output_sync => "0000000",
            ovt_hyst_trim => "0000000",
            ovt_needed => "0000000",
            ovt_slew_control => "00000000000000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",,,,,,",
            pin_mode => "OOOOOOO",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1111111",
            sio_ibuf => "00000000",
            sio_info => "00000000000000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0000000",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0000000",
            vtrip => "10101010101010",
            width => 7,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \LCD_Char:LCDPort(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD_Char:LCDPort\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD_Char:LCDPort(0)\\__PA\,
            oe => open,
            pad_in => \LCD_Char:LCDPort(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD_Char:LCDPort(1)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD_Char:LCDPort\",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD_Char:LCDPort(1)\\__PA\,
            oe => open,
            pad_in => \LCD_Char:LCDPort(1)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD_Char:LCDPort(2)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD_Char:LCDPort\",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD_Char:LCDPort(2)\\__PA\,
            oe => open,
            pad_in => \LCD_Char:LCDPort(2)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD_Char:LCDPort(3)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD_Char:LCDPort\",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD_Char:LCDPort(3)\\__PA\,
            oe => open,
            pad_in => \LCD_Char:LCDPort(3)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD_Char:LCDPort(4)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD_Char:LCDPort\",
            logicalport_pin_id => 4,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD_Char:LCDPort(4)\\__PA\,
            oe => open,
            pad_in => \LCD_Char:LCDPort(4)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD_Char:LCDPort(5)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD_Char:LCDPort\",
            logicalport_pin_id => 5,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD_Char:LCDPort(5)\\__PA\,
            oe => open,
            pad_in => \LCD_Char:LCDPort(5)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD_Char:LCDPort(6)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD_Char:LCDPort\",
            logicalport_pin_id => 6,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD_Char:LCDPort(6)\\__PA\,
            oe => open,
            pad_in => \LCD_Char:LCDPort(6)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CountOut:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0b39ee56-2764-43b8-a140-9efff0473107",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CountOut(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CountOut",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => CountOut(0)__PA,
            oe => open,
            pad_in => CountOut(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HighF_ShiftOut:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0dd7a87b-f5c8-42ee-9536-ebf3456fd918",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HighF_ShiftOut(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HighF_ShiftOut",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HighF_ShiftOut(0)__PA,
            oe => open,
            pin_input => Net_95,
            pad_out => HighF_ShiftOut(0)_PAD,
            pad_in => HighF_ShiftOut(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HighF_CompOut:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5cf97ae4-fce1-482b-baec-e0f31c239065",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HighF_CompOut(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HighF_CompOut",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HighF_CompOut(0)__PA,
            oe => open,
            pin_input => Net_88,
            pad_out => HighF_CompOut(0)_PAD,
            pad_in => HighF_CompOut(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HighF_BPFIn:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "3662ee01-ba0f-4f9d-99ab-c87f464fff92",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HighF_BPFIn(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HighF_BPFIn",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => HighF_BPFIn(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HighF_XOR_Out:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9e06d5d0-cb08-4509-9e6b-d738c242b79e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HighF_XOR_Out(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HighF_XOR_Out",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HighF_XOR_Out(0)__PA,
            oe => open,
            pin_input => Net_98,
            pad_out => HighF_XOR_Out(0)_PAD,
            pad_in => HighF_XOR_Out(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HighF_RefOut:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "4cae8352-fa50-44c4-9621-d2b59cd8d073",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HighF_RefOut(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HighF_RefOut",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => HighF_RefOut(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HighF_LPFIn:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "c04202f3-636c-42a3-b591-55bc06081b9d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HighF_LPFIn(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HighF_LPFIn",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => HighF_LPFIn(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HighF_LPFOut:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "ef50437b-d5e6-4ef2-91c2-38785459ed6d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HighF_LPFOut(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HighF_LPFOut",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => HighF_LPFOut(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HighF_DemodOut:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "05c1a2d4-62eb-4929-9f40-33bff1579fff",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HighF_DemodOut(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HighF_DemodOut",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HighF_DemodOut(0)__PA,
            oe => open,
            pin_input => Net_105,
            pad_out => HighF_DemodOut(0)_PAD,
            pad_in => HighF_DemodOut(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HighF_CountOut:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "fae803e9-0968-46fb-93f3-b266be8dbe94",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HighF_CountOut(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HighF_CountOut",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => HighF_CountOut(0)__PA,
            oe => open,
            pad_in => HighF_CountOut(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_29:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_29,
            main_0 => Net_9,
            main_1 => Net_21);

    Net_98:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_98,
            main_0 => Net_88,
            main_1 => Net_95);

    \LevelCount:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LevelCount:TimerUDB:status_tc\,
            main_0 => \LevelCount:TimerUDB:control_7\,
            main_1 => \LevelCount:TimerUDB:per_zero\);

    \BPF_Comp:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            out => Net_9);

    __ZERO__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ZERO__);

    \ShiftReg:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_12,
            control_7 => \ShiftReg:bSR:control_7\,
            control_6 => \ShiftReg:bSR:control_6\,
            control_5 => \ShiftReg:bSR:control_5\,
            control_4 => \ShiftReg:bSR:control_4\,
            control_3 => \ShiftReg:bSR:control_3\,
            control_2 => \ShiftReg:bSR:control_2\,
            control_1 => \ShiftReg:bSR:control_1\,
            control_0 => \ShiftReg:bSR:ctrl_clk_enable\,
            busclk => ClockBlock_BUS_CLK);

    \ShiftReg:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_12,
            status_6 => \ShiftReg:bSR:status_6\,
            status_5 => \ShiftReg:bSR:status_5\,
            status_4 => \ShiftReg:bSR:status_4\,
            status_3 => \ShiftReg:bSR:status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \ShiftReg:bSR:sC24:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_12,
            cs_addr_2 => \ShiftReg:bSR:ctrl_clk_enable\,
            route_si => Net_9,
            so_comb => Net_21,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \ShiftReg:bSR:sC24:BShiftRegDp:u0.ce0__sig\,
            cl0 => \ShiftReg:bSR:sC24:BShiftRegDp:u0.cl0__sig\,
            z0 => \ShiftReg:bSR:sC24:BShiftRegDp:u0.z0__sig\,
            ff0 => \ShiftReg:bSR:sC24:BShiftRegDp:u0.ff0__sig\,
            ce1 => \ShiftReg:bSR:sC24:BShiftRegDp:u0.ce1__sig\,
            cl1 => \ShiftReg:bSR:sC24:BShiftRegDp:u0.cl1__sig\,
            z1 => \ShiftReg:bSR:sC24:BShiftRegDp:u0.z1__sig\,
            ff1 => \ShiftReg:bSR:sC24:BShiftRegDp:u0.ff1__sig\,
            co_msb => \ShiftReg:bSR:sC24:BShiftRegDp:u0.co_msb__sig\,
            sol_msb => \ShiftReg:bSR:sC24:BShiftRegDp:u0.sol_msb__sig\,
            cfbo => \ShiftReg:bSR:sC24:BShiftRegDp:u0.cfbo__sig\,
            sil => \ShiftReg:bSR:sC24:BShiftRegDp:u1.sor__sig\,
            cmsbi => \ShiftReg:bSR:sC24:BShiftRegDp:u1.cmsbo__sig\);

    \ShiftReg:bSR:sC24:BShiftRegDp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_12,
            cs_addr_2 => \ShiftReg:bSR:ctrl_clk_enable\,
            route_si => Net_9,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \ShiftReg:bSR:sC24:BShiftRegDp:u0.ce0__sig\,
            cl0i => \ShiftReg:bSR:sC24:BShiftRegDp:u0.cl0__sig\,
            z0i => \ShiftReg:bSR:sC24:BShiftRegDp:u0.z0__sig\,
            ff0i => \ShiftReg:bSR:sC24:BShiftRegDp:u0.ff0__sig\,
            ce1i => \ShiftReg:bSR:sC24:BShiftRegDp:u0.ce1__sig\,
            cl1i => \ShiftReg:bSR:sC24:BShiftRegDp:u0.cl1__sig\,
            z1i => \ShiftReg:bSR:sC24:BShiftRegDp:u0.z1__sig\,
            ff1i => \ShiftReg:bSR:sC24:BShiftRegDp:u0.ff1__sig\,
            ci => \ShiftReg:bSR:sC24:BShiftRegDp:u0.co_msb__sig\,
            sir => \ShiftReg:bSR:sC24:BShiftRegDp:u0.sol_msb__sig\,
            cfbi => \ShiftReg:bSR:sC24:BShiftRegDp:u0.cfbo__sig\,
            sor => \ShiftReg:bSR:sC24:BShiftRegDp:u1.sor__sig\,
            cmsbo => \ShiftReg:bSR:sC24:BShiftRegDp:u1.cmsbo__sig\,
            ce0 => \ShiftReg:bSR:sC24:BShiftRegDp:u1.ce0__sig\,
            cl0 => \ShiftReg:bSR:sC24:BShiftRegDp:u1.cl0__sig\,
            z0 => \ShiftReg:bSR:sC24:BShiftRegDp:u1.z0__sig\,
            ff0 => \ShiftReg:bSR:sC24:BShiftRegDp:u1.ff0__sig\,
            ce1 => \ShiftReg:bSR:sC24:BShiftRegDp:u1.ce1__sig\,
            cl1 => \ShiftReg:bSR:sC24:BShiftRegDp:u1.cl1__sig\,
            z1 => \ShiftReg:bSR:sC24:BShiftRegDp:u1.z1__sig\,
            ff1 => \ShiftReg:bSR:sC24:BShiftRegDp:u1.ff1__sig\,
            co_msb => \ShiftReg:bSR:sC24:BShiftRegDp:u1.co_msb__sig\,
            sol_msb => \ShiftReg:bSR:sC24:BShiftRegDp:u1.sol_msb__sig\,
            cfbo => \ShiftReg:bSR:sC24:BShiftRegDp:u1.cfbo__sig\,
            sil => \ShiftReg:bSR:sC24:BShiftRegDp:u2.sor__sig\,
            cmsbi => \ShiftReg:bSR:sC24:BShiftRegDp:u2.cmsbo__sig\);

    \ShiftReg:bSR:sC24:BShiftRegDp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_12,
            cs_addr_2 => \ShiftReg:bSR:ctrl_clk_enable\,
            route_si => Net_9,
            f0_bus_stat_comb => \ShiftReg:bSR:status_4\,
            f0_blk_stat_comb => \ShiftReg:bSR:status_3\,
            f1_bus_stat_comb => \ShiftReg:bSR:status_6\,
            f1_blk_stat_comb => \ShiftReg:bSR:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \ShiftReg:bSR:sC24:BShiftRegDp:u1.ce0__sig\,
            cl0i => \ShiftReg:bSR:sC24:BShiftRegDp:u1.cl0__sig\,
            z0i => \ShiftReg:bSR:sC24:BShiftRegDp:u1.z0__sig\,
            ff0i => \ShiftReg:bSR:sC24:BShiftRegDp:u1.ff0__sig\,
            ce1i => \ShiftReg:bSR:sC24:BShiftRegDp:u1.ce1__sig\,
            cl1i => \ShiftReg:bSR:sC24:BShiftRegDp:u1.cl1__sig\,
            z1i => \ShiftReg:bSR:sC24:BShiftRegDp:u1.z1__sig\,
            ff1i => \ShiftReg:bSR:sC24:BShiftRegDp:u1.ff1__sig\,
            ci => \ShiftReg:bSR:sC24:BShiftRegDp:u1.co_msb__sig\,
            sir => \ShiftReg:bSR:sC24:BShiftRegDp:u1.sol_msb__sig\,
            cfbi => \ShiftReg:bSR:sC24:BShiftRegDp:u1.cfbo__sig\,
            sor => \ShiftReg:bSR:sC24:BShiftRegDp:u2.sor__sig\,
            cmsbo => \ShiftReg:bSR:sC24:BShiftRegDp:u2.cmsbo__sig\);

    \PGA:SC\:sccell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            dyn_cntl_udb => open,
            modout => \PGA:Net_41\);

    \Ref_OpAmp:ABuf\:abufcell
        GENERIC MAP(
            cy_registers => "");

    \OutComp:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            out => Net_56);

    LevelCountISR:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_145,
            clock => ClockBlock_BUS_CLK);

    \HighF_BPF_Comp:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            out => Net_88);

    \HighF_ShiftReg:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_93,
            control_7 => \HighF_ShiftReg:bSR:control_7\,
            control_6 => \HighF_ShiftReg:bSR:control_6\,
            control_5 => \HighF_ShiftReg:bSR:control_5\,
            control_4 => \HighF_ShiftReg:bSR:control_4\,
            control_3 => \HighF_ShiftReg:bSR:control_3\,
            control_2 => \HighF_ShiftReg:bSR:control_2\,
            control_1 => \HighF_ShiftReg:bSR:control_1\,
            control_0 => \HighF_ShiftReg:bSR:ctrl_clk_enable\,
            busclk => ClockBlock_BUS_CLK);

    \HighF_ShiftReg:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_93,
            status_6 => \HighF_ShiftReg:bSR:status_6\,
            status_5 => \HighF_ShiftReg:bSR:status_5\,
            status_4 => \HighF_ShiftReg:bSR:status_4\,
            status_3 => \HighF_ShiftReg:bSR:status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_93,
            cs_addr_2 => \HighF_ShiftReg:bSR:ctrl_clk_enable\,
            route_si => Net_88,
            so_comb => Net_95,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.ce0__sig\,
            cl0 => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.cl0__sig\,
            z0 => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.z0__sig\,
            ff0 => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.ff0__sig\,
            ce1 => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.ce1__sig\,
            cl1 => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.cl1__sig\,
            z1 => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.z1__sig\,
            ff1 => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.ff1__sig\,
            co_msb => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.co_msb__sig\,
            sol_msb => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.sol_msb__sig\,
            cfbo => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.cfbo__sig\,
            sil => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.sor__sig\,
            cmsbi => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.cmsbo__sig\);

    \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_93,
            cs_addr_2 => \HighF_ShiftReg:bSR:ctrl_clk_enable\,
            route_si => Net_88,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.ce0__sig\,
            cl0i => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.cl0__sig\,
            z0i => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.z0__sig\,
            ff0i => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.ff0__sig\,
            ce1i => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.ce1__sig\,
            cl1i => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.cl1__sig\,
            z1i => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.z1__sig\,
            ff1i => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.ff1__sig\,
            ci => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.co_msb__sig\,
            sir => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.sol_msb__sig\,
            cfbi => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u0.cfbo__sig\,
            sor => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.sor__sig\,
            cmsbo => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.cmsbo__sig\,
            ce0 => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.ce0__sig\,
            cl0 => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.cl0__sig\,
            z0 => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.z0__sig\,
            ff0 => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.ff0__sig\,
            ce1 => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.ce1__sig\,
            cl1 => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.cl1__sig\,
            z1 => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.z1__sig\,
            ff1 => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.ff1__sig\,
            co_msb => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.co_msb__sig\,
            sol_msb => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.sol_msb__sig\,
            cfbo => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.cfbo__sig\,
            sil => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.sor__sig\,
            cmsbi => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.cmsbo__sig\);

    \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_93,
            cs_addr_2 => \HighF_ShiftReg:bSR:ctrl_clk_enable\,
            route_si => Net_88,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.ce0__sig\,
            cl0i => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.cl0__sig\,
            z0i => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.z0__sig\,
            ff0i => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.ff0__sig\,
            ce1i => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.ce1__sig\,
            cl1i => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.cl1__sig\,
            z1i => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.z1__sig\,
            ff1i => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.ff1__sig\,
            ci => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.co_msb__sig\,
            sir => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.sol_msb__sig\,
            cfbi => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u1.cfbo__sig\,
            sor => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.sor__sig\,
            cmsbo => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.cmsbo__sig\,
            ce0 => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.ce0__sig\,
            cl0 => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.cl0__sig\,
            z0 => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.z0__sig\,
            ff0 => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.ff0__sig\,
            ce1 => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.ce1__sig\,
            cl1 => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.cl1__sig\,
            z1 => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.z1__sig\,
            ff1 => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.ff1__sig\,
            co_msb => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.co_msb__sig\,
            sol_msb => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.sol_msb__sig\,
            cfbo => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.cfbo__sig\,
            sil => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u3.sor__sig\,
            cmsbi => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u3.cmsbo__sig\);

    \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_93,
            cs_addr_2 => \HighF_ShiftReg:bSR:ctrl_clk_enable\,
            route_si => Net_88,
            f0_bus_stat_comb => \HighF_ShiftReg:bSR:status_4\,
            f0_blk_stat_comb => \HighF_ShiftReg:bSR:status_3\,
            f1_bus_stat_comb => \HighF_ShiftReg:bSR:status_6\,
            f1_blk_stat_comb => \HighF_ShiftReg:bSR:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.ce0__sig\,
            cl0i => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.cl0__sig\,
            z0i => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.z0__sig\,
            ff0i => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.ff0__sig\,
            ce1i => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.ce1__sig\,
            cl1i => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.cl1__sig\,
            z1i => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.z1__sig\,
            ff1i => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.ff1__sig\,
            ci => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.co_msb__sig\,
            sir => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.sol_msb__sig\,
            cfbi => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u2.cfbo__sig\,
            sor => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u3.sor__sig\,
            cmsbo => \HighF_ShiftReg:bSR:sC32:BShiftRegDp:u3.cmsbo__sig\);

    \HighF_Ref_OpAmp:ABuf\:abufcell
        GENERIC MAP(
            cy_registers => "");

    \HighF_PGA:SC\:sccell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            dyn_cntl_udb => open,
            modout => \HighF_PGA:Net_41\);

    \HighF_OutComp:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            out => Net_105);

    \HighF_LevelCount:CounterHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_0__sig\,
            kill => open,
            enable => __ZERO__,
            capture => open,
            timer_reset => open,
            tc => Net_109,
            cmp => \HighF_LevelCount:Net_47\,
            irq => \HighF_LevelCount:Net_42\);

    HighF_LeveCountISR:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_109,
            clock => ClockBlock_BUS_CLK);

    \LevelCount:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_122,
            control_7 => \LevelCount:TimerUDB:control_7\,
            control_6 => \LevelCount:TimerUDB:control_6\,
            control_5 => \LevelCount:TimerUDB:control_5\,
            control_4 => \LevelCount:TimerUDB:control_4\,
            control_3 => \LevelCount:TimerUDB:control_3\,
            control_2 => \LevelCount:TimerUDB:control_2\,
            control_1 => \LevelCount:TimerUDB:control_1\,
            control_0 => \LevelCount:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \LevelCount:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_122,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \LevelCount:TimerUDB:status_3\,
            status_2 => \LevelCount:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \LevelCount:TimerUDB:status_tc\);

    \LevelCount:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_122,
            cs_addr_1 => \LevelCount:TimerUDB:control_7\,
            cs_addr_0 => \LevelCount:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \LevelCount:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \LevelCount:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \LevelCount:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \LevelCount:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \LevelCount:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \LevelCount:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \LevelCount:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \LevelCount:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \LevelCount:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \LevelCount:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \LevelCount:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \LevelCount:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \LevelCount:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \LevelCount:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_122,
            cs_addr_1 => \LevelCount:TimerUDB:control_7\,
            cs_addr_0 => \LevelCount:TimerUDB:per_zero\,
            z0_comb => \LevelCount:TimerUDB:per_zero\,
            f0_bus_stat_comb => \LevelCount:TimerUDB:status_3\,
            f0_blk_stat_comb => \LevelCount:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \LevelCount:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \LevelCount:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \LevelCount:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \LevelCount:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \LevelCount:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \LevelCount:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \LevelCount:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \LevelCount:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \LevelCount:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \LevelCount:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \LevelCount:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \LevelCount:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \LevelCount:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    Net_145:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_145,
            clock_0 => Net_122,
            main_0 => \LevelCount:TimerUDB:control_7\,
            main_1 => \LevelCount:TimerUDB:per_zero\);

END __DEFAULT__;
