{"vcs1":{"timestamp_begin":1682365781.172528309, "rt":0.59, "ut":0.18, "st":0.21}}
{"vcselab":{"timestamp_begin":1682365781.836744839, "rt":0.46, "ut":0.22, "st":0.14}}
{"link":{"timestamp_begin":1682365782.357685320, "rt":0.24, "ut":0.08, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682365780.797549719}
{"VCS_COMP_START_TIME": 1682365780.797549719}
{"VCS_COMP_END_TIME": 1682365782.668305125}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 338352}}
{"stitch_vcselab": {"peak_mem": 239056}}
