memory-map:
  name: ramreg
  description: Ram Reg
  bus: wb-32-be
  x-wbgen:
    hdl_entity: ramreg
  schema-version:
    core: 2.0.0
    x-conversions: 1.0.0
    x-driver-edge: 1.0.0
    x-fesa: 2.0.0
    x-gena: 1.0.0
    x-hdl: 1.0.0
    x-map-info: 1.0.0
    x-wbgen: 1.0.0
  children:
  - reg:
      name: R1
      description: Register 1
      comment: Register 1 has two fields
      width: 32
      access: rw
      address: 0x0
      children:
      - field:
          name: enable
          description: Enable
          comment: 1 to enable device
          range: 0
          x-wbgen:
            access_bus: READ_WRITE
            access_dev: READ_ONLY
            type: BIT
  - reg:
      name: R2
      description: Register 2
      comment: Register 2 has two fields
      width: 32
      access: rw
      address: 0x4
      children:
      - field:
          name: enable
          description: Enable
          comment: 1 to enable device
          range: 0
          x-wbgen:
            access_bus: READ_WRITE
            access_dev: READ_ONLY
            type: BIT
  - memory:
      name: ch1
      description: Channel 1
      address: 0x2000
      memsize: 8192
      x-wbgen:
        access_dev: READ_ONLY
        kind: ram
      children:
      - reg:
          name: data
          width: 32
          access: rw
