$date
	Fri Sep  5 18:28:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_lfsr $end
$var wire 4 ! lfsr [3:0] $end
$var reg 1 " clk $end
$var reg 1 # nrst $end
$var integer 32 $ errors [31:0] $end
$var integer 32 % i [31:0] $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # nrst $end
$var reg 4 & lfsr [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 &
bx %
bx $
0#
0"
b1 !
$end
#5000
b0 %
b0 $
1#
#10000
b10 !
b10 &
1"
#15000
b1 %
0"
#20000
b100 !
b100 &
1"
#25000
b10 %
0"
#30000
b1000 !
b1000 &
1"
#35000
b11 %
0"
#40000
b101 !
b101 &
1"
#45000
b100 %
0"
#50000
b1010 !
b1010 &
1"
#55000
b101 %
0"
#60000
b1 !
b1 &
1"
#65000
b110 %
0"
#70000
b10 !
b10 &
1"
#75000
b111 %
0"
#80000
b100 !
b100 &
1"
#85000
b1000 %
0"
#90000
b1000 !
b1000 &
1"
#95000
b1001 %
0"
#100000
b101 !
b101 &
1"
#105000
b1010 %
0"
#110000
b1010 !
b1010 &
1"
#115000
b1011 %
0"
#120000
b1 !
b1 &
1"
#125000
b1100 %
0"
#130000
b10 !
b10 &
1"
#135000
b1101 %
0"
#140000
b100 !
b100 &
1"
#145000
b1110 %
0"
#150000
b1000 !
b1000 &
1"
#155000
b1111 %
0"
