Source Block: hdl/library/axi_adc_decimate/cic_decim.v@58:68@HdlIdDef
  reg ce_comb = 1'b0;

  reg ce_out_reg = 1'b0;
  reg [105:0] data_out = 'h00;

  reg [15:0] rate;

  always @(*) begin
    case (rate_sel)
    3'h1: rate <= 16'd5 - 1;
    3'h2: rate <= 16'd50 - 1;

Diff Content:
+ 63   wire [4:0] enable = filter_enable & {5{clk_enable}};

Clone Blocks:
