# Integer Register-Register Operations

options:
  march: riscv32
  num-instrs: 1000
  model-plugin: /home/aliya/programming/cpp/RV32I_model/build/snippy_model/libsnippy_model.so
  trace-log: /home/aliya/programming/cpp/RV32I_model/build/snippy_model/logfile1.txt
  reserved-regs-list: [sp, gp, ra]

sections:
  - name:      text
    VMA:     0x210000
    SIZE:    0x100000
    LMA:     0x210000
    ACCESS:  rx
  - name:    data
    VMA:     0x100000
    SIZE:    0x100000
    LMA:     0x100000
    ACCESS:  rw

histogram:

  - [ADD,   1.0]
  - [SUB,   1.0]
  - [SLT,   1.0]
  - [SLTU,  1.0]
  - [XOR,   1.0]
  - [OR,    1.0]
  - [AND,   1.0]
  - [SLL,   1.0]
  - [SRL,   1.0]
  - [SRA,   1.0]
  - [LUI,   1.0]
  - [AUIPC, 1.0]

