[StringConfigurations]
arch.cpu = RV32IMACFDXCoreV
jit.type = GCCJIT

[BoolConfigurations]
arch.enable_semihosting = true
jit.debug=true
jit.gcc.cleanup=false
jit.verify=false

[IntConfigurations]
simple_mem_system.memseg_origin_00 = 0x10000000
simple_mem_system.memseg_length_00 = 0x00400000
simple_mem_system.memseg_origin_01 = 0x20000000
simple_mem_system.memseg_length_01 = 0x00100000
etiss.max_block_size=1
