

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_235_15'
================================================================
* Date:           Fri Nov 18 15:03:26 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        correlation-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.387 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_235_15  |       65|       65|         3|          1|          1|    64|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%reg_file_1_0_load_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %reg_file_1_0_load"   --->   Operation 11 'read' 'reg_file_1_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc171"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j_8 = load i7 %j" [correlation-max-sharing/src/correlation.cpp:241]   --->   Operation 14 'load' 'j_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.81ns)   --->   "%icmp_ln235 = icmp_eq  i7 %j_8, i7 64" [correlation-max-sharing/src/correlation.cpp:235]   --->   Operation 15 'icmp' 'icmp_ln235' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.77ns)   --->   "%add_ln235 = add i7 %j_8, i7 1" [correlation-max-sharing/src/correlation.cpp:235]   --->   Operation 17 'add' 'add_ln235' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln235 = br i1 %icmp_ln235, void %fpga_resource_limit_hint.for.inc171.16_begin, void %for.inc194.preheader.exitStub" [correlation-max-sharing/src/correlation.cpp:235]   --->   Operation 18 'br' 'br_ln235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [correlation-max-sharing/src/correlation.cpp:235]   --->   Operation 19 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [correlation-max-sharing/src/correlation.cpp:235]   --->   Operation 20 'specregionbegin' 'rbegin9' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10" [correlation-max-sharing/src/correlation.cpp:235]   --->   Operation 21 'specregionbegin' 'rbegin10' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_8, i32 1, i32 5" [correlation-max-sharing/src/correlation.cpp:241]   --->   Operation 22 'partselect' 'lshr_ln' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln241 = zext i5 %lshr_ln" [correlation-max-sharing/src/correlation.cpp:241]   --->   Operation 23 'zext' 'zext_ln241' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln241" [correlation-max-sharing/src/correlation.cpp:241]   --->   Operation 24 'getelementptr' 'reg_file_5_0_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln241" [correlation-max-sharing/src/correlation.cpp:241]   --->   Operation 25 'getelementptr' 'reg_file_5_1_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln241 = trunc i7 %j_8" [correlation-max-sharing/src/correlation.cpp:241]   --->   Operation 26 'trunc' 'trunc_ln241' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.23ns)   --->   "%reg_file_5_0_load = load i11 %reg_file_5_0_addr" [correlation-max-sharing/src/correlation.cpp:241]   --->   Operation 27 'load' 'reg_file_5_0_load' <Predicate = (!icmp_ln235)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 28 [2/2] (1.23ns)   --->   "%reg_file_5_1_load = load i11 %reg_file_5_1_addr" [correlation-max-sharing/src/correlation.cpp:241]   --->   Operation 28 'load' 'reg_file_5_1_load' <Predicate = (!icmp_ln235)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln241" [correlation-max-sharing/src/correlation.cpp:241]   --->   Operation 29 'getelementptr' 'reg_file_6_0_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln241" [correlation-max-sharing/src/correlation.cpp:241]   --->   Operation 30 'getelementptr' 'reg_file_6_1_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln241 = br i1 %trunc_ln241, void %arrayidx1701418.case.0, void %arrayidx1701418.case.1" [correlation-max-sharing/src/correlation.cpp:241]   --->   Operation 31 'br' 'br_ln241' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specresourcelimit_ln241 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_32, void @empty_28, void @empty_28, void @empty_28" [correlation-max-sharing/src/correlation.cpp:241]   --->   Operation 32 'specresourcelimit' 'specresourcelimit_ln241' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%rend46 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin10" [correlation-max-sharing/src/correlation.cpp:241]   --->   Operation 33 'specregionend' 'rend46' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specresourcelimit_ln241 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_19, void @empty_28, void @empty_28, void @empty_28" [correlation-max-sharing/src/correlation.cpp:241]   --->   Operation 34 'specresourcelimit' 'specresourcelimit_ln241' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%rend44 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin9" [correlation-max-sharing/src/correlation.cpp:241]   --->   Operation 35 'specregionend' 'rend44' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specresourcelimit_ln241 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_20, void @empty_28, void @empty_28, void @empty_28" [correlation-max-sharing/src/correlation.cpp:241]   --->   Operation 36 'specresourcelimit' 'specresourcelimit_ln241' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%rend42 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [correlation-max-sharing/src/correlation.cpp:241]   --->   Operation 37 'specregionend' 'rend42' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln235 = store i7 %add_ln235, i7 %j" [correlation-max-sharing/src/correlation.cpp:235]   --->   Operation 38 'store' 'store_ln235' <Predicate = (!icmp_ln235)> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln235 = br void %for.inc171" [correlation-max-sharing/src/correlation.cpp:235]   --->   Operation 39 'br' 'br_ln235' <Predicate = (!icmp_ln235)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 40 [1/2] (1.23ns)   --->   "%reg_file_5_0_load = load i11 %reg_file_5_0_addr" [correlation-max-sharing/src/correlation.cpp:241]   --->   Operation 40 'load' 'reg_file_5_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 41 [1/2] (1.23ns)   --->   "%reg_file_5_1_load = load i11 %reg_file_5_1_addr" [correlation-max-sharing/src/correlation.cpp:241]   --->   Operation 41 'load' 'reg_file_5_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 42 [1/1] (0.42ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_5_0_load, i16 %reg_file_5_1_load, i1 %trunc_ln241" [correlation-max-sharing/src/correlation.cpp:241]   --->   Operation 42 'mux' 'tmp_s' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [2/2] (4.72ns)   --->   "%mul1 = hmul i16 %reg_file_1_0_load_read, i16 %tmp_s" [correlation-max-sharing/src/correlation.cpp:241]   --->   Operation 43 'hmul' 'mul1' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.96>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln240 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_28" [correlation-max-sharing/src/correlation.cpp:240]   --->   Operation 44 'specpipeline' 'specpipeline_ln240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_46" [correlation-max-sharing/src/correlation.cpp:132]   --->   Operation 45 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/2] (4.72ns)   --->   "%mul1 = hmul i16 %reg_file_1_0_load_read, i16 %tmp_s" [correlation-max-sharing/src/correlation.cpp:241]   --->   Operation 46 'hmul' 'mul1' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.23ns)   --->   "%store_ln241 = store i16 %mul1, i11 %reg_file_6_0_addr" [correlation-max-sharing/src/correlation.cpp:241]   --->   Operation 47 'store' 'store_ln241' <Predicate = (!trunc_ln241)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln241 = br void %fpga_resource_limit_hint.for.inc171.18_end" [correlation-max-sharing/src/correlation.cpp:241]   --->   Operation 48 'br' 'br_ln241' <Predicate = (!trunc_ln241)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.23ns)   --->   "%store_ln241 = store i16 %mul1, i11 %reg_file_6_1_addr" [correlation-max-sharing/src/correlation.cpp:241]   --->   Operation 49 'store' 'store_ln241' <Predicate = (trunc_ln241)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln241 = br void %fpga_resource_limit_hint.for.inc171.18_end" [correlation-max-sharing/src/correlation.cpp:241]   --->   Operation 50 'br' 'br_ln241' <Predicate = (trunc_ln241)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_file_6_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ reg_file_6_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ reg_file_5_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_5_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_1_0_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca           ) [ 0100]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
reg_file_1_0_load_read  (read             ) [ 0111]
store_ln0               (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
j_8                     (load             ) [ 0000]
icmp_ln235              (icmp             ) [ 0110]
empty                   (speclooptripcount) [ 0000]
add_ln235               (add              ) [ 0000]
br_ln235                (br               ) [ 0000]
rbegin                  (specregionbegin  ) [ 0000]
rbegin9                 (specregionbegin  ) [ 0000]
rbegin10                (specregionbegin  ) [ 0000]
lshr_ln                 (partselect       ) [ 0000]
zext_ln241              (zext             ) [ 0000]
reg_file_5_0_addr       (getelementptr    ) [ 0110]
reg_file_5_1_addr       (getelementptr    ) [ 0110]
trunc_ln241             (trunc            ) [ 0111]
reg_file_6_0_addr       (getelementptr    ) [ 0111]
reg_file_6_1_addr       (getelementptr    ) [ 0111]
br_ln241                (br               ) [ 0000]
specresourcelimit_ln241 (specresourcelimit) [ 0000]
rend46                  (specregionend    ) [ 0000]
specresourcelimit_ln241 (specresourcelimit) [ 0000]
rend44                  (specregionend    ) [ 0000]
specresourcelimit_ln241 (specresourcelimit) [ 0000]
rend42                  (specregionend    ) [ 0000]
store_ln235             (store            ) [ 0000]
br_ln235                (br               ) [ 0000]
reg_file_5_0_load       (load             ) [ 0000]
reg_file_5_1_load       (load             ) [ 0000]
tmp_s                   (mux              ) [ 0101]
specpipeline_ln240      (specpipeline     ) [ 0000]
specloopname_ln132      (specloopname     ) [ 0000]
mul1                    (hmul             ) [ 0000]
store_ln241             (store            ) [ 0000]
br_ln241                (br               ) [ 0000]
store_ln241             (store            ) [ 0000]
br_ln241                (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_file_6_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_6_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file_6_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_6_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reg_file_5_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_5_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reg_file_5_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_5_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="reg_file_1_0_load">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_1_0_load"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.half"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2f16.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="j_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="reg_file_1_0_load_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reg_file_1_0_load_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="reg_file_5_0_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="5" slack="0"/>
<pin id="84" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_5_0_addr/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="reg_file_5_1_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="5" slack="0"/>
<pin id="91" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_5_1_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="11" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_5_0_load/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="11" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_5_1_load/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="reg_file_6_0_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="5" slack="0"/>
<pin id="110" dir="1" index="3" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_0_addr/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="reg_file_6_1_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="5" slack="0"/>
<pin id="117" dir="1" index="3" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_1_addr/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln241_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="11" slack="2"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln241_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="11" slack="2"/>
<pin id="127" dir="0" index="1" bw="16" slack="0"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_fu_130">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="1"/>
<pin id="137" dir="0" index="1" bw="16" slack="0"/>
<pin id="138" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul1/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln0_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="7" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="j_8_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="0"/>
<pin id="152" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_8/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln235_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="0" index="1" bw="7" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln235/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln235_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln235/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="lshr_ln_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="0"/>
<pin id="167" dir="0" index="1" bw="7" slack="0"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="0" index="3" bw="4" slack="0"/>
<pin id="170" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln241_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="0"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln241/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="trunc_ln241_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="0"/>
<pin id="185" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln241/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln235_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="0"/>
<pin id="189" dir="0" index="1" bw="7" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln235/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_s_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="0" index="2" bw="16" slack="0"/>
<pin id="196" dir="0" index="3" bw="1" slack="1"/>
<pin id="197" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="j_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="0"/>
<pin id="204" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="209" class="1005" name="reg_file_1_0_load_read_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="1"/>
<pin id="211" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_1_0_load_read "/>
</bind>
</comp>

<comp id="214" class="1005" name="icmp_ln235_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln235 "/>
</bind>
</comp>

<comp id="218" class="1005" name="reg_file_5_0_addr_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="11" slack="1"/>
<pin id="220" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_5_0_addr "/>
</bind>
</comp>

<comp id="223" class="1005" name="reg_file_5_1_addr_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="11" slack="1"/>
<pin id="225" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_5_1_addr "/>
</bind>
</comp>

<comp id="228" class="1005" name="trunc_ln241_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln241 "/>
</bind>
</comp>

<comp id="233" class="1005" name="reg_file_6_0_addr_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="11" slack="2"/>
<pin id="235" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="reg_file_6_0_addr "/>
</bind>
</comp>

<comp id="238" class="1005" name="reg_file_6_1_addr_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="11" slack="2"/>
<pin id="240" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="reg_file_6_1_addr "/>
</bind>
</comp>

<comp id="243" class="1005" name="tmp_s_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="1"/>
<pin id="245" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="44" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="44" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="80" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="87" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="44" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="44" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="139"><net_src comp="130" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="140"><net_src comp="130" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="157"><net_src comp="150" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="150" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="40" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="150" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="178"><net_src comp="165" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="180"><net_src comp="175" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="181"><net_src comp="175" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="182"><net_src comp="175" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="186"><net_src comp="150" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="159" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="60" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="94" pin="3"/><net_sink comp="192" pin=1"/></net>

<net id="200"><net_src comp="100" pin="3"/><net_sink comp="192" pin=2"/></net>

<net id="201"><net_src comp="192" pin="4"/><net_sink comp="130" pin=1"/></net>

<net id="205"><net_src comp="70" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="208"><net_src comp="202" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="212"><net_src comp="74" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="217"><net_src comp="153" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="80" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="226"><net_src comp="87" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="231"><net_src comp="183" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="192" pin=3"/></net>

<net id="236"><net_src comp="106" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="241"><net_src comp="113" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="246"><net_src comp="192" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="130" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reg_file_6_1 | {3 }
	Port: reg_file_6_0 | {3 }
 - Input state : 
	Port: compute_Pipeline_VITIS_LOOP_235_15 : reg_file_5_1 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_235_15 : reg_file_5_0 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_235_15 : reg_file_1_0_load | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_8 : 1
		icmp_ln235 : 2
		add_ln235 : 2
		br_ln235 : 3
		lshr_ln : 2
		zext_ln241 : 3
		reg_file_5_0_addr : 4
		reg_file_5_1_addr : 4
		trunc_ln241 : 2
		reg_file_5_0_load : 5
		reg_file_5_1_load : 5
		reg_file_6_0_addr : 4
		reg_file_6_1_addr : 4
		br_ln241 : 3
		rend46 : 1
		rend44 : 1
		rend42 : 1
		store_ln235 : 3
	State 2
		tmp_s : 1
		mul1 : 2
	State 3
		store_ln241 : 1
		store_ln241 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|   hmul   |             grp_fu_130            |    2    |    64   |    34   |
|----------|-----------------------------------|---------|---------|---------|
|    add   |          add_ln235_fu_159         |    0    |    0    |    14   |
|----------|-----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln235_fu_153         |    0    |    0    |    10   |
|----------|-----------------------------------|---------|---------|---------|
|    mux   |            tmp_s_fu_192           |    0    |    0    |    9    |
|----------|-----------------------------------|---------|---------|---------|
|   read   | reg_file_1_0_load_read_read_fu_74 |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|partselect|           lshr_ln_fu_165          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   zext   |         zext_ln241_fu_175         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln241_fu_183        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    2    |    64   |    67   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      icmp_ln235_reg_214      |    1   |
|           j_reg_202          |    7   |
|reg_file_1_0_load_read_reg_209|   16   |
|   reg_file_5_0_addr_reg_218  |   11   |
|   reg_file_5_1_addr_reg_223  |   11   |
|   reg_file_6_0_addr_reg_233  |   11   |
|   reg_file_6_1_addr_reg_238  |   11   |
|         tmp_s_reg_243        |   16   |
|      trunc_ln241_reg_228     |    1   |
+------------------------------+--------+
|             Total            |   85   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_94 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_100 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_130    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   76   ||  1.281  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   64   |   67   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   85   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   149  |   94   |
+-----------+--------+--------+--------+--------+
