
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Oct 14 12:44:10 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 555.855 ; gain = 249.930
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5852
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1322.156 ; gain = 493.180
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [d:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [d:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [D:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.runs/synth_1/.Xil/Vivado-17792-ToniProBook/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (0#1) [D:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.runs/synth_1/.Xil/Vivado-17792-ToniProBook/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_1_0' [D:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.runs/synth_1/.Xil/Vivado-17792-ToniProBook/realtime/design_1_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_1_0' (0#1) [D:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.runs/synth_1/.Xil/Vivado-17792-ToniProBook/realtime/design_1_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [D:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.runs/synth_1/.Xil/Vivado-17792-ToniProBook/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (0#1) [D:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.runs/synth_1/.Xil/Vivado-17792-ToniProBook/realtime/design_1_axi_smc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [d:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.gen/sources_1/bd/design_1/synth/design_1.v:207]
WARNING: [Synth 8-7071] port 'M00_AXI_arprot' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [d:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.gen/sources_1/bd/design_1/synth/design_1.v:207]
WARNING: [Synth 8-7071] port 'M01_AXI_awprot' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [d:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.gen/sources_1/bd/design_1/synth/design_1.v:207]
WARNING: [Synth 8-7071] port 'M01_AXI_arprot' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [d:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.gen/sources_1/bd/design_1/synth/design_1.v:207]
WARNING: [Synth 8-7023] instance 'axi_smc' of module 'design_1_axi_smc_0' has 78 connections declared, but only 74 given [d:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.gen/sources_1/bd/design_1/synth/design_1.v:207]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [D:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.runs/synth_1/.Xil/Vivado-17792-ToniProBook/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (0#1) [D:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.runs/synth_1/.Xil/Vivado-17792-ToniProBook/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.gen/sources_1/bd/design_1/synth/design_1.v:282]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.gen/sources_1/bd/design_1/synth/design_1.v:282]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 65 connections declared, but only 63 given [d:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.gen/sources_1/bd/design_1/synth/design_1.v:282]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_50M_0' [D:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.runs/synth_1/.Xil/Vivado-17792-ToniProBook/realtime/design_1_rst_ps7_0_50M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_50M_0' (0#1) [D:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.runs/synth_1/.Xil/Vivado-17792-ToniProBook/realtime/design_1_rst_ps7_0_50M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [d:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.gen/sources_1/bd/design_1/synth/design_1.v:346]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [d:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.gen/sources_1/bd/design_1/synth/design_1.v:346]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [d:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.gen/sources_1/bd/design_1/synth/design_1.v:346]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [d:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.gen/sources_1/bd/design_1/synth/design_1.v:346]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_50M' of module 'design_1_rst_ps7_0_50M_0' has 10 connections declared, but only 6 given [d:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.gen/sources_1/bd/design_1/synth/design_1.v:346]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [d:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [d:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1436.387 ; gain = 607.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1436.387 ; gain = 607.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1436.387 ; gain = 607.410
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1436.387 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [d:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [d:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [d:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [d:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Finished Parsing XDC File [d:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Parsing XDC File [d:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [d:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [d:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_50M'
Finished Parsing XDC File [d:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_50M'
Parsing XDC File [D:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1450.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1450.027 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1450.027 ; gain = 621.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1450.027 ; gain = 621.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1450.027 ; gain = 621.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1450.027 ; gain = 621.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1452.727 ; gain = 623.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1630.824 ; gain = 801.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1631.195 ; gain = 802.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1641.234 ; gain = 812.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1875.473 ; gain = 1046.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1875.473 ; gain = 1046.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1875.473 ; gain = 1046.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1875.473 ; gain = 1046.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1875.473 ; gain = 1046.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1875.473 ; gain = 1046.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_axi_gpio_0_0           |         1|
|2     |design_1_axi_gpio_1_0           |         1|
|3     |design_1_axi_smc_0              |         1|
|4     |design_1_processing_system7_0_0 |         1|
|5     |design_1_rst_ps7_0_50M_0        |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_1_axi_gpio_0           |     1|
|2     |design_1_axi_gpio_1           |     1|
|3     |design_1_axi_smc              |     1|
|4     |design_1_processing_system7_0 |     1|
|5     |design_1_rst_ps7_0_50M        |     1|
|6     |IBUF                          |     8|
|7     |OBUF                          |     4|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1875.473 ; gain = 1046.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1875.473 ; gain = 1032.855
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1875.473 ; gain = 1046.496
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1884.602 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1888.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c3e81024
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1888.250 ; gain = 1313.801
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1888.250 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TUCN/UTCN/Third_Year/SSC/Lab/L3/GPIO_PS_ZYNQ/GPIO_PS_ZYNQ.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 14 12:45:09 2025...
