// Seed: 1184033908
module module_0 (
    input supply0 id_0,
    input tri id_1,
    output supply1 id_2,
    input supply0 id_3,
    output wire id_4,
    input supply0 id_5,
    output wand id_6
);
  logic [-1 : -1 'b0] id_8;
  ;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd14,
    parameter id_1 = 32'd55
) (
    input wire _id_0,
    input supply1 _id_1,
    input supply1 id_2,
    input supply1 id_3,
    output wor id_4,
    input wand id_5,
    input wire id_6,
    output logic id_7,
    input uwire id_8
);
  logic [-1 : id_1] id_10;
  ;
  logic id_11;
  ;
  assign id_10 = id_6;
  parameter id_12 = {1{-1}} & -1;
  logic id_13 = -1'b0;
  logic id_14, id_15;
  always repeat ((-1)) id_7 <= -1;
  wire id_16;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_4,
      id_8,
      id_4,
      id_8,
      id_4
  );
  wire id_17;
  logic [id_0 : 1] id_18;
  ;
endmodule
