 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1000
Design : top
Version: L-2016.03-SP1
Date   : Tue Oct  4 12:04:08 2022
****************************************

Operating Conditions: ss_1v62_125c   Library: ss_1v62_125c
Wire Load Model Mode: top

  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/counter_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/U72/Y (CLKINVX1M)                        0.63       7.22 f
  BinToBCD_m2_u0/U71/Y (NOR2X1M)                          0.62       7.84 r
  BinToBCD_m2_u0/U70/Y (CLKINVX1M)                        0.54       8.39 f
  BinToBCD_m2_u0/U69/Y (OAI31X1M)                         0.24       8.63 r
  BinToBCD_m2_u0/counter_reg_0_/RN (DFFTRX1M)             0.00       8.63 r
  data arrival time                                                  8.63

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/counter_reg_0_/CK (DFFTRX1M)             0.00      10.92 r
  library setup time                                     -0.30      10.63
  data required time                                                10.63
  --------------------------------------------------------------------------
  data required time                                                10.63
  data arrival time                                                 -8.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/counter_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/U72/Y (CLKINVX1M)                        0.63       7.22 f
  BinToBCD_m2_u0/U71/Y (NOR2X1M)                          0.62       7.84 r
  BinToBCD_m2_u0/U70/Y (CLKINVX1M)                        0.54       8.39 f
  BinToBCD_m2_u0/U69/Y (OAI31X1M)                         0.24       8.63 r
  BinToBCD_m2_u0/counter_reg_5_/RN (DFFTRX1M)             0.00       8.63 r
  data arrival time                                                  8.63

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/counter_reg_5_/CK (DFFTRX1M)             0.00      10.92 r
  library setup time                                     -0.30      10.63
  data required time                                                10.63
  --------------------------------------------------------------------------
  data required time                                                10.63
  data arrival time                                                 -8.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/counter_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/U72/Y (CLKINVX1M)                        0.63       7.22 f
  BinToBCD_m2_u0/U71/Y (NOR2X1M)                          0.62       7.84 r
  BinToBCD_m2_u0/U70/Y (CLKINVX1M)                        0.54       8.39 f
  BinToBCD_m2_u0/U69/Y (OAI31X1M)                         0.24       8.63 r
  BinToBCD_m2_u0/counter_reg_4_/RN (DFFTRX1M)             0.00       8.63 r
  data arrival time                                                  8.63

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/counter_reg_4_/CK (DFFTRX1M)             0.00      10.92 r
  library setup time                                     -0.30      10.63
  data required time                                                10.63
  --------------------------------------------------------------------------
  data required time                                                10.63
  data arrival time                                                 -8.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/counter_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/U72/Y (CLKINVX1M)                        0.63       7.22 f
  BinToBCD_m2_u0/U71/Y (NOR2X1M)                          0.62       7.84 r
  BinToBCD_m2_u0/U70/Y (CLKINVX1M)                        0.54       8.39 f
  BinToBCD_m2_u0/U69/Y (OAI31X1M)                         0.24       8.63 r
  BinToBCD_m2_u0/counter_reg_3_/RN (DFFTRX1M)             0.00       8.63 r
  data arrival time                                                  8.63

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/counter_reg_3_/CK (DFFTRX1M)             0.00      10.92 r
  library setup time                                     -0.30      10.63
  data required time                                                10.63
  --------------------------------------------------------------------------
  data required time                                                10.63
  data arrival time                                                 -8.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/counter_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/U72/Y (CLKINVX1M)                        0.63       7.22 f
  BinToBCD_m2_u0/U71/Y (NOR2X1M)                          0.62       7.84 r
  BinToBCD_m2_u0/U70/Y (CLKINVX1M)                        0.54       8.39 f
  BinToBCD_m2_u0/U69/Y (OAI31X1M)                         0.24       8.63 r
  BinToBCD_m2_u0/counter_reg_2_/RN (DFFTRX1M)             0.00       8.63 r
  data arrival time                                                  8.63

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/counter_reg_2_/CK (DFFTRX1M)             0.00      10.92 r
  library setup time                                     -0.30      10.63
  data required time                                                10.63
  --------------------------------------------------------------------------
  data required time                                                10.63
  data arrival time                                                 -8.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/counter_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/U72/Y (CLKINVX1M)                        0.63       7.22 f
  BinToBCD_m2_u0/U71/Y (NOR2X1M)                          0.62       7.84 r
  BinToBCD_m2_u0/U70/Y (CLKINVX1M)                        0.54       8.39 f
  BinToBCD_m2_u0/U69/Y (OAI31X1M)                         0.24       8.63 r
  BinToBCD_m2_u0/counter_reg_1_/RN (DFFTRX1M)             0.00       8.63 r
  data arrival time                                                  8.63

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/counter_reg_1_/CK (DFFTRX1M)             0.00      10.92 r
  library setup time                                     -0.30      10.63
  data required time                                                10.63
  --------------------------------------------------------------------------
  data required time                                                10.63
  data arrival time                                                 -8.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/bcd_out_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/U72/Y (CLKINVX1M)                        0.63       7.22 f
  BinToBCD_m2_u0/U71/Y (NOR2X1M)                          0.62       7.84 r
  BinToBCD_m2_u0/U70/Y (CLKINVX1M)                        0.54       8.39 f
  BinToBCD_m2_u0/U38/Y (OAI22XLM)                         0.36       8.75 r
  BinToBCD_m2_u0/bcd_out_r_reg_9_/D (DFFQNX1M)            0.00       8.75 r
  data arrival time                                                  8.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/bcd_out_r_reg_9_/CK (DFFQNX1M)           0.00      10.92 r
  library setup time                                     -0.10      10.82
  data required time                                                10.82
  --------------------------------------------------------------------------
  data required time                                                10.82
  data arrival time                                                 -8.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.07


  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/tmp_bcd_out_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/U72/Y (CLKINVX1M)                        0.63       7.22 f
  BinToBCD_m2_u0/U71/Y (NOR2X1M)                          0.62       7.84 r
  BinToBCD_m2_u0/U70/Y (CLKINVX1M)                        0.54       8.39 f
  BinToBCD_m2_u0/U33/Y (OAI2BB2XLM)                       0.31       8.69 r
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_9_/D (DFFQX1M)         0.00       8.69 r
  data arrival time                                                  8.69

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_9_/CK (DFFQX1M)        0.00      10.92 r
  library setup time                                     -0.12      10.81
  data required time                                                10.81
  --------------------------------------------------------------------------
  data required time                                                10.81
  data arrival time                                                 -8.69
  --------------------------------------------------------------------------
  slack (MET)                                                        2.11


  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/bcd_out_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/U72/Y (CLKINVX1M)                        0.63       7.22 f
  BinToBCD_m2_u0/U71/Y (NOR2X1M)                          0.62       7.84 r
  BinToBCD_m2_u0/U70/Y (CLKINVX1M)                        0.54       8.39 f
  BinToBCD_m2_u0/U47/Y (OAI22X1M)                         0.28       8.67 r
  BinToBCD_m2_u0/bcd_out_r_reg_13_/D (DFFQNX1M)           0.00       8.67 r
  data arrival time                                                  8.67

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/bcd_out_r_reg_13_/CK (DFFQNX1M)          0.00      10.92 r
  library setup time                                     -0.10      10.82
  data required time                                                10.82
  --------------------------------------------------------------------------
  data required time                                                10.82
  data arrival time                                                 -8.67
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/tmp_bcd_out_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/U72/Y (CLKINVX1M)                        0.63       7.22 f
  BinToBCD_m2_u0/U71/Y (NOR2X1M)                          0.62       7.84 r
  BinToBCD_m2_u0/U70/Y (CLKINVX1M)                        0.54       8.39 f
  BinToBCD_m2_u0/U9/Y (OAI2BB2X1M)                        0.23       8.62 r
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_15_/D (DFFQX1M)        0.00       8.62 r
  data arrival time                                                  8.62

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_15_/CK (DFFQX1M)       0.00      10.92 r
  library setup time                                     -0.12      10.81
  data required time                                                10.81
  --------------------------------------------------------------------------
  data required time                                                10.81
  data arrival time                                                 -8.62
  --------------------------------------------------------------------------
  slack (MET)                                                        2.19


  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/tmp_bcd_out_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/U72/Y (CLKINVX1M)                        0.63       7.22 f
  BinToBCD_m2_u0/U71/Y (NOR2X1M)                          0.62       7.84 r
  BinToBCD_m2_u0/U70/Y (CLKINVX1M)                        0.54       8.39 f
  BinToBCD_m2_u0/U10/Y (OAI2BB2X1M)                       0.23       8.62 r
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_13_/D (DFFQX1M)        0.00       8.62 r
  data arrival time                                                  8.62

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_13_/CK (DFFQX1M)       0.00      10.92 r
  library setup time                                     -0.12      10.81
  data required time                                                10.81
  --------------------------------------------------------------------------
  data required time                                                10.81
  data arrival time                                                 -8.62
  --------------------------------------------------------------------------
  slack (MET)                                                        2.19


  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/tmp_bcd_out_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/U72/Y (CLKINVX1M)                        0.63       7.22 f
  BinToBCD_m2_u0/U71/Y (NOR2X1M)                          0.62       7.84 r
  BinToBCD_m2_u0/U70/Y (CLKINVX1M)                        0.54       8.39 f
  BinToBCD_m2_u0/U11/Y (OAI2BB2X1M)                       0.23       8.62 r
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_11_/D (DFFQX1M)        0.00       8.62 r
  data arrival time                                                  8.62

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_11_/CK (DFFQX1M)       0.00      10.92 r
  library setup time                                     -0.12      10.81
  data required time                                                10.81
  --------------------------------------------------------------------------
  data required time                                                10.81
  data arrival time                                                 -8.62
  --------------------------------------------------------------------------
  slack (MET)                                                        2.19


  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/bcd_out_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/U72/Y (CLKINVX1M)                        0.63       7.22 f
  BinToBCD_m2_u0/U71/Y (NOR2X1M)                          0.62       7.84 r
  BinToBCD_m2_u0/U70/Y (CLKINVX1M)                        0.54       8.39 f
  BinToBCD_m2_u0/U39/Y (OAI22X1M)                         0.21       8.60 r
  BinToBCD_m2_u0/bcd_out_r_reg_15_/D (DFFQX1M)            0.00       8.60 r
  data arrival time                                                  8.60

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/bcd_out_r_reg_15_/CK (DFFQX1M)           0.00      10.92 r
  library setup time                                     -0.12      10.80
  data required time                                                10.80
  --------------------------------------------------------------------------
  data required time                                                10.80
  data arrival time                                                 -8.60
  --------------------------------------------------------------------------
  slack (MET)                                                        2.21


  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/bcd_out_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/U72/Y (CLKINVX1M)                        0.63       7.22 f
  BinToBCD_m2_u0/U71/Y (NOR2X1M)                          0.62       7.84 r
  BinToBCD_m2_u0/U70/Y (CLKINVX1M)                        0.54       8.39 f
  BinToBCD_m2_u0/U54/Y (OAI22X1M)                         0.21       8.60 r
  BinToBCD_m2_u0/bcd_out_r_reg_11_/D (DFFQX1M)            0.00       8.60 r
  data arrival time                                                  8.60

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/bcd_out_r_reg_11_/CK (DFFQX1M)           0.00      10.92 r
  library setup time                                     -0.12      10.80
  data required time                                                10.80
  --------------------------------------------------------------------------
  data required time                                                10.80
  data arrival time                                                 -8.60
  --------------------------------------------------------------------------
  slack (MET)                                                        2.21


  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/bcd_out_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/U72/Y (CLKINVX1M)                        0.63       7.22 f
  BinToBCD_m2_u0/U71/Y (NOR2X1M)                          0.62       7.84 r
  BinToBCD_m2_u0/U70/Y (CLKINVX1M)                        0.54       8.39 f
  BinToBCD_m2_u0/U43/Y (OAI22X1M)                         0.20       8.59 r
  BinToBCD_m2_u0/bcd_out_r_reg_14_/D (DFFQNX1M)           0.00       8.59 r
  data arrival time                                                  8.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/bcd_out_r_reg_14_/CK (DFFQNX1M)          0.00      10.92 r
  library setup time                                     -0.10      10.82
  data required time                                                10.82
  --------------------------------------------------------------------------
  data required time                                                10.82
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        2.23


  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/bcd_out_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/U72/Y (CLKINVX1M)                        0.63       7.22 f
  BinToBCD_m2_u0/U71/Y (NOR2X1M)                          0.62       7.84 r
  BinToBCD_m2_u0/U70/Y (CLKINVX1M)                        0.54       8.39 f
  BinToBCD_m2_u0/U51/Y (OAI22X1M)                         0.20       8.59 r
  BinToBCD_m2_u0/bcd_out_r_reg_12_/D (DFFQNX1M)           0.00       8.59 r
  data arrival time                                                  8.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/bcd_out_r_reg_12_/CK (DFFQNX1M)          0.00      10.92 r
  library setup time                                     -0.10      10.82
  data required time                                                10.82
  --------------------------------------------------------------------------
  data required time                                                10.82
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        2.23


  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/bcd_out_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/U72/Y (CLKINVX1M)                        0.63       7.22 f
  BinToBCD_m2_u0/U71/Y (NOR2X1M)                          0.62       7.84 r
  BinToBCD_m2_u0/U70/Y (CLKINVX1M)                        0.54       8.39 f
  BinToBCD_m2_u0/U58/Y (OAI22X1M)                         0.20       8.59 r
  BinToBCD_m2_u0/bcd_out_r_reg_10_/D (DFFQNX1M)           0.00       8.59 r
  data arrival time                                                  8.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/bcd_out_r_reg_10_/CK (DFFQNX1M)          0.00      10.92 r
  library setup time                                     -0.10      10.82
  data required time                                                10.82
  --------------------------------------------------------------------------
  data required time                                                10.82
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        2.23


  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/bcd_out_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/U72/Y (CLKINVX1M)                        0.63       7.22 f
  BinToBCD_m2_u0/U71/Y (NOR2X1M)                          0.62       7.84 r
  BinToBCD_m2_u0/U27/Y (NOR2X1M)                          0.33       8.18 f
  BinToBCD_m2_u0/U13/Y (OAI2BB1X1M)                       0.30       8.48 f
  BinToBCD_m2_u0/bcd_out_r_reg_7_/D (DFFQX1M)             0.00       8.48 f
  data arrival time                                                  8.48

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/bcd_out_r_reg_7_/CK (DFFQX1M)            0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -8.48
  --------------------------------------------------------------------------
  slack (MET)                                                        2.29


  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/bcd_out_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/U72/Y (CLKINVX1M)                        0.63       7.22 f
  BinToBCD_m2_u0/U71/Y (NOR2X1M)                          0.62       7.84 r
  BinToBCD_m2_u0/U27/Y (NOR2X1M)                          0.33       8.18 f
  BinToBCD_m2_u0/U15/Y (OAI2BB1X1M)                       0.30       8.48 f
  BinToBCD_m2_u0/bcd_out_r_reg_6_/D (DFFQX1M)             0.00       8.48 f
  data arrival time                                                  8.48

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/bcd_out_r_reg_6_/CK (DFFQX1M)            0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -8.48
  --------------------------------------------------------------------------
  slack (MET)                                                        2.29


  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/bcd_out_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/U72/Y (CLKINVX1M)                        0.63       7.22 f
  BinToBCD_m2_u0/U71/Y (NOR2X1M)                          0.62       7.84 r
  BinToBCD_m2_u0/U27/Y (NOR2X1M)                          0.33       8.18 f
  BinToBCD_m2_u0/U17/Y (OAI2BB1X1M)                       0.30       8.48 f
  BinToBCD_m2_u0/bcd_out_r_reg_5_/D (DFFQX1M)             0.00       8.48 f
  data arrival time                                                  8.48

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/bcd_out_r_reg_5_/CK (DFFQX1M)            0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -8.48
  --------------------------------------------------------------------------
  slack (MET)                                                        2.29


  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/bcd_out_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/U72/Y (CLKINVX1M)                        0.63       7.22 f
  BinToBCD_m2_u0/U71/Y (NOR2X1M)                          0.62       7.84 r
  BinToBCD_m2_u0/U27/Y (NOR2X1M)                          0.33       8.18 f
  BinToBCD_m2_u0/U19/Y (OAI2BB1X1M)                       0.30       8.48 f
  BinToBCD_m2_u0/bcd_out_r_reg_4_/D (DFFQX1M)             0.00       8.48 f
  data arrival time                                                  8.48

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/bcd_out_r_reg_4_/CK (DFFQX1M)            0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -8.48
  --------------------------------------------------------------------------
  slack (MET)                                                        2.29


  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/bcd_out_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/U72/Y (CLKINVX1M)                        0.63       7.22 f
  BinToBCD_m2_u0/U71/Y (NOR2X1M)                          0.62       7.84 r
  BinToBCD_m2_u0/U27/Y (NOR2X1M)                          0.33       8.18 f
  BinToBCD_m2_u0/U21/Y (OAI2BB1X1M)                       0.30       8.48 f
  BinToBCD_m2_u0/bcd_out_r_reg_3_/D (DFFQX1M)             0.00       8.48 f
  data arrival time                                                  8.48

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/bcd_out_r_reg_3_/CK (DFFQX1M)            0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -8.48
  --------------------------------------------------------------------------
  slack (MET)                                                        2.29


  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/bcd_out_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/U72/Y (CLKINVX1M)                        0.63       7.22 f
  BinToBCD_m2_u0/U71/Y (NOR2X1M)                          0.62       7.84 r
  BinToBCD_m2_u0/U27/Y (NOR2X1M)                          0.33       8.18 f
  BinToBCD_m2_u0/U23/Y (OAI2BB1X1M)                       0.30       8.48 f
  BinToBCD_m2_u0/bcd_out_r_reg_2_/D (DFFQX1M)             0.00       8.48 f
  data arrival time                                                  8.48

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/bcd_out_r_reg_2_/CK (DFFQX1M)            0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -8.48
  --------------------------------------------------------------------------
  slack (MET)                                                        2.29


  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/bcd_out_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/U72/Y (CLKINVX1M)                        0.63       7.22 f
  BinToBCD_m2_u0/U71/Y (NOR2X1M)                          0.62       7.84 r
  BinToBCD_m2_u0/U27/Y (NOR2X1M)                          0.33       8.18 f
  BinToBCD_m2_u0/U25/Y (OAI2BB1X1M)                       0.30       8.48 f
  BinToBCD_m2_u0/bcd_out_r_reg_1_/D (DFFQX1M)             0.00       8.48 f
  data arrival time                                                  8.48

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/bcd_out_r_reg_1_/CK (DFFQX1M)            0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -8.48
  --------------------------------------------------------------------------
  slack (MET)                                                        2.29


  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/bcd_out_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/U72/Y (CLKINVX1M)                        0.63       7.22 f
  BinToBCD_m2_u0/U71/Y (NOR2X1M)                          0.62       7.84 r
  BinToBCD_m2_u0/U66/Y (OAI2BB2X1M)                       0.25       8.10 r
  BinToBCD_m2_u0/bcd_out_r_reg_8_/D (DFFQNX1M)            0.00       8.10 r
  data arrival time                                                  8.10

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/bcd_out_r_reg_8_/CK (DFFQNX1M)           0.00      10.92 r
  library setup time                                     -0.10      10.83
  data required time                                                10.83
  --------------------------------------------------------------------------
  data required time                                                10.83
  data arrival time                                                 -8.10
  --------------------------------------------------------------------------
  slack (MET)                                                        2.73


  Startpoint: BinToBCD_m2_u0/counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: flag (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  BinToBCD_m2_u0/counter_reg_0_/CK (DFFTRX1M)             0.00       1.90 r
  BinToBCD_m2_u0/counter_reg_0_/Q (DFFTRX1M)              0.54       2.44 r
  BinToBCD_m2_u0/U12/Y (NAND4XLM)                         0.41       2.85 f
  BinToBCD_m2_u0/U53/Y (NOR3X4M)                          1.54       4.39 r
  BinToBCD_m2_u0/flag (BinToBCD_m2)                       0.00       4.39 r
  flag (out)                                              0.00       4.39 r
  data arrival time                                                  4.39

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  output external delay                                  -3.80       7.12
  data required time                                                 7.12
  --------------------------------------------------------------------------
  data required time                                                 7.12
  data arrival time                                                 -4.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.74


  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/bcd_out_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/U72/Y (CLKINVX1M)                        0.63       7.22 f
  BinToBCD_m2_u0/bcd_out_r_reg_0_/E (EDFFX1M)             0.00       7.22 f
  data arrival time                                                  7.22

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/bcd_out_r_reg_0_/CK (EDFFX1M)            0.00      10.92 r
  library setup time                                     -0.49      10.44
  data required time                                                10.44
  --------------------------------------------------------------------------
  data required time                                                10.44
  data arrival time                                                 -7.22
  --------------------------------------------------------------------------
  slack (MET)                                                        3.21


  Startpoint: bcd_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: bcd_out[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  bcd_out_reg_9_/CK (DFFQX1M)              0.00       1.90 r
  bcd_out_reg_9_/Q (DFFQX1M)               1.61       3.51 r
  bcd_out[9] (out)                         0.00       3.51 r
  data arrival time                                   3.51

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.51
  -----------------------------------------------------------
  slack (MET)                                         3.61


  Startpoint: bcd_out_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: bcd_out[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  bcd_out_reg_8_/CK (DFFQX1M)              0.00       1.90 r
  bcd_out_reg_8_/Q (DFFQX1M)               1.61       3.51 r
  bcd_out[8] (out)                         0.00       3.51 r
  data arrival time                                   3.51

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.51
  -----------------------------------------------------------
  slack (MET)                                         3.61


  Startpoint: bcd_out_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: bcd_out[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  bcd_out_reg_7_/CK (DFFQX1M)              0.00       1.90 r
  bcd_out_reg_7_/Q (DFFQX1M)               1.61       3.51 r
  bcd_out[7] (out)                         0.00       3.51 r
  data arrival time                                   3.51

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.51
  -----------------------------------------------------------
  slack (MET)                                         3.61


  Startpoint: bcd_out_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: bcd_out[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  bcd_out_reg_6_/CK (DFFQX1M)              0.00       1.90 r
  bcd_out_reg_6_/Q (DFFQX1M)               1.61       3.51 r
  bcd_out[6] (out)                         0.00       3.51 r
  data arrival time                                   3.51

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.51
  -----------------------------------------------------------
  slack (MET)                                         3.61


  Startpoint: bcd_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: bcd_out[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  bcd_out_reg_5_/CK (DFFQX1M)              0.00       1.90 r
  bcd_out_reg_5_/Q (DFFQX1M)               1.61       3.51 r
  bcd_out[5] (out)                         0.00       3.51 r
  data arrival time                                   3.51

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.51
  -----------------------------------------------------------
  slack (MET)                                         3.61


  Startpoint: bcd_out_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: bcd_out[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  bcd_out_reg_4_/CK (DFFQX1M)              0.00       1.90 r
  bcd_out_reg_4_/Q (DFFQX1M)               1.61       3.51 r
  bcd_out[4] (out)                         0.00       3.51 r
  data arrival time                                   3.51

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.51
  -----------------------------------------------------------
  slack (MET)                                         3.61


  Startpoint: bcd_out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: bcd_out[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  bcd_out_reg_3_/CK (DFFQX1M)              0.00       1.90 r
  bcd_out_reg_3_/Q (DFFQX1M)               1.61       3.51 r
  bcd_out[3] (out)                         0.00       3.51 r
  data arrival time                                   3.51

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.51
  -----------------------------------------------------------
  slack (MET)                                         3.61


  Startpoint: bcd_out_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: bcd_out[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  bcd_out_reg_2_/CK (DFFQX1M)              0.00       1.90 r
  bcd_out_reg_2_/Q (DFFQX1M)               1.61       3.51 r
  bcd_out[2] (out)                         0.00       3.51 r
  data arrival time                                   3.51

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.51
  -----------------------------------------------------------
  slack (MET)                                         3.61


  Startpoint: bcd_out_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: bcd_out[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  bcd_out_reg_1_/CK (DFFQX1M)              0.00       1.90 r
  bcd_out_reg_1_/Q (DFFQX1M)               1.61       3.51 r
  bcd_out[1] (out)                         0.00       3.51 r
  data arrival time                                   3.51

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.51
  -----------------------------------------------------------
  slack (MET)                                         3.61


  Startpoint: bcd_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: bcd_out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  bcd_out_reg_0_/CK (DFFQX1M)              0.00       1.90 r
  bcd_out_reg_0_/Q (DFFQX1M)               1.61       3.51 r
  bcd_out[0] (out)                         0.00       3.51 r
  data arrival time                                   3.51

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.51
  -----------------------------------------------------------
  slack (MET)                                         3.61


  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/tmp_bcd_out_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_8_/RN (EDFFTRX1M)      0.00       6.59 r
  data arrival time                                                  6.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_8_/CK (EDFFTRX1M)      0.00      10.92 r
  library setup time                                     -0.45      10.48
  data required time                                                10.48
  --------------------------------------------------------------------------
  data required time                                                10.48
  data arrival time                                                 -6.59
  --------------------------------------------------------------------------
  slack (MET)                                                        3.88


  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/tmp_bcd_out_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_10_/RN (EDFFTRX1M)     0.00       6.59 r
  data arrival time                                                  6.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_10_/CK (EDFFTRX1M)     0.00      10.92 r
  library setup time                                     -0.45      10.48
  data required time                                                10.48
  --------------------------------------------------------------------------
  data required time                                                10.48
  data arrival time                                                 -6.59
  --------------------------------------------------------------------------
  slack (MET)                                                        3.88


  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/tmp_bcd_out_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_12_/RN (EDFFTRX1M)     0.00       6.59 r
  data arrival time                                                  6.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_12_/CK (EDFFTRX1M)     0.00      10.92 r
  library setup time                                     -0.45      10.48
  data required time                                                10.48
  --------------------------------------------------------------------------
  data required time                                                10.48
  data arrival time                                                 -6.59
  --------------------------------------------------------------------------
  slack (MET)                                                        3.88


  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/tmp_bcd_out_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_14_/RN (EDFFTRX1M)     0.00       6.59 r
  data arrival time                                                  6.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_14_/CK (EDFFTRX1M)     0.00      10.92 r
  library setup time                                     -0.45      10.48
  data required time                                                10.48
  --------------------------------------------------------------------------
  data required time                                                10.48
  data arrival time                                                 -6.59
  --------------------------------------------------------------------------
  slack (MET)                                                        3.88


  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/bcd_out_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/bcd_out_r_reg_16_/RN (EDFFTRX1M)         0.00       6.59 r
  data arrival time                                                  6.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/bcd_out_r_reg_16_/CK (EDFFTRX1M)         0.00      10.92 r
  library setup time                                     -0.45      10.48
  data required time                                                10.48
  --------------------------------------------------------------------------
  data required time                                                10.48
  data arrival time                                                 -6.59
  --------------------------------------------------------------------------
  slack (MET)                                                        3.88


  Startpoint: sampling (input port clocked by clk)
  Endpoint: BinToBCD_m2_u0/bcd_out_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  sampling (in)                                           0.00       5.70 f
  BinToBCD_m2_u0/sampling (BinToBCD_m2)                   0.00       5.70 f
  BinToBCD_m2_u0/U42/Y (NOR3XLM)                          0.89       6.59 r
  BinToBCD_m2_u0/bcd_out_r_reg_17_/RN (EDFFTRX1M)         0.00       6.59 r
  data arrival time                                                  6.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/bcd_out_r_reg_17_/CK (EDFFTRX1M)         0.00      10.92 r
  library setup time                                     -0.45      10.48
  data required time                                                10.48
  --------------------------------------------------------------------------
  data required time                                                10.48
  data arrival time                                                 -6.59
  --------------------------------------------------------------------------
  slack (MET)                                                        3.88


  Startpoint: bin_in[7] (input port clocked by clk)
  Endpoint: bin_in_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  bin_in[7] (in)                           0.00       5.70 f
  U9/Y (NOR2BX1M)                          0.15       5.85 f
  bin_in_r_reg_7_/D (DFFQX1M)              0.00       5.85 f
  data arrival time                                   5.85

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  bin_in_r_reg_7_/CK (DFFQX1M)             0.00      10.92 r
  library setup time                      -0.15      10.78
  data required time                                 10.78
  -----------------------------------------------------------
  data required time                                 10.78
  data arrival time                                  -5.85
  -----------------------------------------------------------
  slack (MET)                                         4.92


  Startpoint: bin_in[6] (input port clocked by clk)
  Endpoint: bin_in_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  bin_in[6] (in)                           0.00       5.70 f
  U10/Y (NOR2BX1M)                         0.15       5.85 f
  bin_in_r_reg_6_/D (DFFQX1M)              0.00       5.85 f
  data arrival time                                   5.85

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  bin_in_r_reg_6_/CK (DFFQX1M)             0.00      10.92 r
  library setup time                      -0.15      10.78
  data required time                                 10.78
  -----------------------------------------------------------
  data required time                                 10.78
  data arrival time                                  -5.85
  -----------------------------------------------------------
  slack (MET)                                         4.92


  Startpoint: bin_in[5] (input port clocked by clk)
  Endpoint: bin_in_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  bin_in[5] (in)                           0.00       5.70 f
  U11/Y (NOR2BX1M)                         0.15       5.85 f
  bin_in_r_reg_5_/D (DFFQX1M)              0.00       5.85 f
  data arrival time                                   5.85

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  bin_in_r_reg_5_/CK (DFFQX1M)             0.00      10.92 r
  library setup time                      -0.15      10.78
  data required time                                 10.78
  -----------------------------------------------------------
  data required time                                 10.78
  data arrival time                                  -5.85
  -----------------------------------------------------------
  slack (MET)                                         4.92


  Startpoint: bin_in[4] (input port clocked by clk)
  Endpoint: bin_in_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  bin_in[4] (in)                           0.00       5.70 f
  U12/Y (NOR2BX1M)                         0.15       5.85 f
  bin_in_r_reg_4_/D (DFFQX1M)              0.00       5.85 f
  data arrival time                                   5.85

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  bin_in_r_reg_4_/CK (DFFQX1M)             0.00      10.92 r
  library setup time                      -0.15      10.78
  data required time                                 10.78
  -----------------------------------------------------------
  data required time                                 10.78
  data arrival time                                  -5.85
  -----------------------------------------------------------
  slack (MET)                                         4.92


  Startpoint: bin_in[3] (input port clocked by clk)
  Endpoint: bin_in_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  bin_in[3] (in)                           0.00       5.70 f
  U13/Y (NOR2BX1M)                         0.15       5.85 f
  bin_in_r_reg_3_/D (DFFQX1M)              0.00       5.85 f
  data arrival time                                   5.85

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  bin_in_r_reg_3_/CK (DFFQX1M)             0.00      10.92 r
  library setup time                      -0.15      10.78
  data required time                                 10.78
  -----------------------------------------------------------
  data required time                                 10.78
  data arrival time                                  -5.85
  -----------------------------------------------------------
  slack (MET)                                         4.92


  Startpoint: bin_in[2] (input port clocked by clk)
  Endpoint: bin_in_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  bin_in[2] (in)                           0.00       5.70 f
  U14/Y (NOR2BX1M)                         0.15       5.85 f
  bin_in_r_reg_2_/D (DFFQX1M)              0.00       5.85 f
  data arrival time                                   5.85

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  bin_in_r_reg_2_/CK (DFFQX1M)             0.00      10.92 r
  library setup time                      -0.15      10.78
  data required time                                 10.78
  -----------------------------------------------------------
  data required time                                 10.78
  data arrival time                                  -5.85
  -----------------------------------------------------------
  slack (MET)                                         4.92


  Startpoint: bin_in[1] (input port clocked by clk)
  Endpoint: bin_in_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  bin_in[1] (in)                           0.00       5.70 f
  U15/Y (NOR2BX1M)                         0.15       5.85 f
  bin_in_r_reg_1_/D (DFFQX1M)              0.00       5.85 f
  data arrival time                                   5.85

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  bin_in_r_reg_1_/CK (DFFQX1M)             0.00      10.92 r
  library setup time                      -0.15      10.78
  data required time                                 10.78
  -----------------------------------------------------------
  data required time                                 10.78
  data arrival time                                  -5.85
  -----------------------------------------------------------
  slack (MET)                                         4.92


  Startpoint: bin_in[0] (input port clocked by clk)
  Endpoint: bin_in_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  bin_in[0] (in)                           0.00       5.70 f
  U16/Y (NOR2BX1M)                         0.15       5.85 f
  bin_in_r_reg_0_/D (DFFQX1M)              0.00       5.85 f
  data arrival time                                   5.85

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  bin_in_r_reg_0_/CK (DFFQX1M)             0.00      10.92 r
  library setup time                      -0.15      10.78
  data required time                                 10.78
  -----------------------------------------------------------
  data required time                                 10.78
  data arrival time                                  -5.85
  -----------------------------------------------------------
  slack (MET)                                         4.92


  Startpoint: BinToBCD_m2_u0/counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: bcd_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  BinToBCD_m2_u0/counter_reg_0_/CK (DFFTRX1M)             0.00       1.90 r
  BinToBCD_m2_u0/counter_reg_0_/Q (DFFTRX1M)              0.54       2.44 r
  BinToBCD_m2_u0/U12/Y (NAND4XLM)                         0.41       2.85 f
  BinToBCD_m2_u0/U53/Y (NOR3X4M)                          1.54       4.39 r
  BinToBCD_m2_u0/U48/Y (INVXLM)                           0.72       5.11 f
  BinToBCD_m2_u0/U8/Y (NOR2XLM)                           0.28       5.39 r
  BinToBCD_m2_u0/bcd_out[4] (BinToBCD_m2)                 0.00       5.39 r
  U21/Y (NOR2BXLM)                                        0.21       5.61 r
  bcd_out_reg_4_/D (DFFQX1M)                              0.00       5.61 r
  data arrival time                                                  5.61

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  bcd_out_reg_4_/CK (DFFQX1M)                             0.00      10.92 r
  library setup time                                     -0.11      10.81
  data required time                                                10.81
  --------------------------------------------------------------------------
  data required time                                                10.81
  data arrival time                                                 -5.61
  --------------------------------------------------------------------------
  slack (MET)                                                        5.21


  Startpoint: BinToBCD_m2_u0/counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: bcd_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  BinToBCD_m2_u0/counter_reg_0_/CK (DFFTRX1M)             0.00       1.90 r
  BinToBCD_m2_u0/counter_reg_0_/Q (DFFTRX1M)              0.54       2.44 r
  BinToBCD_m2_u0/U12/Y (NAND4XLM)                         0.41       2.85 f
  BinToBCD_m2_u0/U53/Y (NOR3X4M)                          1.54       4.39 r
  BinToBCD_m2_u0/U48/Y (INVXLM)                           0.72       5.11 f
  BinToBCD_m2_u0/U30/Y (NOR2X1M)                          0.22       5.33 r
  BinToBCD_m2_u0/bcd_out[7] (BinToBCD_m2)                 0.00       5.33 r
  U19/Y (NOR2BX1M)                                        0.18       5.51 r
  bcd_out_reg_7_/D (DFFQX1M)                              0.00       5.51 r
  data arrival time                                                  5.51

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  bcd_out_reg_7_/CK (DFFQX1M)                             0.00      10.92 r
  library setup time                                     -0.11      10.82
  data required time                                                10.82
  --------------------------------------------------------------------------
  data required time                                                10.82
  data arrival time                                                 -5.51
  --------------------------------------------------------------------------
  slack (MET)                                                        5.30


  Startpoint: BinToBCD_m2_u0/counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: bcd_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  BinToBCD_m2_u0/counter_reg_0_/CK (DFFTRX1M)             0.00       1.90 r
  BinToBCD_m2_u0/counter_reg_0_/Q (DFFTRX1M)              0.54       2.44 r
  BinToBCD_m2_u0/U12/Y (NAND4XLM)                         0.41       2.85 f
  BinToBCD_m2_u0/U53/Y (NOR3X4M)                          1.54       4.39 r
  BinToBCD_m2_u0/U48/Y (INVXLM)                           0.72       5.11 f
  BinToBCD_m2_u0/U31/Y (NOR2X1M)                          0.22       5.33 r
  BinToBCD_m2_u0/bcd_out[6] (BinToBCD_m2)                 0.00       5.33 r
  U20/Y (NOR2BX1M)                                        0.18       5.51 r
  bcd_out_reg_6_/D (DFFQX1M)                              0.00       5.51 r
  data arrival time                                                  5.51

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  bcd_out_reg_6_/CK (DFFQX1M)                             0.00      10.92 r
  library setup time                                     -0.11      10.82
  data required time                                                10.82
  --------------------------------------------------------------------------
  data required time                                                10.82
  data arrival time                                                 -5.51
  --------------------------------------------------------------------------
  slack (MET)                                                        5.30


  Startpoint: BinToBCD_m2_u0/counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: bcd_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  BinToBCD_m2_u0/counter_reg_0_/CK (DFFTRX1M)             0.00       1.90 r
  BinToBCD_m2_u0/counter_reg_0_/Q (DFFTRX1M)              0.54       2.44 r
  BinToBCD_m2_u0/U12/Y (NAND4XLM)                         0.41       2.85 f
  BinToBCD_m2_u0/U53/Y (NOR3X4M)                          1.54       4.39 r
  BinToBCD_m2_u0/U48/Y (INVXLM)                           0.72       5.11 f
  BinToBCD_m2_u0/U32/Y (NOR2X1M)                          0.22       5.33 r
  BinToBCD_m2_u0/bcd_out[5] (BinToBCD_m2)                 0.00       5.33 r
  U3/Y (NOR2BX1M)                                         0.18       5.51 r
  bcd_out_reg_5_/D (DFFQX1M)                              0.00       5.51 r
  data arrival time                                                  5.51

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  bcd_out_reg_5_/CK (DFFQX1M)                             0.00      10.92 r
  library setup time                                     -0.11      10.82
  data required time                                                10.82
  --------------------------------------------------------------------------
  data required time                                                10.82
  data arrival time                                                 -5.51
  --------------------------------------------------------------------------
  slack (MET)                                                        5.30


  Startpoint: BinToBCD_m2_u0/counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: bcd_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  BinToBCD_m2_u0/counter_reg_0_/CK (DFFTRX1M)             0.00       1.90 r
  BinToBCD_m2_u0/counter_reg_0_/Q (DFFTRX1M)              0.54       2.44 r
  BinToBCD_m2_u0/U12/Y (NAND4XLM)                         0.41       2.85 f
  BinToBCD_m2_u0/U53/Y (NOR3X4M)                          1.54       4.39 r
  BinToBCD_m2_u0/U48/Y (INVXLM)                           0.72       5.11 f
  BinToBCD_m2_u0/U34/Y (NOR2X1M)                          0.22       5.33 r
  BinToBCD_m2_u0/bcd_out[3] (BinToBCD_m2)                 0.00       5.33 r
  U5/Y (NOR2BX1M)                                         0.18       5.51 r
  bcd_out_reg_3_/D (DFFQX1M)                              0.00       5.51 r
  data arrival time                                                  5.51

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  bcd_out_reg_3_/CK (DFFQX1M)                             0.00      10.92 r
  library setup time                                     -0.11      10.82
  data required time                                                10.82
  --------------------------------------------------------------------------
  data required time                                                10.82
  data arrival time                                                 -5.51
  --------------------------------------------------------------------------
  slack (MET)                                                        5.30


  Startpoint: BinToBCD_m2_u0/counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: bcd_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  BinToBCD_m2_u0/counter_reg_0_/CK (DFFTRX1M)             0.00       1.90 r
  BinToBCD_m2_u0/counter_reg_0_/Q (DFFTRX1M)              0.54       2.44 r
  BinToBCD_m2_u0/U12/Y (NAND4XLM)                         0.41       2.85 f
  BinToBCD_m2_u0/U53/Y (NOR3X4M)                          1.54       4.39 r
  BinToBCD_m2_u0/U48/Y (INVXLM)                           0.72       5.11 f
  BinToBCD_m2_u0/U35/Y (NOR2X1M)                          0.22       5.33 r
  BinToBCD_m2_u0/bcd_out[2] (BinToBCD_m2)                 0.00       5.33 r
  U6/Y (NOR2BX1M)                                         0.18       5.51 r
  bcd_out_reg_2_/D (DFFQX1M)                              0.00       5.51 r
  data arrival time                                                  5.51

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  bcd_out_reg_2_/CK (DFFQX1M)                             0.00      10.92 r
  library setup time                                     -0.11      10.82
  data required time                                                10.82
  --------------------------------------------------------------------------
  data required time                                                10.82
  data arrival time                                                 -5.51
  --------------------------------------------------------------------------
  slack (MET)                                                        5.30


  Startpoint: BinToBCD_m2_u0/counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: bcd_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  BinToBCD_m2_u0/counter_reg_0_/CK (DFFTRX1M)             0.00       1.90 r
  BinToBCD_m2_u0/counter_reg_0_/Q (DFFTRX1M)              0.54       2.44 r
  BinToBCD_m2_u0/U12/Y (NAND4XLM)                         0.41       2.85 f
  BinToBCD_m2_u0/U53/Y (NOR3X4M)                          1.54       4.39 r
  BinToBCD_m2_u0/U48/Y (INVXLM)                           0.72       5.11 f
  BinToBCD_m2_u0/U36/Y (NOR2X1M)                          0.22       5.33 r
  BinToBCD_m2_u0/bcd_out[1] (BinToBCD_m2)                 0.00       5.33 r
  U7/Y (NOR2BX1M)                                         0.18       5.51 r
  bcd_out_reg_1_/D (DFFQX1M)                              0.00       5.51 r
  data arrival time                                                  5.51

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  bcd_out_reg_1_/CK (DFFQX1M)                             0.00      10.92 r
  library setup time                                     -0.11      10.82
  data required time                                                10.82
  --------------------------------------------------------------------------
  data required time                                                10.82
  data arrival time                                                 -5.51
  --------------------------------------------------------------------------
  slack (MET)                                                        5.30


  Startpoint: BinToBCD_m2_u0/counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: bcd_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  BinToBCD_m2_u0/counter_reg_0_/CK (DFFTRX1M)             0.00       1.90 r
  BinToBCD_m2_u0/counter_reg_0_/Q (DFFTRX1M)              0.54       2.44 r
  BinToBCD_m2_u0/U12/Y (NAND4XLM)                         0.41       2.85 f
  BinToBCD_m2_u0/U53/Y (NOR3X4M)                          1.54       4.39 r
  BinToBCD_m2_u0/U48/Y (INVXLM)                           0.72       5.11 f
  BinToBCD_m2_u0/U37/Y (NOR2X1M)                          0.22       5.33 r
  BinToBCD_m2_u0/bcd_out[0] (BinToBCD_m2)                 0.00       5.33 r
  U8/Y (NOR2BX1M)                                         0.18       5.51 r
  bcd_out_reg_0_/D (DFFQX1M)                              0.00       5.51 r
  data arrival time                                                  5.51

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  bcd_out_reg_0_/CK (DFFQX1M)                             0.00      10.92 r
  library setup time                                     -0.11      10.82
  data required time                                                10.82
  --------------------------------------------------------------------------
  data required time                                                10.82
  data arrival time                                                 -5.51
  --------------------------------------------------------------------------
  slack (MET)                                                        5.30


  Startpoint: BinToBCD_m2_u0/counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: bcd_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  BinToBCD_m2_u0/counter_reg_0_/CK (DFFTRX1M)             0.00       1.90 r
  BinToBCD_m2_u0/counter_reg_0_/Q (DFFTRX1M)              0.54       2.44 r
  BinToBCD_m2_u0/U12/Y (NAND4XLM)                         0.41       2.85 f
  BinToBCD_m2_u0/U53/Y (NOR3X4M)                          1.54       4.39 r
  BinToBCD_m2_u0/U48/Y (INVXLM)                           0.72       5.11 f
  BinToBCD_m2_u0/U28/Y (NOR2BX1M)                         0.19       5.30 r
  BinToBCD_m2_u0/bcd_out[9] (BinToBCD_m2)                 0.00       5.30 r
  U17/Y (NOR2BX1M)                                        0.18       5.48 r
  bcd_out_reg_9_/D (DFFQX1M)                              0.00       5.48 r
  data arrival time                                                  5.48

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  bcd_out_reg_9_/CK (DFFQX1M)                             0.00      10.92 r
  library setup time                                     -0.11      10.82
  data required time                                                10.82
  --------------------------------------------------------------------------
  data required time                                                10.82
  data arrival time                                                 -5.48
  --------------------------------------------------------------------------
  slack (MET)                                                        5.33


  Startpoint: BinToBCD_m2_u0/counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: bcd_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  BinToBCD_m2_u0/counter_reg_0_/CK (DFFTRX1M)             0.00       1.90 r
  BinToBCD_m2_u0/counter_reg_0_/Q (DFFTRX1M)              0.54       2.44 r
  BinToBCD_m2_u0/U12/Y (NAND4XLM)                         0.41       2.85 f
  BinToBCD_m2_u0/U53/Y (NOR3X4M)                          1.54       4.39 r
  BinToBCD_m2_u0/U48/Y (INVXLM)                           0.72       5.11 f
  BinToBCD_m2_u0/U29/Y (NOR2BX1M)                         0.19       5.30 r
  BinToBCD_m2_u0/bcd_out[8] (BinToBCD_m2)                 0.00       5.30 r
  U18/Y (NOR2BX1M)                                        0.18       5.48 r
  bcd_out_reg_8_/D (DFFQX1M)                              0.00       5.48 r
  data arrival time                                                  5.48

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  bcd_out_reg_8_/CK (DFFQX1M)                             0.00      10.92 r
  library setup time                                     -0.11      10.82
  data required time                                                10.82
  --------------------------------------------------------------------------
  data required time                                                10.82
  data arrival time                                                 -5.48
  --------------------------------------------------------------------------
  slack (MET)                                                        5.33


  Startpoint: BinToBCD_m2_u0/counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: BinToBCD_m2_u0/counter_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  BinToBCD_m2_u0/counter_reg_0_/CK (DFFTRX1M)             0.00       1.90 r
  BinToBCD_m2_u0/counter_reg_0_/Q (DFFTRX1M)              0.62       2.52 f
  BinToBCD_m2_u0/add_x_2_U5/CO (ADDHX1M)                  0.24       2.76 f
  BinToBCD_m2_u0/add_x_2_U4/CO (ADDHX1M)                  0.22       2.97 f
  BinToBCD_m2_u0/add_x_2_U3/CO (ADDHX1M)                  0.22       3.19 f
  BinToBCD_m2_u0/add_x_2_U2/CO (ADDHX1M)                  0.20       3.39 f
  BinToBCD_m2_u0/U64/Y (XOR2XLM)                          0.15       3.54 f
  BinToBCD_m2_u0/counter_reg_5_/D (DFFTRX1M)              0.00       3.54 f
  data arrival time                                                  3.54

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/counter_reg_5_/CK (DFFTRX1M)             0.00      10.92 r
  library setup time                                     -0.28      10.65
  data required time                                                10.65
  --------------------------------------------------------------------------
  data required time                                                10.65
  data arrival time                                                 -3.54
  --------------------------------------------------------------------------
  slack (MET)                                                        7.11


  Startpoint: BinToBCD_m2_u0/counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: BinToBCD_m2_u0/counter_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  BinToBCD_m2_u0/counter_reg_0_/CK (DFFTRX1M)             0.00       1.90 r
  BinToBCD_m2_u0/counter_reg_0_/Q (DFFTRX1M)              0.62       2.52 f
  BinToBCD_m2_u0/add_x_2_U5/CO (ADDHX1M)                  0.24       2.76 f
  BinToBCD_m2_u0/add_x_2_U4/CO (ADDHX1M)                  0.22       2.97 f
  BinToBCD_m2_u0/add_x_2_U3/CO (ADDHX1M)                  0.22       3.19 f
  BinToBCD_m2_u0/add_x_2_U2/S (ADDHX1M)                   0.14       3.33 f
  BinToBCD_m2_u0/counter_reg_4_/D (DFFTRX1M)              0.00       3.33 f
  data arrival time                                                  3.33

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/counter_reg_4_/CK (DFFTRX1M)             0.00      10.92 r
  library setup time                                     -0.27      10.65
  data required time                                                10.65
  --------------------------------------------------------------------------
  data required time                                                10.65
  data arrival time                                                 -3.33
  --------------------------------------------------------------------------
  slack (MET)                                                        7.32


  Startpoint: BinToBCD_m2_u0/counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: BinToBCD_m2_u0/counter_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  BinToBCD_m2_u0/counter_reg_0_/CK (DFFTRX1M)             0.00       1.90 r
  BinToBCD_m2_u0/counter_reg_0_/Q (DFFTRX1M)              0.62       2.52 f
  BinToBCD_m2_u0/add_x_2_U5/CO (ADDHX1M)                  0.24       2.76 f
  BinToBCD_m2_u0/add_x_2_U4/CO (ADDHX1M)                  0.22       2.97 f
  BinToBCD_m2_u0/add_x_2_U3/S (ADDHX1M)                   0.14       3.12 f
  BinToBCD_m2_u0/counter_reg_3_/D (DFFTRX1M)              0.00       3.12 f
  data arrival time                                                  3.12

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/counter_reg_3_/CK (DFFTRX1M)             0.00      10.92 r
  library setup time                                     -0.27      10.65
  data required time                                                10.65
  --------------------------------------------------------------------------
  data required time                                                10.65
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                        7.54


  Startpoint: BinToBCD_m2_u0/counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: BinToBCD_m2_u0/counter_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  BinToBCD_m2_u0/counter_reg_0_/CK (DFFTRX1M)             0.00       1.90 r
  BinToBCD_m2_u0/counter_reg_0_/Q (DFFTRX1M)              0.62       2.52 f
  BinToBCD_m2_u0/add_x_2_U5/CO (ADDHX1M)                  0.24       2.76 f
  BinToBCD_m2_u0/add_x_2_U4/S (ADDHX1M)                   0.14       2.90 f
  BinToBCD_m2_u0/counter_reg_2_/D (DFFTRX1M)              0.00       2.90 f
  data arrival time                                                  2.90

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/counter_reg_2_/CK (DFFTRX1M)             0.00      10.92 r
  library setup time                                     -0.27      10.65
  data required time                                                10.65
  --------------------------------------------------------------------------
  data required time                                                10.65
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                        7.75


  Startpoint: BinToBCD_m2_u0/bcd_out_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: BinToBCD_m2_u0/tmp_bcd_out_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  BinToBCD_m2_u0/bcd_out_r_reg_13_/CK (DFFQNX1M)          0.00       1.90 r
  BinToBCD_m2_u0/bcd_out_r_reg_13_/QN (DFFQNX1M)          0.62       2.52 r
  BinToBCD_m2_u0/U4/Y (INVXLM)                            0.07       2.60 f
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_14_/D (EDFFTRX1M)      0.00       2.60 f
  data arrival time                                                  2.60

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_14_/CK (EDFFTRX1M)     0.00      10.92 r
  library setup time                                     -0.57      10.36
  data required time                                                10.36
  --------------------------------------------------------------------------
  data required time                                                10.36
  data arrival time                                                 -2.60
  --------------------------------------------------------------------------
  slack (MET)                                                        7.76


  Startpoint: BinToBCD_m2_u0/bcd_out_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: BinToBCD_m2_u0/tmp_bcd_out_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  BinToBCD_m2_u0/bcd_out_r_reg_9_/CK (DFFQNX1M)           0.00       1.90 r
  BinToBCD_m2_u0/bcd_out_r_reg_9_/QN (DFFQNX1M)           0.62       2.52 r
  BinToBCD_m2_u0/U7/Y (INVXLM)                            0.07       2.59 f
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_10_/D (EDFFTRX1M)      0.00       2.59 f
  data arrival time                                                  2.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_10_/CK (EDFFTRX1M)     0.00      10.92 r
  library setup time                                     -0.57      10.36
  data required time                                                10.36
  --------------------------------------------------------------------------
  data required time                                                10.36
  data arrival time                                                 -2.59
  --------------------------------------------------------------------------
  slack (MET)                                                        7.77


  Startpoint: BinToBCD_m2_u0/counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: BinToBCD_m2_u0/tmp_bcd_out_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  BinToBCD_m2_u0/counter_reg_0_/CK (DFFTRX1M)             0.00       1.90 r
  BinToBCD_m2_u0/counter_reg_0_/QN (DFFTRX1M)             0.56       2.46 r
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_8_/E (EDFFTRX1M)       0.00       2.46 r
  data arrival time                                                  2.46

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_8_/CK (EDFFTRX1M)      0.00      10.92 r
  library setup time                                     -0.64      10.29
  data required time                                                10.29
  --------------------------------------------------------------------------
  data required time                                                10.29
  data arrival time                                                 -2.46
  --------------------------------------------------------------------------
  slack (MET)                                                        7.83


  Startpoint: BinToBCD_m2_u0/counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: BinToBCD_m2_u0/tmp_bcd_out_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  BinToBCD_m2_u0/counter_reg_0_/CK (DFFTRX1M)             0.00       1.90 r
  BinToBCD_m2_u0/counter_reg_0_/QN (DFFTRX1M)             0.56       2.46 r
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_10_/E (EDFFTRX1M)      0.00       2.46 r
  data arrival time                                                  2.46

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_10_/CK (EDFFTRX1M)     0.00      10.92 r
  library setup time                                     -0.64      10.29
  data required time                                                10.29
  --------------------------------------------------------------------------
  data required time                                                10.29
  data arrival time                                                 -2.46
  --------------------------------------------------------------------------
  slack (MET)                                                        7.83


  Startpoint: BinToBCD_m2_u0/counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: BinToBCD_m2_u0/tmp_bcd_out_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  BinToBCD_m2_u0/counter_reg_0_/CK (DFFTRX1M)             0.00       1.90 r
  BinToBCD_m2_u0/counter_reg_0_/QN (DFFTRX1M)             0.56       2.46 r
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_12_/E (EDFFTRX1M)      0.00       2.46 r
  data arrival time                                                  2.46

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_12_/CK (EDFFTRX1M)     0.00      10.92 r
  library setup time                                     -0.64      10.29
  data required time                                                10.29
  --------------------------------------------------------------------------
  data required time                                                10.29
  data arrival time                                                 -2.46
  --------------------------------------------------------------------------
  slack (MET)                                                        7.83


  Startpoint: BinToBCD_m2_u0/counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: BinToBCD_m2_u0/tmp_bcd_out_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  BinToBCD_m2_u0/counter_reg_0_/CK (DFFTRX1M)             0.00       1.90 r
  BinToBCD_m2_u0/counter_reg_0_/QN (DFFTRX1M)             0.56       2.46 r
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_14_/E (EDFFTRX1M)      0.00       2.46 r
  data arrival time                                                  2.46

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_14_/CK (EDFFTRX1M)     0.00      10.92 r
  library setup time                                     -0.64      10.29
  data required time                                                10.29
  --------------------------------------------------------------------------
  data required time                                                10.29
  data arrival time                                                 -2.46
  --------------------------------------------------------------------------
  slack (MET)                                                        7.83


  Startpoint: BinToBCD_m2_u0/counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: BinToBCD_m2_u0/bcd_out_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  BinToBCD_m2_u0/counter_reg_0_/CK (DFFTRX1M)             0.00       1.90 r
  BinToBCD_m2_u0/counter_reg_0_/QN (DFFTRX1M)             0.56       2.46 r
  BinToBCD_m2_u0/bcd_out_r_reg_16_/E (EDFFTRX1M)          0.00       2.46 r
  data arrival time                                                  2.46

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/bcd_out_r_reg_16_/CK (EDFFTRX1M)         0.00      10.92 r
  library setup time                                     -0.64      10.29
  data required time                                                10.29
  --------------------------------------------------------------------------
  data required time                                                10.29
  data arrival time                                                 -2.46
  --------------------------------------------------------------------------
  slack (MET)                                                        7.83


  Startpoint: BinToBCD_m2_u0/counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: BinToBCD_m2_u0/bcd_out_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  BinToBCD_m2_u0/counter_reg_0_/CK (DFFTRX1M)             0.00       1.90 r
  BinToBCD_m2_u0/counter_reg_0_/QN (DFFTRX1M)             0.56       2.46 r
  BinToBCD_m2_u0/bcd_out_r_reg_17_/E (EDFFTRX1M)          0.00       2.46 r
  data arrival time                                                  2.46

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/bcd_out_r_reg_17_/CK (EDFFTRX1M)         0.00      10.92 r
  library setup time                                     -0.64      10.29
  data required time                                                10.29
  --------------------------------------------------------------------------
  data required time                                                10.29
  data arrival time                                                 -2.46
  --------------------------------------------------------------------------
  slack (MET)                                                        7.83


  Startpoint: BinToBCD_m2_u0/counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: BinToBCD_m2_u0/counter_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  BinToBCD_m2_u0/counter_reg_0_/CK (DFFTRX1M)             0.00       1.90 r
  BinToBCD_m2_u0/counter_reg_0_/Q (DFFTRX1M)              0.62       2.52 f
  BinToBCD_m2_u0/add_x_2_U5/S (ADDHX1M)                   0.17       2.69 f
  BinToBCD_m2_u0/counter_reg_1_/D (DFFTRX1M)              0.00       2.69 f
  data arrival time                                                  2.69

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/counter_reg_1_/CK (DFFTRX1M)             0.00      10.92 r
  library setup time                                     -0.27      10.65
  data required time                                                10.65
  --------------------------------------------------------------------------
  data required time                                                10.65
  data arrival time                                                 -2.69
  --------------------------------------------------------------------------
  slack (MET)                                                        7.97


  Startpoint: BinToBCD_m2_u0/bcd_out_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: BinToBCD_m2_u0/bcd_out_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  BinToBCD_m2_u0/bcd_out_r_reg_15_/CK (DFFQX1M)           0.00       1.90 r
  BinToBCD_m2_u0/bcd_out_r_reg_15_/Q (DFFQX1M)            0.47       2.37 f
  BinToBCD_m2_u0/bcd_out_r_reg_16_/D (EDFFTRX1M)          0.00       2.37 f
  data arrival time                                                  2.37

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/bcd_out_r_reg_16_/CK (EDFFTRX1M)         0.00      10.92 r
  library setup time                                     -0.58      10.34
  data required time                                                10.34
  --------------------------------------------------------------------------
  data required time                                                10.34
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                        7.97


  Startpoint: BinToBCD_m2_u0/bcd_out_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: BinToBCD_m2_u0/tmp_bcd_out_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  BinToBCD_m2_u0/bcd_out_r_reg_11_/CK (DFFQX1M)           0.00       1.90 r
  BinToBCD_m2_u0/bcd_out_r_reg_11_/Q (DFFQX1M)            0.46       2.36 f
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_12_/D (EDFFTRX1M)      0.00       2.36 f
  data arrival time                                                  2.36

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_12_/CK (EDFFTRX1M)     0.00      10.92 r
  library setup time                                     -0.58      10.34
  data required time                                                10.34
  --------------------------------------------------------------------------
  data required time                                                10.34
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        7.98


  Startpoint: BinToBCD_m2_u0/bcd_out_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: BinToBCD_m2_u0/bcd_out_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  BinToBCD_m2_u0/bcd_out_r_reg_16_/CK (EDFFTRX1M)         0.00       1.90 r
  BinToBCD_m2_u0/bcd_out_r_reg_16_/Q (EDFFTRX1M)          0.47       2.37 f
  BinToBCD_m2_u0/bcd_out_r_reg_17_/D (EDFFTRX1M)          0.00       2.37 f
  data arrival time                                                  2.37

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/bcd_out_r_reg_17_/CK (EDFFTRX1M)         0.00      10.92 r
  library setup time                                     -0.58      10.35
  data required time                                                10.35
  --------------------------------------------------------------------------
  data required time                                                10.35
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                        7.98


  Startpoint: BinToBCD_m2_u0/bcd_out_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: BinToBCD_m2_u0/tmp_bcd_out_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  BinToBCD_m2_u0/bcd_out_r_reg_7_/CK (DFFQX1M)            0.00       1.90 r
  BinToBCD_m2_u0/bcd_out_r_reg_7_/Q (DFFQX1M)             0.45       2.35 f
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_8_/D (EDFFTRX1M)       0.00       2.35 f
  data arrival time                                                  2.35

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/tmp_bcd_out_r_reg_8_/CK (EDFFTRX1M)      0.00      10.92 r
  library setup time                                     -0.58      10.35
  data required time                                                10.35
  --------------------------------------------------------------------------
  data required time                                                10.35
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (MET)                                                        7.99


  Startpoint: BinToBCD_m2_u0/counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: BinToBCD_m2_u0/counter_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  BinToBCD_m2_u0/counter_reg_0_/CK (DFFTRX1M)             0.00       1.90 r
  BinToBCD_m2_u0/counter_reg_0_/QN (DFFTRX1M)             0.56       2.46 r
  BinToBCD_m2_u0/counter_reg_0_/D (DFFTRX1M)              0.00       2.46 r
  data arrival time                                                  2.46

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/counter_reg_0_/CK (DFFTRX1M)             0.00      10.92 r
  library setup time                                     -0.29      10.63
  data required time                                                10.63
  --------------------------------------------------------------------------
  data required time                                                10.63
  data arrival time                                                 -2.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.17


  Startpoint: bin_in_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: BinToBCD_m2_u0/bcd_out_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  bin_in_r_reg_0_/CK (DFFQX1M)                            0.00       1.90 r
  bin_in_r_reg_0_/Q (DFFQX1M)                             0.42       2.32 f
  BinToBCD_m2_u0/bin_in[0] (BinToBCD_m2)                  0.00       2.32 f
  BinToBCD_m2_u0/bcd_out_r_reg_0_/D (EDFFX1M)             0.00       2.32 f
  data arrival time                                                  2.32

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  BinToBCD_m2_u0/bcd_out_r_reg_0_/CK (EDFFX1M)            0.00      10.92 r
  library setup time                                     -0.34      10.58
  data required time                                                10.58
  --------------------------------------------------------------------------
  data required time                                                10.58
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (MET)                                                        8.26


1
