<def f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64AddressingModes.h' l='213' ll='271' type='bool llvm::AArch64_AM::processLogicalImmediate(uint64_t Imm, unsigned int RegSize, uint64_t &amp; Encoding)'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64AddressingModes.h' l='277' u='c' c='_ZN4llvm10AArch64_AML18isLogicalImmediateEmj'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64AddressingModes.h' l='284' u='c' c='_ZN4llvm10AArch64_AML22encodeLogicalImmediateEmj'/>
<doc f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64AddressingModes.h' l='209'>/// processLogicalImmediate - Determine if an immediate value can be encoded
/// as the immediate operand of a logical instruction for the given register
/// size.  If so, return true with &quot;encoding&quot; set to the encoded value in
/// the form N:immr:imms.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ExpandImm.cpp' l='34' u='c' c='_ZN4llvm11AArch64_IMML9canUseOrrEmRm'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ExpandImm.cpp' l='224' u='c' c='_ZN4llvm11AArch64_IMML17trySequenceOfOnesEmRNS_15SmallVectorImplINS0_12ImmInsnModelEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ExpandImm.cpp' l='330' u='c' c='_ZN4llvm11AArch64_IMM12expandMOVImmEmjRNS_15SmallVectorImplINS0_12ImmInsnModelEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ExpandImm.cpp' l='362' u='c' c='_ZN4llvm11AArch64_IMM12expandMOVImmEmjRNS_15SmallVectorImplINS0_12ImmInsnModelEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ExpandImm.cpp' l='363' u='c' c='_ZN4llvm11AArch64_IMM12expandMOVImmEmjRNS_15SmallVectorImplINS0_12ImmInsnModelEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ExpandImm.cpp' l='364' u='c' c='_ZN4llvm11AArch64_IMM12expandMOVImmEmjRNS_15SmallVectorImplINS0_12ImmInsnModelEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='680' u='c' c='_ZL18canBeExpandedToORRRKN4llvm12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='4111' u='c' c='_ZNK4llvm16AArch64InstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjj15663382'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='4202' u='c' c='_ZNK4llvm16AArch64InstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjj15663382'/>
