-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Fri May  3 17:18:31 2024
-- Host        : localhost.localdomain running 64-bit unknown
-- Command     : write_vhdl -force -mode funcsim
--               /home/dcs/git/mopshub_readout/Vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sim_netlist.vhdl
-- Design      : mopshub_readout_bd_gig_ethernet_pcs_pma_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu9eg-ffvb1156-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer is
  port (
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : out STD_LOGIC;
    rxresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rxresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_10 is
  port (
    \sm_reset_tx_timer_clr0__0\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[2]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sm_reset_tx_timer_clr013_out__0\ : in STD_LOGIC;
    sm_reset_tx_timer_clr_reg : in STD_LOGIC;
    sm_reset_tx_timer_sat : in STD_LOGIC;
    sm_reset_tx_timer_clr_reg_0 : in STD_LOGIC;
    gtwiz_reset_tx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_10 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_10;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_10 is
  signal gtwiz_reset_userclk_tx_active_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal \^sm_reset_tx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_tx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  \sm_reset_tx_timer_clr0__0\ <= \^sm_reset_tx_timer_clr0__0\;
\FSM_sequential_sm_reset_tx[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_reg,
      I1 => sm_reset_tx_timer_sat,
      I2 => gtwiz_reset_userclk_tx_active_sync,
      O => \^sm_reset_tx_timer_clr0__0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_userclk_tx_active_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_tx_timer_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFACF0AC00ACF"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_i_2_n_0,
      I1 => sm_reset_tx_timer_clr_reg_0,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => sm_reset_tx_timer_clr_reg,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
sm_reset_tx_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF00008A800000"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \sm_reset_tx_timer_clr013_out__0\,
      I5 => gtwiz_reset_userclk_tx_active_sync,
      O => sm_reset_tx_timer_clr_i_2_n_0
    );
txuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCCF00000008"
    )
        port map (
      I0 => \^sm_reset_tx_timer_clr0__0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => gtwiz_reset_tx_any_sync,
      I5 => \gen_gtwizard_gthe4.txuserrdy_int\,
      O => \FSM_sequential_sm_reset_tx_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_11 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]_0\ : out STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sm_reset_rx_reg[0]\ : in STD_LOGIC;
    sm_reset_rx_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_1\ : in STD_LOGIC;
    \p_0_in11_out__0\ : in STD_LOGIC;
    gtwiz_reset_rx_done_int_reg : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.gtrxreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_11 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_11;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_11 is
  signal \FSM_sequential_sm_reset_rx[2]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_sm_reset_rx_reg[1]\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal plllock_rx_sync : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sm_reset_rx_cdr_to_clr_i_3 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of sm_reset_rx_timer_clr_i_3 : label is "soft_lutpair91";
begin
  \FSM_sequential_sm_reset_rx_reg[1]\ <= \^fsm_sequential_sm_reset_rx_reg[1]\;
\FSM_sequential_sm_reset_rx[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0FFFF00B00000"
    )
        port map (
      I0 => plllock_rx_sync,
      I1 => Q(0),
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      I4 => Q(1),
      I5 => \FSM_sequential_sm_reset_rx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_rx_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\,
      I1 => \FSM_sequential_sm_reset_rx_reg[0]\,
      O => E(0),
      S => Q(2)
    );
gtrxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F0000003E"
    )
        port map (
      I0 => \^fsm_sequential_sm_reset_rx_reg[1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.gtrxreset_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]_0\
    );
gtwiz_reset_rx_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF77FF00800080"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => \p_0_in11_out__0\,
      I3 => Q(0),
      I4 => plllock_rx_sync,
      I5 => gtwiz_reset_rx_done_int_reg,
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => plllock_rx_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_rx_cdr_to_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => plllock_rx_sync,
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      O => \^fsm_sequential_sm_reset_rx_reg[1]\
    );
sm_reset_rx_timer_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => plllock_rx_sync,
      I1 => Q(0),
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      O => i_in_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_12 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gtwiz_reset_tx_done_int0__0\ : in STD_LOGIC;
    \sm_reset_tx_timer_clr0__0\ : in STD_LOGIC;
    sm_reset_tx_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_1\ : in STD_LOGIC;
    gtwiz_reset_tx_done_int_reg : in STD_LOGIC;
    gtwiz_reset_tx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_12 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_12;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_12 is
  signal \FSM_sequential_sm_reset_tx[2]_i_3_n_0\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal plllock_tx_sync : STD_LOGIC;
  signal \sm_reset_tx_timer_clr012_out__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of gttxreset_out_i_2 : label is "soft_lutpair92";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_clr_i_3 : label is "soft_lutpair92";
begin
\FSM_sequential_sm_reset_tx[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \gtwiz_reset_tx_done_int0__0\,
      I4 => Q(0),
      I5 => \sm_reset_tx_timer_clr0__0\,
      O => E(0)
    );
\FSM_sequential_sm_reset_tx[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0FFFF00B00000"
    )
        port map (
      I0 => plllock_tx_sync,
      I1 => Q(0),
      I2 => sm_reset_tx_timer_sat,
      I3 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      I4 => Q(1),
      I5 => \FSM_sequential_sm_reset_tx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\
    );
gttxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F0000003C"
    )
        port map (
      I0 => \sm_reset_tx_timer_clr012_out__0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => gtwiz_reset_tx_any_sync,
      I5 => \gen_gtwizard_gthe4.gttxreset_int\,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
gttxreset_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      I1 => sm_reset_tx_timer_sat,
      I2 => plllock_tx_sync,
      O => \sm_reset_tx_timer_clr012_out__0\
    );
gtwiz_reset_tx_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFF00008080"
    )
        port map (
      I0 => \gtwiz_reset_tx_done_int0__0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => plllock_tx_sync,
      I4 => Q(1),
      I5 => gtwiz_reset_tx_done_int_reg,
      O => \FSM_sequential_sm_reset_tx_reg[0]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => plllock_tx_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_tx_timer_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => plllock_tx_sync,
      I1 => Q(0),
      I2 => sm_reset_tx_timer_sat,
      I3 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      O => i_in_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_13 is
  port (
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_rx_cdr_to_sat : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_rx_cdr_to_clr_reg : in STD_LOGIC;
    sm_reset_rx_cdr_to_clr : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_13 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_13;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_13 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal \^i_in_out_reg_0\ : STD_LOGIC;
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \sm_reset_rx_cdr_to_clr0__0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  i_in_out_reg_0 <= \^i_in_out_reg_0\;
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rxcdrlock_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^i_in_out_reg_0\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxprogdivreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000330"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_clr0__0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
sm_reset_rx_cdr_to_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3FFF02023303"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_clr0__0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => sm_reset_rx_cdr_to_clr_reg,
      I4 => Q(2),
      I5 => sm_reset_rx_cdr_to_clr,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
sm_reset_rx_cdr_to_clr_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_sat,
      I1 => \^i_in_out_reg_0\,
      O => \sm_reset_rx_cdr_to_clr0__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22 is
  port (
    drprst_in_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => drprst_in_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25 is
  port (
    i_in_out_reg_0 : out STD_LOGIC;
    \cpll_cal_state_reg[0]\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    USER_CPLLLOCK_OUT_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal \^i_in_out_reg_0\ : STD_LOGIC;
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  i_in_out_reg_0 <= \^i_in_out_reg_0\;
USER_CPLLLOCK_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => Q(0),
      I1 => \^i_in_out_reg_0\,
      I2 => cal_on_tx_reset_in_sync,
      I3 => Q(1),
      I4 => USER_CPLLLOCK_OUT_reg,
      O => \cpll_cal_state_reg[0]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^i_in_out_reg_0\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txoutclksel_int(0),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\,
      I2 => user_txoutclksel_sync(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(1),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => user_txoutclksel_sync(1),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(2),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txoutclksel_int(0),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\,
      I2 => user_txoutclksel_sync(2),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29 is
  port (
    \cpll_cal_state_reg[15]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    freq_counter_rst_reg : in STD_LOGIC;
    freq_counter_rst_reg_0 : in STD_LOGIC;
    \cpll_cal_state_reg[29]\ : in STD_LOGIC;
    freq_counter_rst_reg_1 : in STD_LOGIC;
    \cpll_cal_state_reg[20]\ : in STD_LOGIC;
    \cal_fail_store__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29 is
  signal freq_counter_rst_i_2_n_0 : STD_LOGIC;
  signal gthe4_txprgdivresetdone_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cpll_cal_state[30]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \cpll_cal_state[31]_i_1\ : label is "soft_lutpair63";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\cpll_cal_state[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => gthe4_txprgdivresetdone_sync,
      I1 => Q(3),
      I2 => \cpll_cal_state_reg[29]\,
      I3 => Q(2),
      O => D(0)
    );
\cpll_cal_state[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(3),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => \cpll_cal_state_reg[20]\,
      I3 => Q(4),
      O => D(1)
    );
\cpll_cal_state[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => gthe4_txprgdivresetdone_sync,
      I1 => Q(6),
      I2 => \cpll_cal_state_reg[29]\,
      I3 => Q(5),
      O => D(2)
    );
\cpll_cal_state[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => Q(7),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => Q(6),
      I3 => \cal_fail_store__0\,
      O => D(3)
    );
\cpll_cal_state[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => Q(8),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => Q(6),
      I3 => \cal_fail_store__0\,
      O => D(4)
    );
freq_counter_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFE30003232"
    )
        port map (
      I0 => Q(1),
      I1 => cal_on_tx_reset_in_sync,
      I2 => Q(0),
      I3 => freq_counter_rst_reg,
      I4 => freq_counter_rst_i_2_n_0,
      I5 => freq_counter_rst_reg_0,
      O => \cpll_cal_state_reg[15]\
    );
freq_counter_rst_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => freq_counter_rst_reg_1,
      I1 => Q(1),
      I2 => Q(3),
      I3 => gthe4_txprgdivresetdone_sync,
      O => freq_counter_rst_i_2_n_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gthe4_txprgdivresetdone_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_3 is
  port (
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : out STD_LOGIC;
    txresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_3 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_3;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_3 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30 is
  port (
    txprogdivreset_int_reg : out STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprogdivreset_int : in STD_LOGIC;
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal user_txprogdivreset_sync : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txprogdivreset_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txprogdivreset_int,
      I1 => \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\,
      I2 => user_txprogdivreset_sync,
      O => txprogdivreset_int_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_4 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sm_reset_all_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sm_reset_all_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_4 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_4;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_4 is
  signal gtpowergood_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_all[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF0FAF00CFFFCFFF"
    )
        port map (
      I0 => gtpowergood_sync,
      I1 => \FSM_sequential_sm_reset_all_reg[0]\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => \FSM_sequential_sm_reset_all_reg[0]_0\,
      I5 => Q(1),
      O => E(0)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtpowergood_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtpowergood_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_5 is
  port (
    gtwiz_reset_rx_datapath_dly : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_5 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_5;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_5 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_rx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sm_reset_rx_pll_timer_sat_reg : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_0_in11_out__0\ : in STD_LOGIC;
    sm_reset_rx_pll_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx[2]_i_3\ : in STD_LOGIC;
    gtwiz_reset_rx_datapath_dly : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_6 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_6;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_6 is
  signal gtwiz_reset_rx_pll_and_datapath_dly : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[1]_i_1\ : label is "soft_lutpair88";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_rx[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD769976"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => gtwiz_reset_rx_pll_and_datapath_dly,
      I3 => Q(1),
      I4 => \p_0_in11_out__0\,
      O => D(0)
    );
\FSM_sequential_sm_reset_rx[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFF511"
    )
        port map (
      I0 => Q(2),
      I1 => gtwiz_reset_rx_pll_and_datapath_dly,
      I2 => \p_0_in11_out__0\,
      I3 => Q(1),
      I4 => Q(0),
      O => D(1)
    );
\FSM_sequential_sm_reset_rx[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F2F20"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => \FSM_sequential_sm_reset_rx[2]_i_3\,
      I2 => Q(0),
      I3 => gtwiz_reset_rx_pll_and_datapath_dly,
      I4 => gtwiz_reset_rx_datapath_dly,
      O => sm_reset_rx_pll_timer_sat_reg
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_rx_pll_and_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_7 is
  port (
    gtwiz_reset_tx_datapath_dly : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_7 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_7;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_7 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_tx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_8 is
  port (
    sm_reset_tx_pll_timer_sat_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_tx_pll_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx[2]_i_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_reset_tx_datapath_dly : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_8 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_8;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_8 is
  signal gtwiz_reset_tx_pll_and_datapath_dly : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[1]_i_1\ : label is "soft_lutpair89";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_tx[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F3E"
    )
        port map (
      I0 => gtwiz_reset_tx_pll_and_datapath_dly,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\FSM_sequential_sm_reset_tx[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55AB"
    )
        port map (
      I0 => Q(0),
      I1 => gtwiz_reset_tx_pll_and_datapath_dly,
      I2 => Q(2),
      I3 => Q(1),
      O => D(1)
    );
\FSM_sequential_sm_reset_tx[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F2F20"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_sat,
      I1 => \FSM_sequential_sm_reset_tx[2]_i_3\,
      I2 => Q(0),
      I3 => gtwiz_reset_tx_pll_and_datapath_dly,
      I4 => gtwiz_reset_tx_datapath_dly,
      O => sm_reset_tx_pll_timer_sat_reg
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_tx_pll_and_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_9 is
  port (
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_0\ : out STD_LOGIC;
    gtwiz_userclk_rx_active_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in11_out__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_rx_cdr_to_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_1\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC;
    sm_reset_rx_timer_clr_reg : in STD_LOGIC;
    sm_reset_rx_timer_sat : in STD_LOGIC;
    sm_reset_rx_timer_clr_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_9 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_9;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_9 is
  signal gtwiz_reset_userclk_rx_active_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \sm_reset_rx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_rx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rxuserrdy_out_i_2 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of sm_reset_rx_timer_clr_i_2 : label is "soft_lutpair90";
begin
\FSM_sequential_sm_reset_rx[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB30BB30BB3088"
    )
        port map (
      I0 => \p_0_in11_out__0\,
      I1 => Q(1),
      I2 => \sm_reset_rx_timer_clr0__0\,
      I3 => Q(0),
      I4 => sm_reset_rx_cdr_to_sat,
      I5 => \FSM_sequential_sm_reset_rx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_userclk_rx_active_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_userclk_rx_active_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEDED00000800"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \sm_reset_rx_timer_clr0__0\,
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.rxuserrdy_int\,
      O => \FSM_sequential_sm_reset_rx_reg[0]_0\
    );
rxuserrdy_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg,
      I1 => sm_reset_rx_timer_sat,
      I2 => gtwiz_reset_userclk_rx_active_sync,
      O => \sm_reset_rx_timer_clr0__0\
    );
sm_reset_rx_timer_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAFCCFF0AA0CC0F"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_i_2_n_0,
      I1 => sm_reset_rx_timer_clr_reg_0,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => sm_reset_rx_timer_clr_reg,
      O => \FSM_sequential_sm_reset_rx_reg[0]\
    );
sm_reset_rx_timer_clr_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000800"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I1 => Q(1),
      I2 => sm_reset_rx_timer_clr_reg,
      I3 => sm_reset_rx_timer_sat,
      I4 => gtwiz_reset_userclk_rx_active_sync,
      O => sm_reset_rx_timer_clr_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gte4_drp_arb is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drdy : out STD_LOGIC;
    DEN_O : out STD_LOGIC;
    DWE_O : out STD_LOGIC;
    DADDR_O : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DI_O : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprst_in_sync : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    DO_I : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drpen_out : in STD_LOGIC;
    \addr_i_reg[27]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_i_reg[47]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drpwe_out : in STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gte4_drp_arb : entity is "gtwizard_ultrascale_v1_7_9_gte4_drp_arb";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gte4_drp_arb;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gte4_drp_arb is
  signal B : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CEB2 : STD_LOGIC;
  signal \DADDR_O[7]_i_1_n_0\ : STD_LOGIC;
  signal DEN_O_i_1_n_0 : STD_LOGIC;
  signal DEN_O_i_2_n_0 : STD_LOGIC;
  signal \DI_O[15]_i_1_n_0\ : STD_LOGIC;
  signal DO_USR_O0 : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal \DRDY_USR_O[2]_i_1_n_0\ : STD_LOGIC;
  signal \DRDY_USR_O[2]_i_2_n_0\ : STD_LOGIC;
  signal addr_i : STD_LOGIC_VECTOR ( 27 downto 21 );
  signal arb_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \arb_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \arb_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \arb_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \arb_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \^cal_on_tx_drdy\ : STD_LOGIC;
  signal daddr : STD_LOGIC;
  signal daddr0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \daddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[7]\ : STD_LOGIC;
  signal data_i : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal di : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \di[0]_i_1_n_0\ : STD_LOGIC;
  signal \di[10]_i_1_n_0\ : STD_LOGIC;
  signal \di[11]_i_1_n_0\ : STD_LOGIC;
  signal \di[12]_i_1_n_0\ : STD_LOGIC;
  signal \di[13]_i_1_n_0\ : STD_LOGIC;
  signal \di[14]_i_1_n_0\ : STD_LOGIC;
  signal \di[15]_i_1_n_0\ : STD_LOGIC;
  signal \di[1]_i_1_n_0\ : STD_LOGIC;
  signal \di[2]_i_1_n_0\ : STD_LOGIC;
  signal \di[3]_i_1_n_0\ : STD_LOGIC;
  signal \di[4]_i_1_n_0\ : STD_LOGIC;
  signal \di[5]_i_1_n_0\ : STD_LOGIC;
  signal \di[6]_i_1_n_0\ : STD_LOGIC;
  signal \di[7]_i_1_n_0\ : STD_LOGIC;
  signal \di[8]_i_1_n_0\ : STD_LOGIC;
  signal \di[9]_i_1_n_0\ : STD_LOGIC;
  signal done_i_1_n_0 : STD_LOGIC;
  signal done_i_2_n_0 : STD_LOGIC;
  signal done_i_3_n_0 : STD_LOGIC;
  signal done_reg_n_0 : STD_LOGIC;
  signal drp_state : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \drp_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_4_n_0\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[6]\ : STD_LOGIC;
  signal en : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \en[2]_i_2_n_0\ : STD_LOGIC;
  signal idx : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \idx[0]_i_2_n_0\ : STD_LOGIC;
  signal \idx[1]_i_1_n_0\ : STD_LOGIC;
  signal \idx_reg[0]__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 47 to 47 );
  signal rd_i_1_n_0 : STD_LOGIC;
  signal rd_reg_n_0 : STD_LOGIC;
  signal timeout_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \timeout_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \timeout_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \timeout_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \timeout_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal we : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \we[2]_i_1_n_0\ : STD_LOGIC;
  signal \we_reg_n_0_[2]\ : STD_LOGIC;
  signal wr : STD_LOGIC;
  signal wr_i_2_n_0 : STD_LOGIC;
  signal wr_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DRDY_USR_O[2]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \daddr[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \daddr[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \daddr[3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \daddr[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \daddr[5]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \daddr[6]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \daddr[7]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \di[10]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \di[11]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \di[12]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \di[13]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \di[14]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \di[15]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \di[1]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \di[2]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \di[3]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \di[4]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \di[5]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \di[6]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \di[7]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \di[8]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \di[9]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of done_i_2 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \drp_state[1]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \drp_state[4]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \drp_state[4]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \drp_state[5]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \drp_state[6]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \en[2]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \idx[0]__0_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \idx[0]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \idx[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of rd_i_1 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \timeout_cntr[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \timeout_cntr[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \timeout_cntr[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \timeout_cntr[6]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \timeout_cntr[7]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \timeout_cntr[7]_i_3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \we[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of wr_i_2 : label is "soft_lutpair44";
begin
  cal_on_tx_drdy <= \^cal_on_tx_drdy\;
\DADDR_O[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010000"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => \drp_state_reg_n_0_[6]\,
      I4 => \drp_state_reg_n_0_[4]\,
      I5 => \drp_state_reg_n_0_[1]\,
      O => \DADDR_O[7]_i_1_n_0\
    );
\DADDR_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[1]\,
      Q => DADDR_O(0),
      R => drprst_in_sync
    );
\DADDR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[2]\,
      Q => DADDR_O(1),
      R => drprst_in_sync
    );
\DADDR_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[3]\,
      Q => DADDR_O(2),
      R => drprst_in_sync
    );
\DADDR_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[4]\,
      Q => DADDR_O(3),
      R => drprst_in_sync
    );
\DADDR_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[5]\,
      Q => DADDR_O(4),
      R => drprst_in_sync
    );
\DADDR_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[6]\,
      Q => DADDR_O(5),
      R => drprst_in_sync
    );
\DADDR_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[7]\,
      Q => DADDR_O(6),
      R => drprst_in_sync
    );
DEN_O_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000116"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[6]\,
      I5 => \drp_state_reg_n_0_[0]\,
      O => DEN_O_i_1_n_0
    );
DEN_O_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[2]\,
      O => DEN_O_i_2_n_0
    );
DEN_O_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => DEN_O_i_1_n_0,
      D => DEN_O_i_2_n_0,
      Q => DEN_O,
      R => drprst_in_sync
    );
\DI_O[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => \drp_state_reg_n_0_[4]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[0]\,
      I5 => \drp_state_reg_n_0_[6]\,
      O => \DI_O[15]_i_1_n_0\
    );
\DI_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(0),
      Q => DI_O(0),
      R => drprst_in_sync
    );
\DI_O_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(10),
      Q => DI_O(10),
      R => drprst_in_sync
    );
\DI_O_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(11),
      Q => DI_O(11),
      R => drprst_in_sync
    );
\DI_O_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(12),
      Q => DI_O(12),
      R => drprst_in_sync
    );
\DI_O_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(13),
      Q => DI_O(13),
      R => drprst_in_sync
    );
\DI_O_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(14),
      Q => DI_O(14),
      R => drprst_in_sync
    );
\DI_O_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(15),
      Q => DI_O(15),
      R => drprst_in_sync
    );
\DI_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(1),
      Q => DI_O(1),
      R => drprst_in_sync
    );
\DI_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(2),
      Q => DI_O(2),
      R => drprst_in_sync
    );
\DI_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(3),
      Q => DI_O(3),
      R => drprst_in_sync
    );
\DI_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(4),
      Q => DI_O(4),
      R => drprst_in_sync
    );
\DI_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(5),
      Q => DI_O(5),
      R => drprst_in_sync
    );
\DI_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(6),
      Q => DI_O(6),
      R => drprst_in_sync
    );
\DI_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(7),
      Q => DI_O(7),
      R => drprst_in_sync
    );
\DI_O_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(8),
      Q => DI_O(8),
      R => drprst_in_sync
    );
\DI_O_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(9),
      Q => DI_O(9),
      R => drprst_in_sync
    );
\DO_USR_O[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[0]\,
      I1 => \arb_state_reg_n_0_[3]\,
      I2 => \arb_state_reg_n_0_[2]\,
      I3 => \arb_state_reg_n_0_[1]\,
      I4 => \idx_reg[0]__0_n_0\,
      I5 => idx(1),
      O => p_0_in(47)
    );
\DO_USR_O_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(32),
      Q => Q(0),
      R => drprst_in_sync
    );
\DO_USR_O_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(33),
      Q => Q(1),
      R => drprst_in_sync
    );
\DO_USR_O_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(34),
      Q => Q(2),
      R => drprst_in_sync
    );
\DO_USR_O_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(35),
      Q => Q(3),
      R => drprst_in_sync
    );
\DO_USR_O_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(36),
      Q => Q(4),
      R => drprst_in_sync
    );
\DO_USR_O_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(37),
      Q => Q(5),
      R => drprst_in_sync
    );
\DO_USR_O_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(38),
      Q => Q(6),
      R => drprst_in_sync
    );
\DO_USR_O_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(39),
      Q => Q(7),
      R => drprst_in_sync
    );
\DO_USR_O_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(40),
      Q => Q(8),
      R => drprst_in_sync
    );
\DO_USR_O_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(41),
      Q => Q(9),
      R => drprst_in_sync
    );
\DO_USR_O_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(42),
      Q => Q(10),
      R => drprst_in_sync
    );
\DO_USR_O_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(43),
      Q => Q(11),
      R => drprst_in_sync
    );
\DO_USR_O_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(44),
      Q => Q(12),
      R => drprst_in_sync
    );
\DO_USR_O_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(45),
      Q => Q(13),
      R => drprst_in_sync
    );
\DO_USR_O_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(46),
      Q => Q(14),
      R => drprst_in_sync
    );
\DO_USR_O_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(47),
      Q => Q(15),
      R => drprst_in_sync
    );
\DRDY_USR_O[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000010"
    )
        port map (
      I0 => \DRDY_USR_O[2]_i_2_n_0\,
      I1 => \arb_state_reg_n_0_[1]\,
      I2 => \arb_state_reg_n_0_[2]\,
      I3 => \arb_state_reg_n_0_[3]\,
      I4 => \arb_state_reg_n_0_[0]\,
      I5 => \^cal_on_tx_drdy\,
      O => \DRDY_USR_O[2]_i_1_n_0\
    );
\DRDY_USR_O[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => idx(0),
      I1 => idx(1),
      O => \DRDY_USR_O[2]_i_2_n_0\
    );
\DRDY_USR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \DRDY_USR_O[2]_i_1_n_0\,
      Q => \^cal_on_tx_drdy\,
      R => drprst_in_sync
    );
DWE_O_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => DEN_O_i_1_n_0,
      D => \drp_state_reg_n_0_[4]\,
      Q => DWE_O,
      R => drprst_in_sync
    );
\addr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(0),
      Q => addr_i(21),
      R => drprst_in_sync
    );
\addr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(1),
      Q => addr_i(22),
      R => drprst_in_sync
    );
\addr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(2),
      Q => addr_i(23),
      R => drprst_in_sync
    );
\addr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(3),
      Q => addr_i(24),
      R => drprst_in_sync
    );
\addr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(4),
      Q => addr_i(25),
      R => drprst_in_sync
    );
\addr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(5),
      Q => addr_i(26),
      R => drprst_in_sync
    );
\addr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(6),
      Q => addr_i(27),
      R => drprst_in_sync
    );
\arb_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEB"
    )
        port map (
      I0 => \arb_state_reg_n_0_[3]\,
      I1 => \arb_state_reg_n_0_[0]\,
      I2 => \arb_state_reg_n_0_[2]\,
      I3 => \arb_state_reg_n_0_[1]\,
      O => arb_state(0)
    );
\arb_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[0]\,
      I1 => \arb_state_reg_n_0_[3]\,
      I2 => done_reg_n_0,
      I3 => \arb_state_reg_n_0_[2]\,
      I4 => \arb_state_reg_n_0_[1]\,
      I5 => daddr,
      O => arb_state(1)
    );
\arb_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \arb_state_reg_n_0_[1]\,
      I1 => done_reg_n_0,
      I2 => \arb_state_reg_n_0_[2]\,
      I3 => \arb_state_reg_n_0_[3]\,
      I4 => \arb_state_reg_n_0_[0]\,
      O => arb_state(2)
    );
\arb_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000F00000700"
    )
        port map (
      I0 => en(2),
      I1 => idx(1),
      I2 => \arb_state_reg_n_0_[3]\,
      I3 => \arb_state_reg_n_0_[0]\,
      I4 => \arb_state_reg_n_0_[1]\,
      I5 => \arb_state_reg_n_0_[2]\,
      O => arb_state(3)
    );
\arb_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(0),
      Q => \arb_state_reg_n_0_[0]\,
      S => drprst_in_sync
    );
\arb_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(1),
      Q => \arb_state_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\arb_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(2),
      Q => \arb_state_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\arb_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(3),
      Q => \arb_state_reg_n_0_[3]\,
      R => drprst_in_sync
    );
\daddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(21),
      I1 => idx(0),
      O => daddr0(1)
    );
\daddr[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(22),
      I1 => idx(0),
      O => daddr0(2)
    );
\daddr[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(23),
      I1 => idx(0),
      O => daddr0(3)
    );
\daddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(24),
      I1 => idx(0),
      O => daddr0(4)
    );
\daddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(25),
      I1 => idx(0),
      O => daddr0(5)
    );
\daddr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(26),
      I1 => idx(0),
      O => daddr0(6)
    );
\daddr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[2]\,
      I1 => \arb_state_reg_n_0_[1]\,
      I2 => \arb_state_reg_n_0_[0]\,
      I3 => \arb_state_reg_n_0_[3]\,
      I4 => idx(1),
      I5 => en(2),
      O => daddr
    );
\daddr[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(27),
      I1 => idx(0),
      O => daddr0(7)
    );
\daddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(1),
      Q => \daddr_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\daddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(2),
      Q => \daddr_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\daddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(3),
      Q => \daddr_reg_n_0_[3]\,
      R => drprst_in_sync
    );
\daddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(4),
      Q => \daddr_reg_n_0_[4]\,
      R => drprst_in_sync
    );
\daddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(5),
      Q => \daddr_reg_n_0_[5]\,
      R => drprst_in_sync
    );
\daddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(6),
      Q => \daddr_reg_n_0_[6]\,
      R => drprst_in_sync
    );
\daddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(7),
      Q => \daddr_reg_n_0_[7]\,
      R => drprst_in_sync
    );
\data_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(0),
      Q => data_i(32),
      R => drprst_in_sync
    );
\data_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(1),
      Q => data_i(33),
      R => drprst_in_sync
    );
\data_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(2),
      Q => data_i(34),
      R => drprst_in_sync
    );
\data_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(3),
      Q => data_i(35),
      R => drprst_in_sync
    );
\data_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(4),
      Q => data_i(36),
      R => drprst_in_sync
    );
\data_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(5),
      Q => data_i(37),
      R => drprst_in_sync
    );
\data_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(6),
      Q => data_i(38),
      R => drprst_in_sync
    );
\data_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(7),
      Q => data_i(39),
      R => drprst_in_sync
    );
\data_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(8),
      Q => data_i(40),
      R => drprst_in_sync
    );
\data_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(9),
      Q => data_i(41),
      R => drprst_in_sync
    );
\data_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(10),
      Q => data_i(42),
      R => drprst_in_sync
    );
\data_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(11),
      Q => data_i(43),
      R => drprst_in_sync
    );
\data_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(12),
      Q => data_i(44),
      R => drprst_in_sync
    );
\data_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(13),
      Q => data_i(45),
      R => drprst_in_sync
    );
\data_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(14),
      Q => data_i(46),
      R => drprst_in_sync
    );
\data_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(15),
      Q => data_i(47),
      R => drprst_in_sync
    );
\di[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(32),
      I1 => idx(0),
      O => \di[0]_i_1_n_0\
    );
\di[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(42),
      I1 => idx(0),
      O => \di[10]_i_1_n_0\
    );
\di[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(43),
      I1 => idx(0),
      O => \di[11]_i_1_n_0\
    );
\di[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(44),
      I1 => idx(0),
      O => \di[12]_i_1_n_0\
    );
\di[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(45),
      I1 => idx(0),
      O => \di[13]_i_1_n_0\
    );
\di[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(46),
      I1 => idx(0),
      O => \di[14]_i_1_n_0\
    );
\di[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(47),
      I1 => idx(0),
      O => \di[15]_i_1_n_0\
    );
\di[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(33),
      I1 => idx(0),
      O => \di[1]_i_1_n_0\
    );
\di[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(34),
      I1 => idx(0),
      O => \di[2]_i_1_n_0\
    );
\di[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(35),
      I1 => idx(0),
      O => \di[3]_i_1_n_0\
    );
\di[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(36),
      I1 => idx(0),
      O => \di[4]_i_1_n_0\
    );
\di[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(37),
      I1 => idx(0),
      O => \di[5]_i_1_n_0\
    );
\di[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(38),
      I1 => idx(0),
      O => \di[6]_i_1_n_0\
    );
\di[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(39),
      I1 => idx(0),
      O => \di[7]_i_1_n_0\
    );
\di[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(40),
      I1 => idx(0),
      O => \di[8]_i_1_n_0\
    );
\di[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(41),
      I1 => idx(0),
      O => \di[9]_i_1_n_0\
    );
\di_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[0]_i_1_n_0\,
      Q => di(0),
      R => drprst_in_sync
    );
\di_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[10]_i_1_n_0\,
      Q => di(10),
      R => drprst_in_sync
    );
\di_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[11]_i_1_n_0\,
      Q => di(11),
      R => drprst_in_sync
    );
\di_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[12]_i_1_n_0\,
      Q => di(12),
      R => drprst_in_sync
    );
\di_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[13]_i_1_n_0\,
      Q => di(13),
      R => drprst_in_sync
    );
\di_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[14]_i_1_n_0\,
      Q => di(14),
      R => drprst_in_sync
    );
\di_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[15]_i_1_n_0\,
      Q => di(15),
      R => drprst_in_sync
    );
\di_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[1]_i_1_n_0\,
      Q => di(1),
      R => drprst_in_sync
    );
\di_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[2]_i_1_n_0\,
      Q => di(2),
      R => drprst_in_sync
    );
\di_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[3]_i_1_n_0\,
      Q => di(3),
      R => drprst_in_sync
    );
\di_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[4]_i_1_n_0\,
      Q => di(4),
      R => drprst_in_sync
    );
\di_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[5]_i_1_n_0\,
      Q => di(5),
      R => drprst_in_sync
    );
\di_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[6]_i_1_n_0\,
      Q => di(6),
      R => drprst_in_sync
    );
\di_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[7]_i_1_n_0\,
      Q => di(7),
      R => drprst_in_sync
    );
\di_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[8]_i_1_n_0\,
      Q => di(8),
      R => drprst_in_sync
    );
\di_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[9]_i_1_n_0\,
      Q => di(9),
      R => drprst_in_sync
    );
\do_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(0),
      Q => DO_USR_O0(32),
      R => drprst_in_sync
    );
\do_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(10),
      Q => DO_USR_O0(42),
      R => drprst_in_sync
    );
\do_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(11),
      Q => DO_USR_O0(43),
      R => drprst_in_sync
    );
\do_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(12),
      Q => DO_USR_O0(44),
      R => drprst_in_sync
    );
\do_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(13),
      Q => DO_USR_O0(45),
      R => drprst_in_sync
    );
\do_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(14),
      Q => DO_USR_O0(46),
      R => drprst_in_sync
    );
\do_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(15),
      Q => DO_USR_O0(47),
      R => drprst_in_sync
    );
\do_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(1),
      Q => DO_USR_O0(33),
      R => drprst_in_sync
    );
\do_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(2),
      Q => DO_USR_O0(34),
      R => drprst_in_sync
    );
\do_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(3),
      Q => DO_USR_O0(35),
      R => drprst_in_sync
    );
\do_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(4),
      Q => DO_USR_O0(36),
      R => drprst_in_sync
    );
\do_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(5),
      Q => DO_USR_O0(37),
      R => drprst_in_sync
    );
\do_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(6),
      Q => DO_USR_O0(38),
      R => drprst_in_sync
    );
\do_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(7),
      Q => DO_USR_O0(39),
      R => drprst_in_sync
    );
\do_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(8),
      Q => DO_USR_O0(40),
      R => drprst_in_sync
    );
\do_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(9),
      Q => DO_USR_O0(41),
      R => drprst_in_sync
    );
done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => done_i_2_n_0,
      I1 => drp_state(6),
      I2 => \DADDR_O[7]_i_1_n_0\,
      I3 => done_i_3_n_0,
      I4 => done_reg_n_0,
      O => done_i_1_n_0
    );
done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \drp_state_reg_n_0_[6]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[4]\,
      I3 => \drp_state[6]_i_3_n_0\,
      O => done_i_2_n_0
    );
done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[6]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => done_i_3_n_0
    );
done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => done_i_1_n_0,
      Q => done_reg_n_0,
      R => drprst_in_sync
    );
\drp_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEF8"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[5]\,
      I5 => \drp_state[0]_i_2_n_0\,
      O => drp_state(0)
    );
\drp_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F01F"
    )
        port map (
      I0 => wr_reg_n_0,
      I1 => rd_reg_n_0,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => \drp_state_reg_n_0_[4]\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state[1]_i_2_n_0\,
      O => \drp_state[0]_i_2_n_0\
    );
\drp_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => rd_reg_n_0,
      I1 => \drp_state_reg_n_0_[0]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state[1]_i_2_n_0\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => drp_state(1)
    );
\drp_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      O => \drp_state[1]_i_2_n_0\
    );
\drp_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000C0400"
    )
        port map (
      I0 => \drp_state[6]_i_3_n_0\,
      I1 => \drp_state[5]_i_2_n_0\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => drp_state(2)
    );
\drp_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[6]\,
      I2 => wr_reg_n_0,
      I3 => rd_reg_n_0,
      I4 => \drp_state[4]_i_2_n_0\,
      O => drp_state(4)
    );
\drp_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[4]_i_2_n_0\
    );
\drp_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000C0040"
    )
        port map (
      I0 => \drp_state[6]_i_3_n_0\,
      I1 => \drp_state[5]_i_2_n_0\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[4]\,
      I5 => \drp_state_reg_n_0_[1]\,
      O => drp_state(5)
    );
\drp_state[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[6]\,
      O => \drp_state[5]_i_2_n_0\
    );
\drp_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000600000000"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state_reg_n_0_[0]\,
      I4 => \drp_state[6]_i_2_n_0\,
      I5 => \drp_state[6]_i_3_n_0\,
      O => drp_state(6)
    );
\drp_state[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => \drp_state_reg_n_0_[4]\,
      O => \drp_state[6]_i_2_n_0\
    );
\drp_state[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \drp_state[6]_i_4_n_0\,
      I1 => \timeout_cntr_reg_n_0_[7]\,
      I2 => \timeout_cntr_reg_n_0_[6]\,
      I3 => \timeout_cntr_reg_n_0_[0]\,
      I4 => \timeout_cntr_reg_n_0_[1]\,
      I5 => \gen_gtwizard_gthe4.drprdy_int\,
      O => \drp_state[6]_i_3_n_0\
    );
\drp_state[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[3]\,
      I1 => \timeout_cntr_reg_n_0_[2]\,
      I2 => \timeout_cntr_reg_n_0_[5]\,
      I3 => \timeout_cntr_reg_n_0_[4]\,
      O => \drp_state[6]_i_4_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(0),
      Q => \drp_state_reg_n_0_[0]\,
      S => drprst_in_sync
    );
\drp_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(1),
      Q => \drp_state_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\drp_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(2),
      Q => \drp_state_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\drp_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(4),
      Q => \drp_state_reg_n_0_[4]\,
      R => drprst_in_sync
    );
\drp_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(5),
      Q => \drp_state_reg_n_0_[5]\,
      R => drprst_in_sync
    );
\drp_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(6),
      Q => \drp_state_reg_n_0_[6]\,
      R => drprst_in_sync
    );
\en[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => cal_on_tx_drpen_out,
      I1 => done_reg_n_0,
      I2 => idx(0),
      I3 => idx(1),
      O => we(2)
    );
\en[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => done_reg_n_0,
      I1 => idx(0),
      I2 => idx(1),
      I3 => cal_on_tx_drpen_out,
      O => \en[2]_i_2_n_0\
    );
\en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(2),
      D => \en[2]_i_2_n_0\,
      Q => en(2),
      R => drprst_in_sync
    );
\idx[0]__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx(1),
      I1 => idx(0),
      O => B(0)
    );
\idx[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \arb_state_reg_n_0_[0]\,
      I1 => \arb_state_reg_n_0_[3]\,
      I2 => \arb_state_reg_n_0_[1]\,
      I3 => \arb_state_reg_n_0_[2]\,
      O => CEB2
    );
\idx[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx(0),
      I1 => idx(1),
      O => \idx[0]_i_2_n_0\
    );
\idx[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => idx(0),
      I1 => idx(1),
      O => \idx[1]_i_1_n_0\
    );
\idx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => \idx[0]_i_2_n_0\,
      Q => idx(0),
      R => drprst_in_sync
    );
\idx_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => B(0),
      Q => \idx_reg[0]__0_n_0\,
      R => drprst_in_sync
    );
\idx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => \idx[1]_i_1_n_0\,
      Q => idx(1),
      R => drprst_in_sync
    );
rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[1]\,
      I1 => \we_reg_n_0_[2]\,
      I2 => idx(1),
      I3 => en(2),
      O => rd_i_1_n_0
    );
rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => wr,
      D => rd_i_1_n_0,
      Q => rd_reg_n_0,
      R => drprst_in_sync
    );
\timeout_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[2]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      O => timeout_cntr(0)
    );
\timeout_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EE0"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      I3 => \timeout_cntr_reg_n_0_[1]\,
      O => timeout_cntr(1)
    );
\timeout_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77708880"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \timeout_cntr_reg_n_0_[2]\,
      O => timeout_cntr(2)
    );
\timeout_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F0080808000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[2]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[1]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[2]\,
      I5 => \timeout_cntr_reg_n_0_[3]\,
      O => timeout_cntr(3)
    );
\timeout_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \timeout_cntr_reg_n_0_[3]\,
      I4 => \drp_state[1]_i_2_n_0\,
      I5 => \timeout_cntr_reg_n_0_[4]\,
      O => timeout_cntr(4)
    );
\timeout_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F000000800000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[4]\,
      I1 => \timeout_cntr_reg_n_0_[3]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \timeout_cntr[5]_i_2_n_0\,
      I4 => \drp_state[1]_i_2_n_0\,
      I5 => \timeout_cntr_reg_n_0_[5]\,
      O => timeout_cntr(5)
    );
\timeout_cntr[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      O => \timeout_cntr[5]_i_2_n_0\
    );
\timeout_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A854"
    )
        port map (
      I0 => \timeout_cntr[7]_i_4_n_0\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \timeout_cntr_reg_n_0_[6]\,
      O => timeout_cntr(6)
    );
\timeout_cntr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000055C"
    )
        port map (
      I0 => \drp_state[4]_i_2_n_0\,
      I1 => \timeout_cntr[7]_i_3_n_0\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state_reg_n_0_[0]\,
      I4 => drprst_in_sync,
      O => \timeout_cntr[7]_i_1_n_0\
    );
\timeout_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB04440"
    )
        port map (
      I0 => \timeout_cntr[7]_i_4_n_0\,
      I1 => \timeout_cntr_reg_n_0_[6]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \timeout_cntr_reg_n_0_[7]\,
      O => timeout_cntr(7)
    );
\timeout_cntr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[1]\,
      I3 => \drp_state_reg_n_0_[4]\,
      O => \timeout_cntr[7]_i_3_n_0\
    );
\timeout_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \timeout_cntr_reg_n_0_[3]\,
      I4 => \timeout_cntr_reg_n_0_[4]\,
      I5 => \timeout_cntr_reg_n_0_[5]\,
      O => \timeout_cntr[7]_i_4_n_0\
    );
\timeout_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(0),
      Q => \timeout_cntr_reg_n_0_[0]\,
      R => '0'
    );
\timeout_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(1),
      Q => \timeout_cntr_reg_n_0_[1]\,
      R => '0'
    );
\timeout_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(2),
      Q => \timeout_cntr_reg_n_0_[2]\,
      R => '0'
    );
\timeout_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(3),
      Q => \timeout_cntr_reg_n_0_[3]\,
      R => '0'
    );
\timeout_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(4),
      Q => \timeout_cntr_reg_n_0_[4]\,
      R => '0'
    );
\timeout_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(5),
      Q => \timeout_cntr_reg_n_0_[5]\,
      R => '0'
    );
\timeout_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(6),
      Q => \timeout_cntr_reg_n_0_[6]\,
      R => '0'
    );
\timeout_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(7),
      Q => \timeout_cntr_reg_n_0_[7]\,
      R => '0'
    );
\we[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => done_reg_n_0,
      I1 => idx(0),
      I2 => idx(1),
      I3 => cal_on_tx_drpwe_out,
      O => \we[2]_i_1_n_0\
    );
\we_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(2),
      D => \we[2]_i_1_n_0\,
      Q => \we_reg_n_0_[2]\,
      R => drprst_in_sync
    );
wr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \arb_state_reg_n_0_[2]\,
      I1 => \arb_state_reg_n_0_[1]\,
      I2 => \arb_state_reg_n_0_[0]\,
      I3 => \arb_state_reg_n_0_[3]\,
      O => wr
    );
wr_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[1]\,
      I1 => \we_reg_n_0_[2]\,
      I2 => idx(1),
      I3 => en(2),
      O => wr_i_2_n_0
    );
wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => wr,
      D => wr_i_2_n_0,
      Q => wr_reg_n_0,
      R => drprst_in_sync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_channel is
  port (
    in0 : out STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : out STD_LOGIC;
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gtpowergood_int\ : out STD_LOGIC;
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_int_reg : out STD_LOGIC;
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cpllpd_int_reg_0 : out STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    DEN_O : in STD_LOGIC;
    DWE_O : in STD_LOGIC;
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC;
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC;
    RXRATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC;
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_meta_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_in_meta_reg_2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_channel : entity is "gtwizard_ultrascale_v1_7_9_gthe4_channel";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_channel;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_channel is
  signal \^gen_gtwizard_gthe4.gtpowergood_int\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_0\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_1\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_100\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_101\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_102\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_103\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_104\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_105\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_106\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_107\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_108\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_109\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_11\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_110\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_111\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_112\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_113\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_114\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_115\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_116\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_117\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_118\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_119\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_12\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_120\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_121\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_122\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_123\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_124\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_125\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_126\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_127\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_128\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_129\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_13\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_130\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_131\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_132\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_133\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_134\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_135\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_136\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_137\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_138\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_139\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_14\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_140\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_141\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_142\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_143\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_144\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_145\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_146\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_147\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_148\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_149\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_15\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_150\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_151\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_152\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_153\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_154\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_155\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_156\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_157\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_158\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_159\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_16\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_160\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_161\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_162\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_163\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_164\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_165\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_166\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_167\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_168\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_169\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_17\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_170\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_171\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_172\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_173\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_174\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_175\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_176\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_177\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_178\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_179\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_18\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_180\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_181\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_182\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_183\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_184\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_185\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_186\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_187\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_188\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_189\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_19\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_190\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_2\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_20\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_207\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_208\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_209\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_21\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_210\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_211\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_212\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_213\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_214\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_215\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_216\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_217\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_218\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_219\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_22\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_220\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_221\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_222\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_239\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_24\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_240\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_241\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_242\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_243\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_244\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_245\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_246\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_247\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_248\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_249\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_25\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_250\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_251\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_252\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_253\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_254\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_255\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_256\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_257\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_258\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_259\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_26\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_260\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_261\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_262\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_263\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_264\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_265\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_266\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_267\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_268\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_269\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_27\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_270\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_271\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_272\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_273\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_274\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_275\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_276\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_277\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_278\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_279\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_28\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_280\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_281\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_282\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_283\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_284\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_287\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_288\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_289\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_29\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_290\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_291\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_292\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_293\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_294\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_295\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_296\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_297\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_298\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_299\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_30\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_300\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_303\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_304\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_305\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_306\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_309\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_31\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_310\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_311\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_312\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_313\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_314\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_316\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_317\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_318\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_319\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_32\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_320\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_321\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_322\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_324\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_325\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_326\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_327\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_328\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_329\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_33\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_330\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_331\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_332\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_333\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_334\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_335\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_336\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_337\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_338\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_339\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_34\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_340\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_341\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_342\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_343\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_344\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_345\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_348\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_349\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_35\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_350\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_351\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_352\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_353\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_356\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_357\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_358\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_359\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_36\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_360\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_361\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_362\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_363\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_364\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_365\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_366\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_367\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_368\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_369\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_37\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_370\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_371\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_372\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_373\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_374\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_375\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_376\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_377\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_378\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_379\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_38\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_380\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_39\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_4\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_40\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_41\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_43\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_45\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_46\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_48\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_49\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_5\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_50\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_51\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_52\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_53\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_54\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_56\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_57\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_58\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_59\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_60\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_61\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_62\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_63\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_64\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_65\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_67\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_68\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_69\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_7\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_70\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_71\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_73\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_74\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_75\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_77\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_78\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_79\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_80\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_81\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_82\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_83\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_84\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_85\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_86\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_87\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_88\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_89\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_90\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_91\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_92\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_93\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_94\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_95\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_96\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_97\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_98\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_99\ : STD_LOGIC;
  signal \^rxoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \xlnx_opt_\ : STD_LOGIC;
  signal \xlnx_opt__1\ : STD_LOGIC;
  signal \xlnx_opt__2\ : STD_LOGIC;
  signal \xlnx_opt__3\ : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of BUFG_GT_SYNC : label is "MLO";
  attribute OPT_MODIFIED of BUFG_GT_SYNC_1 : label is "MLO";
  attribute box_type : string;
  attribute box_type of \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
begin
  \gen_gtwizard_gthe4.gtpowergood_int\ <= \^gen_gtwizard_gthe4.gtpowergood_int\;
  lopt_2 <= \xlnx_opt_\;
  lopt_3 <= \xlnx_opt__1\;
  lopt_4 <= \xlnx_opt__2\;
  lopt_5 <= \xlnx_opt__3\;
  rxoutclk_out(0) <= \^rxoutclk_out\(0);
  txoutclk_out(0) <= \^txoutclk_out\(0);
BUFG_GT_SYNC: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt_\,
      CLK => \^rxoutclk_out\(0),
      CLR => lopt_1,
      CLRSYNC => \xlnx_opt__1\
    );
BUFG_GT_SYNC_1: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt__2\,
      CLK => \^txoutclk_out\(0),
      CLR => lopt_1,
      CLRSYNC => \xlnx_opt__3\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_gtwizard_gthe4.gtpowergood_int\,
      O => cpllpd_int_reg_0
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\: unisim.vcomponents.GTHE4_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"1000",
      ADAPT_CFG1 => X"C800",
      ADAPT_CFG2 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 2,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_RXTERMINATION => '1',
      A_TXDIFFCTRL => B"01100",
      A_TXPROGDIVRESET => '0',
      CAPBYPASS_FORCE => '0',
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CDR_SWAP_MODE_EN => '0',
      CFOK_PWRSVE_EN => '1',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CH_HSPMUX => X"3C3C",
      CKCAL1_CFG_0 => B"1100000011000000",
      CKCAL1_CFG_1 => B"0101000011000000",
      CKCAL1_CFG_2 => B"0000000000001010",
      CKCAL1_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_0 => B"1100000011000000",
      CKCAL2_CFG_1 => B"1000000011000000",
      CKCAL2_CFG_2 => B"0000000000000000",
      CKCAL2_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_4 => B"0000000000000000",
      CKCAL_RSVD0 => X"0080",
      CKCAL_RSVD1 => X"0400",
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 15,
      CLK_COR_MIN_LAT => 12,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0110111100",
      CLK_COR_SEQ_1_2 => B"0001010000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0110111100",
      CLK_COR_SEQ_2_2 => B"0010110101",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "TRUE",
      CLK_COR_SEQ_LEN => 2,
      CPLL_CFG0 => X"01FA",
      CPLL_CFG1 => X"0023",
      CPLL_CFG2 => X"0002",
      CPLL_CFG3 => X"0000",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      CTLE3_OCAP_EXT_CTRL => B"000",
      CTLE3_OCAP_EXT_EN => '0',
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DELAY_ELEC => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUALIFIER5 => X"0000",
      ES_QUALIFIER6 => X"0000",
      ES_QUALIFIER7 => X"0000",
      ES_QUALIFIER8 => X"0000",
      ES_QUALIFIER9 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_QUAL_MASK5 => X"0000",
      ES_QUAL_MASK6 => X"0000",
      ES_QUAL_MASK7 => X"0000",
      ES_QUAL_MASK8 => X"0000",
      ES_QUAL_MASK9 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      ES_SDATA_MASK5 => X"0000",
      ES_SDATA_MASK6 => X"0000",
      ES_SDATA_MASK7 => X"0000",
      ES_SDATA_MASK8 => X"0000",
      ES_SDATA_MASK9 => X"0000",
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"00000",
      ISCAN_CK_PH_SEL2 => '0',
      LOCAL_MASTER => '1',
      LPBK_BIAS_CTRL => B"100",
      LPBK_EN_RCAL_B => '0',
      LPBK_EXT_RCAL => B"1000",
      LPBK_IND_CTRL0 => B"000",
      LPBK_IND_CTRL1 => B"000",
      LPBK_IND_CTRL2 => B"000",
      LPBK_RG_CTRL => B"1110",
      OOBDIVCTL => B"00",
      OOB_PWRUP => '0',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE3_CLK_COR_EMPTY_THRSH => B"00000",
      PCIE3_CLK_COR_FULL_THRSH => B"010000",
      PCIE3_CLK_COR_MAX_LAT => B"00100",
      PCIE3_CLK_COR_MIN_LAT => B"00000",
      PCIE3_CLK_COR_THRSH_TIMER => B"001000",
      PCIE_BUFG_DIV_CTRL => X"1000",
      PCIE_PLL_SEL_MODE_GEN12 => B"00",
      PCIE_PLL_SEL_MODE_GEN3 => B"11",
      PCIE_PLL_SEL_MODE_GEN4 => B"10",
      PCIE_RXPCS_CFG_GEN3 => X"0AA5",
      PCIE_RXPMA_CFG => X"280A",
      PCIE_TXPCS_CFG_GEN3 => X"2CA4",
      PCIE_TXPMA_CFG => X"280A",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD0 => B"0000000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PREIQ_FREQ_BST => 0,
      PROCESS_PAR => B"010",
      RATE_SW_USE_DRP => '1',
      RCLK_SIPO_DLY_ENB => '0',
      RCLK_SIPO_INV_EN => '0',
      RESET_POWERSAVE_DISABLE => '0',
      RTX_BUF_CML_CTRL => B"010",
      RTX_BUF_TERM_CTRL => B"00",
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 0,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0003",
      RXCDR_CFG0_GEN3 => X"0003",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"0249",
      RXCDR_CFG2_GEN2 => B"10" & X"49",
      RXCDR_CFG2_GEN3 => X"0249",
      RXCDR_CFG2_GEN4 => X"0164",
      RXCDR_CFG3 => X"0012",
      RXCDR_CFG3_GEN2 => B"01" & X"2",
      RXCDR_CFG3_GEN3 => X"0012",
      RXCDR_CFG3_GEN4 => X"0012",
      RXCDR_CFG4 => X"5CF6",
      RXCDR_CFG4_GEN3 => X"5CF6",
      RXCDR_CFG5 => X"B46B",
      RXCDR_CFG5_GEN3 => X"146B",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG0 => X"2201",
      RXCDR_LOCK_CFG1 => X"9FFF",
      RXCDR_LOCK_CFG2 => X"77C3",
      RXCDR_LOCK_CFG3 => X"0001",
      RXCDR_LOCK_CFG4 => X"0000",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"0000",
      RXCFOK_CFG1 => X"8015",
      RXCFOK_CFG2 => X"02AE",
      RXCKCAL1_IQ_LOOP_RST_CFG => X"0004",
      RXCKCAL1_I_LOOP_RST_CFG => X"0004",
      RXCKCAL1_Q_LOOP_RST_CFG => X"0004",
      RXCKCAL2_DX_LOOP_RST_CFG => X"0004",
      RXCKCAL2_D_LOOP_RST_CFG => X"0004",
      RXCKCAL2_S_LOOP_RST_CFG => X"0004",
      RXCKCAL2_X_LOOP_RST_CFG => X"0004",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"A0E2",
      RXDFELPM_KL_CFG2 => X"0100",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0000",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"8000",
      RXDFE_GC_CFG2 => X"FFE0",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0002",
      RXDFE_H3_CFG0 => X"0000",
      RXDFE_H3_CFG1 => X"8002",
      RXDFE_H4_CFG0 => X"0000",
      RXDFE_H4_CFG1 => X"8002",
      RXDFE_H5_CFG0 => X"0000",
      RXDFE_H5_CFG1 => X"8002",
      RXDFE_H6_CFG0 => X"0000",
      RXDFE_H6_CFG1 => X"8002",
      RXDFE_H7_CFG0 => X"0000",
      RXDFE_H7_CFG1 => X"8002",
      RXDFE_H8_CFG0 => X"0000",
      RXDFE_H8_CFG1 => X"8002",
      RXDFE_H9_CFG0 => X"0000",
      RXDFE_H9_CFG1 => X"8002",
      RXDFE_HA_CFG0 => X"0000",
      RXDFE_HA_CFG1 => X"8002",
      RXDFE_HB_CFG0 => X"0000",
      RXDFE_HB_CFG1 => X"8002",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"8002",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"8002",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"8002",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"8002",
      RXDFE_KH_CFG0 => X"0000",
      RXDFE_KH_CFG1 => X"8000",
      RXDFE_KH_CFG2 => X"2613",
      RXDFE_KH_CFG3 => X"411C",
      RXDFE_OS_CFG0 => X"0000",
      RXDFE_OS_CFG1 => X"8002",
      RXDFE_PWR_SAVING => '1',
      RXDFE_UT_CFG0 => X"0000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_UT_CFG2 => X"0000",
      RXDFE_VP_CFG0 => X"0000",
      RXDFE_VP_CFG1 => X"8033",
      RXDLY_CFG => X"0010",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "SIGCFG_4",
      RXGBOX_FIFO_INIT_RD_ADDR => 4,
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"8000",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"0002",
      RXLPM_OS_CFG0 => X"0000",
      RXLPM_OS_CFG1 => X"8002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2070",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"9933",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_AUTO_BW_SEL_BYPASS => '0',
      RXPI_CFG0 => X"1300",
      RXPI_CFG1 => B"0000000011111101",
      RXPI_LPM => '0',
      RXPI_SEL_LC => B"00",
      RXPI_STARTCODE => B"00",
      RXPI_VREFSEL => '0',
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXREFCLKDIV2_SEL => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '0',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '1',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"1554",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 7,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => 3,
      RX_CM_TRIM => 10,
      RX_CTLE3_LPF => B"11111111",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DEGEN_CTRL => B"011",
      RX_DFELPM_CFG0 => 6,
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"10",
      RX_DFE_AGC_CFG1 => 4,
      RX_DFE_KL_LPM_KH_CFG0 => 1,
      RX_DFE_KL_LPM_KH_CFG1 => 4,
      RX_DFE_KL_LPM_KL_CFG0 => B"01",
      RX_DFE_KL_LPM_KL_CFG1 => 4,
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIV2_MODE_B => '0',
      RX_DIVRESET_TIME => B"00001",
      RX_EN_CTLE_RCAL_B => '0',
      RX_EN_HI_LR => '1',
      RX_EXT_RL_CTRL => B"000000000",
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"00",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_INT_DATAWIDTH => 0,
      RX_PMA_POWER_SAVE => '0',
      RX_PMA_RSV0 => X"0000",
      RX_PROGDIV_CFG => 0.000000,
      RX_PROGDIV_RATE => X"0001",
      RX_RESLOAD_CTRL => B"0000",
      RX_RESLOAD_OVRD => '0',
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 11,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"0100",
      RX_SUM_RESLOAD_CTRL => B"0011",
      RX_SUM_VCMTUNE => B"0110",
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"100",
      RX_TUNE_AFE_OS => B"00",
      RX_VREG_CTRL => B"101",
      RX_VREG_PDB => '1',
      RX_WIDEMODE_CDR => B"00",
      RX_WIDEMODE_CDR_GEN3 => B"00",
      RX_WIDEMODE_CDR_GEN4 => B"01",
      RX_XCLK_SEL => "RXDES",
      RX_XMODE_SEL => '0',
      SAMPLE_CLK_PHASE => '0',
      SAS_12G_MODE => '0',
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "Z",
      SRSTMODE => '0',
      TAPDLY_SET_TX => B"00",
      TEMPERATURE_PAR => B"0010",
      TERM_RCAL_CFG => B"100001000010001",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"8010",
      TXDLY_LCFG => X"0030",
      TXDRVBIAS_N => B"1010",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"6070",
      TXPHDLY_CFG1 => X"000F",
      TXPH_CFG => X"0723",
      TXPH_CFG2 => X"0000",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG => X"03DF",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '1',
      TXPI_CFG4 => '1',
      TXPI_CFG5 => B"000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_LPM => '0',
      TXPI_PPM => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPI_VREFSEL => '0',
      TXPMARESET_TIME => B"00011",
      TXREFCLKDIV2_SEL => '0',
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 7,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 20,
      TX_DCC_LOOP_RST_CFG => X"0004",
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DEEMPH2 => B"000000",
      TX_DEEMPH3 => B"000000",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "DIRECT",
      TX_DRVMUX_CTRL => 2,
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_FABINT_USRCLK_FLOP => '0',
      TX_FIFO_BYP_EN => '0',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1011111",
      TX_MARGIN_FULL_1 => B"1011110",
      TX_MARGIN_FULL_2 => B"1011100",
      TX_MARGIN_FULL_3 => B"1011010",
      TX_MARGIN_FULL_4 => B"1011000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000101",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PHICAL_CFG0 => X"0000",
      TX_PHICAL_CFG1 => X"7E00",
      TX_PHICAL_CFG2 => X"0201",
      TX_PI_BIASSET => 0,
      TX_PI_IBIAS_MID => B"00",
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PMA_RSV0 => X"0008",
      TX_PREDRV_CTRL => 2,
      TX_PROGCLK_SEL => "CPLL",
      TX_PROGDIV_CFG => 20.000000,
      TX_PROGDIV_RATE => X"0001",
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => 4,
      TX_SAMPLE_PERIOD => B"111",
      TX_SARC_LPBK_ENB => '0',
      TX_SW_MEAS => B"00",
      TX_VREG_CTRL => B"000",
      TX_VREG_PDB => '0',
      TX_VREG_VREFSEL => B"00",
      TX_XCLK_SEL => "TXOUT",
      USB_BOTH_BURST_IDLE => '0',
      USB_BURSTMAX_U3WAKE => B"1111111",
      USB_BURSTMIN_U3WAKE => B"1100011",
      USB_CLK_COR_EQ_EN => '0',
      USB_EXT_CNTL => '1',
      USB_IDLEMAX_POLLING => B"1010111011",
      USB_IDLEMIN_POLLING => B"0100101011",
      USB_LFPSPING_BURST => B"000000101",
      USB_LFPSPOLLING_BURST => B"000110001",
      USB_LFPSPOLLING_IDLE_MS => B"000000100",
      USB_LFPSU1EXIT_BURST => B"000011101",
      USB_LFPSU2LPEXIT_BURST_MS => B"001100011",
      USB_LFPSU3WAKE_BURST_MS => B"111110011",
      USB_LFPS_TPERIOD => B"0011",
      USB_LFPS_TPERIOD_ACCURATE => '1',
      USB_MODE => '0',
      USB_PCIE_ERR_REP_DIS => '0',
      USB_PING_SATA_MAX_INIT => 21,
      USB_PING_SATA_MIN_INIT => 12,
      USB_POLL_SATA_MAX_BURST => 8,
      USB_POLL_SATA_MIN_BURST => 4,
      USB_RAW_ELEC => '0',
      USB_RXIDLE_P0_CTRL => '1',
      USB_TXIDLE_TUNE_ENABLE => '1',
      USB_U1_SATA_MAX_WAKE => 7,
      USB_U1_SATA_MIN_WAKE => 4,
      USB_U2_SAS_MAX_COM => 64,
      USB_U2_SAS_MIN_COM => 36,
      USE_PCS_CLK_PHASE_SEL => '0',
      Y_ALL_MODE => '0'
    )
        port map (
      BUFGTCE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_0\,
      BUFGTCEMASK(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_317\,
      BUFGTCEMASK(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_318\,
      BUFGTCEMASK(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_319\,
      BUFGTDIV(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_372\,
      BUFGTDIV(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_373\,
      BUFGTDIV(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_374\,
      BUFGTDIV(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_375\,
      BUFGTDIV(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_376\,
      BUFGTDIV(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_377\,
      BUFGTDIV(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_378\,
      BUFGTDIV(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_379\,
      BUFGTDIV(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_380\,
      BUFGTRESET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_1\,
      BUFGTRSTMASK(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_320\,
      BUFGTRSTMASK(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_321\,
      BUFGTRSTMASK(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_322\,
      CDRSTEPDIR => '0',
      CDRSTEPSQ => '0',
      CDRSTEPSX => '0',
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      CPLLFBCLKLOST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_2\,
      CPLLFREQLOCK => '0',
      CPLLLOCK => in0,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => i_in_meta_reg,
      CPLLREFCLKLOST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_4\,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => i_in_meta_reg_0,
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_207\,
      DMONITOROUT(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_208\,
      DMONITOROUT(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_209\,
      DMONITOROUT(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_210\,
      DMONITOROUT(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_211\,
      DMONITOROUT(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_212\,
      DMONITOROUT(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_213\,
      DMONITOROUT(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_214\,
      DMONITOROUT(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_215\,
      DMONITOROUT(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_216\,
      DMONITOROUT(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_217\,
      DMONITOROUT(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_218\,
      DMONITOROUT(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_219\,
      DMONITOROUT(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_220\,
      DMONITOROUT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_221\,
      DMONITOROUT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_222\,
      DMONITOROUTCLK => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_5\,
      DRPADDR(9 downto 8) => B"00",
      DRPADDR(7 downto 1) => i_in_meta_reg_2(6 downto 0),
      DRPADDR(0) => i_in_meta_reg_2(5),
      DRPCLK => drpclk_in(0),
      DRPDI(15 downto 0) => Q(15 downto 0),
      DRPDO(15 downto 0) => D(15 downto 0),
      DRPEN => DEN_O,
      DRPRDY => \gen_gtwizard_gthe4.drprdy_int\,
      DRPRST => '0',
      DRPWE => DWE_O,
      EYESCANDATAERROR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_7\,
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      FREQOS => '0',
      GTGREFCLK => '0',
      GTHRXN => gthrxn_in(0),
      GTHRXP => gthrxp_in(0),
      GTHTXN => gthtxn_out(0),
      GTHTXP => gthtxp_out(0),
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTPOWERGOOD => \^gen_gtwizard_gthe4.gtpowergood_int\,
      GTREFCLK0 => gtrefclk0_in(0),
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_11\,
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      GTRXRESETSEL => '0',
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => \gen_gtwizard_gthe4.gttxreset_int\,
      GTTXRESETSEL => '0',
      INCPCTRL => '0',
      LOOPBACK(2 downto 0) => B"000",
      PCIEEQRXEQADAPTDONE => '0',
      PCIERATEGEN3 => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_12\,
      PCIERATEIDLE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_13\,
      PCIERATEQPLLPD(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_303\,
      PCIERATEQPLLPD(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_304\,
      PCIERATEQPLLRESET(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_305\,
      PCIERATEQPLLRESET(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_306\,
      PCIERSTIDLE => '0',
      PCIERSTTXSYNCSTART => '0',
      PCIESYNCTXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_14\,
      PCIEUSERGEN3RDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_15\,
      PCIEUSERPHYSTATUSRST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_16\,
      PCIEUSERRATEDONE => '0',
      PCIEUSERRATESTART => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_17\,
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDOUT(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_239\,
      PCSRSVDOUT(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_240\,
      PCSRSVDOUT(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_241\,
      PCSRSVDOUT(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_242\,
      PCSRSVDOUT(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_243\,
      PCSRSVDOUT(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_244\,
      PCSRSVDOUT(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_245\,
      PCSRSVDOUT(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_246\,
      PCSRSVDOUT(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_247\,
      PCSRSVDOUT(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_248\,
      PCSRSVDOUT(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_249\,
      PCSRSVDOUT(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_250\,
      PCSRSVDOUT(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_251\,
      PCSRSVDOUT(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_252\,
      PCSRSVDOUT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_253\,
      PCSRSVDOUT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_254\,
      PHYSTATUS => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_18\,
      PINRSRVDAS(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_255\,
      PINRSRVDAS(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_256\,
      PINRSRVDAS(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_257\,
      PINRSRVDAS(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_258\,
      PINRSRVDAS(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_259\,
      PINRSRVDAS(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_260\,
      PINRSRVDAS(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_261\,
      PINRSRVDAS(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_262\,
      PINRSRVDAS(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_263\,
      PINRSRVDAS(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_264\,
      PINRSRVDAS(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_265\,
      PINRSRVDAS(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_266\,
      PINRSRVDAS(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_267\,
      PINRSRVDAS(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_268\,
      PINRSRVDAS(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_269\,
      PINRSRVDAS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_270\,
      POWERPRESENT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_19\,
      QPLL0CLK => '0',
      QPLL0FREQLOCK => '0',
      QPLL0REFCLK => '0',
      QPLL1CLK => '0',
      QPLL1FREQLOCK => '0',
      QPLL1REFCLK => '0',
      RESETEXCEPTION => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_20\,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXAFECFOKEN => '1',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => rxbufstatus_out(0),
      RXBUFSTATUS(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_324\,
      RXBUFSTATUS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_325\,
      RXBYTEISALIGNED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_21\,
      RXBYTEREALIGN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_22\,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => rxcdrlock_out(0),
      RXCDROVRDEN => '0',
      RXCDRPHDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_24\,
      RXCDRRESET => '0',
      RXCHANBONDSEQ => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_25\,
      RXCHANISALIGNED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_26\,
      RXCHANREALIGN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_27\,
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_329\,
      RXCHBONDO(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_330\,
      RXCHBONDO(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_331\,
      RXCHBONDO(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_332\,
      RXCHBONDO(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_333\,
      RXCHBONDSLAVE => '0',
      RXCKCALDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_28\,
      RXCKCALRESET => '0',
      RXCKCALSTART(6 downto 0) => B"0000000",
      RXCLKCORCNT(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      RXCOMINITDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_29\,
      RXCOMMADET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_30\,
      RXCOMMADETEN => '1',
      RXCOMSASDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_31\,
      RXCOMWAKEDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_32\,
      RXCTRL0(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_271\,
      RXCTRL0(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_272\,
      RXCTRL0(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_273\,
      RXCTRL0(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_274\,
      RXCTRL0(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_275\,
      RXCTRL0(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_276\,
      RXCTRL0(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_277\,
      RXCTRL0(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_278\,
      RXCTRL0(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_279\,
      RXCTRL0(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_280\,
      RXCTRL0(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_281\,
      RXCTRL0(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_282\,
      RXCTRL0(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_283\,
      RXCTRL0(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_284\,
      RXCTRL0(1 downto 0) => rxctrl0_out(1 downto 0),
      RXCTRL1(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_287\,
      RXCTRL1(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_288\,
      RXCTRL1(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_289\,
      RXCTRL1(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_290\,
      RXCTRL1(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_291\,
      RXCTRL1(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_292\,
      RXCTRL1(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_293\,
      RXCTRL1(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_294\,
      RXCTRL1(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_295\,
      RXCTRL1(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_296\,
      RXCTRL1(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_297\,
      RXCTRL1(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_298\,
      RXCTRL1(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_299\,
      RXCTRL1(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_300\,
      RXCTRL1(1 downto 0) => rxctrl1_out(1 downto 0),
      RXCTRL2(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_340\,
      RXCTRL2(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_341\,
      RXCTRL2(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_342\,
      RXCTRL2(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_343\,
      RXCTRL2(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_344\,
      RXCTRL2(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_345\,
      RXCTRL2(1 downto 0) => rxctrl2_out(1 downto 0),
      RXCTRL3(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_348\,
      RXCTRL3(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_349\,
      RXCTRL3(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_350\,
      RXCTRL3(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_351\,
      RXCTRL3(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_352\,
      RXCTRL3(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_353\,
      RXCTRL3(1 downto 0) => rxctrl3_out(1 downto 0),
      RXDATA(127) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_79\,
      RXDATA(126) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_80\,
      RXDATA(125) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_81\,
      RXDATA(124) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_82\,
      RXDATA(123) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_83\,
      RXDATA(122) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_84\,
      RXDATA(121) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_85\,
      RXDATA(120) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_86\,
      RXDATA(119) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_87\,
      RXDATA(118) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_88\,
      RXDATA(117) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_89\,
      RXDATA(116) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_90\,
      RXDATA(115) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_91\,
      RXDATA(114) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_92\,
      RXDATA(113) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_93\,
      RXDATA(112) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_94\,
      RXDATA(111) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_95\,
      RXDATA(110) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_96\,
      RXDATA(109) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_97\,
      RXDATA(108) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_98\,
      RXDATA(107) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_99\,
      RXDATA(106) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_100\,
      RXDATA(105) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_101\,
      RXDATA(104) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_102\,
      RXDATA(103) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_103\,
      RXDATA(102) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_104\,
      RXDATA(101) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_105\,
      RXDATA(100) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_106\,
      RXDATA(99) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_107\,
      RXDATA(98) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_108\,
      RXDATA(97) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_109\,
      RXDATA(96) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_110\,
      RXDATA(95) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_111\,
      RXDATA(94) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_112\,
      RXDATA(93) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_113\,
      RXDATA(92) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_114\,
      RXDATA(91) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_115\,
      RXDATA(90) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_116\,
      RXDATA(89) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_117\,
      RXDATA(88) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_118\,
      RXDATA(87) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_119\,
      RXDATA(86) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_120\,
      RXDATA(85) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_121\,
      RXDATA(84) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_122\,
      RXDATA(83) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_123\,
      RXDATA(82) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_124\,
      RXDATA(81) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_125\,
      RXDATA(80) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_126\,
      RXDATA(79) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_127\,
      RXDATA(78) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_128\,
      RXDATA(77) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_129\,
      RXDATA(76) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_130\,
      RXDATA(75) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_131\,
      RXDATA(74) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_132\,
      RXDATA(73) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_133\,
      RXDATA(72) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_134\,
      RXDATA(71) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_135\,
      RXDATA(70) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_136\,
      RXDATA(69) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_137\,
      RXDATA(68) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_138\,
      RXDATA(67) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_139\,
      RXDATA(66) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_140\,
      RXDATA(65) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_141\,
      RXDATA(64) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_142\,
      RXDATA(63) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_143\,
      RXDATA(62) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_144\,
      RXDATA(61) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_145\,
      RXDATA(60) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_146\,
      RXDATA(59) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_147\,
      RXDATA(58) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_148\,
      RXDATA(57) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_149\,
      RXDATA(56) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_150\,
      RXDATA(55) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_151\,
      RXDATA(54) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_152\,
      RXDATA(53) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_153\,
      RXDATA(52) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_154\,
      RXDATA(51) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_155\,
      RXDATA(50) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_156\,
      RXDATA(49) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_157\,
      RXDATA(48) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_158\,
      RXDATA(47) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_159\,
      RXDATA(46) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_160\,
      RXDATA(45) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_161\,
      RXDATA(44) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_162\,
      RXDATA(43) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_163\,
      RXDATA(42) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_164\,
      RXDATA(41) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_165\,
      RXDATA(40) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_166\,
      RXDATA(39) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_167\,
      RXDATA(38) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_168\,
      RXDATA(37) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_169\,
      RXDATA(36) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_170\,
      RXDATA(35) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_171\,
      RXDATA(34) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_172\,
      RXDATA(33) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_173\,
      RXDATA(32) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_174\,
      RXDATA(31) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_175\,
      RXDATA(30) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_176\,
      RXDATA(29) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_177\,
      RXDATA(28) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_178\,
      RXDATA(27) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_179\,
      RXDATA(26) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_180\,
      RXDATA(25) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_181\,
      RXDATA(24) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_182\,
      RXDATA(23) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_183\,
      RXDATA(22) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_184\,
      RXDATA(21) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_185\,
      RXDATA(20) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_186\,
      RXDATA(19) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_187\,
      RXDATA(18) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_188\,
      RXDATA(17) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_189\,
      RXDATA(16) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_190\,
      RXDATA(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      RXDATAEXTENDRSVD(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_356\,
      RXDATAEXTENDRSVD(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_357\,
      RXDATAEXTENDRSVD(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_358\,
      RXDATAEXTENDRSVD(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_359\,
      RXDATAEXTENDRSVD(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_360\,
      RXDATAEXTENDRSVD(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_361\,
      RXDATAEXTENDRSVD(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_362\,
      RXDATAEXTENDRSVD(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_363\,
      RXDATAVALID(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_309\,
      RXDATAVALID(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_310\,
      RXDFEAGCCTRL(1 downto 0) => B"01",
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECFOKFCNUM(3 downto 0) => B"1101",
      RXDFECFOKFEN => '0',
      RXDFECFOKFPULSE => '0',
      RXDFECFOKHOLD => '0',
      RXDFECFOKOVREN => '0',
      RXDFEKHHOLD => '0',
      RXDFEKHOVRDEN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFETAP10HOLD => '0',
      RXDFETAP10OVRDEN => '0',
      RXDFETAP11HOLD => '0',
      RXDFETAP11OVRDEN => '0',
      RXDFETAP12HOLD => '0',
      RXDFETAP12OVRDEN => '0',
      RXDFETAP13HOLD => '0',
      RXDFETAP13OVRDEN => '0',
      RXDFETAP14HOLD => '0',
      RXDFETAP14OVRDEN => '0',
      RXDFETAP15HOLD => '0',
      RXDFETAP15OVRDEN => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFETAP6HOLD => '0',
      RXDFETAP6OVRDEN => '0',
      RXDFETAP7HOLD => '0',
      RXDFETAP7OVRDEN => '0',
      RXDFETAP8HOLD => '0',
      RXDFETAP8OVRDEN => '0',
      RXDFETAP9HOLD => '0',
      RXDFETAP9OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEXYDEN => '1',
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_33\,
      RXELECIDLE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_34\,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXEQTRAINING => '0',
      RXGEARBOXSLIP => '0',
      RXHEADER(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_334\,
      RXHEADER(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_335\,
      RXHEADER(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_336\,
      RXHEADER(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_337\,
      RXHEADER(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_338\,
      RXHEADER(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_339\,
      RXHEADERVALID(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_311\,
      RXHEADERVALID(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_312\,
      RXLATCLK => '0',
      RXLFPSTRESETDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_35\,
      RXLFPSU2LPEXITDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_36\,
      RXLFPSU3WAKEDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_37\,
      RXLPMEN => '1',
      RXLPMGCHOLD => '0',
      RXLPMGCOVRDEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXLPMOSHOLD => '0',
      RXLPMOSOVRDEN => '0',
      RXMCOMMAALIGNEN => rxmcommaalignen_in(0),
      RXMONITOROUT(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_364\,
      RXMONITOROUT(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_365\,
      RXMONITOROUT(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_366\,
      RXMONITOROUT(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_367\,
      RXMONITOROUT(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_368\,
      RXMONITOROUT(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_369\,
      RXMONITOROUT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_370\,
      RXMONITOROUT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_371\,
      RXMONITORSEL(1 downto 0) => B"00",
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_38\,
      RXOSINTSTARTED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_39\,
      RXOSINTSTROBEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_40\,
      RXOSINTSTROBESTARTED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_41\,
      RXOSOVRDEN => '0',
      RXOUTCLK => \^rxoutclk_out\(0),
      RXOUTCLKFABRIC => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_43\,
      RXOUTCLKPCS => rxoutclkpcs_out(0),
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => rxmcommaalignen_in(0),
      RXPCSRESET => '0',
      RXPD(1) => RXPD(0),
      RXPD(0) => RXPD(0),
      RXPHALIGN => '0',
      RXPHALIGNDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_45\,
      RXPHALIGNEN => '0',
      RXPHALIGNERR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_46\,
      RXPHDLYPD => '1',
      RXPHDLYRESET => '0',
      RXPHOVRDEN => '0',
      RXPLLCLKSEL(1 downto 0) => B"00",
      RXPMARESET => '0',
      RXPMARESETDONE => gtwiz_userclk_rx_active_out(0),
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_48\,
      RXPRBSLOCKED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_49\,
      RXPRBSSEL(3 downto 0) => B"0000",
      RXPRGDIVRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_50\,
      RXPROGDIVRESET => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      RXQPIEN => '0',
      RXQPISENN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_51\,
      RXQPISENP => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_52\,
      RXRATE(2 downto 1) => B"00",
      RXRATE(0) => RXRATE(0),
      RXRATEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_53\,
      RXRATEMODE => RXRATE(0),
      RXRECCLKOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_54\,
      RXRESETDONE => rxresetdone_out(0),
      RXSLIDE => '0',
      RXSLIDERDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_56\,
      RXSLIPDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_57\,
      RXSLIPOUTCLK => '0',
      RXSLIPOUTCLKRDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_58\,
      RXSLIPPMA => '0',
      RXSLIPPMARDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_59\,
      RXSTARTOFSEQ(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_313\,
      RXSTARTOFSEQ(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_314\,
      RXSTATUS(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_326\,
      RXSTATUS(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_327\,
      RXSTATUS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_328\,
      RXSYNCALLIN => '0',
      RXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_60\,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_61\,
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXTERMINATION => '0',
      RXUSERRDY => \gen_gtwizard_gthe4.rxuserrdy_int\,
      RXUSRCLK => rxusrclk_in(0),
      RXUSRCLK2 => rxusrclk_in(0),
      RXVALID => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_62\,
      SIGVALIDCLK => '0',
      TSTIN(19 downto 0) => B"00000000000000000000",
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '1',
      TXBUFSTATUS(1) => txbufstatus_out(0),
      TXBUFSTATUS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_316\,
      TXCOMFINISH => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_63\,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXCTRL0(15 downto 2) => B"00000000000000",
      TXCTRL0(1 downto 0) => txctrl0_in(1 downto 0),
      TXCTRL1(15 downto 2) => B"00000000000000",
      TXCTRL1(1 downto 0) => txctrl1_in(1 downto 0),
      TXCTRL2(7 downto 2) => B"000000",
      TXCTRL2(1 downto 0) => txctrl2_in(1 downto 0),
      TXDATA(127 downto 16) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      TXDATA(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      TXDATAEXTENDRSVD(7 downto 0) => B"00000000",
      TXDCCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_64\,
      TXDCCFORCESTART => '0',
      TXDCCRESET => '0',
      TXDEEMPH(1 downto 0) => B"00",
      TXDETECTRX => '0',
      TXDIFFCTRL(4 downto 0) => B"11000",
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_65\,
      TXDLYUPDOWN => '0',
      TXELECIDLE => txelecidle_in(0),
      TXHEADER(5 downto 0) => B"000000",
      TXINHIBIT => '0',
      TXLATCLK => '0',
      TXLFPSTRESET => '0',
      TXLFPSU2LPEXIT => '0',
      TXLFPSU3WAKE => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXMUXDCDEXHOLD => '0',
      TXMUXDCDORWREN => '0',
      TXONESZEROS => '0',
      TXOUTCLK => \^txoutclk_out\(0),
      TXOUTCLKFABRIC => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_67\,
      TXOUTCLKPCS => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_68\,
      TXOUTCLKSEL(2 downto 0) => i_in_meta_reg_1(2 downto 0),
      TXPCSRESET => '0',
      TXPD(1) => txelecidle_in(0),
      TXPD(0) => txelecidle_in(0),
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_69\,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '1',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_70\,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '0',
      TXPIPPMSTEPSIZE(4 downto 0) => B"00000",
      TXPISOPD => '0',
      TXPLLCLKSEL(1 downto 0) => B"00",
      TXPMARESET => '0',
      TXPMARESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_71\,
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(3 downto 0) => B"0000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRGDIVRESETDONE => cpllpd_int_reg,
      TXPROGDIVRESET => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      TXQPIBIASEN => '0',
      TXQPISENN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_73\,
      TXQPISENP => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_74\,
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_75\,
      TXRATEMODE => '0',
      TXRESETDONE => txresetdone_out(0),
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_77\,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_78\,
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => \gen_gtwizard_gthe4.txuserrdy_int\,
      TXUSRCLK => rxusrclk_in(0),
      TXUSRCLK2 => rxusrclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_delay_powergood is
  port (
    \out\ : out STD_LOGIC;
    RXPD : out STD_LOGIC_VECTOR ( 0 to 0 );
    RXRATE : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ : in STD_LOGIC;
    rxpd_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_delay_powergood : entity is "gtwizard_ultrascale_v1_7_9_gthe4_delay_powergood";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_delay_powergood;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_delay_powergood is
  signal \gen_powergood_delay.int_pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.intclk_rrst_n_r\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "no";
  signal \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute async_reg of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of \gen_powergood_delay.wait_cnt\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.wait_cnt\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt[8]_i_1_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[5]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[6]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[7]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[8]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "no";
begin
  \out\ <= \gen_powergood_delay.pwr_on_fsm\;
\gen_powergood_delay.int_pwr_on_fsm_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      I1 => \gen_powergood_delay.wait_cnt\(7),
      O => \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\
    );
\gen_powergood_delay.int_pwr_on_fsm_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => '1',
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\,
      Q => \gen_powergood_delay.int_pwr_on_fsm\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => '1',
      Q => \gen_powergood_delay.intclk_rrst_n_r\(0)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(0),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(1)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(1),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(2)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(2),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(3)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(3),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(4)
    );
\gen_powergood_delay.pwr_on_fsm_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => '1',
      D => \gen_powergood_delay.int_pwr_on_fsm\,
      Q => \gen_powergood_delay.pwr_on_fsm\,
      R => '0'
    );
\gen_powergood_delay.wait_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      I1 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      O => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(4),
      Q => \gen_powergood_delay.wait_cnt\(0),
      R => '0'
    );
\gen_powergood_delay.wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(0),
      Q => \gen_powergood_delay.wait_cnt\(1),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(1),
      Q => \gen_powergood_delay.wait_cnt\(2),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(2),
      Q => \gen_powergood_delay.wait_cnt\(3),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(3),
      Q => \gen_powergood_delay.wait_cnt\(4),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(4),
      Q => \gen_powergood_delay.wait_cnt\(5),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(5),
      Q => \gen_powergood_delay.wait_cnt\(6),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(6),
      Q => \gen_powergood_delay.wait_cnt\(7),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(7),
      Q => \gen_powergood_delay.wait_cnt\(8),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      O => RXRATE(0)
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rxpd_in(0),
      I1 => \gen_powergood_delay.pwr_on_fsm\,
      O => RXPD(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer is
  port (
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer : entity is "gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal \rst_in_out_i_1__0_n_0\ : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => '1',
      Q => rst_in_meta
    );
\rst_in_out_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_sync2_reg_0,
      O => \rst_in_out_i_1__0_n_0\
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync3,
      Q => gtwiz_reset_rx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_20 is
  port (
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_20 : entity is "gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_20;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_20 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_out_i_1_n_0 : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => '1',
      Q => rst_in_meta
    );
rst_in_out_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_sync2_reg_0,
      O => rst_in_out_i_1_n_0
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync3,
      Q => gtwiz_reset_tx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer is
  port (
    gtwiz_reset_all_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_all_in(0),
      Q => gtwiz_reset_all_sync
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_14 is
  port (
    gtwiz_reset_rx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : in STD_LOGIC;
    rst_in_out_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_14 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_14;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_14 is
  signal gtwiz_reset_rx_any : STD_LOGIC;
  signal \^gtwiz_reset_rx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_rx_any_sync <= \^gtwiz_reset_rx_any_sync\;
pllreset_rx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_rx_any_sync\,
      I4 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
rst_in_meta_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_in_out_reg_0,
      I1 => gtwiz_reset_rx_datapath_in(0),
      I2 => rst_in_out_reg_1,
      O => gtwiz_reset_rx_any
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_rx_any,
      Q => \^gtwiz_reset_rx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_15 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_15 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_15;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_15 is
  signal rst_in0_0 : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
\rst_in_meta_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtwiz_reset_rx_datapath_in(0),
      I1 => rst_in_out_reg_0,
      O => rst_in0_0
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_16 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_meta_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_16 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_16;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_16 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in_meta_reg_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in_meta_reg_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_17 is
  port (
    gtwiz_reset_tx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_17 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_17;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_17 is
  signal gtwiz_reset_tx_any : STD_LOGIC;
  signal \^gtwiz_reset_tx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_tx_any_sync <= \^gtwiz_reset_tx_any_sync\;
pllreset_tx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_tx_any_sync\,
      I4 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
\rst_in_meta_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtwiz_reset_tx_datapath_in(0),
      I1 => rst_in_out_reg_0,
      O => gtwiz_reset_tx_any
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_tx_any,
      Q => \^gtwiz_reset_tx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_18 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_18 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_18;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_18 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_19 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_meta_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_19 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_19;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_19 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in_meta_reg_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in_meta_reg_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_21 is
  port (
    rst_in_out_reg_0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_21 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_21;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_21 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0,
      Q => rst_in_out_reg_0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_23 is
  port (
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_23 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_23;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_23 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_in_meta
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => '1',
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => '1',
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => '1',
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_24 is
  port (
    cal_on_tx_reset_in_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_24 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_24;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_24 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => RESET_IN,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => RESET_IN,
      Q => cal_on_tx_reset_in_sync
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => RESET_IN,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => RESET_IN,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => RESET_IN,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_31 is
  port (
    rst_in_out : out STD_LOGIC;
    txoutclkmon : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_31 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_31;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_31 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => '0',
      PRE => \out\,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync3,
      PRE => \out\,
      Q => rst_in_out
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_meta,
      PRE => \out\,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync1,
      PRE => \out\,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync2,
      PRE => \out\,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocking is
  port (
    gtrefclk_out : out STD_LOGIC;
    userclk2 : out STD_LOGIC;
    userclk : out STD_LOGIC;
    rxuserclk2 : out STD_LOGIC;
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    txoutclk : in STD_LOGIC;
    rxoutclk : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocking : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocking";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocking;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocking is
  signal \<const1>\ : STD_LOGIC;
  signal GND_2 : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal NLW_ibufds_gtrefclk_ODIV2_UNCONNECTED : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of ibufds_gtrefclk : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of rxrecclk_bufg_inst : label is "MLO";
  attribute box_type of rxrecclk_bufg_inst : label is "PRIMITIVE";
  attribute OPT_MODIFIED of usrclk2_bufg_inst : label is "MLO";
  attribute box_type of usrclk2_bufg_inst : label is "PRIMITIVE";
  attribute OPT_MODIFIED of usrclk_bufg_inst : label is "MLO";
  attribute box_type of usrclk_bufg_inst : label is "PRIMITIVE";
begin
  \^lopt\ <= lopt_2;
  \^lopt_1\ <= lopt_3;
  \^lopt_2\ <= lopt_4;
  \^lopt_3\ <= lopt_5;
  lopt <= \<const1>\;
  lopt_1 <= GND_2;
GND_1: unisim.vcomponents.GND
     port map (
      G => GND_2
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
ibufds_gtrefclk: unisim.vcomponents.IBUFDS_GTE4
    generic map(
      REFCLK_EN_TX_PATH => '0',
      REFCLK_HROW_CK_SEL => B"00",
      REFCLK_ICNTL_RX => B"00"
    )
        port map (
      CEB => '0',
      I => gtrefclk_p,
      IB => gtrefclk_n,
      O => gtrefclk_out,
      ODIV2 => NLW_ibufds_gtrefclk_ODIV2_UNCONNECTED
    );
rxrecclk_bufg_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt\,
      CEMASK => '0',
      CLR => \^lopt_1\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"000",
      I => rxoutclk,
      O => rxuserclk2
    );
usrclk2_bufg_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt_2\,
      CEMASK => '0',
      CLR => \^lopt_3\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"000",
      I => txoutclk,
      O => userclk2
    );
usrclk_bufg_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt_2\,
      CEMASK => '0',
      CLR => \^lopt_3\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"001",
      I => txoutclk,
      O => userclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync is
  port (
    reset_out : out STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    gtwiz_reset_rx_done_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_rx_done_out(0),
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage1,
      PRE => gtwiz_reset_rx_done_out(0),
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage2,
      PRE => gtwiz_reset_rx_done_out(0),
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage3,
      PRE => gtwiz_reset_rx_done_out(0),
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage4,
      PRE => gtwiz_reset_rx_done_out(0),
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_0 is
  port (
    gtwiz_reset_rx_done_out_int_reg0 : out STD_LOGIC;
    reset_out : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_0 : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_0;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_0 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  signal rxreset_int : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
gtwiz_reset_rx_done_out_int_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxreset_int,
      I1 => reset_out,
      O => gtwiz_reset_rx_done_out_int_reg0
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage1,
      PRE => SR(0),
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage2,
      PRE => SR(0),
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage3,
      PRE => SR(0),
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage4,
      PRE => SR(0),
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => rxreset_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_1 is
  port (
    gtwiz_reset_tx_done_out_int_reg0 : out STD_LOGIC;
    gtwiz_reset_tx_done_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    reset_sync5_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_1 : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_1;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_1 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  signal txreset_int : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
gtwiz_reset_tx_done_out_int_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => txreset_int,
      I1 => gtwiz_reset_tx_done_out(0),
      O => gtwiz_reset_tx_done_out_int_reg0
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => '0',
      PRE => reset_sync5_0(0),
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage1,
      PRE => reset_sync5_0(0),
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage2,
      PRE => reset_sync5_0(0),
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage3,
      PRE => reset_sync5_0(0),
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage4,
      PRE => reset_sync5_0(0),
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => txreset_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_2 is
  port (
    reset_out : out STD_LOGIC;
    userclk2 : in STD_LOGIC;
    enablealign : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_2 : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_2;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_2 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => '0',
      PRE => enablealign,
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage1,
      PRE => enablealign,
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage2,
      PRE => enablealign,
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage3,
      PRE => enablealign,
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage4,
      PRE => enablealign,
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_resets is
  port (
    pma_reset_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_resets : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_resets";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_resets;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_resets is
  signal pma_reset_pipe : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg : string;
  attribute async_reg of pma_reset_pipe : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \pma_reset_pipe_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[1]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[2]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[3]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[3]\ : label is "yes";
begin
  pma_reset_out <= pma_reset_pipe(3);
\pma_reset_pipe_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => '0',
      PRE => reset,
      Q => pma_reset_pipe(0)
    );
\pma_reset_pipe_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(0),
      PRE => reset,
      Q => pma_reset_pipe(1)
    );
\pma_reset_pipe_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(1),
      PRE => reset,
      Q => pma_reset_pipe(2)
    );
\pma_reset_pipe_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(2),
      PRE => reset,
      Q => pma_reset_pipe(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sync_block is
  port (
    resetdone : out STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sync_block : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sync_block";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sync_block;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sync_block is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => resetdone,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
WrLPAmevOeee/HiaIGgPKffTsGjPw79Mvhb1LvIE3IQs20r9+LQOoFGpfUylEN1UW2O2frWdS04S
72SDyqvJ5A==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
C57Uh05FvDEJaXQ4H8lC5UbDO/jg7m+45NOtD4cM+eEYb3jcEPXS/mMv8e0ZOAe/mg7S5VXmkWr7
VEk0dR5AU4kxRj4XjFKlvVLZkhNdXiS3LQk/EziN2GSKJjjDKBkNHEfhYIGF1ZkOpC43O4yuYrxk
CIWTpVXywZi8wCaExe8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lnTbrZfs2R120YpSyobtyskobEgxZSAlXnUQXw1gJpszgY/hqhzTy3v0ru7GipkY6qPoEcZwNnVX
iD7GpCBRhqKix8pqMugQ1kvNhkn1r2YRhmA6XHA0ry90LNrf+n9uqlf476IBJTLTd3uu4ZngV06I
QvBbiq8tjaP25el1krCHHl5rfNirhuwiDDOMI2E116k0hSU8spCYQ0rZ4zCPJqOKT+fAtz1I+L2I
7khRnsRzR+YQ1RpBojQPxfqkEiv3A1XZQAUu2jSrW9PWm/3IpjLtJkZmcI7pciYLWv6MsTfFOhxV
6plNRVK33O7OxS/zjPhtulkG1IT36qOdQJ/Taw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
NYPBrFjA8rEwnRj94/W5n/OoJJ3VW9KspqmB8LGhkba5zTpRXGx5cP5VSAONdwboNqGe1cRhXJpS
mEHlKqR0glqNIxnLFETHEfkwnm/8dMDrYX6GKlEZVWbhg4uvlJIq7o63AhclqIqjyA+EUIWFI9av
c/Cg2WZkvMEk5Voduuli2eqGDoNjtmDUO4UdgeH75LdFY+E+U4xGGx2EjuMxwi6MtgMAzDD+P/gb
2nE3Cf73IZGJnwsh0ov4Y7OeTZ3lhbpUZqjEbOmWRvr+qHsDr7W/qKnJlzCwft/TK1nwPSkQvDoO
Sh4iuY6J4CC2wm95ser/gBAkQRbDLCyN6r+p6Q==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
l8u9KWR7K0iPE4cKBtlWMJgIHngboNXFVNkkmZ6xHn0dciEOTcoZJ47OzbolWOOFGMusDRe3wPtf
ExmCTLetP1a5jaZMnwKNMmVJqq0v1MCXmQo7CRSSvmjqubldjetWzfvokwLk6MZBAh7O+uM2lRVg
2JUh5JSpOyhotZWrrds=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
sS8d+5TDoy1zTTZMk5jun5fAGkESRFp8QMV8vg1sxwTYGe/MJptNpwEltS6HAqGJ0yAsHgTGiwbT
+PlF6ZE7GdA3glLDui13HfwGjVy0dNgtbTeWYb0FHGMjNDSJfT/IEaYDdKr1JpgrZJPIOQ7HrQF6
YMldqxFOawfLh/OhhNaa5tKLjc6+CsSrjpDc2xu/XL01G1T40M44u9ezedVs8kEEFbhhJoSZJr+R
Ylnota7Y4vr97XPxV540BG16z5uWCTfxzmtqjY0jRsdmMdWnhPVEemtBUdyBgpquhyWigLjIdd+m
9FytOvuiYqx/QxlsxkfK+SGt5NTbSf8tnbpcTg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jNC3g1ETgClEMyVRhJ9X1s0X3KSfCdTvdZ0hojJSjoINg4/IQZvPSTnm6KvDNN/9PD4ErCjmDDOV
7sMbtgU6WCbq/U9qhyKK/PWjXyTgOd32u9xnMP6sNlms5y7haCan/c0J3oVpTutiV6FVgEClXJfB
n6wb0JyxR6eXI1RBZNNu4xSis1Eylp63Pg2jds0dA3HV1PfmkSmZ2llTUpuUh9dt5hBDsgevFCqq
lEiJByppRy8Qv3L8bbNSl4LQSQfiGho07tKxnCrEOqJG7yd5jckcWNgwK4ONAZrBPYPjgPr/6etW
42E/gtZfx84l0bOSgB+lTAvbVJ/HXcEJ+ULNJQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
pTLqFXpPpE2wsvVFAPd6keg/FFvC68hyF9vLqKPMM2rj+6kUgPBCKgz90mreQi2fbuua+uvx6l++
PnxknxaYB9TXxHfRJsyoZX/lDaUDvlgNy3lgZ10JP/sGNlu8DMEiANoLx2Ohda9e4aq9Dcpr3IWp
CBAzAaUYSGBBZlIxhN0o1NGemu0bHisB4FMqqN144xTFb3G/ofll70V6WbXVqq4JSE85mg9m8Sny
Mylfwhg7XM4vQBhWx1WmUxD19oquKtZeWYm8xJ/0FtlO/dZW/v/IrTsBHO+g31Tuc4Yeq02xEa1c
lAadhPvCyPFXNR39xVwlTKf8TjWKchWjriUEHA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Mz18GBawyyJpgag5k/ejGuWP7010DXxbJmmL/KB398ON6rHGp/E040EN7rcmiOjYamjthKi+JJ2H
Tsnh2qF0B/TBwgXWQfN04JV3tPSOr334V4HruGr6OWUGQAHJKJsH0QNDci9vwkafL+ZLz1+0JhRU
Gw+LKI/lB6iQ5sxRT75gHKPtr4swUQdSkdcS9UFHulKsKMJPsSMMQnlVkHPnlvM3c5gHCbWM1V/+
GXVuzNWNhwqGZz8iUOKWTw2IVwb2FoqM8OcImKR2VhTloz8FFMN3uYbLd6PqzMrb/IOKBNzLq6ZA
HllfEYb6sxyvg7DpPdUkiMIe4F4KLLEgaFkhGw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 115904)
`protect data_block
8keUK5VolrWmOmB3aEJxYHwvdoNjITa2x9A0vtqlYjrKFVZVzEqDaPDMOX/mF+9Ay5gwcLYqhPWc
5Ly1NUjDxA5heoDEFq9kpi7SvezTMrH2m9K3glIdGCzeKDr3opU4W4OCRnQ1/ozTMoiGsLzO+m1P
4f3nHImvcs7li9wMJ4jfFg0ZjG5QTeammg3WvsD2N1/1wncCbKF/+MaOpV/Kw0ixBh0z8+A+vWT5
2wZcSl7T5htB0JOb4cvzoWjCq1ve/ygTW5YKbPayIQEFX/THChfQil2evczNwlaQXhntgadEFkoh
MUm38ikzUKH7QgTDpxHjhhFaZY3e6e/lrVxmdB8fPmtjXKglLfTaniWhIeazuZP1UWXQ71CNIA0B
eSqdyjnZOqskmQtswpkR3ch2NkBIV1d6YQnivFfXOQJPw/a0v3aeQxLLFlVlRUwAeXeF/f68qd8H
Xdhm9lvsLdGGgYbnnYt00UlA0LEhe+hK/lMtmNzogCRaVJ0r25MCquoo41Dvitd8rqUXAnTalvds
uoyePmuafLPA8Te+lrEs+NrLkb1NaXjp0rjUkvGS21iFx0RyGzdeymqIasi/2m19pyddLie9zDZK
i+Adl5MyYYpugLtkg7+dvRs+oXyW/wQamLHgwVobkKz6/0nh2fLB0hwW2ovV8gfxt8VXquLnRQhM
h0dLngP9b2FrBssNsfpbIIEKL5PuqMNH5sfXYKNz8ko2BcKqKNv64bC+Qz6Xs6vu0UGvhYw2ZJBv
0MKUPXdT+LHk6MTIKp6psc+8twXoIVYli33ZsB3q3vZ4a/FQr/Jg4J8ykbd1XxHqgoKVvEjDcGW4
y0R4tKLxVKq6IJhBiiq1MTBuICXomeR5A4NEB6myl7vG4feCJr/MSMckPIfygU+Oi2ReYIVDERMW
jOcP7a5BSrm6vMUWIpQqagfsAOMYPzHBsXAqNGDeLEEPaH5sCt0bS+5h/ZsvcaJzi26IrqmEPWc4
hpfM+BohnR2Jtd3CZDdWyBL8TT8AksAePT4Bu+RLt/5DHhQxp6XLhib/L3nHbGLRKATf0XJHQHJg
XgIKxkiobqpQmzoxnnv72pZRSC0Hz4e6rRpOWyFLJ+1hw7rIMAHnZ25unsXIapuJLrvN1M8NMiUO
vR7pA2vFWSPKen9xOHBJjZB4l9DinXXfbajPnelcu7VilBYRtO3gwcKayMRhQtzJ92xVGaqPH8d9
EKRzxSUyUU+zO0/PgTdCzUX+/KY/anj2+PCfRIipj7HpXFqIyxlAp9/6Kn9OtLZ6HQegWHltlfuw
ktaz8G+NCuxTHkQ6he8hgZlb+7lvAEJDjVNfhZtE2X/Uxz+qEissH1THaG6UDPx2gp06vXnk1Zpt
n9/dpOaXgfEnjNRwqAetYKN/iklPQOib0Ve+oQpts0HS9+7Z/FknK77AoEI+BlaETgM3pIXBx2t8
aH03MhDo3XdLtsiXvAGlZPsMr3aL8Xu711+7tUdaHIM9bUrAiCGuCMHdS3AOKz3kLiJ93hcAl2Lg
EyHhxXHczyP3aPTwagEH/N6YN4wBrwstgM6bJsIJAHXzG/7EVuG9TXagpKvOkHEbx7DaarZ1Mbsn
2zJl38kkEZl0GD0b8AGXmhE72yqx/QMtz5qce4b8DsrbnPWUKBh8RRcIAsA7I6eSx4BDHb/Gsi9X
y/K/idc49Wdqz0Y/Grzf1/7h6OHJz8BLvg5irpqh+dTiU2FftW4Zj5sDtHJcsNyNfSshLW2QuCpq
XChXncDtWLp5CONTh1eZ7cgT7FbrkXjG+VhYqmVe/YP4w4UT0SzlyvkCcgAm7be3rQnPkqjk0rCb
J9BQO5OkEqMar6Nu2WIFWNhAERK3guh5ugb7qPctegIDww2T/UhcAidw5G8J+xU26XS68Bs8gP+0
F0Z+qcz/01mx1mjA1AitosMMSierlPKdEuVjR+//gdUOwZGzLVLNOdDGGVNGQpNlxiT1HUa+zlDu
Owka3sOPkDv7lTNI7wCkxcis8G+IaoD3nIAOsG3TDqrUH3HxNJltAmIBuYZdX2tisqTCQuy+52jb
bMqfRHHloMluNPRTRzdp++rGkHXUI8sdXMVYHasAJwpjCrNslOwUZTbQE65tNXwxo4FBemrBafrw
gRimwTlGkjqNnguD5bBnkqb5MaMgFS6qaRoskgUpAy9hg5EEeoZNHA6d6pRr3gR2jql9dRDyumjt
zvb8lOCzc+UR4BK2UeJIwQNUN/+K/8Pvz5FpyDYBbvS1njSmhGVIdjWVfPabg/FAU/onYyWIYy9Y
d/p/KNzdXrm3KPl8kv2PhT0h/hyl64f40Nqsi4WwaEWr7YO+jgIt6R/vCl5Q0H/SHIVTUewr5vLc
QdXS2D40y0bTnh/a915hlYLYNhQ7svSwYYatNKAFHN+yqfXKtJehnCrykajmOJlbJCCbeHUyTYeW
L0VKszMUpGYwfUZT5Gpl7U/oP6MWEA38yR9n5v2VBIieWZqB/pO1Qs7FcouhP/qz+nQbHoeXUaEp
4OeY0sMZj0wRcEAay+XFr68bY1nrxG/4xCluSXJTS/cba44ug/wFw1UcPbSv4Ei/YZxx13FzO8H5
ZYDKjfZMsnMZQePQeX0On9cqcbMnCx10hCkofpbJugTuHXhnZugT8v29eXBLlHijPjtOadt8VKMl
Eb4vepeMRAHblBwUJ3SvwBT80UQJqb2RaTQz44LkxdtE+WaYleAcxM2xzgtjieA3cgfTGlP0fxEl
LKnZCYc1MJds+ehYt0KdVzeEG/Tyy8qdlqlZe0Jkbx+njyHm5tT3oUAKPOCpQ9ICmNGzcfFs7HP7
lKgOaAA+OzbyzI9J0qAKBNjRmLRoDQjISr7oJ6yoiEhTl4QsWweQR4dCQiAyKrkf3q3tUPFeaknn
dzHz6i6ttdcgTzuj1NfkKIUpLvPb/JL29Gvi/Bqg49iyWfYQ5nD7+eu5pQkBUKAgOKgnzEajJhHo
baysPSFDPO/r8M/CnbDKO2xIs+/cpDxPX/+V93qvmCQ/CMW3nqyKHTgwvEuMXCKpxyEJXRjLviin
1Mpq5wpzgtpS5lJwXAz2kEW8f6uS028AE0qPjvdrGkqHlj+VTLvUPVdmzTmjE2Hqx4gu4zpkEClb
3z1l7uIK3NrReYHnyXXZ9OhOqLA2u4YW1KKYbeFEo8uFueZXEH37j+vajPDOt0xmF6HTdFQhtWaf
ub4v7IuM/NoFbOYgzoZLQcg6ixGElAg71TZNbzPpepKStz9+JODSLdcqY+pEqGot9varspg++RVF
9x2Hh7qhJV0AWGAy8KqeBQ7unZOH5FBRkwrac2cKQ6vYc2fyYJqi1AtM1AVzsCmzObLhrL6c1kkF
Y/vpUmtDB+rZkw+y0tqOwusWzVpO4NYjdgfghJGbfkQrIslDvP39K0je2O/1o1g2tMAu89szi86g
R5cVFBW8ZOLFvGOQuzOBXj9SMNYq6Qv3fx1RHorrP6aOxtgFzU84IXRXghWs/TTquzprZv1VWo3r
ryv/zH5mauY/9OK+n6793U3A6x8/mmTm9Li1p0JLDU1skVL0lavzXl8bv2xCkGpF6oKMtCT+qQhB
PoWp/jlcyarFAZo150N+VbIK4E6hDI6qIRUGv+pr9JfEoR6wBUgrt7YmPqsHiWTEfqFLltZEJXnN
6/XL6DdiwAGc4HBG+i/5Jb884pRAYGm5CQN17HiMJjXzHbFTeyGgKdg8GQsz5BYnZW6QDw8yo/E3
PoZi0yQVgxrFluE0dfsrKRDMAEYIa640ey6yUptIsAPE16sh/0U+BHfkXrolXq6Yrc4LI5cOvCRA
z8hhNgqAEGp1hJ/T4S3gA9P8Gp0358L3Dx8kZowKaBAZC4I+OkuFtaHdbr818dMSajgWLnSJJYuV
Qo4bijKR3L8u1LGn1SUUfMGlF2Ynqi+acW/vwKy8H2oARsj1xOMGgwLPG1nGRLhaSidkbzYGdGX1
gHNjWKCYFnCZpUBUN3p0lpzIzq/7U8S5fntyhZH5kxH+QdVPzTg47fQWjcIeYXrL6RhzCdKjeyUJ
dZHB/5pPCFUqDAryFpK9Fbi8vHnoAcqQt1F9Vb1giJBMGBAxQW1SDiTmc9ABijcnhc1BvWOByWZs
vnDaKTKAP0L4Y2tLRhadEetVS3GcZBoDERqGO2N5D9nzR4EQrBn49jnXpRxRUkQOSlq7TpLoBVHg
tURjSTR73GyqIGuBAviQVkHaxCzw1lucZBOC4xDkXIMjNVfLW01rbO7ZFZ34wJmLPb/85XqSo3H6
S9ozI3lO/uTTjQYZt+YP55yi4tYCClpIklOR9GElhrZPbaceesrqZgsK3xnKqdsSaIy069/dkbBT
WyHUmdUHAtp2uCvJw9qIcrBWPORUNxTLPwy8dfwsDp8DnQQMsYAFrbfa9KJTafXb8EBFOGmKlXi0
cfoD/YBLUOFSv2kz13WyQMThUHRb4e2JjPdTBWjxw1AZTWVyG/+m8aLOkMm6G9QLF+8kSwu27NbQ
bxQI88M5FsrV/vaKGYDauVjpgZYxZ0566eeZFl5l7jZHwH0N4GACFCzLkkGXXgU4RJtrct/MwsTj
BU7qJxcAEpiFYfC8wH5RyJJmV5uQU3+ZgPpSLTX7f9roZrShDNr3uEtBcBQXtGYqHTSRo3AMJZg3
JarJjX0uzpJ3ZP8V/lJWSmjGAbe/3+6Nd555nSRd8GVc+FwTLD/qRk7un6n7ovn89z7LJmFLu+DL
uF+Uzq8wwr1VyO6tFQ59J1V8IWNq5n5avybUh4BT3bOLYRgYiH8FhxpkAzzshR+HBRIfVbbSRpCp
IQdCSSTc1BOX27XOLqHPFKNe/yjiSt4lyXSuuVzL+TMwG0+yf7F4OV32nOqHdNQqHLIyHzSt0/tk
clbQpI9IfPMSrV1Bz3t6GGuZvdfhsybkUl11YAl11jbhvWkHE9cYrk1D2XlnOV+bfyHQ+MGOby7g
SPSVNpFq2Nhggkdm8GTJhsjFpo1ED/e46i08OWVxozm+VoSUkIQNQpuFZgpqOy207N4kQQo+kwHz
1SXvpEZ5/ypGcO5peFrzylDopbzXGDBnc0S+g6O8ddXxJ0ZKsg3E7/EN15paMuTCXwnzhApp6GCF
hYGLWKgBbYhxaQERhHBvNUm4tXYmHro5Djv5NQ7U+o0iyl6sau2Uc3SEz9PTGKZb6YbOCOoYZOWY
YzbSVkPEoqeuBIhSHBJSSZJJNPUKkV48QEX0eT0NYucO/M1oyzmRP456EhrtJjSdWzLBpceIPbNM
LCitz0pBF+mun1mMwDs6c0NmFNWlTglQ/CjEnzYDE4NVuJ9H21NcYfwER7BygfH5u8sTW64Enjh0
ThEU81nMyhPTrqQEou9Ymj/MJ9/xMsBsYMgjT/Kfh226AqDY7rclLplCu62Hr8akrQb7ch1XfIJo
lgsLWy2QY+HWiqwYh+VWx56yPJr1g0w6kCbxgJOuwhlfNLVvkw7Egafhs9AOkRhAWQU5Cd4gnu5Q
Yo2nLQGglABonZ9+iQIWnUkYPZOPE6K+A/ZeliGjTv+IWKfazPv73vwIFtlv+hY+RvkTS27Usmes
mLAuzJ82yTNVE6oe1/PXeJU8RGyttQaItKaleG/nmm20F49eFY9LZgiqmUNtlH5XGVBKhwZLxs6H
49ITFERc63uJK8bVm033Dey71hLiZxzCVWTS+XdWIG/sm6Y/V9VvP+RJ5MYSkwiulY4Pm2RJ8R/7
uAKHNV3/KqQOqM5vavDEd/5fb81uu+tnU17NlO3wtGXvaaTT+lGwEvrIkjn3VXrOLah2gJcOdTFi
cngOSGTzyCmQ8+LY2IQU9vPSuiMO62fkmYokX86erNlAx1PWQqzHMcfrrRF0edbACebLfD/20UsF
niX7MneW/lu4AAVrRpwYZMTxzYbfNhKxqZm82E6aCqiTQP39P2a12wf2ZpEhje3GsuOHRDgJQ+Wm
DolRIP0sIev7PPxma29YTDC3e6cHjfScfPY1Gmei2UFQALmJyn2N+35gcbqi8qnJpBM7QO58m8fs
vqIZ7oTZxpB7AhitiNxYqkgBxxut+WWHFGuXSbw0hROhYzZmTAY0aOxElq9opH4qv+9a+tGGZDv+
O7Z2503o6INl2UGTUJLt9jOFfN6/mzYdlUsey6IG6/oQkP3d/cWdhSkzGY6mdF8Ktl9Yl6aVKJY3
YR8Blal7pTW3YnldUsgAKmCIG/BLCBY3TAzMm6OihoERDnaSNRlP5lKNpqLvWRQhe0a1/8mrQl+l
MUJMMHXYbNKblH7EXJkQrDQxlCI9QB7DynmjkI0mUTvUqhF0bphYlcKGB6WkRBSdXCtZw0DpvwOM
Chk52KLjgn15tiHvrIPhQmqhYnQLGfirDAwaTvnsjCeVu+aWpM4n4tW32JxuZ7oPOs5f9NZPBtEu
IZPGEVrhCRbcZ39c4nKKRE/oDi7HMX7gZ4RSzhFa9k2fE7237weS8TW5xapU9u7RnSBeUBuY+RST
YoJQVTeektPMJ/2AV6XOSIQFMpCLk5TA6iVKk7rn2HXdkp0FTZiAaoI8uzo2f6gu44LB+zNaMlPN
Vff4vMzsYjbDwd2gwypeTfWk6gLMkJaEBT54u1x1KsGtwdDVulEMb3vZXvTZ50gDxaFv8DOVClYu
3DnXPl6SmbHUyLHtYoLRtU6VPA8Y2n81TGqwymquAxkJiJ1IttUMlgVdxYUTNVmemdknJUaCSGXc
XbgkWhmvI0gxe+7WH52Mf6Xpqje7AAgMGPSlhPB/gvDcsNtku5XAkL2CN7RVekhmPXl9vua2F2ES
itX0Wc+Tl8Ec0nwj85RvyYaumJukD1BB6gos6MIhMWRnZvRpg8PchACda4M6Sgzw8v9AMSFiLkgx
fQsePgI4gO2SgwOQUG9GzuyCzuOSRz4/BKc2ZFe/mdIrliYjvM7OvCL9GHIgv2HLfNOapCYvhrPn
uZbxGX+TMLj1b65vbZRozLtoQN24xHSzWJrVe/dQNpJ6yUhHvmiioxzJfbWfDzz6X9oJsfrmz2Q4
67OVQfJfPatk92/4yVkDEbp9b2Waq83UdXZhhGw+538rL3Hp2yX8IAT1LMsHuwiK8l6AzfsnGsuE
PyCUyHJr/n+DtxYCqGGvaYy4DvD9c1+yWb25vVT1Yy8HZjfEguOv9DLB9vTeA2c5E39bI0rdrV3k
oiPUa9GNDYXqbYAPT6CuYhQGMYBo+dSBFXKqn0RyCh6KE+H3oBRRZCDECiy0KXmA65Pb18hb6WvH
Q4YsqsDHkF2eihnYMZ5x+vKpQX3EDhAjyalW6aM6KReHjCk93zwbU2N8SO0e1asJkQL6bw+XgQO3
zUBZlxvuxP/g/owzspc/enYrRqkHVJMIFCinfdXKw2wagn+H9eUEungd+xGg/LtGSloBitmBH21P
iN/YO8lAzWqTaAvMDxGbuyygJLcY8L316XTfbrnCTPO8ZTRoPIZ293Q+dFs/Bv1+QOp7sJLPkkjQ
Dym2oZCaQ6jN2XZLVOB/mvSQNsPQ9/ZsKbrZJ4wkGEYo5ViykuqZDC3NML2Lrdqvfqzv9/s2eAGS
/wv3liA5rmwRf1w3NwLHZWCcaT0TdZEBOQ0Y9HHfmLg5iTImd3h/PIkLyEutk+L60hd3Cyu9NJEj
PAo2tF8e47abtuNNhHkTzzd85yTNarSR8/c9BIQk5EEHBVN8+MfkwYn5eXINAg7kCoM8fdBuE5jQ
peL7Sohf5gzIWScpP/mRvjUfaX/00sHq1umFMyPYw0j7MVBJxQZreRJLJX5Q9tDtu73pkRJFiUZx
7TowofANlRC7KpJGX30CH+68fEobodB0+mzrDONpzoxcCFZdumOvweGjhoegTCgi+jbBrKYFcU0D
UCZUZkQwhnLstwnYkrmz+iDrpfkS3AaRA85tTybXZhMMPGjLNmjq+3+46FV4gFNKlbXCLFawm2jL
3hqij2hsG0z35pFiHTqgkEr497BC7Tc1p4M6ZIMvIeT6oC++UJZs3C0gCQOW5ezi53iI9f11SJWp
Ewh03HiJC87qa7V+tn0yYT9q4BwVPlOaIr/K2P/WB6HkXfeHM732GJFioY/sgHkSOU4e4H3QXv3W
UnUAXmEoMWpBOkOGKCHaKT7dQtMZZGMyg1+IwueJOCupFUoQh2zwg8sgGMfKMdrHsZ+Mg4gPqo2j
JY2I5QuavtD0mlmomZlSprXaSoetwCcMKtfenN/753NyMoWprk+HOpoTUTMB9CSlZV+EJCObaThc
hpX/WERIfK+dZ8EGcaN49Pq5BU3PctgFcBi3544FUQa0mlvKJmdZzY0k2lcELfkCrNzxnOvczHre
ebH8I7JgzGEGaKzhnYSdfYcODKRP5hW4nQlbMieNy8ACafYs00hfJXxPLbYCsVLYd5eQuV1ioaPE
5CKMZpuVJJoYAycPUAtnz2vE596OWvsz4guAmZQojHU3g7WBIuZVp7TKj/CoL7sSyHDCO6CkEaOF
fC2QBJH0rUjQFtGKpdYMDjFuQiaKpP+/kVMcbqaiop56jikiO+XzPKkLl++k4bCL8RWn2NimdfEY
N6v3fhLvkPt3U1YLhVmdYMuNCggdAzVqGvbycYYFo0YxxQrIhnqEIJWOZpyqm8B19EWXcZVmUjh8
iXuq65uw6hXYUqOE5FRToinM7d/aKIgHMai9dd7V25vSWLV6vvhwg6F4d9pIHbd42i7Bnyf9xoFn
xEq7fNiovHiBlyTm8gGyOXMKIkVBgFX6NTe7Si7uHTTY6fKoHy/HupCSLhCdqWKkexOMn7mpyZ4I
tStRgTNkm6ko03yQw0EL2ePntRjqS2nfkqjOCn7UuRJYy431+gQByBjATV8V0ThXjER1rqokg8E4
DGhw23hA2L4yLONbRGPHT5MkplF7lH4/vyN3OpLEgH5oJywJbVtJ0cnt65y/NwCy+IyORwgcCSTB
K4xPhFxDLoSPUs0jSmaXp0WdFl/TbQXwv2Q/T4F+uRzIR8mP3KefNlWj1PpHRlZXuMVD++4uwJ04
MHDgfisQWBUQDeNjUMU6tCPa7DSjUkOtIqIV3FErexPDDjBddc5IZCFBasAcJPVf2+lAQeZ9E1CU
TambBo15jWFXmYDQfYePiKXRXPnEW1J39+JuHTa4+G99RBGx6n8vaMTv6G5ZTiZePRO6Pp29ebLC
qsSLyOdIcoI+0gUnrmaEq2iYSuU8AQxeUYcKxQpjvnikkR7AP/1q5+09JPhv4PhqqoffDPlKC/mk
2DunfEE6ALTht6H155NMIiqu6vxcnWZozaIfEOJ92FIINQiy9b9vzqH2EuPi+yzRR7X8JFkVCUN8
gexwRFX9ddeBKsVgSG31i3hKxdgoQ/vYkiIa+BWPl0euCuz70va8+U6uJ+8eHBPeWIfrnGckBvxO
SWwerh5SXg9sr1JYMIjRBGXgso3k+A7awW08s2MQl930kjg67fQVhyAlQDJdPpzb2RuRBiAjjsRQ
xSKstu13oibOl8qwYpxg4TDSJnVE6NG5QzNqF3fJ98mMJ9nRXKpKZ4eLzWP8GaO9Bp3D2Sf7jQ+T
t5gz4QLI7K0ytRULFcBNjq1rEPDp/3iBNHHyMOG9dCxJ0Y//2lLFsb/OSdAgVT43hFMZ9bf7A3l0
UTHXmkb/P0u/rSuupWB37xeGnzQJifcT9p4vADyhTVNIeBMLqnOwlhmm+q+UnZPvmykY0wTSm/56
dAlmTKUmVKQwruxmmNQBQ0IU5WY5EZJ9MXCczFBgT7P2nf4lzSgKWO/aK53feDTzG79xZx6X/B+z
x0vwIYZL0kapAYI7sXS+pONdZCdYaaJv7fHKFyPC6OLnL3qZEMPzaHScW0aUUBsHCxeaFM6KnBPU
pwOpKS91dVcT5goPFNNoeVCJ1sTTKKutk5FHkFyeqqJAMikgd+WGMFEAD1zJ+uY6qfJvASZU4oBa
VMZEVq2S50dmgFHgdtNXBpunVqHxX6ujoYKy3qFq9mN3aYSAxoirOUME2bUgT0Ty4miomDwy6wDe
MZndvFGxZjiI4Hct+18ARhBwo50l9X6hEGjCUNC/RzJGZj2E3Nmlo98FtjRlUttrxSjc2r/9c4+1
9+3Fdf2Wjp/gc/2aQjmsuJKrbZgckGJ8/wdmgIhAKvgsijEWxM3hENZUFkRqOFMG7j6TnR6YHQsh
pzKik6bMMHmN65C1xjCAxACi/S5oPf07veb7/b6ZCfcgqHCMGAA8KCeUeYOtc1kNTDM9u8QHMPxQ
BPsdfBA5mapoXnDLVdg8yUwBfkmdtAYhGPF0Tdjd5N6mVB8BYedN6UyAZV+XAWw6XnHlRTagPnjT
J+8tfdB4XMi4Y2XdqdEa6FnY6qnYLS8Ow7q3bMWBccwVla96E/3sJPFZ2kOBDhTamWpqry3SDPSs
f2Fv+v+6og2WINUCxelWcmGKjQNl8sXhfPBEvt/LeqB9ngO55yl6105uHKSV6/bcny1fFEq+SBqo
uVGCEmkYI64qwPdgS9y0Bwo89sr8z16FPTzvXkIwVdkNsRE0l3KLkWDsUu8JjUrP1vNcASVPAi7n
jJj+XKIvU2cmOsBI0ir2/BjIO4bejvpvR8R6YF/oeUFG/+UOrdOMI+ZhXfT0qGCArS8nRm/1L3xN
uQs13TJLG6PVo8lzy8MAX2luvRyUUJ1g+GwWmEzCMjgzafsnBHGmLb6qWUyoRlULs7ffV10EyKdt
4yewhPT2IeRdZxUQ0iAZ+QIgtW12dl2MDgSjVcQSTYLBbU63trb1uUjxMYL1PR4WaSBVFnWrU4NS
8iahkJt2J1QWzjohjKGfL+AUfEH97vGc2WhmDR55EnryaRBwk0T0EjZPcl1BQp+ZRN8jGQcDunnV
sMfUsDxWMX8a2fc0mWeTc1Q0o8giMADA2BkxeZ6iKnYyV0FywAVJJQoK25WqFRI2F49G5qr3Ddol
VfQVQX4n9Bknt8Ajsvtgrkm12cY/IWZ4K7l+V8pQSo8SOJrioeWSaT5ABamPxenOwv4x5EsYRqAy
Mey6byYf4waXoshutxhS/ch9HBoQIzwWwdc+gqPx1u2Yo4D18nmioN7/arjGCJwqHgnIU7RVhsd3
A4NIHHYzj9vb+mQJ2iLMMtyfkWq4Dy7lSQT6b6ShMrnGcozrZKVbZ8gt5dHVPPKrnFsyHMBFFcs+
gvehP7JunPdl3JE0XFwGz7VoPpY/4ysJ4fr0gLNC/bD2Q3tOXDQur2lZMlb2VqLIIrHQPkOcrcdp
sCKCgij6MDcUmRwmegn9CnSW0/i9QkasnAqpVbBfVrU+jED6daF7ErqvAK5CpUFtQaCJkZqurPo+
pz8JLOO1+bN002JOOPeVgN4dvAA6lCBUqXN0+ymJxb1zw9wtx6kxR3S3VE3NewhmJjxy4xpy2WH2
eTgUgkpf5ZguqxR7aCIw1kGhv0vKTJGt7F0wxgcfkg6o50YDV5hT4aHWsC1jXD/NfGvA+sFLHDFw
XVCMb8Np5ey8HCjfNd9lQ/XuqS2x3KIF/lp5XFUahG7QZp+t0I+cGYh1ytFydrEsjFGBRinrY86J
F0tgdX4fDDtT5PDaKBpwQ2m6zAGPOkz5V5Chf8RlxbI8ekvobkB4+HV67qyaJbEzRmUcfgIgOY98
ANHKG8I4TAeEDeplXbQkJui7h4VzNNjaKRObVRsnwjVlG1i1DAIFWg5V/VEomm17/v7rBRvfz20T
r7VWZloAl7ZJKJ2XswpNQP2DADUn/H7Q+xiXXuYdZ6x/AWt7zQhB5I9kfMhUqyLwk/hAo0BeN7Yc
XMHBD/Gtrca8aIDEydLxGotV8YyaOyve+IVnIV0eWtJWXSAj1xfuFopoVsXzI7FvLqaqZjp39/4W
4LQYbonU1QHCd306aKpfOHaZvjHMn8UMIvNF7onZAzSLKhuwagbdVVi1D61nXp0bcx4VJcHMtEzs
RvGQmh7OQtQwtWE1Iez6yBpJiimvEF0fPWVl62ZAen6fbJ6DzpiCSgQo0xF+dIhlmOQeKG4eUeEq
QW9nHJVtycQ5HCg4glpNpRR+DpAKS8NWs2kXHJzA4nIjG0iDNwtOxHDih72yQmZMuuWImO0iupCx
ym6TtVHEDU88w/eFK9nB4ScynFFEwFmePz0SPFsHeqG+sgjytW3oHhrNyH3iS36Vgvw3a2ySEF/B
eaCyDxxN9cb1M3cC4XjqMCPWV6hHX4vHdyiTUzt0ZeOFFphPufV3mvZh2jrz2uEAPx1Y1MNXUHRM
2G1hG7Tc7V6FGg3mPwW1Zvggfz+YNrf7hOT6Al2Nq/LFKUf9WCw9KxYfuPaEShhosF+42sFlDbIl
Uzw8V3apuWJ/tg9idFiTSPYn/ihYIoHbJeid1IClcJneOp2TCZt8/Ch1/KmV62VwBEH8iVKmBenU
HjS0xkEjxBKYUGT1wPxxU8wfyeCkIfBnd7Yaz4YJZ79aEK1bUxmcxA4LF1R1m1JlsuE1puLombjh
HjsaVyhWtWofZxV2ciA+2ObHfOhpyuIzdlRxhoU2TICbQ8JBws1mh9/pXZ7qFOguRbGn8Ks62Oys
iG4QaCEweV/rwZZFH00xzdF3QWV+BkMGxZc7O8lV7Y33veOxxuW2+zLwuqjCy6DJHYzRfUnK6N9s
ZaVLEG+Gr1k5QTUUBvkElbrLXH0SfHBXIDqOhekZzym6GJmlmiZM1LZdw/f5l5jRP7C3bscMOkUr
QbFwIjQ/QucRoxP01WWanDyLBp8G2ro8gDxCxc/HZVfNmjLyLCC0r0n5ECIBH9eZet9fJ3fCEGrU
Pu2K5PrqrHP2/GwlCKkuKurHbkRtbDllR7HNipJwa2MV6JRK90wXdvZAr3PzdfklzoBO9y2MlvF0
D9fV+4w6q67CI78MkmbVzdNWypyEq5N8f9RdxMt0VHHR3lWYw6TTDW6684AiyURqr+DcolBXmZkB
NLt3wVA1PUF7dwElxNyoUfBbM02KLoQuh7qeKeBdNbqzLOZAiDtPqmkChJzdhFFcI6mlgPvP8jdJ
d9m5OqL8oanfPU9fDBr2eBBGkddtdd41k6uR+q3gqBpcmhyajm93+Xw3kX81s0aJ8RnRHaKPOah9
GfHcpUfT7hg6OQmDkpXlom1XM+PHsUoIbCUdKqj0YfLCoaknKkkNn84Y2b4pfftD5ORc/opaa2yA
e3AEv/1JXpKuRn3y+GbcxYG6PY5CKqcxELkm59QFhdBBlndpMtUt344QUjMKxCV/jU+3Ds2dOxuM
oZmRa+kxnbL1ricG3bJ49wwlBQKUayvxhBJfdUua9jsL9VSgk5ullBfUh7kdhFdHNzCMsFOwN46Z
aduXheX994G08l62ylyF7VpgLtOBlMtspclASmUlqQc8vTO7SQRTXgI6UmDSEOvmO1rBREITokwE
jC9EMdI4qzZuAhJnbV9Zoj9rLCddTUpsP4vmbb3Nlz9gV9aLt46u/gjmz3JHciwQVRYTsc7TKu9u
1LlSQbseJ95z9kuBU6v5ygQOAByg5xSU7njLt3TLi9yJNNjmJA4S0HNkZvG9nTk++t2QsPdZ6rut
/0umLoxQJrGWthnW/7cvizfsbMUEMoOOxi3t3pYCkM5UXRT6I2fVGRTi15iRWj6LkoxOUN+wa8Xl
X2HJL3li6fRPnyxwn/Tlu9vVadBXdIkRh8wRrp49azwPN0PcUsjP/kZmx3C8kfwkpReOqjJbC5a7
uDRqlH8tJu/c8nZsf4i/UUL6Yrsa8hdx8okcMnETgsfOE66mmIyiKFxXKzgtGrAxOpGWSSenoLdg
i2dinp7vbl3ilZ02oG7R1KAxrgXYJN0k6sKBEmdEKsOIqg7zM8v4RJsZYKVXNkNR/2xdSYhAr+0X
kvcd26X0pDnOviN6Xo/x+wvoCMcYYVVliuLbzeq53tG5GN0g5lgtf/UVTCtThDIWQifnvNtNipmg
rdWz8XPyuI1zkfQ8z8pKGXCv1MCNu7CKdcVjyM7rDe999PJeuCOLaVucWgHyp0M9GjnY0SPSN2J+
1VLoGrN2pmtnO0twgpvqi95iXzpnqyjmXpxYnCwLYtYDEAZHirHMQwWXJAXsjL10z3OWGup1DCDH
CrApcy12VpEREbYUdhetVz3oebuUHYcz8bJEW1dVCMsWidanyAxQelWHsIkI64wVRM1Jx0TN+pYL
hpUa490HguA63aQYkDsOlTENTyRH9gJYVYqQZud9uft0xAXVUx16bznLt0bGoiO6F6tl/W0ZhJXG
Q4iMWPCUrStpiKHHXUSj1RaVH8NcE6P/oXzCYtshD7Buon9/1gHgSqlQc9/UJM8lfnFbGApeb1TR
zMDew2/6Nx/OE7EoVhpe/zhlzjcQ4i2W+DVNE/bEo2yywrLyJeFOq0IMXbXC4LUmdkxm2vjiRPiU
T5c71qBzsTi7BwJkjXG2slD7YZmiBQgCDIsmU2iL5NAebXxjffsxRItp48DIB+TpVxSxcqSMrK0L
hJJrgeDYcGKCWwsgPlzEVMYcstyQczfisKCZhDBrfGjibCgc30G8jr623ynu++A6ifWrZSIzrNeJ
4oaMyrayesA31IIREehKFTz2hzTify6lp7lHKn6eVCv2T+sDciRZWekGETuJjBfrhL1srFQ2wZZi
YeNXxkuyHz1dK7uCGaBDSCpPpfTjLUr0JlvONPZtbCDSSazP6QeMMdmIZjOXyltkPeI36lSm/Lur
4KuEWbQ2/lqBS7zXF8k34b3vxvE4HplIz0pDRSBKBCv8O/iSFscKSQukCrADHJEqCVHisdWRRlh7
HLk4unVd825jxBmBXZHO9Oqmk9wi4LOaR3o09Y0R8r5zq8I9qIlSMVAnnfptC7KbJuc/vTDTV42a
PMyTla4U/ZvvJRWfzlwcoDxdfrFdcSBqCyve57KIp62OFD1bzkHapAWRx+j9wMl9o0CaS7SNqbQe
OKHtun/cXN4L0E52E0oO4GmaOPUtF/S1J7cQ1AjAbjGsPTyyzofQ8RKCAcoys8OhbNEvnUV87rZ3
ZLQfaWFHH4U0Qrp9mkIWnd1wVVZ5H4b/GIGqbWIodnWuo44n4R112ws7CEnLFbcjoNC9/eMGpBv/
LkRD2n+ZlK/SVLq4CMbc1bztzcx21iUtTs/IRGCVfYmrGYSSNRU+rtr1yWquvBThANf33uSK+o+g
9nLjDvqPZA8q+xvpmKP7mCClVXEAyjYPJFA37/If373ucfVn8QXKa/aUON2Aw1WNTUOO4VL9Upx3
9qB/3/p2aNS0cx5oN2VWKASxBOu69bgdiTXSkmF8uWbV20zjMVtuWzZYjuwJBMPpe5nu6ElpzP+G
pA6wYBT+8m0NBHEE+UO4004UvJepKDg4Y95N6mRvmhuQZqHfU+mRYAjBJnwNHGGRVyGV7RvvIhHN
rmwDcBLD4JloQ8xR+MvWF90/BNx3OVHbDJGMaUzZOtkUtnsj6bYBGN+sRyb0GcSmveL6Nj/2qXlG
4CSWArKZnbCZcq1N5EtrKImqwrA5Wys3PIllwKayogpYwn74HlTioBHRXX1JlB+xNTrGnwlGs1/L
C+eXGmRx7kjVodxB9vz2oRxP6kyGBJtC4CCW2+LN/JCSXkiZKCFIfX4qd7nFFePj2DI/ANmrnhx7
+PlbRo52u9TFp+eN82NrApdPv0PNFKrokTOEmb/O9snxBwg0OBEn+vz/iD9Z2AHImLA/znVxdhtd
7V5P0mqhSG8qgvR2TGFgEk0/uo/Zd3jpZSdxQ3zo/pdy80mj+lVBKbe/umsZeodDQ1i418fjHAkk
ff2cVvuw50bqW6V9+kAt0Jlqd9DXFFnga6J3stxggQd9dWNehsvsLdvFPMyWsDwUkuaYbxB9pNPL
P9jC4xFX1pY/w+X7jGyy5jENiXCLOv45bEHEUex2G4fQgveQi/lV0zMwEeppZwEICEuyiXtZmbSV
707zLViCvalCsO7IrajsX9ZyumWjjHo76FnOGyiUN4F9j31yxRtbmcVliQlXRb06576q0TVjGcUr
PKy94bHiuIH5LpNtMXCYb7ak+2080pdB3sMNZvoc6QEjGMDsE71BsDnWEwqY9UzphAnrWAnxQpw0
0PFsLdAMgRdoHV5DTI81nkLMyv4Bx/LyexQdEqUeQKjJaS4ZmNjBpBVHMSIhQr52Br2yy7XCo0pe
VCfH+vjpr3tIMUhiVc3VLAPBeAq6GsXFM4m+SnGQziJ2QO7RbAyKECo38wBXbuD7q5OCsS/GQiaL
GtdX+3UgDdnz/nHjR5ja0DRVt3FQ9Rxnw+R6lWv2lBNpKrx47m7AtAARIGFWIANPdRs3f/9WxoVE
53RCF/DDcwO7YDkFJ9wxG3SlwjNrhm0g2SWFasbQb3+4MYgQLJv5rDUPDZ6aUrmYNuGVbR2Kogp8
Ky3mRd5DlDGG9yRPrfey8litMJQ0VG0jyIE/IXAkO/V18erRxOtFnnnnxlGFMy/Y15gUq46OlUGy
OktC0gd3jJTiqdl+Z+gruciapX1XGe5BkO8iccaDoD0pqNdE8CNpPX19j1TCYUupEnznBsnOMC93
Opx9+kXN4j8/kLhl6JQ1mt3zQ91+W9LwH+uX2AlzaVKzk6UaMSM2jn6F0vNr8OfB3hqJcy0fs4hk
2x4t/SXT5MsHIPypIKUHK8fZhDU134l+cXIWntujy8n06PTcNLCHAyweNKv3BhEkUDAyTf9caubn
QTjc1n+aHTNkzLNs/d6hZ3a+ENptq8xtnstFNbOh1z/dOUjnP05QZgnaOgDGquGpf3GNbGaKE6F1
XvcHOJ1OG/rkNQWzopoGvzcFwTUJMsqx6YCG+n6us6KnrPd4Mw3KeC4p0R7JNLjychXoCbh7i1mL
spssSMBdKFrooRXoZ8h4mEZM52oiU5lvEiPBsVwyP7r/9kszkwioQxhaVJ6EPxnlAzv5L5HYR2YN
bP+PUz3DyuMQ5CKbkPTqEUcvda6G7du0gDprYrqRnNHeae99tWBXOabhf+FPq7fsbU+YTOeIlo5n
eHu4n1l4jT/WITPHyGrJyesJXXa/2dK/04MFHAd+ccT+7L9y/P57vvM22yCZXe3lALOFuAhxgNPp
bnSolyJdtrol7oZgulayYeNWN+tlGJXXfvmILitkMzBbjpAP+gFvEJ10rOg8DitCjtcL4fMFS8M3
Yqs52BEulTLMLZSpssFivxr3iIO3FsS+WPu2aPGOtI7jZ4q3DscV37CrqQ7GZGaGgSC4yb7grCXI
Qxden3W+rRj9spdGGWOmRsysqA/EYi6yPdaywJB5vcu0FkLqDxzyKxDiZuUnSXqTFOhx6vZRAZVv
MSViw2Aw/TJUD+4FUOvWRrKb+4Ix/kggt4J9HV6+ELRyuiPiYqmo5VZxhewgilziOrUgzqMM9bX2
prV/z6RPxmAO+22eoGhSfZY8ycD559zoX5mvk4lA7gWLiYtiznm6cBX9J1ufhV1rvmDVLgQMvc9e
gTXPhgjmj0cxfeHzxW7g6I0pBUMG7N7Uc4TlF1uw8HPVb3CvqBVogHY6jperLSAOjmLI8070ecKs
B1dO759eFUQb9qF3YeluyfysaJXweuu86g2dqjxxGoNGbaX6quUugp6gHe6qJ78aizv9X94wDfEv
kLvLxEmMNs81M1G3byCHAnEfk2GFV0a+zmUTciSRUT7CHVv6YwGEnzgJcpCUfhK68hv/GyKZcOqh
ImgKAY8HftIk6+H7Eb2HooALif64O+oSIsgQyGYzWYDHCbDfjPpKYHhqCfRQYrdsToARGQM5+lJz
Mq4ukJ66cNAzM9cDV3uEg3tfXDe5DRL2rkGBmFWgdbiCR5KXt3kjytaovXp243ljTzWMUcUFy1wT
slK+bNHyNjJRveEzpPHTSTMZzCTp4XWe0kAGeVfkTz814aEahtu1QHKBHGL/CF0A4CLl0Ur+Sl+q
6RuhP6UbjQylWPjKekFKfW8Fncc+V0T7ble2CqhGXJ0blLOHWI9xKNKQ1UfMugCSdaXNvtziiM7F
b9oCJtoyUwUnqtWvr8eC8LkJtVwiW2qgZKOeWhzq4ZLzhWiJWnpZ9DfSH1EFvsnfcimTh9OnQkn/
pllwv4VSZ6vUzeZJ8DaWVAMjg9DRMDowGLE/S9XYcbdYao8S+Mxz7viHQ5F5nFfuVB/xj3B0JRXY
b8WjwCuYhZPVsWw2RgQRFQXR7iDfa3NqbAs+SoK/ZIAammNshQV3363FuWtHI7trWN1nHEpFTb3i
+0J5hyzq08heM4H949f7edpsHE2kVk3BMCrKr82Ya1ycdCPAyWE/h+zTFJw6u04vJoTdhYj/rk0J
xuUokpqyUQRddk+1WNHPm/KE9yn95I5uyyoEWtz+7OZMCBWOTF0O1mvdrCZh1PrVy4/oKaXiDjTd
3Bf7aaNOUROBKBkx+bx+bompO3IrEudvhvHBemtM3e4D+6lycBkd2PwW3D5QCgOteFf7/jmn+j0a
JhFozQgtLQlHjm5Y5NCbzXkSnQHJNM0ttSUlCcWgsXRxXsYzY9kSlU4URvezNJXV0N5iTgG+QqBy
gpWFqRsY2Akt8JjcIu3/ffDo/mHXJHmovZu9xY4VgzSAswaDRb2A0NppIcdQwZxvD89xAyqZCEB2
j4vXmR9fC/30fFkxQNm6qWHx6zjRTl85h3XUh1nZMnWnWVs6qcmYPe3lrlT47d/2SBKdwl1Qv6AF
mzqgLV4GG0AYZaxBVN1Tkeu7boMfcARBlDLC1w8k/niBjmSG22mP4OZxt1XvrW3Bpus0FGdZnz1K
gVnH1CvB0dQ/8GXiOewTwuZkKpJPqcfnLxJI9R7tZaTsFdb5QWnGE7hukFotq8nFD8zEG80CvYy9
tZfe598f9Xw7G6L5q7TLklowf+8beVJrzSpxSvDZnzwJRRyH0R++XnfR2oYRQSQT1CqikGg+0JDE
H3C6YFyzq8+o+VjfmOx9By1F1oVc2xUbjhgrOXgFF+B0i86R8+cqiFpLPMgtWdL56slZR63kURNF
1mlAPxPAnDBUWwZ3XJLOs3QycqS63B76T67WDMMOWvTJsJPf1KDlzJY83ug5al+1/e3ZLi6sC8Kc
3wRGXdtQRYbzVsb1wLbMAO4GrtjeJVcPkb61LRyNze10EaDZbbMuxdSisYR/fUteAjdFXUKdnA/s
BtGY+xGg9LvepQ6LcUKmROTuZ8tx2Jnj1kydMu0K5L2NQd7GVu5jxQPoqDT3v3yhX3nfBjOkmrR2
VKr+NPi3EaqwrlX26VcZxKs4UrHl+0+4ZOvWmyxRBOCbHRuJJdxibGkCYn+6LjyHtc5AbDbpDWpV
a5oLr4AV6t4GFzjjCSA0WaC0SxZvnIdgcN77LT6fwe4c7MF/cKK2FbyflLWk59YM3+sACu11Kiz0
OLU4GS3Fims1mwQyxiGlZW5awoj4ABUxRkbkGLwNJXJfEi0xcTpvQYHWuY58CQmK9s4P8u2s8oKG
7aRtJ7N5aRXkHduXcGaA3K/QOXfakF/0psHmKKSdJaNeoZnTmY9wHlDlz73erU2VcBns8J2xBvsn
HPnW+o3XdS00TPDjPE+BD4BFYjXzHr48Kd1ripXNqo/o/v0Pta0mEGWRGPruAM8go75QoTzc6RTE
HaIMrBBHJblq5t33n59/msaubYE6HQEt4qJlMh9UYmVYmcG6uMrUk76PcYnU3SCLo4CZAhsbr4bm
cH8pcPTpyFcZLbhmgpHd3Jxk8555XlMJMQwewQS20x9XiW32D8tSBUHBdAhd4qp55z3nMtH1LYd9
TIxjb2DTFrKmE13VWPsroBuGKUN2buH5PlDDSMxGni/uYM2dS5qVtLFUBTEPjvWlKh3sEfXPZzN8
1de0lj5EoW1/ASQlIRVNwhwCe6CC7Op1EzPIrhfzXt7uV3XncqnttTD4/B2hV+PGJPMBAOeHxr4P
GmngwlHW9wB2nDbuo6Yw1iTuO4Awc6edV4yC4rH5Pl36FiUmKzOD2+sq/zCyKOjkmTMC2F1ObQKQ
9T0g5Q7r4+Fwu7mVeK5ZlIRuLr1eHwIqUHH5idmhKmt1gJ5pkUcM19IfLBlwZwa9FoI7iikPmRb4
Sxt2qgOyb+IxOeOsZBf50Do0dY+IB3UxWy+ymSZljka29yhwcek9MhfAK4ByfcHPsc+9TIiYlIL5
1R0X21z/7qaZoQ/xymfK8o0L4kQTdGMRiKghuiJNVI8tTdBDqBORyVayiwEIrNluZpYnJBVkq6e+
qL/IFkVbIG9IR6Su1poqsokYShV+B8qIVmbl9oWPrsTVAE5ihRnRBL2r1jSctvcKEzufRA0f+rNk
8wlZVa4qVuhIbImF1Aj/MP8j+oH7O6MTpQ2RjF2VsvY4jDtYmU/b1wEffInG4eW7Zpni82sh2L1f
xRaFXm+QaMF/+Nlheg6rccIydHxm/exjsyFI/Lsbfj/96tzcj2cPHNNstFmd5tDaVASou88ldNfk
78OivNX0ScfWE1M8pxf1vi2Hd+lupFrqG1lAntISiLoIajdII6MhDL9n6HzkLVIGF4E7Fi2Il4xn
ADlgEF1A7b+Y/bi57VEIu5LN4jONB3NaxyJK1oZkOZ+++a6vrxoYwsXiO16XgrhKqCAD8YjX0xvG
8OFdWSVKFzl6ebbBoXr9WiZg25P0XrjWRKgEMkmDga8BenMcENq+J4eYb/drC7hw95/W0BSiEEEN
nPv9RnFi9n2KjsxAG650AhE3ujrpJpYojjMpD5X6JQa7JgrqEF8KxP3uXFlul7rozJqznkBdhzw9
FuDNKRC3EuCkG/zqAvBGQew+S6ERNigL4tDiVOx3o8xxWMAbqntOFiQ1SCSHZknB7RXlUSAJvg6J
57ukLBPM7Fd33z8rGSYYNBCqWdnW+3U4gATCPx64U3nWH8GpeH35McVsTlO3kvcg4ovq6Cjr3Mxo
iQghBa9URC8rS83FQ4tu7ecJvrsx8TsIpSDqJXfeZNMGOkTw+Ljp38Ps+V0sTCzYxfgOamSeeG2J
g1An5Xun7hZBM8Th+8HV2FDugYuxxHDtRCG3nG5Wkoq5WD+0Zae0t5r20LdZ6Skg34/NVY2bJrqk
/Un6s7Ff655wr1dzTzMEO1UFU5qqT70t02tqFOxG7aM4ezmwxaARAytyzoyjiZcceIKGMBQ8Y1ji
G/IwaFLpItTXyz+TWrrK340aIdQl3nfMioOtCI4+K+wkx3Nf7z+cWQ+Gr6N/rSazxJdhuYw/1Kb4
/h/C77qzub17ybz20zyUD1bJtY45kRKfb2niabSa1HgiyhwS8RxPBmQKEp2ITaR9ZmctxRcl87lg
BRmvbncx7HAvey+9kh9KIk8SwlbH7IUJDacwy9hrO7mF20WwZVb5ZxFw7Bih0pdl5LeAMlSjx1/A
s4Sa399NXrMmaxfAJ3KiAytxy/KiqhcWEjXMQGNv41HwpexTyTlasOKlXghP4JRgiRVPRyR4x9x4
0wL2vAbaA3veTfxjIk1mQbnNqt4NidampSDZ5bK6d6FrJREM04llyBhx0vg2FN0ABnd/Yhfzx5It
vIGnOOn9ar+Ar9PMBLyNsoSHgq+18bTo2dzERGlBHDvYyxG4qPfVgZZ0ZGu3i/LWEKIfaTfIOxTu
MnQPHhnsWNESz5CrXMc3sCVnDNfVFsYAN4t5HpVbt7n/ECAKXzgagchJ0IpVQkxHXRViWE6EQzGq
sKvIFQ2X/cdNO0NPEYvT+Bl60LKrlnVokxRpK19nObG4NcepuLCJ5l+9Xb7A45/0UapbEsxPf9cH
WG1/EFBpe55HdSdqogZ/JNcOVCod09W1maJZFWgIBPUrKp+I1O2H/dTcyl10VRpcnFZqbP7oU0iM
NtJznZC5xS0hc6tFIT1rMng6dBhkK3IaVezGmak46sPeVYMk5q/VIhgKeDfSYaD+cQzSRR/wKEuF
LiMbRox0urt0xCOy7QWaLhPB9/ozISz+OZLLTiqQ88yVwEquPEwZA566WADvsbP/TRDNRp/AIZgR
uHkugaMo0qAbfMouXjJWWu5WQyVh2B7kUGA7hWyQUISHzX+eqgMC43/0Z7pZHtfH0VV2IzMZKqWl
9Lk9Pbmb8ItAr0XobqydZH6AFvQb4JX8spZ2ZfI3yokzecjNPbSMyFUlRq7mjdii0KQRxgd6GDRl
YXTZe9Xy9k6c4MavJnuZKmq8UA3tm86QaDKMwwlDU1ixPMe9Qk0jyUX4bSS4ZMule6jNRpOy9Tp2
uWLqP94qjYoV9RX87+DRafdOtfcjCLQvEoKSYctKojBN7j0qoKfCBmXiDBVsGYFyw4F1In2FOvan
ib8Vd8C0MIyOTZ++Qzt7zCer5PQv7UWrnC/rNiPY3lx/7LulSY6UI5Rx8DinCcFryni4p8jsfm1Q
BUJsj40f2rc7hkKbbx4NWVl/jI4PnDNqEu46a6MHBkYFp2RFyJP7qkGLMrYGIDeH4neulEagYFSl
LCfJirSm7kBBg2fSun+R/WIgBRvcRv2OgoVKmI0rhPxF9yutdaftt2rGcOZBLPk4P044ZucPhorO
zM5P9T7Szk+Kw9tc1m+U/68lmKaFMmnu9lCxDe2Fxnw34KNNl35mWti5o/3mAz4jSoIlfhfucPjx
LolUQO/R8DVMkQVp1ABstlZjcmQUEFHRVmAIcJSkp+8pnxO64ohhCyY5cTVZGLmuUJRpkYJ32/3e
IOTyeIRiCg1gIjJuoLvi0ja6ZV0+B8VYqiGSG01og/Eko7sjqSD7qddRSMo6D3gc3ExtpkSEaBBJ
ITqKkmwEeBD2FOK7bhip0X27i29euKEy2+yX41VeNMlDmFckZPFhCex9lqES6J8Wcec2rgwShiRg
1YAvO9vtM67vuQKv3+DE7ed0XREjP0KQoOmDnFrMEogv/QE10wx1/YFIoHkhLoZMcRA01pvmMFW6
7xwS7xw5HtTbZ24NgNsg14G4TCPr6ixotXvti2q+Ul7pZGWxLTwgUE2r4STGr4HLFz9OsW/WUc26
xY8KmqWg5bUXly+lsFL5IRBFdwxWabQAtK1OJHMyMkIhaAA8jXPpbSYCEEd84ky76olbeCUtaBmx
//7JJdF/ert9XBd/+NRBm18gNDa8WjMxK1fJXPiNh8Ifl3rHBoB1ntnIX95/NEozAiuJvDKt0lZf
Zi7pQTb1fHYvlkPEjQ+/wI0ShWtsQdbBuzlvN077uLYTtkLVsyYKSMEx14laX1N690jpFR+ffcpP
8AnEKbHD7l5/ItMoNYezGQXenIWdvuzAK96p8p1pN/kf0/sAYv6LxTMD+OydZPTieZdKhDszelvM
CbNOepUxh10au5XrWNxMa5Sps5zbL0WJshfRCoNiRkBWA0REi5+n0rUfVSK2ogtO5P5wk8G3rYWA
PxL69S/2bUJbCa+3nCZcBTWI5GkyvoLVzx4/RzezDKbY1oWD/Rk5y+lpJIdiqHdN94xYmppsX7kD
+xyKWZHq3Xjr8KUfvgoifXtNcs0M52tov644e1RpT4/ADrLZw1kyE4WINUgiMv/TZ99MWK1llbVa
wCrXE+/9c6qEAOZpN7gHF0cT69fVC5JM8eTaefEd7JfA5n3ctvPrsx7RKqLd6OsOXUvywv89a75D
booceD8QpavnNbMfEE4wERctM4N7RkAgtdZGx5qklZOVy8HBVX3BK36eoSaWxC1Fr/BTYN7gRLNY
fDJJIMf+sZ4zeqqAurqI0H+8iWpwamcRs0t/IJvNoWMLuTS1XAj0BGliUGwolorj3AeGdvTTPY4d
Q8nvCGpJGZwdH59qHMKG3n0xyTpASu6QAPB1CKQMYWWtM5kdzYr5f3RHtbUFJ6y9RDV+YSO3empr
BSQZjXwwScisrG/3S1czfZqI0cQhqf2MBw9t396SL19DImLkL8ypxZj4Haxc+aqU7d0YH8+sCesv
KQp5P3KhH2dFN2ePXmbHNKtGLuWkhQFtpOY/WCmt0/oApTtgdvPPmKbE58lhHmO3YwzlBf0ORv5X
tceegOxpS+XAH9Q2qoee61s4gaM9bizabaDddQxenn8Qo/hzM9Yp22Tw+DXjXQlYUZ4YVcE2MTjz
J/FrV9LWeS8GxZybKtzvSEUwX9ZNZk0/arxRCqWKaQt5SHxUHKw8jl5wvdKRwCFV7vpmuHySmCLT
TcynXGtId0wvWbe0q2UOJIDK8gPR8oi70QETAqP7E9mHHSD2ktY5w9QZAs621Ul+ls7MV5njaBE3
y2UP4DxCgs7S2GkcbBFjj5nQyUbZJh2wYrw2jLugjssiQDMS9MrpioFfLHpy+dbIHJjGm9A9ShF6
Hyhl+vl3/Fu5+kY3WSlyNQcx+u4KTkxagi+lmVQ0XcrISM6/9uLvVq2TydsczHAcLbu4XopDxVec
gsrDp8ehWL8LLBPOMeUe/y01bFx9s2TtksG46UyvmDd92qofOXMu5+IB+CAARLis6K25wVGsy0EU
MTC+xSUtjrfOOnvyOq3XSBC64sjE2DxXwOFjKVRvXtGQ1EKvR5F/MczEmvpD3LOKVeH9HI3gpgAo
oAIwGFf7aSfA/Y6hYl+FlpB+m9JLO/JQzxe/rdIEbYwb9C9tq6/vqXFVqTHtDJXr4kHxUfeiuhK5
Jlk1BSGq2AYUExuRK2oEb1ImUTI4mh6U/ScfFqj385RyZZ2kUgnDCbYkIpb578DzbFdAerf7bLKP
iYWA8YrvHnMaLXPSCJHuOaq1sf/QJoyKcqYhYijTOMgxC2rCFZ37WlIn+FXRm6co6G8+DkiaYJA6
btrGS3FCHPjv8oqdlVIitdHk7UbMPidA5Y+ZSX4trXUQQlEUYduzPRa+CBl9IdP6ubIzdINN9Yqn
mCPzTeB73cMJHpbNJfXVWFlk6NJah9a+JVxphHzVmnBNoIfRtnIkom7+kchwkI/K8ggGdkOMkS7p
4MZjQPafgSbiUyhfNxojUs5qcMIL52/hgMtf+q9gUdCQv0gtjYPyPCZbC2eXaQ2VUk7fD32H7hxh
I8RKLfRl8YqkOOTT5jjww7N+a4cGhc3jk9tO7IQ3BsWb+h+mR8Ma+TLy0hEUkH79c6KI48GXKp75
cSdqNHgDVq0JrZOqVp74EDWQcKxXfd17s80rSRhCZQSrIkSFvnxyXus1+LtZt/nJnq/RRWXo852r
ZLFaH/p9+n5tylCY0DYCxP9bdZsaFsx8sn+FiLAcCVzIi+15GiaaoSubUW5j11qFNluum7rwLYNf
kFDPBFl5rpYVmwPFhROL/ZL+I4FWkynf3UjCns/5BTjgI2bn2bjp14F0qi0c9TrefcW0gaHgFCug
C9AFYNrSsnXEPfXulXxUhVzQid4xbk6hE5L7X6b+nyFYDZH6tkrqTr17sDla/Aykh9u0eAui/kvh
5Rx+QHIR6WvNUzXdgqeY+WVTdoBVjqeSBjKLMIO70hAmnJu+ozJ7S+EErE/arFfGvqrCloXAq4bQ
Fk+pha3MDYubrJJeT1Y0s+Al5IZC9bguKVVEEg5oLAVOGZ08GyybYFykSqa4Qs4LFd4YwzD0ngwj
fhHK73w3gzYAqpqfVF4w/9amuZgGCuCyOvxeCxDm0Ltt6NZzPvSJ5+qdQogVMU/HHmfD7dqxTP9f
KITA0XiGQk/h5l73j4y+IIA+ySXXG0hXbq6E0pUo7Dc8V9u+moeoAPLLpAmT0OJupVpiDpc+1ZNO
Xq+cu1lnGcqqO1r+SgJgh3lPU5qDAmNjMvk0yCa4nct2LZv6v7t7dw77khdpKpXZU/iMzR3iH0qq
VGk/Z/rALPLn+Vu2YS4TruwlIBUsW55cqFPRG1DPrWqIdwz/mHeb/dV8AJn92lRtehMoLSrvw9V6
ONE6u8Bl9hkXkuSCrVkFoJ/8cBhmMHtDu+RdyBu8WVJ0MXkwyVpdvMKoRr/PqWtp2aAcZcZC77o0
Ruv6aogg/4CP2Fx2BirQjinjTGxV3OE4MruZ+2N43iBTYeysii47dViIFkbKQIyWdhyZY3sfA/Di
3iZtjwrDS9a6La1G3iKK9Ngk+uqoBK1uzVFJtzT8Jm2E9l30hObcTxjGSo5PE3E+zV42BdKO9ItK
WLRNy5vtgkmXpBqCohyMQEyEiF54eXTJJ22yauJBl3RlVDTmnmPVqPZBpnSxTIWCF17+DGXveI1l
ycXp0J/43pXtYqm0k1zTe9RXkpDt1EhyPBTkpXz82tiuZot8YRHAXQTqZgD7beWn8TAV+q2H+jtZ
3sx3aK15zhwWTWtqEehBYGvEceQpksdgWH0g9mTZP7ujwJ6LM0w/eJz9Tp9zmulUzzltnMaLapPZ
p1dbb75c4WXfj6Y7fKln924AwHN0dJcxAc8tup6qwX7XWR4qVtexR6wZB4jSK0jKuZLFJpREj5xp
aZfv0qbGUhnE8m0OWHQsl+7LU561O8tM6Its0mNSIVOmgP74nQK34FD7QNJAkyvgnOPQOeZBG0YZ
KepGJq6GJyYfyXwu+Qfnl46WvDOBqbXk9H5WRG6yBnZrn3SmVzkMFEDMQlBUjtjFCNJquCaUgqDl
PtBH8wZ9CKBYjnyftHAYgsgnqXV1fR5i07+LxnTv+CpqlKqPV3IaPkhX0nuHvuDtg+Vo862dQL3z
fX6Lspz/4xEYOBP7Q8eGkUm9PYBbDboWhC3s4ZWvuzS23lGZfH2OPRnsH7SIhnEa9+Xa+WD7grDv
z8UH7UjfsZ7hiNgtoqSOGGTxw7jiX7Dr2ColEmHCZ+tKGSH7u8Fy4hAj6+mXTyfgCqPVSBr8gF4X
+gIn1oThno9meuFo5UuhMva2Lv1ptXGozwh3mqckjC59OHCXwChwyDkV6kmC97miiyo5i0SjDHWx
n2KSn9p22Eg9CXg6EZwgH6cEvA8wvQex5uCN3jVuHigaaakq7S1/dviKvj+PM39hEU3jcqLQV6bZ
aV/YhGYmV2t5tkK+W63Ww3I2S8OGvFFvOZ3So08xV4zsPBfKSD4MZ6JNTD9w1Y6Io0I5HqG4Fc0T
6sQGgSfwLO3sUKyznnS3rTnYxBnOqXZXuSujh5lGWGTvohW76q3bJ3024HcXOlxo607i7qEnWxQG
1/FLhnhHEuX5VCNhPBMzGZ2Wanlu5VzlPoQYTlSLSCAI9Xbxv6Ep4UGJBq8za/HwmZOk5P+0bV+w
ZGrwRVLs7XzhanYdOPn3qYIlV9o7QC5FTXaafI5nRPCsLLs+FS2gM0YhVtr/YUsM+p2ZW8AmuoLF
YiFrezGh3dGuUrxlxwqYMAeKqkChVALBMoe9RSpVzuWkXTzh8Fz7W5qkZX07rFXQ6MqaT0OXjtYp
aER5FiDOCNfQ7QXlxB7t7/Y9DJGq4zB2TVqsGX4e+4aM6VRfSfANfKbwdqjAIj4aTv9H0x+fAf7H
KBZ3DgbJPPM0WJ/R0PnFA2FU0iPJVaZXBsUDfvs+D4e17nqnzsVYwd8kTnUvg7gwZFVoECAQqNO9
xxiSw226vV3610HSrmrLBAbVpWNgaSdzRUexAbnnD9nlAYoqbuUp78KusL4Vm2ZocGTsFRTfFWhL
16C7bIFexi2+ynKa+TuY+p7Sc2hKdyK7j1xCCC3O3S5gJ7X2+tAlZU6thfJThBn1sviILdgqB3+W
NBdYl2vhSV8z8wCtHGWxaqDgemUOdKSep8bIw+p8UC8RuXVtXEjIu8i4yYdIpdIrmmdFIkewVYQf
GLNrXdzVcgujBdok5j1O/k38RpLsQ0kDykzDMf/Pusi485HKDcnM60toWYLQeAH76IftYXPC4Uus
TM68BtRY+waQ47GVLdzBiGjyxcHkID6SbvRPFgmmPH/vsfVsEfGSn8iWcIQVD4nkSN7ZIzwFeYNT
PtMZmTI9ujcAEQsqm3f44t/po/ihm0bPGK6mp6l8CIpv7DGVecvgqhEubrlxvWrm2ETWKvEflz5t
JwW+gyDQJRAUIaWGdLJxo8XDHvXX/4I70N2a9D9/W/bWGuBQW2RuphG1UcbccEDpzwrcopeL27tK
h6tPp5rT+Oq0VZ0NUQyUPJx1OlitGKp6tOLDvO3FjePEOhd1+LbLxvUhTAL4zWYPb0HJ95ijmbVt
QbDvhhHQvVWwhaetlaHekEW1DLSC4FaGXHdtFu8vId9g4xK7b1Ok1MyEMotomqdxmTwwQCefIIVr
HmQ+db9qsRod2O/vldQLkOMOoazMcrelyeQJFTvI2vl5QJf3VPj8TReWHBSX1j8fB2BJoXXOYDi0
1gEeRebjwRB0/nJORQsTG5PfzFczGz59m+oahYpUpYUJMaQZKiODhTkbURbk+1FtOXsajlK7xBsm
+kp4/Rg1TEEAOqUl1OiPYN/jOKVYmeurTRBfmP74Lp8YA9gBM2kbHmYtg/g9aKQnpq5dkoMXaAno
+RsQe05+BT2FLp30nYsoP1o218LFZnPEiLLLwdcZ4aFgX9zlcDldvwdb5fz2b+b6LoYP1BJbOGlo
b9cyWWJ5sN8GrzZXKJCLtUjiOZDx9BpI6WnWimI5JRWj3ho9FbOMbnPM87NeSRaa25moACreKc33
ONMGBocM6jN6DFkbXyQbTGUFGgQVKX971OT6Rwvt6usd1P8PDFAeTeD7YbVWVO03UknpQgaobvIo
ha/NL2i6OtQrPORZGsxjQCvN+UxXsAXL8jE4Y589os3qFJnFwKy5ClCxUoSjQeceDhMMjExbhRLl
DZdtAhvqJVwEfAeQhYI/BR+wIyk1hTLc64KM/ts/ddRFFpY2YRQSwMbYxpHbhKcuvsfEk86vQwsV
E4nGksw7Lyd0w2zVdz7IlkvyuQiURAXHjfGkGk/PUTXWiSoy4nIyA3Q07Hb4YAkbGcwAxXPciBti
PfOPCf/4qZ/QDnYPNLOyKxZrOXRuRMdI5jXpWlcWwpl11+Msc/BeELGX0XrXTO9sLdLpc9g/YZE0
aB0NjgO35cI+tP0Mk1nAdFyekd3BdACVwqjG/70WDPb7XN+3SGVGlL0IK+AcGO1Fj2S+kVNEZDM1
PIgZIFCbebLzNcD5Io563LWKwCORrKrWmN6dFPVNECuM9VURwZfY9RC1nFPAd4E5QSelUiZf/veT
NJ9b28n6AFvYYL9q7SQJ4Zmol3RISUGX3qRdko06y0nvxmwLEzBjarNG4/p8hOj/3vEuhy2Ekt9b
tvxKGo/VsA00J3M3ytQnrTCJGGiGPrLAHgoNezze3qoiwiwFidCq/uViD/zZl/Gv5shhpGBdZ74X
AOMvfFsJHbNHnhhXqT3m2MMDajLtWvySFY+hWWAQ5cwGL4NIlPBpDaGE5fDBzTQuBlIyW8CMetA3
OZNx9zo1d6wCG6ovGCF9nMcK41jf0GmA71rWK4/ysRyiBpYoHTsdmWkxIWNTAaRgpUiu04tgCTfr
fRxp+Xw/0eC3jgTg9XX9Vs3GSWUTaBCty0r+VZZ+jK0CFD/ieLnyH35X7v1qp3F37V2uot6XT7g0
NC4XWDq/Omx/+PHKZAE1EB4wrLe6xWTgmz2hUWYO8eidKtonZliqoiO/7/Q8H04i927X/cOMlVQK
pkUdnwbRmq0dplBi0tPtEJZsn1tQk4nd0YQtMIp0kVb2s1BES2uR0KbNxp7NSnftuxlS9PUxMZHY
96MtgbP+PItWAR8IACI5I9cDxCsFg1QYwVPqjypsVAe9EFo/hQOlvPy0d/lM2Z5IoRz2Z7XWTppL
Dve3NpgmSEXsiXJOxAl25/VUg/kwgWT5sk7DaI0B81watBf1Mo1f847A/WqqJI1i3v6VV3R3Q39j
JijXld1OHHcyzZS3IkJH6qGNpllP3MIWD0Jzm0vN7G+okiXI0ox/XQleidizoKh5fIWwja3q0hpc
RkoYfUYQyJOcanY8G6Be7vjebR0OQ8yNWLf2UqAwhwQ87vvyxRyyOAAe90w5LhHV3YOe039TNfU3
N5qli3C2ZroMKNsx6tnZy/xeCLvqFT0o6AqqImVtmGjJo79+kqsC6hbZtd0m6DOB5KKvGMq3YWgd
ABaJwq+MdzOc2P2CjYWrViaFJZHZQ0qUtsi0ZDjD3GWUBqZKPButhRnzTP3Js4aCNRHM2764SkM4
ZioZuSH8bC9CQloH3G8wOlQ/82BFlAX2C757h1Ikg6YOFZ4mP+24lom3RJ9lkaSmvg7RT1Ib1me1
FKq08/j9RlWq3LBnKZJz3O8N9MTinYgqPbAWAnAD7d56K7NnXTStslCKJMfDZ9Um84v+CMcp25A1
4fq8lYBpGSeKUjXKnVd3sBv2vNnnRGUKYLrT7yTfErk1OPCLKFCkol7i/bIO179gRuhQLhrk2vlP
kFLaYfacplcyn6sX/jNbeXTQjmBLGVC3I1WiqkDByeCJZo3CfU8dOpjggj4ri2GX/s/E0fA4rJ0P
HAJhy5TOPYflVqgYlUhz6GCYc9lXJwP43yjkoNXGQfH90FHO8rP6BSaMHgGFhvFrqfKapv0h7HcD
2ZPz9rZnAXs6ABC5Vex3DhnIEtv8mSIqFgu2VZAZ0Vh9KHheIsr5J5sZ+Bs4h11LBjvFPUuZV+U3
P3nNNypxJVgpAMYYiOLYwIoMYprbuhexaelyXDQSlKTMHOtUGazs7aiw3qexROHLdl5HA9nhEwGS
pVxjZCOOiYsIHqSbEcH/FHj88fqeOJQ7VnY8X/TFpSCs6jdvQrbKmk17f+l4dQHQb3MLYLHMgdP7
iB3uxqPgeZ08Qur0W0fdAX1hqck06rmQ63FcZDPBecl3isYIxyTjm2gYoto2ucQC6p6UMkwf+tCL
CvvSBASbQ6tSWGnMf7H/NJVxMyazD4LP1uHKhQm0fl8Q/J8fZObPy9rQj7mXTAsG757er1ia7gkd
79bokep4mfOYB+4jywUEr8wq5AKUP+Jv+VE0HlTWk3kKwuGS6jwez7mOKF7fPmemOk1VpuBM2PDa
vs5ENF58X32mCbHdyyJCMYb11rxvHkPsrLkhrd4f3grl//Uqe7IzfQ9lab/xly6l2CoxovWS0nJh
eVUI6FyhsilU8wIpIXi5V06T7B6drlQkIblHQ0Uuynf5lyphTxpCJwcXzlQDwQ2l7ybJVTBleNoe
XB0RylaSbS8EQ1x+PsldKfT09VfnvyS55BbzWBsO22dXcxglWIptFS8tGOaU0TGKMg2V8O+aPyfz
8DGv2hybhR+gEVhSlgF3OoOOs9STvVAaWs8uYHBsnMYSw8mpy6Gvg61TWiDse6f7cfFAgn8X5Gz5
0yqt8SXRGPPhA+PJFTe91Qshgy13ClavxHgwYqWmPpxQHqZAqIByUmHcfvEsUtvwdMIW4y34dyCm
W+dyu4lnu87Iu2F+5jvQSXqCbXPuHY5ffdzx8q59rS1Hse2UtOD/Eeb9xNMK1XbjomjYodEJ1L+n
Gbj6Tp1q0A5CsxuFqcBHvPyohHJWOjxNK/sroP22053ShzuxsdkS/cVuDAIq3mnR9/pYQwEmW5FS
HYCUaTdlCs3Zx3w3YpK/UcqeJYR2XNYFe97H6gWEQToqvxMvuYdTd/5Zff8O7YMqpGwSyevXNbse
7fwoRMyh6fqfQshMhpJxyuSfitAzplacZ2Gl2gvCLD5/NtYceNsdYlVkeQW8WNWGth4fwooyDy4A
uAeZzaLleLmJWcGc2smG4HC00gZfHkZs6BMuX/QoQJfkkqvePWQxi2ATSVA92FPIB2OZ8G94Opo7
sTJe9IDeRSwOmq0UIDIlAHpHF2DOEO+9eq80otWY/QIcOA0PO0W1dejr06uGv1H0OHwRaB01W/GX
BSJLkmIhRADB9YIHdizR7AKzq3sNnvslFv7KePiz7DXIivGcAWyFbzuYW+SYhwrofOkqr1DU74it
ras8W9i8Mtt4ew2iQ9SAz6rDidbfFwxNmFkj+aBLauw3kdMiYUob7mpC1NNW5a9foQegIiCAkHMF
RHIV/eZx696QIUN5Ag3MyIxa2tigPYwZXhWqnPhCX5dkBui+eBnfzKswclFti/a93u7a9vfrEcpH
+yG1EvGeGgMb+ajswGx8Z2fNUDbp5YtL5HKCbB/pAa7/kAxi6t9YB9PeGalkWwafCDBkOoBbMy55
34LN10dLBNGvIQRXilZoTOlc+tSu80ndF0GWvAVbntBp8EyabFPsSaiPyTlkptLH6u4SZxQPT/4R
kD4GSomExE5GF3zLHLJVh9m+ydKsTTc2Vepz959ppFv+iAFCcN+j+FOiGlhn28pQUt+IO0U4G3mL
hGOkqzykaPaDx5i7T2kSEiS/caNhtbD28ZcCfWtwGxaQAE9HjdV/eh0jD72ixyJ/3w7RFrspfFM4
u3bFA5scJo7XeLGRfpv8mTYTyi4ISNWSnavnVuhYj7RM4cCKc6H3mtFxS3L48PkYRpawPxaVvFkr
oCeJ2krF9am/Z5sKDP0e+XzoDvowTaxUhAwBzyCDyf4BpS/kNWsl5RX8sKqdUhVH5TmW/mmq5xWf
d0TU8/tXsEN67CRCQeOpKYxlZAm3uilagxD5BDX7rNCttSP+JIiZaOqrKyop0ohBFh3JeDPpX1eA
wLvcK1kL2Po4Skh0934DHGaiIbzEnStZ4wXQzL6FR2pEHUewC03WL2txK7bzlr9jbqygG5FyxN5l
rmMzE858VF8+0rFDjAv5ElkgpeGkle3AZAdE2hgi5zQAyyIi1VfmyKOKKVk2yixcu4zMe20Wfm09
bupVyWC/MtK2O0jmk56uq/721CtVjb173s8Bo8g7wFe5Sp3iDbhfel0ySeSN4OrVLktEGEcokM+z
Am5tvKKIXhPZNLT+5xIV7SRsnJ+syL3Q5osfjhXI7vGVB+0FLCwgo4d8quR+vEyFhLwdkx5foWYB
Rpmw/3zbRwsYIgckiq5TcUsC4xFwyZcso3XR+r4n/TvwXPvXCTkArFm1crUB9dO1xv05hr47+TYN
7on+wPeuDvvVItdBxlKPON/idO1v/Ox+gbgnMqfIOFJvj/5ciGHyzrFPJoxZ0e9CHa6DVwlkGxKx
MRu636VHEGEA+z7g3MN7Vcio5pzE/MB9zjS9JAubPTzEtIjF6JtOGm5ih2btcF9aVs2JmzyLhiLz
aZ35qq6Yb8VKrq5Hc+B6q5wgzQZhe0QR7QwNeA8kHmRpN54mFkWMY26nnnbxhpQ3gFB1jjX8DxuZ
XscVCHhWN6ZG6cMoyGY/H0jvueGipxl3HJb2Z02vk7z7jKQGbylDpOQo0zNfS9f+HBcrsgfiLL3C
J/WZcI1jlagaSw3Z7pngup6PnzLnyJ+FNm44Gqt6nWWdOAEGsH51OS/nsxeb1RfNC4N4QFSg/p2m
FKrBWGoZ5XhY4lcvVFidHi7jufNErgl41Spp3+8NB45lhxqK2W6lWSqagDCKeeekTSUQ6uJQz04t
nwVNnrUJgEtHBwS6oNOXo/ZJpZhDMOXI4dJeXm8t60ykEyOyy9lJ6ZmeDkzZ8mkqIk6D3xPhHzUW
M/XbOAeJEGuoNJzq3srqqkn1AMgOJWnyS2Gp+1+u+A+UJxKK2c3g8kuWPX3AUBLGbN6U0LgoabTy
oK7bHhn5ay6/3vX27+/eYmfF1xYGd6wvcRxQzO8wZMa8WYfKI8o0E8o3oGwdgsWW22nvBuLitL6N
ltMf1g9xCekmynsPe6q1E3PmNIdW7IhohqFfokoDh9wuiesx8Qt5ZvyDhyZWKID6mo92uVsbCelg
/8s2CjpZnvDsZa31n3fthpEmoSpeV4yPVtoz6y+HqL9izz+wiKKbHWtggCcX99KGEFul5ldZoIp5
hr5rtY9QRbFWHf54XfwXd6wf47z+EEji76vwQLygTEiHR27vDK0sVaaSf735jCAeGBxqkX+psFdc
85Uxroh/e32p5UrRiDrs4s9bASriuiDaCpofwU6mKLFjnvE3aRMMElcf3UUXnuaPv2L9HWk8La1l
OVjRg+copO5Kv4VE55M4T25cJ2Q77S40jYQ2dAfJy36oFVLxCVzTSn+ESR9TqmRTzH5B9JMYVqKB
pivXD6NAW730nmvqY0pW58tZDOcipXh+lPg4H0p6zwBuoUieovAM/5OyK3w5saHRAft9qqLrwBOW
cb5aPznl5eNnGUs2mJVqCabhmU5e/J3Q3VuXY+YcDGdUDjJDRFfxln2jGT6EYgXAJQ30dP8uGnnZ
U/efUwBwkR++PJWEOmcT8EYrUoFE8f80h64fVieaYapCNjaUDBDHIMs8kEnGDycZ9g6k3ZocqGCW
Y/VMYXn2AAk0ecjfzE+TA4RGu7vOFnhpeS7OLqygv+aciahI/tHyD5xFQ2SISd0AS02495Musa76
rswPpA9xJYGh8oyGvqJe70M+N1U3Ys6ep9Sjy2qCuD6/SIdofyMJg0uB1Kpg2CPrTgqOKacl20a9
K34XZZKBUUInZR2k34myI2XiTwPaP1D4si1Iq3o9OVvLsbXiqywHQpUB4piSI5rMP7apwjffJ4pI
owIK1empvdgLKQVgYkwbrwRO9eRJBtQcdsELDyrgf2Lbz3erkbILE+3gX9o6qriKEd9pGtf7D6+j
fEoifY8co0w70OzAzyvE0mlX2hoIpFxxs2FfImZ4c+vRZvVGl70XRhO832lheWXu9j0rg8U51uc4
cP5GQNl7Cgpki6RjvZtQ4t8n4XtXyLU7h1enqjP6SSvgwNNQdVSZc7mvJSr6unf9VE5I99Lcd7tN
ok/J4lL+rMo+PV7rLlRribsqjdPY4Evh/mr0Ca/NiZyfjhnr4iR+eRkosuU1aFBo/sEm9XA5UGSv
vlAr7hRVqp4ESNjPGz+sE4xik2zmOdw6AopbnW2XxPhIt9yp6rAw1Bc5o/2JT8i7l5H7aq5csn4T
Ry+yNDWqn7HeV0MI5PuaohV0YsWt00W7lRv/9yc6W3oDva3Vv4BmQEbIjQLzWHIehHnhwbniinW1
LPGdhP96CyPwR6r6I2kdPGCZx9Fwlrmm7eRmaN8lda7vwt9Qp+mJ/M4KcZJGYaWKbcc0tVCYfa8g
3vTZzMqsoSP1ghNPX1pxQYPMrpGaB7925uxCAVS/CNm2WaoW1vqyXVOHlijWu3AZH3hc++mIMafg
aoZ+X5tKEyrGOAvGdlbT0RDD0ShZcdsfD1pIIcKuYHqcfT04bQkhW97+saebZB51r3lN19Emm8r3
G+Zrhvqy60xshM/LtqqbNn53FcycaJzay0hC5KDfdjE6W0L/V0DA2qd0HrCcfMJIA9hvcjHdM4IC
ztUOQqqGhkTUAvE3g946JJORuQ/T8iEcoQxyaqEg+Y7cvxg7j0Sw/d5jujahbaUQPuxwMRwxvZwb
hCI+3sq5y/DNo/fylJFNB/repIYTraMvD12CYTIdICK+DnaTJGbyEBFseB1zLj60j97KL0sxfnP4
inXDVc09dalqGVpdCai38URT9Rk7EhfHw6MIc/F2lw5fVSPjW0785J4xi5Rn7QBSR+Nw/ljjZOvB
bOzurUI1nPqpqPlMdhv5lc1A391a8QcY/Xwd6+B/l1eQ0FLBwNjFcx2ssXuRC1qymidGNBtyyJyZ
6LpdRfv/QS4XQKRIl6ttrFaWOofvSngojOtURbdQB6rH0UvQGehK76N2tF+A7OWUkCGBfVW0hgWT
WT3AmlK4COj426rhWfR5uiOx3NbvIJ3ez3oBTf4YB1OAApTX1YySSM+fmr+CQcHcvhXxRU81g+G9
LnLyXPcTYUvflr8TsaR8JuYR2D+TNVPIj32eWKkBvdJG6EPkEfI6rQIn+F/XrzU1FOy2qUgRtkB7
juw98RSPZcL0lhMsnbU5g+lmOOrmzphSikzAGC4u0QBXFDcsqzbI8nkjJotWi0DgIu5MAIJZ/w5U
yPZZZFAba4cGd7qewx2aVbLYmDDkCRlbntk5W3DZaL1YTSBPuZPyg+FE8d3O0ZQScpUSZkeemsuU
splPBB5yR7OGJOycukrfoI5TZXKupp2SqK99AMrayNm/2SYVJUJxqunLFzTxU78GoZC+en+s0dt7
dWCAm7Hxy4XoWMVdDB90IczBgndiGAdAqgU98CJMjfjtnKlUgOW8VoewI6X0CG9Mb5Ch1ZMcsPIE
vDhHXTNgXiBdWXgHpGvh21EyQ4IwtpUHQZCXhgzWnyrImemlJlNLfCAEaofjn7WrGdJ2k3uCneAf
523Le0q+q0RzHXltlbzXff6ih2uOac6elPaVsN1WiUkOXGoqLj6F1RN02vlcAlZFxn7zUVsG+ANd
Zal/dJl47ag7N/eGE2Qpmo/Q4jsoNxZJmgffbWgvxyBvfdY6iaUUuIgDT5H76MKKpgyhjprr5nBz
DRsBv3FOoe/HvTr+hXL6OSq6KAQdG6c4bJt1+TcACxvKOkOrgTuLxcFdas1w38hsn8pEkDXOpby0
MsJibK3dURAOHpxebITqbOZctDt6iw6rNYyc7K7EaqstvUw0XHBSlAwqt7TtPlMQ/8NM42O35PcD
+J0d+1GhIZ/icjDNqEzhU2OqnSmuaNXfd7Ys/sGtJVPLHIcRSTwCm4wRMEq+7PYoDCJ8eILS4Fv0
Pl9txmVDz4+v41TTGyocir1f45kLvSBWHU7iidKn9QWqwe/HnVlVcZy9x8mbhhqn7OGAGdcSijvQ
0SuN27npCcgd9sslBTkpGtrJVq6Q4l0IaoW+T227fiLgVXCotGwTF2Rf0fBzloo56s2iUll6aibn
96RGq1cQCKHxvnNjOoKaQXYatGGrNIwRkRSrW51R5JSrYv51bt6qSY1t0e89zmaz9+tT+7BBjw0h
PsBmotLZUB+0RcYReJfpIaOxdYQY+Wh8hrcEoewqL7d9+pPy3RL0Wv/ZbRIfRbS0y6ymIzB4J2ws
EbQqspBYGdGB6Yf1e20OIfNKp0P7TY801Z93es/1ufOwWArtCMuNVHx0bp1DzkIIyXpF98zEHNnB
A6lFUsJVhebinBQ3x4xi5D1Y3YE8+EH02f9mpRKsZQbXzchn6xZqRDC5PtwsCYxFY40sQ1e09YgQ
V3ouPFLBNbz9ueMKTn/V23PoQs8rdC6DEbUzkuaAeY/mDc7x5K+ftMxVqqnDk7VpPY1z4fN/OCf6
dFD3IochgVOY7Vr9JlK3MRT/PAZFFoB1NkLFopf/fktb0/Pn6J3h5y82SdXXhbEoNi2mYXUJOkLd
7Qw1rEPZT4s6cCPKoAJQX5UHtYUYdReyKAAu6IGGSWUq29pBn0StQmK7d9UXPafOsn6RojOpY6G9
I4CyDlL8BlrurLEGF5+WM0MyhWbs1RAj31Sr3hr959uYYO6LUYD7iV54EKicFxDOXEcj9gLIoD2O
Ufpjlhkm3aE2GJhKV0xT9/BjP7kfXd0sJfO1a7QRaXPd2VuFvhl+iMHn91GnT7Kb6g1YzcNSimuI
u0TlCZFgiIRN6H7Jurqq5awCcOZXJwvc8XohMr5fvog8sujIPUUvPvmp2FaKbp7SHD4Jgi+44oIU
ExWazEUqPdAVz+9nu8a4ynDjlUAQDClhEjkS2YrMTodKbXOG+aIBIAjQdX7hEBAHw5G0xyF1BL3V
Gwom+AQrq/lPw9KU5pha6aKw5Db1iULv6PRghGuJ0J50H6prGI/vVoLMycufnO9UavSqRuh6y73y
NKAqyIQ2lG35nOA/sZWOGS1So9OFzR4HSbkdBM1fA9EXK2kDOs6nmHoR3xUQ+4nsLeHRjPjAR6zz
C7GPwglctHzqCU39Le0cW0JXlfrOVWP7vld9iVJtCDvG8Kxn2KajGuO+mc8raKI61Keci52g5Qlh
SYZolxuqr6rTqWvwX8+IxPMIRR6VWWGKrPDDH0RoZ8kA9VirxmWYVDHConMIdj9xNpe134MvWa6b
bVKbJizcf5QuArdDAr7BEYVBnec8m5wdFlZfMWGZblynwAn92Ompxwgi2vIcJzVvBBKmrUah9Ngt
jKczZ+a50bblw7SDVz2ZeqSJN1qP9p2Y3zPSdNR/hS13dKbYV/32QXWGd8mW5ixiLRfWfer1A0Bh
ZzFTfFdfc7KVtQQAsQaX5UBqW1SRhIUX6XBAmiZUK/di6Oz/FakcHpagdD6BL6n5AKvvqPG44f+U
0Yjwjq1c2YqWZlv80wUcAlVcedc54N9ZnkyGpwF+dgGq3qUe9mCVyXnJczoc5NsUWFUk07OTo32e
FtmVQbZcdFPSJ62HvjJH3PBUYCxfWuqApMHGtCaTxvFB+e7kPoglrI2ix52C6gPyB4eld4Rsi5XZ
WckQGGwMNY6dhCauMnYdERhjO01Ef7pUNWI50TFws2zSyjEy11O70QDtpiyngE+j2en+VYfJRsJO
hcIUIGoT0a4x5rlJr44YC76cBukq2oyzAtDl7BWkGYiKolrkr2LMFjkU248KdiILazMRK2YYOMtf
+uPdsOM+JDsgBUvJ9U2L47Tu+PfYgRTaoFCe0rOLtLYDAp/rBEzFIzvBHunkBJ5OCGmIXdmDFANm
VZvgFJLhdnM7lEWsVN2ZgapAQGn71qGq9mrEWu6G90HCwtX6E0o1N0K/n1oWScb2UbJ8cAtrZxH3
1fjacTnbsDOsFZ8DYY62HMEyngT6cQSJPjMKwYWnNkpoz4fuvpATmnmpGqa4bubz3u8r3VmQNtr2
jF3kzIe/hQootSvgnSoyE9WOYDnRDoyfHWXLgoDyGi/VbGKpWUDQWFt0ydt/yEIcVIyWAITHLmDx
oTE7jpzqm4JBiij5dYMd5C0L7xDOK5uRfiRPHKiNy90DEIPkFJF7zYAD3SpkTS6yB/1ocv0pp0oz
k+rd5MEAdwH2KTe0LjIsmg4BB1KGzNWH9b71CJp41T7SDXKFmRjoJT8zylbdP6K67ZQC9fsNeKGZ
oEBwp1GogWDekJNakjrTOBxA4GudhM0+rw2uaVYJl7OSBONUSzKtQHRal/4bgrB6GdZ6pRYmVFX3
jjwkKWIcK4/8ubImNsHg+HURpD44ozis1eG7pmlbTfK6cU4fwj0O+7lmG6DqafWegGZ7AwgU1fSj
qVY4wxr+C89PtQHxcLlOiikGLqUokx9actj4eV/02dPQQlBOvslIfD8Td6kLVyEwWl/s+3U/i9o3
dSiaki0DhZuOUS14L3YOeBnU0GVY45dWcq0QCCs4CD1A/D0CljNYHWSnPVuPNbglhUeo52brSdcx
UhAhlqoIXuNF4wc75VDQKwkUkg/IIW6Ws3VrsQRFozN3P0nqH7v4rmHFTlKSlcTLAAkIr6vISG6z
zM4Iq5tndQcvaylMGP3ZzB+M0rI+B83SOfYJeqp5E9B8EvBS+Q/Q3YtZEZRJi76oDEpjeiX7JyK9
my3VpQaruZA/AC2RQ3BwPpTpZbugsJnP0CKoY/jRi+xEWZjJ3kRstowhxrBJtG8XIywH9z9tVHTW
ausUT+VmQcT0Dd22k3AOib8axP+Eijjbkkfki8wTPWPOHcUqomJXDyr9v+oLMLnD3zR+pnlpQSEH
2yTlkoHlDGrUEn5kbHi6GHy5I5q26iYLtJSGRaxuVx8pKgeMmbRzu4RNQA9t4k4jejm3P5cVr6HK
nIMUaUttSIMEkVWm8jo+9wi+IwduB0yHjtH+nhNNyJGg/KyKtTLJUYCqdLsZcVU+D4T1D1aMDLn3
GItB4t2vMG+yFsKmbKSPHcI66AaLOj6zTWmDlgBInVaAoeBuTcHsOQf7RBDcWlh0eDXvWTzwsxkZ
iR+CoYSpPyXGS/+bNh7QZCfuKk4IMsgEmNo2xRzriLqpFNPt/uNgdcIqVYHyIWA7LdRXyd8oLgBD
5iPDeg2BZU2KAHutcDj/5b47VgW1VnL1WjZS7nGL0Qog6w/D3c0IylXD0zG7VnFyyiRgUAG8GwGs
VTsFTzTTK4daOuTQdawqF9lmySzGuKKucHK0WKjTX10Bl2kTl0EvqAopXYOzD4ciAFHF2rdVkE+Q
VzNQ2MNL7e17kjzNpsPfPVyTTJNfI79l8wseSsL/gM0yYCGIVAQI5f77mV1LwpFtj/5CyE2POFNr
EXdKiUyEo2O6jMGARdawNpZmCQ7U6rL3e+zQPIbkOYj2TRPv3MDwcUA2Rs/2qm5DC4SLmksS8VSP
0NkHPFDseGgomMhbRV2jB2uNiHv1nEqL3XhVC/ThYAH6wmpYF2B5Lj2Xz3IcbO6BDCTr2ZMsrwi6
0qVjTCDg9plAqp4anz2HRodfsRl0ypwxDUweLygaV/FImmGLuTsc7Pu0pDzlFesYxrdhWmdfhbl6
7M2S72nHgGlkEJT6FQ9DiOfYdVfhQ/BOjqfheRLNWUTltOCRsuMFVVTEa4+cy6gCP1Ted2DJ1Yps
iNHQRCaOvFEi7NvHNkRJ9jRzyyP9dqlDUntSVZRKxcorjeDakJOU57RXXaozslkdXZjEqNAethxs
jLak2iSU9FnfFI1vjDONC7fxfg26tGUXcr6+V0nMjZRLZQ2Z1cSuvq+hNrpdPyFgdQnAcFUflx01
Uqttxblek6I5NYqla42LfyPMuI4jivuD3pPohw5sMgz9cOgZbieVT6cFek6KB7HSRZN50i2wxOaW
xJ8nrtfiVN/CxVZIZrtgduAB5k1JbiJyUup0NJAQpqWhNoefIH5D9P+pzTPi6CcGZ0wTdo1hYxyL
6CLLVN7WLqASLzf/9+p+XssfXTvQaUJxxrNdujQ8NW/1T32ol5SGo09rEigLiX/xwEugIER/6aV7
sS/ezpd7SXbU7NbA6PSAu9ZbSuUCCf2mVrhSsW9iMMbCP9SQ9m7xBuOUgtJxvbVx5uU1mm2r+0h4
VzB3VuXbumplCZHMmdxAxPWJqFFScuv5Nn7AzPCcmv3TLwFEySGNr6rxBF3U9ajM+bh9/lEThoxz
4I7HokEEj/neOPuCATAV4EdGqBNwEhUc3QuT91DH13FVSsDx4Oq7ZHUxLwQgVi002cMyZf1QqEG3
2P0ofQ1V/PEQuQ4NjeKPmASYkSmUUl9iLhRaAMOZmEXumz5HSPOG3lBRJup+M9poQB6eRIa3KOjw
8zgSEj4ffM5VA+lr/FLrj3IFic+/JSNUe7ppVul4gBOgu94Z+zrTo31hA+JKL/pBkTqaIW3Lhs4V
UJ1XCKcFh1f1eyY6ygOKNtCG3TMGvP5RMNzSfOXBdajDKXzhh6YEAhaJfFOBdSBU+prcDLqk/y1/
Z2AqfcFCMNzNi2kv8QnM7fqeeieZJjIoCQyApO5ycQFlZf2ZuGVdnHFz+66rnpDhifKdJgfxS/aI
x148vhMa4qvi+ytR2Jvggaum7qJmfL5AadEfmYzjVwqt29mxJTEt1t3ZSE8fix4zixvKtzixJU+S
n5O84HSz/3pbVx/Zpi6wlvhTGPF8DTeXT54LEpOGUWMKh1CPPaqpKZ7oik4tWzJvagbgETkdO0lF
q1Qfbr+eJan2RQBkl92D/58A4b09S99XFxtbSgXopj/Y7Ck+xOBLqCkT6B8vmUOLfae9hd2diBEq
5oAdXm4rZaMNq0lkxn3fb17HDMmbZfiGw2vg2lG9KUBEO3eukCdmvTY83FULycQ21EwJpYdv9JIa
r5S/IKv02HVrYYCuV+3/mOd3yJSYPJVlHLj8cgkgTPHLhyAQVNuctZrzNE6lyTzhlTGkBRk0RCP3
tx3abiltcumUjXr+olxUHzArVU3jxnZFYbXXwSa8VsspVwAjlTK5SRt8EUwsBl5p6/2WHtqsNqmy
RyR3U9YekUQI2PsCRR3IaH0osiopVnX7aYQQNYjgrFJN7rDPNH+ubI3fIj7Fkka1FqbQ+QefO/FD
TSr88i5VaJFcyD398hvfoauQpTdyrTF9Dpk7g4QyzEh7ggQIWpUJN5qbfM+K0SlTECgdh71yCXmO
AYrV1th0UPbiRiFqzx0efmW9XfCBwaiG7GZ8as8CrUF8uxhq+BAvJ7AyqO50mkNxIkBqemB7NyZz
IQh2w3L0jzx2Yxerl0L47Xe4KPw2HDiPxTjivaddC3GX3IcnO2Qm2I/Y+yXPbzBkIIPUTYCc3bLx
zX8dmR+tH8A+Te1++cUeLOSeO5OvZ7+hmLT0b4ORKh7L/pS5q9C0NhcTdtwmoEbfQi0116FBehtH
AEoGs50Q9407Dx+yXuoEo9FJIiDrjaQIL3Ek0r/SBnriS0l//p4A+Kv5er2YcITeJq2gXJe8cX7L
6ycaJ5gYUqyyaIVXjVK0v1mvhQDMuS1plRsx8wY79uVa0wiXN+OFyC1aZuQThdIv0VKznPv39T4V
KwbN9MIUlHhfFbZ0afdyHwyuLCiej9alHmshJs1+70HMdfQCJA8AtwVBxYKCrAy+3ayU1rTYaajm
te04AIhnMz6Zbm/rl5GOeWc0fcaDrXno7vaR9ZrarIEczdrFRF+mVl/Xs7J/2C1E9Li/yh2pBR0f
fuFqtXiGAm/e8WZyLezcGIqL5ceA2mwVVu2if7QFe1XIxdvE/giMBQFKYv6xVXkiDGZBd3GDleSt
B38P/nlNkkoLLX4djUs3JdKQIhxVcq1o4Sz5jq521nxltbUTcUXACmGp4SqDiP1Mid28k+vRLoz7
HDHzRNnUDGf/Itlvezl5XYKNDqtVJj9Z9nOVjRiws+CR8SZ2mjSrtTWK7yqgoEcWxdkRCSbLJd8T
cUalvZMmcehCasu1TkVuxXskZfrvYu0fzsW+cGNDa1O4YacyFG2cgFyK150MTbFyeskXAJN1SGL+
y1Gxh2B1MG1bT7/C5vN5JjXJo+HQGOm8mWH4FDasF3rAR8pBwzjetQrBKZlBepRIJaTjGGAMA//Q
819BnMgI0ASM8qG6neR9JrOSDi0bmy42GPXBYMxVTjpJm7zCFY8+SmkqZ5DDK7QjU5QPw3EAIMCB
RDrQ27+hKjRGqYrKow0S8HC8cL5+dpKB2vjd9UDDlIDpcX3dOKXq3Jnk7CX90TYcRCwOCTt4w2gK
yYCFRJW+UWzsZ5HDzMU5weokaiUj8XBo8R6Vx5ga5/cxVhhLYnE+JIrZgMmrKlD1c5+qdGdnUxRb
nGi4Ut7M0o7NUl+jmOCzwS3jxu3PdTyXD4Y4t6bRm6oc2Dz5Za3fdiY6QjwN3sQ1VPmII4+N/0eV
UIay2OE/xtoCdnV9VKvK0V6v+BTWyTnhUpi0bbxbPERKLzFYrOvrBp+xwEXdi4SoCioxSXU/RKCa
QfxVauBR08hB3inEq4ChATJ+9OST4sFxgchJM65QLVgpXFujdtl7u0eeK4UoVKhLgBvX0/2kjuzc
UbFuU6LxHvSzzMWiEwicnyKvQrucwKK9VQ1kNpsonXr8VzqPIj5xhkCC/KciLYJZp+GCqR/k8dVx
I9nLHjFg+6X9XB9A6/kIdv0oNjm2xuDV3+R31nLc2htc8g3jNMKp1rRV0ToJGETm9mBid8undmWL
O4le1S/lTLHRFtERAXEefn9oGyELBb1GdHPiu/45fLID4USPga1erDiCBtf1w2xlGBJKna0qKrZp
wuVArHo+0RQkRJGRSCjWeLlGSkR/0TFT1A3PPCQQNMnUVJAG+t2KtZob+J5b2apZX7IKS1n1aS8w
c1MMyxbte+SxEty760ThKRiIMF6oBYffBqybvVqmLpRX6y/F4Kx03LyRudD9Xz03Uog1/Gp4NSiG
toRIrxWFMc8g94ifAxDkSv91GJ1l9ezhnwXvvNifIPxEUdJhqJkYnmH7dShNLGJLRjSxLP01AGH2
ljsrUwtmcGkVDQ6RbEG5+Q7BUqpg+MKyQ13qQF1IIjd8KIfQO834wfAIx4mBnbegZIE3crm7Wq3w
DmUKkczq/Ujrihxk9j7oiOBjkQVcbdRn09RlBYVMOmSQv1V7ffVvP/DTkghWgH9QxFM4Y41/KNEu
TZLOv+iZzmA5g6yD0PaDmar2Lc/vUD0teii8qr6VkZTqOKLSYRls7P+mg/VfglHlhiWcqszfu5Bw
K9RWa9NEJXVkNGxZsyHe8T9S6lQHvNP37p2QbeZdhLVeKPv6c5kg9zoJvPa46Ihh3Ik/KygQcF6X
tkdM8y8ClQxwUbDHYGyP4cm475SdgtmDqY9BdzXp2FJ6EEzd3z6JyZpk6gtNuhAAyCTRWG8XRL5U
VGJI5FZQRyp6Q/q4GXReUiykxAlhcJ4SsLmB9wAOR7sPbjPPEYH9RpvrfUsjxYcoYvLtF/o9gkTE
8hIMhGAJaoDEL7ER9mnrks3L1Hpd3m5XqEBhMY+36q2AqYj2+Mz3IBOgVWtDv7qiPiVifHlaIQV4
UWdN4weYWaUgRlBLFwKHKpR6FYW8CJCA4KBxy5vG0Oq4V5ciQD6iM7hG5loTjCq/HeIZWwDiWEDw
OYZtwreCLeDqUcN7sgkTkURZCUe0YfF3JPkTvMfDkC4GBXDuGkyqYs+2nERkgoUZcRny+P55s1H1
VkzelQA0ukMilMhA9SZSr/gGudtBflGh1n9n25vWCmvqo+2kiOOQZo7q2qZY9XWLSmiJCvc8GlWp
6SDk0JKsJBQxNnqE0Hi1ttWHsN6hqx09xrzpxOtHfOB9WgF9FpnDqj7vvXBrfo7CqyhxcCNmkmBo
4yAU3UkH3tBFCT2zkqeAOxoabIPj73xLfjDPaK4C3q4GTq4obvkVlRzgp4JT7NdaMGQaOiGJ5pD6
he49/Ag0Fcljodv9NgGeYqkz/8XNO2+zgXCuotxcnICEXeanZaaE9DUI9o9UVA/KfsKlWAFBTHIu
xl4ucMmRb5nKYiAHOXsiagiJmyPBATSrExKGItual+WsA668jFVDK8PJkvATtjy9sUvnpxAEC3nE
46gTRn3cjaayzZG+KV55Kbf7MtRT3I0UmcIrIopxE//7CuXFUkrz4xF7F2540xJBV2qJMYkE0UAz
Ygwgt8sbeO+h3ki2uNFZqmTq1TW86BNjDE5U/tEE4qMOc4BLsWrkCu/oAVmIv+70xcJCMKsQwc+1
u4JbFO22Sh8u7RZyctVQ3GhA8TL7/ZMKMx8pnxjPgqQ4gGE524Tdny/IfmidVLl+rCLcpTNeba7b
uN9srkeej31jUsU8rrcopqFnd1b1hpi281/YcxRmd/LZaWeMi/BViYExjE4KptghYYvrFOgoIt46
bpVlwXoTmWniKv2FB+krWyMKTtlkNLorjovex+5xn1WIeHCKIHGOjHhzznh6dOC0n1e3YzM53e3G
wZeqCRKbTGdnZSBHguqCjba3GJI4LtejykEEVvZrW0epjPdm3M/3giFxag83jbAwVNdJEfUWO5oe
lxTryjxw1ajw3mZxMsGFL4KiTXAXPJyLBZsIErSS9OFPmDbjJF7OkYgnMCQSiOnbEL1xI7PXuy17
DHeq+F4jzckO8+zUtGMx7G3H/1a6FOczsh9+M41Dwd/OYs1Nzb1OBaTyLBCObHOdT9eWDoXZDsEF
RrJPiiqFt/PINQd+Sbex2m8jF/QcJch5D0nKVTR4r+/6kcvFi0HvIDhot9/Ap5IVhEnjYeXC51++
ff2950/aMNfGuRn6hpNik61lWgHjvZXUSGzMM9uHvcZ7hYb5EE6gBpJBLZppKl8S81Ez0zex3VoU
m9GQlB/yvzMRWce4fDCaEVQ8qW69YZ0aPEBcwvX1TOcmLKpAVW6vzuUnKZlORFE60z1Qgfz+zwYc
f4t1ksz5ByTduyB9RfV7/6wRYIZTUCfr4fmoQ+aZVvk2ycD61PDyozFZoDJjHWdxIgXZSe32merM
4y28lml+WTe1Nob+rilxn52JrGnoAr9NAIwdrQw3BMs9yXXibE1kQOg5e4eJTbi7HeFqFxtyeZ/e
Rw4/Q7ds3QIkymTkO/ePHQmpKsgFbASYwfnurTidALhHwNgUSvgDXEGjfCdchXernSu1ZkC/NugE
hHve9mrFvQBHgcR/wzBS3241SB26AwNmh5C5H3mfOo4vFMMwyuQBIUnVelgEcDKIC5oASe+vERxA
SjbEb5No4VCThTvG031dt6KvS9SL1ZBaRO77WeD0uOoerP5SXJGHQ2RuItC2fiWT9rU0wTvH03Pz
3RjA2cDiLrC8yKuuibL7cRZ9WDv5sWb2xXHjIZINwDmd4qf945KFdXXAvM+n7m1iKDzVc0DrhE7b
Ng6ioKPfnuBWHLNu1kg4sM1rJPsgDtBb5Rbrbedq8TLsLHrvK6E/sXpxWih/jvIfr6vJuOe9V2an
fKQ0WEsUg8Lp5NWCKYiuK5IFd8esULzjHL1QeF1ZX1ztj1aNPuQQsQdjzLsbAmdsS/fehjUxuHGI
31d9gdTV1Gm2Z4IFfqyJfyPo49/zBEN+oz5e6xJtf7GXT28ICtp9B5gbaEbNfq6xHzeQI1aVUzJr
GGVBTFi07o+s61YlTi1YK4g3PaBPpy6IHsEqAPfWo6wW86w115kfd+Qjxhe61Q8Q7rdwqBIHmqfl
rP9dLEP9Vg48omb2sUGN8ioh+B6eBrYhVF+rUEVJnWdf+RiQmoQ1JWBotEzsghGr2F43xBrvueYT
aO3m8UnvRoSlfSQE7JP1EP8leaE/ZX4RWB39oPktfdEJFPT8nGe7iBjrjYku0PVURDyztJ5yXDrN
KLm9sCZP4wqZJBT54rFXxrxNagdIVpkQ2x12sook8ULWbBZQIzU1WLuSVUwxHmTMwfT1k5JYhFPA
YIfNcXr7lAVd/MJ77sLlt14p1mjEFkpe35NpuM8bS+vmUsBLoKuBs/oLCUoalRkNpjhD+4vrlFfg
5NHbn2qp/RRwzGau9QMlPrgwoIvQ3SHo4tS/KGYvZGnwszoeAnhyiQRHmIoD0Wjdk2kIwUOGy/3L
mSytfI18cUWgG5nZt/h/W45Ra8iHqORqiygH89RceSEhnqXAa3JpmrgxaPuGNPaDEWaiFL3uvFcA
DjsyIfIaxtWO2PUaKkpd1EVePxYR+BA3rNrWag/tntznE6jVdEZP7QFOAC2ieA2er/UT68XNJ6/I
KgBrwQgV82DtN+3BiQqOG56V9vIMoGXQvxxU5lqkFRYvOSMCrrS9ag1AfDrbfI4X4ds+XmGR0CxO
mFH25gWaU/VXA6sW37SOrVuSc9T6XqhLR3jVFlNBzf9EOEyngA/tTxhSjLJb/mq7eeT7CxE7zqhB
bgBck/my9IEj1sIojE59+CX/MsgI6NhTMUu1ilnwJmjr0R2FAgmALFcLMvlQlZZQd+DPMd4WYY7F
kylMUN/vOCZiiZOy5bapWHnwCL1+tIsL4E0P0A76EWEcXNs9YyDSv0VaHjCECi6uYbjra6HCSHcW
MN49RkwLZEbnOhL80B1jul7wENXn7pIxmY/glhjRyjKH0nLi5E9fDV0xX1WVz+GPmxItGu9LE3WK
2G7/64jNlb7z8juR8Px8DXGqSPwqTigbkXMLqcNXyMh0QARKh85AmG39+QHz+itC+JdQtlJYtAYh
2iVmqOkCyBQaT96Qg+eEhkiTGEOEHoOeMtSx+0v4HK8PXoqjl8QMwkHiVRotxyIy1wQjv819WFPh
y3vkNBniDCYUtjd0oyHSLoWRJT84hCzuezXZ60BeesvHS2hhDN0EkPpoeQ0anMey0WYKHcZMvHW1
zDDhTso+VMpem8214Bgo3/FNjJWkxZZ0MyTHBh6mxpJObP5RlcUkGTDM4nsWtsVtaTkLchKtmzpJ
KHGHnZdlqy2vgukKMz9MJ95AGs30GqfNKvyPwEDYS3OFFa9bwyvjU+zsKsx5eAd0sckk4lDn/l6u
YO5wIX2zoDd9SxaBMWz1fegSHFD5V4ZE+xMRh1/fYmxpdSrDiPc8pdifUj/0sSkgE9pnAJNL1pT4
TMn8yxKcMWms+vvMzNUWNxmqjgNWm3WLXnPgaVFefbGLcwi5aIrg5qibVa2FNpXrXlLoqS9Ht0qV
XyzaJwlBBOu0iwuRWcva2irzUJ7kduq7BeKoNehconX2WPxl9ccQrYKNjHlPUCoDhuejXvYgy3bE
Qc/dfXUjF3xjQHgtpt4KBXvTbduZnZ1jrDqgMv7yO82AhVYzdJZx0f+p8i7n3mPoNNJ5bYeFg9RY
dd2VXCNp6Ow19J5qzZyT+zGOQQoQMV5VyNThmEGDmanKzPqfaacrErZuhVc9QV+hDZ9UcGckoOHQ
Sq876wgVujD8+tK1CHXsohcV0u58qXGOcgD3i0TuQn160uZMp8N4CvCFKN+9DBkZBkbmaFtanIi3
mmJzVBxuWVeVkhypxUm5F3therVLIWAgLIUU1dB17MPz/WOwi7SpUG6FIzWiAvEnAGoQnYJfnCc+
Sg1NK95/Lyw+snl02qsTuY6yA0HOtk3E7uleGMqei6yoG0rQTTK67x2JirhQYwr8zuo2dCYS2O0q
WM5bwTyID9niRf7sQLRQGNCeUgwdYr5x6t84h4zaCv2cXQTQKxZn4622rVpwe8F2StdJ35j6a2vb
hXMeTekdG3qZWwM+SEZNLbXRpTYct8Wk3JMMQIVC5gcIkV8/HS/nA4rry+qyECfVhswBNtARC1H0
5yDBr74aDhdiWzPFX5l1whmo47svgNMe1+OsmGkXbIw+I3bHqFSwLnfSiASmtYT6v5alwXa89d7s
ascg4OoAzrvC9x+YSTXCj5tMjmBDl2LwhrePgC65iGSpWrW89Us7stilv/EUKHtSDig3EvYKI6nV
FRM/G21u3hgF075S3QsuO5Fl7NVODWa4t+N/LXcRrLmCF4CkaDgNmFD3EcPPGX9yOHX0PZX/Vn6p
Mv2JXeChEajUzx6s5LI/sEXIMwaqQqM4Cz5yg5H8/p+xxQDkt9h2m1H0iWL/M26ABw0Fxf3zilfS
Rkye/hx8LxfZF9/JyhIcpmdJZan5RL6WqX27+Es7RLEoCmxjAR5+GKDmY8+2ge1DMvqjRzGWmdQA
WIY4smz6lE5NvESVgHa1RDugqpH9UF65BUAKY8LNlqv3RFwqgIaT6pk0lr1Y2PYiRSCu1sK+RPgt
CUAkTRERHf7j2zfDO4FxntLeqpC9kj2zgvdnM8pLgJgIv8SwekVTOgassNwletaCygjVqZXLXgeH
j7nYfhyzGqOtMc61ySbe5g0hsn66/vRF8mpJO/VPiD1mdXrelgCUntMjKCRnpUcWZvGskX2qr0/w
kWEUMArNNk1RlZlcPdIXEERACix45SDPJBYnj8WdSX9gy7A8x2grffSUDKWmDUySVWz4TISP0Nb/
2Hd2DbbmrQLfEebYW+xVBLRLVVS4zJa/jpDh34qZyrz5XQDax+Zo/ZHaHFSRJuU8QyY+Xr1OXffC
KnTSRZEQsk728J1tnWMg5hMm8UQjjq3f6aQkXidgco1t8zbizGK73WTL7LDhJtF114a1iwsjazzn
XnLgBOLLwzzYvKM/dCJznco8QVyotV3hDftzTBHVjEBs8GUcBzmjBdtzzphbx4xLYbcBq33UgBt7
tj+uygz+YXlLaw5EMRcxoUmjvbryupKgwhMQDGDT4gBnZo9r/9RSeAr79rx66jdi+p29kP2bFkG8
TIP99Ho85zfHF3UyaPbpCCmhuAzrEw8pcC8MvgAiISfNXcHxWhC/p2T89OUVbX/XWW58vrE4u0U7
AwIL4VEv3SWfZUrU/fpxXIudyKrRz9ngvCF9IqtLPQ+/6JA8ruewkIsOrVH4U0eiAZWrHjJEXsZY
ZjVwrv665wWwP+S+pER/OFZy1Pyj6+12EPto2uS7B1tbC53RU/rEKUWvyf6NWaFOr9ELP9rUfnRN
PDEKEBhZMfvthKuWnEyZRUuMUI7MZ91ZDaRG3p133sZiidKqpuCOwYIm7pviwPoYF3VBT9DriB9B
Dl0/aNb5lxgFjz6Vh29aZQthS+fSMLiZwPZPxrYmlpooMRHVlRtyiPgSbMohFtOR6UnkiPSLhAVA
777gWrm9iB3fekr64ohfMBGXWfIljn3f+e77TKupK+zhQY6M1S18ZQJ8eJzo001eV3XrLWl4NDs1
5/1797+J72ztyFYjmaHWbiKSUyIZEPn5hepM9HNXMOattyadRanYMeU5mfRBb/ub+FlCRSm0Neaq
kZBW6s98QXlAmLsgVNSy9osyAf6nbJxDIVF4F86pkYvUEDki3ifqpi72mUJ5vtb3YMYJmc49yRkY
iD8b7OQGlVSIQO1vrGBCpXWvNORJYQ5erkKeELBNz3DkKToTdkwQUtv6OyifiTVLzB/YnuOmLVbM
icxtgTvgtmliC4uh7jVw1ymYPlTFyrg4ChC/J5whIuL+SgFDE9+ETwUqkTdEMPKa46TsTQObujI+
I6wYUmaGhGlw4jaHhqK1wAXFNNsBW770lriXWVaqbVNunSTkstoCyXWyhA3JN9pHCHBm33JFJuCs
mkrQMQ2SAtPzy5OHBV6NVAfvZYxZYGefVeXE7HM0Vp/MLxZvS9WEq4C5iU6qWWTbHnvhOc6ucVeY
iMCiLVNvW8SNLRzp1mee1Z98Jv2yi5wZIg1dJb1Yvvqo8NzUMmDD+67jfV7WwduxfuR3UBHTYDWu
smsNFyf7GfPdWHaKz9EK7HCn4JfsUnwIGTKck1+0RJLlv60M1dEIwCDBQmJP5CKwoIncaNsdDM7J
LdWjRQPmHkp3LK0HPLLp2BoJmUGJbgbHogjO+ZcT899QcAwDEr8VOoKTOVYiblkcr19jxZayrM3S
kJtW8rjjvvYCIPA0wlr1B68yyfVfRQsBWYw1SdFKX04o8iuKsEhcFibAKU5a97dw8e3R2mXqb6LZ
l0dlbd6rPmJ2xaeG0vBBxpbWOXbYxpjjPzKgTzEumb9vm9TS9nm7APYMCRw27clA8MPQ/5D0RkYw
pGQoJJwCgdOiRnR6mvqQKoEDzPihEtHQEAVRTDKm+bV+Wib+3pU3M68U3vs5yY3Yu/J9R589KvGs
au4nkKXNxLnIz9g9UYBGLewDJmrNTZoC792ecQH3BLG1zIV/adR1MaZ88TgAFu7NmZvnaAVtUnkP
3omwd8p7yjGNyEnzSKewzu7QRof7cvQ2lNAyLmKo3gcc9EHeoyxvepqwtonzIanbrB73xxvl1LVr
s/lDgnDG8PEmedokclwTn3NCY2AYgd4I520WDN94oNidj9Ukq0g62GzB5uC/CNnV2nN3z3pge7Zd
yr3hi4DtSm3pnJOkSPRMw6WbUA6iP86RwM/R/9NM5oIpT2KpOgAXUTVjiMCemaBFnqOlyoa85Lns
RCyfJgOXgk9P9e86Xan+tqoLa+53uqqFDA2OC8lIhZL3MNz5RhXtkIToAwKtvFQ9vc7px5FF/SC9
7uct5+zwB8SuCQ2YU7VN1MssdnXTVmyEuDLbdOHlrsOwNmkxJoGM13dGBeiPmfKtJ0Wye61gDema
+NMDLwWx5kiClU08zq/X9GDPYVFUkAOLSn8qO/ur8apsgEfzvARokiKdCcdDbbPGLkn/iAw972wM
vElMAZci412IDtgI6+7tdcZWAZqdboiQXsmD9bvWo2Nf3h7SMnNq9AHPiisZ0GxPhK4AiY/VOyu5
PLkNJwAHwyU8IlmpF9xpysI8gBvhFarqNIkQbUvyzukLc8foU0+AXJw855OFbYcIR3VP771L6rgL
mwsFZqOce96Gu/pne77TWaiIe95YxxRbUvVBGZ2bYjqY8JWIqqQn4AIShjL1yQJCBk6GjMFrvndA
gRu+Wri3ihLhZNfBzsDUNQ208TLiT/vWSDZSjmTj9C7oRwi0Cx82AwAjQCdFucKsVBPVTrw4SpxJ
9DLNGgYZe8tZQmF66+4nAORUDiWXyhXwyrcS4oZR1nzjGVlH71bnXeKAImjT2ZtZo2OJNj994L4a
JzyqXtSc9prC1uoJsm/noyIWK1kVJL8VAcnKenQF4XSmo+29XYT+xFn3OkefFsO2UOYdq4t+bfO4
Lk82UKyH/Jyyvc590fHKbEHXD4CadhdQZ3sCUY9C1Gk0Gq7eOtVEwFZIxOAvQyP9mClbwo2nH2Zh
V1+dRwLbiKVhX8ukGRi0a+CNJHsuZc9ewm5eVmjikrQRkmPHIyiXIWvIqfImRzHCPqkkSRUz3zXz
HqXfWSrMGw8gZyp6awFUkajR7y03Cr6deiN3WdhgJAee4yUOGcUrKtb5JKpXwIiGOagmVZDpRC8b
ZDEdRVB3z1qFSSLdQ5AlnLVo6LfgjwnmsUR4GdRBM2OP5JJHqcugXmbLlKoniUQhtvyb57b9+GlM
sF4U1wFS1G6twBCGj2nizylBr61MNQZkgtl0Y3ParewHNltOK5IBHZovTJOYGHZ7QQQsXnuNl/yx
23h9uOvyG9CcUqHgnPvkkrM1vvdLwL/Re9mNVPg7zmeVSlGo2lQSTP57zNNsVQPazwVyAVsi1QCE
LmoSX15IFvZNU4k1mkX9bwBdFkiWnsUaHeyHinS9duv/8Ue/On4bLTdlv6cxUwf+y+UMB6OQuW2Q
GuNzKi76TRpCiF7Kb8PJYHoOQJGW1QbWHQUzN4Ki/4Q7+2gouqqDX947B5NQew0s2HfEjmiwGsII
x7j5fLlRn/cBicAZSeTu/QHoRlp5GOrgFGOlH6mU7xPBtsg5PByJ443j4GnhGuJazgZNU78+ncMI
nfZN1wjqaj9em+Pi9sTqB+VwoTj3sJ5bwUuQk9Cj4doFhnTC8mVNzLC95uB4t9t2+UewajZbs6tm
vYrNJJ+LDcNTfOu6BoWPLm7j8lbSQzPAM1a9Y6np+6l8g25Z8QM3WIwfOKjycnhStlCsEpR3mn9f
U9RYlxjaXo5LDk/KTM0cv0lyNkRpciuT9wvRMe3auLunn+2KNzdg8UcuDHos/B/KdQz5V/s6z2GO
F4/5hp6Ea894hQWFM0inBwaxHc018w3OG6CkBlxPMkkyDwjpAz1cEUbhwNF06yZbseinQZOHiHNa
3plkaMM+YEkODqo+7mc4fGxUxsEuJrpT4OSyg6n3Cjes22lbF4oyWVtc8SC+F3LMNlgVhoiZFkbd
0YhGTHItQ3pu1kWYiWUdYCyGG6Bt2Tnrbt8T1BgI5N17tjyzgXJgOTZh1iUJdjhU2lVoGLYfibtA
Z2xRQfmRxnnFxQOv+b21+3LgyX80TvVs6AzGvWXaZ3x+bdHbdQeThzV6xetvADgCliXaWMXtsJCQ
/6l+a30x7k0MURv/CMX5FUnY2CXKuVc4lOi2CHDbmzY0+9vpX5+WeBRvNJBh4xHzQpeIwo/fjJnj
nX3iYphOJCHNzoplMDwoNh9tCX8/kwUJr/TUqNlItbzGjBGmsAXAVcM8TM7bWfX+M79xHGBY5tXU
ZtNlpHTgqab1qfebz5rwQW1zRtU2DBywrj5ngrMXGnwhgFbIdCr/DVobfJX4iquaWUEVgr9GoiCH
69xeGz9TV7fUtENbfgAgpTquYE06vIbQoaVklpadsGGWMBft3Q6h3R3hGSZR7kD56MTqUf/qV1R3
2wR3RbwfHFevshlQyEKkoM5mxE6aYyZw4jhQ82kO/fmMOiIYNofuXXjiLkgcgFr9y5efCzoGfjD/
rZIipVtcoM6JD2lQtqCWHujOvbEKoIv4BZP7VzWw7MP0y2qzbOmuFnyycL5qtqdxY18+Le2jmqvS
TVtRMonLe48voNQLY2plV7o09rBXUdn5hKS0Ntn8CP4W6z/XKhMk+AXjjkMB/D67llnn3V4Q0kxE
ng3isGYBsjcvsKTcTjBIZORm2igiVthLeGwtJkQWzGbfKVIfysGBvESrC7b6kcJxX3WumjiEtL1S
rZiQIHauZe4ALeSh911SPOSK/DaquPzelb6BfCp9uWGBYcAFGKdnWV3CoWhRQ/p/HLqBkX298CUm
QvCuNWk1swzqh98ijWBTLw9EUFIklU2OwjakJIsiD91DSv6J9HjbCm6n467bSGr9c8tGlc/ZezoI
8QYbSHC68NJe5JDNKaj6awr6ITlB9U7I5qb4wlj6ikHLuNSgO83G97xt9glKSmlWXvYZNTvXVHV5
wNHnnhB5DVP/li56UUusZ0rcdEFKoECmOaYQP2eWq0LbT36zVEF/vDsh/DOieKEXPu0ecTY9QEfd
HuF7G81XV0qWgEZfKboJ3xK09+1mLKU34mX1P8IojLZpScMMASBAOenR3C4WXGFDW6+laFVRTW2K
cgmLM+Qv6qdVTF1Ej6K4/iIZpt5Lb5aRvGNZUY1fNQCB4SeBBTaDxuQp7HDv/huoXXt4T3kyLcYn
vnsRHd3wGZcJ6tijRkLhCCsgD2kAAWED4LmLL+VYzBbZ2cT6L4/FVhR94ChAbfb07ISAFiZazudj
Z8v5zS72Vt1MG9pPZwA3Bx9G4U5tSEKHHJHSWKqLYQ0w+oj8ueUIE/PEXUjXSnJambIcrknID0TR
scJxKmORWin+sWcykS0OSIBNVKh/2tqihY5ctnic8rUlWPp/JkzVKcTfRdWNsIugjv6PfX0WOh36
0Mc/z0QefDf/dUqm/HI3cPns/5JAPiGNtfqnh/tzWclifxnaygr0pVsx+Hgu6JxPpxt9zCORzUWh
08dHkjJ6y5CGdaGnMUpHP8+mSYftsRCyHLUU/JRra+8rki21JPAu1nS5g/NZBjW4qoTCbM1Vo6zM
QE9O2i5R+vswH5lZg6dF3O1ZHcaVsw30uS+BAOtgSTMBtx8K/ksja4b2LXWjY9Le/jewxt/88oll
Gx4bSw3dop8PjPfeamEkUKql44A9yacOLYmuHT9PSy4IRbszDih33D5KdycoiToPrDlfQy8Y2tss
HthqEw1SD2o6xsCXOCxsaOz3KmjDF9boNOJEJoVkOS4xt5uoj329CHZs/0DPOxMY4N9+NXK5PvCH
QHUHoyfyJvMTjNT3aQAJsNbWjob7nAmgH7KCI9TVph6EZjowJO3IF/lLRhyijpHRZw89mve4imvS
bWEamAGgYAq0j/FETP59LanTEKlRD7R4yqTy6VknEJihHoc6ElawO3nxOIXxAxHB3N2vq1V+wjZh
d88Mpf9RJQpq0hRJBoJ87Prt73YBkvUo68NB9/BjAtm/lKlQuWU0dB12qUD8ukBupMS/AXk1ypI0
i4owVJy40g3coV1JtJ8S8emlAO6AFB+L9EoPOF8huf8VcPsiyuuLu5u+9TUKWf8ew4hrP9OtiBXB
6wlnipIk5vPABdB7qqoUGLQDl5M7Zb2EGnxjFhmdTDAZ5W4xsWtng6tk86A5WI2TUueJf0oY6Ltg
YgWYnLEzIp3fhjwJ1R33WPMUS9udlocEzDkUcWbHYhf0pRfie5QB6tmW/uYid2vZ4Rpq/b+vQtoY
+eoLa6VJlUGcr6OXSQu+TSmABPcpg+mF2cKBFvhijyVpZ3Sy/KJOFa5wHc6xjmKDq0RTRSjOfApv
c4FfChaR+S3KjMVqCK8HD/vHvz0a2dQJrUhr+zmRAfW60MqtSwuIjjCbD5DYiGWO8bqfj84qyYm2
36A6PAdeEF2fw/B6MFVWoKVanUcPj9rVyuTEY4LAfFLF3XIF2CPyfVP3wF6co6nKi/APcRPWKFPD
jzNG6HOaPgNKfpcEhdLix5CS0K3gm0LU2INx3v2V2KAtcOVXM/QO9vtKKfvFT34wAXE6OTQsKfen
r/A2TL7EBUmPtTHNKjY4XnjbNdmGy06eFD6FY7Rs3htL7qF4VaFTWQHc6Nfz23X2hTlbfRcBzWd8
vQNIvjvWaEOHCt9UEvixXuO4f1Es2eZ7M6vS/HMU7km8yGuepZ1RFJfl7SksFkC/RMKQCA4OYYGO
FiDa+zvepB1msuvKEvFiig5BLrW6V7SkHigzeVIcw63Q2v9e8RU8aETGFAwR5JCd5KPOUgcIzIzn
s9rtP88dWQZDDrvGVtQA2eNwcwE3BO6na+x8Zrm6t8dBVkbuD1OaG7qiXCANpezSJl9zzLzpV1CL
nZ5tdDiWNKo8TQmqIPiDei/Ij4WOphIBNhGYh3ahT6fQLK6bU5oXTrFA8X8rUVLpS+XZYfak1tGn
5WIgOk1TsYQRCoENH3CXgUb5X9rsfrlVFvzZg5/Q95Nvk9kdbxbaIB2ZKtzeqnXpEsAaoo+28DHl
L3QCv1PnIHn13Ra8LJltqkcRW3fJ+452CBojAfyN9HsAM+AxDBbfotG/2YgqakxcopFZQZkgZpM/
5FjEflpPP1Zq5bOKDFt5QTyJe7MrqSvz63K0MfAi9z+/gWXqwdiPM5exectQ8VnUibPeDpS8mxaM
WpayRX2DYuKje5CSuQ4PVUsziOI75mB8B8gzuB4ibMZa9ZAdb0v9b/dQDa794DKn1+EtHYeL4YRk
cnpzCJ/pQvCL2WNxzLwTPpna1aSogWhf3ibYPhq6XtIwbqGCmRswT5SQfyJ4ChPZLn2auk9NGyTa
GOo7LhtXHcpbSq5IjvoeqgbNOgOd9zxbYKj8JSz5a9rPwpo03nTuaSCh7LGxw35FOV7Z8LnYeVRv
m5SYSvuZh4x5atvcxYfeye0/RNVgo81T6ECeLUYFnfjTqCLcyAYzzfFHzR0GK1RKwkuVxAMiqVaB
D1UKE0jO/7TAQYSl/376EwASkWrdm/7zY9JkznHJqskuMXYyCVdVQP2+C6QIMZXufYQvcWWd/9Kz
llEOsdGsVaBrkaeY06lu4UEC3nRbknxshZBF2dDIp549KDb+HltdEy28yZxUUV0wihE99j1GpfIz
rG74bfhjSGqg2V7Qi4xU0fdV9iB7jqdDjd9+2P5l/WeN3h2MhQYg0iLs6gzVLeB5FTy7hyAF1wPV
BnDXzxHhTA8WHUAWHoTEc61Ghruog0dU14nsM6GPvuc2DOiERYuGmEdjBoqD1qZsE9Gk4YTU4cFA
EBqIwImqwevbup+APnzWkrY4//yf3If4wr7XtIWeHAxZvd4cSDKId7MQA0d4Sw5mhOm0MWRLlkGA
p+X5PQOq2iVuI9oGRVPMRx3XGu+tlppB63CxZY6yTZGMyFKpB/wH3h0Yz5PWcPQ7j1cwxODpN5bi
CcYI1WTlJJ1psFQo7Xj+hxhLPd/DL/rMBAzLP5jS/DNCtr6pOVEzxI1GQdaqkzfAYjWkybBSp8lc
awO+dOQtK49pYtFIpVSaDPGqlKTihfIj/TWlfcAiyhUY5NHi09k/W65rApXYv8qYz7pG6fT75g7L
S8FKgNC+aZgP3oqlalEycaM7UO9IUvMy1i4ycFb/wE1l5LyOkcbEil4hVjCvv9AG4NmNbnirf5/x
MRvDSsBnWACRxCLBGy4sfrSmbXEoYcen898rl+rngn9jfjDMgr2qRpGScvrLhAOAHE3MaOIIT+8a
xCFpG3HwPO9aVWBj8thjbd34YJU4GMyprKV3yXK0En7BkVkkj1X2f5POegzeRpTR+YDCRVmTtUam
plRveaBElYAqfmNJeFJLqhSe1cwX0Ja8L7kVYRKZaIIzkmRp9NIH0JGLY+JxMsVZY/RipBsCySL+
1eTSUMf03utjbvm65NUJ3hNPy6Np9/C4V1Lwhw9yNHJjKYiKB37G3QFAMvOaQtn9xwAKsN73sisO
/FOA7yBcx9xZ9W2ynbhfta5ZfLHYe4vk9JyLidREtWfFqBJo51leuZ/e4Pc+WnhaTIdXlxBgfIQN
Gk+xxKf9EKW2zjrC66bP473FeBGE7oZBdH0VC6H/aIL6g5/Y2zszFuiYYf5Iz5LDgymMci4UR3+E
Zld0+JrcC3hNU3+rfSoYOEwfTqgaxkt4q0+l7wvL+FHSBQODan3PWM/pbzgzir9WYbnCbC3YvKhH
lYx9vcf+ZjAQkA6aeYpQS1TrUXRTN5Hd9ZNZEpqK+tbqckdi0IcnOLps/S1sFU38Ld6gsY//81Pj
7ndQO/qIxmeUUQ5nUK4grjuPiYRPDSdI/pG1rAfArdPe7lFmntYh1QivJgGDyqnJHg+iTHrvzJni
jyoq/g/wlU0cjBUw6Opl5zSpIHzS7iI4BlA6CDyu/gJNioLIXjztd7MqW5doDT4UJzxtxpQ4zpPt
J5QmO48VF86tMz7mOBGMCjSs4P9YhOOQPJgjCdp4cgf8OT2iW07AztnDaOABl20kQoeLOzQZhblY
zhW2uMvptBmuxI9VzYwWIeEt9KHokWX70kBpuXPuUoiAkIEz5UQOF/ycix77RAKid9uaYmtMxGVr
jjdifv/aFte/3VVqkhoEIcz/ZMBVBY+LITzUmwTUYf2gdfQsljxXNQNo5k8cTZzO9CGfxp26ruj7
EL4qyybZvLIYt22D/Qt5ArhtOlTwhfEEJHKnOo6+1RD4CYIyfgNTdiExyuQQ+CN2/VYOXuOy8wZo
jlY2eaOFm9yz+CFfJg6kXp4EzYm4DaJo+iujmus6OkGVOKYTg6X4ZgwBnx0Kj2ozNJQyACUlqOOr
y70r1Rq7AKY6VTy+/zUqbpDwaZTgd5C/qww1eNaWSSFRLz/yOTazc/QQ61jNnCm1E0ONjfS682JX
JxMON1NaCpfDBC21TejkfiJnH/F+tjxRkOclO8rJhDRyIanLN82zXt+kWRGYXFLTq3ZnPkFE330x
ZLHj93oub7vbv73bRWmQbNUSd+YCi2GbFL8fEc3C2EkwiaVOGvbOMM0xYjTtmU4o+lYvjcanI/oa
Va5r+17liZvIoyxh0M0FBWMJQLW0rwRRwADDPCkNGScQexIKlpD3XlB34CawrylkoZHiW2q10uj/
ZyzYkZmSeUvAJaOcZKHf3QaUgUG3umbvH6RPktSKS6nJtOvCCL7wel3huGVGWNFMXNHoJtmuzNGF
6rJ17YmhI51/1q7eKeedeuVl0IiQpik5deTRkkJLu+u+26Zu+cfqrNs8WuROo2TWGW3we/V8WPp2
wEc1wmsO1kJmyb3YwEhWcgOc9sPKggPkIIwhEj0o+Qif6bPK86xxg/shg1y9DeUcpeBDKgSmsxab
EI+38w3dRrNvvKsWQ4cGWnUpRLNPlmqY3kr5OUzdypvYo0N6mxvyHMYB0QpzMKIfw3AhdLFtW3N/
S+J42IO5MOObngh2d9+rs2jgBI0VCppxxt/SU4KJgk8gDq4WZtG2rPhAP16mGdjtGoD7sq2RXZ1d
NrRvJN1L+4aYjPy5J+KlQLtBJwQ5VuUJYiN3lfmxZ4xyNgTBw/Nsm+XnmkoE62fOTyjm3nNpe6Cp
OCEIiYlHqGYcWuLcJ/MjwGN6wYB4cITtzj6ZnT/FdfZLeLC/wh8LnMivQyicx4O9+BnJjpM2UNRa
9WBamfJriZib5AP3rORItSTe7f3dfu5O+QSG8PtOyGOjdr6CCNHCVwNsHFhvbgjhnvs1i8vVbSPV
GRnwEPhn9uxGEVg0pndjqEwiWKc+kmqMUs1iifUlP5R63yiMeBLCkf6L913BqACZBF3bNam9WDHL
Q0djwghpYvEegZZqtjQB9MsJhxemwlTlQCVsu+w+XG86WHqWK0Ar3FYDNQTC3K4AY5ZHQkfkFK26
54PDX+gg1PBV6xTKA4ElCo6/QfaMtVB3p/4m+LG0EqxhFvIOPDIbNCYpxVgo5gvYqoFQ92rc1JYD
zT42GXoDHD/8iZcMmGRc6lonuVhfAVd2iXvoFSdXyLxXXw2iUl5N2IDjgD+DCm/Larw6fLfophVA
5unqwd+BEJ69atk+j3cSAZkW3UvRho26Bn0ytxeMLTMdnL0QXr8Aker/wlGmfp3CwGBtHGrUplqq
UKTay12jmOy+NbKFntAaCFevhvjuk1y4Nwai/5JQZ9PMqCDL4FezJyUhNI88GqnMxoDIuM+zMjsE
PYc8GrKkqgfNqyd5en7I1rdzjvw7KXS8+oYauX5gSG8rYfilFdmWE0uqTFNW5yvECemidpbPuZ8o
SL5WPn36wa/35piz5HX76FhYbhIOXicMmXgpfSGEQK6ErafZygij4gCmx/EbN8pbUqpPuYJmBxOv
6wsc1cnT1vbvlm7veIDQ0ZHdqZQg+DQWmeBiWD5q2mhzBds8dg+E6Ec/nMEIG6w4JGAcwogXUn5t
W7aPnUeCV/ttKJS5XKQRTBRskxvzfdGvu7WgqNp4MYgmXJjpFRNM6hs2VdU5T1ZIGFLrkjny2hXo
hws05CbgBL47Ba9ETJBL3VYKmIkF3raHQV217/BUrwuaOyhk8vC+mWnYh6jeNWM0VsOhlNFx29eM
XkpWsKcIiwe/dLdW8Yp/3UOq0UCscGq0C8s848hH29seaGkoJhD1NIYwcQAnwnyJKdUMnhWyW3CX
Its+GOpPtYR3wtq2kVJZEypETZLo7tJ4srXyf5beDwzprhEi3nvDbTRKnJaUAZptQJXXfSDwZLII
LetoVogayApyJ6nfd92L0fkGKDtrVM1Qx4f4bgvMsp8XuoPkpf+mPiLOFYQL4q1prrdmKYvaFgXO
ct1093zOKWSg9bRwYjBqkS64ot82DrcnNevkwN/WLgGNFbPNo2v8L+4+cBKKCdo/M00JtRjrBjII
EAP9m6O7e1HLU/gjBTfOJk9nUpPcDt/ARm/CrbGLXy4hJN5ktW1YSiuawYnckM9B/T7hLNcVayz8
jzG26sRGiw5IEO0izW0Gx7m6OiStpOFqph7MSHCjDn/TR+5wmDEgrMvgRYy8oggXT3kL+W3ZzEkL
LGUETLlA9EOBCqq81sIJis2tzCREORYH1/GSFlqGv84ApklsDMct8OljvM2zOjwc80PJkMpQHojJ
qihhDniRqSRfFYz2cLMjjTELyRwfdFLpWPJ1Q5EQys4Dm4L3ErFtiRwpwb3GHXYedMbzNN93toL5
DYsKHdkAbLqvLKXRZHCj0NGujg0x/sAE6kwLoOfVVG6PmDenLiPlyz+osiwt79vqal4IOhm967aK
TODX2l7TEpmi1aevXb390mfEqJR+V/WnKihk6yhRdOilHSy3SCAbzuxhxH3tTUG0n7Maz6ycuPed
fZhUSGpDUHzykBuPqZJIti2ON97cKmkUcCkBD7oEMUfb6O+ccWzju7CQWFiqnfYrdub8BiduqhK7
I1UxaQtr60BNwVTiZKGOhY7t42t1l13VJrwH3T5AUkGXd0Cjsuj/yo4oOwmwk5J/kvn8B6v+4C5A
LwzqAI7Joacor20Ry8d5AcXHt83eenEef48u+oL6loUN+MD3DsVxQ81tTOwkrYJHgCPmTrQZvv7j
flXcceSxxWVGjg3q7/J2clWnvD7VzxLzRpGoRBFaCVTXj4rw/Joq6tbNhuM1j0+lrTKEu+jetg+R
8oxMwUu5N1zmXPnB32lGzYyGHwp6If3qhxMtSGIbSlGXYGlQG5Iy82qauJmpLWeQytqW1vAocAlc
2aLUsHIfSiL5fJAKuLfwYK5dhkXCyr9evd0kdPcbiXfS5veWmph4ydqgL0tAAw1j7oOeKIwJciPG
84RrlQth6joMAK8mio9eJUe/cphrjZz0mvC+UxhzB8TFm8d9o47kBImAh2VPx0OaBZ3y8hoCIeI/
FdWNjxO+4K77S4P120sosMX1GxMHTR5gJyOIPtkQQSv5JRkbxVe+lORN0Ff+MLKgg6jp1qj2jEWt
yLDHrLEKT//TEBz0nhPsJXJ3/g18hNJecDI6cfzArEvyei7D6yUTILdt9cnNJyDvPs39PMtQwwHg
692EQEr6wJICuPce7jd88ydea+X58uPDSXa+APNYaYp1mVP0d2F2fk3IwOI7RIUAy9vaAJEIvyFw
uGPp1rKgFUY8UIIUQEZM5AB8m1YCD9VrUCPdZTE7NQj59Lh/N9zZ873XFzdMM5RNcd0OHQNIp2gd
0uZniDuMhBfQkqxHz1gg4stL7sijhAsfJELHg2d1uBwBzaekojQzViXyKly20yrSkEcece5WlY9C
CX6qicIH5+bN/yxYRVJBKclGKCGlTA8q1oUBR/bF2E5NrRIFCF8puQISG3Pp+Csx2kDjAtdferMH
kjciAg61cBFNgKW36MSYHfMs43Tm35kxzKkNwmZaolxdtGJwbdsn2o1xAPSmMFF0f2M1GTk2deJG
ng3We3ZKANzebSOZqurMygbocBzvYSd/Rgk0VDDwGVX6lTbq7kf3VsTO3XYwjXCldLCmwbCwZ7Gl
UB70CiaxfvARxw7oAsJRnFgQiVl5URb/cS32GGqMEiQiZ0aZuZK79cXraIvDAv37PxTUuFW+CMOp
mu2GFeFhU3G2wb8cDlN3ZlSvvx1jjUTzIZ3ibKERTJEVh63ECt4G2G2QYG5SOtEUIK1OvGgpewSO
jWjrh79XePgO8RvuAdVAJD+80CK494kn8+ka1KA7Ha8L2hiJF1wRgdY58+G7FIeuwdcgq9QYejB/
OFddgpT8pGSapTa79Gp+47uYLYhgU06CG0O8Qh2eKYNHSpyUvkbard0AEmobahG4pxfKf0pq/k0t
rN2Ht7mo3v78DchRQ8q9k4AFLZh1nBQgUp9/llg8IubK3FQAOZgrG/JuNESV3km/hk8M93mm2NoQ
hzgrrhvXgVpkWNxcEzQRGPOSz9aZ+zjkp7osx/7oXcnsF4YvsK+hmdUSpQB3D+fosYyM/He78hhL
Y4BG/CWMJMZnM8RDST6bAmXimLRjXqEOTcAhiY8E7KkocpghYb7QNsDCocIx8LvVHOBIgajBcypx
zIIrj2EmSXIZ/e8vl7V6I/fakSlBMgyv0Mb+r4yxIa/nRNJcESvZuuEbE897dc4XUQxsT5wv6S5V
2FEvLxA2acwgi+srqCOoT0FAb5fFFHUbn6bYYZgnJ+aX0VM3nsZNJ5djsZhDLUoMAvrxQfsjvS3V
YlKb0821UhhjAnwEz/oeUBA5stgW3Tmg/GlcGb4BJYrfOGlU/+NuLQNS9xbgKeFx6c9wOL+JjlAL
uNp1Wt4obgnOClLEV4xAHjgMvh8SuSK99O96IuH0l53C/rv5IBhux60dgY5aVHsdaveeSOgqbH7T
izYPqFVAzMuu3S9t+OeRCy9f9lprE/ELO4kCn5qb0W6Ybq+TQ1lbDnRCjNnEbjd/b7Hf9FFw5FJr
r20u5DvknSG0hZ6f1AKDztS8GUjjN7xlLxpeMDlHp7zdCqin66vkZcS5c/36zJVxpXJuahTuWGmT
J/oWhqkIJuv4xUYtmO552ycz2fDhzrrYkt0PQqEqRBtEdPY4OF5jpW35sZAQw3zsihoWeHUPea7C
9gV5jeCWs7R9TVVq+v4iDFBOR60XCtgh2glZbBqYmvtSVIBxT5CR5GKI2xxxf3bUs8OlwRgwJaOQ
NDf/zyTJHv3137iRFrebu9s5PN1pMXq/7IBZHDF59qQLG71EKTH85KNGVE/Gb2/exTTSJUq+m71L
nOCq5wcBlTofVvONgFEEqCMsZYiHOu+ipH6HX2RuElLzla9NkClkDUmnCmJ/DeuaX2sXbh1iGMCX
azmNG8KVjF0U1ifiRQc25oNRwdeAWHwcXwkUtlrk4ZqcZ2p3hH92ZZKzyBW686ym58OQlf03T22+
0ZChbcyBwUmzUpmMiiAiywhRAsKdqX4DI8ejXrDosYDWMnf2kFudHniEUzMUwhEwyuhHP/bdp/jV
j2pYk/jtsqzbSTBBq4bpgtDF4R4F8/YX4mCUJZgqA98Wx28p/B7IAWoTHyo4LXoh6gSbxIwSpNNi
iuOxGDgivV99LKxS/03znDdXB6INgHISRBKk4HQc8hEw5XuI8upqwgOt/h8svAXhCDCiSfZmU0pQ
XoqzJHhOxisbkeC1SmtKgbUG6W2zorjDSFyVOLt/KYChXoU/t1ojSJm7unWhZklERdDULFR7bV34
XwBjiElr17GRQu7OvrEPxWMurSDpOfzV3YaGlRlMhQpriOUXUNBpElu5qfySVh8WxDIyWzEUofkt
44F3nmY+U3gN+COfFYp05zLevhxjwC/FruRvWZCcOo3sU2MCmB3xvG/5hVZfG4lz/PrQSFSGSpjQ
gf35BSQNI8yFw3Q1Lf9AfTzUit41H7AtYXWW/MRPDFT/guLtCd7xCfxIul5T4PJVK5Xv2nPjwN3T
85+jrpf/dhozomadFTLksSrXcl0qEZ4rZINZVv+6Bs35pGpq2b3swudRnLkFSIPwutj+VeKdH82R
EA247HKcM9XUiCJJeiJXVT6SH2S8BLl5E2GJXcO02rjqu7qj3d2qoJlSumI5osMkbYx3VnU4CGGE
AMU939CYwjpKkHwOuCZqmbUQyVO+hKdXLRNaAL72HmyzlDj22X9MTH7+mb8NXhS4ASlaRQVncXe4
E3c15FVF84aOO89vrRFNu6lhhmVhGDaqihceZLskJf7FdxymmpR/Wn1CPEbYwvI+wEF9gqfp/Uwi
XHSYfvYnTBrhKwqKuizH9hto8+jEDfX++seJ5NitRIR2eVXIv7UEkB5gFLV798bUYyBijY46NFGK
WllXB3eUPgirpchBRy4UOKuGNu68NH/EUuf+GEAjTSvfjWlCj7100sGurhntftzIagqvjMAAFpIL
1y7EMAz8Aouxv+1ONUA2JEitAeLdarLJu4dJnaOuMfowcEyXVcSxGKy1iPkL3Q3ynYGmMq/QgZ1M
stLGX//dTJDOB+eev/XxnzL/WwChYAFkQmratu2Wj5uHgWAmNse93nS8xV1Eewn+TLw5ld0rw5/c
1eoU/WkW6BjwJKBghQHgF5UQ2wqTjf5KKakBYs9ggaR7FbUTVKx5zeYeIKzV2/PEAp5ayaVEueHs
4xZwWYwcxPbTw9O0mX5Za2bKenMEK6hH+lBKs3uhbtM4iZO595GmdrgY8I/ItiWCV/E7oNQIBl7k
+dFTMeJDKafXwsyLUpui//e3m1JM7WGFegFl+L3EUzc6ZrBMGp0Q++wMWqHsvMI98P3FLXT+1L0z
JBeCPmBtU++Qv18j2rusjufRvFzwVLHxeLJrolGqkfo6MPPy/m22V6yYl7fGm1mYVdzpnUwVJjo6
BqzB+WnMZu5kHaqOHMJnlK6AEv1Yj1z1nZ2LLBDYbs8Cpse4Kgg8MS9P4Pe2XuXSgLGyaio3NlDt
GK1Tgsq+nN85ewr9a6i9e71Nxvep2QUNdTl02GhvfvDkb3hViUNwb25B+p4BpDpiDT9bwcu8PxKe
Flg1alXSM2mQby2Noa5/pcR4Za/awn57aolh/Ysr3K7fZEpA9qMDT2yQe5Y1kQ8EnEOpv1FJTIK2
lxEVZb/UD96BtvWQ4FXXdxtBmmcHiiGQoR3LR61OmnSr13imyQJkKf7gd931d4S2LjspYY5Im7n4
BbkKlg5mF0jTzsAklkuJR4wuNilCfHZO9Z6IQ2nRyxMjRB5lmBmNp/6ULupGUPyC9uUUu91iuFx2
162bfR4vm6CK7hTp1rNaybNFlAeRoTrGkNcGNJrskmA0LNOruWUcARKRlRU2OVb3LP2CpbC3Ksp5
GR9LcNhJbtYhKeIhYHco5wBVePggedSPDopuWLGh77qLFX616cNPU5a7zWWr3THD8hYJ8PJgEj3R
sGBt5LSCCYS5eVPh6tYwDaKm1pICoz5z6LJiYK5+zwEV5F3QPkna0oTyy3Ppl7GY1jSKhDGYvwIK
54Da757U8nmuc/3dXbpvVUe2fy+/lHJ4g3a+l12Cq2HfRB1haXjbnjtP7hdzWAGU3NO7VXuhsevY
9FkqD6zSeR4ZfahlViUdk578ah6HogXs6Glr+BJ9Pa0VChLAd5Q4BYPjxE628gNhmxHUFZVHB9bN
jUka2oapg+xkZDtu8r4gFj7NyOknLMd89kwP+RmeOEQLfC9nUADs7J7zYpzX9JlfkdwPaPQsVqYp
sqSebtVTCrpvLzt6+e6ptOUVw+8aKbWXxe4N5q57pCZuwl2I9kOlIwl48f7aTQ+tt/axHjJIVYn7
8/MMGrThvvW4IlFs73gH8InGodXJoyllhsTixkiTV4JDagHOPBBAVaCMI4Hh27lPOZcDdsLdUbib
S69pjPQx3JxYHyB11Lwn7LfQLdkyO2gSfdqlbA8U4PbvETEW9E49ZovEqsHPn+2j+4TGkI87rwl7
v/MbMMfpxGzyrsE8vgXg5rMnejxjXDSFZ7Ui05JQaPWCDUJZoxyl0tF1VDxIbRhFOVuHGZrj8Fdr
yCVzIW72Pi9/tO2JjImY8md97oE+VTO0puZN9WDhQf2HI5w+lX82R/NhfWTGdgjLXVQRU25Jzw/M
YSqE8kUmHMHjJpFNsQpGGNyHrqdtWvePXAPCocWGi+rkTo7g9KIOwiepnMsp8ByzGGyQ0lC36dnE
YMRNwU/tZ+fDmGMlNNSUuT5jCRDejVJagei3V8VYlhWC2stQkojnlYJb+sTHt5B11BZI/PZseA+T
8s8HE9M+3jusnH8nqBuqASD6V3diwRO3pYv0/fz/sTE1B/+LxvPAA7a+cvtOMalDQ6uQsGKyLRQo
Q7YrvV+UZppjbzUuOhGxRlpQbWAhMJJ0b9TRAbH2rAYVvvCDq7WK1W4TUJVulKt6eO6J5C9vDZB9
BHYB/a+jjHRhsbAfh9FcXJ/SiemzVH32fh0xwiVOIi+ce4kKMvQDACAM7hLesy2pc36MV0NXd8x/
8atOv7po7FSrPDSdPIvpEToc+o3FVNOl/phyeGBWWWmC6V2j7TJeTgnFojzTmU09c8tCQjXunphF
y2rlJXD+dzzxn7zVp3L3Daffmiv3t2d5j5XhzLAKsi4OrEW83ZOslz1X5XTWnzif9tzTcDzRp5tV
BmuzHo3l1dgmtTw+2NX/i89eav8sABDOMrxtLJ6iwqmdHwAPMpeHtCLKgbPKljbn5pKVJqmSkIUm
bvFkSGe33hd00lZOcUK5LPj+e+7XUWeTOZ0R2eOTV+pZAc2cpZQ6WG2ByQFiC/7TsXHDFdGE+vPN
OLuFv/hHpDoxVLYEXJgbzgcXPmjLHXaNezkDkuvkv9myJjZ2acr2Md5om7iJG3ebyUMu/iziUSqB
zxhdYFkKmRUiPhbJEJLuLMDN3WXeMt/SSzsq9WXIZVJ9BY+aULnaOJtRvwxnQxqwRCnTNcD3J3/U
1Sc+oBMQMgMA8j92kiUI6XfDnxAl4qeiYlJtPIpBFP/nETewx1bqI2SHNPrDAYCp6LZAkkXWu4jG
qDVQgxJ6xu50r0H6BrMODzpUVpLV/ZyK9hvur5kPo1Afhd7e2MeINuP/JXuG7p2rDcMDOhM50Lo1
Ze0zG9vuRvk75JCujf6+DL2pPWv+te/hkKjbG0rX+a7Zlx1gZ9BK09SETPlfMHZQyAxLtDvqZnQr
Pjcp/Sxg8mPEcuw8FR+XYNVTFvQ3+wsV35SusSUJiHKkhMD4+mJN5JoJvct9krmFZJXviw2dukwQ
to6/oa6FlbrNYLE0TVnNThfUYl78/meveJ0yb0EOCDiv21ONINdhY6o+iqHIT6k3zKe6ka9GkFq1
kYtT6Bq61pFi5JJW3IQSGaPeqWzy2t4l2w1GLqkENNf1SVye2ZgSxI6B/4/j/WMcYBmk9OKqtEkN
0mKkDjg9UpgEFtvveCP3TPFBaxjOlKldL/cfCBL+p+fS7rIhTZ1mq3a7lHriZ/jjlfmYBx9v0YQV
Y5We4bfhAWvmxASFU3EnQEx0MT4b5s1rZEstvAXWhsOV643Sd7rGEojbQIqcPfuuNhL2azffD7zp
brJIf4FENqxA/T4B8y/PHvxKKg6X2Kbewu6LwEGH++h6QtHHLXFx//oHkvfub6f7AS+pL8G2mJqQ
oJ2kwWyXO/qBP5EGOFCYySkkppxp5fzvCs1PNkT+m0tQgGwjdGB59jbRq0y9ia59LLbnhvRbGJWP
y9flaegfVUfGjnKTsLF4MoGHZGDxH9BZ369zMzcGB55oK9JD0zOBXjxVffBcEqzwGrAcZcN+RfkV
xa5yBwP8swBHaxcavF/UjvJUWSoZi5qTJPXiuPItpcNmT/SLfZtmDlbZoIXF+4fhQm169L7alMOj
+jyElAFzeoEpH5dHkzVdFIXj45+bndNV0ULOoV0eSlO88/A4+VHPqQwlBjjx26PTjef5mo2F0IIS
qgE3++Qdo1/g5lRbeunuo3ILrA+E+VnsYmlBxpNtu7u9Zbs4PKDgLqx2ZjRqYpCBrHbSVkG2RRwr
KEcFs1fZ8pv1wEyIxm7RwTBBc1lTZKrg79pGLZbd84cqge+bB0e7KnreGMprM3Y+z6k42ulQ72eb
zXZheM7UKDhPcaxffY5ZsnIqgEwYa/uvvK67mgNscZ4sL83HanTN37fgzjIM25ZJa1AeZ00SjSVt
dTwc07JYqruxZYN7e+81c+vGjJz/oKon4RGywbtvZSwV4jm2W3C32SwqxQ+pUXXGl4SNw6ZaLyQ0
En4uQup9fFyiBKpuDz9GUKoLeM1ptab7wY2Gb28RXG1ATzlgYsA6Hh6Xja35nfuvl1LIcYk0qXc5
Q+n/9sIkY4KRE+zGClCsqyRizveLKEL8lCAg1DkaIgOMpmVu2bsZ0xYxzx4D+dkTeoKiE+CxZNzs
rcMo8NWXKad0jQijs9nIfLcEBqz+P2jlYh6JvA2Cfl4vL2lARGCihP3iC6UZbDmq1Qhuje4Cfzgc
eeZd7aCZMgpNx9rQYkYKXIjQ14JJVUBMp6ayHlpghG6wqWKrB+DCTx3Mw6IUtVZgrO6EpuLjFCDY
bF8f2/EmCYVWDoYZIlDp9Lc0jnCuPSO2F4Ophm25TDMo1LB6+WjWt0LC7bAJX3Cqd3vMH6Je4FYr
9mc2DOIHOrReOGlex9kn+abYD/pWQRgAzn6Sbvegp9DhMsiF0KXtLJ1c402JiqI15AbIbcAXI9J8
KDf+3B5ndtijzM75kivGfcjmBBknULemXcVMguxm3VKwLmp9HH/uF0LEXkkgQhb7soiJ0MSWcamT
J7VlviUE1i6SbQBocmzmyC0m1ekkUcn9agxKNQ4HZRWjH0zBA7fHKXuPf2xTUe3jgNpjwNUGTK4c
r2V0PMcb2zL9AoapjgCt8gNfrziI3SFx+dp1D6yXBdrEzKhIMm3wBVekcV9ulPJ+Xu+tAV6HsIPG
5FH0aHZAnYFfeymt1FgzAHvJS6uPpD8GPVbHYmvw2RtMFeNIA6icgBGLLUYng4n18tTghCICMw/y
Uing/9ILPNrE1DLc2uOxU7dgUqXn6K3D/RadQmLEzVM2m69mLlm1dQ4RZERDwsflh2paJ8CckQzW
Ugb0UFoi7n3GJQLT+K3MidNYc4Hh6jN6Axjba6yJfrWzUHqwO4oDtbpK24HTqT5yavivLy7xv5NE
1jY9Q6gj0cs1b31FURRLFa2A4JrxxuIAJESiTHgif708i6/j478d7PGxX1iLlCi9pQgsmJtBgKXr
8n59lYLc6j+DLjWxMQWVA5xazptsYsUaN3Cs9nnuQWLbeWrWyG7fd3GVsuQOSZ0Ck8mhZ/G8acfl
Y+LcXzAKOmWZkMxW9AfEd6jT18zZkcGBTnIgWaM0Ty3kMx9fGMtFPxl0mjEfMEMqE7sZzep+9wW/
N+pYJFe/sGWML+SXD6JvoMnk+Jdt9Srja6u1V8niLNOpcuxmmWWP26DhI5PQDdU/63XRV2p3obUo
yEnEGns06dfEzmyZoq5WvU3YihVxVoqRytp5JrcI8ww8gGopYFDoygLmolv3rCgB4Go1e+gjGLK2
/VbAmmHs/9b/99FLZHve+T7pADQwDSXw9IT4PcMAANFJZ7Vj+sWthFJpy94XXDH8vB2lrP0HReCG
797mTvbZ4Io03hH/9kXWfrsOAKRtboYudkqqIGzuhlgDrA+PCWxFCyRU89miQ4kP8h2BVGITC5sF
95w31XWzLCczb0cMqKWc9FzDw7U/tsHK2HOtyH/VxdyxM7F/exE+HhMa7mhkvBlnVjpyqcLKvgJI
6ycPI0Pdzd8AmG+/31pfaJQNuX2KH522JotYddkMf5P1ULsHNHh1DJmDIbgYs9PB5LbMyvnbf2Yw
N3/OIOjkYb/9gkQBCGJpKwivbYPow4Psb1r4wLAzE4yFVsNS5WetHB26ZtRNkmY0r5kkDMLOKVg3
FYjL2+aI1zZMfToFbXrJNsNOOf9SvhyUNBmStWPDXQaSXAA1aYoezvFX7nwvgihSqDFpJH3FCxAV
QbZDhbIU0+7uiRMX3lpWgMZgHQCKwJgzT7YEAwIOtsZ8a7vEQ0cLknExXM3ZpVqpTLUsR7dSJxPd
owEvIy+VPEqjxOpwDGLRqZArKBhymkxIEMjj+zRAUscsWQBtcK1pTXmRlHph8ImuzpX/P3TUVJnP
qjsMCQUYiWytTnEg05CA+lNIEOp6vDEueQkDkGz6WR3WwXiDRz+97ZdVaZv+yYO4lmVbQUltV8EZ
OSJudCK89IqOR+vK5xSfvjDeMOvaAp5MHz+hglqtSvwTjUoEtWoBTS2I87MdOoFnKpkuSFNG58rN
yy0+yk+UCChn3pc4lOi1bgm8nQwwKb7dHNn1goZGO5v6ibCaUxO4GalAU0G2zczE4e1J3ya1latY
cHS/wvmWo+bC2xAmp7+Aj5GSxrPmm4ktiC4YuYsHQOEMwF6Sn2P4IfEJH6UYChzUSHXScQZgJj1n
bfxIcpDUJv/j32qQYWgk72bzo4Cn+vp2xkTNiFqeLPXU50Iog6p4byjG0daf7XQCuRdxgGu53dIX
EeAhb15rI/g0Ugf2tSz0OdgAsGFB0Mb99AqipqyktweOU/Ij5+4o/uGW1XsKOepXtKtnbgsfAll2
YnZpMw8Cuz65ev6gel62e0OYGfCphSjjms02dRn8Q+rPHL07g7+jn5ERFWXV+ZJ6cP/x5cowsYhz
BTia96BkczNT8u8afbUK7r3tJv/L7tkHbRhXh6O7NkRloxzwoIKsqFkxxLRNmcL5lyIdsVI6+ICW
wtJRerOAOrQ2TKUTHuUE1rlq9CNl9SHXt6kGhbyZ4cCpXbO+2UahmiD94bZe+6s+kNIdZSRI7RbA
+aL5+oneeVpPOVMvVaF3tWZI+gbR83CzFIZarh2iA2Ap4ztVXGU+0euZFRP3mLirox+SKLk6wbm7
G4z00GySnVZlZDABTmxJDjYijdKphSBisZUXMfgZkzWqXQNg/e9ZSBIaZEgusQPqS9R0Ml7ityFc
6sCEivAt7jWAxa2q8RaAcmf0U69TRt6mgSp8qNUfWDoLAS4MUz7dXA8hLagW0MisIUGRKU/FNoJC
CHf3de8/QcRijipAQdrkEPYECGWzcIjkq5e5Hzv94EtxXdkDC8GdHfpMsx4QSAXOF4siwQBDEaBL
0Kxw5mdka7NnoyfFysuuBaNtD6ubzLroEdNmbEvlf9tsNrSRCRk8Bir20nCOvTbH6P16RJqbNxoP
tq3SCSnOOH8i8gc+a2VC/tueHOthiV7WBcGHSGsO02WmkU/hAPxVpElertsQfHKo+ubzIbqpSBAH
n/GZ4/C0EcJFe5/ewPg+gOiIlHoR1qU5GTv8m7QQ+00F6mbubraw0SCS8S34OcNy+dcNodlGJH9i
8Io8xO365CyK2zF5f3Pr4VPng+txTPITQGm4GUG50rYMNw8o55dDGp50Tm/J5rVvygGdA/8JJLlJ
sy7Nix5HjRn5+jpPOaeEt8iJC4FVH1rnLBB61CoXExAcpen2sm5HlyM5RmMah8BGKiXmC25R8yz2
QVmpFTSNX3Oc8Is6bK7WGXMnhvx/8nzcdtEGjsyVEXuQG+Vl6uQnMK5b2rKdTLytdtb/3DTSbHHh
sNyYDTVbi9RNqOPXvwQyXVzbLBkSbPIp0PHmV5Qtrs7VpRy77wc5KJ2um2domqa6t/eY6OaGgZ5Q
QFS9XRM7xSHUMaRB6n1mnHYZl6nzpoBbjLuJ2ZI/ss9x+r9iD1feyUhxs5phdl/nvA9zmQjfFwZI
FzAnAPzmBCxvN/gq2vesOnS/mhzBATsM400mdZ5q0VrsesqZzxlBnAoWpDGhT5lHy5K+gOmPHRo6
Rfpz6HKAjTEr1Honz67Qx3gxWuEuyaUdCmxiiTw4WdQtw+wphoFHHNZv+dRGxBfFcWKWbnFwzIyG
E1dwnm0wTNLSLr0dvrsQ1O4rBfM/QgQrUvUu7H3mfSIj/ujR8axjue5fydEdR8nTF9Lolr/a671F
/C5zqbP6VXusS62kivT8R3hjOtHpQkH53rQ8omNcsjcbySyv4N+7CeJWoMKpmOqGcyKhFDO9xhHB
WqrBWBJ9kDLBx5j+ItoYWJrozS4xWLOB4PvS3pepH36Mg1VZhokrmNuG9oJWuIOXjK18FiIrvT8K
JnSj4ZpGZIdHuTo8Ros+yAxqjPZ2rpUdii8vHK1uQWNJDIEE5KmkVY/h3JdbkNyVXmtGRY7vZYTW
XY6rdv7h7aOo7mSoDtkT+3qjkI/KN84Vzsxad4MNqi03py6bdCLoDBigr4KGM6WRDt0cPpWb023r
SmA6qB0Aoo1STaNTeJwnEkbkLQ3sAcppEG3OLeMIfWUGQ9mRl9oC1HNbMiSMbh3iL4W1qSOLjVIk
GjkM3cJRL/LAad9PMxMJASmg7nqF9OZ0DlTx95QrYhkuw4wGmK66vn52cpGjqhEmRgbZVXimfKWp
pi1MmjkKK7XprmpWD/udAqRrm/wz1xiHvDsDrN/k81tpDtJXw+GvXTP3ReTmVGc7pnva/ICkx8PK
7SACK/IpIOjuYlzwax8zDlzsBTL/80BEUeSi9IDyp7DLvkC+DQUxe3A/As6CeO3+mKkttOVDKEA6
nmg4imwaXp2NoN+r4fhB4F/aJ1CfuCCj/TR5a2VrMaf+AiPFSqS+jPyTA9xfS5OxyTFFqar0jnBN
j/Bdoc+NHethvzVYkg7aQQSdUmgK0NaQk7UjVXAaf7xWMv9tvO//Fm46vgxo1wQKFfMQtvqTpF76
3luVZCk89Vtp7Hx9QvCDUIoX29JU9bKZPWC/jIu/wTYgff6y8rlTyHqB4V8+59TkfdFFpRkHRvKz
BsW/IA4X2DljON8UthJakVRbmU760+5nfHe1LZqD0TXAPZhmCjZD4NlWm7Tb2TIDudfGdUy37FUo
mWCoMlN84v5nbG1yoMBLgmS0vPl1vDYgcIFigAlPJmXCe/X3XDFaNfPul3BjLh9BNOud3eTty83n
Fk7XPtbSYp4iWhWnAhkEt6SWjJl8bRqVcXSD4sKlMcER5E1fee0wD6XtAg2XfhGQ7ycv7Rh/oUOj
sOJLH57hgSkn2e8sZ+r9tk/uWXBLVH9wr26pe/UYmLCkBk8RNl+3rB9rcF4Px0CY4J3LRJMKfCPV
LsjmPwGcnO+T4dYtGE99GpE9LAU2VMrzg91nI/GPN6/u4TDdz9ioK7SC0jchE2IS+ibJHaOA+5EU
bUiB67pXQgBXPLQ6q4lX997CQ9oDt8kyx/Tyy4fSldvLjbUfUz162r5uR2ARNyGx5AuvKnti0x/m
G11rhVK0ZziBDamA3+xthV6BKmZ1mmySgKsCRa3L//GPWtAez05bxZN/3mO9cLRx/wMrxPdc1KsI
Cs/erkZZtQDJWAPGq6AJVsvQG7jzl39deNQxBMzxEQ0K4jdoRM7ivNTjBh9nQ1j9VdKmxlxuU1rV
zxlWxmK05pmQ0paiKUgNpnq5Bn8lwo8+7paBJRfCBjSggqUGabXaM6Y8U90ZW620+dmDBxw4uE83
lq51LsXEQKWKva1F/M8dVCUlhTudjnXojK6Q2vGuU1xE3uwQOvfVQjoHB9JxoEeRL0Kxe+3ohAAT
1svmW/NP8CZEBJSadypLde3lDm8WkWXAuT9hkqr4Jq585fNXQA4DKZIXWGehurR7sUYLa4922dY1
aOdaWFyBIszLishEQVQOgrOpZAxEfrNUiljv1ic5lI8pQTaM2XEC4/q7+Er20rwxT4Jqu3NHi038
qKR3cA3hGWYiXoMeOoOsbMZui01uO5zRh4sx+QMjeJzrDbC6Alq3MHYFUUvRZVnaimtcre2TkbNQ
gZzHytkxEZzHhx2Go9R172G8VanrWsjPKV7+b4ItoIbc6iZ+U2R5EeEGEbFB+W4UHFu5q9HtxdeY
dNI5h7jNjwX6m45dS7bRn9NO7QPkHYMkIN8V0LPAWLYwky6qn2+DIZ7E5Yon5t71Pwr67L2xIwut
E44URY0AJJkzC/S+UlIQDze+rjGRpPawChQsaVlBp5TveG1AEZz2mMv5HdvxGq7I50T+DDshaeJg
tEyGhHyW0+FMcZnGXZzpp5hCA7/K5cvqbhTSRCpYC1bI1lmrdWFlmq5LFIhU+J+f+htLWKv5QTkR
iVdqcqjPCeM0/FzzEy8e7MwPa+mrjOaGfbhWR/7KGqmlEI6W1s/FM7lGuq6rCJ/vDn8B/DNBzOPz
Q2QOvpz+9rMG0Ro1HeVyKM1CD4V3gH3UIdFh2Y+pI47CPURgtgli370FkjYx+Hudl4fIbvoJx0bx
kkymHP6Q2elVse7jS8dNwWz0D1DvZpDfJ4w3PawV8l0PSsBlerjgI1nMATyWKPzT93jloR1B12r1
/afXcUHE3Nav5Rq0PukLZocYFdl1AXoWCN57+PCqDM5fHQaSAKXBDRRacSYxVprUmiPNYNMHNCsK
M11HR7ftlxBFDp5O+PLYCC/VsH2tKThE0kvlYnwEEKSd4mdzSWgpDw3ZPlidtJbVx7Do/et2wYxu
5lELbT7LHRAQdS2bVfD8SIkFBaczjdCAHMjrKx4W6+mGBd5RSxT8OkDz5x8wwVhW5GC+x7Oh2lJB
jS1eUbIC4rqKOxVjQ0BVMtloVYQDDSJpVcEDPZA+MRqAXU0KEWLDvUlwc+3c7+GtZOuQZ0aVEGTZ
56N9Sr5TRyC6weIiko7kEWO3INlXRXHrHkMqUj8IuCFfPMWdqQbJj+bUup99gxCJumMQdihftfYs
MQ0IVScgJd+erU7uAHtxBBholWky8nmLfMKxrqHZisW/BHQxYiffFFkKi2WEmOVTtC+BbvalQGW+
oEc/1EuliZ5jrk0ahIga99RIfht0+k8LYUwf4DsljmMnkGNCo72siT3Tn4mmFGSPLFtDfDWjujzG
3qNmIPlKbQS889lSgkdxgnQXMGHXGsyIuTJvw/hOGn9sg5PkSk0uQNkuaMyeQwuXGCSMcGBob4Yp
z9klUvgJNdZ049x7rGgqzfps46JZMtIJvBrqoi2L0cBeRKAgLeZuMHWJO5iqo4tf4ZN+dMaV93IG
/H3S4HIU1CmI8jbT+JTFc/vutZwgiTCQ4Kjuh6jA0dPCD7bNqysuOq6yB6lrYpyjH08ylDnC7/82
lfZiALzXUX7u0urv5tHOK8qyA79AVeDl9MPHGo+7waIMdmIwzZLaF143WF+pd5tcDWN+0Ww/55q1
y3JbbZCiCGUTgdNPj8Pg0KJBv3Ev2CfeDNbfP6uf2hd6O/mL6mK91pzzeS86vuQQZOoc5ECknQtr
H7ho+yh03+FQR/oRjBO/4xO5sXhvY7Mht0rzwGXeCtP3kxvwa++LVLmkzGAR2O8lyMWE3FTdOdSN
vxE4GBRanUCGqoZpKKdZbYH9rinhL2EIOnN73481f/6ZFXCE0gPRm5EIsuj3veAQ1cjKOhNFF+27
/1CZoEr1n/qAAu8sPgIakrKxsUFfGOsgPP/6IOT8NHquBn7xhmRzSOM2WWmYHPFPCyY7pT6NdDHP
/cFySOgb/szunGE1QGG2XzIhM+IRnYHTp/AD77UCLK9troTDP3gZx3HKThaNw4g1ib/NDN28nzW+
kIDGNKczuxuiJJRBVtx+t381DIFdiUiedPAxo7yXv5ldCLoGpn8ceSZC8E79eA2YI/G0d0URfuzX
GFU6BiNCgC842EwdU2yom2qJygKNikjLo6qhxACI6GFFqs/X/dKSY60+lS3E5xkjUCS9UMLAuf9n
LE+HYoU43Zu6TU0bvkzu+Boi4g6NMbZ6wYuvbDy68ofGsHa+DIvBQhfSQKzynLMtzLT5p9FK+312
/G/YTXWD0ELHBzjURLnRhcVLtek16w2gThrTQt9qjyqlh9yEImlhGz5hF2Dvnwu76xu6LSa5Rd4o
V0zoNV5wTKxKLsBjs3+9rCd5xsa9vyuAXDAModWncfh+AiVmAb32AdZWpKxBQsWAbKo55ngU2QKJ
VS4eZ+ZJCKCBn3nU5GEYGjjAEgp1D1SRinnSx4PTYrdWBBQXnzHa5bkfUpPxGdYi5Ps5ZYVXQHik
xyvSUZ1lE/dxnhMermCO72JLFMOoeoyGFQ53mAukMq8K7nP88+ciceHYzUQbhdtl9fpOxJpqhzWU
e3DXflJp9z/aZn/McHEeoGJeRDJ/Ha9RGEAS4g26pLgez5b17UembwxKu1Brj1y6lr8EFrMFJswv
NF1Lf7hw7PTFR6MGRWA6elbH3oEuJTFKcnygJzz3d4kPrFNK6eox+hsoL8M99aCrgC3kJxL3emlv
UWM1dCj5HlRQKhNPBiz4B4GdLIEOrH2lQu4W7BW1zSyf4sWEkXE35jKYdDdhBPFsw3XV5y8cyOTW
kP/lyJZMks7ohLzhefDLPwDRiRyP4klDkAT5QC8olI3PlMxBJ/R2yRPA6Lg/dKPIxdwIDf9aYZSY
kGzS/JUtPEx7JA/g6zvSVfbaf9+LI3jsS1WqnYPqw49bg2/aXXyfRcyTm82r8H8DVTccKzWpPBrf
W0RUEP3+PSRveHCeK7bUnckhcrVPvRsfq9Y3F1BQ2hBlU7eccx/RrYvj/BDMuGFbH6WMsb2JLR+h
5MeFFdQm5vPoskaCpvUKIOKxaZmWXE9j+YtUFwjANZ9O0W+yjrf/7Cs4Lvh0mjtt1kMzxa4DwFJW
8WfxIdX2UnXx2ZvGE3ad4fsz9nQUyVmeQhnNqFQx0Drz8/WGSTgb2dMdFL8WljH1SCGUd9d+opbn
yV6KoSwoXCCfXVXk+6YuGoxmI0/FaNDtoaSOA4iHY310+OrKWUl6Pdrw+2mIH8tdnQsdeAer1v5g
ojqfYoSSUI+1aPvpQ6YWDSFd7Tw8GXKAcrbB2VrDwzQkJc/zV1YwR2cbFJgU454iI/a8r7pjjNmy
fZyn5DMpH34BYBkSOBnof6dF4ZK0N0RdPjnCcHC+TnMQ6SEimP2gyCS1NtfJ31Nk3rC4Xglz4kgY
hESPP/mlf1fALo0hhpOHWJCiGJCMcXoUb3SORJTGQ4IKKpV0chk+gHUnsf/3hMNt9BZgGvkoFrXM
6n8AZVWVRxUzNS7vKCnl19PP59IY3mCSRsLcP6ZdGt+XyDNJBUP7qZluCO+H1EV2GWGAO1CE2iT5
AF5Hm4MS0WMrQ55f/Lf0pXbfVEkNe848fVLyAZFXHPlFMu9teFsvb3O4Gc7+8vjb4Si6B1GcNbjk
3YHjYrmYWgvk+vTWAGgE+TCbq677SowNIY7MssbU5ihYG0ifLa9g0KRdY+9ZbOtAm5S/lqkKhBRy
Z30MMHeA7MbVeKmwsJEBBTUqR/Ogm//05dtolPCjVA9M1rzg/eq1dk+VroDWgiv7ikjIEaVuQJHy
FwowTjwEOuJ2NWL9MVMbJKr/uFAfDcOZ50XQBHh38WpaVnsEg2rKzTi8r3aNXkiXhg02kPWxmS4A
nbhRvL3SM9+FHRKM+Y9/jNpi3v/cLgXjFLGv7PiYuGAFsfGBi0BAs1OTdFKX5C1TiRdH8cEKx+jL
5I1nGqIVpiWyRSzi0psxM7YpfcCufDzyZ33zYAqdzQsfvCd4ePa0P+kLZTnp7IO8rHvrTyCwaVoh
KgdvAy5chEvvnIHRbIoupCsJJavkVggvxOB42axfl5WN/hfANiKeBKzJknRqnzInuJ84HxD3zkA8
9xCJerrljqIqZ8sP8aU5sjF+fIIGWZT03IOerplpIfJCz5HRw8CUY+Ev2Ke8lbk4UmhyEZslSjZN
kOJB5/NZhdohiBNUVPkIi27uYwtDLU0gRCEsqA8duFeDLmipmT3e+qcMoIz+g9/XJTWH62mZMzUH
+qrRxwITY9mFHE/rWt6u478A+HCNyG3fF3w6UpfIDNEOWiECz0IkDO4p9HZk8TdK/OnQRMdIP1FE
0t4Ne2WiFOO9XUqtLqJYmkz8RD+lmqdLtCrOedjwFUKHuttSAu1cr07S7x6mUWACbwFGwzW5nSH6
6hswn85hMtMe0iy06vAleHr8DE7CBSZ+nC89DVqRCMf+rKHovqUhH4BCiVVgFSy4IbueTzsug8o+
gyylIAf1mwo/sYnApIFE6tH9dh24754hf8FhQwRuLOCZpkC1+5+fCxGqFaHCNlZk4dRR/mE+B5lY
DvII9WsSfIJ2UUEj6PrWlx9G6QxR5X3P3Mq59F7p3/o96cEtUSs+DVMKY2sPN7daBRwCge4m6eOa
HDaXBPQWPYv+CbXTxpSjewTW/l4pc2TFJStbNd9CQuwnTIboyB8uTh+4S5fUvb9EDqkGJxslwijr
82WqXmlX8zorDRtn1Swal3Z2xg92YTI0f8co6mb1y+7Xy+0cvMLK+ola9h//etzkktn21WGZqHKT
iog4IDoV8dZgTmgw3O+QOqZkMV/jhjbCCOGbyvjYdeC84SKmsKeWYxy6nlpo0LGaPygLOyak+8mj
HZ6Zicq8wUzf1wQ0W5XMnwNlwVLvYqaqyH8ndxAVJeTh13nFmBi9Uf+R7ZnkgYxdRiM7trguEcwT
lCjV/qwABxFpB1mQ/ThbLdkOGpsszmHs3oBuSIG++8hfnsfTBCWxnnMtrjKrZG+jtrPNhZiC6Dy+
lm8D8LoMAFdrATjrq/QpTlBr4+nc5ZvgbE96+2t4TXnbVEv98GiRkU8VAn300QUkRGUk8uw+OMIj
qHkYHPz7uMuzEchH07/cYkbZBBX8wrpF5WJ/k/GLlzSWV3clm+IrJff0spt7sTjbzowd/W9tEDsd
9X8mzt085ezBaU7TyBjua6Yo2K7GmsOznJmR5Mv5R4OceUKlJfTXEN/vOLw2B+aNhd34DlALJcJi
jwLZRxqwkDn1cfgvEajcPf34SnYi/ttLb0MwIJjMpGxTD4KvUxWGylR2ZRUgtIYPRetskPa1fmUs
c9WAnIWyQsMhaicgn0Nfzi1D6SraSudSHTguaGnnxtUV9SF94RP7GjXFmBFw1pH+AYU1B7o2/Iyj
c5fG/1l2m/HoDTsTuV7qSrf2QaPJtoAtlZvod8aPKqNUkjdCEqugkVJbl6huSODIHowpQAsbxilM
sQ5fEmDodlsCaNu+ytIQEKQ6AHBQ0LfENd4ofYXVwvyRZAjDlRPiZZU6V6eyxgXDPRjHGrFtSTUM
WP8JaMdjNgVvN3Ktu+2jj5N9zv0FDLaM9/3a9cxsyFnG9TyrWS/pR+WvdcEJx4+sYaPWXRtNVUUy
DM7H5diOlKdLS/tSrsSwyY2IljlLYHuJoq1g+siH7XlsaFZazTXceIbi96GhS8rx5emxQHyV0dcx
He4N4zRU1VJcG8oiEa98yaL+DPPFnxG1q1UAF/BjSwcMleC76OsrNQMqsfLEbNRgGFCDZzb8JjRS
tVaw4g6nE6XnB85mW4oftEg1wOIWtIPeqYRdCxDMLA4JfmdcKN3hEUka0e6vG++QimRyY7O8W1U0
kW8NdYR81Tl+CRn+WT5LPqAAHLinTx4Tgbz4VBY1MhyC1ahtouEqGAppDlrBsorfTj8bgVv7DoPb
ogvGvyy9rPv2DPIyc8wkmGJIBUmy0pKdP8NqnQ+75vK9btzZq8f0m4ktjUVcdvzcB4cGX6f6wPhn
bcJIgtVDEo+TzOnEmQ4fG9rN44l6ct+cTR5lFuLlkeF3cPYisRDtOUUK1NNdqfu4szRcFvL02hf1
GE7TJ47w45mQDWXYOlbTc3Q7BbXSreWWhyrcK7i5zYD0ji6p4oD56MQFj136y+Dmuq230tbF2ZuT
vRdaTGWu2+YrIKnwc7OBRelvvxkBmXwwuVtHCKRam8VsfZOkwPkAY7spVio+OsEUjvg+wHh2XTE4
2rR9ETg+/lCRagu8cwfCmtZJLaIjYJ5IMfF4E0h103PwJfBz6PBs6qUzSYYLQuwdsXrRoQqH/4z9
34j0n5JldkaTT2jzZ/4u22OOerMYoxKDJ6MG0N9zzcMHETAB3r+8bqITl3j9tpQlmTZzLNrHKGSH
6Hc1d7WP3t2UEv2ZPdSQAfy6mW3JlU49dBuT3Ti01MKDEYRjwbID8LMe+SGOyB98v+R1aA/Aq/jY
VwWucBosgkFP2CuUd9kmOkz2Wzmiv3unjanSnzxjmL6QZlyb4NVWW/hBNvEmcADV9a4luChMzQOG
YgBQ3T0lXry59zipN2DEUPmSZjHRrRNuDrnvtXS1pdixmhKC8c1vCEXW0WBzzzq3PO0pBx0XliNW
bK7JzFeRillITJ35szWkoNej6Zn6z9FSQf9/7HjFdsMgKmxIk+kz9qxzNNWoR14JUTmxCo3p2owk
K72/2AdEeZ62LLjHvhGLIYfY1AwVch2Uh6czkgW096HeVSbCc91puCoLWYetkaosQSAoUGZCN+c2
0PzcjuXkVtrylcVR5+B/p3bsRm+MK3hmQiBIiyS378scOwIIlyEumjnwdzHhAyS+DEdDuc1XxACo
jJ0i+/l3K7ju4AaXvBaxkrayc4q7iPKhaAP3zZLKnG7//t+VJFQO+KwZ0Ei+RkEV6MQvd6PuYywB
mX33WB3oMEaG8OQx24YSQyllbiRnrstDOJ+6CUXiSDXNenAcLdP8xJ38YuNCzk3r+ERxUOxIi8L6
7C7ucmGfhHx4Xf1BBcS358U+9ejHGNtSCt3V5hA6bVnZPJfHBbdH5W7t7spsuq+wGuvEIDPic1N6
TTTVmZD0scAZpioofKYMCxidAjs93wNIjJPy13gaz/4hkqcmiut0YMF9anb+7Pdzt/11GFvaBUMK
45aQw34pgoVS/PPH3NLbUIicLECE2G1KcbLtCLL/hwAcKOpWBb4Ety40Ez24vyx1+TUqCKlxuuN8
DBOsXxc+uR+FX0xF54/UBAXq/3y8mK/nxCutDKYQGxVyEM6Kj9gjsj29/V3pBeK6Y9YIhDkY0xpS
UcaA11NSbH4QFnfQV99Fir+aG94Kpqbj2OG6p1byTfce7emaJELVMZpA+fyhpcN/qiEUJ1hjhn8c
GHu1KTJM9mfKU4SPU9HD1gfysLGyukF5LRYS2aVZroqHvA3Wl89OH1m2Xis76JJIRoQhczSswNkn
X6Qqk3SgFOwobxyFoOTY8d/euPPuB+a7fmc4Awu2kmQBfQ/HTZdkIaDO8SKgsUopJ8UTu+SzVOT0
N9XR6R6VRjGoTF7QXnXauh61hSNNj6R1pWa+a6o7kdrJqSsU9x1Y9/vy7WOXAiUbX9J7F+DqAy1c
siWXqtf+/0g2gkH/TFENT66VicX6SS+QOKV4djaTuYEZrzXM+Iyezpbv7RI8+g6KGf0oeMsFSIEK
oj1O80lexCd8oCANg8tho3NoZGG1lNcjOBXnLhGsGogw4fOUFvlfIYA3GdhI1Oaxq6LWxkYP/kEg
NYfeELLExI5owavTpCCf1vvHuREfJhoKJOi24FqUPCQ2hARvlYW1Z6+tZZbzh1+fPQFkSzYKmWK9
ggjqd0T7WskAMLxHulTSVkzoQzJA0dCwOZ2SSvX0HCehQOYac70jIQozJNrMHDP+eLvPKBkUOqD/
Z/KuSQDLuAhBLaYX2WSENR2JFhyyH4VWgrJGJNS9KAT9TsuEURLCtlMz6nNZXyeRyVRGsCnGCfnT
cPMgIFTZ12ysKQcIQijdFZv2+9d5A3yyqOB0S7zyOVdMhly7qKhNynSlhUN9YFREdnekC7OjpFcB
2lvjcnrhutPMPtSHP+bGa6L1PSoW0/fnbsWvEdjdeRnlhauYXVKDfs412b3Xa02QKLaNk8KjdBkp
HKKpS0aJ0MO9P2pIxDrSO+BY0L30icy7pxKPq6ksV7L505Avq5+hHIZHN+s237C6g7GaMa7kSZVP
Vlk6caZA1b3bgxO+ZIG/JdrPhkgYrbKgBris8jGkJE4KQpcdqU5xRnR8hxFneYQ+v9awtJ4+7U4V
ShL0yjlcdpnfEpIoU9pAUhWoG0F489L/E/erofljUkf2nnE4VacRYsjwYHNIvaYO6oe8HiB/W8vd
vogUt4+MXcTsuhqKFJQC4xnGUNBZFl2RwhfD1KsL/d/0wKWGd//FT/NvVI02nT0Sgw/1k9G332So
H0TF5NImrxVhfK5SHGCVf5vGHn4/zNi0kV4WI3aWaNXv9fg4sBWdDQg+Sla6rkLqHnXcBGfTYutW
rgRKGGBU3za7Oqgt1O0NLFuhnP2vobgPlj1pBYXIjVY5APWSvo990h3UD5X9kmGD64UiU5Kuv+Fi
ZWG8rr3ke0oH8G+8sl2VT9F1zIMsyxKiTNsKeCKCloA6/QUS/FYW04h6SKmyCN4NwAaDnJy7WhFB
KIDF8GH8qqIAVD2V9Jzg5xbztPmoaOfJUCsSFFakhyR1y+if0SkLOJjYyu5m6Axb2Ij5hwXKaBqt
qBnoU2Tr7DQ27dEF1+AbcfyW14x7K5WcD9IM+7xfHVEGjM1J4eYKp942hYvtwmME0JJFVXjVXP6h
+Oe5+99alP2Uuq+muMumkB2eRSFL1TJiPYyERBz0sLxHtU1iC1hxwONisGUDIphGqlcUToMqgIwM
PtBlo2SEECLFQjcETkGDv7y8ZAfWEUN99z5S1H1ogGYCn7BH7iIE+JZTu13eP7e1vL+k3hCjfZ1Z
Q/OZlN7jyymfr0UE2SGa/AYES0dDY7+DIL1odYiY2bWWORMioRWzOoQlYAQGqR2lHTTNDQeZhmUo
+obHq7F7gMAb93RptqMlq3NklL1YpsK2JpfaSFB5ZcNSjuJql0EvuV6DO0QiZWOhP04v5hsriAK6
Lmk0MgNzuEnxdEGArGgQcB9azKZfOjb7uKL+XfDxIOGRhCZUWJusYHZThhFaaMzWl6e3dQCJQm8L
g8Py/LZI/6txZTGFZYXPDPXZqQMEtM5/n1W/JK/RhB+iIysAvctrZvNymQvMYkJZm43pqHAtSBH2
YbIPVBRK+QvX44mlu4hZdQvENPFv+GQzArhrdRil2T/jIKi9JHQtII5RX1kqUkgtFoyPldrgbSaZ
DrdZWXnJxkX033hMNjt7pTE1+/LH3KhH4SAiXIYYDJghu2Dy86WqmD9x6RcPejc+iDO263kmswT/
PXTKRWmKmcXPMDby4bmukpU0i2DRW+KH0vryYeiEz+mJfbX5w4wt86NGojGj1wtH93vglZ8PZEs8
Kx/Mo1a/EkubNXv36wWT1IRKM15Kg+lQpMZYRfsjarCN7I1Ny84Sc/+iyaZy4rcBC/9ntUrPouMc
dtcBvO8sgEz5sVsKtWclovVrz5b53rFpEpHD0hGwpUQ0gzY/xbAbMzbJAUA8hr1nIpE/z9nCemJQ
Fzcy7UJsXK0XSnQVNL0nratzny3BetkqoWsR5v1uiTeQLJZFw4eV5dZilEY+ojkstQpYpKoaZ9BL
Q2J/NF/GutmNt28kC2LbBF5lDFfMRqiEc6l0adV9ilUMVsZkJ+xr8kJU7oTObgUqlvpmlO5gJotl
MP3feGF4mjlIy7dFrvz7Jv13TtZH3DZI8pbyisdcmQosinG+kmZ9g7iwPh26t2QEQc+Nfl5hDEkw
Cihr7jkszWhJbwzbNiRMB9IG6RWwM5Em+BEu0gv2LwX6umRMkpxk3JcQoPHKK5S7QRBzcfZUL8le
ewTGmPAf9ENFH68VmfFbn8Zip4orQgZ1iKmS/LVolyxKCPaYq1gcL6ITp355oRi1p5oWZUt+Z/jD
kyzYaBNezt1/dE5OKLam543I5idiyyANBMIoa6/l/2NDPErL2mv3cKY4sJzS0hKQgJa3+5IwSw8q
aidBrrTnFxunMMZsaFxMFHIFCOVyU+YltgbVbSsaSiDIVS3sl0m5H3qUdruBBjl+PWdIb1Mfo3lh
GxZ2oHHrG6OXOdKKVwKbBjPh9lq+ahRylTrYvzymFLAj/HwWvBDxfoqGvZlRt68v/gOcCcUaoWTS
MW0cnA4C+psQOmOl4T2Lqw4VO9xIkU0v9RCUry9f0+v0efJsJz8sy19idSN9V9rkcV+N0wgPf/hJ
wntrxukVYYaJ8dulYalK54yESxtdcj0qKxqpZs34tSw345TVnNtL6p9VMCK/5jjiqVXW2hAZ1iu4
bQScU3det4seqS7+r5CxPoSlph5NpuXIJz6s6g446CQ9yWXxnZA8Evv5jisnMpNmueMkXoLZv/Cg
S/50P3RvpXWw8vE32pkbznYniVkr/UC3ax5aOcS2ngpduASK9Ta+OvbPYGEjUesNk/RUeOkplhi9
eI4jJKM5CzEJ8C6VxbwsCV+lj8CUQWYf1TY6ItuoMRy3GMMY7wotZ6gq8r/Z0UfTPyF9YBiDfWbs
sPhSNLAk6XpBbRelOMgVdQp0q4lJZ3SYjJ9MXJOawJttDolW0Hd1inzo6IXdDOpt8ba/v0Egrt8j
xy7rGALif/jytAMRJATJKaoYqildStD+hcQvT4lw49LwnHFpZdSjpy97Ti0zsMbQEr8eEL36iFiO
gb4NXOcoFC6ZmBb8uA3IVu8iL7VXTnrnet+41zuUkZf04fHVQS320itdMF/kArDvidK2SOGGlBou
N6V235zfavS5jGQ+fPY7fQ4Tbx+SBSr4VQztJrRHQUtj1wPpe1FN7yA4NoqXsxmjtrzLB5cVjQ5+
S5icibvCR7ibwFXsbVhBBb/A/8vIhMup3ZalL/rsDe3iQafAhJVGFosa+lQ07WJyb7FH/gVBBapT
rm4HgnY6eOMtrMlU7InOEqgQahL/VBBQ79bA8ADddHzq/KW/QjKxC/y60A8XTZFsYKGy8HRvTfdw
ycy+1a9XO5m8B2SBK21uPzQETGQ5IKYQhPCU5PAPVUnkGycBAA6/wt+WL+tpNbLC/xplXQ0VQM6e
t9j8KG9rJOFNfnTx84Y//iLNA2wRMlV8LKr5ldEKDOIrpe4BDWoOgmume8hpAvOzkiaQkqJwjkyx
oS5ul7vivMGHMc05kC0Ydi386GK1LVfSDKowaT/hFOiLl+1ezfP/0r8XZvC6yCNJGIXLytS0xfTb
3p1wKOzEj7USBod6UPlVrSpnTkwi9dTjG5Yy3fnMVFHGqtqEYR/rrpsT4nXMff2z/6JdQRXPwegZ
a3kDi2VuRaSP6BFxJ8tYt1g0zh4FyDCTWK4RWBVJuCay6/EQQhaDWUbbXmpFj2d2dna7gastoPSw
11ZLwG3kclT7owPZ5nZCGVzyxxOi3wHzqgl39UhDg3Be1JyVhptdjChluhrSR6GFR6TRF7gXVGlf
IdUZrel/01L+mvMuAZsCDJNHkzKu1fXhzRVbX1fdOElFLv8/sgNie5U3/xgxLQhaMO+sdfBQXJup
1VGs9zJplstTOXxKquBWzLyhsA76nHZkKWcYVthzuYne5d35CUZs4sGa6mRo2zF7NfgPl34hUY9U
U9HnFqXcGr/CqpRbv/o7qU4BDudZkR/RkdtG1rRIc2GzOiFmGLOzopH3lE/QbLLq9PtrzxlbcB+l
a4cijWHRc9X9ceZi3gY3nOyWNelsmx54iAxyBWKtpBNa1h34aS85pwNQ6u5Z1oA406QjEG0qvVw7
HJ16N4JmkYBbwFoeofXGeuc3f5rxCI+VpZ/KWcxf7V1vi9yoti1ZCn8sHq5QDxQlGBXv12IDWQ/3
TASo0l/B5dzU6oO0vtssFZdhWjfoeO6ZecPatVRyyYAgZli4B7wKr1TbRClVJX3itLS0XHqrJOEX
CAQwcpNdS9lwA21ZJheL8Mb1tCt1jk8sAoAWtKk57tQVshiVDAAqU0zYKNNE5/HmqsGVlUkwB9dE
cGtZsNqUXsf/z5r2ygdrg8Tr16hSd6Pxgge9HebyxEUQWFl7hybzg9ESjciWOGcJGhWzRVPlpi99
IpLCTBb/2K+h3jW2ITslL82NWrAX5s97XuZmaLl+92J8cNDSXx6QDgAylUPtk+Bw50F4FRpjJGas
2/vWLaoxYcqbMVV6WcVRZVqPacgjOpDlk4hShyDD0WKgq10pu/DQoUszOcNUqhZXIrcacJIcItik
szoD6y23fo+/J2Y1Q1/XhSWz32NlKSCPHv+EBZCADRIbOhrwchEwVUWXauHVqF7BhDwv77P0j3fJ
rxQL3dBt7yK5Gw6E4dFwsvBCuPccdl6X0lFdxln9zx/W5ybao9HcecZDvtje3Ch9R04snSlUX3g2
PViLLKmYJkKFYBA4RyDci7eX8gRU5BhW4vdfHMbVDgjrJud6EtDmKkwtixjKYlK9bdiU4QjtSEZh
rCt+9NFV8/HSvP2FQnvy4y4QnZFN9wXoe5nUNGx5ae98jhlc+1LgH5rPLpz6K18u6yocCWF+nCcB
C1ACFOLFJvJktSKWeyWohXvERkyNGzNuDBy9U7Fu/TXPrO3ZNBP1iCSZ+H0yMlykAcP0KJghjTkz
SpPz7PPupkofB0fvpIVXEWRfVXOwafQbv+Ho1Hs95IZic7Nw671840S83hGCR6jeu5Ca9WtNhlro
Bcl2p2wLiG4sz6O0U8j+s58xbYD6Vh2CfOZsfd46mA+tJqS9YrkD9teK/j06MLypCwzidFzZXo+8
XrjxVbWEkbCDKBNBCcgA9QXiQcz7vhwl8cDvdm4w+i7pGe0Hx4q5kn/u+EhqXik9NCmSmwagY5R/
1dKNXVhsCpaA8YiIoT9uS/WXniB6RmEAZfmVV/s+S+pthyv+hO7f25Wo4t1P4ekLQHv3abDDR3HS
bamcABURLlhxeyUiom/Vtj6vr2VK5zekFcEGytuIxoSzKFI4i1dcvL+moL0XFimjPOJhYw4SC8Af
bGO/G9iaNzO12Rh/x3xM/+ZgUf6LdoFrVUwWsAZuOVsPwvsrz8w1LdWzQNH+PTrxUBioidRlOIYT
cVnPevRmnnjxJEDYtL+ZGAYtxW45EdGvh8EY33Hf/FVRv+i21ssql4gKT7PovCNUdGyLMvMxe9KB
kSQrmhnkXWSWKlu2muGYhpHg45vsxJ/tXASMpG/33mxKs60Gs1U64bJvWhJCDLR3E+Ou7wr0VC13
QQT4I3mEjSPZ5zfE1PdRxA/qbhttbsaI/E5dOtpT6PFf2BLkrNBgMqhRMdBCzLdB+TCvIzqZcYji
KWz4bHQ/IM3Pr4bhPgOsLbLgzQqO2deyFuuHfQpGRkAJQCGUyt/Mc3qqKfU2eqbugFWdvd1xPcR8
6fBZ7BK7sxOC6P40vkSX246UvFQIkAf3DpBwD4NLAkpz4OijNLDCZdqatEboo2aLB4FiyGkd6h70
JVjUYQtB5RnxtN2xREXcgbbnX0UXOxafvbQs5WqHR/fcX/L46Eqb7jiqBdqxjfKzMP1p71gwVb96
rlGG6gHx5asBsTHAb3KdVwiTpxYGiA3SmaDU+qm5Vm4TFu+bDmHSIOVkj5XZgCtbuDuImv42A68i
bpieTGV5HQxkZ79kcBkYMK0+gykiVpWjG9wEtHIuzh5uxn3AAhtq/GCB10sHA957QPKBqtXXRtLl
E9LuGKLJ+qv90EwG25udqKBFSsp0hrR1b8TYrULSXW5Sp//UAh1YnNShQCxIdFkGVCxCSitvyR5A
XvsfYb8aq0iTPFewP2NNRALWYQvBjMFlNL1pa1puTiqPgZnRRft+gK3EKxMki1xXuI91lgbepeKq
n/x5YwKnhYh3UFDSjafuYQpbMJRXPVzPtSQUDxx1YQDsP//KdVzYRuxTjwqJ3W8v8aDfXzYIT1a4
R4dLTv3VVZFyaE1AjnY5BMrzzpzYWkERj9+oDrlwl7tL8VLqSJzRlkSirJc2zZhu2jKB4QXOqeml
i026aC8Vk/XTon6eLrfNfTIhtfkgbIqMymNmb8OxMdLxhT3gFEOdfcmMygdMKsMPmMeAagf3+Obk
R3nlrYm+fKyNUao7W725dYEc/pSlLd6tbWmTPOej+VMtcRIUFgrbeOvxiaII6fecD193aPq2YAvB
wydMO5VOX13PrE4Zp+KjJvGaqhKMqNA6xcBWMJZn5Dx/XYZd/3KXYKYwgonjGDv1jxNtncggO3uR
1topvdIgMX3kgPr/Pd05IeJ8Q6kM1KgNli0JiKQ/aNwkIFMpQl4R28cJAZq61KQteU8ROCyJ9uRJ
PnYmPlhhdN0CGk9YxBMg8au3uKgL8J4w97kPBf+B39X4ygkJyW5nRcJd9AwvdKqwysckJ84YNrsf
cpbc43EyLpzHPhR7cK9rQJSCR8BpUQEqfBNpEYpT7D+JBY6nVUOFx8qU5sbwRQPbsk0dMgtFTFzq
ixbABPqhlow7aR4TNjPAjRV60qQ0QzoBochxQfIlSEMDMkX+FE4xwiHcwwv0d6ZiTQb0icT3vB5u
m1xpJ7D06YPOon4Yc/qnzcFhNyVv5xXl/+aocFKXq78az5KSL26W8kHZwxzzgJP6ffypW/n23CTk
Pq2eXoVL6p+f2E9vVAif7liGkPvhzkkSiJXSHIcYGy4uUlN/kA2GXLXXY4MafQysXs9QOqToyJQL
WzUXqTJVJY7dTO3wT4dYW85KHgk3Bj9oQ4RyHPu88kJuQ0JNROdVAGGh9OJp/rGwqCVdl82e+46Z
kwOJKe1FX166sZu2QuXl/w1JRGC16ppSr8E4cHjGeiAb+SPq0cwtwedwL0UaWhCHa/30C21xBr51
FWu/tfb94bDTXJA7vXxbobPviutAtg6Rxq000JZLRYAY2nU0Bi1SJXhLjqoG4hzWm0QRDmw3XRcu
wvkkDPx6iotxGyGFWhpuCEXbqvRmaOzx6E7YgCXFz1tC/5hJn/SgGFBoL+dneZspdRctErh4izl3
fUIBR8TiN/UrnJ5F1aC2mchpl7Rp3CdygGqC6RJY/91Xxcccd5q6FmjChprqbvlcE8C9mCq//akl
JUAljXd9HCQUgCd9u25OqBLwXI8kzfPF9OyXWUVDzzoyJEviVV3oc0YWChgNZNNzL3EhdvgIu6Lj
WK30s0514t1lm36s2efTFKb2BJFzXp5KKuE9mImIwQjcBY/ZdOMrsSVlNX3YIJkRLZmPlWBEGvbk
FPV3GrV3nWX9BJ71zN7sDgiqBiDK6qODnPsNy5d7EPpbSyky0/Lhnw7x+OlXUIX29ULqothfQ/LO
3ByewtMUp33NE3n2u4gjD7USx+p/wTUB5UiKoOzoJkfXRpZKNTPH1nXDQbcExA5XH4VrAzIbJCyg
9BMyIlW3cbvjWo+c/wnjEujYeqWU7lTd8BcEbAUV69Zc5DUqD6tNkIRSNYglXmFQJr82aMlWcVji
C8nztYImPIls+8ctRIMDdpwOf0pqcCadDL2na5MohZbILoBWwf4PoEFeRM3hW+aMxQP/5d5OxiPX
6heh86zYPw5r2vKABY8V6b3Ks3oPE2vZraXXCbOxnzO5wqgfYzevajoc2IYOsSrnVzvQ43ovBROy
SHSEIHzx/ptbWL8htIhRMXLlnUPbKuZWTs1lECSInhw/e6z6LbLA53soRshWntqI+y4za8t5NLPI
ImEyT4pTLQyRGCj+2qXFGAfSZSHX2kA81xS/ZnbznCWNlCut0MgQMOeoARFO88OtcqmtLnF9N9FI
ynNdxbSorTCqYzwQopWRGfef/zrvRsEHGalrl4JvYxkXECVfAfV9BPm4H5kRCdoh5kE/QzCDZGXJ
h5ivk/cetKtx5GUE0B3XCYZDSZ+C4oqFZaWRKToHfvzNRJG342tat7N51bfAHBnCzdK4vtn2oUIH
2aPQ5Z3SJU7xH+lNecaIxrM2SkpVVTeA57FF61h525X87iZVNVctRDsbBzvwYSiTtnA4wYClPk09
yMThGqHk4jSRrbXMaDm1V/20bXGGmJ/DetVBVccvz5UcekJUUgF3aPEOQwTC2NEJUDKEmFxtAOdT
EaHyB5FSP9TZwfYjPXKxzg6b6LU5mkEY7gJw1QVu4PC0a5pi5tSH8IkGu2ReiAjsvLZop+MyJbvM
CyXhc66duLZcIdeRpPind3WlH3b3XjZvGM4D4hVgtTZixikVLQ8/bDshh0FeltkLTccKytGJ1v0X
vtWgdrumO6/r1fAKWpruQ5eRqrIW8TylqIGf5s6rYDPCAsCDgNDR9ayTC5XVkSt6dCiKoYs+oEX0
/oJ7JLt+zjIdTtMfwSnTidX53a3npP5erv3flyOHfFZtO+megoWoNYifc4b8FqnleX16G9HGDTJL
ir7oygqM15xSZQJn5ECapuc4ouddBhyDCXjpjr/D9mTqFaOhBpCAoMAOi8CXgfkeaEybySwYP3sL
pZvVZfy+niCwr+ky/qG3IK7OwdJ4ZYgxmE0S5HR9YrsOva30yr1TQL31lb9GdqMrBQffKrx74eai
Sf7xypcFSqFg9AS8aLYrAZGQmr1WwT9JnkENwkpUbqz3mhKq+wzpzuMvivw3kPK0tUbqiYJ7YFRY
Mw3p1Mm/LgcxwnvG8fN31TIij4EIsDpF96KkinLf9yQ0HY7ny6jvq1yFledjzSoo0cqEObtoYVi9
Tjz1WThxV5JP2Ui9+I888ius+3i0ehrOLVyyHClKQSRFRm2ixHy6cH2q0TyTXKAJIdyoIKWIYAAg
CnpJFRinyE9eNzNjCpSx2wihdw743yVioAs3E6PQpJmPQYpx9uNWlIDwIEPKMFkkPfiwuTJT9/Z0
rZgt79jszuyMDiRqFbeyRLIoHEwYPYEQ7e0fhyVeXut8VvSqWPYmQzbfzkMIxwUbBPnBchlw/Htp
EVN0EGSoB9XZwG/LIWbk6YYzPS1CdA6PX4VR7hPqv2eCIQyX4uTmPCPRuW8dJWjtGBhPy0Sol64R
yzY4CjkcBhVJC2qciyh7RbKuZp3FIO95SnJWR9L2nw4qnwwGTHI+dQHdCCqPOoQkl+OAay68czto
lMmftDlTdwyipbsjgQzQng74PsQ/wgEoD5Rt+FhEVXa6wp9Z9ASKQvd4Gnq3n84S2q6n/9nu82sw
1D6hOZrNIPkZzdtZocdPucnBkIpthxarAmrvaAnz1anw1b0lxhk4GCzoo0fu9Ctk7hR9rxKxnYfG
S9DrWOWe3Lk9jlGoZcGydDVmjKlhQTtKGUu/dZGdfvoWT+SEiF66s5fPwLWxdFIWtbEi+g67eeJp
c2srzRJTf7RrCfmCtBkkX90bEhKcRphn9H0Kp+Y/hD3r8XYram8JpuT8uLiFhYI6WNhnCATzxt0m
Sz0VcvNE9JmSn87EvL4Ux8XOR6zEN4BGqOQPvsmqDStR1NOZWh50PeWNbs6p2jx2eUFvEkbvMLlG
/CJNP1qvnlIIWPfEZfmSfEXe8OMbjVgCi/wO6+Wk3yiwqA0MLI8WeBowbmYSmdX8BqPGFxEbd2OB
EtgC+x4RRVRlv5LFX+vTObFtdk+SkK4XTYvXPZG8cKJxLfxYkpicCVArhl1MX9z/xIhsP9+674yP
ak+rgHbW5ZQXFhkp849kXGuI2fz3BR4Aw21YUF/Lx2UmJzCFg8Em36UkYhl3nOtecqAJ9fGqx1Je
gqvH4DZ/w6A8k9TNA+B08Vl0r7yxF5jIG7GSg3PG30aNPMPSa/DuyGim5dSgqef+0jz6WEiEuba5
rPPuzZxEsPRO3qkmN7S4JKc3FtYFwg1TOe1tEOxek2WXDSJy8yF/aE5oJZ6QBoJ7klvLYATSIZpD
FF4TUh6ASIQJWVvHV5DdXxIdDoW67LrMEMqy4JIYasg7ceu9LEnsBGLQKhZq65yXMSlEIo48ypnS
izJLmnPz1YnGXq1nx8Z28IYW+xGsOMUrsjRCVortzupEl8OiDJf2hXrpn1qlLdld/ZJMw7+8BNnk
llE3EMJhDM7M8lVwdEYwQ+U3HQvh7K7sl2ywBG/4ktQX13YW7aZBnuK2glHpCUnvyYarCP5dXIyS
UEmLJldulD3j+tDH0EidtUaX/kbRpnaE94+GJ2+X6bm+uRFXM0wm1u4geGx+iQajfiU+caKtN9p1
n7HClf3TikBl71mzlOdOasK5GTolktIlnS5X5ddwghEP2bPUOD7WD0Mt2wE5sM1EKNb07u/7Xw+Z
px+XdgiHc+raBg6m0YmFsd78ZTB2DOQozVG7SGibHwAZsCW5EGrEMNn8QpZvr1rSJC+YPrhwPHBQ
+sw80jcW5yMgFd8rmYRi8GwxLtxiwqWAx1W0rWHXMsRok2i88fvZYXj9RRhOOudtZSgy5DnMBS51
1WljsbnLVj3vi5VFCCEO9q/UWH6+VcKU+QBKz5SQ0vsw5islUV6uhN0cFup35I/NrfjlDziLF55r
nEglTjyxhE7K9JuWTcCmGBs6dsGT2rj/gQ8njTNQncDjFnzltYDUmzg/89QuUeBVVfVkU1k1iR3E
lXgeCDU1DShKgNbUe9oPo4a+pkbA7NaLO2MJ06LzeE5JmDiUCLnTvdrhEW5WMSMjf/D3HzfEODBT
UFuFrjFp+P3ga1i2jCDkn9zBDgT22BRYJqii4AD1e0WM7pWqIRInksMErQPO2jHn1cAHiX6xdwJn
76tZqtXJY+Ur5Fa9BE0ptQwdbV1y4RlDHGXIPgVEnaPtQyjBifC5+LWEsD6+d5KHYBdFI7dW48Qn
K2PeLaJ9+ybqOvSuyd+XYLK5ke2DNVidBybdqEXe/NBnjK9BhlPaLKwZyXcv+9S+lB1BJkuD7GxR
Jqzc2FuupGCCNH06qciOKk8RDejDG8nm/p+mh//tbMq72GmZn6EklSk/RSSvvvS8HfHE2rp68e3j
WuZbHSWDkueEgUTeLI2vwB5Gv0qp/+J9FJ3q731lshyIxKt2J9x9evYOr0pTe7kRjql3IhlYRlGc
iJ2JpU9SBmZlAmMxinBO6sh7DV9Mf0HLI2HoJNBk4bL1Dqw0wSWorB5yGrhfGnWCknNlAWYUl0no
J/mZG06flcONtoH/7RF0ibCJ72ucHec2Jjz4Jn2verYaXQ6pVkfQBaHRR6McBpkqKnYKzMJUsmTt
ZGCsLuSqEeD8g68EuRnhBeSSK1gYZIoaTQrZ5bpnMgsQZUjHtz1x98hvbfYMt0MH5m73/g8K4hPY
kKpDdQwOddKLkzdmyHsAtpNtupPgr+6wGsTAqa3jkp1qZyIHKng9bCSsIYWMmbP81dk5TeRWvcJ9
u1YiFuNxO0ujKCMvRymQxErpV/NS1CgtlvmISEckAHN1v1cpuglsgrvDDQAcgRW16YLiIah3ip2h
Fy9/mixVBDdTLxTb9GekPAeNayaXp1LrCB6z1swTIW7Oppd+M0bMXlaoXSnZmJ5lTsJNLjjwogK/
HIlDOIyOjfQd9oiggrHVAAFHLi3aM4DCqHlzUorbDFBJY2UoRLvIK8hdZvNpb6gUIAa5nigfwzUS
HWWFiquqPUBIucDjyCQJwxQacgBha/BqXz+GLvRVGjk2JXV0XSCJq+R0iegOM4PKO0Bv0ZMqnyQN
VmHIKueBHC9J6nZ9As8aiYvnrGMHLwp1YJ9SRdV57kNVbrYWcQRR+P8J7dXxfxSFHwbYx6b4jUoj
pRHZLYV8YKPOyedZ2AOoaOy0tps+iKGxKYHXh45xfwv+4pywfUurCcGLW/Sr2ofPAYoeB4EMtzWM
gpAFlAseMX/+v50Fr0ghAQipwrl5SVGYmBFBBL0MsO7oRYF8Om1FT9hKTtmdPlUWxA1yOLDBfj/m
Mm9zSykEaqXzmG9hlZCPA1JYbceymyFRvs6F69rfYoldcmVIB48AKm4Bb9hZKHLYYKm51XX8KVgW
D7d7Q+dIokO9RbhapX42WJ8Nz8kfESBCtEc9G6fN8+dViJFX9+hV6asXkHirPD84zP8onpAzWSh9
PpijEG+S/mtdG9yoBT8pEStL8cx2q51AWQzkFwJmDW3MS1pegEKSEhY02pE/dO3L3Qf6Am13L7eV
qNBl9l9lqlR6hN3VQN1V8lyHbxf8ty/4/IdI7mxd9yWXJRvCGL/Tolb8mgp00AaDtDCIYhNLhe15
+T5jW+7mR+frpTFRlZMFH8wwWehD307NWbn+kIZ7YGJtSe/mW/+3AsWPln3xyZ23JKZgKiy1w5IK
wI594knYHMRAiZU567omg9lidioiXA043sQCqch3q1RvMapVpDSnCCMd5rmj/S0AatWPJ7UJEmdp
mWIKl2j12wjqUTVrEKoeyjkUSu0TPj4CX59h/LGGxXDqLIOUL7Z+/PL8iY0y7cSU9v8hKy3Lwynd
z6pDFa5x4Dr5zlQ+7RsiZW8rt9/Imx4ffiWJvSoPcIuWtgF9JSZhyvsxplg25YxpZMJT3PyEXgmJ
cvgg2n6K9y9xfR3ZeTLgTHSEeheN21b79bOqs6AQhLQjqEpv3AW/JoPIGxhsI0GlJ566zBeL3lQJ
kqYOjEYNQs0e5XbphHpXTX98Ox2ZKY0RoYDfBM/xc8tIgkClZi4F2Dl7zVvOh7pOcgO3p99z0rzS
/h4aT29Gk8Rs5MTDXxWX/VRJ+wCkT7GEPWCFfSX8XK88DEyl9NvGQYM5+8Xxw2g+Vs+nrzoUXKdp
XJLhMCdKjF3rRQ4FcUs6PbSk9wa9ExLSADYebo3z5T9IeQQEj0IZ0puoI48k5jyBfzFe4fhMaMYZ
wWfOKra9Id8lcGb3pAQ0CmsE51L5RLDzeKusCO4hrkTez88YQr50oBmd4xu1UhGdTAYLwYxEerSl
oUwLKLfozqbCrM3Tfmqh8730DlYsNBwGojpaJd5+KO3KIJ5az2HyVzj0FwaJ5S2NbEhCbFVGxQYC
fWLGHlJWoUsybm6/wU0mHgA5/2U/3ykXC2inOnyYEx2RRTDWmxEk9DYKf12Qcuvd7wD3WuO4E2G5
2URTHFERPNxDljD6DueLzNdz1k3XUayujFgjwNozo0YWn6k9+/tStVk0by+Dxb4eyF892upHRgC8
DdjGfjL366xzv78hnuifMAKPsl0MNs6v9/SQPfw7NAyB6dUFQm760Pjv35mrRjnP2sJIP5wDvBs+
/q0efv0ankdOQoRtS5HpBpBPKXJVNNMWnUFshLwPxqda5v9Po9RCko3EOcTwCyJl1Mpl3pEBJ6IY
KnxFc3Hzo5B85zg0chlYvrIhJbHUuaR9iX+ChHQGLsFy/UpxTEuMC/S9X3KgzpBykku09sPlqv8m
nJV9X/9euuAvlGp7F491wO00KvSnkmtO05rJorZ0fji3mCZOb0CnrMiltELQTkQKW5RmlEmLDpn7
IArKiMm3Mz57y6MFdEVkTOqnbBqoyPREc0mP5aJmtqOi5ZfJQ5dDmFvkh9jlHJRq1wlgvz91s/Yw
Gz6l2tEVVjCzcnPAqk/jL1JhXsy1GJZJ3+rOUxXxyhgKo0bWLJgs6DwZIozbC8CdHAUQZLJtNn3a
ZaNJxc2uokpeWmqCZZBZKuskwT9xeGqxjEzbs7NAeUBWGqnGnZb2H8UCoIBD8i4Q22MVqkXBK8dQ
Ic6yxUjdJUosGZcXkV4NnNfHy+HLdYreQG0ntjnn1ZlXl9C+6zuXOqSkfrWFCFhU5BxFWEjhPBDZ
0o2f2gQ+x3SmEP8zGJEVtQ3eP7krycNrmfZohnXKaapqXY7RrYQo9YcKfBZagJFwm32i/IOSJvTZ
3P136OrFc1k7dxWJkOUVUaAqdJaobPcSOyBpRjgQTnNd4u9YWggDL+uUVABYfuGdVPKMPH8EDGCi
RO+LNA3I/+8FeCPvvkP46UCzUZAtzpSapHFWvOy3/HPM1k11gf4Qyh6AmjCbM+Hf4sPtRCel3vA9
+sHNkANy7hB7eO5Y1Qdduy9qvJnrDftGBp/JGtPgG2bCmXzB6sWIMeo4aFkokm44l3gzO98h/nfN
60gZQNdvDlwa5+wYUEyfKq/+8KRP5GBBu6YOJg+62jdwUeMeU+ndxKz27Xr5M5/Q88o7QyJs7ULz
qPecEdWm73siZkiRW/HF2TFcJP+ueoWJlJu1E82VYUAUXNMheKx1hWRO5s8hr6Sjin4kcicjkGX7
GI2JoQq0XTaKhWoL2V3YExhAdCg6Jsg7kfi+t8nquKOb92vOsOZpYAaqy4ejG5LRyCPiXmTmv+M8
pLGcuzgANtcgczGbZF9L4zj8BKrTksgZZ8A92gi5bGRpOsUPVK1h2Ocu9BXFL/nzHT9ArWyggqbI
QZxwUIeTA4sCH2E9s7bESsCZk/YGH66oTEc4Q5AzYcVlAerA7vXIBTZ27Z+WVA7O4hT4NXwTc5Lk
PqXIEsH5NQlCev4CKS4xmA8YrJEhwGWbodPogGlmOZwUUv7hXCcuf7xMCf+a+wh+dNRN7maptISs
g6rIwgJvHwYztCVxsRw0LIEqsdZ7qvo98mol09E4tbClzsQ5x783TAsD47WaJ2rAswN6a8Dfw4a5
Z3+kxbov+/UMBBBSAFnK8MQW1b9TymKgWYYbrnXP/GqaOy4Bw6Ljk/obmx8/geGdS0gEbvZDatSe
zfR6OTug3wkE2EQyjbEbzScdXbBNOgISru2dhtUpjSmtj+1I6Dl+d9cRM0v2+w1LclVzxa/06EdI
q0NbiIQfev8cG0cD1T/5usNO3q4Vhc6HpwGB7zNdACOSbaVezGsH1ApzQN4LHRXFMuJvL3HfWtUx
LdmEylmY0UUKrgxg4nU++V8FszlZmCp9E1Fcy/2LWmNezCrV9iYOBveL6CIul9rpLSrhXQmRUv4P
mTnO7TLMNqW/wAU6pgTyj3LCQaF3fWvO2hdtAmBGk6fYvQxgV1khQaeCkVG6Ziej9ie8XniKkCZf
qlFlep2YNIDIYptFeDUrLaBN+s2eNCaXj68W9oYHaDkDgkCfXSDUzQxkaoVXhIxgz9Rhz0zJPFsj
9Z34ysnYf8TUnVewkngnpnYbA0S84AtGXr0T8gHY7cLh3N0pdD604TwkF1so1C/olqk1rOxO0Icl
XCxH+T2RXWB45LI6rgY1DG8jR3VojENMclJUQbl2ZnT0Q33/nb/SrnISdxsUvpdKSD2Jp1hG+45W
ezgY8cbMxG9Z6J6Ay2uEUh+RfqAHLlFPYxR8/iinqOXgUMJdrM9L9gnz5ukGbprSveVjOEhcBf/M
NmK9gIEFDsQNjyGiwyExcAt5wyw/IzOn8sYss5QAYjY4z7AM3ZISVTln9IgSticeNua3gKt2FqyJ
W8FSaIrtKX0EkNCQuemipljwMeqLgw64DaV0t/UO9t6H87mGW9T6XzVqshv2SCRUVknMUjFwEF1L
RbYewzzfes7A8P4sEbFezSmGQn1KdOFV2eH1tH+r26mdauHBny5lWScTP6LKam+fvAX4EXVU/mvx
+IXTnEMPZSdBgWMdfnVCXrIVYNkEJ1PUFgljl5lllFZPVsRzC2F03nnara/FfTg7SWibXoUlgBJ/
OVVPlba7Z/453+TqbEY+2zYgAlMAHLrgAM+hvbXDEIHZBGrelxHaV77+71Daz4P3zj7LFg5lQQy4
ZYXwb/8E/IMJcPclTeWfYTlq7LRkPx7WePIHrSox/nkTVJR0I4s9clH85V6goB0jJ/AJDAQx+LDg
Q+LyfAF48vIBkoNFXvkDCAjvcnK1XVO4YqvQNQCJEpKP8GEQcgEeF2Fpgqlr4ScLfJYeKxwPahKy
+1L0Ygtammv9gig8wvy5eDLJAYg8FF2xvT1wk0EoWt/1JbN7o7m/XqJxTwQAIVkq5Gc70Rt8vcr/
4IfoxYXwIhQK1DIAE11rB4Z0at8bKQE6pVM/VpEnwvJL39yQbTZgCA1m+6whF8+Q1z/y2ru9apjX
4D9O9OiRz+O9YC4yMU+EPRKr/2tk03gAHn4a6qHDv9huNNAkiCykW1lgH5c+nnOmxHwDwZK5Hw+h
kDpf4r+pNfqg7T7kmz1j35APE5ytpAPzttfqQ9g+Pdt0CpzipxkyWFyI8TSBzWBTCNdtBm50hkK2
QG5f6hSRwWNlxlBzIJ22OxJqrV7SaBthjD79p0Ou7PKS5C5Ay79kHpoWXBhoZogUDj3cYGfYQ4O2
7doM5na11UtNUK+VSudAEEirdD54Gg5bdIB+YElumO2e74nGdmbsF5bod5y64hEB1vxypEdAr7Ms
GvUpspeHd7xKi9E1zVB4c5ZPZm3kwRVdSGgVQnY7qrrzp00OF7lcOWNT/o3WR0UBuFDgaKPVCzSO
Htl6Etxqb+K+lqiVlN2F/yeXIIUq4T6LiDqIH41zL429miRfnFeXmiYOxNIn4bri92ujS8f/rmVS
DC+KPmNpPxCiQ0WrqlAq/qJDr9xNM5xaMQkLTd/xOaQDunrrzP9wnGZ1TRi6nCI52cTOQnatHCAt
zX6clGgJV8lngph8HLJwzySL8uVwZMKTiSgRoYfXn2XltqGyHQZmXqMeQDs6fLMR/oqTBkCpavQ3
6x4B4q+F6fgpDjSqcFELXWuiqcmS05Akd5Vpb6SoQDw2wv4xVzbvwoq2UMg+VeS8YurOVXTgOFm2
p+yvAeuD+06+OzHxjecoc4mgnH/ims2c4FzcmeK2CFq9g/DijdDCdPUGhEJ61ltMG3q3+op0My8D
QywptPFb0kGTaV7HMFYQe/t8W6myIf9NxsSYGRmk7n3RdzQ+bQ7HZWPNIxz19NQuJD4Q1CXD57wU
ySRP4Q+4J19HlKTdyEx+qo/fgC+dHT0hmvwGAXFTe4hSyIJv6SSLndlUxd/CcIBjs6ezGtexygXl
OIqpRu8HSV94qRKfYkXvMxOXf5/READNgnkYooGxNb6jM2neuYeCSG8WoUsaCikbQPcN80tAuRqk
nkEaPYkvtpdtIzLMStjzwh5B1HbEcD0L26AVVKC3Yvg5a2ct8zwi5eJV1mHquiH4jsYWY2MhxhDD
ij7nUBwzAQXOt+9D4/9ahml+WJTjHHCaihzKSflbAL/aKqnPkfZfUM05q8PwIKR1Yt6CIar1nKjR
KYlGrTIyctdQkWfLvCopMoquXmU0uygjiIucZL0qllMkMrbpoZj/dvj5hkb6n6rrZ4C/jZibkgit
eEz7JXc2xJPbcrlt/4HHEIvjsdP8RmnDzwYLV+CkvlvdnJXgOpG6nmCaLkqRt5l3g8MvGA34ebNZ
EMZVNeQ3231am1nyyeRQxBsHZ4xoYel2sBipPQ2hGA8lCsWVcai7GxQw2pwl1OR0OgkpOL/MCRoE
Gnwn87JOSaaZ6ymrNujUeqZe5+JmNGH6MRSAeLA+w0GosdcwoqCTL56MMW3gyU/hTdLDiY+tBe9o
6vbN7282yRD1vA2z5K1i6m4ESQu2WMD/g0Ae0qt7RwJK3CWqgsqiFjWEEUR9rNhEjs3ueZ7iej+7
ZEwQRM11n1Nrp3AoVL4NlLQy4MywKlykNXgyuNbPj7WHHKj337ujPF26TEOkbg/iE67QkpAiqvzk
41dppY5wKbuJSnyYRPlmMaCDSFHd8GfHO9YYXK0vy+IoEyxBpEPWUTdEmAJBM0t/72svD/2qWxS/
lqf7SvD6WE2e8mZLh3Oyw7ELm2cw82A79uyuUmrHNyWhxb5bUVssMTRY6OvCMgpiuD/1CCbPx0Il
XhaAlHFxInrrQILdMV8Izx0I3l8rYG0/JspVEcIgSzGcomTT1PZq2GD3k2FP7ugaVjsvzE8gcLOv
1Dm6ks2akDdx7aV0VMyUGSHs+oKGDq9HLOWuygSe8tRG29JbRsPcjGESfx5dCdMav4t6pdOlUO3e
3kgsky/RNaoOWcQ8okTRD6MvdEDzRmlNVtuxtH93tLMVFAE38vx3zH21Dg2TRs3kCxyHmE9k1pxY
jK+zgw/x/5RY8z93Qwrt5Ckxm3SR77oVTUdY+UBvf+dCvFY5UOTof5+SCJ7fRdcregHjAKBNowgu
cNESnqyBd9EKun8aaCn2q/boSclWg6tZWYJX2uf6qvEV0DkxIYHNcdjhGWqEFhFZSGlwO48+ivN7
VeP1MmdZ7696EJ/Cq7iZbYp8XczA9ca+S4g0YcR2fRIZBRX4UT4lLczVLArRdvmpJqkmPVRTujOk
HE2UK7ruLsHjdVNC4TbzWCvhbKIhm4oWrLy8wLc0Yf74DGg+Elmj09sYZE36OzqMfTc5fJM/3lrA
CkL8ycra5C9MozYFVTUdzEs6kc9qWSGgjiRdPaJFUFb7rML75TuQ4ER6hHMehfc6cWjWe8GlbkTU
kxWdKZnV5WTj79KIRGq7OqecMaGbDTqAtgZHfPop5sDnea81CFhs9g9ZFjwEFZmC7boxTERDukIn
HKMB/fr+2QRPz4S9TqmuzenL3bBW/pTY4ZFSD5NRXuJk4NqbDaeWQlBrY4kRubs6JyPNkJEDXN5H
8CNrjINiBk8Wwr4wzyr0wtnCwUkby9nFwJY8xcvDdpuL5kcfN8pGHr08Lni+FlOZoB0VXh3I+aKh
pezFv0oOKwKuP+dkp3XuWiCkPQcdLkGDstvF5tydnohlvPMF62WjZ6pLG3TeyBRJ7a038Cm/rxtD
EZ0ilWd7cEzmYO9KQiIsJNvzbH+D/GBVHzF+Q1h0C49IBhfcTVOoYSxcbzGbPUx8xYyM/9zqxlZu
PC1qVEkjfSmWp+cfS9tEgQ5kXsUMWcaODVKDfkdzKNCmMkm2AwMrRm1X7SLx/FA4dCWDzXvs0a+K
kFC0evaslYwsb3oqCOGbK0N/lozVixpRN3iJ/jQ9oyMD7hbWZSN4IVVYoO8+ETUnOljbcv1JSIH6
X+az56A0C1x3LDGWfbq87sJ53tuYJerla3juHjKGr+f2qdTCFnlS02Q7B/KHBOvI3iSv1dVirKwA
3X7UIX9CS2GN6nebNAaN81EETXmFHochxeVR9RLpko4Cv1hb8HAFRtoedAxp+jSESdJGMow/EiIZ
VqPDtA417nIqvy0z+HIJ75ZNXq06RnLA/MIFAer/xFKqhjI3q8+7ZtegZlsAvC2KsNAfbDGSSHDn
BOQT85TTqvf2fW7ECVQ9/cF+Cb3rgLPvt2naUmjCiqlYRWlzjM5Vc3Y1zeh8yjJEgbMa3GL7zTq5
rDa0yEqXm8ik7rdSMrTt1HZ1cmotVdl7ACIZWExryQWOHIMslfQ5OOY1xOzZih7DFZr1UuEYK1PV
+J9FnV5lzWZ24gzE8FQwSIrlhEy5LP6i3Y5iOgpABp+Q789dsMsDyY8nyfiBHdcM/4Jwlzdn8U6a
0hpXhm5xvNHrJh/wO738D3G1EdwKkBxvDvWPubw4j7vzv81HNi6MDcaxExi4/JG+yk0EfwAe5lBp
OGytHrezMayOo7DxNn0a6OCli6jsexa5P9Dx/L/xdhgZ7BnnXL8qgfZQtedXeIUAuFoXJ7/LE9Im
I5P/oFWE+iJC6kDoMFBSJS5cJghnsjP5aylfMbKdJ/Volif9EuCj0rhk7yzhFnaXl6Ai7nT+xSa5
ehifEkdxag2Ysyv3prxR4KE2U7R8nTnN0XHZomuHHGUpBhY/CgH4NLf0XoBiRxV1MtjjNWYmeHho
hGk1zzvvSkGLMCrzxsWJLv7AcaHET9cDxepyMjRAObrus9isX5g5jawkhL9PPeh1HhIPNyNCQuuu
iE36IMghByMwOCCGEYiFiw4cwDIWizk+/fMVLrtgIVK/J8IQUbAhjWI5SKV2ndMMqFh6bZvOSN/d
bBzV7I8MtOKWcKpgs0b3ERDP1+4p4kiqf1XYsg5GQZTkK588EMfQYROEB1FHPL2G570XmKB+Tuql
oEaCPZ15m1aKiEUekmkYG94ughWfPiDXrIsmcE4pVnB0F1p+hTscwHaGcm5WfXRpx2yCkIZheePX
HMQZpmYHLPUyB/ia/ROLdeJFeE6uEYvjAH9TVWqLE+L3PFUajCeTMdnmOLRbMmsMiaJSDrtF2QTd
e/3wwA/JTJRY+7YeCC5WLiYquD+0aony0IFNbbAMNWpu6tFlgEpEShGu1Ghtr3qrNY8pifXENkL8
gz7KPFkZmFM5eowEdencSkgazW8aDhc2ezqrypgATX8BHspKy58Imm1Qj3e4bjYiSXyqc6YLEmIW
4g2hVmvsBNa2GXntpd4U2XP3PZHGoReD+Gya8n4q3U9ZIN7i/V2xQFiLIuteFK2K5SOB9/wRx7Uj
2wvhopZ+O7V3BXiEgeJUHcfZ5o0sPny9P62DGwUPvNLkNBkuct5/Y7R1ejm66268l0hSoRVthigs
He4N30GBFrwpr0Vt4QeLew5VizmNpCiXFe3rSA46BfFyFaoxaY3qj4UZzKjDg9AraSEmCmz9TTgv
c3DSs/oKQEfAQRrsrJmVAVQg3LaKqr2cKyQnRuDKffHXWw80g8OPEuT20YQiSXIk9Bl97sP+Aplw
AnuwD8Q8OmxCrJrWDa4JdvlULWgAwZdEDn7BMvZKHJ7VpyxIAfqDRKMy5yc6kAuAkqlmVo6J+MYL
Dm5sYTbWI82H8SGb5C278M32nAg5ap9h2nih64ovnbUNIJDGToAxgvACJ5p/GS1b5E/6B8FYrOnd
0KYG8c1d9qrP2ro6ODmlhGkDIcFvmVrgbE7aU/bj52ggkQOaxnp22toFctfh9lKqBf+s+Q+KLs7M
st4VlogPEM73j8HMtoNSXVM697rzKx2mXsOeWhSaZZpzlqXwtVBWW3i+spLYeoIe7qkG4aXbVATr
v/SX5Ca9ZeczSqAHQ2YVlX7V4V6q2uB3cwDml0oiSI9cmuMZkzNy5cIDLO56MPnPU4m6tHQ74lWk
8Prd3y9wP4gcLOOlY9LuBtumLfA8s1N4A9GbLYm1IJXbXcyCGBs9MSoLbKXHYZRSfpVgfzRlU3Xp
ho0jFqXi6re2wC5A+QT9azn5lrM1wyq84yqveL8Ad4KfwG098dS5sGXNVF0Rpa3368Hhyo/x37QQ
3WBYo7m5Pnwq+ecH/Yw+8nsq853eJnXcoW5ecKZc65I7HqSqmyME2xtouPDsTjPIdkXGLdk/YzvO
8uksdekg3ztHUVAqe/WGZCpR+0bIp9aNVS7x25b85wYBe/7xobjqcCRGMEYl0vPwYkgaEfXMeWnE
rYXOyc5uvDmVSGX27ywrBCNMbpEGXDQXpAQ7Fyxj76CoR3j2rGjQFjLsegg3xLGGyzjFXbN93fPA
NLs1fWIs3H/Rj3HjOvOgPWhgGEAwKQd7ICiFGvG5mBjvzcpWD5/4S/mDwb3Nqzwi58GODWv7IhzF
5OV/avZorN4I+MMGIEC8i/MkRvG96zzymUy9T77ZQ9RbDLQ8egt1CaaWqL/JiWkeaW9C4c95pflG
XQsHFZzI+lJPQh8WxWLkzQAM+mzIG9czDBimLu1D88M6PiyYCwt4TqJgie8D4IjRdv8NQcuyZVEL
ZLH667zE37+CRWrSHdoYJS8FORrJxPtlCDoM+aTjOQsutuT2iD7DDPXGB4eRpsIr1K+JDzksS9Qf
bNqaYGZ4/PJBQ1D4vYfllOrq47R4xnamdPkxXuUiLfHytjIUPhrhJ5V26vebfi1sskL0Q/aFZhHQ
FVXD3G4wpLhbZcLm6poQluYnI3AN0K6sw4RQycDcOdsxMOuH8zpGF853Vjh5qaI/16zhZE35NoIp
nDXYRpFKWMJcHQ/IUMDnYEVpD7KSGBbLITLVUdty3xJMG5IbWQo0+P3dFfFSVTi9+G6NMMF/lhZY
zOq21KIOuWS6s4SgzAAMC6lApIVpu7WTiFl25HTUOJkG6mCtw3LhR5IqTK2rPIXnYxoidlzx3WW8
r6VMq8C8z5htTa3NPXkFQqRPyViZaT4zqdZvUcKUxItXPkD8v6JL+NXP2AHWpdhflwgEDea4QQdI
V5smekMIg1teswaltxRhTK6/L7+X7XEGvnHXySu6PAVxjyGUrpzE2dYEddGumeLUSXuQPWK1vAg1
KAZ1Us9kJhP5a05wvftY3ix+TFU8zNVMIGWnxMsXJISkwfQseJweRiRY4v60WmEMpv6Ad0y9h4Pn
ojphOgc2uqGoA6pHWKdFOTq3Z8u1G4Q2WCnhpazfVijPmrjAHRQ8yC898gjNOKxsCTa0hXzJB8KG
49t3fXWBQcvoJWjmoYy7SnRAxF2nEORoLs+/fGqCPDM4k7eSq2sPuuPLJOqNp9qjs9vwbcxxlJ2C
oxKyCA197Br/ZkHmPI+pX512m2gl9XTn09FCrzFJ5PX+KLvo7S0sfV65yEX3v8E1vXj1kJtvxLho
92XuVQuvRJNUdFoqc4bW6nB5TTHtfITQlNpGeKzExnhtyOQq4jp5dIF1JJChhXF/ndGBCMUCLkyv
rpvYD5AMHLY9Exw0fnOurdRDKfsDvOScQQJtgQ4SLfcjYqUz+2YbimDRXNOw/RRK59J3ZNUyyiYa
2AzCcxNnNNpnTiMXdYyFK+a9COAAaNnfO3FT4+WeKzFcrWQUwDYkXR6X41m7EY5P8v5vqLpMiWO6
XKMtmAXhxTWF8bPN0zXURA8fhjZnN08C0ev608CuJEPT+anwXNkLhUWwImcEMdk00wXzExn3j+Dj
kaRIplHpR/1h942jFgkn6HNtE5Wbs9b3G+yslTiVf9QKrxaEv+R1fcaIGeZASFn45f5B2UrVaq5c
OVp7FWF3Gkc4P3u4FybTk5P0ss9fvceQzlUkn/G4n6bVzKfGslpJqYiz4rU3JMpMrelE2tJKx7RF
bn5hrftOgLskmFXcZ0i4KgmDtToSrOVt5y2PBPZIbF6q+PySGmawjlfODeSnGCbmH3SVnNEWdTub
pddK0aTvyCpaZVJ9FQhXzby/UyHrWQDJt/EtPE2n4r4vW0E36tSaum/V4WoJ8H+RVcJmB7XLfRmi
4ahKcEjxEzgeecnfHOz9UkwCtff54jcZqBrYr2pcAmmTAyeEvsCnPzXhVvhm0VO55OCt3oR3zT7P
CAmHT03Hp5luQcWYR6y1ERfsAwEs5H0FqH/YBSmSo82KDbUnUVuPIaz4f8iQ44WrQfMu9yooHlWC
+LDYdkhasD/Hryz5Wn/QFB8iboZ5DqXuamq/n05BdmIl+O5NBrpIQTWulFzHaKo+y+Gu97ToXlbb
DZWD4ZTvfsbN0bVC4YIF9w/4rSsiiiHDjPJx7BrNUPRnakyPM/HMa0O9ukm47QSz/zn74MRxrPT5
UzQeKPQVxnAiPRsnTzXnLiaNsdlqznk47cncrqnSktfcluaaS5s0nyyCRJ4Li8Tt+7e/VmTkD94u
1XrmtviRbRKKwvEMAjyhclCacwj+NSzvkNKIFW9LQN+SrMhpJbepEOJ5lJKACktgwew8DEUi9VTT
Td5PfDjdNutCYlcAiP83n+sZamJjRhcIc0KXTMvRGxdCg7YE/abHFbduc6RiLIJgkYqsAvCu50GQ
aGAPZ0MNfUJUNkqg3WGQ28ACt1F72Hxsi2svwwR5vWgUJIuqjpL+vZZOZhE5v2/mwwmNMOsCosD7
c7/4bwP6R88fg4zl44sU1k+pqcgIU2dNANHkJKMlsTKyg28Q4BsnBFYYwAZw9SP7tDG1plMXrMgJ
CQEDiZGZssQHxXVIspVg6u+euZv5lioimraONGdLIMJqWySZwQ8nch4c602FDUSCkeWrTNmgTOgG
S4Li0dRIxclz8sT/NmhzuhtplEcjLP+wa+c2CLNq9TcTLNA6ARRXFdzGBVUi5u7++G0Cw/zEbjxv
Lbe+pr1Xl6C7Lk9QURsAubGe0ltfx+BhOeXD28Z/ZO++zf2PqYydFLLskdcKpzIsda+srEAuShoi
w61vbn0zj2nxwFmiUF24gcDeBgmozuBLAqWJovaYrJM4pQ0kORKRLXGjQxJRhK6B92tP54rqhdS0
EAEgEywZ0dpxBXrxu62oEDqve2rPUyImfEV4WcpCFlo7jaFuvIPVzZu36s5omOrF/JMitGlrXYqC
kJm2AGwbEHwN6G17/Ik+qBziTWwYql3b7eT2VrgLblPOxIwbZHpSnLuh+cF46nre4BcmEXryneT4
SLAUzsRWadV4Ic6xwvPNYp5Ycy/K2MDiJ9gZAMdWjSHm7BTM3dIvkb2+r1GfgnUwTfhGUHKmGo/n
ShqFCblQbhVtbrQYCKbB1ARVgmr3ejAE6Ezp1BOA+xQerUoWAMFdrHH5QtfoTaZRNEReIdzm8DIK
uI4llcKXTOyjXj5b5UeZGQlUmn2gwKmojHUhuaUZxVXWkyzzRxlmkrbAYKPn7KytGKMrKNRYTJQg
/wE0c2X/7a+k3T4jH+sG6qYbv0oWcJAbH/mlgTort4dDWjrxXJWu3ZUa1OL0cHAa4MpdK7/S74fP
Rjmh2GMy0AxqqtXkVbNBm2bwDbo2qr+jWsM/KF2vM4p5o0AzOCmsmZfkSMfP+4y9RLbFs75b3bU7
Hb8gG9/G6+sdqRHRg59akmn84JdvqCjquoEJjjgGGGBkDhjv4SA3VowAr3w14Fur1NnKjISvk4ed
3gxCS64p93vHiRHeom7Js8FoQU4knTisqJOqHeQkN/26Gn4Ubei0mTVeU0qiyRIMtrR3Of1cB5tL
jrrIker71V81hAqA6qKSt3U02IgKQHYLIUdd2Wr2FktzpkbwpBk2Q7u0R9QYBE7Rb/nWB/pOdtOP
q57ZkZwpNGXnCzMI/PaRLerpD0kNrtQAZ8ZRwgJfAhDEqI4O5HhAvECXDzaiphU2cL2QAi35y9It
/NyBquedJFSMQvPsP0aCEuaE6LKqiSOMcqmQ4QuTE6EqBvubOlwhFu967oTEv7YzKiUB011sNCR8
HKiy4le6M0f5h4w4Roq0aQNKPRYHCcpETDo1KREui/tsytAnI7RnHTqXm4Thvee25p3BmPhcG+n7
JwRm/J3bU0BnBzRL7MZS2Hr+XgaUVQ+N9qxXTU9nGm+VylGWpJ71dPePRYlXfQx/PtTfYjrw9h4o
re9ifLrm08SCCLwNQPO0kJRHrFXOqFQO81Yh0gBXA7XZDITNRGtcPmAU6E+QRtXsN7TsJaM8GPHC
UwBJZFpGFucwUkytBfXIl4bFDlVl2jgXh3OS0qxAbRV6WnQ3QhLLI53imSPNt0U4Xd31R0Y9xIXa
YIQeTZyrdjmvay69MH6bD6xVcJNo0opjp6n8G80UbwIDrBIz+SAFCVPAhm3FsyXOOy+14k5ElNuT
Fw7NTMnj6PAX5JhaaC+Q45I4YRn8AH2sK1a1X7eyhj6xlTpGbt0DcYo55pMPkh7TLgZG5hupU0Rj
uRMGQTGjahy2URd2m0J73r0qI0kZiiU4IZ7yPLUd8owbzuwQkJfi7UVfwZnbR7JUqrdGtzsHnZLs
iAUo+S9PWZ4eZwFMBjCrv6E8IF6HFAKxIp5hKbjsEQQNTf8D/6o9ZPihPRtwrocCLHDztBWa81QQ
/WHg+8Ru93NDzfTCNbT7rpOutUS3h+Xb6fWrtGiBtiyyoGenyVTJSb9TRssBB/Dw9JQF4eZ1gKty
mygLaePORm9DoiSmUOHgZkZEo8p28JBo+YmUvzjKhMDxfPddLOkRDmIf7+RTSYhxb1ENitrZ4aqj
tOAPV+5tzIciekbfhyFpZygKOqs1n2Ou6e8Nk6d4NQ/qJQNEK2MAviyQEHjz+hHU8ZTRaqc1sT7E
lpkLVdafq92R29KlHwQZorsK3V2GK/HJ6tAA57jMeVZfZp2tZ0WbJMpoX+FOgiYFyKDLaAuzbxNc
ZX+P+ad5De4xXovYSQgWqM5ieByl6h1VsrNY1aADvpa29Hz4kpHUkyz9cbsxHolkPlP3EzxpeYSw
xUmEi7j0ezp7MEvr0z2z6yF14Xuoqvq0RTZdmzjx1XyQTxu7v4qD/pP3zMlSTXiebi9m7/vKYB3e
TOkRkrOztPJhawLUcMO/PwY0rbwthlOwvDJPRmoYLGQjc8wg/jkJjwzpg3I0EaDTMrzxwvbkKAHf
gB+IHHCJjBFkuZtUpBcRinq3LB5VAoiNsc2tldFX9lw8SdahP5e3sBsA+Gt92tBVesfOEAEK0uSl
mPbbLYi4MLaSkATeTHlEy/PXDtdw6rUHlzfHHfp2r+Io4y7dNB9NLTxOuqcoSGze0hjEsMvnpoLE
hOTJnHvRROuQKNbLJiO23tuTxsjUYv2Y49wuo+hCqAUjJxRQK1zFQhhMrsuPMNTKYnnDrLjDSJ0+
MtoyE29k2zSYEO6mG6GHzJr44DBk2/6PxMlzEq2dwZmU21LoN/9U89qVdE5IyASl9SkYQTC60XS/
rv73Ez/DYgzYVqmjZSKgLbBQNSBKUWJFwtfGmzgZyUqFk1Zzw/E+C5W746HIgLGa5TxpfmUTbA/K
Nw7qzekSilORQXpneC1EknWV86ioj/0BMm5TprlfDNMWX/BEWKAe7awsBtcxgLkVKAeEPQMiT3l0
PL1b+/JDiyAp9ibzJCXiGZat7Yx44Y0tHBk4hFEZ+hHf7XSvrKe3HRnQMPHEVLFZA4ZCHmQRsCBu
qCQZCgCU+9o8DlVVpRLwZCY4/QLzB+8V4zThuKz3ZcruxFq+oaHylJSxzDHw89N3TSgtSCfkTy7e
8WjbU4E817gHRfSAjBtetaXwDHjLoMhl+DzR3pFqEH5zS3pFf+axg0SekWat1vNHHIoAB8Lnwoyv
ftbqXC/WFn+fE1BX9yyvvmHq2fBhIkbyAjQUS5X8Uxk8NXVhOYbablo+P6OQDz0mi+nbAPkWVPag
qnQY9V2VaT8XxXai8ziZ/P+SB5+nR4a+aOL9HbNFY7Totcfd5x2jl9Z715PVrnBi4T1V3ELDIJpn
I2bgsHcVjpX/oBTtI8xnI/MerpOv+dLFzqC5BkNPlemUnAAmQaycDYqohXZg0qvT/Vs9FITGLq77
PtGQmY6eqOQbiDt8brK4vdY7uJ1XgvSc0nB3r5V1+Pg3Pk8b6PEpKxpuAhAMpkUqPogLOXj64mxM
9ijEYo2zk+S9FsiLDswwD9/C6dYHbGjn6QRb1yMMsyClN8ltW26OzNAl5l/U5iVlsWFhxY6aP0LT
p+rwMz8RB5zJjrZXue+8r7mnxRpdX7BLAM6dVT2B0CXLpWoocvRq54I96YbM0LwVsuy1ExAHK3k8
YLlvcmEtsXdn1I0PG3j//5c9DTVIUS8DQzJmK/5LhPk5QJs0PNSMCUfGxaWDKZPVkNIV5LjtV/tC
tjW1RJxdH/DzbY6zUT0BY8GNnLf7XDWZthm8RxbqnqKjpvJCOjAp9lDcl7ZtwQEEvuJiBhp9jAzu
jHttR0ZfOq4xwUtTMmEkUtXm/kPQaH0IlaB95VBNcK57v7lfG3Hd4Ps9WGlo1DJt8asPHLsLFSE6
Cj7Up4oa1h7n54Eq+Bnv7eQwYKJasGuQRlE6T4GVo1XKZVgKj5MrmbxkpkJ7Gz7c2MvfwXQTsuyU
WJn6R8YeVbR1Xz3DPYu5W1sjuaEAiiMYEYWOG3SkftVo4scbSeT/YuUxZ068ViDXxnU/cAlkeB9V
NJvyXfiEQck/UGDYlLbWX8l+WvKBO19PZu6rd52O0zILKcuf00hAulmxeHSsNvRXTIxuvwNu0FCH
pmCA+5frhkY3RaC5mHu0veIkzXIqgwiFMr4A692gvzxGe0sBMyeByMtkOENFIxY7iTfzviY1YWS6
A1pDrLoAl4Ku0wILMzLXCDzaJ70gBx5ocytoFckWaGNOoyfRs1GDxcfYYy/3POMYfYgFutLpgT1o
fmM3mDT5EbD4TiAPkkKkCokKcttfaHMhM3YlHJSOwcqm/RSagTtjkm2yo3AhTeGSc+aNqN4MEYgQ
hPslPiYIDOTpn9cUUah8PYUWuQr0BjZcBZmzGqMKvo4LEWMx3aKT+1fDqenW50k8WXMguTT6rXgL
sQyYjK0hKq2pvOCGxdtECtcOgd348j96JF4Xk+cq/GfmCjeX7YSeucv4OPYRY1cp40mz1zwAGapp
m5zz5fIKfQaxaajfkHXwXXWehDu4z1e38PROeO0NyCRPJf/ijq5+1XMnvL6Hiu0UfDHm11dwrZK/
f2YO3xIs1AAAMTPPLjxFQIEXdooHuufVGE7DS9pzWYH9szasH9ifCHGAuRKYO/nY7x5LLPkERwmE
8fm+sYFA5HD5c3MeTQ9FHKaPgWmYwUlPlHr8IXWWRJvoYPZzmsaaeRhy1jOCLQdsZ983AJr2cNEJ
24Ti9TMDz115i8dg99ni/rU/tu5kjBRHWjSmS2X1rprLnTthHI9Nd5PHjpk7rkba/tzn8jplFxDJ
jc6ehuHMhJBiDjk30gcHhJ2lMh4jXeO6tX+g0dllNUrUHaww7OvofYMw/+Cn33oVNMcpECC8VXv0
d50D2NGF39faG79854Imq4+wUXfCPGtcpuAynrEJdN6GRzumSB1FXJn8iuUJFMKlAsCivxqdQtHC
R7KRKepeF8008daRzkgs/6E5wXLxGKpK8jmVA/IJMX/SGx+oIFBxYXXygrMyBH3YArd6Siei6rHg
XSU+Z3ZtMwdsKDOuMRsLD2689X/uJN53PEXWHTQrEqLPpkslBnhXcbuEyRICut4hktj3fv236frl
z1er6+Vp4M/a+193vPMEZcCpVZiu9uv7zVLGdoxCCc6wG8gE9nWIH/sM0jiZyiSuUCzX2b1VugX9
xtcZi6esmw3u+8Jqr/t+yGihCgars5y5HgZBYY/2AEg3Og3gF7p8fWtWJFnJcdYKBvmagac9CJZp
5R7ECoBM0Ge7/1UqpfKk5vk1ToSvG/N/eHmtYGYF+8lhXAdr9D13/J3uDDornlF8/72qJAap4EFz
BGy2ql/dD/zDV+UafNtaJII6qNiMETFwOL03EEwQUx+A1K0opDI34Bgbk5Opjfy2kGPXp3KBc/Iu
U+gr9bOEVaUblAnmXwIHQOrubQxg028vEM6B3pt4z6ohvG/BI+9+pzOspUXVlJ1cL2Y7VvjA75sI
HbQnpvuH4ATArf7YEDlCo0XzMv0XSge+lge9layEPnv5P34iAksmr7Jtf7RDycP57vq6eQRrmdDC
grappCYwhMHzqMrOb97dMVpq6Ir50Sc9l0rzcxav3Un/kJzg1Ly7Hc5DQLB3Z9GavphtJMzfXOiP
eS7fOEJqArdQbMWxW0aatAYsEhoRL7ttSmBpmQpuAP2nBI/VCaUWdTRV2vJhy+SSe1nRGjK4VJMz
EKqLfNlRuyla5NZrOow5RbUPJJVjmFOaHYBqhhavFrp1UleHIhAjc75oGzuLyeVSR1EHLvr1k1b+
x4niLDsRpB+GY2iOQwsfjDbzL9em0xwjrODXNn8QmB83melfvdZvW+JABqOC3xZKsiiRl83q8MRf
znB6WtinjkIR+W6M5edHGScq6IYttZX+oVxZjj01zGMoa0PGMM3S0thCwhuMbATp1BT0We2qgU36
+7rgsM0E1/XJ5fq6nuBsRccZ+lFaFPPKHJKYZ7dGjSQE2eWx8Djm9bejX/YFb/1jNdGMQ7+zNol0
6l7AnQT+mLaGhKil2hn//f7RSlsYTySgoG29MB2CXwKXklmJwPWDun2OYm5rIsLKFAYi9vLQPyGT
y5iavs5ONPXRnnx7lBe7hHzPJLnbGQwoppC+9K8SiIMXGUMBdJqj4+hLYq1A+T1LD88U9UgFO1qg
P1+IbuSY8DANMhUWv2cWaZm8K6RVrl/Q4HsAk1dnhPYt0UCh9W/71HVbhj3nUriR0T6PE0TkBs3U
xoYhq6Qm62U2JP1y62tkMRUkub6xezH9oifuKWgHty4QxWmctantSJNB3muzCtZeFbN8NKBHxJON
0qbQRYCk/wCrjD/l2ne/PN5OU2E0Ap6g9lyobAl0HRezxCguxwZLeZnE+IB05bW2pVdHsnpQcIGi
vFbj3qfgaOuVM6OpnPIOYVr3ZwrkHEy9G1q7dbZkyS6P8TcUuQw0oAMPm+cDCRO6lZa06tDbrJ7q
wpQA7eTFLblu5WsZxoFrtpcEsamHDcNZkwkmHaysf8zqTMaVfcJf+kcTYlrVMw6XjlK5hgHiAbL4
ysjv6dbtWJ+U9adTGnKhsCGDOp7IjzK6ULEKY7rkmVifDndn94o8AFGMdrABY2OvRTVNDzlOzlVn
SyNMF9xtZL8oCaM2CCqlTrn9sik+FrpVLJ5G1GyXhZF1hiWAa5cCSyVTypGGS3z1td9h1KCBveTm
WTnyOOTKLJmDQ1l+0bZzV3HBzPWwad6Xciu9pBCD0MS41PmfqkHwKdAZgRszgMewQTk8Em7OeX/W
t7OKXSFmErnhOlYX1XagApO2zvtw/PwDyBwxtG+xQCAzF82SRw9CiGT/HViOSMqEVjwFjlN5D4Ph
H9GT8DG0mnSfuhLduCJhK+7hGD3jReplPH5WWyS0ezCsBIkqi6uZwD14gaxtUMXJLSiRFhVDMWJX
EwdiIg2CRGaFre1vM8ZIP9SDNtY9804sgthfo7uwaM//FUzO/LalQr5dX0aQi5XjL+xFnfDwl2h9
N1jzfclBptUL7hSr2OJW3/tSluU1Z3GLIVZ4h0SXtJnabXe1/Fk3Tz8fycNthdRfPU293DWnFBj4
1GPZWMv5UEtoik7HyoG72lcr7VAJMqvBXGOuCgANORybQK9CZsSnM9n4UsPfvFjhU0eP6aCWUJtw
vIi/32p663t86EwMKnY0nW2Gykxa9KVfsisXc8jxa6lv8NmnuH3nXTHRmxbHuBFa8eob663KVFrn
ookajbdfs0PkEBXsDM7sJ8JmvvSnkk2V7YhDauxeGhoQpoj5ejPKBf9pEbQBQ4htT7tamqixn+ho
xTfFl+iQKq7e8jj3BnhEF6YHqBoxjn7pKAY9m/DeIHjO92yAiyYBYgBGCo8Yd9rh9khcdvZEmg9v
bONoY3eJyEvus1590uFQ1OVXlsGOiiGIqtb4U2yD90mjoATno7aXTNpy1Jsc8j8RCcu2qOxELdvS
xUr54QCgoGXKQQUx8jbUlNv64nX3ATVXLxI43AEf3hSU/VDxSRchQMdTiEvS2MVIOce+GelQkBf8
NZ/Pa/geciCorI8YkChkLCq3Mz15HHBJKGA+wjqM2zNfBMcauw1HMtBmhw7MwDenf8PVAVk9Kdbq
F7TdimZg6xSwnJgrgE9P79jGGlWr9bVzfDdIhfUnkphhPnBWJyXHyBMkaVkySFWIQ10YyrJk+ZXC
y26xZ7H9UdLzKs3syfiQrwYdlxM4rqKoSNvdZCWrUcUJM0OEc+J8T/a5Hlo2gn2N2+DgOi1jMJGH
VSJZ3g7CgRHvFfTlZsOCuF3wtqse31wQk0sccGj9HxAHUZ2PyNdO1kCYNkWLituSr5DV5XqptEzR
L+s1IfugDDTDFLCvEU85ETyxrDQVDA601B/FiLLyaD0RnDbaVPiGOsByswocr0O0p9SblPpYcwbp
RfB02X+Saq110TOMspjnRyeKGXiOOUUeQXrrWuzER/BMR7cckBANia2W7gtNGOjHA2zs2ZsQV+OU
aofu3TbKdubF085frcDZjXabOhjdxWHNbtETypV9eWoPwC+IDPoOY5T0Eeo66l0SnWxDVIKJOIhj
PQSJSozEWsE26+GXO8Y2kmLs05vhiFJS7eQrZ/p5V+4F8YgynQds7HQ5qy5wPP6lDiV/VoWOLlN6
ilr7rz+5s23Ai4kmLBGcgo7hXt1X+b/2ECfd54XZgvhFu3uES07T+hPrEMq4gmYQnIDB/VRTFxRP
s616BnKtepJRyWhKXhsU7rUP24niwdVGppaSTVrI+rNVwUNA3mtMDS+7TztQeoiRA0H52B76N9U2
Cc0GrtHHh7MapywbhbPTnM51hvOq0f/NpmSgRkf4vHsq37/wL/yXskpPBNb3bG7ZjgXblFXbND33
TxYXnwcbyUZj8VDysyVA+FKoHk03967sOktlyJJR/qQXMwv3xLIikIyuyJzUgGqMM4dLMdyeXTJh
lVdpcborhHR85G0aLh9QVXs8+Zgkiv14GQ286NpVIysXENm1M3oGxcot4ui1bbulEf6Jq2QO8vAn
1/BRWe6IgJPd1bcflSgvYqwzdUynMUP2ADlibDqwspdYzt+iOsCXWga/J4Qz9C/W/OVVHcnjpqxx
lgfsutUuE0DoBUl3i9PtxrOy/QPAdlSMdFT8722oaWgTtSYsR2OLpHhDpMjkwuqrb/m3Vq3japtr
uOZG67SVCpmDTdG8wYEjPAT6pRaIqNg7QtvGRlxrTatBV8rx2ZecjJOYn99zbBz0sJsF5CBt9r1i
sjAUD5s8iRVYXjKMVJDZWW4IP6DVuUu1A9riy5DX6notwSDZsVn3mBUDZIWmzvJ8MN/+/PBrBf44
85b4HyW+10cijMxqQyCb0laz4jmVF9zxyTwGigOO05TGC5/O3ag41ma3x0SodQJaD1kDSwZ/urA5
j9HwqY5nTjXazn0gE3Ewk6WXOc1ZvI2l/LLMfGBTbpeC1u01s34fBEbaXfGGV9L6J9P8OI3polD7
PEnR3g0S0z4VpxFtoprHzWrJE6Pp/rDz3NDXwoQycWGDZkUA6KAphXGg9WI5c0EgZTr+CVxlBPpS
HLk247tkWYvPjJ9KGXycFZXQpLBAZSYEJQZRYmfAM2SCWo9fGhCNzEJgQoUkevr6zzKF4yvSxpDm
TNVsW0E4BLckkgnBH89E4AA5AwnSd7zTeWL7jPMCFa7ya/aappmbvH1tD1OkksaC7Rae3GCDw6ht
qj4NHQst+ZVyLxj28X6t+kA3npr1/AmRbSN/qrCKiT9qudTUimyGLFzfd1NWP8RnYS/+eqmuDVyG
TbVv8AW2bo3U8+xToCHTsxT78RiOSJukl28vJFAemjRDVFx4SL2gVmb81CpeKOEkuOBNu1MAFSQ4
FhlHvfDzV3Q3T6G0PRsdG1fF0MHA0Vpf4TjYW5Il5pLGU8Xj2cvuPrzONG4UyvgM/nYHTR+xEGbd
YxzLoKhleq35tS102UsL+RD7GFjdGW9qfwZh2YiX75Yg9so/OScmLgwLI2f5c9hJK+VHSS1y+Tq5
MqrFKykADql+vfnV19mEFPP1MVenzsC05YpQsQQI7lmI9QqKDUIp36f8sq+xGnyudRkMaeugCBtM
mITiblb0NEk/lDfN/kfWgyryRjXHcbi7XKtl+JKAHF/d4x0T9VKkBtmJblonBK8FvCTk7K/+4+b6
+cAFajZmqxOqf1c3DlBXhU9dvcrTxdS3IBNTKdK8XeeRsX/GqsSrlMmYhkTYMMQ5z5K/eMphnqxz
y8HPxpKCLUe6QE37/cgAhY+N5AD4S3Xl2J/l0WH31Ly2K9ORqV9yhjKa71002PkTlW6uTfOISZ/C
woSO/ID5BhXuYZ5M+IzCqi1tnOw8sZrKaNjYlJTAUqG10c/RVH49+c1Zov5zVDX0PXciyC52b+Xa
kqbKSrXGNMHCLFPgjNs96g0mBjvjPORyno+aBERwvfeOQ5wjU/53F43+OrYhW2x7j0whPrTFiYdW
SXVbFPJol9g5rZ2vNCgmJIV1nIqjE1bsvorlTDs1Eri9Mnp37DUsTS9ps7Ktw1p7B8WE7t+v+r83
XdjKqlyOa7Wb9aZYDPHC+5/BKYH4A4GRyx5pgRLz3NDwiI5I77t7ei1WsAbSIc8zkEgMjgpZUUSl
nlwhg4xFQg2cHSO+vYZxDdpOjBqLVC0FsALVCNKQsjbf5RTK5vSgtZBAa55N523RyZltGlXzaUu9
nPfzaloVEXA2G73iv21/Np1/mTWzvvA3U15/Wf23p8h2NO8egjn3n4ydhA8Y+h+J6PkVfipQcuXT
2QptxvbvXpkNTp1/2g031oZkntlby8bVucl0pyLjwqnV1zzmuANB73FrRVlkwekNov9jxb9seE4U
KgKHjbdcLBWBRcAl/xb5+3neFn2ytbx3+/0MuS0o6Sd2tWRu6SMZPbzlHe/Mi8Lm4jdlMSsB6cxA
7KXibUFYvo0j5voUf3tNCJX8+xIFrxbUmg1BkC4hyefqJMs/IIm6SWwS2q/S4HSwnl6R6LHqnsT2
JS9twLSkACY6zTh2f7bj+IZPfgkjKkiLX87ArD9VmesHfqA+o5ZkpUuyO2jHZefCIw58l/qYI/Cc
u3d4GogE1gQ5e1Xg7MpC6hGQWWkYPX00XEDTBmtfLXLn4/9csjqj2uXnV5zmtZQAStUrX7Ad51TF
50lZ7NcrEJkK1JYhB+T6FHmRfYzeQnax8bsSywNzwT5zdivxWJsBhasFUGCJIwmi8pvoZC6iaXYd
sFdSIk2XO62YmZKGduGtn5UvNrd7PJsY773+6yHGeeSdBJJrAdgUTZdeL9gvmZBQ5Ebq6qpIxLyG
c7g7ZBua1p/bFzNlWFfrj6wEQWhh/8XHlVSVDsp8hIPzY8fHDju/sIk8FTFMDNx2jJ5nq/btDFPL
Mx4bJ5272pG8WrJsRy79dX4PfbvYRnUHyHC58i1FHaqemtZ7FaNUvw0HSNCkc8ora5n09VVaooKO
UzbffaQoSdoIGAP5ihPxs/DbcCDEBZXZeA+IYH+KMV1eKnfL8owNg/RpyQ+OouIfmQyVV8JMgNdo
ZcCVOes0l+nBzwwTfgg9gccno/+M9dXTd7tStE/4WLRh3Cqjq2bXxduJL3iZNzaf0PewneAdQpuv
qjRYuet4BxfOTjjBhsuY3jtWMuxZQitQPl0NxDAAF4/OeUpV3m6I7vkOd85NQNwUfcEaM7BqXLI8
AG6/oSJh+TydaIU/rde5mwpAwavxbyYycGUc9Sw/pIWK9lJlSP6FGO5eWObVV+pX+z6A53ZTF+q7
ozFIWo4Ehp9gonGETAoFvgHQy68LBoiGdyWujvu0khwTB92qGCQNeX2U4c3F1L8gnbU12wZB+G9y
tyiz4j7u1XpRhRwKaiONVe+Y3U0WuGR4HyByDcj4ZJn3Pv67Licu5PCsSkWj7GwglRlb/h3/lOqU
GIhyMdrC3QbNicmk09pmqsrN41QwXCrFbmjvZWy8A/Yvvv0+G2yFV+Vlrhifmvd4L6ksYBYm7cjL
CeKVKvVcGBPPZXFbE/X7mdD5O8QTN4nhshxPxYZ49y5L/Z1dl7eICExBAJYpHMAoTN1gV2BZAVfa
iVErmcR0I3ttXhggzJv8X8q88uzZZZ65nbE9q03E92dkpra3KXkitIT/HbLEgT35RJIPgzLPJdkn
pF9RSEpFvYLEN8cjsypavixfRbRCU3Ib3Y9Qgv92zbpth/PWdMyaB4clQP3/UeVeDCzOzXseNvZH
qf3VcXHpD1WJ1npKnbeXoe7bmYO/n/3RHu3VhaqyXMLOTgx7uxFDwUGPsFOgPimMOx12HWOWV7SD
aTvlgS2SXpmmdjmdVabr9/8oIDWKYBbCGYM2bb055lIDVLTGf0Q9nv6to9ULvBuNmnjiR+ZDhtIt
Ec2dBIMGfgeK5wXiFPL6z5h9533KBukImkcjNLjaqvthZII4I/G3A7Q0RZLkf9EhbG+MNYbty03Q
c2TzovpCV3du40yPjk3UkLBzPbIEwfytfu8Jyy4vFXfnibqUIy4ggtz7YUG3HbGTX3tR2FgCoQmP
kRk91c3DSxXjSKloJg8MUF+NvEL7SvV1YbB6kQHs0H/p6nWant04f/nI9NrcLiwa88z+BIYIwgbT
MNSPrpIxScEe5/yNl7OKZcbeTB55MuQZk8+QqajEhVR/4829zzXbIM38IKOprWOk6xeM+iNV9L1U
/sKFJTpdrt2SjqKMNoncv+cYrDe8kV1XIVlxiwTptAeyh1qNjI/KfrwO34JC1VOtxdg1NtN5wah/
3REG4dybqMWBqVzTQDJjH2YjlTSWPpqNGpQqWmbKGxRsuJ36rzx119gXHZZBFIwFrv9HyfR5OcS2
D8izPF8BHdz+tz0cozXhQTu0/6kKKncJjictGkZkoKak8Np3y4YYb+vhTlg+LR+K8hUEC+wsPpVI
gD6g7Yvp4p/VKqcH8rWx/gIJreunAmbMxplymerTo4gt3Akf2OPhAT3/rKpzEgBOL3E4ZEQXDt70
aEip+SrMv8o6h2VG/f99bemB4JNBiintXJ5Ce2KmPo6prKqm5uHfmxu79qTSMET/5qbMsz8+66TJ
HPPz7kQ2j2tPGcmvaBe0yk3zFt9JQ5N6RFlNgVl2wf30EvkZ5hPpAE+UFvq9UmRJb1Wi0HhGuaAi
02LEYzbJ2ortTiwK4D3HNCGC5IdtI9tRpiT/OLjxtOeYwS3reptW0YJFlbWNchgxKJkYNl5bqJy5
sr9cuMqE/Z+sWs5l8mUyXyT1y+elcxOhJS1Hdy2wcQFxl6fjxmRxM6u+PNp3gBlZWw6P6XwMC6DL
s6uz52N478PpAYAfhRbhZIwkNI3XtnoBq0HmLDPBmeTOsdvGqviqTEgSB8qgiO/3bkHpH+can9pZ
lzfvbbbaK51z65k105sRApA8L3wz8GTwwKoS2I/GNVwswvdIbAKrWf8xYOFz/tzzSr8/oZ83JRPW
wbg4VrBWqqOXdq5l/ZyUPywxINTMZMuy+NZL8RBpkyrjxMI57GFHQ+BjxQywJ2i5kcPMnDcrDlTw
EuGIeTyvof1wMGt3O8bP+9ybMxxzzHDlNMhKhHSt8Hlqxq2KE46kNQX0Q8vPc+A2TXoG8PZ13pPa
JC9tPRzbfM5umYXSf1h/topEQT8+rr0/MGONIIdOA9FSfcXLmbXuW1cx2f7yC3YJiRYlr5bQI2/h
j4jZhfpG9d6tG8a0mV7DzWG77NlHQX9e2BiGx0M+t6XrnzpcoJne+u0spp2vvUcjP100EQCC4HIh
zrDLWzqXeghODF7i2xG9UHVi7ejD6+orIeDvqyww7wFTpJJ90inolrgE7YPpfYXZmOxbK2ir72qv
U5mQWG40KElI5K0hukm4rBLremc34P0u9C1FEjuKyL7mtDFtxzUKCgaUBf0GN8iPpSn3KDs9477J
n6u/5dYN51r56KXUxUpW4CmsIS34QPCw/2UP/ONAzLHUaiOnwueAM68xhD7OdGd8CEewglcp0vLJ
VRVap0XXcH2CjcbAYVzgTK0ijATksWlZ66N7ccz9DcbnqPUtt1+mhfQYzNpxMYorqhFwPy1E/8L2
q4hEkPRTyz2hZmxZrBLGKQ6bMfirAvek+iktdCaJQvGaJgS68toUuRTVmo+sa37IaCvBfr2QvQ1c
fLOCP3rnlNfpAGNuMSphwoMuuRNtOiVQxfC/S0RUKhmKB/gur96pChPvlBipt8cWFzDPkJGXJ5Dl
WgJj1BfkyQLz6P70Bp8cH5Zwei9fa94BrmW5AOAvz82A1dALOAaB6xDqDEY/NTaurUAtnFCQi47Z
B1MWZkMRnMhxUQzCRMGEFYfwKsnAAwlBtNwyc6EZ+tllKOp8P6vgl+REawBraumpKr/DG+SbxGc7
rfulkq2iQQ5O/qJuWPoOKP9IIRZYzpJyefvdOySb3EMtOwTSHl/1p6y/Le8+mbpFPkNkdlGqK9B5
WrgIkXb7L9BN23YukvYzGKtLU6hE6akt72MQ/VC76t1usxnWQOPlkbg6tnbKcxWnUEBA2i3yUUM7
YToNWUo4a9skveqRS4n2ItAXXYMEf25sGJZC7qfq9/y46QCSLjpm5NL2ovoG8IUncAfGksR8sCLs
QQzxKvyUsmpnB7YF/w7na5z06YymHVwAkboXYSakOv5L+IHEragua3AHxt73JStpadTUeLsypNuH
KlaDfKoqKNmoR4Dqs297/l3Yg1+saBfJgizuAvWEh861nInuWSAe5IsCBHf1eWBE1kzdJN9fgIs9
gklS9BvMISNXanqm/5abW9i9or7wtcksycChn8LwX4XVuqJdoOH8B4vhqV/8y6hmscFVqY2pXof6
IXx0JcCMMoJaUKkibqARyVdGrOsj0PaQ3oSxHPa1p4Z60qQAGiPllztHRSwl6YFhR07jrirk+0gF
1PWX3rLs6TC6Ylmnh3qq43AbR+rbfn1KuMSLs5rwqUmtB1MHovqt+rebApFHrySAuXXJ/CFENLfm
6MzEKDx2/Hs6RCvg74KbtXE4Cn1ZIq3oLFyvVqoZUzdg7B/GbUbMdBG5/backFj88NbokLpjhkQY
FhK99nNGPOQrAJt3hkeNlYs0ji3jKQSWZH0raFLxh8o/dBv7ZPg3mdhuAGyBpw/Ifwbb4ARPre4w
2XlnMNy9IqRlYR/6B6SU8JsKoKERtlQJHkYawsDaDpMycK2/gyC1mzF8X3tMHshHpzGDhZnWI6E/
GevjSqmXoE0/sD0fH6nAntM5MY7M35K11YzMC+4gti/av6C8/LG1vtBl2WS23sqsC4NxrcIgjhBq
TuvVaujK4puXJPrDDt3LZ5pI/oSER30icwBdaY5/30PFNvCk8IenwgalZYaL9aY6RSYwuxj6jH6k
ceP8gLRYdhNb2z4pmNFNfyB+5wxHbM9rhfD2ulat5Q8fGOJ1bwsjoqwmvAcCVb1lXqLJ+o5QGlsm
bnlQlW31e2GSsdijBsqAeJV+UvhRzPljFryvwWwmMPej7/s1/ulQnu10YNzV6Et0O7xH5WOBqUGE
gfP5B2oT6nBWGHU1GzlMlJ47fS4YAJshI953KVkrHaruv6iByOrq3PrvK+LMSKSYYAUqsOvSpVPW
nEYQUNUnr4mopgGOQESdgrH8GxOONNhVKIXvq/z7Dl9RWgnnfdefGxBuwJNMxfDyJ/AHocpwAnTL
6T4NFqkqrB8tk4fwgwJwphJCVd3FDhT5qcvdK72Zb8diQii8gs8Qqhrnnk89WZQS3Cqovda8nB1y
AgDbIOwH3R4ihWpyZvokD5iTJVbdaEJ7IAworp0WFw5CIo7MznMqUX47ewORn3LeSW5OBZHFrKP8
l8Hra3wFEYxLRT0q3LC3hTG8u+D6mOd5wvQ9ugWSfSVHZxm7u2IcBC9asaSwf3fdeor78/i+x2cH
rRdhjqAoMZq2ZpPiLlOUhXxK1TjWjyKcbN9eQVeGlGzrYX7IKCo2omenhscUo2+MStDF77NU2LP5
0PLqRzdW+mKMdpzVwlx8WclKzxoy8MlZAAEI3+BVh2LcWqVfsEFg/Ya8da77WgLuE+TiA11KpGtl
TD1DIEQL4jINv5KMlNQPPoGQqWaBwVG7rCC0FD9N9itIDy9USg1Dacki5QPetsFj1yuKKzh5YGy7
0xpuowEHkjBp8aeFnHZjnKmWcYIQTgXjdYyAXFPx43+iCO8Zt2MgYfD6+VJqsJgV+i+jx/fomC1k
VAPa0xtAwUfnaHwD6EzepG94TFEligWQT5n1seXhrCID43PILCSU9LyJhWigh8jCABIQ/FgtKxjC
V+V/5loKGkJw1kNY3qu1SsH6FGw10d0IsHUJOvR2g9gRjCfF7xkHPgC2uLij7mhfoXOTfJeHItUY
6NKNhRJUJrNiYi7N6L3zqBKLJYEA0mfDLeFzkSOdjqbpU2r+QTZZnaJlKPBChxfNzhrCeEJRBioQ
bsX82JDRhDjB4QKDTw+IF6OW/jq5S8rDiH6APLyG+wpOBRPpl0Nt4wz1xqdI+WQ2YQ5cdQuCFemK
Xr6HriNvv/vMktkm6oPGXHcZeBRfloj55mozuQlKBPRSohWyUuV/xBupGxOs8m8uXK+kM3tJlb1c
fZIsKxtfKOQX814eCjrMJUO1Qs22tNu23neypXyIDREN9fpBMWz1wGunbcBFZ+9lwS3yfZnU3Spu
mRi3iQpc/rHYJa0lmWLI0DBmQS5nWbnO6A9g90wBvYZCj63sZpOMOchY1UBxWuwNrmyv9hngwnL4
F2806qMXzUivxEd/o7Jt7fR1wAV7z+K8361okeEq0KPblczKiH9SRCuZtHxAjXLceT9CvxbWVFsF
QNsCOl3/GnCjdSwqVEqtFLQysi2XsxzhslyP0/bwsWQTxkA3c/vfpMTEPLfYHsV4SKMQVYNiO4ns
md6ccyE9WA1+mvqA8R5rZXxKRdW+FOpINw3dY61/oxiTKjO8Gr3kJzWSRbq+qDOM/F0cYMskyKp+
WVVeHYddIYVU2n/8HSmPxK08NJYR9wc6BiLGFLHG0Y6mxk5zyPZiV+RWku1UfvYH94piZWEzGNLk
4DKe7m7F2Y0h1YKHXfBuiH97eXStm4lBlMy7ifebXbSdGMxv1HC857zXpxeLWN3I9pNpoKk0TsSz
NkInRKqrfX4iV1gMqg5kZfsOArEEQGf/+tBu58rwrS6nbQWDNNep5idugp7qzafnsgh7D/IgFJkI
Hwbvf//qOxgRlKnNVvR42tyblXSKYPIOyDYpwfq3eKkLCC7wAF5gBY9bA9aQH4ME2LHye4K+AJob
uLmE55ua5PUg0NZ4e+k/y5G0KB6dLG4jwwzzuUMrLncyUdpWgGzsNfD1D3jXmGh9xgZIrb9GmP/o
Pm899pFdZ1RJMGaJPsAaGFfkJWSvFuLMS9/2EY/EhXzqHcwvBSLq1H3cRBqKDmCDYqaty820mPIR
ktWehTmnDqzBttxoZux8D9IFgwqMxx3OgRrGgHwy58brA57mpEHVEVjvnnq15lL2kQ3/gKtcw8+l
K0WN7r0XLkOuN80UM3sbK35ZxXS7Rv4p5JjP5L+umFisVk49VwLDktahnq31nqFJpnb8ANDNc4Nm
UDRCRC5f0WbiY2gmvnUMBa+VzbTZl79fU+1BLl0UHGeEQbIquEM4PZffp8ntQSxD8VZQxTYvP1sk
cQt4Ga1qaXE2ghSSffPX62XpQac/eiZa/alKhRRpM6HP7VA9Lm+KD5oe1BDAcV8z8TDePHPZdXBV
/Ig3XlO+pr9Sltj3HXyJUg3MK+h5yZMBjb3hizfynb+ubKz2KyxAnk3pVRt7cUc1lnckna73XZRI
l/LO14ZKCr8bavwxN6DXx0c/NnEMUiV1fniHEtqfh/L4VGPi0RUal4M6cElJDMyFuuENRq7SoAO2
9KNPI+F95vS79Xd9bEUt/NcDy379X3MZrLi4jYUwb/ATDJqEwOQ4IAUL86GOM7cYVHnRlBU7+Isu
czXQwkxJPDvzAvDP+1YhKgKlmvFC0chENYQtuCG9ZABzrn+qqXM5zMKN0zppMzGTIjmH7t0jaDw3
EwWnvViw6BHrAvqj62GOD2QZEUPhAERBT4oZQpluLkZWmAst3ud7XePGyg78kviYGrIUrVQMVgVw
dAvdTQyxYHjFhm2yNANN15kTKiywTrPfqFoeiR5ysvJ9kpUPrH8szgJBvfGB1Twe1dgBHtDAbWSx
ANl3FCGizyb6PZgSi1jBi7vTG9x41QjJB9JOsPVwB9SDIEAFsT1SEAsddcrhZXl99EIdG0jRtKra
StMZ87GQypDWq132dzcmIbHU1nxY8Q1uR2pi67Ef5JbXjmZWmksAMUg/F+AE011DtQ/gVDxafXx6
SLzHmQC6s39kp+mSDpJKEvD3ea99Mq9QKMUm24dptMEGbe+NEGlKrrdbqnuhyVJpbEgqeQZyBPQy
ARMrcIWSIDMPQzkxoc16CkBhzxUHbt6I81FXmxycyq5ADHK8yxXpfeiDo07eZmQySEG4U/pcscXF
CZGV7pP3SsbouCYVWo0i0kax1uB/B1wgygQMezv7viCSiIypJKZP9gC63GsP0e4B4z0ghLUXkzhD
KlsLQR5uEocvwL+BpfNNPHdL2a/MAVlvaBS/tMUDGAvpfJT+SH2mhxRRFuNK2nQt/WrokjaV7tpn
NKiuU5Xf/+mDPkKjLWDqffq6CC3aYhwDsUQeD3HWQPX8b39LrQh1LVTvx7s1YnabtRxOOp5HTVgl
3Em90vTHFeZ2OXuAs8JFUBKWcIBwU/oaQuXUt6w2h566BlhOqBrgPRticIrSfIJEaEoc2aclYHJz
tk3dfg1P95OEY2n8UuEPVFVGQ13SPYdlRFeiuAq9Fby1NBzjrxbgac9WmXzFF62qVL12alZL87Nr
7APhvwCVcFb6JvegqVgCJUiYF9o1aLOJV13Vm8aBDRZcOcUnXrhSTjoZMxg/6GqM9hfeflWm4IvM
2rN7FcxEiHSoXtdLR74br6wlmutWlKgqzALcEu0VWLhg626rBoY8lHl3XD7T5POF8jSJLRB97uny
ZO2ncYZ/JwO6efsHdnoRv+QmITOZ6rmSduDy/TXnZQ4AOGQhZmyI63Mr0ktqDEbMVP/QKaxi6QvK
j/zgTpQQVFwHR01kYDOw92seF8IeIM0hu16Pcey43WVyX0W0jfHhxuuH8/zKRAnZI693bhww22Mn
o9P9DnvgWaICiMo6qSwWLncTWfoi79hiVunWoSo8rAPAH/d2zN/fruCUnzY+QHr9o9fGFTTUnFfE
LvWqWqrRnk+dZMHGXQfPoTQ/lRWh88PYwUvRDux3qw50O2oJgJkhYhTa+PNRt0BvtEW/8glqsl3T
8Mmabd8Etxyp40w42VoFsqbVG/I/wwk85tt2UV6ErnU0wTA/ZgQ4d21Ey4ax+aEiNZWhnwnWzIU2
vvEfY9iWp2aXs2+jwUljAzRfJHQr5ElQLGQKUncCe1oKNK5V0Sefh6kEB8cdl9N5s6kz7AYxIE34
+X4E+xvK3gy0/lhMH+jbvln0eJ2yaqR2T2mQSdV7EPHJDdQ9WKAYAsBatcULQvHeBgAjgq+po72R
8qZ+2PbfbrkMHhFAnU78BCHg8iFV2qpTYhZVui9VXlNzPIoJXDv129tSgLeGvAZCqZKtEsPDgurP
fH4UMQz/hUYifGjiwV9eJXPfzorXq1M4p2gYTpuCh1ak69OUy7XeAKMxnRWtykCnbdKKAtj9XDOD
g5981BWTYyUDQtkL/LLLG+DsW7NexwRrWdcczVcDObMALnp0bp0ID+zqqwb0rKAWqEmcW9amwVWt
ZnJus339lvuC2bzQe4xj6J8Wh6zTWB3MNJOQCRJQuOPkD8DLfx5+D0yHhSt3jxEbr9YFd7Cl6Txf
a9djyyuuqi++Nm6JK4qzoj33IlbDLI16iWK5QzyL2B8bKmgUmlz58zWA9d97+UVdXehqsrrVSJA8
A9Kcy6QVJGEJQXrtJxiuoQRZvpJuEZQ+dc3Tc3IjFioF9ln/b7UZAOhmjF0Lg7cswzBzFWr25/Vv
o46lozuSytrwE+eZNEg4cftewLFQZN4EZIQ3aBm2MnDLHuAewOFqwCEtf1MMle4/3Jxeo2b5DqX3
JOR+p8JrcnYbczCzOFZ+AdIGmmwbsenyIv6jF2V2l3dOT8fRk4JVYGcjohigezAUXUvm24m+c/7j
SF8H9sDGAE7mrl5dRsWeht8zd2o+QsunwCof/pbnEJdsXJhbQkXLOKZdJdGGralo1ILdoeq3+sJn
m00yy54P9eBPIblIoM6rhiTLS9sswhjJNyKUNDu3m2a/2oPwWkIsHs3jtFYB7r/xqTzS7tkNmQYZ
NGecYPK5xHU3VbTYpw3TqlQHG+ecJGOlq1hHooX1GbeWN/qtZBcyhZXRxzKPeNdw7ymFYs9e76Eb
VfEiIkGaYWV4Y1Lpb+gc38c2Kfwf3hNaZPJSuoOtMyn0NeyGwso/YNJbAsK5wvbj3A116DJ6a+Fj
wkoj/uWFLI8T+7W4ZyS0btWt4DyTG8475PpDx/t+AYKls1ULJf1kSZYOav373SWP542cVjHg21jA
w6KoD4/1JCqAuT5XM8AEjP4Vk2wKOAHUN8JoTL8znq+U0pK257KSCVKZSaPyQ2GJoqpp6YRvJuGt
LCVPdGttJI5810jQQ+2PrGNWB9QH7SAX8LrubCzKRQwURtf3DYYMxF4IHd2IjTDt8qvPpicb5R7G
74zOUAjqm+3nnVN8pF/xcWwprbQnTHAeZ9bJdo2G5im9MD23ODSguXMPoSGy7PN1mAcTuj93lMt8
iqr379N3W5MliIb9OC9PplAUi/oZ6Eo5EeEUEoV8odOuUT0Zwt3EuQhyGrPljVTZev0q8BPskK/t
FbFin00Yhe4guEAN3qooVaEzYhRg13vtzvuo2o7ZzT3tOOqxoigyw4xe8oJw0xlSjwEWDh2uhQdj
HY171fOVBkp+O66EDlG+0jFXFtAVfS6I85BXeLuPqyuB9CvyiYLaNBmhlHL+QUwWDN+NBbVGv27/
rILVrfvtSrAF38/5Ad2V8apMY4GESukEzajpl1NBW2BXxGaxSsqhBl7IRPHLliTSbdyBiw8frpyN
rnVbN00y1x8kY9oEJbyAJr3WezD+eI1HmtVpQnIulGzrCwpzcWUSPfIgJSkB1IYPwpRPMLYIBiBU
hmZCsc2bi+lzuS2Gu+FeHRmkJOopYz/467aC1MJzZz7ANPBA/GJfSAsrlMigKP3zcbbSlGvZjRhC
h5VtF4PiClHBNVaSeVWcJovqxVITHFwH/uDBE/4PQyXkymnVtdJEBlXalcnsmLZJMcWNdebglMLR
rRhVzYoywgPl3nnwjswinxo92/rf/OXEbbvBIpIWZD8qHnChF+LM0FGnM5507RrJvp0oeiP3Ecmq
1HB48bDInQZML5Kxm1RRFCXFR0pvCyB5U7dJ9ufVaOyNVNnPxf+2nbz2lwIbs+ZaPgpcV2RSYgb0
ounC7iQalL+T2lIhLCRr393crU95b7yA8KrblB1VsEs5ktGbWTjLDKu1zbtQci9urEXEBdAd2pX3
hXKIa1s9EEX+MLLPMH1i263lmEJx2xgbt/pZ/PgaWwGz9t0ldmN52d/H6DsgKDivV/Emq6QysIJT
0Ir4gvYPqvtyKwitkokHHEiMq5onBLV1wQvaQq7wwCTRpR97owKE6DPKGOnb7uqw22LTbK+OvmPo
FywuSFDAPW3YabjrTW7lyeAjsxnn9n05W63v6mJsWUxDW2nijwUoRdlWC7gZaiM2G5LjgywZS+A5
hUN42hubA1Pl1DwmTzsgi8ni+F2B3fufSJGPH4fgIWXrAo4iwe4BH5lLnh8Ls+QCAP8VMVgwdrjg
1XQcbup7R+pXw1lrvkpNF+ql8GHfV4N6TlyowrKuzkSxKvggNJwc4v/u4KQHEjCZPhJmsGyC1/15
pgR9KeWcumuKvIIhzgcoES/yeh/xP0Y6Txq9JVUfCPqmQ+F+e1n4uMk7r91mQSF1GU/yDkHU6DHO
vKYVDxE+tDMmTYP82tZdcPGY0VRvFzfpqN9YjRZuYZxlydv6NKutqZTe0s60PQotteGDXP2acFST
a1ZkN5iGc6fe1/d6R6gqUgXY4OOstVfNcNZOwGIyCZFFO3AvJkSU+v76jKXr7UgRIOtKuQqmd74u
X0JHwVHJNDYbdo9GaIaoSU8ARKPrbpBSZxw9QZ6G4tvvgBbWTK9dYEnd8TR74MURf3tnIw90DOtP
RwCOn9spuJOkAFT7sohfLJYAhBh0ltA/+7XC3W/inCywSy4WR0CEE0Rre1qxvRV8WppzTYyjwxaA
fWiElwxHnvUSSPOrL78SglI4cn/A3/MHTc3nEIzqoBxeaebCal0fuOAtJorEwlP8nxi+zEVTpn2o
8NwY/5LMB1mmGOyzqjryZz+HgNdAUM7MzKJqOz95HV9ILCy1RZcO6DHUpXjLPtSaWoDPfXl1qNQB
zf8RJ3yX8K+H/STzKjGvIsZve2rbnjzg9rZo4baNN0lWUBfOGfVuRuGdtcdv8tua+hmfYCsGpIP4
AyfWdioK+veCNzg1QBhz/TXdkyuQjmRO1ftDvoBxA2SwNaqwCftMIWaz/qVP7QHDy/9ywZ8NnYE4
uMXuyT/3Xg/2CSk+Sd6HBDqNe5iA+UX8bzkaZXLN7xAZcus5EIqkJYQJ85i1zZcZ5GaYcWNQTxRq
pufulfKaVfSpefe4YNSNKjAo26YPRSqNPJdyBDkXOycTHIfQAVc7BfDhKWYpmxZUWczFz20fj2pK
TQyIZugF8cbLBeUWPIlQ9Pf/RzqAfaayXnBpQ+/DqvzOkAG2amumEBGlsQpRjjMPjd8phx88v1vs
NNOEuDqyKoEFuVJIJ9fH6GadOULuBfho/ucgUpjI9QNZhBiSuunDntg4W4Om16ATM0jbqtu6FU1s
LS+pa8OI4sYvnH0zKCaB8XBZEQvxFn8POb7vujhiwzLzkFzBXW0AL/VoGa+6REOZlXriCwFMocLp
AiTfUwObvGMvIQLQEzhSEFbucWV5hNm7GT8VD2s6yyNolIqLonfAl4R6YHWw3DPrZ+JWRVlUa6aj
X7uxl/U4ZGZI+9f3MBXBaZUMEmOLcNvFdEftbMA+F3i5ElaQK8McEHr5F1nQEhgjjVf8urog0PYD
tyMUsx0rKJVhDAhMee1+xNFIANJdLo7TFA+0P7RAZn+GA2y67oLlD4qe3H4jEvuUVbYUdASdRFnW
sR/N4PkdtRnP5XEdOG7/71pbQtUzU2SDzo/UbCfY49UkSGcMzLjy2lmr9pKpe8EGtnVDiLaft0l4
M4WIvHIEwq2SRFzMDzJIhzlApC1BVkmz/5jpymXlXfTDP0scmEpTy575VxaLaUWC7B1g5/QmH7Hi
X0/ILDs/KrNkns/bNiYF/2h6Ku7uDPxB97ioaczEvzodjS6aZu0jj1vBs+j5fr6Denss8HeEipzT
Yk4XXTBZ5MYv/HvMjDDD2pMP2sforrbjIs0e5DIMzqu/UQoAHBDR29jEbhaEKx1+NxURTZz8/R3p
+I5XYUd/DIEsKTQdEY6rQFHH7e/F7PwWVlONxWJAiZQCipD5a0ZbLtnmE7lYzerHKwtTNou3Luz8
dHnSiYuqOb49RoYuNDtdXW0vFbSgr0Zf9ZwVqqI//iVSgvHouN874NcAbH514IST9bR3RBSuFAh3
fl7KZ1znwH+zxoxCY6pQRp83wd6fu64yDrYBdfAx7hxiU3VS0/87hm3luzWRKWyp/9pPHB/kD7Ke
3lwqJw9814KfSeofkt2joXGwcg0xdB7Glmb6WKlmE2uDIlrHSaCSD4uJho2PHmvj2JYrBkNT/UZO
FbOUWsnuU7PQVu/Zi4yC4WzmQD7936SdcdW/oS2ZO5Jt7cxgjUZ2f3BwKJQ0L4dRoj3NBoK3l9JY
YPamzdQgJpDiPcvNVCG2op0U2V+QFF+3FYcpR+u386TF8bgAng7TDYShRdzZxaCw+Zdqs32qqQAb
tWKbFYIcJ1LI0XXKVqcJQdHx+hj4z8nHAvJnUIvtchTmJ75G85YxClkdRUMr3ADLxOSfmSDISJlJ
UaXLExngID5t+8D1RSmp59dtejEdCfvGI0aslZED6JuNDcv5Eq9TZtrjkkZ/Pv5i2XYI/j8o575n
j5qDraRSCCsHccYwHcZeV9DU2KZ/iADiD62Balh0N/YazSMQb5Ho2o32wGBcyqOp4ddok9Qw6kMJ
JmqmG19py/eQ5OosTru2Kw8IjnJ5s+ZOTVC44S7TE+qUkMwdLApCZTlH589m+dyE8apmMfsq3mta
s4mH29fyYZQQAyo7dsUIgtFnxsPiNn8f1/xbNEi0gTfNZCUlyLATh6ULYDLuBnPu9AMeorchE6KH
WjXsa+IDZ7RCxrDPbefW4eSgDVtNAy2fmEYKx3QSchrQFo//gGpaGOchf0uEuvLfPopm79DFEWWn
h6NY/1IuRwRyGi9cvnNTwF2QeU/UzAevAJPgQJUQqyTr+2O8M5dWf/N9DeAUj4wql2KC74mLRNaM
vKvT4GUvT2WIDTgbMurdn6VuyuKJEA+N5TGxi14n4IEJrlGYRIfXt1xf3PjOSdEg4LTexfS4asYi
AJWcGxq4Vve50DM1h5KhDuIR+PTl5BmX78L49iwD+cL7sHWjUZGQk11n2Fbc2WOKmvM8sHz+tkJD
ZW8zMxQrQsLbQfI0ZWwYA8w09jvv01Qxo8O9kPNZ4KrCZEZrkBdbUCXxrwM1vEQhaEVIOB7JoFMt
TP5BrM97IYJY8Sa1yi7K3iczA5SzusLhQAa8kSkIR6bOlA8M0+OK5UChqAyQ0OpxDNc1VdufKL2U
d8YtNC/5WgT6Rg8p0ZbdK1NcGuVVUyWaBA8BdbQUl/eNYOUpmC7LK/Os5kwa8kkhEh58njZyl7Jl
1/BjvXGJ1lZIVEfAEv4DriWQYyqDJzqhDJk7TNJZ16YXHNSJ/n11RvNGTfx0HzmwE2/5D1xjdQgl
4P7q/CroZ7YQQfSDKyi4gAVojWODKoo0sMNOXE7LtQK8Fva/7NjLnBCkToJCI1MeCmXiEodH9Fja
scfNan5FiF/57/wXy87nLK8itg5g1qkohrHRFv7IqXu/bVRSAZ/9I9RfdmH2KbiCJzt2bNjH4jKz
1qptAXjWHIFCoZyCgdKOCd2SP5JX8teRykCsYTA0a/TIbwvxChF/z40x4HvKZn7R+hUZlskZPP2I
TNOrnhQfKMV1yN0iQcFtfr0+dZsAtVk1gmDLL4cL5gJkWs/ctKnktcsKCDAk1TwhUYheDIyfnCxR
sAK6x8qTIgICHbL9GgcI44l4yNscInCWaJpHL8kXgeXfOZ5sV/GeFu/UUUepVIdnURdA9PxATMVw
vIke+SaZ1ufE9n9P2fzENHR8HPAdzfYFoTxNmRi8PnCWqdWcvU440668W8zCgjH3jyvfV3k2Ntvj
8qrDQ0dgPkIUMkvCGopQPnF7NQMb6Q8u97QP3gufiUONBA/3U3WzS692zGjg0AKTT02KKxvx1DOu
g+3RRa2IWjLLXj9maTOHuCVIVCyrN6ehffytJub1EQk+nQMi46vqAX5fRGPGWtTAdzvaoGqFlyDc
BJiV2x4bmzmx4kZdGs9nkaHWWEUnB3BxcXQWqDIRyVQC6+UHC96aWULY7IJ27z+TcEKZEsYQo3Ed
Xhpz2E7fCYMpUgm5PaNFNXhO4Frb4cjdF7pPsvd/aSDWWMOuYDrvYLX+cR7Yv9UGhFg2v1bO8g8E
BB9MT+U8Q0XfJjUKe5TG3S5fQY+Qayi5XJmGPBeZLkab5DyaWQU1CjK6MyIbQY8DsnfxacYcAjer
m+eQqb3HRL/nk7YJaPCpihpL8mXRHK0qob6xlLE/xbUNBF6DQUbAm37CdT50e+W59DXBMoV1UZzL
PR2MVdfSjoUZMf9XjJUekmkbBSjx5RZxLXdwRBCgpBTqFo0F3AKahIAT5pLXypxpUOuuvlDyiOjN
CVTaEm0u7dwaMVkYUQPtkKdl215zTxBu4exHoJM/cZ6iqm3C+LurYO7i8PGwv/Uj0TL3NsQZSmp0
oRW+WY4sWDdMHiOnglOapMyDJQoLaYwatiwmKjeTSqH/VEER8Wkqv5WWkVU+bG+5xk//uVco8ZEI
U6qoARhAHlEeTXAYNlvp7/TXFJJdxfW2CBzEqR+Q0QP3SZteA7kHnkBmShJvAPnRzyqCz7YQBEoA
y5v2Mm6QY8lViQyUcjEE41czZ54RG6EewGyGPRTHYxyP5zltWYTF1iHIbHNSaNIHRutoKDXlTQRF
P3YqN60H9MC2Swt0KlqBHkd7nidOsE8kHLPaJVCIkuTlv0fxZUQxRLlvSpFE66zCTKSLmMFnm4jl
ItCPZyeZcAUmgEzUxujg1G2QFYHMfLKXRzEfsC/4H5JcXbS5yYk88LyFqJAdBhBwteSe+3DRIkr7
3SbJGsAhIfZiSSCVwRBiG8s7TM6lHjFk12sxv/FaxFs/M1jIkuE2pT+5GYEKAQl/XxlUF06HZaYp
j/D5E+xHEPe2bCqisyCuYzIUvIsSxU0ZMkEvt9J6P7g9VnCj69rj/MRzq6DBjJGbLEwlzkioly+t
zYQhOe70fmq02MS+oVC34EG0duAg0jooKP8kCUKY7HUa8RGDpsF8dRpwEeQedgOCUyvW9wrcm43o
OF/QCyi8PtNCMMjLv9R8VVb+IdNHm0Kuww+S5JLZ99+XrcdXEaSzUeTyZBSxRKwqo2Ptf7Zbmf+j
gVxGBi5ENdlS6ZFm2i5peK01KaRcw9alnDFZUJs0r872rkWBYgh+Ado/5dXIxIe4q3Qwe9r3DBeV
4cAZqZ8fUryScoHtRgv0ON5BqWgVsAEKyUdyYDscbhBhZ9lQ25sJYMyVFxIphdg9/WUYA6/nv9H9
CziwE9bxeZfe6kKkAty2lHt3Na2b1ueL7p+mjBav2VE9cYzbLT8uL1zwMCqVPSJjMwTlBv85oPjT
NN2DkOn4Z0gET0GtKVh0grf9VcFLoXT5ceWz/7wspTQCJARRUip290QsEMoAKrTTL3AsqgaAxxZ8
w+IiMM3wv/7243ivQwJqClVo0UI2zLJsmFRIHGv6DBGruyyJBTTS64egLZi7X6a8S6+GULeRv7Fp
aBGuzdQSnTe4Q74pPSPMfB70sdUWgrxCFcglwUZ2dQAAksbG6vzoTAB1+lX+AljWCrifRh5JlaF5
wBPRwKy+RfJmfchL3Dc/+g9lLGyC4jtEwOAwq31D/ymI44+8FXwkcAyBctLv6p0qyk3bWEN+1EcL
XiJwRiIWdYkLTt0IloOJ94PJQMo4hjtznQMhgbduS5TuQSFny5ACRc/VEdVHGYHS8pfNCoNnE8tq
LMwceo8SX5QOAyDcA+b6qyvHu48l1DAGd5Eljc5EQER5cKadLq2zF3FkKmK/fXGefdcewdA2ob/A
GIOUa5lTKCCUYKm9vx2O3T67oxbj+KKzPn+nycserG8SVe2SDUqTHgaJmZZXGS1SivI695fP2c+O
pATAm3Lb98BNtF5TJoVadmhK6tfMNzuLj5Vep569wbY/tXWR0diCw2Erqa5KGelh3R7OdMeD/1rr
+h6iOy6E3ZUYFRua0fTpH191ATP86b+LOFbweQ75yK71IjBe6H0d4wd7kx1FjbS16U5z7AQ8unys
71XJ5IT12d7jDRIEXuqKHmoT31M1x5EP9Duzmyk9L54K1847QyuwJceMIBh7nfFMlQ/4aH7Ln8Ik
aJQ04ug+Rv407BRCk/g7N4/EXUrTRixuo6+Kp1wN8TR5M70PrcHGXp1On6XfdAoWm6Q3oNr005vx
z1jy4l+JEzGPun8TdqlYCg1/RNRn4dywjlxqTvNT5of6mzTJX/HZiL+csSvDRDDtWjeofXa80LmA
l4v+uA4u2bN2zZPUDRcCjYBybPXflHZ+vdL9I3toehneOUZGFQ2mz2EPhKG9yLm66g3LRcBhSFc+
ZCHUTgd0v2L7fHUEZfZO5PbY8btgOy7mFOUCn84n68mIXIuygYBemc3opeqL+hkqkbKlJaYCQa5Y
pjSCbNGj8LbfYle36tEJkDbB8v6GIQbbdcPAzOlLXtLLkJpG12iZjZluoZdjKD5wvEmmf4br1VkP
DaKd1wllxeYANczMSFJHQQz+gg+1TCAqZ1tsmF9Cq/qml7PZnyiDkPd1N1K5x8nDzTsZmLAUp+Pm
r6jwX1XvvNNOyk64BgBJ7ss7wwbUCT8V1WYzi8qOExkTPMcffdksZ+kCGctc4ZJD1WOjSTYiaR3N
nmqw4fIHonhFganTvXlvIAtAs//QKGL2ARUhC5MTI+JuqnNpFpvsuXl+zL/ahKS55KC3+Mh2DtEa
GLU4mEWGbLOADIwTbU8KZZbYpzUNInMb9QHFUrMd10/dng7iBUJxcHb8jiyCMH5kCtIpfIEkBvAw
Ra8OR+WtIBTjb1Hw5vc+9D1PBTj+pID7FEExU6+pPK+si5VnPiYNRcj4kQQFOTw0AIiAlQiIEZ31
AQa5u8Fpb3feryEqU7FlD/VzXtnTpZqJftP38fwgjbDQVgjcn4uuPXGA+PoofdArkbyWSfibVL6c
3MH0+ZxhoSfoKY0pcn2AsOsRsJQDshGbF2bp3e3MN3RKnLkFGH6ZxNU78m3Tu7fPECcopnbVcb7L
jN0uh9O3IWI+F1S8yeT8sXk2780yPH3xWm1fVmaX+2ObWMTEvfVbehrAU+jrMO1dAURzpxVjedzB
q7wo09f5lKf+pGIxrowV4Mm7oD3ZjDVSeh4l+my0vFg8k4/7P/Eb6971OQKvMXfyBfVG8HumD4ej
7e+HlJaqtTtsL2ahepWy6Wsp63io2YhyzZmYQP7Dk+k6yPYWrdA7SMbPSrr1PyI7ueid2EXCkIWB
HnSEKq2ogkGqCr2HOmhnmBDQmZKGyCvQzVDDcOMDFQiRd6FbdDJlP8rAz1TSbGkwj5C4U8p7yO+E
gIR/hCjbR19sncaOrmffq2Eh+P+sQYhwbNIyMOdw00rOIQF72R/i2POHNR6G0GCmVaw6nUxwYGvf
VfzK+Yo5Sd85AyB9FxBQYIsm+35XMm2ovuPNr+ryW3bKBwsPfq5VIIKR5PFWU9bRJpn+RpD0xWkX
PuJQemZ9B7RbxkI9YpKPL6mFvW7HeqxzBUfeEB2dkIttl/YtCXtIDYowrpKDgyuwz4jpoK7LU5F9
7z5IHCN1ynGrlNT3fn0B4GeEhZDiXHaYYkynxj3h76EHxQY3X6iwT0uzkT9fO4e94ABG7JG6dwda
QUCXxKbSwYsfCUFm/y1lJitRgjhs50cxrevgnMU0qLPZX8yXaEpzky82bonM/W+444cZMAl1vzBc
KHfOMuLAaVn6R11m0lCWVmpXTXk2AkXP6kSPcX3X0ySsCAQO9+q5G8EVZC17hSckBiahJWoUm5sE
zGT1GUC3UKOhZMfT//fbMAYBo25Fk3qQdSI/5SwDHIlxTyf482yeNp29kovfhKOf+YvPzoEyYTrm
WpCFwHHZaJ+tobuEOxZwSoUZnh4B/wThDzcpxok2RM9uTDLicTJN892WwlwVTX3aZnxq48WxR+H+
aaz35eXbGlAICARYKi46J3UFjKqU9yK3OnU1VN1Zq/uBdWy9DgYsWRj2XhJ5q9+xaIonR5UOc4YF
ptLvVjXQkAETVSgSG4EIHyozVhmcuPpzLeeaxWRfq4Z46rCfoqHBZlTOIKu8oD0cSp6buqKGTN8y
5GOjSg0DYiJuEUCUbpeAUDHWuE6FiEEIQDSqHAC11zjTiV+4N2YhmxBFsnQim1xuwTJCS3Cjpr9Y
fsnnoV31bZ/gTlEm/RKJimBkH7UxyOWtEIa0EHvCoURFojBOVgcCudocGDMX249zss9cJnvp3ftF
55hw+epUz588I4Gvzu/CYAusYfdroGGakpTKdT1cly8hPOosycmSM5YTLXEis0D3ZR9DxgHJ7UN9
MhB4b6tK+YG1wIPNVTsdq2XIFlGn2gAX1IGXN14f2HLG2FKHXbr1s7fruLCcLm8uEzF014z1E0DN
DhlcNYlsecuk5yd0BClXgqsHVrkh0XvtYRPDbOr+ZGGGw7U+1xvRLlQdNChjXFU9PRfYG/igwaN4
VqVRLm9N7fwCOfuh+uQTn5VYC/xl6rbSjMptDEczesEDfrherKPCBCd5beRNzJha9NAjipLWfcxn
iTR2GEPO5g1M0RBUpIxz554f0ESXw/L0+wPr83k4rYVG74e44QUmQEI8CWt1pc8bqJ90yO+wmy7o
YSCHncSeijP7q16Excdrju/sNlHgbBQfJuTsQijtys4075vAOXeRr9de11ikoOjNhorbpnloI0Nx
YmO/AdXJA5GbsBfP/JAfHfgXIFkOJ4XKYa9J/LpA5o2sM0QFgNrC7bQeDcfxXdDpTLbPqSWoFC8y
4evpzk+YCQHb0EYl3GI8qJKiw0YO1wvQ7ANeXutY3CebjZdGr75Q8R8Cvho6cPAD47T13ZH5ypUI
B8EDzS4mgXYyUPlK2iMFhoVbVL6yRE5Sr9a6QjWsDjDRuGwox1+UbmXFRs9Be2zrFqRiseUEWqAU
RCjF3RYWW5P/D822qhtFmL3FnWK63Kx2OvnhJe4Arji1CtTqKmhsNImUgEMNUWbNrI/FeB01MrdW
QYfoQ+C9+2/nDf1iNVlwaqzz7qxYepgrXv8in24Mx/83j3y+ZUHFK7xcrJrpCxo36KojdN17iAjO
BCJpLZsKNjZbq3tFIjFkABw0Wwv4JJZlxS+Gjwv2wiVpISSIJ0gHWd49jiHLjzT+1YQHOA8FqVjg
T0BP3ImZmydT4kWFs3aJmAL62eaRCpynbiANaellzkhbRb1Ygiyvdv18yHdS6W5CnmS5lC0x7yh7
DM5GKFTtJSzvPon/yecwF3TkNr6sg70Tlp4NrbKIAMGggDQzuJlt933zImLcQPW3AMXLFfX60hYP
0lgzFLMRIb2DZTq0qBc3wJUpZF7Wg/KghKytpjwtEgT29wQTEfBIwdnv1La4KKLxhIkodz9zJtdD
pNp/GAUzjjZ57ESZ8maGxjgxkSNm3Ab1+euD7RtYXogcXJXUQfxu77qlFGGSrQBf9bEDgF+FNtmZ
OJ/bvgr59IF0zGvc8KDJjr7XJuJSU+f1CHUd2zE2YRInrj+K8BFkdozKgDgXiFwGCIhuoNeNNpTf
eHN5dzPkCgh4UG8A0fsHOlG891L7pawSbKrLKf189ePQfVB7kiIjw5v5WEFV/dVAdL3JtxwOcqCa
G8tF55YkLzLsOm882SEJlDwRUDKwQkSYX+jaBfT48EEdRBsZze2G/87/fpbvDbtcVjrbOYK7pB43
sp7hbkOMmVGu+nCw+DF9zERnp/kEWn3uZ6k6VAZNJFNMfOIEzldrpfiJviHop5yucExGIhjxRuKZ
VbVwUlqrH6md7l4imYljUkrtDuHZYdl2+3lsJelV/zvR4jL5f9yPmAwDmy7qVylQsrpNAVHdK2lW
IbHtFMol1YtYPVcTjxHwEYWQF1wO4FLzqAFC8O2AiCMNAwZTNU3udWlrccWuHPRlGJ5EHaUITULQ
cFcCZ+rnDzfP/PkrXRBI8rsRkagRCp4UY9F0AjXEqvAQfYZBtHPhODBH1PQ/wdChmot0htRS5wvX
1tJkpVozNUlAxh9BM/HPQ+jD/4qr0GZICCEjV8FKz4zz5As4D1A9iKtlX2kM/bodaUpQzULQHl5I
z8UQmT6SGFRkWCOLjjZEzKDkUaSu60eQMsOwyI2OYHL7FvSH0+vEt9CVBKLvUXS5m4h/bIVMyzFQ
TKDHVjpIEKXqtLf+Nth+Wzx1+uqml8SCv1GGFDM9pt4DzGJByA+JzUXOxeZXEtdzB+CQWkNCJM7P
qN9LhhRRZjz7/aNTOeNkavEXxjwXVVbmhHwwv9DE7LxVmlLYY4aAAaUAAE3oByaAI0FnEJnxShnm
7nw9AuTL8WGOjoffV8SgSSoHYckRJTf6B5bwyOBW4MdtbgCNaF9hQ0YJu0MM0wrKIJy2P2qaeyXC
/RaKsBBATcx9Y9JKdyUCez29c2SqiSaKeFV3p9fcpzczQN8KcMjCZEC/30CBSeJf8G7CV12EC2a8
N6EFNdLFPpObQJhahwXWPlL8XfsI88EUvz2Qgzwr+cXkuJy0qMAngNQlUeB3BBHInUIiWEzIF/vr
0wzYWYgS+12qDoVFMQv/aGmC2+bgHOIdlXl3IkLXzmGNdeWaC8rVDpC5Q8WXmKy8+dC5a1sFdiuO
A/I91H1BLpxomHl4i2dbCU1JbQkC2ZjOQofa051CUDv8XEXsbpJ/4eDm+8eXtomDCQDszRgjcCvm
xl5nhvZbwbEofzGr3FeSGBq5XdQqeyM0Rd8JuEyL9kZJx/5Fw3YaRekSJ28ASWvN5VdcDI2E81Ig
mxoIyxfOMj/Sj0kz2vTR3B9caOHsTthMZR/ceuwkHHdS9DMKgtq5SYA7pw6z4ET1njvEbVIyrngl
mq5Pn/tnfvmVTnEOktJc0jlagWuvvxJ2DGvQJwpSDs51+9Od7A3tUIsT29qQese/Q6nN4IOQ4fLZ
1Xl2BSmBvGjeH9KrEzrnHYRO1/HAwnzxpQjW4jtN+IspxzPciVP8wUxOMtiuJGy1rFZKChtMQd3F
HA0hwDuPhejAiNwQWhBQfcwrjkiy+uqekIG7BA8/Oh5YZeUJBm8/U/Vscy/XSOygKKdXxr2M0sip
gn5i6auVXrCiz7DGw7d8AlqCC+Jg+yaGbT48qCziUDf3cQvedGBT+7dJ0jXAYEJzkzoKClylNVW9
9XbetsXs2E1pLKKw/udN6cHGhD5KEcyk/R0VpxWb58GWagU0+9GlzWKi/Dgf9M8AKh1SVNpztFsR
2qtABzghOc9PWsaoscJ3oCGiqPiHkau9UXuH3kLCxT5QFkAL4F8Ay+o8Gc1cSg9yFp3h9qAilD+4
E2kHJ+u7Y/e4Uw6Li9GW15J/b/KYA5cY4yuk5eWc4ioAgm8HEnPkjqhDBjB1iznBoF88EtDdZlMt
d45M5z7BFo/PBb+4vxATsRvsRCIgsq0g7zfpw54N1ywTcsLN6VLbHvfzZQ764asatDx3Rh71oBUR
CoHm3mf24ZU9VhwgcS6mn6rQe5zQUIaEx6gtyf6Y52m4cHmwlwgkWhCjiYuz5EGanbFoSC7oMDdB
bnhEPTNJA19GmIwh3gqJ1cdHYeWDSDUqzkzQh/Rqx+aQLlVtggfITSgBxLriW/DLpgAtX6OWTJsy
ZxpxbPTnV0rfTnrFQkHtG5VB+7yLDlewNYh9KUf48g0zn7wwN13rLLVWFXtfKhBg7q1HGotEV2sr
8PS6BUY+X2+aD2n5YVtSMZm8EOtWoYFUdD4V6PvOtZgUNRrpq9WuTK/69Uop0lZyLN9W1BKqmhDv
jewcnd3axysFD3tZRG0XRuXJpVDLqgsSIgfeVl8y1G2RUCfA/LlkORCohLhhA0CCpovqWvgcvbFX
HfXR+oQ0oJmHBRht9mSa+9IxAK3VBRtmNUfgc7AnkSA2GDFCWCzs+FhKqB1LxNuiyHpu2rGMZU6z
Crt+TknJBhh+f4Fuxr5NGYmKPpFqpie2EsgUZdqsqcSPSCnwsfGTDVQRJrnaD9rxmyaumeJhxQkK
ovS862+HkoW0s4iHpcjJcrAkPguEuZ+ftzv3rSlKhouARaD7291Dto+++VLr51ZM6nmh5thpRdNg
nHKZSPRBb57qa7Tp6mAK3UuP74ZqmoEVrJDvcn7ykGMmjrXv25nUmBaoBtzyyHYNQs5EQe1HkEpz
F/Iz/KG/edzmAB2adx7Wd4dSas3o9qqeJZVbcZnekwEhlk7AHqx5UxX2ld7MZVZMRVgANobyiVxq
KL7PRH6jraD6TCICnE8nyVMkdh3UEwojQki281L5gX4ZykqyjFWe4iwAekwif457RVuI4OnZgumC
Qp0Q1+oBOWaRxum9fHkb5jf8NMTPZ6wWvCt3kupswXM77aY3ul70IBIhZchI4NXGlhpLWDzi/xyg
Yr+g3GCX9qslua2MpANowpAeAFkSgakLYoQHf4AiY7ILu9n0xuSCGpNgBSyi7Dl/Z6WwT07ay4eP
DbxKKdoCFjxdzAYakLpZJDfW9oWGdmEjmTZDC+sq6BwM7l/+Kaj2dfD6EZDQGQb1tGTU6Is4Mam6
aFtnhIGCJSzSIawewCguVs8ANZ65ef/v/36cWzFdWT94h9WZNc2BgpzJtXun2Iz3V8xfrylUjjwm
1bg2pzuz1cWLquTaZ+QQLB2oo7iqkJLpsYWDKFAEt76bDMvjkZ2qBPUBj914xyfodaaL4rft4oRw
d2yAq6QRwotVCbHUIl+WIymPz4Rd889dmMwSnkwxIJ/36MuMnZWsWYjGmwIAcjdOm29jpHYiloBr
yby7VLmUV+vDSPvkSSvCayxDlwNv1kCsXBky8s7XvCLPO8o3TjAhwhCBIG6LXcJ2hMOCfQoyu11g
rd0n+ZchJUdOBWovY+qW9uEBb6f5qQvimPlT405gGF5bjau8iT+oS/KzJlWcq5GhcjLv2kIKHqhl
rKsayAdldHb0Pq3Ec5U1KR+IiMHQ3nM0s5VoqNh907Z605rmU6OCbPnE5FZKoih+d+9FnBxChsCL
eR3DWHBQpNj6q1rwoPRVL4pss+oG/khGMzz22oe74A9byBGPmOYebtnle/kgIpMZi0iCcamrbSFy
QTPkpvTbdCCPhY/43S7oxMo3jzGQl/COtq9WfKwowAgAJbfz6i4Aa4atlDgqZAuWquESm2lwxADe
qcJDGO3Q3FidGqLaVP87XEROr2W3Hjzbdz1OzwkysMnGS+13GzBZ8bmQ0vU2IFUh3bMV8sA8TkOy
31ZI4K222EKI/SrksEpEyVjmExwwCRmIgYy/0eZJeFCwYnXZXomezq6uPS33TuKCMYW6XMpFww1h
gJn7GvrFAKVYARVDB+BpELELENM92itrOjpiJaD5Wo9tnnkVclcGghST/T1OGzcRacry/H6/6OWV
gujpzqTti+lXDE22s5L/FzjHr5/FSvL/w6FgFBQ83D1t/61y7Lp6YqbLjwJBPLn3OBxvwi9qFpKf
UzwFeh2plLOTvfrJvWs05ZvCplCqcboiy1HLiSrWkGK2bdBTyVPhYKJNBEtMYsMY9tUyKiuSviv6
Gk9DJfiRIRp8341p3TXzW5UQAGwFPegoAhpfCiE90A1oDhTAgBSDoZfz5VN7X3a7ew6FwsXiiGtr
a7J8OBxRnOd4FU0+knrOB0mM8XPbyOIbeohS48q736qxV8GEVd6kISMpOMstzBIdDZCTJhhrGn86
N3So/TN/jDGFNTD99U/9XxyvjZsNUwFMhhTIuc36k5n/aI3BzEIiRNfo4C2pTudYf3/bjY4rohH9
adqkkWFUJH+rUFOh8AShJF7b64MrcVJgOuJNMnKfL6We4hxTuJhcwfKDyfDPEtv55YzBVHAmBXI5
PbK4f5eFK7RU6usUWJKHOUuk26hQUBKMaWJ+ruLlLsxko5feptaPonjZo8oUnenJ6tG1ghipagrz
K/uJ2Fg2LNBv2AKViNI7Vg/u3WgOtO7P5h0YOTXAVd+2Bag0Wfc7khKug2aXVsMdRdfc+DTkTXMD
VofbJWEZL+BazjNIdMPy24pdPZYxPenzF1xSuGLoTJqVjXBOwvmrbR9kGHR4zSd5gjcReJN/HQEu
eiAZ1j3v8aXlNpzWKy8ENm/iBkZMw12jP+EzVvCa67AIoOz3bwiKPtl7HbdnLbUC6cBmboxU/t0u
Z5lHLfmhStzjuX9YOYxI9ASZs4v7O81EbVt2ikKgUxQB4nrqDi8Qje6+KY2F2ASVU+CeX3YMXUXT
/8UtWu8Rme+9/hcJLWAxgHmu6tJ9Q9AcDXUAzYvSNV5z3orwVEP2yeACcqY9GO4MooIL6v2YwCuX
q1f+LWoGsQ9F+fCCFPR9UhzwyhKRV4F2VTayN1yCnMZyv5BqFG75qIqqO3ggeQ9qj4W1oN+bBrXJ
LcwjCSXVa4eri4YdLlVecvwSwWwHvpy6/bshstl/l9uT1qZ+qomVvSD9G0gOrKr1pkoYqLMKWIcA
RHOuvy9cQcdbG04V3WubS5hiLSMhhXWrQqiyibBEdsiy/u2mNtCLnzCIBsQCHzLHcLy8LH36Q6+h
aaQ25Bm10YagAxrK0KjVnGCQbHmQjXZeuLz1MV7pL537P9a4wojxfAopVHpuHqWjAufL+Cu2ro1N
uXbNk2NRAS1caM39jfnwVo5fqfnj30RTNJDFJTZ5QSd427Fjq6ztQ5mnLM8kxkZGgGkKzhdFi38u
B12Hni7so69zqn+4qqP+dsUAiyjGBi5SaktHSyxYgOvOhYlZBjNQHg8Sz/4FjWsd3QbKK+FBhZAF
gvJNfZrUuUwcyz4upCoGZ2zdsrMZ7IWPi86jhNJ0KAPx7hb6bwtQ/f8IECkJ2+PBHxsBqSeo2bWk
CAt+qZajJTzdr62alej7qBn/c6KDD3ziNr2jzmZJHvb4wqqN0H25UmWGgrYbWgW9Xc4RWNE4ed+s
6BFJOi8cs99lVOBwzmOPWQClR19VzV/HW0XsvRQ1I3ny5XIdyj3gdUaNA1MBk4rO5u5E3selki5s
UBp5Ku1cT48EC11SFDnpc9Zg7l27sEHT+XEEsEEwX39M4d+Vp3XMd8/l1Pe575EhXjxBW0woXS2J
7IQWhJeQNp775ccIYTylP9eqx5jORqIYNIrrzLaTpxpEYts3V/ydGVqAXcuxFtTyr8lkEjmcWmaX
FhKphaiQvXj4XddMWrIjsEfjM1mqrUQ983ykZaiH8VFSCESDYyPJYuyQSfgRrncjpjs/VMWyzIDK
4+1/t9TRM6vyCYalYVcH3b+hgOcGAQcIWVf4Jl+XPhPpfVjQOCXw/BGQSOUjvc46280uBwpY1W4C
7hS06cxIXEBtmJko2YVffcctIBz8lCtQCllFS1VCJpRXz2ggK+ocH2ZeXOMMK2vT4kb/COmzf98p
lQRHCbeUiMSSPzHivtGaIGwG4E24rbSMKoySYAuoDKwrMX/shoqwBlzc9z4C/qliHWb/ocJyDEzX
sGFL+6Rk6+TLNqfKel96fI/5KQW8x7VZPecABrlZkaXNWSFO39g2UsqQ9oPjTExPHsb6WRGFkPl7
NpTnQnWY+IOImHFwpG2/RDLZmMW+MT+4zrZVkwW5/Ndbg02edzE2MvUh0RC6kslpa85XtbHh2HR0
u2hAVoz554xJY9BAFaEPBJt0oL8xpa8hdb/eNubweGlN/EGvHxapJoOyJ2J4/VhSV36Ib/gdotKP
iqVbDqf5FFeaWtj1lzUq2GxJr0plCO6nQtHXUvX7LR+7IFh78k8k2xjec+cneWD7Fl/y3SfYSVpO
Jb256HWcRVp4BaeoNtRi3loqs/dke7nOyp7IpZa03x+p+gzqEAIERDey7QHLSj3lfEx/dmkw0NF8
gqv+FoX/Qfb0IKrIcNh1ia6TgL+fNs8l8+BKkjOId0+N6avoInyDs573AXWdwqIAuv6l0JD80X4k
oPXpakI0svMjb7JO5THkOCaIfRkkLT7C2OhjfwrysqX1WMizo/yw5GHYNjcs0R40+LIFNc1G6ChH
HbwrAUJ5FPvwpHD3/hiXngN4d478B5c5ku7hHLq2oKEmBzYXNHlZw+BfnO2/R7k72quGg7e/E183
9srChykm1pW7D0B6YYTlN2BkIjVg7V5uNii0Zp41syGXTmgPHwDuFakFgccbC+HSBqSAbFQTN+05
ZgldMF3Is5zQU3LbiwsZdu/XBVZjmVPhndebrWmFDxukOWPgQO9Wz+BcrzXAo3bLetX6zMOwOcKL
xoGyWV9DulwAfq5mENQDp3aVrCwXA3bT6W2O3nWfKPyqaz/LILYf6MwcaZDkTzVZQEAcfbW8XP8B
Hua1kek3oyXwOw7Yq5v56j/asFnRKiE8zgszMmYaY8Dbvrmwpus/erJ0WGkPFhpNOz+DfyH1RkuO
mojAX/4G86y+s18k2vEvq+nPwFl5rPfkqJ72AtCG8U7tOyhD9xF22zqmIfYyHsl97WFDv89Mbk2L
gMgiF42EPpyGjao8b9pGk7LWmxdDfZ3803aV7xO0icTONDKNqLIeenLeY8tE1r6jWz7XFtXvzSqa
TBuHLK0ZEL3YRkoPiA/62LTEWtNMI3BD5hKQsm58LxNiclg92wYhTXjq3VOI47a8dy5ry67Ue8w6
xC6znfr5UM6VHVn+FXZTuSfTMzWH6dyo/O9zpHNjoxQS/lHpdeAffRwYVNK5dkm+912vFQGbAWpE
LPHVwCIGWA5cFqHNzST+FTnuljfZbvGS449g33KIPLDuGA7dT3ROru0gv9FRyeyFEVU5HRb0Zsfq
emr3inMPBBl0qkEzoxRREjxxLQdCS7DDVdjIOLqFqGC0a6SlL4olowcJOeylTRUmABE5E1w4kg/J
KXWi2+xUIhN0MlPp7hD2Fun+dbzZqdUDtwBHsv2zGTfp2L+3Ou0KqRBnHkgPawFJE5G5DScQ5xm5
VizqmcmSTiULMo/l4qOgQW8j7QMeGv9lH2GrvdIg5jn4LE+tNRq84Az5i/wO2sS6hBwe2kzMhuur
zswtQ0k79IoTWuotsi1aAA3vYAMK8TF9QW4gp42oYWCJr2HQAOdMQZcIJMpl6MNWWmRmX5BHT9V0
hnFH4O7DftmaIfjCH0PaQObYXVSlqBWJUCH3meXK3huL5iHnGDGSwkbK9BP4METXEu2ecdURaOVb
f4b3YEXFxRmCIUbyhhg3A7pPSIjLHj0LzWlAV7aFgNJj2it1yKfJVBI9vlWWZO39IHbwxHQBIR5z
Y3DUD1Ixn67D5RxDiDrHXGfKw96dMvhShF/MP6NK25VNqMazGwl9wCtcr52JU0FJrptw4pxNe5Kb
XN3VkSojoFlZz2lJKvloBrn4EulOXGZpCoAvYDg6VwKej0Uohgv4kXdDaBLaNoilsoS9nWYpJyn0
vp7Cw60SVX4atKmMOZce0ZnFv8xuVfZx2Qw88klAFEuWhBp9ZOOfOnYzuarMBymyl5fdqWKWKr1S
YZPOxIV+BIzg3KVnruJ0DS6gN52G12sL9DSTFEvsDibgH2+0We1pfWG9q+Ysi/iRcLx4bYc/qdNv
v5qQ9SLJ3QS1S6k/PAr5QS4mDK8HqJccbkOzQzKPNhWALLBk50jw6HnO9wtF5LXlYb9FSeY4Zxk+
0Cqz2P6Thiyjym1dAR5QMlbJfJARYR0j1ZbiFz373NUyikux4C+UWIP9Zvn38Z7InOF91qNgclbk
s5eDPYj6hlI8HS2Nz0pspIbMwh5t2z2fZ2dQ+dPj7PY+jgMY38sU3W94GqSos7vuC6lYG+UNdQDK
bkqrE5Oy3AJjM4U2riq0pSdCaNuL3S7dFU0KIa9t55c+OMapVZ3rWoE0Jp7E6s5ERnn9J6kPm6Yl
ZTk0as7hAY9Uu8RlGpepW0Glxgpu4Du8ZKreUqtKHSBiJAX6Hz4yBh0Zo1b/APl15pjkkkxARePA
gKssFFdyhoZ7xeDU8u9QVc4ZwtoEgdZVmY3OYZqhH/g9LHwMOVTZpmatmLfodOIsuwYgKozLR9Nt
11px9Q/uSS36BFYU53mfmjGPb+wWUvQVzITOChN9PITQ5a7GjgpqrgzEVF1eAG7OP+7yAn3y3Ijp
wdrjIyRyKqAlHZdBBG/HJ/F4Yh++40u/YVI+Qn0EgCch8/f6JweruIZCmfzNtShko+AEusLGSEOn
CZyKmQ7avNP7cGar2IDmeQupiEPlW/GDU+xzrrcnMOpPDIGsyxalXQ4giMZghHbWvOLtQj3a4vKP
gdUbln7fZRIhxB83Yyi020MPeDgV0QXPAtfWjoix1Jdz+Vg9oTEAGa6Ig/a3CpC+O6ai6Kxq5qe+
3SbGdlW+lcQrjps64WOUu80eIhka062g3McDXg5J+UJ4/UGrF6smoHBEkKcpSfeL2IqdJnsyfkcc
CmnSTUHrb2ALPzEn8OTtf2P1omxb/X+jMN6vQOTAR90DJxCUB1oWwWskn6XqFmt8uD675F5NSh88
z0YyO2HhTtS6FyS0RzjRInkT9sjHZMZdpWoT6MDqEXwSsXZdNU3H9/zPIrAejwLi541MIRCesPGf
ibydTuIYpOUK5NWVH3Y7AumtJ2dNYfatXOrqAFfvuVQduFyWGhPP7qMwIKzh0l8VMMogrHK7NEjR
RhI6XGh+Muax/j6wYnoYMZFmdrFj4FFdj4Ip6sTzHn5av2vuM+oXg0iRtwvUtubC2ysIgZU4lTpF
IuZNR3o0ca/EaYl/OckgKQ0AersxzzV/2nHTxUJOyDKbihbbgAbifsKnvr36MsmmZgTv/QFWCCnv
Namb6OkKMqWeeOq+tEXdjFeybjDBDKtLr5/XuMSuzT8yDj/k5o8+k+XeDMnJABAzHz7s1gREg5j2
/viw5yjS/9dwNJl4KG1Sj8Q2H75J6Lf0GYeo/aZfjhPKD3M5qkXPzrxwk6ban+G5asbgAgq5IIkE
Ge9muaRWoHax6ZVjMkOzH3gR2G8tb4nsYPETjNKoI0RQ/nUSNN38NIU6KM1bf42r7Q4gyZ6Do2Dn
4sUPYPpSbA0P6VuAE0p32z+cxerhyB8mCk6BEq6hiLPBgVnPCxlwRqXC5Uw7cZWaZ7+ig0e+QlBL
44cOv5XPQxMmVmu6au58bPaZQTH47envZClh+iIW3hCJrwo9y0oupxtyhBCq+iolvhUW/v6oEnc+
QFewwPvKea08G5zIOD/bQdBBniCEXeMzVouZ+DZ5Fs6S7WIP4HnlD54wgcgszWkDaJ6oXj7WIWMg
3rxgMT9DM/fpjFYuJBYDA5yartgYGsPpA4Bo1NuBCihDYI7Q0cbpI+0KznNobDZadB3u/AEBZYRr
gklXFDKmMRDpKn2OvFgdJC+zRDYqpPortcOlR/utByhHtCwBDRG3JtioMmHl+cVoPt/V3lp67pbG
NUNcJ/MJKMbvTaBMKXacVOHC9KITt/XqwZJr7BeR1IFEvs9RS1QnSPs2BuEEF/FsRcG2q2aNWQ8A
t1Wg1dnMLoeIe/nK85cExswhaUhk0uJVQuDPkDcliHmkd9Wbw+cK60tN8Ypzfyuqm4ERJp8NnIFb
YW1OUlAT332sIjFqSc6IavqkjuxideGiGfiGyQa/NcIDnC5Vj2w/AudWQnR1J4/JuAffJo0kURVy
N89Ripq79bUG+pQcCRpDzSWuu3U3fd/22FccKqZS2m0jIlyxTlW0Fkt/8UgGTkFC1zbjope8/wj8
2VVBoCYzLomZInASK8QBGpD7PZFSYQdr1wB7iPfZ56IETQ2WdwvLKBMQgEwekIuqxdwbRVZ6ecpY
SCZ23WNkmfXeqBBniq6pExvUD0sYBH4s+RBLammRGAraVE74YoxGt7QqGFDmx58UERxdNcXoRtNm
X1zISC1YUkryopZZw83VDBEcQ+Jhmg/iUCCcK3eUOJJB2tBdd+0qR68xynxx720AM8oKCZFVcuCO
A14krjwCo+SlfE2dTBmAFMP9HhPPDU4LibywVB6wrWJSgjw6WJPGCrHE9Ch4J9O9KzpDDEMscfuJ
Q4BWrYDE/Veo0yd4bW4bGojHhnLIwiR1RZqHE3LGUMgKs5RqNPSzdg7Ne5hDUqS+BpH0Xqksa19D
qT3+CtoJyI3v0idx8ulFnDbEglJ4ZARpqhI/uJU5znlPvWlwPF12NEziNOk6jpSFa9pe28fKAFfo
7oe9wi5oH+Kn8vVnE64Mhz5IZ75qZMc4XDc19nWhJcWdLqVMAdbViodOXXWLjfeSYPt+mDVxOpw+
Yp1Y0qYN0ARm53h5fjAg6/mYNCXVUXbFRGYEnP1+V0dsex1UsPiyefuO+LZmQs+5TGiIf28E+lUW
LAZwjUlx0SY+5jfUOhojOrmjvQXXZmNmpSMdLMwGc1ODAm6noLCL+X1zYFI9cwn0S1nuavQh9jsi
IJkbg0nspleDGYVR2uktNvwBvyRktxuGvLA2zTKmM4Sw4PcReLI+Ue3t7xm39rxjXNWbEFEcOISu
Ko+qhkOSED4xmSl6Hemqs8/L1UMqq3v9RPz9cr3Sxmye5FglVKPmXan6sIemsrgW/hbAd5RyNrKe
0ANUuedoj+1solAUuXG0gER8OoDSgTw0E9CeOUMV6lKlutop4faFDvU0kfMWjsF0CTNBaItsHs/t
SuThLeP9/eBWbOL4xZL55EeL4Mz7+uk55MUG0kP2H6EOW/qKhL6HR1E8L58eDNCfZg2rwFTnuHx5
tvp6SLuSkufD8mYMaKaLqhdqe+geGeHHnqiX92fLr1jhz5bK3qMDi3rFWc20zwtDnWk64Io43k3/
lA2ml5ZLHs8pov7e8sVfaO081Ott1973tC2A+KIuwDCM6emIWzXDy8fOz3CcHKp5TsWwDZx1OA08
F2YME7qQHFO1xe/YO3RqN8QTGEiiJpWMGHcokxr5sWF3bKOGm38ihaE6s1S0PGPXJ43CRRZo7GlO
W5XZXBK3TzWv3bx/d26XnyZ3K6Nnqyc/pqmUEWTAWrmWfiArt6o1ADf/Ok5crzhDrC84iUZndT4b
sN/J+vhYF/uNKT58OycrcdfjQXPAN11ShuEq1C21MKHrQHpxjizHOK/ngMnsXDf+/PKcdkFrWSu5
WyQ9GZyl0fQRqJdoozAsXwHb4MYiYxWX9CNf+DVwd+iFvwK5GB98hfbD+Wd+SFVrhL8poUnF/c1B
aTwBTkmhlDQucuvriL7ec7q+9sD+O7HDyJrXQbK2a56f9NkuxnTovoXI+mu2TWAZnU+gLsQVw+BK
brXlEKg6WDE0TTfByfaY45Rg3k7Zk4UZ6Ao/igtdbPtpeZvLWQxg3PSIs0PlkuuLCctr7x9/CEGS
ZDaHMmhQKD5ssNCnQhHx0a4fOL+CoIaMCLsNn7aY2JzAKu0SXdKgUtvoO8QoFwwar0y7X/O2ply+
WR8pqL2WqEqfBK9YFZIRz/wUInRY8drs3kCyaSppGvAWHAaUXb/z5q0A+duPVRmqIhYZQM4+onew
76VK5zkKeRimcvb32/k72VebJcQ/DA+d9TOlcoVniq55C1qskW/1UZF1X+MgwwHd1Dv2qpd+y9AL
yDKH1w78oAZOffZv7y09zEgbiqPB+E57WQFyCzYBWj09e9P+IIWeB/R2pgUYQNnCkA3GkBlPjZ/h
AGIoY+9o1m/jKIPvREn5YfavqYKV9XdYlLvBmxe9OOMQNgYdAPpMD2OSDe92Apkjr1aZao/W+5v6
57oN8dRwr0BzGY8J8g3ETLqIMiCe4vXbrFlCKzO9D8RX4GhSS25/H4tfBxjykqYHl/2YAZcGxNyi
v1bT1xS+DoNmezR5hvfsb31bqlZRkLsi8cP/PrejGyO47MN27AKXWIKcrkelj1xFlOowc0RUUKBM
7JUIsA6OeE2Hxo9RdRb2xvlKiS6sWn0Xg51kDq3XpEHKMGaXl4+nAxGSNDezqI40q5AgN2gnbgPW
YbBsgOIMBjg4lWbu/usB25EOqTLKuH8zLm49PoPgn71Ehl/25sYwXMysw2pYPtYdMJe+Hm9LMFxk
aVEZsm8dIQRcHiJFU5B8CKVS7ZfN+nnGS5h4G4TPcCxqPOlA8trrxyHMmSiaQdpsjPSb5JHDE0Yp
Ff5lc88se1b7PpZbaekr3yRn3VkzPljoq4apW+hCv2m3U4/CPEIjfeamHCRTqEc6OH6QsxI3nv54
wrHl5DipAvBbb5ocnI6wSri2uy0y0NRIzHEdWIk+FG0ioSRxaMx6yfRJdA4WZNo7HNVw0kc4oFgp
QXRpeUlN2OI1lUl8+5Jy5isqIFQhPsIzlQyT18SK6uOU1XNSV+vsPMkmu66RqEBaQIwsyJSWZJjz
yiHc0PvZSfU8NLGd1072AyoXEPl+n4no662Y68gll+FgIGN6JXylvs12u5YsplY//OUZKpzlNRBA
a4YU0RxB/dIGb7zICxgz3RjBlOhDdXBzj3vbGi7ykXfcBY2Gk/72+BApnNw+8KzurcdDd/WVBGIW
t8QSq4L/OCVmA9EcjRJOLmNIHO0KP3P/s9Nk2Y2cQFLClPqwC5HWEMtikK1OUU6cVYJd0z8ioPzA
kVR4CVnHIJ8EpGItBRHf/HfwGA2MQJLrW+SX79+rWHhbBYK0RcZetoM2Qy29Wf09kE4DR6OdaNlw
GcwTivst0wQWpJawLRANtCvFG59cb3kdq6RygYpztNtHhaCAVGt30wE4PRcillIVQkoWZYDR5BDB
EwI/3sHVpO8PTaVnYn9uu+De11sGmqSAK/G6+2lkepIUgudnlsnH1T1mnJdOko73dOC2GFNs/0tS
ZIWjpIqD9bO9DQWw250Ggiu0+Y7PjOAmDEIEFlh8A/zRNs50ly0WNgTIZx8LnZweKKrj94l6qulU
MdEy3bjsKxpBDY1PHOzNfw/Tu4HDNN+jbHWVEgTwLsa0rXYGL/lzzsvOiGCgJMfNcSrSWZd+E/P1
y05PT5SmXQEYEBEbOciYa5b5VxNL/aRPTgJpdSHw6oMcPrZHD8Soq+6m2Cd//YhHBFWY94gzlhln
v7rx3hXpvbY2hLMmP5IOlLmcwLa8BcUjq2Vydh7AqGAt8N7ejaFeNsUs0rINCpDF5+yE0OvSm0Gz
hcLILV8yHgeG/lOOPztySSpqZw0ECKY2cshxFmSFb0M6MLR8gRKlgGle+ZgXe/+MbS5XYV1RxtcH
mcGP159L6Ws1u+4aO4bcmHDd3yWmIwqTH4F2ds56b9bDcHcCRABMZKa7PxI/FIO8Y+u5awfacbXJ
zRoP9Wm33gHXOH25aN2B1vdw8aSjQlowFpuPqbSdbgKd1fqhrD9fR7+ygh3dKhp3qE9NHr+192iO
6rCe7avgBw8eOFITeHu4SsBri+zdcHqR66Y69te3IIpQkdRaBe5LKAf46Z6CYhPnyvShV2RKrxe3
wQxYZ1w5fD0H0EKwoQuMghKTg2nYLzzpQjwg16NHRsPgrqXcrqX1hswiyNuDfU4kLrCVI4RYp1Gm
M819kgZ7gQYRJIhqRKqQ+z7RRFwAQio/wzz/PG+sqnKXaH5jLQV7H8P3I52bumvLRJyjWIaOadV1
ckeSo45Lzman0pTVEzc34tFTT4Eh1OGN9K49rnIoM6BW3SswfEfWiFNAzbABpVh/AnL8nHvUmZVg
zZNU6X2tnVaD9J8XF03Y4/BwXSJHLcIMALfI2EM5WGaFbWJanqm7xAM1t6rPQ7d4Q5/cziwwnMTt
yB+bd99G52zXl4bPXZNJjwlF3j9hRXKg4GnBEa1/Bu8UcxOtyp39myagPwpeRPMcKWNUUiNXKaN7
3zGbADXHaqtB9fA8AMwUxlvtewgYP2WYYAZynHjpGMem5IX8dZN/mrwb4P8mKvNtb+h4NxhkNSfg
vLjrY2UKQ4sbaJ5BuFBDk1SOxoScCryD9Q4aAdpM88UvVrkqcPlh4lFTnPrV5ZJr7x1Oe/0XXyZ6
XTHLSr+1mZxiy9BRy/BUAqUXG1EKw0pDU6pFgjDhoxQ8q++1FPO8TcqoBVpbM/s91F4DIC5AiPw9
esls9lJ9YrCp1W2jhPELkZlrvyaYbZbLsRldFKpHtlnMK38+9EMXApydf7gtUY0ObJYV5lTnZXgE
4jGFuKdX7Xa3IM9TZNxTMtSNibGP0M+oWDfFMos01YswW0lnXr86GPSXSX3sygYScGyChcmHvGqR
r3fUmtqMFatkV8guiezQ+0IOdFLg0rkbbxalVer7ABjDSpsTw8zefA7TD8ZrxtSxP0SON/1IA9r2
AwWthNklSLxwcZ6k+hp1eUFZYA2Hbn4A/X8U1RglF1kYuTfdNsQIrWK0fgezKEw6TyYgdgHu+t72
oGBRn30/yB5MiiK/auvPVAs2O2e81Ps31dypE51LLWEUrggHVp9MhgPAZMHGb6lmgz5yw1DNDJVT
qyHTar1xFWse18/wY6ZejCzWiAHB2fDGqGhEOiqJja6WVBNZC7Dn8vSqjzDbFZyoZIQOlKDxUw4w
lDaP0SFNrS+JpjuN4lbLtiptaYZUn/6mGYVZ2PFQ1ct2LSPBnWIYaKKjD/Nk+J+WHSUfNRaKtwzJ
oeT/gjdQEtnOipJUxsxBV/Tq5Zq43K6DoA5/jGYaxcWIFqJbHns2muFUWsrM2+GIMwPI1P9eegxd
hdKwYlcwDtnFiF+kYCrEOpuf9aOqUDErIgL81v+YEd7940sS93JZjHxOiovLqRtfD7wi4BRppYQj
u2NKmUrvp3HnXbzVnew2Ob7pNav/w4UOYb/JMvpO750/4LLgI+WL5iCT91KEpdk8wAZXeZiRoevy
QsulKf5Oj1hudteEXqrKaXBQIidLBdN48xkPpHGDwQMfIHS7OohP5wDOaM1WQH3ytHpPuMBDH69H
U2KQjs2W3OLSOHkBZxrJu1cQECMSZj11X4uPDxuhxv7AVe3mm5kxFyu5miKujuyAijUl9D9WDxiE
3kJCiubOBkve6CKvdy7oKZL9OfXBo0eL9eK0Gk+f1D3mnrFmR4EKjir3hC5xuGcfS/E8pblsVWTk
aXs5WRqbwxgC2ygmg7QwmT7ejxn+F5G5DTq9HAdQbd+PXsHVuv8jCuMdvhJ6YGbt4CVNvVZjcvAD
ibrIxPz7lmM7rwljS808KDbvU048Ux7XMcoYD2g141xXEvYJmWgghropV92LR9I5rFxvxf/WG0ap
MDCevMj0loz/3fnxPIGJn7weE46mGrqONbttmYerLZc8qw+S5oS+Zc9Iyp4we8We6MqIZ0Qmz6qC
fMgLOauRwt0hlSdu9uFMVLNmig2K4iux57ZT5KqAUwc/Vjtt9EYxosbaA2igjaRSs7btbF8me4IW
KHnMeeoVZDiZrEJS++HfsEbIHvegLP2GmzLtgLozibZz6yuHPdXYM1qF6rRU4LUwJRnoh96J52Wt
rWZQuukIGdQhkLzES12CYE1NfGYkr2Tj01jzFziKBkWqOszv6MSRGKV1tdx3skHujx4jFhHHT8BZ
rOyPFVtWWuATzJYOH1Gk/+HzQWm7sE1EezI9UdNS+2VXbRGbtmiH5MkHVoVYgQRj4AnvBpWjuXP8
IKFgC2xteR8892N+/2yxcSTyLksycnk5fQdrYqQmWP5rUQrigXFfsudHlg7Dzg18WjKB31oF23XN
Fj99QWDdMjwMyph8+neNU90e2RYSVN9fOEffvPmoYkPc3DoFRvNJdNvByh+BZQv/c90HQzJWdjMS
IxNEZzXuY6POpNHK2YVngKDYJ3ui4elEPDYh3qjd3cBi6+C6g5gGBB6Y+qdEAwuW+2T0qoATzwvn
teCyvUF3QT2f8+eJaryJoP/hA5ggy2NUsfYdiXxaWRha/lmT8RK3E+3W40Dr+9s7sxLsLmNhmEUY
upHHp7IA3KdPI1eNqS7frF0dRHtQM8BNdSer8zvoOWwQLdSc/3nnpfoOEoxA2F+Rvwzv6FD+syPR
fflWCDcpVRrVkUfaiH16g32iYTIHzCEnKCTUoXdSgPsvJ07mTymsZu5KDbkvr4qpGn43zjMD7BNG
WW7fsiTHQJ2skImDoAPSNHa8SeC9t7G6JIT1FqeGjTMvvJR2eVXFx9wBbAKt/uir2egGwSUSN+Aw
G0Qxt18WlC20j0sSbRgy4uVlA6kZLg/OgYLAcACkpCfjL4VOYpHCzc2Sf63xCZyYIJTKAa9iAWI8
QC/DkJwC/f+2W4roDR3T6qHsg7ZI00F+NoJgSlUFBMvnhsHfga+wvl3GYYo7hj7vAxHW46cvCK6c
YdKWImJ4B02GRlNWJzT06fUpKtF4s/cF63XQI5Snh2o9ufzXdho1MQT6YU/fqJurm46GBtRbYSeY
XYY0ycE55G6V4thmNup3GfKD/yelMkYkNhXhTwiZyxt3NTuDaQHDG4L/PgBLbGFENWpjCIlf6mHv
MkNwg6Tc8GiJZhS6qGHeEb4vwmTjKTymL39UX9vOF3qLTz4eADkv2s1vXhgcCS/qib7yQd29JfFc
Wj8Ri1v0oyr+CeQon7/8KfIQ72wtd4t8JoIAUM7ZqLlLvYzAEn8ML5oZfh7tFbaavpja5JsZiz7C
X0a2APj3zdQ9jv3kvd5yAZbPNAwwJO4/F+O47VwJ9CD8WPVcPb6hwu1fcDcPbRDcXzkk4PCergQg
lRYTgb9wFr3JOxvhneHZm4QKZv31fue4nLAMl/Mi+IVWDJZIJM1QKjmsRhZSqg71URcxo0ysoqE/
uieGPct+4t0utrAbl55cB4kz4PZQxFgqdQ+Daqx3Ikvv0ZPze59VsOYS9Ofqw79tyTD60IxuF2VX
sD2QU3GRAyBv2c1EEV5zCkSFsW740I0ABigpnWmboweCrZny3P8R6wNEG1p4ujmeKOtomzoFF/XV
tF3b4M8asxgH0C5jsQDKC8Frc83QJuyHRWkHk2/G/2v+FMGLG41zXN1T2585kyYleTvrrSajExBu
ucJltqCx/OT6QZvNwEtjiFp57OD3oXmEqwqp+rvtdKrBmeQM18hg+2ufxEVLjz0b49ahDh/QI8lp
WVsZTGlOTW3N4JN4f0bn1qcqC/h7jcDFipMzBu9kkKilcciX+VUE6BYxt8QK+q7tHhCtO7tXiUB6
Bi2PqKWwrfAWUEhoCiUT6tCt5j6yg3TCncZB877BHt2gNQRH3VOpUCm4UN2s5WTe9isPLLHev0dU
vmo2OQBtUYcRjs/NxQ7OSsCR87WAG1bZQ5al6Ed1P07D0wlugjsl2vCG7sewdqJNVEyf/p/7YFuC
AtqYw5y0m0Mercvma90WR9HcjqaO+QmDW6IZXa48kWLKHVpda7CK7ztYdRXrV5Qro2Uu4knhP2dZ
wWNBl+YrgrztIS9Zj4465lRgc43GZy0HIyR3wzq/7bFlT8qbqC6vC5J4oIJGZjlbb4Yp8364zIvk
pkFr+W2CW2GF9B6F7Bb/2kQkcLfPUn67FA+DXZkaeFIh1PTMDRsb+CJr/92DMANos/4YU/jUUGKT
NawatE0CEgAgHuwEPrKZuBSJ9W5dra6g4ko7Q8yDhyYLmTdJ2zFgC6YJ2h105OgxRgyBsJnD4VPb
tl8HoQen70xHH10UlPzRtspH4NqCQMrsM93f600x97j7VLMU5tOkXAUYByvmhGvO5F9Ux/6o2Pam
fKafnj762UM7AdaFf3uXOJHVK9Lq5jXNbQu2cfrid51t3yCZQuGhp47OmXHNDa739PCLeYWrtgxG
oBxfCAzzoEg1foHktWYZs5C9S0ETsZdGQG/XVt0jMA8jKAJP8+z29+WFvNIGPwSj1/CVi5papR68
6AV81Hr2U9NFlPQLy5rWGPlx2r1YXPdk9kRi1plfAfWrFLpOZCi1bQ/iEJQP2eceLYi+4823HWpd
n2SQRQumHJnqZEFhId85FK2lSA3+TmfgLccuMSW7nCB2UQzxFKQcwbufV1joNc5NdtYxEH/UZsZz
cNBxo3V5e++Iosf+UnENGaH5w7FnP9ulVg5jUuTFhC7ASgKGExYT8RUax5OKudUzMzdy/MN5LYbQ
yQTXycggprk38UxHdJ0p9RlCMgzfByFRpGH4bA80kzWVL1/YLc4w8kk8XvqxkgQQZe+9qZcqjg3L
dv6BE9JMfmBYROtzdMa55cKrJJBIRuwv5zEQt1niUx/gOxB7l86vqYgGCdT3yaRqfCGYaRActNxT
nCqjmTfyp+32WDqPcCxxZ0cKjwAPVSwDl2YMaIY1KAbWBUob19s6pnAh0Nit0WP7hNBX1fAcmHnJ
0sZlAKo5wAXssqXL4AsQNUJ7G6QHBNo++BOz9uBzIn933sQ6sX+cAZ42u6mapyFwlb4dOJbXLi/Q
5yKrHCRRORba+IEja8K4xx9qYJbW9Xe4WuC4rfQThaEAWCIepr50apPprAuYJTa6D5K27uQ1I6zU
6pCR8DqpqI0COw9vryLb3BmDQRG3FqBxMXi8ch8PwVfyyGDwQ+/goCjwLL/jVal2uJTyTza+6Dmo
D078YrN2iD0n8CdaiJ6vSSytr2Q3ECi0HC8dPXvMJJEVkARh2cNP2dNJcWL0H6FoliKMQuqiAull
x5/q7PrIeU6wV2Ks1mAb+IGlkyOAgaHT+UQtvCQSOzemVWZjDfuMLpcJFF67rbB8qbQQ0LoqfemE
pro6UX2R6f63lHzm9VWz7rSTwtIi7h0nCP7DxFlVmPZUXx1COclgm9cLp1n5oCFokoxunP5EK/65
Z4aI0laNPwB5A4JamamgVs+U9g+5lik99MseoFNuY5Ip+5HvrwAmyWI6t7liRw0OqDQ3PwpZ50Bk
7OEQl2Jgnt707UJzTHEPDziRa7q8ucBHnF4L14gzwoAOaaJld6NL7/hsx8eG/6jWyUO9fXP6Wjbl
pEkckmYu9chRdd7mSqL9T/ZSCf/CclGI5OJap8DmZ3lZNtJkme5RqJUk/VzuSqzGAelHPy28o6mn
xk6n7dOJi6v8ajfGk0ogMXjsHnkDwiKqeetO/WVq+iL6Qj3w0xuz3MjseUHoenOAeKUVjDgFin+E
bdOq+wO4+YSyNmIB+6dALCJiKmeettu8Of8BVSPfQ486ceTm09buQsLo6v16mSaG/LphrVR01X1m
6dkPD/mV92IFECuTDeugeI/LXcDrG0yVrS15tK1OA06hKdJEh3rxUL8Hk8FEGLuBK67LL14/8fgL
uW5+WVX8pgL115fISvguMEelxvC7O/mC7hzPHU3o/Qt91BEbSqQNFn5Y4Ixha2O+KkAoM2qwGy/o
wiHKvsn+JaGn3HpYEsVcymuIXZBvam6h28YcpMUlAbvajOQM4SqJZ5QyredSTHoVioYhWxO6NoBl
CWNUsN6NBK+ksNqt40Ty0jKBya//UjTZXpoaaqkndrVQIffHRrpUl+tIboVL6DYegW0wHpq2VBMG
rHtiSaHwadb/O7aMORLpNZ8N+Xks3D003Fa7+yWyEubRg8QcO4Yey6kSwkd2M9PLU+EbNT6MNHLx
GMyGPeJVIe4diwKGlockL70VJb6qHVqcQxiGtlVs+en3u5YHLk4iAUVPLt/DSUG7m/lNuDxy/EU5
QtIbBxcyQAzpbCaBTZo1rJNa0xY4rY1rbECxtk4+XevT4IZDanwKN2q+1N+g3yt1wyvO5ZL0YyVP
+ReHw8+pWdQpal3rZBb6+1Cuhf2fgLltYZb7xPyqorggKIbXz0klQSAMCFR1RliGFLTPJSSCOfSy
D5JhIQm8+btMyJglLZfNmvqIWRdtWpw=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_freq_counter is
  port (
    done_o_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    rst_in_out_reg : out STD_LOGIC;
    rst_in_out_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    done_o_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \freq_cnt_o_reg[14]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \freq_cnt_o_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \freq_cnt_o_reg[14]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \freq_cnt_o_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \freq_cnt_o_reg[17]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \freq_cnt_o_reg[16]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \freq_cnt_o_reg[16]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : in STD_LOGIC;
    txoutclkmon : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[15]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    \repeat_ctr_reg[3]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \repeat_ctr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    cal_fail_store_reg : in STD_LOGIC;
    \cal_fail_store__0\ : in STD_LOGIC;
    \cpll_cal_state_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cal_fail_store_reg_0 : in STD_LOGIC;
    cal_fail_store_reg_1 : in STD_LOGIC;
    \cpll_cal_state_reg[13]\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_0\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_1\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_freq_counter : entity is "gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_freq_counter";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_freq_counter;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_freq_counter is
  signal \^d\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal cal_fail_store_i_2_n_0 : STD_LOGIC;
  signal cal_fail_store_i_3_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \cpll_cal_state[21]_i_2_n_0\ : STD_LOGIC;
  signal \^done_o_reg_0\ : STD_LOGIC;
  signal \freq_cnt_o[17]_i_1_n_0\ : STD_LOGIC;
  signal \^freq_cnt_o_reg[9]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \freq_cnt_o_reg_n_0_[0]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[10]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[11]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[12]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[13]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[14]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[15]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[16]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[17]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[1]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[2]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[3]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[4]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[5]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[6]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[7]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[8]\ : STD_LOGIC;
  signal \hold_clk[2]_i_1_n_0\ : STD_LOGIC;
  signal \hold_clk[5]_i_1_n_0\ : STD_LOGIC;
  signal hold_clk_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal p_1_in : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal refclk_cnt0_carry_n_0 : STD_LOGIC;
  signal refclk_cnt0_carry_n_1 : STD_LOGIC;
  signal refclk_cnt0_carry_n_2 : STD_LOGIC;
  signal refclk_cnt0_carry_n_3 : STD_LOGIC;
  signal refclk_cnt0_carry_n_4 : STD_LOGIC;
  signal refclk_cnt0_carry_n_5 : STD_LOGIC;
  signal refclk_cnt0_carry_n_6 : STD_LOGIC;
  signal refclk_cnt0_carry_n_7 : STD_LOGIC;
  signal \refclk_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal refclk_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \repeat_ctr[3]_i_4_n_0\ : STD_LOGIC;
  signal rst_in_out : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \state[2]_i_4_n_0\ : STD_LOGIC;
  signal \state[2]_i_5_n_0\ : STD_LOGIC;
  signal \state[3]_i_1_n_0\ : STD_LOGIC;
  signal \state[3]_i_2_n_0\ : STD_LOGIC;
  signal \state[4]_i_1_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal \state_reg_n_0_[4]\ : STD_LOGIC;
  signal testclk_cnt0_n_0 : STD_LOGIC;
  signal testclk_cnt_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal testclk_div4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal testclk_en : STD_LOGIC;
  signal testclk_en_dly1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of testclk_en_dly1 : signal is "true";
  signal testclk_en_dly2 : STD_LOGIC;
  attribute async_reg of testclk_en_dly2 : signal is "true";
  signal testclk_rst : STD_LOGIC;
  signal tstclk_rst_dly1 : STD_LOGIC;
  attribute async_reg of tstclk_rst_dly1 : signal is "true";
  signal tstclk_rst_dly2 : STD_LOGIC;
  attribute async_reg of tstclk_rst_dly2 : signal is "true";
  signal \NLW_refclk_cnt0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_refclk_cnt0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cpll_cal_state[21]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \hold_clk[0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \hold_clk[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \hold_clk[2]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \hold_clk[3]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \hold_clk[4]_i_1\ : label is "soft_lutpair60";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of refclk_cnt0_carry : label is 35;
  attribute ADDER_THRESHOLD of \refclk_cnt0_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_4\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \state[3]_i_2\ : label is "soft_lutpair61";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of testclk_en_dly1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of testclk_en_dly1_reg : label is "yes";
  attribute ASYNC_REG_boolean of testclk_en_dly2_reg : label is std.standard.true;
  attribute KEEP of testclk_en_dly2_reg : label is "yes";
  attribute ASYNC_REG_boolean of tstclk_rst_dly1_reg : label is std.standard.true;
  attribute KEEP of tstclk_rst_dly1_reg : label is "yes";
  attribute ASYNC_REG_boolean of tstclk_rst_dly2_reg : label is std.standard.true;
  attribute KEEP of tstclk_rst_dly2_reg : label is "yes";
begin
  D(16 downto 0) <= \^d\(16 downto 0);
  done_o_reg_0 <= \^done_o_reg_0\;
  \freq_cnt_o_reg[9]_0\(0) <= \^freq_cnt_o_reg[9]_0\(0);
cal_fail_store_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFDF30331010"
    )
        port map (
      I0 => cal_fail_store_i_2_n_0,
      I1 => cal_on_tx_reset_in_sync,
      I2 => cal_fail_store_i_3_n_0,
      I3 => cal_fail_store_reg,
      I4 => Q(5),
      I5 => \cal_fail_store__0\,
      O => rst_in_out_reg_0
    );
cal_fail_store_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => \repeat_ctr_reg[3]_0\(0),
      O => cal_fail_store_i_2_n_0
    );
cal_fail_store_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222000000000000"
    )
        port map (
      I0 => cal_fail_store_reg_0,
      I1 => cal_fail_store_reg_1,
      I2 => CO(0),
      I3 => \repeat_ctr_reg[3]_0\(0),
      I4 => Q(3),
      I5 => \^done_o_reg_0\,
      O => cal_fail_store_i_3_n_0
    );
\cpll_cal_state2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[16]\,
      I1 => \freq_cnt_o_reg_n_0_[17]\,
      O => \freq_cnt_o_reg[16]_1\(0)
    );
cpll_cal_state2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[13]\,
      I1 => \freq_cnt_o_reg_n_0_[12]\,
      O => DI(3)
    );
cpll_cal_state2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \freq_cnt_o_reg[14]_0\(2)
    );
cpll_cal_state2_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[2]\,
      I1 => \freq_cnt_o_reg_n_0_[3]\,
      O => \freq_cnt_o_reg[14]_0\(1)
    );
cpll_cal_state2_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[0]\,
      I1 => \freq_cnt_o_reg_n_0_[1]\,
      O => \freq_cnt_o_reg[14]_0\(0)
    );
cpll_cal_state2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[11]\,
      I1 => \freq_cnt_o_reg_n_0_[10]\,
      O => DI(2)
    );
cpll_cal_state2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^freq_cnt_o_reg[9]_0\(0),
      I1 => \freq_cnt_o_reg_n_0_[8]\,
      O => DI(1)
    );
cpll_cal_state2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      O => DI(0)
    );
cpll_cal_state2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[14]\,
      I1 => \freq_cnt_o_reg_n_0_[15]\,
      O => \freq_cnt_o_reg[14]_0\(7)
    );
cpll_cal_state2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[12]\,
      I1 => \freq_cnt_o_reg_n_0_[13]\,
      O => \freq_cnt_o_reg[14]_0\(6)
    );
cpll_cal_state2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[10]\,
      I1 => \freq_cnt_o_reg_n_0_[11]\,
      O => \freq_cnt_o_reg[14]_0\(5)
    );
cpll_cal_state2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[8]\,
      I1 => \^freq_cnt_o_reg[9]_0\(0),
      O => \freq_cnt_o_reg[14]_0\(4)
    );
cpll_cal_state2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[7]\,
      I1 => \freq_cnt_o_reg_n_0_[6]\,
      O => \freq_cnt_o_reg[14]_0\(3)
    );
\cpll_cal_state[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F888888"
    )
        port map (
      I0 => \cpll_cal_state_reg[13]\,
      I1 => Q(2),
      I2 => \cpll_cal_state[21]_i_2_n_0\,
      I3 => Q(3),
      I4 => \^done_o_reg_0\,
      I5 => Q(1),
      O => done_o_reg_1(0)
    );
\cpll_cal_state[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^done_o_reg_0\,
      I1 => Q(3),
      I2 => \cpll_cal_state[21]_i_2_n_0\,
      I3 => \cpll_cal_state_reg[21]\(0),
      I4 => Q(4),
      O => done_o_reg_1(1)
    );
\cpll_cal_state[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => \repeat_ctr_reg[3]_0\(0),
      I1 => CO(0),
      I2 => \cpll_cal_state_reg[13]_0\,
      I3 => \cpll_cal_state_reg[13]_1\,
      I4 => \cpll_cal_state_reg[13]_2\,
      I5 => cal_fail_store_reg_0,
      O => \cpll_cal_state[21]_i_2_n_0\
    );
done_o_reg: unisim.vcomponents.FDCE
     port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state_reg_n_0_[4]\,
      Q => \^done_o_reg_0\
    );
\freq_cnt_o[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in,
      I1 => \state_reg[1]_0\,
      O => \freq_cnt_o[17]_i_1_n_0\
    );
\freq_cnt_o_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(0),
      Q => \freq_cnt_o_reg_n_0_[0]\,
      R => '0'
    );
\freq_cnt_o_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(9),
      Q => \freq_cnt_o_reg_n_0_[10]\,
      R => '0'
    );
\freq_cnt_o_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(10),
      Q => \freq_cnt_o_reg_n_0_[11]\,
      R => '0'
    );
\freq_cnt_o_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(11),
      Q => \freq_cnt_o_reg_n_0_[12]\,
      R => '0'
    );
\freq_cnt_o_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(12),
      Q => \freq_cnt_o_reg_n_0_[13]\,
      R => '0'
    );
\freq_cnt_o_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(13),
      Q => \freq_cnt_o_reg_n_0_[14]\,
      R => '0'
    );
\freq_cnt_o_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(14),
      Q => \freq_cnt_o_reg_n_0_[15]\,
      R => '0'
    );
\freq_cnt_o_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(15),
      Q => \freq_cnt_o_reg_n_0_[16]\,
      R => '0'
    );
\freq_cnt_o_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(16),
      Q => \freq_cnt_o_reg_n_0_[17]\,
      R => '0'
    );
\freq_cnt_o_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(0),
      Q => \freq_cnt_o_reg_n_0_[1]\,
      R => '0'
    );
\freq_cnt_o_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(1),
      Q => \freq_cnt_o_reg_n_0_[2]\,
      R => '0'
    );
\freq_cnt_o_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(2),
      Q => \freq_cnt_o_reg_n_0_[3]\,
      R => '0'
    );
\freq_cnt_o_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(3),
      Q => \freq_cnt_o_reg_n_0_[4]\,
      R => '0'
    );
\freq_cnt_o_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(4),
      Q => \freq_cnt_o_reg_n_0_[5]\,
      R => '0'
    );
\freq_cnt_o_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(5),
      Q => \freq_cnt_o_reg_n_0_[6]\,
      R => '0'
    );
\freq_cnt_o_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(6),
      Q => \freq_cnt_o_reg_n_0_[7]\,
      R => '0'
    );
\freq_cnt_o_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(7),
      Q => \freq_cnt_o_reg_n_0_[8]\,
      R => '0'
    );
\freq_cnt_o_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(8),
      Q => \^freq_cnt_o_reg[9]_0\(0),
      R => '0'
    );
\hold_clk[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hold_clk_reg(0),
      O => \p_0_in__0\(0)
    );
\hold_clk[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      O => \p_0_in__0\(1)
    );
\hold_clk[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(2),
      O => \hold_clk[2]_i_1_n_0\
    );
\hold_clk[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => hold_clk_reg(1),
      I1 => hold_clk_reg(0),
      I2 => hold_clk_reg(2),
      I3 => hold_clk_reg(3),
      O => \p_0_in__0\(3)
    );
\hold_clk[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => hold_clk_reg(2),
      I1 => hold_clk_reg(0),
      I2 => hold_clk_reg(1),
      I3 => hold_clk_reg(3),
      I4 => hold_clk_reg(4),
      O => \p_0_in__0\(4)
    );
\hold_clk[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_rst,
      I1 => \state_reg_n_0_[2]\,
      O => \hold_clk[5]_i_1_n_0\
    );
\hold_clk[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => hold_clk_reg(3),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(0),
      I3 => hold_clk_reg(2),
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \p_0_in__0\(5)
    );
\hold_clk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(0),
      Q => hold_clk_reg(0),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(1),
      Q => hold_clk_reg(1),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \hold_clk[2]_i_1_n_0\,
      Q => hold_clk_reg(2),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(3),
      Q => hold_clk_reg(3),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(4),
      Q => hold_clk_reg(4),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(5),
      Q => hold_clk_reg(5),
      R => \hold_clk[5]_i_1_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[17]\,
      I1 => \freq_cnt_o_reg_n_0_[16]\,
      O => \freq_cnt_o_reg[17]_0\(0)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[16]\,
      I1 => \freq_cnt_o_reg_n_0_[17]\,
      O => \freq_cnt_o_reg[16]_0\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_cnt_reg(0),
      O => S(0)
    );
\i__carry_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \freq_cnt_o_reg[14]_1\(2)
    );
\i__carry_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[2]\,
      I1 => \freq_cnt_o_reg_n_0_[3]\,
      O => \freq_cnt_o_reg[14]_1\(1)
    );
\i__carry_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[0]\,
      I1 => \freq_cnt_o_reg_n_0_[1]\,
      O => \freq_cnt_o_reg[14]_1\(0)
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[15]\,
      I1 => \freq_cnt_o_reg_n_0_[14]\,
      O => \freq_cnt_o_reg[15]_0\(3)
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \freq_cnt_o_reg[15]_0\(2)
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[3]\,
      I1 => \freq_cnt_o_reg_n_0_[2]\,
      O => \freq_cnt_o_reg[15]_0\(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[1]\,
      I1 => \freq_cnt_o_reg_n_0_[0]\,
      O => \freq_cnt_o_reg[15]_0\(0)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[14]\,
      I1 => \freq_cnt_o_reg_n_0_[15]\,
      O => \freq_cnt_o_reg[14]_1\(7)
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[12]\,
      I1 => \freq_cnt_o_reg_n_0_[13]\,
      O => \freq_cnt_o_reg[14]_1\(6)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[10]\,
      I1 => \freq_cnt_o_reg_n_0_[11]\,
      O => \freq_cnt_o_reg[14]_1\(5)
    );
\i__carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[8]\,
      I1 => \^freq_cnt_o_reg[9]_0\(0),
      O => \freq_cnt_o_reg[14]_1\(4)
    );
\i__carry_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[7]\,
      I1 => \freq_cnt_o_reg_n_0_[6]\,
      O => \freq_cnt_o_reg[14]_1\(3)
    );
refclk_cnt0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => refclk_cnt_reg(0),
      CI_TOP => '0',
      CO(7) => refclk_cnt0_carry_n_0,
      CO(6) => refclk_cnt0_carry_n_1,
      CO(5) => refclk_cnt0_carry_n_2,
      CO(4) => refclk_cnt0_carry_n_3,
      CO(3) => refclk_cnt0_carry_n_4,
      CO(2) => refclk_cnt0_carry_n_5,
      CO(1) => refclk_cnt0_carry_n_6,
      CO(0) => refclk_cnt0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__1\(8 downto 1),
      S(7 downto 0) => refclk_cnt_reg(8 downto 1)
    );
\refclk_cnt0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => refclk_cnt0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_refclk_cnt0_carry__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \refclk_cnt0_carry__0_n_2\,
      CO(4) => \refclk_cnt0_carry__0_n_3\,
      CO(3) => \refclk_cnt0_carry__0_n_4\,
      CO(2) => \refclk_cnt0_carry__0_n_5\,
      CO(1) => \refclk_cnt0_carry__0_n_6\,
      CO(0) => \refclk_cnt0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_refclk_cnt0_carry__0_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__1\(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => refclk_cnt_reg(15 downto 9)
    );
\refclk_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => refclk_cnt_reg(0),
      O => \refclk_cnt[0]_i_1_n_0\
    );
\refclk_cnt[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_en,
      O => clear
    );
\refclk_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \refclk_cnt[0]_i_1_n_0\,
      Q => refclk_cnt_reg(0),
      R => clear
    );
\refclk_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(10),
      Q => refclk_cnt_reg(10),
      R => clear
    );
\refclk_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(11),
      Q => refclk_cnt_reg(11),
      R => clear
    );
\refclk_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(12),
      Q => refclk_cnt_reg(12),
      R => clear
    );
\refclk_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(13),
      Q => refclk_cnt_reg(13),
      R => clear
    );
\refclk_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(14),
      Q => refclk_cnt_reg(14),
      R => clear
    );
\refclk_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(15),
      Q => refclk_cnt_reg(15),
      R => clear
    );
\refclk_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(1),
      Q => refclk_cnt_reg(1),
      R => clear
    );
\refclk_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(2),
      Q => refclk_cnt_reg(2),
      R => clear
    );
\refclk_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(3),
      Q => refclk_cnt_reg(3),
      R => clear
    );
\refclk_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(4),
      Q => refclk_cnt_reg(4),
      R => clear
    );
\refclk_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(5),
      Q => refclk_cnt_reg(5),
      R => clear
    );
\refclk_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(6),
      Q => refclk_cnt_reg(6),
      R => clear
    );
\refclk_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(7),
      Q => refclk_cnt_reg(7),
      R => clear
    );
\refclk_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(8),
      Q => refclk_cnt_reg(8),
      R => clear
    );
\refclk_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(9),
      Q => refclk_cnt_reg(9),
      R => clear
    );
\repeat_ctr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500000111"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => \repeat_ctr_reg[3]\,
      I2 => CO(0),
      I3 => \repeat_ctr_reg[3]_0\(0),
      I4 => \repeat_ctr[3]_i_4_n_0\,
      I5 => Q(0),
      O => rst_in_out_reg
    );
\repeat_ctr[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^done_o_reg_0\,
      I1 => Q(3),
      O => \repeat_ctr[3]_i_4_n_0\
    );
reset_synchronizer_testclk_rst_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_31
     port map (
      \out\ => testclk_rst,
      rst_in_out => rst_in_out,
      txoutclkmon => txoutclkmon
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAAAAAAAA"
    )
        port map (
      I0 => testclk_rst,
      I1 => hold_clk_reg(2),
      I2 => hold_clk_reg(3),
      I3 => \state[3]_i_2_n_0\,
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => testclk_rst,
      I2 => \state[2]_i_2_n_0\,
      I3 => testclk_en,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => hold_clk_reg(5),
      I1 => hold_clk_reg(4),
      I2 => hold_clk_reg(1),
      I3 => hold_clk_reg(0),
      I4 => hold_clk_reg(3),
      I5 => hold_clk_reg(2),
      O => \state[1]_i_2_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \state[2]_i_2_n_0\,
      I1 => testclk_en,
      I2 => \state[2]_i_3_n_0\,
      I3 => \state_reg_n_0_[2]\,
      O => \state[2]_i_1_n_0\
    );
\state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => refclk_cnt_reg(13),
      I1 => refclk_cnt_reg(14),
      I2 => refclk_cnt_reg(12),
      I3 => refclk_cnt_reg(15),
      I4 => \state[2]_i_4_n_0\,
      I5 => \state[2]_i_5_n_0\,
      O => \state[2]_i_2_n_0\
    );
\state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(4),
      I3 => hold_clk_reg(5),
      I4 => hold_clk_reg(3),
      I5 => hold_clk_reg(2),
      O => \state[2]_i_3_n_0\
    );
\state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => refclk_cnt_reg(0),
      I1 => refclk_cnt_reg(1),
      I2 => refclk_cnt_reg(2),
      I3 => refclk_cnt_reg(3),
      I4 => refclk_cnt_reg(4),
      I5 => refclk_cnt_reg(5),
      O => \state[2]_i_4_n_0\
    );
\state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => refclk_cnt_reg(6),
      I1 => refclk_cnt_reg(7),
      I2 => refclk_cnt_reg(8),
      I3 => refclk_cnt_reg(10),
      I4 => refclk_cnt_reg(11),
      I5 => refclk_cnt_reg(9),
      O => \state[2]_i_5_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => hold_clk_reg(2),
      I2 => hold_clk_reg(3),
      I3 => \state[3]_i_2_n_0\,
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \state[3]_i_1_n_0\
    );
\state[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => hold_clk_reg(1),
      I1 => hold_clk_reg(0),
      O => \state[3]_i_2_n_0\
    );
\state[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in,
      I1 => \state_reg_n_0_[4]\,
      O => \state[4]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \state[0]_i_1_n_0\,
      PRE => \state_reg[1]_0\,
      Q => testclk_rst
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[1]_i_1_n_0\,
      Q => testclk_en
    );
\state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[2]_i_1_n_0\,
      Q => \state_reg_n_0_[2]\
    );
\state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[3]_i_1_n_0\,
      Q => p_1_in
    );
\state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[4]_i_1_n_0\,
      Q => \state_reg_n_0_[4]\
    );
testclk_cnt0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => testclk_en_dly2,
      I1 => testclk_div4(1),
      I2 => testclk_div4(3),
      I3 => testclk_div4(2),
      I4 => testclk_div4(0),
      O => testclk_cnt0_n_0
    );
\testclk_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(0),
      Q => testclk_cnt_reg(0)
    );
\testclk_cnt_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(2),
      Q => \^d\(9)
    );
\testclk_cnt_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(3),
      Q => \^d\(10)
    );
\testclk_cnt_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(4),
      Q => \^d\(11)
    );
\testclk_cnt_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(5),
      Q => \^d\(12)
    );
\testclk_cnt_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(6),
      Q => \^d\(13)
    );
\testclk_cnt_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(7),
      Q => \^d\(14)
    );
\testclk_cnt_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[17]_0\(0),
      Q => \^d\(15)
    );
\testclk_cnt_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[17]_0\(1),
      Q => \^d\(16)
    );
\testclk_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(1),
      Q => \^d\(0)
    );
\testclk_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(2),
      Q => \^d\(1)
    );
\testclk_cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(3),
      Q => \^d\(2)
    );
\testclk_cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(4),
      Q => \^d\(3)
    );
\testclk_cnt_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(5),
      Q => \^d\(4)
    );
\testclk_cnt_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(6),
      Q => \^d\(5)
    );
\testclk_cnt_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(7),
      Q => \^d\(6)
    );
\testclk_cnt_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(0),
      Q => \^d\(7)
    );
\testclk_cnt_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(1),
      Q => \^d\(8)
    );
\testclk_div4_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(3),
      Q => testclk_div4(0),
      S => tstclk_rst_dly2
    );
\testclk_div4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(0),
      Q => testclk_div4(1),
      R => tstclk_rst_dly2
    );
\testclk_div4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(1),
      Q => testclk_div4(2),
      R => tstclk_rst_dly2
    );
\testclk_div4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(2),
      Q => testclk_div4(3),
      R => tstclk_rst_dly2
    );
testclk_en_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_en,
      Q => testclk_en_dly1,
      R => '0'
    );
testclk_en_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_en_dly1,
      Q => testclk_en_dly2,
      R => '0'
    );
tstclk_rst_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_rst,
      Q => tstclk_rst_dly1,
      R => '0'
    );
tstclk_rst_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => tstclk_rst_dly1,
      Q => tstclk_rst_dly2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gtwiz_reset is
  port (
    rst_in_out_reg : out STD_LOGIC;
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gttxreset_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.rxuserrdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : out STD_LOGIC;
    RESET_IN : out STD_LOGIC;
    gtpowergood_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_meta_reg : in STD_LOGIC;
    gtwiz_userclk_rx_active_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gtpowergood_int\ : in STD_LOGIC;
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gtwiz_reset : entity is "gtwizard_ultrascale_v1_7_9_gtwiz_reset";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gtwiz_reset;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gtwiz_reset is
  signal \FSM_sequential_sm_reset_all[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_all[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_rx[2]_i_2_n_0\ : STD_LOGIC;
  signal bit_synchronizer_gtpowergood_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_3 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_4 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_3 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_2 : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gtrxreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.gttxreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.rxprogdivreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.rxuserrdy_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.txuserrdy_int\ : STD_LOGIC;
  signal gtwiz_reset_all_sync : STD_LOGIC;
  signal gtwiz_reset_rx_any_sync : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_rx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_tx_any_sync : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_sync : STD_LOGIC;
  signal \gtwiz_reset_tx_done_int0__0\ : STD_LOGIC;
  signal gtwiz_reset_tx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_sync : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in11_out__0\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal reset_synchronizer_gtwiz_reset_rx_any_inst_n_1 : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_tx_any_inst_n_1 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sm_reset_all : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_all__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_all_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_i_2_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_all_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_all_timer_sat : STD_LOGIC;
  signal sm_reset_all_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_rx__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sm_reset_rx_cdr_to_clr : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_ctr_reg : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal sm_reset_rx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_rx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_rx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_rx_timer_sat : STD_LOGIC;
  signal sm_reset_rx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_tx__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_tx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal sm_reset_tx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_tx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_tx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal \sm_reset_tx_timer_clr013_out__0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_tx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_tx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_tx_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_tx_timer_sat : STD_LOGIC;
  signal sm_reset_tx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_4\ : label is "soft_lutpair99";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[0]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[1]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[2]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[0]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[1]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[2]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[0]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[1]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[2]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute SOFT_HLUTNM of gtwiz_reset_rx_datapath_int_i_1 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of gtwiz_reset_tx_pll_and_datapath_int_i_1 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[2]_i_1\ : label is "soft_lutpair107";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[6]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[7]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[6]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[7]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_clr_i_4 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_sat_i_1 : label is "soft_lutpair97";
begin
  \gen_gtwizard_gthe4.gttxreset_int\ <= \^gen_gtwizard_gthe4.gttxreset_int\;
  \gen_gtwizard_gthe4.rxprogdivreset_int\ <= \^gen_gtwizard_gthe4.rxprogdivreset_int\;
  \gen_gtwizard_gthe4.rxuserrdy_int\ <= \^gen_gtwizard_gthe4.rxuserrdy_int\;
  \gen_gtwizard_gthe4.txuserrdy_int\ <= \^gen_gtwizard_gthe4.txuserrdy_int\;
\FSM_sequential_sm_reset_all[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF70000FFFFFF"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => sm_reset_all_timer_sat,
      I2 => sm_reset_all_timer_clr_reg_n_0,
      I3 => sm_reset_all(2),
      I4 => sm_reset_all(1),
      I5 => sm_reset_all(0),
      O => \sm_reset_all__0\(0)
    );
\FSM_sequential_sm_reset_all[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(0),
      O => \sm_reset_all__0\(1)
    );
\FSM_sequential_sm_reset_all[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      O => \sm_reset_all__0\(2)
    );
\FSM_sequential_sm_reset_all[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sm_reset_all_timer_sat,
      I1 => gtwiz_reset_rx_done_int_reg_n_0,
      I2 => sm_reset_all_timer_clr_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_all[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_all_timer_clr_reg_n_0,
      I1 => sm_reset_all_timer_sat,
      I2 => gtwiz_reset_tx_done_int_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_4_n_0\
    );
\FSM_sequential_sm_reset_all_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(0),
      Q => sm_reset_all(0),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(1),
      Q => sm_reset_all(1),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(2),
      Q => sm_reset_all(2),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_rx[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg_n_0,
      I1 => sm_reset_rx_timer_sat,
      I2 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      O => \p_0_in11_out__0\
    );
\FSM_sequential_sm_reset_rx[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF000800FF00"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I1 => sm_reset_rx_timer_sat,
      I2 => sm_reset_rx_timer_clr_reg_n_0,
      I3 => sm_reset_rx(2),
      I4 => sm_reset_rx(1),
      I5 => sm_reset_rx(0),
      O => \FSM_sequential_sm_reset_rx[2]_i_2_n_0\
    );
\FSM_sequential_sm_reset_rx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \sm_reset_rx__0\(0),
      Q => sm_reset_rx(0),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \sm_reset_rx__0\(1),
      Q => sm_reset_rx(1),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \FSM_sequential_sm_reset_rx[2]_i_2_n_0\,
      Q => sm_reset_rx(2),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_tx[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => sm_reset_tx(0),
      I1 => sm_reset_tx(1),
      I2 => sm_reset_tx(2),
      O => \sm_reset_tx__0\(2)
    );
\FSM_sequential_sm_reset_tx[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_reg_n_0,
      I1 => sm_reset_tx_timer_sat,
      I2 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      O => \gtwiz_reset_tx_done_int0__0\
    );
\FSM_sequential_sm_reset_tx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(0),
      Q => sm_reset_tx(0),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(1),
      Q => sm_reset_tx(1),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(2),
      Q => sm_reset_tx(2),
      R => gtwiz_reset_tx_any_sync
    );
bit_synchronizer_gtpowergood_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_4
     port map (
      E(0) => bit_synchronizer_gtpowergood_inst_n_0,
      \FSM_sequential_sm_reset_all_reg[0]\ => \FSM_sequential_sm_reset_all[2]_i_3_n_0\,
      \FSM_sequential_sm_reset_all_reg[0]_0\ => \FSM_sequential_sm_reset_all[2]_i_4_n_0\,
      Q(2 downto 0) => sm_reset_all(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtpowergood_out(0) => gtpowergood_out(0)
    );
bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_5
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      in0 => gtwiz_reset_rx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_6
     port map (
      D(1 downto 0) => \sm_reset_rx__0\(1 downto 0),
      \FSM_sequential_sm_reset_rx[2]_i_3\ => sm_reset_rx_pll_timer_clr_reg_n_0,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      in0 => gtwiz_reset_rx_pll_and_datapath_sync,
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_pll_timer_sat => sm_reset_rx_pll_timer_sat,
      sm_reset_rx_pll_timer_sat_reg => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2
    );
bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_7
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_dly => gtwiz_reset_tx_datapath_dly,
      in0 => gtwiz_reset_tx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_8
     port map (
      D(1 downto 0) => \sm_reset_tx__0\(1 downto 0),
      \FSM_sequential_sm_reset_tx[2]_i_3\ => sm_reset_tx_pll_timer_clr_reg_n_0,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_dly => gtwiz_reset_tx_datapath_dly,
      in0 => gtwiz_reset_tx_pll_and_datapath_sync,
      sm_reset_tx_pll_timer_sat => sm_reset_tx_pll_timer_sat,
      sm_reset_tx_pll_timer_sat_reg => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0
    );
bit_synchronizer_gtwiz_reset_userclk_rx_active_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_9
     port map (
      \FSM_sequential_sm_reset_rx_reg[0]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[0]_0\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[0]_1\ => bit_synchronizer_rxcdrlock_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \^gen_gtwizard_gthe4.rxuserrdy_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_userclk_rx_active_out(0) => gtwiz_userclk_rx_active_out(0),
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_cdr_to_sat => sm_reset_rx_cdr_to_sat,
      sm_reset_rx_timer_clr_reg => sm_reset_rx_timer_clr_reg_n_0,
      sm_reset_rx_timer_clr_reg_0 => bit_synchronizer_plllock_rx_inst_n_1,
      sm_reset_rx_timer_sat => sm_reset_rx_timer_sat
    );
bit_synchronizer_gtwiz_reset_userclk_tx_active_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_10
     port map (
      \FSM_sequential_sm_reset_tx_reg[1]\ => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1,
      \FSM_sequential_sm_reset_tx_reg[2]\ => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \^gen_gtwizard_gthe4.txuserrdy_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      \sm_reset_tx_timer_clr013_out__0\ => \sm_reset_tx_timer_clr013_out__0\,
      \sm_reset_tx_timer_clr0__0\ => \sm_reset_tx_timer_clr0__0\,
      sm_reset_tx_timer_clr_reg => sm_reset_tx_timer_clr_reg_n_0,
      sm_reset_tx_timer_clr_reg_0 => bit_synchronizer_plllock_tx_inst_n_1,
      sm_reset_tx_timer_sat => sm_reset_tx_timer_sat
    );
bit_synchronizer_plllock_rx_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_11
     port map (
      E(0) => bit_synchronizer_plllock_rx_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]_0\ => sm_reset_rx_timer_clr_reg_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]_1\ => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_plllock_rx_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[1]_0\ => bit_synchronizer_plllock_rx_inst_n_4,
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_plllock_rx_inst_n_3,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gtrxreset_int\ => \gen_gtwizard_gthe4.gtrxreset_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_reset_rx_done_int_reg => gtwiz_reset_rx_done_int_reg_n_0,
      i_in_meta_reg_0 => i_in_meta_reg,
      i_in_out_reg_0 => bit_synchronizer_plllock_rx_inst_n_1,
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_timer_sat => sm_reset_rx_timer_sat
    );
bit_synchronizer_plllock_tx_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_12
     port map (
      E(0) => bit_synchronizer_plllock_tx_inst_n_0,
      \FSM_sequential_sm_reset_tx_reg[0]\ => bit_synchronizer_plllock_tx_inst_n_2,
      \FSM_sequential_sm_reset_tx_reg[0]_0\ => sm_reset_tx_timer_clr_reg_n_0,
      \FSM_sequential_sm_reset_tx_reg[0]_1\ => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0,
      \FSM_sequential_sm_reset_tx_reg[1]\ => bit_synchronizer_plllock_tx_inst_n_3,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gttxreset_int\ => \^gen_gtwizard_gthe4.gttxreset_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      \gtwiz_reset_tx_done_int0__0\ => \gtwiz_reset_tx_done_int0__0\,
      gtwiz_reset_tx_done_int_reg => gtwiz_reset_tx_done_int_reg_n_0,
      i_in_meta_reg_0 => i_in_meta_reg,
      i_in_out_reg_0 => bit_synchronizer_plllock_tx_inst_n_1,
      \sm_reset_tx_timer_clr0__0\ => \sm_reset_tx_timer_clr0__0\,
      sm_reset_tx_timer_sat => sm_reset_tx_timer_sat
    );
bit_synchronizer_rxcdrlock_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_13
     port map (
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_rxcdrlock_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_rxcdrlock_inst_n_2,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \^gen_gtwizard_gthe4.rxprogdivreset_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      i_in_out_reg_0 => bit_synchronizer_rxcdrlock_inst_n_0,
      rxcdrlock_out(0) => rxcdrlock_out(0),
      sm_reset_rx_cdr_to_clr => sm_reset_rx_cdr_to_clr,
      sm_reset_rx_cdr_to_clr_reg => bit_synchronizer_plllock_rx_inst_n_2,
      sm_reset_rx_cdr_to_sat => sm_reset_rx_cdr_to_sat
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gtrxreset_int\,
      I1 => gtpowergood_out(0),
      I2 => \gen_gtwizard_gthe4.gtpowergood_int\,
      O => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\
    );
gtrxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_4,
      Q => \gen_gtwizard_gthe4.gtrxreset_int\,
      R => '0'
    );
gttxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_3,
      Q => \^gen_gtwizard_gthe4.gttxreset_int\,
      R => '0'
    );
gtwiz_reset_rx_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F740"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_rx_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_rx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_3,
      Q => gtwiz_reset_rx_done_int_reg_n_0,
      R => gtwiz_reset_rx_any_sync
    );
gtwiz_reset_rx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(2),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_tx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_2,
      Q => gtwiz_reset_tx_done_int_reg_n_0,
      R => gtwiz_reset_tx_any_sync
    );
gtwiz_reset_tx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB02"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_tx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
pllreset_rx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      R => '0'
    );
pllreset_tx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      R => '0'
    );
reset_synchronizer_gtwiz_reset_all_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_all_sync => gtwiz_reset_all_sync
    );
reset_synchronizer_gtwiz_reset_rx_any_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_14
     port map (
      \FSM_sequential_sm_reset_rx_reg[1]\ => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      rst_in_out_reg_0 => gtwiz_reset_rx_datapath_int_reg_n_0,
      rst_in_out_reg_1 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_rx_datapath_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_15
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      in0 => gtwiz_reset_rx_datapath_sync,
      rst_in_out_reg_0 => gtwiz_reset_rx_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_16
     port map (
      drpclk_in(0) => drpclk_in(0),
      in0 => gtwiz_reset_rx_pll_and_datapath_sync,
      rst_in_meta_reg_0 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_tx_any_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_17
     port map (
      \FSM_sequential_sm_reset_tx_reg[1]\ => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      rst_in_out_reg_0 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_tx_datapath_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_18
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      in0 => gtwiz_reset_tx_datapath_sync
    );
reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_19
     port map (
      drpclk_in(0) => drpclk_in(0),
      in0 => gtwiz_reset_tx_pll_and_datapath_sync,
      rst_in_meta_reg_0 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_rx_done_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer
     port map (
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      rst_in_sync2_reg_0 => gtwiz_reset_rx_done_int_reg_n_0,
      rxusrclk_in(0) => rxusrclk_in(0)
    );
reset_synchronizer_tx_done_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_20
     port map (
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      rst_in_sync2_reg_0 => gtwiz_reset_tx_done_int_reg_n_0,
      rxusrclk_in(0) => rxusrclk_in(0)
    );
reset_synchronizer_txprogdivreset_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_21
     port map (
      drpclk_in(0) => drpclk_in(0),
      rst_in0 => rst_in0,
      rst_in_out_reg_0 => rst_in_out_reg
    );
\rst_in_meta_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      I1 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      O => RESET_IN
    );
rxprogdivreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_rxcdrlock_inst_n_2,
      Q => \^gen_gtwizard_gthe4.rxprogdivreset_int\,
      R => '0'
    );
rxuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      Q => \^gen_gtwizard_gthe4.rxuserrdy_int\,
      R => '0'
    );
sm_reset_all_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFA200A"
    )
        port map (
      I0 => sm_reset_all_timer_clr_i_2_n_0,
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => sm_reset_all(0),
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_clr_i_1_n_0
    );
sm_reset_all_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B0003333BB33"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => sm_reset_all(2),
      I2 => gtwiz_reset_tx_done_int_reg_n_0,
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      I5 => sm_reset_all(1),
      O => sm_reset_all_timer_clr_i_2_n_0
    );
sm_reset_all_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_all_timer_clr_i_1_n_0,
      Q => sm_reset_all_timer_clr_reg_n_0,
      S => gtwiz_reset_all_sync
    );
\sm_reset_all_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_all_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      O => \sm_reset_all_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      I2 => sm_reset_all_timer_ctr(2),
      O => \sm_reset_all_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_all_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(0),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(1),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(2),
      R => sm_reset_all_timer_clr_reg_n_0
    );
sm_reset_all_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_sat_i_1_n_0
    );
sm_reset_all_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_all_timer_sat_i_1_n_0,
      Q => sm_reset_all_timer_sat,
      R => '0'
    );
sm_reset_rx_cdr_to_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_rxcdrlock_inst_n_1,
      Q => sm_reset_rx_cdr_to_clr,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_cdr_to_ctr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\,
      I1 => sm_reset_rx_cdr_to_ctr_reg(11),
      I2 => sm_reset_rx_cdr_to_ctr_reg(12),
      I3 => sm_reset_rx_cdr_to_ctr_reg(17),
      I4 => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\,
      I5 => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\,
      O => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(6),
      I1 => sm_reset_rx_cdr_to_ctr_reg(3),
      I2 => sm_reset_rx_cdr_to_ctr_reg(10),
      I3 => sm_reset_rx_cdr_to_ctr_reg(8),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(4),
      I1 => sm_reset_rx_cdr_to_ctr_reg(1),
      I2 => sm_reset_rx_cdr_to_ctr_reg(2),
      I3 => sm_reset_rx_cdr_to_ctr_reg(0),
      I4 => sm_reset_rx_cdr_to_ctr_reg(18),
      I5 => sm_reset_rx_cdr_to_ctr_reg(19),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\,
      I1 => sm_reset_rx_cdr_to_ctr_reg(15),
      I2 => sm_reset_rx_cdr_to_ctr_reg(14),
      I3 => sm_reset_rx_cdr_to_ctr_reg(16),
      I4 => \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\,
      O => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(0),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(24),
      I1 => sm_reset_rx_cdr_to_ctr_reg(23),
      I2 => sm_reset_rx_cdr_to_ctr_reg(25),
      I3 => sm_reset_rx_cdr_to_ctr_reg(20),
      I4 => sm_reset_rx_cdr_to_ctr_reg(21),
      I5 => sm_reset_rx_cdr_to_ctr_reg(22),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(13),
      I1 => sm_reset_rx_cdr_to_ctr_reg(9),
      I2 => sm_reset_rx_cdr_to_ctr_reg(7),
      I3 => sm_reset_rx_cdr_to_ctr_reg(5),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(0),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      S(7 downto 1) => sm_reset_rx_cdr_to_ctr_reg(7 downto 1),
      S(0) => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(10),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(11),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(12),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(13),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(14),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(15),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(16),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(23 downto 16)
    );
\sm_reset_rx_cdr_to_ctr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(17),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(18),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(19),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(1),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(20),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(21),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(22),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(23),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(24),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => sm_reset_rx_cdr_to_ctr_reg(25 downto 24)
    );
\sm_reset_rx_cdr_to_ctr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(25),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(2),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(3),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(4),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(5),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(6),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(7),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(8),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(15 downto 8)
    );
\sm_reset_rx_cdr_to_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(9),
      R => sm_reset_rx_cdr_to_clr
    );
sm_reset_rx_cdr_to_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      I1 => sm_reset_rx_cdr_to_sat,
      I2 => sm_reset_rx_cdr_to_clr,
      O => sm_reset_rx_cdr_to_sat_i_1_n_0
    );
sm_reset_rx_cdr_to_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_cdr_to_sat_i_1_n_0,
      Q => sm_reset_rx_cdr_to_sat,
      R => '0'
    );
sm_reset_rx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3000B"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => sm_reset_rx(0),
      I2 => sm_reset_rx(1),
      I3 => sm_reset_rx(2),
      I4 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_clr_i_1_n_0
    );
sm_reset_rx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_rx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      O => \p_0_in__3\(0)
    );
\sm_reset_rx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      O => \p_0_in__3\(1)
    );
\sm_reset_rx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      O => \p_0_in__3\(2)
    );
\sm_reset_rx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(1),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      I3 => sm_reset_rx_pll_timer_ctr_reg(3),
      O => \p_0_in__3\(3)
    );
\sm_reset_rx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(2),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(3),
      I4 => sm_reset_rx_pll_timer_ctr_reg(4),
      O => \p_0_in__3\(4)
    );
\sm_reset_rx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(3),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(0),
      I3 => sm_reset_rx_pll_timer_ctr_reg(2),
      I4 => sm_reset_rx_pll_timer_ctr_reg(4),
      I5 => sm_reset_rx_pll_timer_ctr_reg(5),
      O => \p_0_in__3\(5)
    );
\sm_reset_rx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_rx_pll_timer_ctr_reg(6),
      O => \p_0_in__3\(6)
    );
\sm_reset_rx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_rx_pll_timer_ctr_reg(6),
      I2 => sm_reset_rx_pll_timer_ctr_reg(7),
      O => \p_0_in__3\(7)
    );
\sm_reset_rx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(6),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(7),
      I3 => sm_reset_rx_pll_timer_ctr_reg(8),
      O => \p_0_in__3\(8)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(6),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(2),
      I4 => sm_reset_rx_pll_timer_ctr_reg(3),
      I5 => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\,
      O => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(6),
      I3 => sm_reset_rx_pll_timer_ctr_reg(8),
      I4 => sm_reset_rx_pll_timer_ctr_reg(9),
      O => \p_0_in__3\(9)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(8),
      I1 => sm_reset_rx_pll_timer_ctr_reg(9),
      I2 => sm_reset_rx_pll_timer_ctr_reg(4),
      I3 => sm_reset_rx_pll_timer_ctr_reg(5),
      I4 => sm_reset_rx_pll_timer_ctr_reg(7),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(5),
      I1 => sm_reset_rx_pll_timer_ctr_reg(3),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(0),
      I4 => sm_reset_rx_pll_timer_ctr_reg(2),
      I5 => sm_reset_rx_pll_timer_ctr_reg(4),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_rx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(0),
      Q => sm_reset_rx_pll_timer_ctr_reg(0),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(1),
      Q => sm_reset_rx_pll_timer_ctr_reg(1),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(2),
      Q => sm_reset_rx_pll_timer_ctr_reg(2),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(3),
      Q => sm_reset_rx_pll_timer_ctr_reg(3),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(4),
      Q => sm_reset_rx_pll_timer_ctr_reg(4),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(5),
      Q => sm_reset_rx_pll_timer_ctr_reg(5),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(6),
      Q => sm_reset_rx_pll_timer_ctr_reg(6),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(7),
      Q => sm_reset_rx_pll_timer_ctr_reg(7),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(8),
      Q => sm_reset_rx_pll_timer_ctr_reg(8),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(9),
      Q => sm_reset_rx_pll_timer_ctr_reg(9),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
sm_reset_rx_pll_timer_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      I1 => sm_reset_rx_pll_timer_sat,
      I2 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_sat_i_1_n_0
    );
sm_reset_rx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_rx_pll_timer_sat,
      R => '0'
    );
sm_reset_rx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      Q => sm_reset_rx_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_rx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      O => \sm_reset_rx_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      I2 => sm_reset_rx_timer_ctr(2),
      O => \sm_reset_rx_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(0),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(1),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(2),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
sm_reset_rx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      I3 => sm_reset_rx_timer_sat,
      I4 => sm_reset_rx_timer_clr_reg_n_0,
      O => sm_reset_rx_timer_sat_i_1_n_0
    );
sm_reset_rx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_timer_sat_i_1_n_0,
      Q => sm_reset_rx_timer_sat,
      R => '0'
    );
sm_reset_tx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3000B"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_sat,
      I1 => sm_reset_tx(0),
      I2 => sm_reset_tx(1),
      I3 => sm_reset_tx(2),
      I4 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_clr_i_1_n_0
    );
sm_reset_tx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_tx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      O => \p_0_in__2\(0)
    );
\sm_reset_tx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      O => \p_0_in__2\(1)
    );
\sm_reset_tx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      O => \p_0_in__2\(2)
    );
\sm_reset_tx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(1),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      I3 => sm_reset_tx_pll_timer_ctr_reg(3),
      O => \p_0_in__2\(3)
    );
\sm_reset_tx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(2),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(3),
      I4 => sm_reset_tx_pll_timer_ctr_reg(4),
      O => \p_0_in__2\(4)
    );
\sm_reset_tx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(3),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(0),
      I3 => sm_reset_tx_pll_timer_ctr_reg(2),
      I4 => sm_reset_tx_pll_timer_ctr_reg(4),
      I5 => sm_reset_tx_pll_timer_ctr_reg(5),
      O => \p_0_in__2\(5)
    );
\sm_reset_tx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_tx_pll_timer_ctr_reg(6),
      O => \p_0_in__2\(6)
    );
\sm_reset_tx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_tx_pll_timer_ctr_reg(6),
      I2 => sm_reset_tx_pll_timer_ctr_reg(7),
      O => \p_0_in__2\(7)
    );
\sm_reset_tx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(6),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(7),
      I3 => sm_reset_tx_pll_timer_ctr_reg(8),
      O => \p_0_in__2\(8)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(6),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(2),
      I4 => sm_reset_tx_pll_timer_ctr_reg(3),
      I5 => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\,
      O => sel
    );
\sm_reset_tx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(6),
      I3 => sm_reset_tx_pll_timer_ctr_reg(8),
      I4 => sm_reset_tx_pll_timer_ctr_reg(9),
      O => \p_0_in__2\(9)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(8),
      I1 => sm_reset_tx_pll_timer_ctr_reg(9),
      I2 => sm_reset_tx_pll_timer_ctr_reg(4),
      I3 => sm_reset_tx_pll_timer_ctr_reg(5),
      I4 => sm_reset_tx_pll_timer_ctr_reg(7),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_tx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(5),
      I1 => sm_reset_tx_pll_timer_ctr_reg(3),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(0),
      I4 => sm_reset_tx_pll_timer_ctr_reg(2),
      I5 => sm_reset_tx_pll_timer_ctr_reg(4),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_tx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(0),
      Q => sm_reset_tx_pll_timer_ctr_reg(0),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(1),
      Q => sm_reset_tx_pll_timer_ctr_reg(1),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(2),
      Q => sm_reset_tx_pll_timer_ctr_reg(2),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(3),
      Q => sm_reset_tx_pll_timer_ctr_reg(3),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(4),
      Q => sm_reset_tx_pll_timer_ctr_reg(4),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(5),
      Q => sm_reset_tx_pll_timer_ctr_reg(5),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(6),
      Q => sm_reset_tx_pll_timer_ctr_reg(6),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(7),
      Q => sm_reset_tx_pll_timer_ctr_reg(7),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(8),
      Q => sm_reset_tx_pll_timer_ctr_reg(8),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(9),
      Q => sm_reset_tx_pll_timer_ctr_reg(9),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
sm_reset_tx_pll_timer_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sel,
      I1 => sm_reset_tx_pll_timer_sat,
      I2 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_sat_i_1_n_0
    );
sm_reset_tx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_tx_pll_timer_sat,
      R => '0'
    );
sm_reset_tx_timer_clr_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_tx_timer_sat,
      I1 => sm_reset_tx_timer_clr_reg_n_0,
      O => \sm_reset_tx_timer_clr013_out__0\
    );
sm_reset_tx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1,
      Q => sm_reset_tx_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      O => p_0_in
    );
\sm_reset_tx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      O => \sm_reset_tx_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      O => \sm_reset_tx_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      I2 => sm_reset_tx_timer_ctr(2),
      O => \sm_reset_tx_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(0),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(1),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(2),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
sm_reset_tx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      I3 => sm_reset_tx_timer_sat,
      I4 => sm_reset_tx_timer_clr_reg_n_0,
      O => sm_reset_tx_timer_sat_i_1_n_0
    );
sm_reset_tx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_timer_sat_i_1_n_0,
      Q => sm_reset_tx_timer_sat,
      R => '0'
    );
txuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      Q => \^gen_gtwizard_gthe4.txuserrdy_int\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper is
  port (
    in0 : out STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : out STD_LOGIC;
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gtpowergood_int\ : out STD_LOGIC;
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_int_reg : out STD_LOGIC;
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cpllpd_int_reg_0 : out STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    DEN_O : in STD_LOGIC;
    DWE_O : in STD_LOGIC;
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC;
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC;
    RXRATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC;
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_meta_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_in_meta_reg_2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper is
begin
channel_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_channel
     port map (
      D(15 downto 0) => D(15 downto 0),
      DEN_O => DEN_O,
      DWE_O => DWE_O,
      Q(15 downto 0) => Q(15 downto 0),
      RXPD(0) => RXPD(0),
      RXRATE(0) => RXRATE(0),
      cpllpd_int_reg => cpllpd_int_reg,
      cpllpd_int_reg_0 => cpllpd_int_reg_0,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_userclk_rx_active_out(0) => gtwiz_userclk_rx_active_out(0),
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      i_in_meta_reg => i_in_meta_reg,
      i_in_meta_reg_0 => i_in_meta_reg_0,
      i_in_meta_reg_1(2 downto 0) => i_in_meta_reg_1(2 downto 0),
      i_in_meta_reg_2(6 downto 0) => i_in_meta_reg_2(6 downto 0),
      in0 => in0,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      rxbufstatus_out(0) => rxbufstatus_out(0),
      rxcdrlock_out(0) => rxcdrlock_out(0),
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxctrl0_out(1 downto 0) => rxctrl0_out(1 downto 0),
      rxctrl1_out(1 downto 0) => rxctrl1_out(1 downto 0),
      rxctrl2_out(1 downto 0) => rxctrl2_out(1 downto 0),
      rxctrl3_out(1 downto 0) => rxctrl3_out(1 downto 0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkpcs_out(0) => rxoutclkpcs_out(0),
      rxresetdone_out(0) => rxresetdone_out(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(0) => txbufstatus_out(0),
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txelecidle_in(0) => txelecidle_in(0),
      txoutclk_out(0) => txoutclk_out(0),
      txresetdone_out(0) => txresetdone_out(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
WrLPAmevOeee/HiaIGgPKffTsGjPw79Mvhb1LvIE3IQs20r9+LQOoFGpfUylEN1UW2O2frWdS04S
72SDyqvJ5A==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
C57Uh05FvDEJaXQ4H8lC5UbDO/jg7m+45NOtD4cM+eEYb3jcEPXS/mMv8e0ZOAe/mg7S5VXmkWr7
VEk0dR5AU4kxRj4XjFKlvVLZkhNdXiS3LQk/EziN2GSKJjjDKBkNHEfhYIGF1ZkOpC43O4yuYrxk
CIWTpVXywZi8wCaExe8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lnTbrZfs2R120YpSyobtyskobEgxZSAlXnUQXw1gJpszgY/hqhzTy3v0ru7GipkY6qPoEcZwNnVX
iD7GpCBRhqKix8pqMugQ1kvNhkn1r2YRhmA6XHA0ry90LNrf+n9uqlf476IBJTLTd3uu4ZngV06I
QvBbiq8tjaP25el1krCHHl5rfNirhuwiDDOMI2E116k0hSU8spCYQ0rZ4zCPJqOKT+fAtz1I+L2I
7khRnsRzR+YQ1RpBojQPxfqkEiv3A1XZQAUu2jSrW9PWm/3IpjLtJkZmcI7pciYLWv6MsTfFOhxV
6plNRVK33O7OxS/zjPhtulkG1IT36qOdQJ/Taw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
NYPBrFjA8rEwnRj94/W5n/OoJJ3VW9KspqmB8LGhkba5zTpRXGx5cP5VSAONdwboNqGe1cRhXJpS
mEHlKqR0glqNIxnLFETHEfkwnm/8dMDrYX6GKlEZVWbhg4uvlJIq7o63AhclqIqjyA+EUIWFI9av
c/Cg2WZkvMEk5Voduuli2eqGDoNjtmDUO4UdgeH75LdFY+E+U4xGGx2EjuMxwi6MtgMAzDD+P/gb
2nE3Cf73IZGJnwsh0ov4Y7OeTZ3lhbpUZqjEbOmWRvr+qHsDr7W/qKnJlzCwft/TK1nwPSkQvDoO
Sh4iuY6J4CC2wm95ser/gBAkQRbDLCyN6r+p6Q==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
l8u9KWR7K0iPE4cKBtlWMJgIHngboNXFVNkkmZ6xHn0dciEOTcoZJ47OzbolWOOFGMusDRe3wPtf
ExmCTLetP1a5jaZMnwKNMmVJqq0v1MCXmQo7CRSSvmjqubldjetWzfvokwLk6MZBAh7O+uM2lRVg
2JUh5JSpOyhotZWrrds=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
sS8d+5TDoy1zTTZMk5jun5fAGkESRFp8QMV8vg1sxwTYGe/MJptNpwEltS6HAqGJ0yAsHgTGiwbT
+PlF6ZE7GdA3glLDui13HfwGjVy0dNgtbTeWYb0FHGMjNDSJfT/IEaYDdKr1JpgrZJPIOQ7HrQF6
YMldqxFOawfLh/OhhNaa5tKLjc6+CsSrjpDc2xu/XL01G1T40M44u9ezedVs8kEEFbhhJoSZJr+R
Ylnota7Y4vr97XPxV540BG16z5uWCTfxzmtqjY0jRsdmMdWnhPVEemtBUdyBgpquhyWigLjIdd+m
9FytOvuiYqx/QxlsxkfK+SGt5NTbSf8tnbpcTg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jNC3g1ETgClEMyVRhJ9X1s0X3KSfCdTvdZ0hojJSjoINg4/IQZvPSTnm6KvDNN/9PD4ErCjmDDOV
7sMbtgU6WCbq/U9qhyKK/PWjXyTgOd32u9xnMP6sNlms5y7haCan/c0J3oVpTutiV6FVgEClXJfB
n6wb0JyxR6eXI1RBZNNu4xSis1Eylp63Pg2jds0dA3HV1PfmkSmZ2llTUpuUh9dt5hBDsgevFCqq
lEiJByppRy8Qv3L8bbNSl4LQSQfiGho07tKxnCrEOqJG7yd5jckcWNgwK4ONAZrBPYPjgPr/6etW
42E/gtZfx84l0bOSgB+lTAvbVJ/HXcEJ+ULNJQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
pTLqFXpPpE2wsvVFAPd6keg/FFvC68hyF9vLqKPMM2rj+6kUgPBCKgz90mreQi2fbuua+uvx6l++
PnxknxaYB9TXxHfRJsyoZX/lDaUDvlgNy3lgZ10JP/sGNlu8DMEiANoLx2Ohda9e4aq9Dcpr3IWp
CBAzAaUYSGBBZlIxhN0o1NGemu0bHisB4FMqqN144xTFb3G/ofll70V6WbXVqq4JSE85mg9m8Sny
Mylfwhg7XM4vQBhWx1WmUxD19oquKtZeWYm8xJ/0FtlO/dZW/v/IrTsBHO+g31Tuc4Yeq02xEa1c
lAadhPvCyPFXNR39xVwlTKf8TjWKchWjriUEHA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Mz18GBawyyJpgag5k/ejGuWP7010DXxbJmmL/KB398ON6rHGp/E040EN7rcmiOjYamjthKi+JJ2H
Tsnh2qF0B/TBwgXWQfN04JV3tPSOr334V4HruGr6OWUGQAHJKJsH0QNDci9vwkafL+ZLz1+0JhRU
Gw+LKI/lB6iQ5sxRT75gHKPtr4swUQdSkdcS9UFHulKsKMJPsSMMQnlVkHPnlvM3c5gHCbWM1V/+
GXVuzNWNhwqGZz8iUOKWTw2IVwb2FoqM8OcImKR2VhTloz8FFMN3uYbLd6PqzMrb/IOKBNzLq6ZA
HllfEYb6sxyvg7DpPdUkiMIe4F4KLLEgaFkhGw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 57408)
`protect data_block
8keUK5VolrWmOmB3aEJxYHwvdoNjITa2x9A0vtqlYjrKFVZVzEqDaPDMOX/mF+9Ay5gwcLYqhPWc
5Ly1NUjDxA5heoDEFq9kpi7SvezTMrH2m9K3glIdGCzeKDr3opU4W4OCRnQ1/ozTMoiGsLzO+m1P
4f3nHImvcs7li9wMJ4jfFg0ZjG5QTeammg3WvsD2dfPX0z7iwkwcjelJemUkIbwAFfKjpjMo2BeP
Xn4Je3hYb2d7NY94pD5CAJu1tvo+N+uC9QFPXWjO2DbVocNZt2OwhDnZPHJoGBeXDY2kNBKWpRMW
FgkKF1On8EXHEEhXhEu46HN/TkVLUgf0B49/qe7Xcl3LLBH8w6ktihSNn+BMNrJzzGt2SsRCsjdO
4HV5E7nnFKLZN/k4pR3oVW/AmETL3iRp5d7vbASRCbPWgyv3AHvyG0iNiFvNPGNjc+tYoVu+Rd2A
s8iZNCryHfTh/yMGr4BbJETjQYPuyYafkT2YVzScUtJaDZYw+M0HV23ojPVQkTbuSYNofN1lFzJc
Hhy/NJYcKuhje8fqAHZOnVlCcHnDH5Q3YYNpqCi9XK4gw55c3zu/oql/22ZkKdG/LRgYiVXmHsOf
HsTRHs2CUA34OF1OS6NDIZmbiAqqBpQyVkA4UC20oNC8LrTugWvEUxo5xL6XRZRbBvt9DOYbsQ5F
QHN3EwbZskcbo1p4vCo1bj5zEqjXetnhE3jQqNT8fkfM4skT+tUaqK9yHtYhOqrZu25B1JmBMgPh
BaXcbE+1ef1CpMXffuAv0UKLIPSTFNwju6hcN31WF/Ey2ZbEA73iQdEgUn7dGeZNaMRul4sjESgh
P7yWzDTriGc6AeWNO2jTUSxTsWE4jtb05uUOEQtLkD1XaOg9pbCW7un2heImWDJnNGyavwSAXtf9
Sahn5rdsYkKo5zrfpEx8yAJ0DdBuMI6UnGcX7lLyd/xIPDckVM/3/Dk+p3Te5hQ+RWlUrELFzPGU
qK7MMf6lZ1Kc9aAaqHYFMWCoIQ287UEW6B0oslnbiSPvtsy+KIpPxiaa87ufUVB3tAtDg+7rPbH4
jwGORrQbGf0i9bVlnal+SKLPvVRJyFJrdcsma2X/nWo8XftXtyiIVFjBaZiijN2+chX5Z6StYNji
rriamrOGUPs5GmlCO3nZtAlKZijwkDGFNhWAOB5ftghNWgKgF31ukpyDwDXtm+eX+5eK771uH/N2
UDo6m2XaI/dByDrR2rdlwq+35IvGthDsQVdsiReIZ7Kbi7Lm6lbGnrIheeAZYTfl61lFUBELykvJ
i5Stc3ZxCNElO27zmVsTx44R+qEFYsywXKIj1QPSAf5mod1kZFr85/iNnRjn1Hlk9q5bDk6z7J5t
vw9DKI91ARrSAhpGwOWmZSJ+CLDlImVRld75mOYGzqSfNKXPuMFRSaYu0Rt7uc6Tz2s6AzpBEfSU
2duCNTAP6kS4F8cXgspJsU2B9WUywfs1m1oVtabllLsqzTa90uHBug9f+Z+7NmYxK1ltuj05f4Nn
rYDb5W7iXoKUM4MBG2kVcqeGnwxXCzAsbj7fCiv9l+UNjHWTxH8ZZ36W3HlmUEe66DzgTfByhZFD
myNizk5UZfQHhuRfHWQPXyxHOfj39/d6UrucyQzWOkV8N828GgTftGWIFEcYqDJ/nEBfpDQAzETk
77JSx2PUjbP9ogGe1o3sOouIX46m6tLInmhZn33KHhoC2nSstMSdY/+501kCzZ48UWNKKTvGX93h
AMLGd+IVy6KnTMWT58cltQ65ibR+9uGEaPWbwI/Vq3GlilXIjlPmUIM9wBHh424MI33fAeybvlZB
bLKjWdJnl3L2W00hCCREM33m5Hwvr1jqSNMAtZBQN4YjEhq+32rixXVxvq96FUoWu8k8rjL/gVrk
8HHCNQ7DMZspCFkqvX2DoRJZBC3Bro8c9sKmXXtcVcip6oAgLg8RqH0iSjE8RjuuNCzH0bKWDcCc
RsLs7mGB9W3THtjsF58tUjt8den/iFHOleGa7EJZe/Jsco1uIPd9A9JzeCxQlAqbn9Dk9gr+7zER
Fk8lXtPhTDuFux/t+DIVZtGeLzAo1gpaVaLZ6D3GdcR1Atv9VrtEUP0j07jHX6M86E3WH/SMsblC
5nN1RsTIuPXStYYThlbSuJwILkGV6Q5Do0M5KF5FB0PQWCPImZVxH1ETLmD351hLaV4+WvxBbwnT
qJ//VHOKBVCQ43Zu1F0KYbjSGkqWGhYlshwdwTPPI4X2tex0bJxh8w5hvfkGIGQcuZkzAmpuu1da
Y+g1DN5NH1/kdOzzbZIEh5owJughRV3arXI4oHvDWncLfvFvj94NjH7u8PiSOIhwt002y5TyX5lo
3rcxxQ4TLU5XI98jaKq0rO+qyaMzdBkctxlJLtBzQCJj7ceBepWheFZkC8XvsXXGx/xFDFr7ANuP
4xv7ZzxvKKNrHtHTfdaXYYST/+BfDP+JdzhQkFi9Zch+8NbbOYHzN+z9lW2O8A1zxLt77c1ZSQC2
ldAPTs0p+pAjOc4h433ZiOefWeMYEBJNvahApAJPKh2pxvBct/Fj1NbJC7oIjbzLJ/eKkS9Xqzfw
dM+uL20Aw+24/+LcnyLdB4Ta7hB36KtpkcvhZEcyu5Irz+U+ozLwEjm6pVc/l5slEM3g28JlPSaI
kwXoKvxZHO+g6yNGi+ySmECdW/RoCvyw9F3SXQJByphT1bA1PJsxBztLewPyYqTiqh6cEbUZJlwR
8AQ5qALxXzcRFWpdYQpJxYiEV+C31TgA3g9D0eHmyowSxkGkmeiX+HgU9EUFdmyivkTx9oJPR9uw
/rmkiydkV3cEIHpLd/6LU3wMsWhKXe7kIlNDJ++qXJnRZ/4Gj2umKMOtL4RIzLLZJZ9Bc8lT48mW
k0qAY69Tsr4NvG5GgZcy3U1NcXRBHscMZrXXrghLa3KJ5BUdDQDOQThqRbwbwZaDClXfq3DZI06z
dErVm60bYj0CyRUoAdM7calPVMxY1kZQ+sk7ugpqa+jgJyyhuo1xV6gnW4hPkhOyx+5GOZVeBuYV
B5o73KTGSakAweJCFvmlvGK0VZkGpAf5axyXkFBwgUFVm/uTv8jNBjVilBL0cqTxtO7mf2BwOybv
8leP4NM3b6XdV9X64VcEibSYxXVAanfaK6kK6sbd+ATGFDIly6y2k97tA+qbVY5qCG5br9HAG0WZ
Mu3jLIIP/gtUfgtwQSpHNY/f50m8gOI7MYCyB0OsHHlSjqzjlQx5QNZTVgWm3M41pMlWedzlxFaV
pYYjWk2xjCUoIGqtEm5iXazB4AH13JZDc4ITVmx+39/2YeiSrZqN7EBTMFhs+xxqESsh9ZllXLQY
Bc4N4PgE++qhOxcHvXGU+wwUSVBUh/CqOp8MRvLRCy/lzYGnTxWYLtmtMO92fB7Cir6pLOVBcotn
OIeQKDh8lDk2Hmf4KXjoZEbOpD+LaZgWOdGuc8Ah1no+igO7VyXaR+szszrQ6AtH9UP183t41bDO
/8Z8n3CwqpR3z9ijvVk8FXqJZBSBcNhfWlZTAdOqBr0Gwpz+uFLk+Je+13Vnb/nDclDDnYd5WkaQ
Armjg6aBKqqJ/Dk+fhWxvqTEpAaf99YpQQCVSDPLrpYSy++yLyH2lxtY80BjXDoM8Ho+uPVtiWqz
1snJQziUZ9n1oI681F1xJwAZmqw1gJ9jxb22kdTmTpT/lPSdGsXAvuWWbwG/PzkiH1giduqgw2a5
y4iV49BMteWRedCiiTg/XtrWlZi+CakIS+QS3qJO63F/458dsbDg8HzV1GIMyYvp4LftayKOPMMT
xn1FrXK59iGie9VfZlbsY/S8U/6ldg2S+pZoXX/RSsal2L/CHANLGhINxuXCznzQDn1r1dFsj/g/
IHgicO3COQJ8ebjMG38dPPHf8RE+0iJvyhHbkvPUZpc/cJ/DYpf8xSSJRGnJtXcUsY54xFBshsB4
Dr5KRdk6gF4CxRdGsSAsRxvZhmd3yhGcsIjtA7gfVNn3XUkH32IG5cLN5DthUfOziivoOFe5R+j4
8vnmigpPMd+fBjSOjIqEeuJuWziX3tWWTmZS9hDqB3jz8Kmd0o+yCi+XSjzv01PWo3sSq15UOxIS
zqAxhhk4pTBXU5eGnfRpXqn5Osg2BxtBy3sN1VVVEKp4+kNguzQ80s69rsvQTmNIYRB5Ok5uicNa
XeYpJGKIDYQhc/ytnrs9P05Hk3lkEhOuDkbJ86FtH/wW9A9EObmu0Nf2n3oP+6BBLOpyMoobIXSi
V6FyTE9Ec5/JrXcvWdrz/p0VcNyhRrHcAtaWBZs4XIuX8JVU4A01dbWke3jy+NwFpuXxyzEnBKZI
K8QJt+OutZUwun4ZKhMGjLtTmjHG8yNnYjNfY5fefmlU7/s6qKndzCPG9TQA/hEUvmAKljfzt1iB
z3AqwxWdU/wCQhJM4WUXyoC2QOC8qPvXMhogZ3+xlokUssWYZA0DBVhzd7IRP9dTw9BxqhyHvAsJ
eMvyNTvwa1AJBhQZIbh3El8HpgDZBf9ZutPjNBwZ6STlBKwE6XvoFX41yMbcBkoZwo8BtgZa4dKm
sVMGqa4OHJ3Ex3suu6drmH++Q3pGtIdvVRiI+OXtDHBaQPD0RYHraSrF8rRWZI+xTAdnMkCBxw43
hvXXnks5Uc05XS2aGnExecuXiQw4S7Zi0GS/Dn/KOROeOV4NROB4fH9ox9IxFfpVFsTad0Fuc+i4
JFwgL8Wv2nVVlwRuRL56OAL8ogdQH3F662Iwx0Sar1M8vB9OZsiKUOmN2IiMg3UdEMx2enY3vZYz
k0WmEVY7RGh6gWIeEdXw/8MVJHFpPDuPNiXZHxQjDrnqVsk4KwIRHdjXA0QRbbBYY287cfbnGgfE
apI3BBm3+/ICA+smJCzMnnNxGGX5wGwfnfSPajbxfOTpGwF6pKNPpQxpN4d3hN/efUz3b4WatAJJ
3HqkY543zwoNO3TsH00yReFnXyao/lZFf0jzHkfQjZbp3bkEi5kBjwfyE5i6EiJ9a3yCcKHkCtqH
UjIRyF5mG+5li76R6Owsrbow4ru7qf/kZy9ihjcknh+ozu/1kd+uT2yQVPKMHL/6cVB4gMm8u5HN
NLy+s5DumngjZ/6PMR+uweTuVyKcibh0UrKqaX3nt9dBzUI1MTFLhV0VwMLZt/ypOhb8R1TTAyHQ
p5AXjkW03Npm+GlVamUBdK8jxlrE8P/3Cntbmd0tSngVkkAbkGZj47w8sYU6qc3IwyXuWL4c7jM4
rpt+VRkZ0kIO54PicPSzhPh6cdYFcUToC0ljzTNF4YU8gvKjyjGlNw6f9kAvN0lwtXeIA7b+YYTu
A/T+kERE5TKGEYIrmQYX0tRZmP+gE7jQnLhK1oN2y+1QrUoP9Hy5q/SCRJvnIblQNyunMc6qGlI/
EEKrejn0WjP3JXRq+EGDHEqMqZFA2Z9UJv0JU07Y5SjgxxVS9gGfHoSIhXKWLomzzO0L/Hnp769q
SHcEo7ScBcP1R47Ja85xJV5MbalykKxj3Rbdjzh34NxeEl9T6Q/KtCFf9/ZLNWozccVj55daDws1
xzAmOui2PGtASlMZPM34zumWjGgQGOKcd7FrX/fhwb0Le3gNZF+Lw9DQzzTfxt4c0kmRG451ze4Z
slWPS1f3W25od1g9Yer4ZKGyAaZ3Qf4i3pLzViyN0SonO9gvVYypS0Y1iMb55NdYq6jZl3gmnjxk
+Q/TAIv7BV0uQPNwhW16cleVTds8/jZoy0BtZc9Ccn/xgZilmigxwAmW6fJuL4SU89z0+YwW3IHt
yVmsAkSzCV1T1+dN/C+n08ZPMbmnc88RjVO4EpqJU0myFqy8UetrQ/tW4TQ0MlX/P4M1FhzBbISe
/lm5+2f5ijViWKw9CXo9XIwuOnaeSmPXYZ5yiToV8ytKVOAuTgGF3JG+ggWqM9pgjJ3kFcfuW6e3
D6UEhX6dpFdFtPs8I5PnApdA6USK1n2TQIz8CN1MTCnwtxOETO/OSZA0g1gAwcItyqiPI7vAWJxR
LXsnWDa7fvc6nWZgYDufciqtS4YRwqwxBZzuj2AJYiiBrpfQL23YlhnIJAdFMyHu3SMIARCDOSxC
3IuV/Cxg/PzVHzNrCBfk4zwGMxFziKLAKUuDINJSFsEYVc9vfGao6x8lQ9XGxnbeRxjREfcjoHuw
FGENMz8BQbPitkOol1sNN2vjL6HuSkzD/Jluc6JfJM4kXB2VuRjPBf4vk4/VfT3uKVt4kVU6MPy0
9bZ5TYcMBy3OEcucUPvPQW3Wj+gE7W9xlLPgsS/v2gtv5nCc8QtplqfEkJoVFqvpj17Lc60q4qvJ
TxVXTaTrfSdoZJE6rOSClKHN59pDisoBVDstZPtk9iNaQuU3ur8EuTna33qhR1a28ES7H7dDpcca
Ceffs2cdUAK3BQFLI170Yjl/3qpK5toXUDB9AosC7oTB7IbNQQ99vv2Q6uvYOIFXqU5fcSsY2JFy
PiupBo5fQgLx864Ps+QSavVgK81t2NXgjCJ8d4tA/o6ANfCrQea0wIh8B1xVV7E1jMCDQ0tObuvm
Wokfhi5f3cVj0x+l0yWZmktD2bi8m0eW1y2JCrnrz/ahLFRZxrlm+VW/W1eVm2Ca8IBIK8ihE/kt
rQxqCNwNdxTy+c8S/g4Iwumq1nCdnFkOfqcpbPqXkQgF5wboDVPmnBBcgm2tUU9PMMau7oFCI9c9
2tzF6PD+QgiUS0LMNXcUS7LUxtaq4Hg6XqXDky6Z+lxcSeM5TS65aTeCTPn8auJN9oRmng//7lx3
2xVuEAE6QNIwiZ2EwiC/mfcqOogJ/jdmKcnNGdiPgAFP47wwrUeFkfrnX2TPVqRNwzeT0OSVW80J
GYiP9OfMsKRgQcBuWBaNrJqjuSX4hplnmg/1c2DTRXMElFRhODL6ph4C5t9TIblZXtcaepj4YrxH
qokBf/enG5pN2NlOA/pS4pPa2kk0ER5KTV7Dhm9p7vyYyw21pUM5WMqFrVdnKFCwmtrb38ajRgqP
oBMyatMp2uAsmhDduk5zFtN7MZZCdnpWl0A/9Hgl50OljDkM+rH3/myR18W8NR8kSY48vcwJR0HC
28ByZ61X2tOOOgNsuL7RFdTVOCSPbPV57Vr2N7H2+a/2ZCxex8sbfWZV7MMty4pBoaL/rloP2hMi
cg847iBr5/MdwLP8ZYmpyk9LL05SRsNUXb5mjSKX0mMWNBLwyovj5BBXpAL47N+5p2Pa4zI6224s
3qohTIl1waBebq4Vg0Hud/h9stuLB/OfIUN4ct8wxvrBB4vXW1394IPrgW/azAlmzoIuSm2/8gRx
2ZB915iG9d8ZEbTDRa18WDcQxMU5lPnpJ+KrVigBl4uvQQle95qEf8TDS3BURdyD2eHBxoJWwFUx
NZimVTKDifcuCk8PboCDzF7t9fkM07ZGmTdMqexb2cUKefh9wjjsaz+MroQYHvEBR1MtK+NYCqMD
3Z+3Hh7ZjMQuo2b9I/36phmt39NhdsSU4HzNnM/hBDKmI5mUhdq6gslahh3YJKFn8PbBL7/24oO1
CKXMXMQRapaDUyBIQUe95oQovO1yM8OeQjzgtYNKyKAg6nKaXxwB+AZ/q61OsNi0cOvm17KCxtp1
RT8FziZmMgU49kDTyt37PYeROtyL1zBOek8yxS1hKwTkfOzCV6LWOdUT61hIkkFKw1xX8w65itnU
B2BfjTvE6z6Yh8me5uYgJbYbhy3WTJB9IGMDe5JQ6FLtGola3xAZIvGZXhWLQTMwbA2MbmxcWqZJ
Ip11hCHnmhhbH+2pnyksMKyMr5qzdN2pz6QL1odMQejfjw5QltjRtKpQgLoca6/kF/+A3NyKD4vb
Vqdi96YrV6r6vKMzzlhtzTXLzIx5oL5NAxqIX0sKar3rXQXqaS7F3LStdzljpQX1M7eSqrWe30do
1y0V+lfNOYNuYAzDsDPkVqaqmRapIV7m22k+gd6GwoexbKovnk0jBtndZIipe/QSXdj+RfCbgIBx
kMAP4iV4AJ49giiXR9HqY+OHXWqPUDnF1tLJhq3zVwP6R8qOBuqAH+2mM5hS73GBtxASte8bFpjS
LehwZYaTf9ElxFhP2UKzC4JFVqs25Pt9RvKXBj76ovaNHbaqsrBCILbSTpajbnheoDIoTaXAQKTW
HqmfCIICnO7dSsyRynJwubr3Ea9+76plVoF3sxgfdEmBQbkSgteFt5cV2/x3tGWFf/Ygr0rl79SB
DkoUyIkXDSW7P1b47YTvRkTCLUU+4nEquBobapNmF1Xk6TTU6OpMu7UmhETNCH+InLJkmJp/nQ1P
fU3mpEFmp7Uq6kcfcm6VIXHY947maNRlPb99OJoPlayUdxZwPeZD2Xevk1KqqoO4CGvc5G5xVW2q
UhvMwKgYisW8u4ADQFi2S/tPt5LtUgwD8lboMiMCwycH7E3hwNmkrQd3A65JuQIoE4IFe5D6Yy1O
nz/x1rqLWO5SlP3AZn/EY952DlVMU6FF3HQYEytU4ag/2Gl1zAuptjrf7krSW/PvuP4yv4lAcCl8
FxxAib1XdaApSVZdYh4mrQVCo9peYuSaa1fIILrcU97h4pmT3fMuDCnoXGFPG0hi3iG3SiC5pXvr
DzEc8mwCLEhkrCrnLXHED2zELwqifS6NMxLnyuwQabxqRZkdqeyxgRDGIq2OigHcdgVnop7CF71D
y/tWBWFJ6c9OhmqWbTeMTxyJMD8e2XfqD3HXaUlWlmNwOvWG++uQtJZHhQ9R+6uFLEUREbxhRDsw
FC5NlMntLptfTQopoGpSbO5PjiS3IlT95muqJwcaVWKD8JcUDOUyQywmSKugZuTuMmgnWXC9HNfb
YKeDuhNL/kG3GCqmOVvnyZrLEd9ysYJVhFnOO1aYlXZ2e1W5psi+RwwBuW8OynU78XJ0YIe7hDGp
mW6WBqckEXxXmU4y5+yzlW2XRAEQAesL/iwGx5FTqul/WewNlkW6Ct0sdOLHF2w3kK68gXO5+5sN
VJlmQT1hBgnGc6ct8hIoDsK/mw2EaT5FxdjPzLe60OhbDFOESr6U44nJ02ipgcIkFkiHkGidZh+Q
YKHkq+isWT8O5Zno1mzS8SUcAG7O0OjrjysbfX1GLGSnr77aKDIg/bzjCv8hRExncx49xtN8yXtB
U43yBQ6C1qeq3gswZ3DEyIA6PXHb5+5mJRFAfdqRsTPCqcG/64ajW14I2i4nfUQ2I+DrmmSNzOTp
1WqY9RNR/KmhY4YQXnlA12vyxVa4quRmCKsvWMFtrQUFUuV4pZaW3gqy2M76A77mAiOxdc9PIiLb
MWcu0p7SxAnbzzsubxIoIhqTTeWIl/RdAvvwytr4aIzqDy/ew0cR5jNsd+wEB6UnkzJNABHxRlil
dBqG7anhFRO300zgNYgNunoyR1V/zXLN7S/mMvryNVDnNX1ejDcypCquEd02B2m6TuLzhExEv+AH
EfkWarTJfCtD3X7Z+II+KFS0xZISOVLeDaMXDwDuWvz/99x2Mlqu9rX5mrCokgQONhrwx/xbxSch
EXHnL6nWRdn+pQuT+wva3/nQ7vrhJikyb0Y7pCD3hlxBPaLt0E1NzHPZ2L9zutL362qXU2OnZn/i
okR0rrPHcdNy/bdkSD2bGz2uhz4W7fp96xjoKVbFZszV8QN1V/i5mvrEr9yeq8671qiIZ6/oWIYg
Op0GmzjfwZPyUZWOVbFgYbMN3p345aSc30m/7/ulw+6py6UdGLtUIJt9/HdIhG7wxuKhZav5+3Ym
N0U/l9RJrazMLELfWGWBX45eQJcRcxaRC1FfW3On9ISU85zgCjT+rZokMcyg3FtZu1+umGWyzw9L
Wh5zPOrQ0VF2lqN+6Wgi/ZI+IkrZtGeGvAlC5riJ2HjZhwKtJ5awtq6W6BCWkrkjZZ/+rtdH/rj7
FTuyFLT6i8zLKguxmLZTHvZcjqTqUNTfD0kXH62sd0zfJFjPvHsKVCC8YD3KGnnAfcKtsndQ1m9J
7qN68XqXSx5fYJQnIUgMr6FQoRA7UM+29HS92wpe1RY4wycaZ4iLyUiDijclFXICJ91RReFLu345
YkOlFwS3/1MarGn1tn54xU0t0z4bc224rFQMEensch2oqZEE98vEY+wIXV9vOfE5F0Ax9ImZmFw7
bPYd3aTMND8y+/8t1UU9tN+xpYZnrQA+AlGhFOdNPMd474n06VVUCDi+egei61O+Tl9Cuz6+Pec0
lQcast809VfrQ7A3VUDrAsC9I1aLw8vgaku9IZf92cyoHaqPYRd/MR++rz6zn94DaIVp0LCSSkWl
JMyAoFrxiyjmGBsUgHIHoF9sZbmctJFz2pe+gUCXrWGtmobbvlL8n/w8+MY39hNsIkiEOJGdc+Z4
+NFuCbVRGE9W/7pvRrRfcfR7Fw3geEiqdnnV6y2F8ZqWXFpu629rGTpR4Q5nQqRt75udk3JjuXvT
e6gbKBKGRqww+WhTgC1rPN48vVQt5GOrOV7iIQlFqVstOgZ1TnawpBVcwma3c6JIw3bWBdaJISp+
D4YuKW8605WdLvlHaw6/jybrYZBIkVf4mDfuPw+SgxyZRriSznGb8TWMGaTBqhVXhzkNlhusKpJr
Dxn1q+c3Ck4triBpz5pUoM8YpXDn3LjgWTeHFQhq8f8fENIUUUWHBat42tRyCxVEglUclCLLixes
/DYDdLGkvP1ISAMxNUC9LuKt5MT/a2cHoM0b5DOqBufnD8IOWtP2JSaigtIXfMQZSpJnOUxkrHyq
z8ImrnDdGUJLc/VyaZ984Uo0RSYCRdhRu/58EwywyxLDxoNG2cawAMLLiHI1WHlkxfzVbpzmohFR
Is60vtNHMl9pmvazJkTnEFQw5o/QZtfni5oXPEfmvTA4xIyQE7I7y813dDQvPxVEG6jo4hUhdoKC
OWNQGGwpiN3UGqpjZxFnB31fjB2R7RQCvJqTmq2BY7HS71Zqp24p7kuc7EfFY+b0Ra1mrHVYab/n
ePmo8GxmNRa4BwAiXec4LzjJZ1pmbC3TMJVpyqUxt1g0k2TfBJ196WmbdQRyzHBlSqCLQnQrpgoB
mTRIQ1rsPvNQphgTMY3BDlPjjXSWPD/BY0IRE1VXWCyynOzGIm9pKLEbfQCaP3elbBdBZ5w9emGw
JZ/wO1Ft4yuqBT0lQfP3nYkJeJghzniGjZSmdSG0+StPXH8OTCCWaEeXqirVjdUAIY+iWyV4p1R8
egJRhPhyagVoGg+WT1NHDvG4HOgwLOZL26eEUUYOV/26MQZW18jegbowGi/NAPzx1PlzbP9u42Cu
evhvzDFDZpqlq3L7pRcVbdLXOn5ZNSPnlFV2dv7Gw6hKBlEo7aYbihZif9Ur7NZYBRjOMG1RVnrw
SyyrZRLL6E1a7K9cC6z0Wd29wipQ0jVtqQeC64RCuHM0t1wIQUxvEeDVlAggR0/mSd07Ui7JBYhO
cHiGDsCrXinl88doXPv6PLx8u9LudzDugpsmHXfNsYYNJWosdVR8yjIyon2+yAKIXNmrBz7Baidj
FX7h02WUem3ULHZBa3HmH9AAnBrhIkYPnm0iZcDG7AU9p66wbCQGyBwGzrktB+8yVJFvDOHAXyBS
Aow+IuJJ9eG2Q1Q1/wSQvwzN5mtilbMz9wREI+u8ExhS2+wDGRypP8pn+FB8IVb+jPItYNl0YHKB
ih3812uDfp6MPHEFmleDD600oFGktVBJv4fdzmr1JeSVJjLQVnO+JXciQ9+ZOaRhWvUqmNmm+y3x
EjzS6yQEfmgAWLWCfFr1zJgLteS2nigY+b80kTLkCLjw6XX1+S0B4ap6rWG/D/SHr6/kTVuX+IqW
D6VGcaRqjgIFarWANSsaJ7c9aJVjDdb3CSMa3FrKn4PebWa7ezTKzfQq+2wjJ4VZmhyRSpaKLH5p
SVJuouv3BsVB1EJof+PCH7oxVN8NLha0AJmbOub2iBPbkBLXr0V31/poIpPhxUBAiUYOOzqg0VQo
4LRn+5wHaD/8/3SItg1sbjd6xK4rSACgMW91OhH5JYE7kKVVFLwTa2H4JqYDqmFButXWpQSTycKV
T9Rhbay4kGpm4yD9ipXCDzx08z9+IEi9XH4YCekf4CPRkYwwhrOyh4wzfDV387+Ocz9+ejrk0yEN
w1YP89N5dkR04Aog/gv2YdQPEFz02iG5vwvdKXLpSg3qeHXT4cXPbbxZVQfoX3O/B1BTsqSvVhxg
6nSOqM+2ZdNsivw6czYcFZCIpiNbWTpcQHXoROmf+b2gbUezJCuCG17LiP/T5Da7d/MWaoJT3nw5
3W2ys7GLeoBiz1i0avxBqSMHJcxAv4MnM8A7AyrXq1k7fkONqmJKdyuWNSg60gnvo+VmqQRi0Zaq
HrxpmLVEAH+iEudRRxCsPVo4Dh7o9/vyx4RFp/pg0aHWqCt8Y5fDy/PdVxIyerKQdvgq9AsR75P7
USSIDJvURtkkMWs9LJwXhddnwo5ZKhC46fjSE4716nlVMIV179StVseuAbIfLHA+Z8c9rKtpGvF6
NYuF/LmEqkN+rkQQTtk8zrZY0KFkgGnJCsury3s+8yNDh7rDy1GpnQIR2YIhNQuOgaToaZm6N5Bp
l5oAe2cA6+JX/5Z8LUiYXD/6Jtu8K9DQELQnx2E1zNZUiFEJg6elNNwoP7JjKBm0Uyb0GU1nw1pp
azOhhF1z9vJwHoM1EjOF32NKR6NJBffdCQR+zm4+/BCjLLJhY4LJEdWELmqZTmvpXekkGKy9STID
K/v+aP+I8G5k1J0w9w4lmV6GCaWpYS8niQwsWjTHQWaotNteNHrZzp1uHiKWem+9kArQ/Ea9XHCS
dYCi2CHgMIySeIYnvnNwfHRqAYFN3C1zzfDoDTXQTdWL+5vcNA6Xtk+nBIPgFCZQ+4rtwOh2eNSv
YYMDC4e8A02Jf1iKqpsaUjZK7ALVD4EVq671Jck2e02IWz3KVSU+2AhYw08uD0w6eDaLaKo2KDhY
mhkjBn1kiashuh6TGb6Ga0Ub3VaMbberIRTYtAq2DpVzwY4kymDNq8og5rpKUYHxP45NzwDKn3Ro
U0FavrXZfItH/z/ma10AglO5+pLazGwo1XWnFfJni25LFZDECAbV37RsYOxOnKn3FowT1MoDvDNA
XhQ2hAsOFO17l9oMNfDUzCJbXpWRojKGkx0N7MGZUHWQPfZN+T/uBoXnUJ/ND9CQU13V7U4+UZe7
lhUxfBviisoKS21dD2bp+PcsO68h7U3zl7GE/lwYJoxn2Qec5HVfjnj0ZaveIJcNH1Ta4o8KpAOJ
lM5LhTIHLHFgvQkn3Eef7IHSx0Qnm8eJ8lJ4TPnBoLI3iKqFVmHCBV4TmcSCEWNnsTGBHRS8FT6h
apwtPZfCXI4zu+nfbyGyr0PYkaUMh7nkgPV0c//T2IJ+0u4/hc/PIeaJrrbEwKS1xFnE5AcYG74o
6rlEbs64MXFnFyds9IrNCNjbvkZq2bsyMLyGyFygFD1g9NAuYdFDV4iXOsq7r+r98OXciHtbwy4r
hZogyhOwuzAXwfsDSvZhJhpvWEm+4E9xBl+N/+1DU6vkQ6qucbOCCqkMs62PLZVlwVu4JHI7jwIK
3NHLutZeVoJ0EV2jCHU0GpFb0W43exulvCL6ajOE5s1af1HmVIrGrlSJh5VLR6H5fu3fmPP0yvVr
+BY3i06fuYO6B0iKmwQsBb4fpA45CSByOgc+7DOmvFHw0jKOkB/msJM/orjdaYAnLMc1FqczMjkZ
3WpV2rMiH2gKzRxJkCuLFVh6Nfk08yUVrlfFGh/qEsRFj9Cufx693OpG3xJu4dmuuXiSSRpbH4jU
gzuvw+llbzwpQPNb4mJeAyglsXKgO9zmW9OxzHQd6OWGTUEbVKEr0hQofBUKcJNrYzwUjPnTR/y3
ZxIvoqBQLJsn6a5aYZYOq1QlWvjGaO9o8Dij7Wm0JV1GGiNsFASJ2CSRnzRNnR0LXE9tnb0QOYAO
Gv7KnLY1qFdvvx7S8bVV3k7Hu1s3Rd5h2PPNsn4fuEhTY+XBBGH7DkypAVSZkXjdvlJfXAVT99+x
pHETz9gXGRNByCWJP5OWdgp2ni99l61AUAmLU78jukB8EuCEZ/UDqrRIuQtD5EheCgkwLxWrWYDD
epnNpRbJwOUfPadXGFz3C0UkG1WDN935JE5WYJLvlPzbDjYsYUOxyfaTW+Y/EM64cl2WVW2+QqwN
JaOQTP3ItXob/e4hatcHohmUgnPdGolBDuc94zGcIjpLUaMZZP0UVFfaOFfleOeA8EcOkO6xWJKN
TIl3n7Blmfd+hp4JFGS4UkeKLUrKhnL/lBaTLBbr+7wgp/pE+5s0Zxbw2V+RMjgUUcbRNBcY+Nfd
MfOul24KiNJQ0bSsoCdu2oRPsnsn++f9kAizu3v6X40o56Ai8eUDCxpFtEWPKhqReKrSOiW+IHNX
6H87tR2OT2+l3xAjrpDxjPlTtVuRg+aWPXTCB/gL3F6LWJzjuNHRlxyZe0uaSEf0sf/dWaUYM03l
mFyiZQFJbOW9sW6Ztmr9Q4hDHeKCAgxuazDBc4Pswh9mvKFB6EL00J5jhIQZ21t72oCFYUAfyE6P
ejD0bE6HjMnK2kHnM1Cb67x+3YTf8RlStmhZkOhObDf5VryRaDNc4gw3yAnPvlugGxRVBHxcAzux
eGsYC1aiJTd83IGTTvDPq2NtUd7eEL5ihV3rbdGly4jIJYsKslgUxKZUjD53TqNcrZa1TL+52ej9
v5G9ohcZIg11H/Esmf3kp5E8ktifZQsrC8O7kpr1BYM3lir3Vg5WcID4G09P54A/vRG0c+Ad6caf
edM1rfczOHOzHSXlqUjiUCW7ULlA02qfGPTyBKunauFAXQ+iU+kSwr9Fcff7sVGTBIPj8DPAoeUE
L+UzEQqpS2ICjA/VREZYWM9upZXbh1a33TYtfgTFGV7EqxPE/l0KIXOo0dIsJu1Td388c24znJHk
gcvymJHC0+hXQp5E1KROzg3USHRWl1qCWlrooSvM/JrfoqY+VZTVfuFHyXulBEWYoQG0W2sc6WeL
BUEWj+TUVhLdZkNSWVn4JdKtW/8hy2tFOWQEvEVKlH6rohgqq7Vp6+mqQRWQHwuiNRG2O4pEfIMV
r/vzxGoZ1Z4zLw9VkOP4MgAzdtLSL6K5GMvO+wHsxHcaAZ1VC34LirY4RdeNja9ws7CD6239/i4k
9k1IOx0h8rJGP0UVpKnySTs5LPM/zMwOcpDAB7NnnYpHSecrssXsyAOYnT7acOQXsahdTK/BlCNv
OH4PwWFJcCjb67PhU31pIz/mnPvqGZ2Kg3EIDLYdTDfeu4JXtOyCF+sLH+njVfypksZqF9Qfyg7N
Lp5yUC5dr1iuHszDRtP36QjdFiRn5VQHTVvexhFOakvrfyyBAeUDf69UqGRoF6CEUFx/A2NMIBjS
AvL3cqFk2V8OrkvC933elGsXLOJ0MLCv/TNO/JCm57+Lbv9EKuBlb/vcPSflSu7D+5ODt26P/0Xy
IiLu+TKRv61AR6fGGgpihFCPQ348eUCO4eycCVkq4ElGqiGsF+hY5u2qRpuFtP4CIxR5bXaWfYs0
vBz37wEcuub5u+hmYbRCbXYOJZTouC6m4h/HqP59m7HhOJ78/9fJR4azMkpymXKn4zKM7wQUrzWl
8eFLRNQBz6D9m1Wl5LV5WFb6tajT0ajxsBG8hZcDSFZ5MVcPTZz3zTa6A6ow9D7PFMPZoC7T11iA
HMg0wodYpgwpqVcDCYBFCgupw18bhr5Tn06rOcTROUmgvmjUh80rwaSIwxqAkkxvs0ZtQywnr2KN
7ap9Cp6AujWiSO8y10Q9H9Z96RlvxacxkzemdhcdbLSTldxNoF1ikMR8KKw4NEH67x+fFYWE79Dv
zqmyNIWgzCKEvNA+XuybY9HB9t9SigwOrVEbm0WQupQzM7BCp1uD3StCjFzQXUnrr6q+0t/eZWgA
jFnWDGr15jzK0N/o5YuRw+o3MkI9Of3cNcz8Ngo5b3oCgkAiD1kyjA2bxxnCa/xXFerHOcDpgZUf
RB5Am01vpLvOheeJfACQMFsu0K2tWLat/03upSvQSMuY7H2aXaR6sd1bNM8g7s/zPcI3EByLVARF
04rgcHOkzMRzG3mGYQN1RX3d5C9ZWDX5LL9xjiRWhGkMISk0kEBk0ogcFe24xxKQJVZe4y/ewIP6
94fbUibdFh4I15uxI3/BrIDFSf5ZnNo0RLBQ4k40ujOGy2UVAQQ1GdBHZKgtHdPwNcwOtXuIe56H
1o0aReXdFaGA281oxPVvXpFYlBuM1bNw/LSj4+qZyayzOqBqq9lJdHDTODbLrQFgedYEuKXj9ThQ
7YdJKEBdC6DnA1GNiQsBWl/kctodWRt7246DQiTXfZAfoy2daifoOWSdN8O/+wZ/O4xQk9GjXMAY
U4TVarzeMZ2681FnhRZQzgUANXJATeufEFQOQUXqHUObGBYQMpoGPaNzCVSFjCFMVMSf2t3MTAZq
xXhxkOqOo0fxiK1VztvhJM0Ip9nDKImgtegp7TT945QpXg7gnHbkFUoRoDJ9DLlODh5nQpz9/Ht2
7/Vnp8jtWsNXBmP7ZPLMhGeufI//K0wdUqqWfubwji2PYWXUXvc+FW4DsoDP4IzriNI7pHpcUR/0
rF7s6NBojb1ILT4AiG3puN7r0Jizra+FNPcLpGaF9hKdnrKQiTqm2fEpUfeP1QEc2pKTr5BWqjLB
nq3rUrJ4A7PAW9WODHsb9yl/owGja+rvTYr3cgehcnw1BuN0enq3rwqx7N+89f4IyCrklSjTf2wN
xL0BY87UD3suN59qxKK+TrpyO2ppTDJ0N0oqZr5J2P+Wk3DgAMnNdPvDF3dsPZy5LQrZPdIRdxhj
hueLe12lBVSQ6z2CLsI++mnB8Ocsr5FjvAe43EVtRqHZWV72g5XA2oVh8SPzcF4ouJgplRsNafqG
35gyiUmPElv9ifjZIIqkWfwwsilpebVvTuGhVaMrZyTRIST+aoNDjFTUIU+6XWQ3Hv6jmSSb7cEZ
yDmw/O8BZNegff8Z+JS2vyCAReF+BPI71WLcQxayvyTawqs66dcylfsOYhC2rkKiji1B2oml4U5h
3HT8uJCyVASXvuZEkvctTjDoT6dGOXpbEyNJHg8KKg3e/d0w001QWFtHBTlktRzXl1a5mXKBxkj6
4qtc7yqQOL61AopuawXLBEY2ALMwTxllBiZY/aIh19SiVEuuJ1ioFkL60BXCHOIGDAoElfHgdysu
JB42Ud9Qgfo30ygXtTDew2iaVEowG6bO0D3Adsp7ETloO2z4YyU+Q2iht511FNYHnLcu/jtOfjg4
dQTSt3iDT2KnCF352U2a6Pd7TsdgNB58lGmtfcsI50ew/6zetNNbDyQIY5TSpbF2E5K8CAh98toK
aiYGa+4i53fmzie2wFwMdLwth9+RSRa6kW7tYRPeuubyy28iRasj6NayGwlAl7UkLswan2qo3CB1
1Ac4GWP7c6Pszap3EaxQsQmWxXzZZeJxlThwQNvS4J4FOu+7yUap48VwwGHWGuk6H0wPo9Ds6r8m
7SPuUpnQ4SFdx02/u3tuRYyutWEQdp0P+g4pqIveEqZnOsZPNGY7gDjfcdwUuXw10bOTUXCc2/+u
4N6KHEF2nbnUFAgTJgJntzk39lblF3bKOiDWHV1F6bOxymxn6gNmDQ7APuBxhWzdnG3EO3qE2up8
ws3GPSalF6hh63fM0Xx/I2F3GrKi4cQ/pl9tw5eb1B5A3pH+hyUUYDyiDrAYL/lSmCWHbhUvAwG7
XUXkMsMDc9S0aSXuNJcP0WqZyBfCH69It6fSAm23QG6ux/iqh1GzEMXgjuXeAp8Nv8SUsUdiSVSM
1uAHlOqJkUqiqyXUDdpJd1h8E6FIEpqqyswPnccnP6kHCiCTLXgHDmqVgUo3g3+sBYXCt29XHVLf
iIrlzdm2k8PFW6ns173kyP+ZpbN+DHTOz0VeAqo6+NtILlHiIM3ATulGdk3vXNPZYMySs1FQop/8
2M6dhI1xNc0kZ+B5LsspvzIL4XG+X3OEwn2sOlpOkt2IQFuB76/rh4TjRO8W+Gn6xbbltL4xjWqs
wVsB5h71LG0m3iXiVDXkCcklySqjwDAIhUyEdiALm9xJnTHE4j2tzUc0cpvNqZbvm3c5CMJnxacY
wTnoGm3bze2aDAgpGPjsvbe1saugEI67sdnU9M9SiI/F5y+g9zkL/PneCimDkRgE8ovzu0gdoPnU
BZ9uzsiJepOBZMsvqJ+TiUABQN2Aiqg/mXxH87W3TTA83eLiHBAOF9zAQN0e7m9KydZ5GoP6kOQ1
8qheBilcRea3V5W6rvDrebXjIIxRMLlVr/aeCAgcGsbCueTQ/2NAYL54XdUtIc5WblZnjCCeEjDo
uS05X/7cfPP8wIjD2Q81B3nK1oAdu/NXgcI3D47ZnBp53zdYe7o3YRkN5G6Oy4vy04+jOH3HYFSm
dkX9zZKkKjKlnkLG0uC7HZpkQ+94dVX4oplDTkXnAej/l7aiUI2M3p6T2HySJ+bGF9B4U8BcOxEq
A85TKPqxsar4jxd+W3yDLkCSGVymI2tAbzFPQwXXpWeUf5C2U2/XwtP1/cWyxBs/AB1WoTdDhynu
ksOy93uhMl75bv0flS9iyKCTyIHnPUUK0wdQ8MT1MM43l5JxlN1YZuxXpqrwXWWfzFI+vthOrj9d
2IJcDlQibyYUrDsctbx3dfsv3FhY3k+TuWFyWDEy0uYkq/VZLZJtGqJVj6gGqtsSE9gak7xvrLqU
Zu040P3FouovoGybY6LW0D45C/Z2cGYSGH7m3aBQq75SRMJ7ZWJu1k3h1aTCN9FhORA9MmkGqEoa
ms9v7lBrkhmIVypttgdm8313QzPZtne6MwLa+/TxaQkOcYwjh8QBPVAqr9NDpHNgfZhSrKiQkoiW
RXusoDtL9c7csWsUVBHFBba2bmXHfIhLi0ov/tIXzu4oluSXt+kt3/mm5FoDFPUvOZSf8xYn/Iqj
CHDMq64Ju47fgwyqyicTXRFzVZBA+Ob/7Xf762VguuflFVQusJ3VgrssO4Q8UrbpquT0g4dTgBCA
rc4UPNVwF+I5jKbjvEndIevIXcxV+uCKIAKVnIB8MLwM9lu0bJJnzkAKePSRPXhtIPX5fDOgiVvI
841LGeS8W03laXDQZQ/Aa5bMNYw13w2TuMB0SybM2e7p37CX8FxLxvcjijzy0AuhBv6TcNphnlVM
m+QZKl0V7wiPHbYssJj7VfGJU1E5B2++r1ffpMrdCH7ZYx7JtNot7KQJCIHy4ntqh0FviujKCNf5
sg4HywOsaf5/bMUXOVBYKtsruTNm9bODbjVF3SKvXSdYhztsi7rUjoUfBvE4yD2Uykr4AiniLAzl
BuTd169vQLDQYLbbjjPieIaL8p/0SwbCpgjRT1TIHnkak4w3Cbm5JDj/50EReX1DTJ0AItCgdxsk
N5HEJemAYVgR22Hj/51Q4O31OUrcsSNq416VCV2dd92qVQVTkpO5haj2cY8qAx/Bk1V89ocnkR2i
bwLgISVGdeVJshPwdHpMIYNyuG9n9KBChYOxTcjHHGeqe02k7o7uMUICsWDBk44Khh+/eBMf4I83
8OBzzoZBs+r9b+97hSTQ8EjYajRqXc5gLvoEhuPhp30M5dL1Dl048A1RfU7Wp1XP8VrR549wH7PG
Zun0hR5yRdbCp19HtK9DDwMrFVT09w4yzfWxj6sYRHRuDMOQdlwmyymupmI+sygxsC6l0U8RonET
2gcCbWqvDwvAThKq9akKP7y2Ix7AXMHIHx6zWMF0WiZNeS5wJFh3QSCsNWrE8ZM9a2by9lAGhIOA
Hq5Z+JL6P+Rnz1+EZDCpx/z5vcRh0kmD/MpIHKuTuMf6F8GhgRkPpBZhKGbUq1ywLIA7ItUPPgrJ
J+VFkBcsCeiWLmWnR+UmXKEns5bOasUBDLYwP8GGX6yw7RtweyIiWK/3UeQktYQ8Pu3YdCfZA13F
HV3WNyn8za0yt5Pdlq5/GzX6ccQewaAJzf6BKFn8w6+3Sp9AmdqfxhIXz6FBXCZR8XEXNskXmpJ2
Yx6UUmLjGY0YvggUyKJ5qZIUwXorf5FBmpDyDBEXp3EgKBLql5X/E5sPpwv/Yz9qBrgs3vxtRf1m
dwUuTn6b1nGriLp6iaJovK80f1eRKq3N3vJ8VnwiNYaTPy/jT7p5JapgE38YIAz4U3tnSzsLaOEa
WAEUYWpdbRekenkn9MUiwAc9JmtTkV486zGmPISij3T5LjCt20TlJqLNTZhBCTkHS0PyK9BOA0FK
g1C+NkedDXGVbRuHUIIZ8Hd1G3/M+07uujNYZZomP3igPjFwmoADR/WclhJ0aLytxDhLqzpe3a/F
THD/R/6d7lUUCE8CLcEqg46Bm5ccHKosFpMg+GHVfnyOEkCBpEeDumi009MJLT9M7Mls1/UA9p6Q
iiTY7aX3OR+HQyg4kA3vkcnReJy3C1AgAyoFenPl955i5RcsLRTaPf5brYkbTN7XcGPAoegU5wRm
q1fpSkcr4Hgv8dBYjB28vjmKl+vvPz2/J9MTH2v7NIMYEDiyLMC12zOBYU39VTTr2qYrArkukLft
KXKuIsRdJSeXHEUgirFx+OjUrK11b+1wB2huWaevSn/tOQbkKQVi9/qGE58OW6jquYgc8wdKmJwz
abxhzMJA09f9S02qzFkc4E37wJt9wCHipkCj2Z7hIml3q33nGXMwGP6SFkYUE9SrCF3JrbxIbX/v
UP24JcYK+JVjfK3+MfOfUBKT+9DPQkpP/cNJmW8Id/z5fSazx57bB0/7VxHnaqxEqafO0BiEIa8j
IplaZKT+SoY+iVcum2sN3SGhU2uOIS3E9uJ7QenEmh1wGSCe0UuH3w1Wra6RsRygE21Cf2eNnJKv
Fvt7VLDsME86PhMetYK6BZW1qNGOsWs2ehT3ORkzHhQrkVqA0Y/86B1ael1QbuM9uNzkcAlnds3i
YTZoOmtQVBYjnjQBVtD1pha3jIt7DIg6sNrej7hWmFS9al96u4B6XXinc5auajZkIQpvrKq58o/Z
IEJgjWVCG4CZLOFRlWu9ShSjjeQKDm87ut2PmSUXD5PJlwQ0SV33jMPk0OjEg43JvsF67pVcOPCQ
DKPjrn/MIwF9QlWbg97fPmQhnk8QniWJs5cO7An/K1XGOSOsaQKDFYGct2Sj0BVI9qeaNNHH19sY
MR9uMCEsAyrZP5dW3lTWom+bhOF6O9wtVQUxAZeRfeKK/NSZIxIgdqJyD9TXjuY6EovJ7J38egLn
rGHctQGFH8o8Yoz45Dm9ot6NCMo824OeXBV1nWy363LFR2VoufudYb1HIgrB55BsiFMQ5mItc/55
k4G7dz1SOVa1z4N4nGJKetCjTVTnt4X/GzTZncA6iQyPLJH6zbBHRXFxs+PpxrnhpCF6phS43ITb
Ef6bu7KjBnVB0ieYcGi1gp6sdqT2X3kGzYjhCIXmsXXYeqCV38wYYdM+TKG45jIBVVSC+0KiNr6U
bWvzLT3snCzp7sKoldecvKPY2cDnHSPjhiegdiLWYEqXjlaAybSbOlH4uWaTS1ppO9jTJICYzVg5
j6+7+NeWfz7byy/od+iSzOCCT85bI/DuHjT+0lBwroeM/4qMXuOmKiSxg5qUyCG3j8Kz9hstady0
HHIb3XgDM3Glg7kqI17BrQsbgpBidf5WoGYxQQ17ujkVEkVHuF3rUkgJ/ordKME+2HMKXc8PJYFR
80Oz/8jhsrTN+sKICk1wJIVof/B8FoHrCMRRZu7wcHJYF2NkG9Sj4FFYkw2VLftjV1TVZc6gzFH9
p1qQvuTBAWs6xG2OcYkpHRd6n3/Xn2QyNBHTsea5IxwHDtiTfVlpZ7IGKpezsIsQ1XPa6TXZJ/GF
P3UWfV7WgEnEUkLPde6mwyGl8FeoCRuujKFtIi9+wapg6QEM9IBBA0fzoadj+0vNsdJheyGJtoG0
TupnavQ0dRsO6pH7nqdJ89HEROLB9WE3XYhjwQqTqgCrK0AvxYp3EaYyF8n9p1V05SJvD5A4hmhD
5GIayox00mJ0iAyGlMaqt3vkBaCbmKhT9IUYkUqK5B5PVCy3BwMAnWY/5REwwD/MyLvA/rGVRxsD
gx+fKeOKYRBT7BSFxvzHI1hLXqLQnl/117LUSSDUo+ejcZMu/bFxeIayWHqb0wOd2tiBgoJrlx34
2rrX4BVMae3Y5FFVonoAX49vERASd9KlfsHsNNKOTboruuDAb7qE3ea+KCDr5SG00vSVaA3WgcRQ
ocVcqOD4t7dhPsoFOVTNh1n4y87wSwRzgz0tp78jLD5p4+rsEZNFLluqdaUs8382VlMccCNyqbNB
rTryZHkxzrYbpuMKfMFOXehWBSs1ZplqqHh13sQBwgDWMFJV0bk77eT3jl0Ee2geps9usB8l0vZJ
unBbYeH7bg9yU7jKZG1t+oKOV0mdPFGyD7SH/mWMwjj2J1ufoyzMjA4ubqvTq7AMawMfgUB8W97K
gsGKW3u2QSC/6q58jCzhed87wRtBpPcGx/TTmQf4pQn5xlnOVM+G0AHgNrfV75TFLMAZ5Hb2NNtz
/ULmSzeS1PBlZTNrNXH4vzrAc0/QdjoosCMTBRN4tsertGlvGNL+SACJJRPm46bK8UOyGIa3XVpZ
8Rq5wGf0c5+L3aIGrTfnsu2Ay8soXOEr/kc5Ae0knC3wgR9/D5WqWbcX0kT1rITnaO0OhD7JhAhw
xTxA3pGT/aD3iW/lBvYoDdKDIpU8WURpyDUw5pXzwqlhMydr/f2hbYE3WoBT/+vFOoh8a5XzpJm0
Baid77V75Ke1t6MzQiA7XdACDU/dh76gWoiBw0ws7ukd4uYBTDFJ+EGv53Ymv0Q84qZf5fZhmFBi
dqpf9TOlvYQl2mFJ7RaIFZJVWgLGq5pEX89cAoGCNXABaxOOlZvOGLcW4BEwPE3p8RFiVlfvO8Si
zyCHf6QLlp6Hhyq12Xq9zpV3bV05yRJMQ7PUsJ7zVmbU5XA0xOGNHtLI1LVqU5zlDeCp/J5HbwQT
mfa2DMlEjucHGFe9kFlkGRLsrgwfGmOBNvTHDDhNI5OL22Il/Cni0gcWRE4uFIqelEgYQQ6KH2MD
0HgauQhNQIDrbYnxqfVdncs8TWt6A/90g0xN89tntPz88WSW6fAusgcYcBxoU13TCfr98Bp/flmf
S3gkSwubpIL3nbBPBMAOwLdvuFFbg6LZ1nzxU+lRoPP8jgC9i69ITz2/8FpYdLAoy2pz47aF5mD9
vW1UPsdXHp01zjo5VzExxP32917rPVVs41N/hcOa+4bYFhBtiaUj+67krtIdgQbanKLhu68AEdFW
TuXRCQ3GyPAeF9dg2IDpXETPZtbdXPrsJjrbsRqR8eu1wpP5qOuB5fgRnghJGaJSkQ7LFkHQwQUn
o5fTXPigWUOUxFwE+4Z3SnR6VnHwhZM80oBECnthmlMISK8pLCR9iYnEiHlU2m0Kz+iveOQpiF0q
k2wOqz7oc+L81qHzmwoka3iEExqoUsztsd2sOqqcxdVKCT6Vau7USq8jEOZCUjCxmafEO6JWmWFn
dxPkyDZvHLWa6FGdRStIkki+SjaEE5egR4V/iKVElRsYJnsTDk0rMsHoguZjF4qCk7zrNQ0LNicJ
FsMGIB6z7NQBXWtPgPZu6n8rPsNthWlxS2pdIhRksfWqIiEgvaecGKaPd+gGXsgr5XRuGugVpbzM
Fk6p5C9nKJjWtrWhtY70aUqfKdovmSvHJXGhSVzfAU+TVXqDNtj6s5wUmK7RUXzkRzS4GCC3ohNH
FW51F7TxgE3ULDj+hwPwVnCdBin08bljjgldtu5PVjgvDwACHLbPLTvNqrTx59QGQZQ5e2UDl4Sm
uE3iuq25TTFBheYIlbqfOTGACAjQUETRk2g1LFm0moO53UennY6BQo+gS+avIAn01FpKxL/SALrU
ga57/G4nA20DJmK7J8Y6HJJ3aQyWGMs61v8org14h9Ezr8UE37NNqJJc8CkXZoTOKrCQGg0BEco2
/VUOGLq7R7k+q8HAGv5mnZvXzGM5J4rKlPamBgq2Lz+mAKdrNn+EKMncdlHxK6O5AhkOJVjdjRcU
mf9e3K5mzdJs9PUqQfzyjoKiiOquD/4gORNncs6KR2BCmDhwkdaF0lwZ+MauEghVs6yaWcEq39FJ
MVhX+WMgElWq92dfjO1jJrCH4rCjsk/fMidkre/FEhTubSDk3VRNBNllhmRCvu46M7QJi9hcfEZo
lIjg0CxxlhV1sRgWNJ97RBAHiNxv4b7LvHrfTMVRWKLNSNYkfUpcbYFTrk12ALw8G/7fPsdaZXn4
AtmtrEBKsK8n37DGPtEnI5Ct/hdiDxmCpyxaxLWsMZRVim4apa1mtkseZHkZpnpW7XP3zU359CQy
RG/a88+iNuqTE1RWGbU65vy0VGP1fntnY4qvjQ1mP1nKfY1hjCfwrcTHTt6kBO8R0qOSggtFmMln
StwdjG/ROtfbDyR9tGgv6L7Kur3645q7QsS1U4ji8cTN+7M7znmbTJWT/1XaJGFE9KEIoynfzpKo
ypZRu+1cwugj+O9dkOlD4D5KVbicltHg/cjxamp8HOhLuXlI2x2eON3ifVnxpqg8pjU20YK5LXdb
gUZP+TAK/voZSAqg8bi6SkhVf2CY9j672+BZOq7Cg0sCfYOdgqWUShIfdd2mfcwKynE9AFjhfKEn
P2zU2C367KkSeAk/oKXKsQaUgLYbYDJ1PE62pFvqSGA2QSN5HgKRyRQcM64zzBzVHgg0rkXl8Hjo
uieMF9LIUtKrFPM+IJ7nUuq8Dz0QL643EfJ4PbSjtm9MQeQBBU19JYMcAVQ6TNrdb8rSN7KpRwg8
5GbU2kKUlS377OAlja/m0KCeWvRINzDG6xdoJJ5JyXkHmwhhipb817jBKHl8dsdrko56DK4J/YMp
7dtQ2Bvt2B3izTAaPwzlKuKKIvulY813UdPKTX1VmPUIWVgultDQ6qiO8QP9W1u/gxaAG/8D4THb
CqqRlzhYcUtLPE/gPlMU/LFueSXGrLMDsarQGGyl+Ncmp2oyk+1zDKr2072Kq2X3Hu994nK/ADoq
PP171jJt0mYWH8ZHIubJQKS+RCkOye49o0ibvQB2cFooFSXSwCQxjYUNISOcQEckwToUHCy5sHvo
KF8EnBTPqbk4lPyeoSkUfdVQb2wIcmhtiPTqeMoilQs+wfViapdBN6uO1fmIMWGUTGLCWhVwF493
R+HHKOnCzixSeUYI927IHruGQTZ86fP1lPP1G406NvdfySYsNaophfyv/w8+TY7LHhgXYTxqwvl1
3aOkXqlrR7HFWO+Iz4eL8cQmGfnYMRwfKu8HwPLtQIEg+FrqAWRhbqdkyYmhA+KMKoTq8BKb2sI+
QH95TKsXhYKr32GEhC00zlBozG+/QIt0SL8pI65y2PAV0+gXU68b30NocNHaedfMt+NWgpv0ztSc
T+0OWSzDnbE0PC5VAzI5uuTUBeK6NgP5FGkIv/7KY/WfAzQsLbuNB41tfSmMXVmMdaxi9DTq+fdq
8tktRo8P1bSlMCvPhxAoX5hyd/B9smMSh3eZoz74JqDQyiJhrwVgAOaSlWnijXQsaC9AaxVP+Wxn
dPHzRZaP1rDOekDKhiDOCVoM7ppEMnHkDLGmlkxGZvSTOlLEznmqTSjDOPkkYfPIQy/WfQMSyreY
yETK0CtA25iE5A6i1N0iW3GeXI26EFlQgRYxY6PmYftm34QBtQ++4f8wqQIDL/T0OM8UdjE306Kt
7b6U51NPzz+YwvveGkY5oKW2AlD8k0SHKcVHrxaITvzBq2CAqaNigkH/Tg8E0wmgXhAP3qQSvpZd
SBNRbhkthGzIA40/tBM9uXMhJuC4zT1KpG26nGZ5gLE+oWhunxxSnO4MOm0MhuQ3nvLZqrNC/2Ca
E10RphztDYuBXsiAbAnKjZm34NHknSb3SSb8dVoEvhry1QQTC3M3kgTBzsl2dduxPlkigloosoLK
ANVmxwR7/d352gX/bDV3xfjVe0baPV5xn/7Nhc6KxTrVFpmBmakGdPmAuEHgg25rOalay3hYRjdj
8Xm87XdNBTKzdV1LXjl0CoPhd4ua7pLmHJbFsEolhVe+eocJ+AOq1JZcydV2W+M/5BuorLP9+VO9
nRZAg963Rkdq3MYckCCvn+SXpd60T8leOvxbWZSzChBUiWqgCPtv/4NZYNjGYOQIF9zYABdAEyNV
ZI2KdaapxZIEwIpQ5kH63mmsiySj06YFtOw5G6BV/c1MKJbcBbAIArIYHRwHWuZWaQjgntiEcLKl
oU0UXZXaqrWciAbGD0+VQ7eDmZjqDAdoktoKRJuD0nYnK48lTr4IyT7LheqgHLZJG56EmMLvjyeN
BTiAipeWm0kjct1gWyauTeG3D5DAFehw7bid4tZCO3S9JYQZ1UEhm/SgzqFRFVnl2jcoLVGd3IYp
M6IYN9WIjJdGG6gWRyhFfX1aCXwaLOHTid6JU+H77CujYgwqSmrAp0eo2+/ex18sDtnIAauysExL
x9Gnt5gHcqm4/cHCIYM+M3/64UKycBtrh9pa+yJxxONY83EuCXiXG2Ea1k2yHWXcG+zcp0K8ksnE
yn5F54XOb/NnoeuSGTY+1vriULraPPRfD1CO+7eVNqQMkNRL5EyXk5Sc3Qw2fLy5kgO5dcx/yJqt
AMHmWuTst9nF4aThP1gGNUPuC29e8wmuRWsYQ8AdGWsXmR23ayGuuej9AOuzeCseB/St78MCNK6x
I00HIxcmNX8Iq7tPfjSdQtVvGMTgjTxw41d+xlVXzFdRTYpwjAZF+2WJFJ9ozaUWwGPrc7+noEfW
cZABRxsLmw86VSPwq3WyBNAkJQEf6MPlqEGTiD7L7jmGRTRakqCjEkl1drEgQkrot2vUZUgniIQL
9rc6Yn34JHnRA/Sem8c6aXXVSWoWrzj+/mlubSl359YUIXoTpuZzcMtVmuNuJauoVO0y3uY2qABh
vu4IVVtiiI+IMddv3FGwBzEm1fTh1ojpou8w+ka6MExi18IzRap2n6uhcmwPRD5gUaVTEu2GJ+ik
/HViDBdgH/QWLMmSLNSu5S6t6fqWME4tCblRF+elSMINOuq6GYWnew+zs2aSIMOflRX8R6insatB
xb8r7qiMAcbJickBeX1oDuPl40GXJVM2pY4y6wsZwACiuXmU793R/3jQAwdlPp3K+xO4vRCUlqxu
0guA2fEZN4WUz4q4++kJXsLOzBnR4/zfPx8aZ2mgmmecZoRoLL81n5WFrVqH7jJ1DF8sX466E6QC
q8BQG9oSGnmveHRNltXs8l0kZA88i9Z1Dv5hgLPThJUQh7xtFGdv5JDh/OxxQoRdvs5ZJfG3tFRX
YUEKuCzGKN0F/Bzs/HCGYG9rB00aonpZWkw1H/NBuPQkEllQJMN4fsTcnQBEsQcGmaCWMdjh0d3G
wGCtlS85eXcA+SP2mJUlakfaOydpCjKFKG9u+MdYNkIKRq0HqXzv5dvY2EsDZJgY2Qdtx+JgrG0q
uNm2AzomWd6CN9erags/o1wGWZTRtL7eiOBknOl/dOswql/FiLeiEn7Wn4zYikrksrz2T7UYnNUs
x43NdUj+w6brTp6zlJZOLFUZvaxWNEOnlFbSTGXV4CKivsa4J1VWXI7hi3sd3UJtU5Ydzw8aPHQK
uyAL37o2zEafi4ML0ED3HW5/6FNqU+qMXyLz0Mqjc97fhhPAqVO2ohXsUbiykeNpbIABcP3cR9/Z
ksJjZXWHij7IzXgkzFi8CJd26Um9t+Fju23sFjn/ehJ0G+C6kRSNJD0nMoJwM78CNQZEtzDYXOXp
8sUNCZmNDwczIxaBPUV1XoAuYd+OF9mPybPPcPrB2Z8RCSFGqeFXaQtmnta0AvUwvODrtn6P/hko
wYfo2CmKYIyjSjzAXq4OY37afqlughfi4c+tjhnm7uQUhX/VQGYd+TmnfHhG4s+bIyq85MkofK8W
LKSn6h6TLom6WfqwM3GAaP7lLy66SXsxxkBVGxEBtyDipfSRyqRInoSUveOSWznerhr2Ro/+3zqT
kJojE/hdOIWCqxnANPDtYUWfK9p+O6RokN1E8AOO/hsI/erPaRHZjNshF/OUCwfkfbCHI8Rdpw5A
4YAF3cxQPYYOezDnfsCW8RveEWj5E2ZdJfUTQSxJ8GB2JyhTLOrOie7l8B0mvwG4Rwj0FkiVunKK
YSGNV5RbI0ky6vp8uUdrsCOZmRuYB7Qwu6Yv/QRsmKRSPr8sE/24eVLGFoylmMNqEx+1MDyKForG
/P5HtgeY7zXlCBpwuBLwh/15gzV0D7rTBsNGr16vc8tVCd6QBUYL6xTs/Z8hy482YEbga1sURzIZ
mVIU6ktUQ64SKMt7pNQmarUt9rF9o7KN5rFIInO22HiRKBGe4dC2u+K387ywkGLb61lcQEm6Zb8d
PO6bkijUhahmJ2a9Mox20vgxonLLy/AmZQRqY0M8OzhZvpE5Vt/EpliUkkuZGHCM3GOym2gmTEq/
eoU8MXjwVC1MeIFRILU1PgfXyMqMp0BoJN0Q5IXU+vKXpY3Ksoh9NBDjSYDZ8xNED054XjEw9J/c
UdJ5h1punwKHIVz47CPFTFGpSDsf9L4wCnbanVuVEy3fgFTJ6/n/A0tCxrtZtjdI+9AhL4aQSYnW
U4B6NO2duVl0NBTQjsNv9aCEXG6jYXxHq9SMrGPlGd/oHdHZXhmjVEykYU2cdkybzYI8rpMwe9Uc
DZMVAQOEpXFvHQuKfZS/VdWhcxy/ELPj2ryO6tDGzw1NXUFnwYLCrRfxhGxxx5faQNSqQrztWXMH
Etg871/3XSSUdffGvDG5XasqGrnG028JUMa2SfdaG+PZFfl8bNEATPEotWmskXEco7edfX0xSllg
7/LG+jAA3QSsoYIDhlAr4PCS7ydPKlmCwACZ78V6Waishra0Z/TldG6VgkkdIRnlz5uz7U2Fb2lz
G/J4a/GhSIi+my8Db/pTcbfpxarCX2VHpWJ0gfqKu2ErBHwM5tA1L2Xke2pjKQNelyeu8avbp7wS
OWhManIC/Kn4nWZ98wOOJvRE7mXR/tVsgkb5qLR7q7x4pxLetW7BxrDBokqQ34LLXoJv0+6ZwWx9
I7Pny9xtyk/m7EHrbTGD+6Vio8uPt1Qo3dQSQBZN3CQS+dagK2W0xBwFCr/fsVLgay/X79nXRlwZ
0M110ycBZvP79FQdcl8K0cHqhGM4NC138K5/apUT57T2tivT6SYM9Eobfk2kKL3iTxKTgOgoHjDd
2QyBWkd3shyGT9D7E7F4rbJQfL7I68UaRop3jNmJNZnF3K1ZIfvJcKYeM6R9OVsbubeimFlZOOwd
1QXv3Khi07smLuT4WKdYUgQGalyXJCP4zqrEya5pWfJsScN4WVZhBmY9IyMpGwY+dsihRKIi2IkA
wz2ZUeR+QLHvd4YwkY/EVeWG2s1JQz/tVoKgrBf3eetqSmE5yZXniCYBE2jJXXPPiel1jM7yvtCR
sbZLbUc8kpKTDdYuUAgQ0BTeVHnoLBjmiW0amXBroAmzGVnW4wdCyZ86BfsOVh5nMO2gi6TlZe/6
uqKWJxFxlS1U8bnusND/39WdDd004fSN87uZ02osXEZ7WdR9/HfnZuteDF6E/1B9p7g0hLO3ZkKi
zxW6ByjfOkNo4HoOpBgCnprySOUaXGis/OVywlBicIY6LCu7ARV9MlOJAJ94N64PVSq1jjPuQ+04
H+1he8NlFZeYR8yAO3PcDUcgs0bN+fAoVeaS1VNongKtyC6QUUvqFevzHNBdWVUC/sd/avRs5Z1a
BsOSB/zi35y65wm44bOo1Iq1Afzj/VVEGEmC0sDOoYhKzGtlaZ+OqKosLosdwNnrzZPP9HW0e6JO
bW8dyIiu1MbVmptKz30NxZpES1CNU+xGRR5CsOKdipFfjBOkkZFlslKkEAuh9+95urVkXAb0SHop
mqcCo/LMRNbYe/oZ5K+HGrLN1eIcu1FLHFaUwIO0sgsW14Ia3jJFGl8FaKqsZvHcpir4/8HGzIlr
HYUCgutpIDGI5cT+vGhnCRjXSyGrynBw0PCNUM5doDQibwlkyipUET9+dc9R3EWRnSFEGJg2vEfy
0X+IUNU1jiF5G4Go415330yTxuGRephupnbzq6scZOvSK5Iu/N75YUvSOSe9+X5fI4vAAjJb8tzG
18pWcZfaykucTF8oIRKE4zIjk8kHuo5Vj4JHe1Hzk7ZjHukizCT8o0hNNHBT3rBUQT7rgEnz9Vrb
pS5yuMdE6QslloJ5O80qYkSFAe9QNjQa7Ckh9EcWfYwpB5Ylw5sSBQOxkvnVajG/cB4B1Yx5iIJR
IjOES5cygHrJ9yPfXpmjBq8S5ebCkOQ90WSsvSoZOOOVLESjoHk4szyfQm5gQU5k8TwiCDyVWmrl
OjaGxmIOeVg6pSH4n6bU2kszj/8YqAXVgP1ubjxxFp5zJWGxdNNdns8lsIzqcSbv+dFoNNiwtNr6
9IFSmAMS29aMuo0349EnaSZO8B5uh83hOZg0bd1NpdlsyYHIvgS8y/4O+rVNMBs8jaeJL5pd9KKi
4MhBAr3hCp/mTr/+dHx1M4dR9in8X8+0MBTWwfw4pxGTVC6jcIQHV1cxs3J7NjDUcYZmo1FJxXQ9
Y6xeVyph7MCs62INhAJdKCZgmhiPJOErlRbOF0YZmNldzyIGqCCUNhdmFxTYBYO8khIrmXzCD9Qs
NVV5H0hIygqTXPVzP2bqI/DHm9m4mucph0j6/7Q1PuHvk9T2F2bD9yumOimCJinSFVexX79H7LOH
EatoHXqhItLLEp48aKiUWz9z9ILBcsKHMfIM+D5/BBQIZAQUb6K3TVbOLKih1ME8zFfEbfFbGfXP
hnKyfg7PfTS2iwZAWd24Y1z7HAPs+L32XQa/JCwWbCoVI8ebyUVZHhlmO3hdT79CsVcJvang9VGc
qyy0G5yrvmeBHALZMGVPDJqrpgWSdsgr4ZQtsiZr/JHdSuyGniKJhzc7lv4iKOayzMCNZnaIaiVh
+ScG3GNzAFQ48J8ILiDANySP6fRaaWvtWenGO7eTqxRzuKaFHugT3vM/8TXbSmn7HLLAxWkr+4ob
fVj1kmif5FSAQ+oEcplnH7zb36mAoSwKgCGzABOTg8eBS4MgTOTWDin2DltprDQmONPbmIqEnC1F
vN/lLvFEOR81SPbFtgYuwZ2LG7kJja5pHR9haIbbwpt29cpMQqxuKxSUZVnU1gmjmsioT1/lRQn1
f3a1xcx+SH0IiIgfxGxkGgIF/WJ3h35MPqqL/IuiLFCtgzsWQ0tIG17ciq0sdhyQ05NtzHohU13N
qki6Ue9y+IwU4d8vqP52DieeGinzOO0QWYwbdulKmyyAqv7L0xWxKJXO5FSsGE2Afe3DFNdpLUSV
n4Ol2ii7wuTDnGq6VCo8nMgwO7VMkzf+WOJy+VVtG+DQQRu16PbqugKcst4VhI3DSHBw2wCqSpt7
rzhvJ2XPUAz48EXIw2VkCI8yTi+MznsXgJjN5jW2s3jhyN+hOfqVmYN6NJUjRCBe0VqPFF3/56ph
y4XP6PtDx02pYuh2s07s+Khn1zesTrAypJ+zn2DhdVw9HVoJp1gu00d6CSVvMn737KRg6ouT3+cR
Izx+GCgnVtW6S3fjfQqtAH8lFtvyq4s1BXtYRkRip/e6HVPUZYfi13gT6KILxnT1otLI2VMQRob6
fhyyaEpZhL8G38+DO+TjtdX63dYiKNQNfSfPXj0YpS+LmZ1Sj9mjxLw4LicSFafaUUpZCrzfLtSK
LHZH5L5YA8gOovMeqoSPrKZHoMusqEqsSSNUctqKx2gz+nVCInqrEYG/d8i3EJklb/5loz1G/SZo
rr+QkrV3YKF44SROq1tDHzaTvjDISGAG6D0rxFJbeNKPOHOP5NfeGVxCQ6f0ZsgE8WaxvuS6vrPN
eq+hz3gvnlmI2mPXr8PnKE+L9Y6OBfP36MBTmu0kJ3oOSH0cRV8itnf2ya0K+fVCZLJ7d5QyTEqy
b9t1XEDobD+b2bkhbm2fnRI5JItJjP75pHdkEbvO6QAAdOv2ozUcEY8FROxn9ZzcbyP5TlYZUuNl
p7ZLf2JlVSSnc3yx6UM4+wVlqwCY35bLUQzHJtv2Byi6/dOJCb7+L3VrhD2qqFaYMnlZ+kEfQzOY
XNET8Xka/De6KDt812/Zso2WIbpQCO2tTOxwyGyh+gGEvIijZOxjzWMJDLaJEsW3XTig83h9Im2S
hKLGsS5PYkmsX92vb9iiQ/Q8u8y4fafzM8YXffrXZyCDb9jIwxnX785cLsanv7UZLuynT10OuHPz
kUY81wAQDg0naWsUfNJco++luXE+23dyr0TAWzr2w9yeMY6cqce1RNYK0eHyHjYOChgqFOApuXxt
d9xDEHS4C02dgvOu67CyobHAj+HfdPe5uTkmRoWOR6aKQCXqKgan8RJxkfDMmHxAobLTVVCDCOLl
HO+Zmb2Dt6g1ABzTcW5LNj8LtAhpoSJ4IcNTR3fWW9pXBKRUACUFgftBTca9XIDTegkYuzAQ/tLF
pLpotRyte7IQuRbHQHEUaPr6SzHrL84ARzb2RePtv8AX0u6aUY5sFMrWfC1/yFR/S6xBh3jiItCb
dYub3/fzL4N4hAIbqoe7DCLY7AkkX3iUCkabwx2YRm/EkXOx17d7lwzKox4jGX1x3NKZ1PDsGlY6
MU5CutqHvg9Pwqs2rgIpjyh6J6E11GFGMrVNH4zXxLY21slbSlOwdaZPPY1a2oH6aZma3T/UlMXI
YF7sePBesyK8QCI5FrGB90oI7iseymvcVS47oKJZjqH7tYMumH8Kp20ATn26YtJdp77+okzBTA/g
lfVnZ8PdRAzgFRcadyp62el6oCMmIUDD/ZGbWEV+YqrDyCzACzNT9/rcnkl+BH4MQ3fjbawjjffZ
BKvRDzzGYAgiPYZYq7OopaMYmauDSBbihkue6fBpdRU5ObBIcWN2lAfC2UZXUtJGRbIF3eV9yuYW
LxFBjsNU53C9Rn8G+pX4eedzsudnDeMQCRt5ZyulOpesfU8bEuZ1BJ8ja/maxTXSdrFQxqCa7fLv
p1mj6lZAqvzlFWuC8AEdu+ZnfYCD4vFtW9o5cGQ2yLpXRJbRW94y7XjJQdL3gf7ksSjsVz3Lfcj7
8K/9mM5mtZweK5mm6ZYXsZBp0ittiFBspwy1u85r/qTigNTVrk+x4pW3rwAIzWyQSpZ+l/vzEMy0
0HicEeQdXj0xR7udi1awB+ys+VLmhjWIKhqWxjyd2TnWFwdgZxgMcAzeEM6WLcerxM2uqg4rCbEP
2viGoVTyG5I2W/dj+uKM/GBi/XCG+A27kwWZO8l9YvLE8FTy+LLbDAypBrl4U1xsnIKNJF+yx5WU
encckYRT9OMazoo/fpug4/dcrUzrGQJAvS2WCh1UgYdmCGK94oIZ6QtZh91AC/NOxy5b1/49D2hX
960Gu3UVKPIAtFPk1Gj0a1hYNkW84w5VJqJSRd0vqDRbLpyeRxbNl4FKHEpeDAFYI4NC1uqU5SUg
QLu0h+fQGI6vNH/TP1EzU6kG7qeqCUrYIt8EfAu9YqRTFMnc58Hsgo2LXuvQEqvgE+RUnAizoYeE
1akqfOQYvI1dEzS7fUiWTgL8FjyTwW7v51hH/7OAZP5J254g9lQ9YPuwUBEMncqDZEcIOYEoNJr/
a5mB68TS/RDzRgpDm225fSf35bDPVpSmPfjW7+yNh76arVxWiu7UtnEXZhLNUj7K+m44h9e32y/K
WL3zXJG6sVuVWsMMOECrz2NrJ2l994lWAUDIhz3yNKT+22r7/w1GNvMSJ0UPm6G5fWzdRzUVNHua
S8Imkc+8m7qzhDtur0HULxl3/SZbU/PAHM45P9Tv8qOBk8Ol6AF+otUJJ892N7IOYjpK5mzIdvjk
WCQIqio0EyI1u5FIQoXzYqWWqbQSRYNYyYIs4f58fSyRocnvyZP02B2C1n4gHd/ZUFi0XjfZltaF
aj6aQdzZlFgsdlyM9SkdT/WyeABBlRnjFtM0XPNarIoUihhe5Kg8NW5ob06kesveWnYecKOUt5iT
hiO9d9Ci3YSRuZora7oVn/QkRO2o4jiLwxMmfia/hCw2GJ7wIpZXfAfneqC0F3V3sVO6TP9L6XVy
MAbEV7DznxxR+R2HhyKyN/go+EXsseIrRvR2TUCqn21iQtbWYq1BzW/xe4AChgz/lhvQpy0rxNyA
sO3KVGLT+tMj8TNGhlf8qrCKyn9obPujRbUO/2yX7Ea0wz2UZEyBnox5jHd1gZtcAgiKFfEqtd4w
ENlmFrmz+1FUplwm2BfEB3mXhQBYHNXJfQpsNKboCaZ62+LzGOQAheDL9kR7Vb3oNuqd2evRF0mt
U5RsoCiGclBH1rM7wbiuabR7/3Kta+YgGdnQxKtWxLSQbwAN8scW+NxeorLWOIgDMY/v4pc4hsAv
iGfzsBpJPfEBqk7+cB+Dz6OKggs9ZbjBEQ+yndtPUxBcX2qcVmANkz6kXztzNmJiUvzYzF6WT3MW
AjnNdAYvZZ0GM1969/hVGFuTK+TRigWU8n3XzGIFY4/cOj66JykLZJ7KopMA7tbx2JkT0ZUKWuYc
2VzJqPEjuNOHOxWykthQolTm0Ob2LiC8fVNIk6jk1U3IWDUIgB4Pb+B0VJOOeDimzR2ttfA3cJ1d
A7g82gnemmpdLJ+2u89QW/E/gc+qjiKmlSnaemL1N72HpUSzxVraIgS8HT+S+xnQkcuXl0bIjMT4
gMXgxT7Bj+3XH3q9Ti07PEMXSnyzokrFVj+ovXJzJJ4YyB5h8M53HG37+54s9/dALbm6iAxIq5oT
M3pE/4hBbufn8TcCCUZ5Xw7Yoj0DuEw0oGwy/9oDIqXic7qjchWX2bAO9MM916j0EpSLnH5cMzrG
6F7oqKKB72Cr86mxrcTF1dLlcLr+Z9rfCd9JdE+EXYQVN3V9epjbqXgEVgMVTg8BsCOF9VwlGAGL
WQX+w+kwkmCRSIOyW2g2akDLukUF9qQKpgWJ0PjWgWCzR1Vw63dOasJNqqc1FMe5Y2ElLf41dKjQ
N/N/pdVBrqy32PKo7eMIsKclHTrClD+nHxpY44r7a32Vw1lsvwbq1OwPRPUnkh861muZie61HmVw
G+2xGrumodptHFDzJMgysIjJAFXA2jT1o/wVesIKZPNT3vfSsW0/hrtBweX1NnNo4qK2K+82CjeY
5xx/MJNGjs/yoVd2uiM+mUTAedrYxd53tTk/8ygU8fSXVx0IEJgRoD5NPKxvILD4975jpz4NVhPU
7Jw3NlXB+KGXwaFHY39oXeBWp1fozC5i5Zi7qzG90yPROg+OsHKhZnsqf/zygBtGsY2jKBA1sC4d
Tiuz9W6namwyLlSKx53EEW3mQB6rV/6CtOpDR+4hbIVOXeQP6CHlEDptF8LDLdnmVSdxjbSyrhdP
4Yz3dL5TZgLo3T806vBExpueJ5XuOP/Df8lkNs7zbVI/L8GYvtMVvNAHPpJXpADlKTtNrczl722L
6G1vPVRxmMMvRR0Bys6r8HuBTLnQ9RXBYpMBWn2zZrbj3U4674rL1UOdIOyRqxWdVM/e2ogaBPnf
9UFo3iLw/2D3aAqZA2yKt1k7ZyqZIFWM839yeKPxpsIlINozWxxtc6f189hDm9+0Dd2NeXkBuozD
qqSJUJhI51q6JNrKvn3r+3xoabPur//x7rwlYhhR58dG7YfV7fdJABMV+fArd9Rxvq+0bC7r5c4Q
R1ENgazKa8hcetdKEsyW+CW5fcjYcvo294GXo3CWQtTKchOF/MOLm5AJ2JYSPXYiK5M05zTFChZA
E58jBVxDIxxupu0MPKSk8QcGHj0RkQE0q2s+vTHdtdOTHeDx7xrre6k+VrpJQK6STiRyj62VSaQa
j394DHVsPc43uKvBSSxx1b2hEIkX2I0UUxivoaPvgntGsu8zjy+HsuoSthyo1DUJWYnkLkjkiPh5
k/lboKuUgWAFnQXxTAhq73fgM7mSk+uCf0Vc85LwXgOQDdGv7tcpnH6zjex73RTNvbSa9TkjBfdX
74X2ZUd0jVzlqsBu7FqIOr7r0vgKrGEclCLARw3An3Sf7LlBVQ9ObefE3g+pZ+yKw57Oq8kPAxLi
OYxSj58OryqpzU0t71yc5Ay5gjpJy9OwSlCsIRVt0iYtrWQOQcUoDeqb7BYdvSh7/b6meSfYmnXG
D5HTdmUrMNG3dqLjoNqZS0eEJsVyMRiwxyJ5NHX/xPuVKnKiiiAkSRJQEs4o2BGqf99nV5q/oTRx
5O7jWFrMpxA0PQTFDzfGqtqpTi/nur22FurntXZsNXs1SpDf0D0Na9NxjmvUP1g4SKUvY8JiRMkX
w9DDMULsUHJz6un3ppDqz+rrlkzv61Rl7oi+4rWccZli1eC4u8D6q4LMOb504bH8o4dsky3N4xS/
WWKLLusqcsGpDDYhQeaHZJZLTbXqZFDRsJpLGEtMI/sZoxIMDMqN8P5+Kdhukffl6c0bc2XCBfFJ
UnMyrGnCsV5938vvZ1ECY+Ib4GT41xa4Idrn5vPuXr942AfQxrQL5dFNxvJTmlkhV3aDZSrIBHbl
t6qzi/TtXDsjnld582qffT3K6G5F9m+fsoA+JfxmRyuXNVFpE0dR76VphXG4A5teyBScguxvWGvt
0AfokLxrzp5d+4KmkPpcxYKYlotCckmJomnbzRaIfm3Ie2I7Q4qoOhyu4R/uc1Nvod3gQ7nSKcJT
d/OLqQ759L8gshrQbHicJVuaU2Fu8d22LGBobOHo1zQqCGzr8mnR6aBshC0m4OBqo+1EkRnnKfbs
0GsFg+CfUjWuXwtUYlw2NMi4BvZuVIPBmiIcyChWwrBmnH0b87AwlvQZoKr4T9PfgLT1FB+xcoDq
QgwjkP+Z6IuA88RHK++oiMT3BGijAoD7P14dWal5G4HSM67VJVxSWvnmjqv3pHFG5Fk1usekOloB
I66OZB5RMQBwr84mp8eoGX9SN2KpsD+hYedmshF1yCOrf69qbbxnwnYjsNAMDNEOxpFENU50aoL4
j+1JvUiaruVmtPTB/mlVURk5hpLpwIUiZZm2hBrdmJZeNqAFJ5oADzm7+3RGr8EyoD1M6WvEpe42
pJ4KnvgGW1QNM0iArC2uD8IOsLDwpxZXKL61Mu6w/a2UDiBluFbs79EhZa2RpVzTktWNbo1lpgWc
DXqUK/y2xhcKBisDSFdErScsq9PxWlvtN1Y3ZdJQXMUX9UDDhK9/agByUw64YUCG09Ct5ht8aib7
zAugD4LXRrLdsme8AvChoRFNeydL/UHhNKtM8mmEHlyE34vs93bVcuMbdKCqb/9wQW6XmYt+S1fg
XkXYB9+tW9I2CpSfnIhuFoQI/3yEavzVUGdMzkRsgdWoJ8MnoID3Z1UslckcwP/hQiUybRfUba0W
szP9O6wkv8v8uJs3CGT5yR+N0kBz+CJz0/8MvtZGICjk1JHtgA7yofzzYaBdK+Muq3ho4Q9GjQ4X
2BsANv/1CjQNLNFDRYyphOCIM2ByE90sNtyr6VdpnR2Fwojw5/BjN6HuxU9b+sfWTgCNz3MHI3oM
MxGCBFCxUXPlNFferM2qyyL5uD5GbWmo3ln2Fqibrd1Ss3vq6bcuM2CkEYXbnsJ65F9R9ssb0o6R
QgYBSOTDJ5TzClVXStUGCtkWmjo5lP8x8m8/6QwjxajjhGpoG/IUHfFgNTo/LcDSZSZ1lOTpHOro
0a9IXXmO1Py881/4bnEgadkpUSK68NPMJmaT+kpz7fC6AKeWwKCL69u8aYcOvWOfqDXAyrY2SxHF
KXfEt+Gjg2zlSRso1yiHLo8I/eIMtf6oYLfHwicDhs1t1j7nDN9MQTpF8S5ct4ZHBjO/+iLT/TI+
uRFGFkT3rX6E65l3melJ+tFZs1pI4K12SXg3QoG/gRjR1pCOyMoOkGTjxWMpI5MqFyKm2QAUO3iD
Ob73/OQcnvwcSwO32DhbjytJ/g830k1MbdrNb68rHim/yILJrAGNZSUj8njU1c5AOptdeU0WS+8U
AzZMT7OBlSggfjWoQgbsk7YKugLA8a0eAq/Cllm0YrbmZX20X71aEQfCw6f1VBfBSJbhasr5VmJn
5i4z64URNXf9fJXrkpyx+aCSh0Vo4ZXWbRPEILwU3BcrkkzqrOwsV6ufeyu+cbwI/J8rdXnCJ/1u
iAdS6wBKZqtLYQ9/h6K5EMcXJadKLzxV10AS7J9A/At2f7Kxm/sbjlFYzKmGaKIjNS495eD1NGi2
1oHPrhFnTK6NXo7TR2UrT/cx1qImhAsXrLoJdW0M9/lJKatxzMcpJ4scmPVxJW3bX2jBExJ9WFW9
Pjmh/c8eT8+LgU6nQzBS74jXySzWw+t+Iwvrp7XCZCyRL9sPJgisZDwfSU5XHXi92VWCp8H0zWn3
0LgabSY1453PU3SZPJLwUHPAXnifyXvC+NL1R1OIc/t0MiyVbBcLlcna/gDqZEbFqXm+tLydsze/
8g4Nnl2i2saWxXhG3mAFYLvH2DCYy/U9WP7rnq7e/ijjX2dvoRNLkMjiKGYwKMcmB9gTqy81pEIt
PeyGDsnQYbsWEc5F26vOhVxJ8xMB24MYmX5ldYn+kVDT2RxvlJUAz3zDueLmJQUbFIZs5JUDrx1A
Y+YoBK0ik8mRyONLfe6XAJAfj/o2Int4W/WXyeqzBz8deNS5YHjjBfbpDIZ0PnXs02dgid6QY6Lm
UecJzPLVXCBQWNawDhFybKLjTzTAmBn/Z2ug3sUvfL3MzzyJX2opjX11OAwyAgDMIxlejDXXDbiK
9oyx1DS13Vk5/FCb/lly0FGW8KMV39bzpuF75m8hPFTE4IdDyPGiXSSt3VR2uVO3L69f7M06huBV
ydpQS4ym065RQE4fIrO+WFp2LK9uzfGIO1TWwSlVoKryxCTt/93nVj/9T6leHSvehLeb56AWequy
F/4KLH9mXAccM81edM/RijyxkAT53BpTnBos/D1oVt0uKQf+kKWZFeNdRZ0QMq/C0xAw8U04Qm81
64BqMcXltwTDM38kH8DxP0uEFlyBPq0P+CaOwQsqFkInqs/0mxBSxdFmUt9HI/UFfBQf7cVye52n
9GqVwzSwGoY9NVtPz9JXfhJDgaDOUKM35MnL9+7MOKdR0QJR1UbwPImgpM+RUivpJz/IOqxpefhc
gSywGxLmrb7HayxAWJh/6SvBwdkZajObs4OAVbmnjZRdATaDUmRbYd+sRnrT1xkt2k+El4EzAB8Y
PBxWU7x1hHS1/5ihqpnYXhqI17UI1ggZofkg6+JZY9GXan87C0X4YO1Sb44o5DA351Kfv/pxoUBi
YRnQ4aIMNl+icXbY5fi/1QaJRW8M16NJabCgkd29H9sBKkRJfLdb2rVmMp+WCXW7ywncI3LblC3h
NK85xbRiEKSuv/5GHrnPVLXpE1nZuirNhoAViwu3iAcz8XAaCS52FKbVDEx4aXnRezEel3Haw2jp
giArt6ly28JLqGVahDaepZEkBPD9agK76oQeKtoA3Dlr9xzgq8KHGCIUJpyoh8htXwhbZ8gCQgcq
aBVruHG2Ryja6HUgmMe9lI6jGpJwbUvqMJZeiEdOGOsVjYPLjfoUYhVFowo/HSeP5ESNDyZ3GG/w
X0ApUvThrupLIjs4djpQ45sBQj2FKfa9tD+C8+veQ3bXtEYSO1yi7jV+treoUffdg2V98Dgly87Y
HN0aT0ChdQ6CWiIxrqZ4IGgJc9DLp8FkoRkMzbvWID7P0jgMw4vw7HDH11Aq18P7Gja12NDB2IVk
Q1Q2tAlgJ3y6PmRKVtaFsPLBQzw/SF6z0heyQrUug3QU/n8/FSoVBMW38DYBwNtrQp55aJw1HGaK
Nwnk9erN2/7HwGw0Lw7c6qJJYSvGdR83AEenl03/zKWG6QAR5BfepP1lswiRRvldN+8bds5JZGpt
Cbha8FjSQK7WNA/PYoYYT4lYMZJjaWyBwpLfz+LMzRHWoXXTCpI3MEiAaXimDXhvNZT/J6z0bYo8
fRkXnXns+MjMj3lM7EXsM63X3eaSpiI21jaQtqjLgXHNjy3vKXRBrOlZdpah6iA2/F1BDGDPbXBc
bEvXFcoNzkv6yQW6+D+9X0HaLonsNEoC/gKnAZcq2HedPTcOiZA8Px32kkemlkrBm/piNHz0Wvln
S55tfbLaJdPEtaeHbjQTN1pnoY59BwIZZFhJOrY0ey4PEzc+7bkZ3gtJT3IuCOZIVgwN0rRRZOs8
6DKR+WbgqjgpVGJY2D2T0Rday25BDbIwKrYHALlNb7cKqK4gSVLxp6T0hwmQNYJGO2KAGZi+ugRP
AIoyUOrRIKR4NZ3dm8IUty1xuHE7O6Wz+OgjcmcY+oObt5/5wSGowxtY0QpU5gEwTCOHi0CL+nIP
2mvq/0KEBmzPxhW7HxnE5/O5CB6v/EG16pUkPO0ukNePg4tFEM6NgbZkC3piubI5LmfVAkNWLpr8
Q0oGwjiWgKOKMEZmYMNWRjbDJCIgc9TeeReHo3kEakfcOhEnVgAFw5RfoXmICcsD36+f9hII/YNF
S2HTUeSRSyQG/il7jEFPpNATk4IKn2Hi2coCVO2y3p8bYwTCMStEKsgBeFsAeEoYH8br7HNlRR9c
d4bn0X8KCwrzmZfXhFDHwT7Ek6TvwTMdxIl2mww4UCfEm+CItWRpfrR8thDCKDQ06GjzwFM8sm5p
YTBdG5cQMfXfv5pTmSx4/xqULSL4+F9YppHmrSDD9Fesj8X4f/jStvsSakv/jTONzfohrckZSWS5
cAYQcvMeb/mLR+hTcP99cNr3LeLHsfQbUqZjLFuFBLl38RhsFA8JeLcpDX1FQOqPM7V3kJRbtfXl
dnzIj2NeGl7XZh5WGhxB/r3x1bC58UecLIBiokuhC1QKg6CQ3+oOwXRHT7Y4afJX2skbHu4N8c3a
+mUGdiSCwdP54bKSFjUvUsOXhSBf3xQaP/FKqJs+XYBuOBUxhQpIaKxjANTsCZUO/Vn7zokvexh1
zu0Z1kng92jTbkvCDpvoWFeMbaGiyScJ+7XdVb53hzmP+s4j/7cWI4UwlB3aY4lH5yj/am1U4L0P
k18fo1fO3yiGBszV0zcluzg8AKlAo7k7AZ49t6ZqU3m+bd4DoMu3ky70kE4xBft1M1oYgfrx/l0h
AvdQeN3z/BuWtAmabELiz54MU61G9wpizHFZhsH27GMUAgyhW8LyzTBbjOZ3wMRq6xt1qJSzJCsp
BFbNx8/Lq6gur9lmv+8crA0lg47KaE/KiO/+vejLZZiajCt5j6iGa8tZsNppWw+XTEO0BBafFJcn
1rrx0aASdb2eneXaLTJam9Y/wjScWuvBagpN6yWlHmj5aebMY8saTxaQwooVE3Fcd2REX7f6PrPl
/MCQBGr+gKRWK6Bc5Zfon+yHHrIY0NK9Hn7vg++4XRbZVreqcGNN8+35KCekzL26BFJM33J25CEa
WDKlQjbERHq4tOZpIo0WZXSBqxplgl+pYGbv11ntOTgFR4e3a1sM4zsH56/J4QfZQStwvvBoRtJO
Z09LZ7vAtwr44q/r//+9GaEpubViUB2rJqK7jteJXSJuCuToLA8SVwcoTYHEz049hSYMoEkwg/Hx
yfEUxOs+39MGyXgyQJdWnTN553370XezLxtIXG3jbHZGTRmh7NZY1W5ClUzCY/xie/FzZig9T4KN
N6lwHO+iPG3cdLk+LPoj44OeoxAHhVdiSD2M98GO0lBtAXKShbJwj6/u6aiwZWtnfzooE9CT5ued
N4RmjTn0vNYcPfzqs8z7eWtLCsxXEKN/fugeioaZgYDAAJIgzx9BnCQhTQEyIK0VAS6I7O6NY1Sf
zT1lTW8kDrhQpRm9KYBElOF0XvBAK8YOVmylZmkKyDjHjWYHVIxIgkLZ3d5Qk8FQT0fIe4y090vU
AqeR0wN069XLK3nhwmQqgmLbh1dWekv1LLJOHthU08M8Xlw9jN79w6VCU/g1TMhATCoMqyMNZEtl
dg6zBIguEoCEPqi1EsP/r5S3brQ3IhjM2luYQ7+rTCaM67YRrcEeEjXZqRVBwNEjRK2ry1wrgXmu
gXmWIB9wJjE0XTpLkbMsUhffbtjN6Z9Bs1OGmN123bnp7nZFjIHRq7taGmAQvDb8ugw7+M1sG6I7
cCwYG5StpWkMd/ogAlps9N76OocVtKKfN4nIo1Ewd5sM2jGzMpcKdm4RBDznDpjiXZVVtuG9SF/V
w5pDqOFq0j9lxQB31bJdFkNvyCAx6izPSMqMlyJKGmszKYDtOL1ylLQu75lASXoqj91jCT8H68AV
JD8R+jI58l29gBZE9gNDl4tAL46+VFErlwt7cGTdFgORn/XFA2pAkUzOQ8js9zH9e0mrwqxQVILV
opruebl2RjMDj87TZEFPEGr4b/WExXb8lrSCD5Acy7iPTf9nStjuPglr0Iny1TH+JWxIE40q7fd3
BdwyHBnpHb0Gwl02PHOrcUlIRTuwnoBDsohUaplpUlXrHKklepu1QLZMgP32EoWA3yJOVYyhdwaf
zCr7pinKvb+ZbEccBUNC73E9yb+JKk7EFcULaOX9ddbtuFxp6Y/pdrhqI/tVwG2qDAnpD0guoHgk
B8pxqzhTGM0cEuaqGbIlb5VHT3CxLPr+RD7NBf1gNbShcWSOVpt5R0ORfzznQSJRm5rccwQlk+uG
dZJ5PgHF2epYOn/uH9/eROFNXbFdecgZgs/mrXOdcn9tenWukTeDdnWbueSJjdmVAIbEpOQc0Af3
z6hysMHo8koNhNac3T7angZ9QClHciL9yFGbykIwCIyhqPefXQ7NjBireT/thEAfP/QhzGFW46+h
IhGYUX32IOGKukWKt2A2esLXUSdzS+MXjw78DTFWdpks1RDuorVIGS8bUR6358Is1LSziw9/0Ril
/+bQG4Wf7gaQnWvUI+aVBnwD6YmLfQPU9m2TRrBKcNtU29rpo1876NfjIh5V/cpUgV/463dbDd9S
HDurvTBGmkbYSH7Yb+A1BqWMLzRnwDDZt1bEkTrKLaK+Lh9PJ6Ud8Mz/TsCJa6Se0ofwFdCWigmn
qpxLMRgDA6NZBtOue9DcWfjeDauHHwCAHuLAKIZPWFN//LOvFC/pnKnSZ6Ubo0B/94ezgo4lQmpK
L10FiN2hImic6aIJA/j1YINNf7OlCIMkzPSAeVvVcEhZRn1A6hKfbEPmaJxnvE8qM4vC8vAlyk+A
+hFJVWlAbsQO84URbY4lf9A8iRhyob6d62AvJbpeAGVd3MGwQJwn7AIiHWChFiI0r37Z/0V2nPg0
9rBWEZzS9Bc+7OSEQuh5NnBaZjxc4C2H6YdnrZc1wzk8QlLU21ykTwqNwiqiWaXR01ttnq+Ak21H
fWsyAk8C0+MSNlonvG40wJBWIZEJUEC8Sw4euXvNcoW0qAEp49brRJcQFtYIeqDohxacBX6m5wGO
IyoAqjputS7Wvsuf8fs9UxR0USmU6KpXLPz/XqutE77zfdFryh0UGKMhQLsmB3kWddf03jcY6f6n
c3UxMCVw0+SJOd4PzlYixCDzD7IyNnFUJtzxJdLHSTJI3h+/40lkjtvF0mQp3GJMcSHsZJbHgvA6
Vm4fE3XCC5lHhO2Mk0B+2VaHy+jXrAyoD5oQTuDW4JWbu1r8HhDpYJDxP55WeyB6emwpWW5PcaFv
uPesQ5Rpd+pmdBrz9rCV6YmxewiNAqt4UuLITbVZ2zFxTzP3gxKyMom7I8LSv3BVC/jzxhLuILpc
l2cMwg7ehH3RxJApf7cqEVJ12WOXLdlNpD5yIroNsPIWlw8N9izCl+lXkkY3dW4PVtfdt8S/N3Md
Vw44v65M2VC0LMm+tKcDQkjqyZ7NX+vRGkTOaLzxlXF1x/tIfd9Q9kptYXAM0lQrP/3EttTf+BqV
IoCyMLYwkhWnoyjDcAKTqcYImcILCgEisQ2+Le94l+WhPnsKCPrOgL+1gFEOPxGuMvnjUcbe2PRd
SwmQW391F6nkkIDPSj/J70rAQKK11PlDEcRcRcb5baGQAy1l8eJIRdxrE8X2Zzlbo3gCr1Lgpfv8
iRQwq4oxA2efStyMtvY2ZcFMjERSzc8Tv4w568vkzipJ2limxb/JchPH2bCUnwFr7Egijx40Hsfw
V1Fk4MZbz3ign4xuRJCSnIn3sHvub4oq1QiIpzqEN4wdbefzUjlvn2m49ezAmhaE6Sb5ch4jhTEV
QkKCirnA9oC2b3tyiTKJjdWJaISKV0KfXPnDjCcQYvaVTq+WNZ4SE2sHSTP11zLW2hcBHll+HhjM
Vhr3EGZc/cdHzeJiFrzHZMjFt7ESEo0gIHpZzWYISUya2wFqd+ozNVbh9tiErsZKzct8q1tXTlyc
UN5hEf3cOGTidxNny8oX6Te3scu84iuIPsOB8WCF7IttDJiewgUfeGvu2PDgPualxjpUawcM+eYw
7bnJ2UJ1DU7bIJD2elA9QuFGyeJhd0V3ILjjQasOJl5s7W5J7ig/qJfJiT/2efg8GiFF9ZKE0WkS
wEBq2WfmMvVOnjrJzmKnPQL3h6mIHOfvMoprSpaka+TyBabOR4ec6rOdg/PjC1ben8+d3cwqSY90
kKQJTibqcdnZq9IKVz73BnUhZqMHwD2tbhF12/sav8Zx4J/zyndCBEvJcwZgubDU5A+bjaHuvOnt
zli5AL1JnOOxM+6sUXwUfphbay9IVuqcxIeub4jDDpz0IoMZXp4WeZCLCtLrRmuTLYzz3x3A5O6+
LxiBYu5gmi24PdMFIr47exOOkncNS4WNOR5quOFE+vUSpcgSpYJkD8mPbH7/WwLywI2fcV4w6VMj
F5IbVVDdPi0cZdX5GHxPQMn7SiSK1gL/6iY0Y4ND4BJ3v3Iuw7P/dtjtoPW/56Uc8k8C0WjcNqgy
X6ysbJ2yLRroNwwfz+iZSiO+aQ0Au+DdgMx5J0FEQZ6c/aBtSWoauzJS//CBeWmKdgTX0hU886BW
qbfXu669l7WXqnVEOPxyJkGUrIz/DUATdktVfVQxtKmXaVuO+ZIkaqMcatPo1Gwu4NouA8DrBpnr
U+Z1TRr8pfmeGG6xZOzciSRLvT8ZyJUXRFyAIMTYxLmX9BJYMkYXosXP8mZszkKKEAjf60EcpU0U
BK722fIcQA5bxVjr9OfpMQhvcVoXOKCj1eB2OJAseRC80B72MLjtsGREcdhSeoxYVZ2yJj91eUe8
gVGs10B39pPx07tg2rAa9+wWlY1TYSDW1UbYAMNpi787TyK7sA6l/yTycIWoZgqhRRaOF2dT+ipd
c9Sgm9QKT2KS2L2slsLkik2xtD+PWFDkDcRzljOpWN01W0ggXIeyJEjAFWHz6xJaPmD+hlJje7zE
pOHQpgpch32ILVnie8KTmA6nl9lfu/qJSBv76lv1IuZ0AEeC9cpi45/Dk3ebTVJUwWasNkQ1LlWA
1+ylzkuAycjiay/QbjC1UHZD4le5nmi8KnjDwZzkYzwCgyu0j9IVScwqEDxH2Lef5bmbFKxS0T2c
LUTxj+l0PAE0ZiYZ6cBCA2Gg8fIlwifzetGyuNwyxrQoRUp8/ksGmYAV7JK7u7YyWOW7cqDD9r6T
NSsd6McW+Gmoz2JvoZCSUQJ2j0qPm7adQeeq8k86QNL4UopiKs88xZZzIuUTlTR4dgG3QaiVQKiW
D4MpyQxC/d3IQEm1LJRJIm4WuBczwrXHM13Ta3PZhmKb+USGanivg6vcjCaSKn8K+3oGX3chqHSp
Dq7GuBQHizZqjM0YpWuIqGdnWdM+j2yQeCdaqWOwzNK0aTovJcHDNBampMPzmMsqxhjnpA0Z97W7
tSbcKEV+LAhLZz8o1Z+CkX3Wn+TzgQo0z2ShVvSPndKZKMl6Mmu6Zrqq1Tyoim4VI+uUaTwyXv01
GBK1rpelekdhX7k0BS722+IeRk+iDkpZrRUH6MgXS+4ywOKiTBnXzU3ArgI7LFXShTr+Ma9jdPIo
m1OdStPriWiIvdLIqxdYbQkg0GXM2Vyh9IPkBtFMbp+8LO1OmQPsAUIIEoMkHj7Hd7XzrQrwVpta
B2GPot2ZvB6LWOM0Ptvj0j+JHKAd01qXAeDMuHV0xE0AEQhYxVbYM9J8huHeWfjJXyJNVxI+Hb1f
VUSxdn8RgtumMnnHEDT40CkYm/qGzZVSuBemNsvjYrZZQvFt+WlXWUxaiO7aN1ZpwiNed92PInHx
cV/1iJleVJypNSWrj55KaGD+f4T7hPOvsoEWGDWVDC+9nWPmTrVw1IDUtypX9USPBxKcqhJQG4JZ
W3DDg3T2jh4FrLkE7i9EEv5JBE2cR6I1VU9lkB6ItfZw5z1EDfMlDxXhVrAZp860WqS5Tqs7IS/N
cxGcCx/ew3CpN10wy41enYrxQ2KbDLhK4Z5krdlGDwqDHxmOCVLs28FZSZ19XFsNpK5zzAQS/Zmb
VJeUoVNwuEFdXVD7AGn7ybK14mMsH5HyWSGGy4zPkE+0Uc2i8WjNqPdFJDiCpRX5T3qwOftNlo08
ZbM7yOjSl06paPjROLoKrhJSqE9sxwwkdYOpx737T6pscBMZ91pq/0Hi1oLfEJLKpCG0VaTZWpU3
ULrnenC4VQ3Z/lh7sc9mdidbYLnfXmABcFTGXSfamHDXUdqdUE+YqLOlXGbug/z4eo6PrePsyOFE
Spw6ITuXD6aB54tVVK437VKPhZvgcX+eHVb/oJu6IA2dLSaejlE2kEEftA9xlk/wjNLUNhUoKvBT
4TP306vgiF1wgMK+zgWncm1uhhetzgM138oMQMiRCZBrhip6J18g/440vhWGMWthsuDivdr21IDP
L0GwPZM4cTkAgFy8NlQa1BkFNXMR354It+B/eaEHowY4jlWctP6pOUr/Ixc9U53khLV7U9jY0CVq
pH6o2Ibv+uLNhC+qJiQRyIfGorLjWKbuiOs0YkbIXvzyR8V08eAvrtMJR01e5r4Hg7vXvuA4zIU7
0WuTanRnYAUAFm2lnyfpvXrBva1WwQiwbo4V9chxYk+Z/nBqGgSOlRqMW9p2JF1+N2X/CbNvJMcK
gLt1w5qZlu+e7QQmSNGiV6nZA7GAqZ+1qyy1270h0z0yqpe0n3M0aZ/q/+7fA9Q7+5Pfp1W2XX0m
zKB/xfP1lxBfrmEQbmGwrV3cUkZi3KP+psCRYI86vwu9qxwWbhUj4hQ7GLvlFWdRYEaeI7qSp8/G
M6Ff1vUzwcXmVbu0xjZmhmT4WRsV2TQQvd/ABRJYfuWvTtZy/avvPZEiQO6t32HhFoMFNBTOvjE5
jGdW+QTJg9VbebjOVcNP8HYlQv1NS9ydTcC/gKLFGJuwmT1cq7dJOTRiK96fmnssHlGFIKrh0zZS
1ZHDifKFLe08TzbzsBS2nYo6Ot4PCq3igSD6hUGl0ogruCMimhP6CjnUG6clwn/ZWKN9fpgkXS8t
vyZUIRAfN94QeqXC48dKWZTGubK43NjSwjgEZQqm+aRMXL8WbI/AyhR2HZBG/zPTVP+nUUD2whiy
3VFSSVQrS/bKKKVfNshvXuh9nd+3nqUhhoNJDTZbOM5qLcyblRC5f9M3CEI+Hm3bgLkG84Qrdwb1
2IbMakmxprfZExtAIatF6EjIi2We1bxGFtwTtFJbejE5Qf7iBQR7v1Duim8uBR0B/urQp8T+AyYe
9NghNQ6NVyDWxD0vpFkHgu4G4SRvphDTxPlHwGMpwHFzFIpOMJ7H8Vz6xYZwVAlm0zuHd403ilRg
uGaXfRHydANkOQlfhLn3CPx2BAau62wYnHB/WOG0fR935DxaE7rXdAAl0JPZChIoT7UDJHiPSFcv
2lDAQNExy0CnLvkf+xUOwEKp8qA/PUSlCxk9T2w7JaNUOnbLlKaKrWBofaNcx2ayE0Xg8jQ0verI
9MiksOipT6sj18xGD5eGqzWh8eFMbaIPn0fKAXbglZioSaieftqrvSw+QMoTjKITiZF/9Q+WLbzB
bnDx/tl9QmQVEVzuLLEwsJL+4wQkBLwkV7qSlJ14DQF1z00f6eBUYYeU3OW3kYcGrI3R/DGVtLLi
9yYAodFC7XAjKtu5WDXPjhi4OA8TnbYf3pGtTof1cFjOTcctg5/lRpVQ+b6neC4WAAkpWw0+ixBb
JXLMTi0bAtUtN5MNcCZ5PCNi0arY21ATXyeVTnZ1HatoQgV/49sDCj4D4dL8R6JFf3ZJd8OqWKbJ
tcRS+wnfCKT4xZPGW3rYNrnQ/9v0fy05GXkMjCQOQYkSacDZxlfhS3fBsK+egCIVwMUtQGhNNA/D
KAO6j4Ps+6Fdkd7W8/ZyU7/HtvnzgIeQ4Ya8Hf8BhSn2w8W5xHRc1x0qYq4IlgtSnp31ackH1zd+
cTHq7tGAEEGj0NmX02bU9zMBBtGF1lVYB+dgjIWKdITGDYyW0arqmJlIsLUoocJo1CJy7p21obq6
Ol72ZpNVTbjV4FcIjiP4FWWR2hxRBJwBt2L0XtNdBUZtp9w8T4WjnAWo5P4lMRbp50dgE1JVvXdh
A9mRiEQa49C8KjtYRBfSXsCfdChjfI5Ic6ZF2zydEDuAefUXoHfQknDblh16PrmeOHRIOMDArJuV
WfLGwjkvNxjB7OWINBJfzInM0BbPH44i5WX8dFIvnJvsneAn+4P8okqd098Lg2LHiBBFbf2Ua99c
fBfmFyZeido5fSSkwQ5mOiyqJHQGj4BGcOZ5ufKlhc52RUNzwBR7hN270ChZ4l+3ep+ze1mA4Kqw
wVAYqkYrWWXmleRsEgr33uNwQvDLHOZ7W9a7E/A6+SW8LlbFMSlmdpPFMaF9aNhqIaw5wVybbBNa
SwT3Wk0Df1p4RT+dWcRIDaZeQsL2pq1eFeYEJBsnXxE4K+Bivc5BIVneWqdgIAkHe6X0mVtFTZuH
fyx6RbistFgOvs1wSiIllMyANbt031xzUirtAhTCc/NxGKW8qSkHZxgWNe1rjY75n1RiYhTCk0qA
BXapLi0osv6z5Hb/FNzZ9VMWRAM+l1zotBpVhGPB/oviJAxEHJr8NdmzCoL7aduv1gMK/E54Bim1
XAGUqF/2Sos2mIrp1euKX7PRhsLmf5svMf3EidVRzK9r33E/zRthgIdPT0wiwMgrg8nwdWsOsI/n
Ul3/mq/WuOAQe2vEcFArUP1bH9/phdY7fkCOXD2y1p9MtceBCUvoO8COnszTT6uewwSi7KPVx66Y
OS6ulzJwcW4fAB62amMRrkVEdsqO6tGxbIVq7bSqsfebXIUDqvBr1OKinxd8xpKAi+kRcPELpr3l
8wox92qtQIT00fuuNA5ZMCxd/HVnVxWe6xJ65Idqg3RxPxoK1hhUbTSRLz0ARNER0kk5WMnC5pEG
rbqg6CYMyD38CfjTn0x4nei0rAAcgtPKeXKPmd+R5T+q5ByO4xqjlib+zKVtMVdS8eUzxt60uyp/
6RSDAZ9icAEtAzBQAg6aXqeH4mOhM0nUbaokN0PX2KIS2mCptxfo4peXYh5ZcX0RbRCET6yGGTrc
q6CHUpnjUGl1Dfzu9+zVc0N7Y+nFaaEnlC9D+lhj2KMpjczptZwIGbuDKQ7/ac4XBr98mKkM4WBS
htVYuOWtNXjBgaHP9HPqPboeEjjrh/Y+r6dJbmGUgTmD6PBD3xWa9F4dxB+DjMeV5/r1hsfTw0z0
NDWHSq2zI6A1kVJuIn9j3h8fbtdhzt+sApxPv8FrBQqfv+hL1T0EsteMTcQ/DJ7O+UL1r4ZMi+/F
2Y3m8azFFlBXdIql01fTbN3/JZuSGUEvvp/Fhx56dt0X1NvTaO5tshDYAPMfY9wqW3fdgVPkhbus
Lx77p0CuC3JBOpdGJyvqtvbgE8ueTS8cyh8heOhX6wPhpMrF97ucu+sRLsyMjXHhpphF3ykd03QU
V9Bw6KrqkCwFPgZhfKklbFR9UfLj8b5M7bP2F+TvmMHL4FJtPzY+icbzmGUGHdb4d03eEmlyOD5d
62/n7oaQHJ3RhPCrchvzZIi7Kx2M3H7cSidegjWtdiYg9QIWjjZ/Ams0pg1aIp9KMq+tb3h9Bm+8
E8pDbJBsl1efmVlqlWYX0hf/OcSH4boVXdPo3NfaN4OgLeGJgtPN0CfIuh9SZXCtM7lw65rsrIHP
g6kFiy7uidW4linasVrQmA9M30OVLUazbLMSAknxAsR+zgN7ZuY6RgiUhfXGLqI8WBJZ9SCowgyB
hoyPVqtDSuIYXYZa+n/Or/kobu7t6p0x55ZekKob/gHQZDtqF8ArCq0rjGj7yMG6xjhk3GhWgLRn
yORTwHaNP/USueFvQ//i/eqSCJ6DyQbXlWAHWdp13G90XQr9ECC/ROVBmkfaqY/W6nnkfiOR3V+9
xZH5NFymF9kXkk8SoS3fwSqwK11BdxhnlmsIXX2HALd0zQG95ioDkUhklAiblmWe2oVpEVgxxUSE
bSJoPPYPE6yf2BvmStCjsJaZxkJ9TZspZw0cgyfGwRCW6qluCRSqm+wGxW0Rfh05Uf9h5ZnaaTKu
FiiR/tfqfoJ4XeAEV3Guv0XZpERSGhxJ9BrJVqTgIChor/cDMTt6Ri3WrVzHeOpXa3ppD+Dz8Jii
2qxQVJEOuoTuCydjaf7KS2hFp2N1fQsOCBS9t5UiVUKuyQYV75Z88PtfgXb++P8jvtWo772+eOJU
9fvDd34YyIEfJhDPKuuqZG9MmxivHsbLWEtdde6WtteR/QKlG+y6QGYR7YD5S+2Ids4mt4HXI9Mj
NdcYVBYQyffA9vh8G3BicYzgf0MDxo5J6ZgaR5sBZa9NcofAY07WNwEQCjjYf90K5b1DaQzeet/s
zT4rjOH+dtT0CmkhTg2piC6V1F7MWzKaIA8Fzyb4axFOXuwY15jhtgTxf1GYutbUYPsmKgpCu8Rj
hoM+/HeBH8txrrutiKEmWHqnAlLHmYG+/d8ZE9h85lTSPLUwwUk4fmH9KQhQ2+a2QZgcQCDtne9S
i9mIEceuyIhJWr51eV+16NqD1Z3JIIRW/XRY9FrYC96UnpAViIYNODuKPiFut7nSudd27WGeJmRP
FKnLF93lQ2TJ11NVzzhnHgbodCr8NJscpaT+YooF4Q6y37vaMGi7OJGUlI/yAauImw3lFxb/tvEO
dDszpqzZLqxm518cQ3wruHJ7z4zyUwRdcjXPHtQVsBxiJW6UcfM+AmvkT3XPIMUjE2X+q+P7iRr3
34udNynpNpoYPSiC/733vt9z126ygRA/qT3lDB8KyzduWzPWu9tJdz+ip8kGh3Lp9lHbEwIAXfs1
90iOgYhxrGfz59J3IbXxXEI0V/LR1gSM4P9e1uLC62a5OoAIKEa4A/m7QeyF+Q7LjtMMDkl/rIKl
6UeBcycN2jO7ja7NQsded5fdDBjxy52IXZLhh0tU4ztLZaIxjwqJfSv3ZJtcwDhXfp/GzAnU+e0y
zMihmizT/fSI+mxwtgQbpES7s9BYrwIwiUc8SOdicJtA+CQBhJUPqKkjTT3j0n74Rp8hdmYE8fZS
WL7TJxsrcxmWHWgadap7+dy1rSTvSrb5Qy56GguPYsPBVBUbiJOOwO9VgGnzSsydvQhkXXeMZzoK
6xYugdhLwMOBrrG15yzZ1tcTy8MIyAoqsg+kaUBycW9B50sksKRavGEkCoJ3Ja6C5v8O4fR5PcHF
X3j+Bu4SfcczXKFcuoM+SEU6ofFjSaryvbveRiyUEuxl4oLAcqeIpkeb5w3HqZD10fbzt2F4jrgs
28OzqGelZ1p2s34+X3Dkw3+H45SbCoiILIvJp3o3+M9AtfQYNgRmwWhp9c8qp3ey5OLaPy8BAJEB
HX7IRoZ2yYVSfPRzoe9An4ZVimGOO86To8nkR3O2wXr/cqKLvES9fwGRq+/M32B1M3zhYgF8RAdk
5ixYQIh5GeMsphCWDA/jUOaZPp5qdSLCW1z70C/0qEbDDfvGJ68IEW0TaEY8JW4N71f9E2UohB9R
6/T0Hx9yzyRLn4sjjcPQ78aSheezLB5fJGbg2Z6krgaNyQhVwg/sSFhQgkYq1SXtAS4xmH99P11o
2gLi2yt3ovRI+gd5mHj841fjU982AwVFiGPo+PJPruf5MZFQUl92acqMWhnZJcwwAoJQ9Vwnao5C
zCqe8bR73J9OaFRbus3J+FROUrfNu8JGDKnri5n205qvst50bTiCgRTcxgc06SUH8/Z7BzXjnlNi
Mvnn5IVCP7xu65PcTI6eR0gG1eeyfUjRBQmgmHucfa8bEboChiFTThu4xOeJB6g3lA3dPGu+cWr2
rK5k0btG4DMyxrzBoShbBqo26gWUGGlaPz3yL4Czb4KID+N84DfwWA/YMlnqh+utxe6ZDyRp4mWW
juKpY0BISghsFhYEcOXGaETuAm0+tYvnULyLIWUKvn62Ib7fLimILFUzNSFH+Xq3FoQe+pImFlrA
Q/nCYPRLYvaNB9q8NPSt5NTO0LCORp6A5rfzghKYsa7Gjb6f+CC0ndexTUca+eISYs9GCJ4XmdfM
CtI5Ozbrk+rAnIsR361pekkY0/I0yz4hCSW1h2265rLISr5UF7nfbUeRkvIsIo6dog16c/uwACya
UJabOE3paP+hBOPemUVNFeHHVvoFYxQ424iOJk9qNa2jNSJW9esAAmeaxbLy0zOCrtFoayFMqZRu
88KSy7zF3Wwp6hIGrgclUvliiOd1AMgcGYZmHnSUHzA0Rg5IS0aw2yReaFX1kt33OV5Dmrn/heOW
z6vfxkNKLShugHvwvv1i5Q4PbhllvOalYxR+cpTo7aG+Hcn4zZ1vrULjGl0o80n4esj2n3qmu/oy
zw+RVuGsyjIuPwrafjoM+YEOSGWoXSHu0ZC/ByFXQ3LKIEMXdgI0qiDkELDxsjaq23Xv682Tn+fJ
MSkcH90Cg5sfb2K7UUettHVejG//xxhjDeBD9HKhuFZdoKEC45LWqJ8UhnEAf6zEyACHOqbSamTy
LZUipqN739bWq2jnztXJTle0VL3Y2rB9FIYQeC+HKBceaMoioHWD+uT3D2AmXa631vdbUhfo2dN+
DxiwV3A1yVfQAWi1/LTMBBbiVtFPjgVUocbpEz98QBqO4/nM7WWYpR/kms4T2eZtlRCB4/WZfmLH
qM+cHWaafrKSW0jP6Wm90HHSTutXwiApuoMak0s1DQk6q/JREGAcSIx+TBUZyYV14vkbKQkcxobG
m3XQwdxRALbFU6w29zeVjTm6kF1traLO2QP4gUsCZedEjY9xyMl/H0axMWfUPlNN7LksmvfcuS8s
hFgaxNkIIbeTn6E9M0OGqyQ8l5forH0OHFuINcKbU272/NHHwAL6feKuEMa3ADDckqc6TBKUGkFD
z0QIeMt4mPo9IxcjxV5/036kmb4VQZVPpsSEs4rT0gf7Kuct9QA56wzAzck17W40omaezEli8+zM
4SUlHS0y42QylqOJ3w+YcQ9yl+B5iYu6dXj2eDY8Ayw9XJMiEWdbHrmG2gtrEGwuwYQszUihyjVb
7EgBEUngo4mmO1UsjZyfXntc7nnDVDcs+YkkZuBw7RynnDgEv66/CgpLIRBYfGwK0sMak13g6EyY
LKW8CUrMSYw1Ll+/W+rMNHZbQzokOeBxFlqPpZA3F04JfVPJqtgj2QCxx1NL2sojZ7ZvXiiVVsxJ
J0brehF7NQ8NfECaHEr/4ygfWyXxixY6Vf8B7Hecf9zUhWPMttKrbbfCnfPY5nsYv3/AByXi35Mj
yftBEyQ0oMsgcmhCg8tTO9e8y6fTuVFOIPwM4u5cKXZriPMO68zNL/xNmUbetNEzpwjcUtQYRKfZ
nje6zgFyIySSAuCHRepPnwsy5DmdLNS/acoFcU/XIZN/ypgWJjuLeF3Jrs9vdnm7C/imynP/J4CB
GWXKGv3LdQf93EqP+qh99Oyn6548REAaR+ZXyLNorbLJiNu9W9/faTrBLghufqpKFat0MchFWirT
Y856GYwKRnORLxTi9/HvxnocAe4MuTOuaG8FbSG0ZzSpKaqwB87kcqDGghx5XA0unoMb1qWiG8YX
cUu5k9GIrLpAUKQ4DUeiAOepEQOs0lAJoV22pcBhmWDD71CloMDQmI3AdyjZZF4ixoLgSGVy2zLx
BIjsElmdPicWmn/JcluIZ5BetyzAVpCod1Xt0yrvE237in2yh8siuywIDLjnfQIdomjDnn2lfXXE
KUh90U1oGqwmht1ymKPk4hHy0UwROcldS1gRI4vsBS3PqZ2Zc5aaLzVjuwQSPdipr6muwd8EG1PV
VE9xA8zwN6tuzQJDaUse6MwG7YnEayE54CD1GMGwUyMcRHd6Tz5J7XTpj8pwjTudd91aEu2KEvYA
kUJos8puvfKMEVPrdfya6tsNkWWZ6wvDjYaijxeSsk+m0dIW27eEUZx8ij35qyzkt+NaXxVdB3N6
9h8vHpQjvGObZB03E+LDn/caWp+Z8VLDFLYj+W3RwjmIoeA+mZbVPxq0Zx0BSOtGeVbLOI7Hvyqd
MJfE0vbPWCVDW5jZ7ynC+usC1IN9BC5gMVDbWfOXrEfzyDXR31lkKbOQwfC+ztXVV5dl1XRdcThZ
dRfSgO74rTocm/Z+EbiA6lRk15215aPXnUS0Hw40AvZGTXuCmF8OEL538IxEavjy1CvK51777z+V
fE1R4RARuPg2DRxITg/1zLs9sjbSbNas8MteptptXPq5J28ff/okhZzw9gMv2hAnAiDzdhX69ZFv
7YhO5eiSoUPPs5h5L8ybnXpYFHj80etUazUIPNSb9RyOzAq1opV/Eu8tLSc3SzquBBjHaZN4OUKq
d78GHvpI+Yk6ixv0xn1opvn4T0jcnpUHEAIphGxQgQ9C0M0ldGtijI4H2CEXHy+BJ6cdaoM27CAN
0OeGtc87DepV95ULa4ZAHVf19m/KY44axevLv5UYDkzUdW2BVNgJ0bInIFpC0CvlxL3lF/1d2GCU
A0fmM+4/zMoimyDkPfv9GqZXZvxNtoCG/ZP/f/AldENZ6846Ir/soL/jNZ9cHBk9syr/hWkK/InM
o+sUY/7gmuHoxGJiWdn8J+yIG21IDPF9RR744l+UlVLWZShX3CSM12Nn9a4OVPEfMA97y+53YPJM
PilhMavwA+ZkMScGH9CHlUdbVSUg08ifNPnjHsdwCoEeeuFfS6BKOcL7m4g3D3sYyNrwUQz6S/tR
MpGVjlxktYRzqli0z7OUMobO3+S0MCkHlS5OipJFSfI4aB0WUlrzUls133v77NMCIBXBuvuUqEar
YXTA571Zr0VA8OHb6IDl8vx8GCjEa7tG7uNqf6amreISo+WnOHp41XXkjsvU1CPSEyHjzUw1uXiT
A+ru0pk3E5dK+Us3lbHKmFja6EzXEppFnT2gryxV8NyFEez6wKCT7BPORef2P2Qh162pkMo2sKsq
NdmjEy3zIc01qK+0qp2Z657r9yBWKDZayosXKfMTY/ySWFu0CDkr26ERtcae63uDYlahrXpNtM1h
cDlZqB9HoF9AtNMqRaR16ZyQyqTi5ZaQiEYK5Zv/UVNGgGfZWPfstRp87NiIIT1M3g1b7vKKxTVl
Za8qCGLLy4lVPpDGt0ChCNbfPXlAxJnnOTugyMjutWUE3RLEb+4IuxUyYVS19WEhf7iipwkoRSPk
qbgYOMJw6sC0sUM/IYz/61VbphRVEZrmFyOZRYQVNkaHhbS3KHe6xg0GmhdgJHwGMxnzBtHAHWQU
4zZ1G8Jyf5ZbcsOqPDqb4T6m2zOqXXQ5FZiZAcfZYmhJz5xhMsQ1qEsAbQLmvNSilDg11+ISNGx2
WJMELOiE3W8wWAO2UoVPwlNKg/PYjMRJgddJMpgFpsfKqAByeAiHWlaLO2bWam08DQKzDt8FXZm7
fLai4xAGdqFATe/XdiLIRH3x+LfggLwC6DIJqbLyx+cD8O5dSvPUXfkxlTHE26I2XtG0XpnRLHD4
1++Jnc5xNR7bUJHzcKcfFBVYkL62qnLTarQZ0VoqHXaAsqZYQvdeR7x+/XfW8ej9rMPvliBsdqpg
8jG4U1T3U52+SQ9mo5z47KG1ZpeejI86oJSjf09DE0b2b/zLR2eorvZl7g9VEOsSLMlmFlZIUmMJ
WpsiMYmba8EDdvblsJP1UWuR+VFvoffxtx17C3tFXemV4ZzleDprgXHKL5N92ABdMm1JB9jTz093
AeTF9csQsujkyqt6MIvg6EPsyFDRnXO35khvrKDj4ofYJZWGxFpujUr0At3VzUPq6M2BoIgZxAji
N495qmx7WDBry3/eKt6YQ+Vq3i3bEAjNVVlnMc/Tk7TJHPdArqwdcX5qeMXvdN5MedmodVoZ7q8S
BpeHAhw9XvCFCpMWd90FubBuqVzxi/xPXB7MTbooocVcF2U7W0p398LqyHTmGr9zq7PtWZ7RauNy
CwCbUMgPLy40BAbkh5yk5+1WLFzmdWcBMYQRpI1G81kvcIypKoE16YZTvbxQTw54K9jEnwIT0feY
AhB9BdN2pZC4+eDiQ287FYKPqp8dfO3CBYGPajwxInfKXHIF4GVmoFdMHtyyh4mm0IXNnfl+H8ZT
jl2pn66TvUFYCmZAoPqBbEAB8vuwvJfri5DraTneF1bI8d1atq+Z5h2TJfexA0fyuOHEImbCZJu5
nKjlSJ4JdlxqCsU50zsYqdT3WK9fBjiSvvp2FenANUFrt8OmDo93WcrPaoFw0WySIPeGhGL4Idsu
TuTnO8NT+A943y/Rgdbn6+WxTzCCwFelN2qkNjQF0nskfYmKA41aQQHC4qbjW3ml5QITJIUFWwZF
5INWIW2KbYdKYiLdwn5B9OvJNwp3V1Mr7n0vTTWGJvoTIgyr7AxYWvazRp19XpB8mOysrVDXhE4b
17CZsvrsfh75noJQEFodBtyHGbdFwRJHeuB/srur5IItWNJO9PFr2blIAlmYwSVjZ1j2ZrUptNnP
JVuF+ecTike8qev70v3wf9pFzruxE3/WG4hVhD2tGLJAjdCZwenjpyXNQdXUZigYsl/p5inXbdKK
dHk60JxfSAfbItZ4tpuUEVABYE0OjxZwHrtN9fa6WjmVb+dolm08YLfjZ4ofCt4TUEa1HJLSo1bh
s1q/yA3zEFQKHxW+XyHdpNurc7KNaaheZt4uYA1ML7lCZDo/qHV/2OIktmt529X5xVTgrcxiwCm2
njBSEiAqfetRKjslEsVYOrvz1puTIuAIeQLmad5h+rBlWYc3X1biyE71i/bu4HHWuDXfmpSYVILh
N6gl//XSVh/jCu/mD234b6N8MqfdDIZMpDe4N7DcszYxzaFo15aUYalzG4NJw6EM3lOwVMX1pCv0
hozfrdZt2Jpc3tytm+PHpRTuAPog++pwloj+Z30FmQ6e7cnzWVNP/zLBN2dh/F9qck5GlL7d0Tjq
xFevbhDuGv9iiPOvuop2DDIdBLIfoG/smX62fi+sEMCeiWvPTJbDh8jfLMfQaUQCPdefRfxMzL1E
iNsEmn7SEzEuIJ71qOCIE/szHGFMhkEczGw+LJR02Rp41+N0pyH41e2VxHuLEYTZk5orBerCwZPz
zRZxWAXtxfAmBiDFHqE8014wVcYravgB2DDOUVmWDaIOjfkOKAd0nfRT1JZv3tdovJKdUAXsrdzZ
pna1RPMoBkKxDELaM6S10mjvGkXtqiKI45OLd6h4N85pgmy1/oAU4UblnvmYslJemaRHDfqcf3lF
nx7NoH5z6+R45jVLu8ll5aRz9sMJqspwa0DzZYBZmqOEthoGiPW61pNmyhBu2llsAQfFw1z0tPg5
vUVm9SlCtEVbFHO3SbNgt7gZAa/UZ0jRAvwwIfsDQQYOKb1R/idX6J4LfU/yvX6aTbNsD6BXKPTe
eq8ImtZzJbsKz7a1mvSjAKcWp74UjZnMk5zp3OF1M2mMiAHDzvs2wztav9z3Js/Z5Eitvz+wWF4V
rzsH5BUGUy5PGgxM0xrgNPaGajJp/BU4Amao+KijqLHUnuFruMuAEnBLsloWRND4tJscPFWu+qLP
uYWAoM/aZFQX1jxWn+0k23Z5cAo9B8pg06YGV707buuY5r8pOH0dOs5dHkhDnKHhkU/cL/fAvHA5
WAt+qmhjN86qZKVQ+TZVkgWZOIBw2CNzdvIeW5oH77Ot9Q2+5saGDb5VI6LmLLkieELrO8YJ8Qnu
0CqREtA8Mrh48OgEaiNgsS9koB0C2cjQucOQBdMnNhp7FFdervM26RTEB6FOKt04/bfPgPsxnyse
budFMsmbjxILnpXobOYGFiNnbeGWUhq93oP3Im2RmQS1I7+EuGkjegHwGJX2NgSc6nI8zWf26Qs0
qyqsj9gUCazbL5vzvS3skr8DAIRua32oJpeWlYzrKi7Yx4FOq5DGaVC+lL1Uanf104KfuEa5/6xq
IunyJBhSaN8hw2Ehr/8pUQBwH7Z/hhIGJOpKyikwUXHMOiDheU+BTgPbn7FOt6dc/t7tYPR62Ckx
dA/mp1uLmciESEdUqSwF/GUaCeoxEkTk2HFYV6QWtDCsYN7GxyIx3HmcluTQqZmv+jqEEr1ylChM
iGYyzM72QXH/YvH7+Js0URvtDEDwz1RpSOTULbMFzzKMUYn/FfGlQP1X/NghQtL/jBAr3huU+SFV
y/jafKSCXmWdY1iUz3TmviRf98ZNSkAxPrSnxHqNULbDSXk8JYuEy4u17T/+PoDi0Cei910FAPqI
KTbzCCjJluIyKg+VH+zruWYUX+XWpXKPly9oMJ1Z8w+HnRugWOdYLro5Eetm2PeCthvZGWm1GL8f
2ytTxw1uP7OIjxGg633Bv1bBc/wDo4P8Tq+LePNYj5zRTepXILQ4tDZwDtB/Zg6bU8gfCCkqo8Bt
FdTTDiMINc40qr2QCLFEGj/Ul+T2mJ6D8osbTh5/eiwo4o8a+FyIcZdpaqVdppqEfGAs7II1jmmV
KEPB0rfQ+rmjaRoSrYtY+LM/LqOGoNnVlTmjfr0QFOMCAaNoBOj6PAcPEPBNjYhilZVTlWR5vyTx
bux6Nqa9IvYlOS4HiugLv0IHV6KXu29j8VBnBx1FVpOJwucpaRQkRILp9aVfzxIQwCQeNpOcWf8/
AlyLx2Kl5muT+G+XzHCDF74GHYrA67pBRtOVMq9X0Jov/nQPTKVrmhYXKqKa8a7oSy0DCgeKnMu3
jVTCJJm/yEAzP01/tFXUBOtwjc1FPcDsYifVZG4ZlktZ7JYXWCzxrDCfelMjsQrjsEESUinIu5C1
t6jEjCWHnlZWkQ/wMmJ6GDJEZD2ygJQE6jLFgst7rZh1HsGUN4cDdEYQ++yFtTtABdfKQDYRJ0Mi
W3mhziMrOhgOSC/17tYAlSkqFIIZ0MWt/7pmdToBa0Uh98dOgVVA96Y/f86g/InfP5ryoxdhKES6
ZXkyPJs8lOKgj0Fq2sTQUeeTo907NO71C/3PS6DK2Bm0CRzfkCHbYv3EZ9xMH2S3XJ1qu4kAP7sx
cjMpfYpBe+KGfbNIyWD70g5P1MRoCqSH/30RybRUijFM563Wsv22ikHCGTZODIIof1fXPQWwPzLC
Sr4D+c/J1liHF5Yt+LbAOQjW9MKZEbu4T5JTjHQtF9rI/bSHg+wkNXH6TZWDy1+Vf9RFJsWJDhyW
ysavZ9V6yBcY09beEn2hycWCqm8a00DFkbDHwfmsJMOp4k8n1rCGw958rH+n5HBh3V+RT7k3xsSR
KFu7l0rllAaaJiOeVu6MJTIcB0QvRiL6mOtMcwVOwiu6tzUPuRa9xElXfKxDT0qSNt+L8DUWRRwx
z4lbnevcFhltPy6ZpDXNXVXyn04XI/XkDDOvfsjwhnyUIW4Gov0vMUntmudVvUC8uFfhw99IZbiP
uzXlPecVuSIO+Z/ObPI1bJO3YqjUu6KDMIDq/8ARaHzY/+7noHZvbMPArJual/bOWBnLL0tg0knA
OmVtFPse3/Kg9Sepg1DPqpc3nXYuGJygWjnkscMTWtqL77B1cnn0neW5j7LCUxlZAH2F+rLlMLOd
jWyZq90/iDMHhQncHBjOXvGWcsybQJnoQ3ynPT6qYEru+OWHjCzDnRDbSm2+5eB+xBO0U0UFFLTC
fbRhzWRSWr62e2CoJ4Vy4rXsZ7BT7AGEFn2p9+gwBJfLwMG4+JIu/I8WwnumtaGPPZugM0P8BZXj
RoOe/6PN2NXwq95pnNYjN88mbfj3CbY5NmDSl+E9Nubmp0g/k3MIUneuPLzDiyShLpw4xpsbyPSp
h8/K4rfvIehaAOMvU88+IHPUGzF8a4/EFKQj7PUzHMJX5srC7OJX1CKAwzcOp0Vpwv4rf6MDdnV7
Q1YUokJXxHbpy3wSIwK/1DaAa2iXoHTSVcbXCW20nk/u1tOrj7CJhPsiH/cmITS6n8pnm+jA5k0h
nPoWfC9z/APCMPC/ReT6GUQLH57nPlnqd93bYKcazaPA6VKsOg8bYfX4lzKCNmMHfQZRAgFpNXUz
NP1+eyny7aGL6W4GUNhWgfvPwVO27Zmk4XbY8ijERA9HIRLwzEYFhfqOZRfickZbhaSZ+PyTjzyh
UMB1V7UYOD3z/lpTe3IFaWIIntRDF033+Ox+1wIOTpHXjq2csQvnyrHA6kripNvn5aljhCn2NZpf
Kt03ffJD/gtIPusXrS3zJpruv1H1m65bDN/uS44S+DkENJtUn1pKFiY6A1XI1OvKkOjcHlwZLA7Y
nMxShIrDiawGwDpEAzYB5Vkaw9QNwRmVX6A8sGt0D72qXQVgNcLIZmDr7VnaY/EDDWvbLr4i25dO
q37Zpl1C1VGBBBopdSPCGio2Vbesqqj+hUOb+9Y6ycgAiagHARZSUXQmm/1lQ0dtVBJZS24pG3On
LWPuVSInwQo89OKq2v0xvcd0+PIVttH8TY4GKaPCMOW5JxVM4fpMppBrFF3QTrFFwpu835iz7ep0
rA8pi42P9Z229weY4ZeNldJ0/KC4R1wl7zIih5ZDg/3cQzH5ZM7GOBdfX+rPjT9qhb9uTakxLaAO
hCbPcMSdCyhsvBHO6C4F5mojv8RqehMTudjD52le3RcYRpyFgCxJ4Zy5csPqVPoYn6rLWrEkQMas
0ojpeo5PoPBmtFxMMQRaAmNV1uhbL3GIf9J2ZTYSOqXo7j85tR16Mi4p68WOn0cTCbirunMEoGhF
NG9PfMhvaoz5zWUZqc+LauQfq7qOJ6NWwonKSMzt6LsjvvBK3yB/2Rl58AQhOcL10AeeTb3SXEZJ
lK9vZFe+y4QMI0WgGe1frVBJun3Zkh8BQCPsGdbYo1QkRJmhQcIi65kqpUXb54r2CuIaC240E82+
JlNPadj9i4nJ7Typa50y8IQCttegRACX12xBJm26P1BBYXOw2A4F5tgbQLKEM4AOWIwOfLcQKk+7
sduwyrmAgV65HHVGteoIpXeVsewvCq2iZl2AXUzJD4Q2BokI7Oqj4qJjCgbf+2PxL+mlSuF9EtC1
8HoyT48OLrByYNSDYK51/GfZshgrvAxjy4p5GBNHWm2TyqOYRWMU0zAKl6MuIw4b7be1iCfFl0vu
zRFA4HIwXMpruOCC0GYq0z5EuupKczpV43wExEkfGTk83aFuVJODCvoYBeLJJTQMHCxl28wA3bXQ
H8ldUoTSasnFKNUrZ/YKs+NCGDaD9edem41E5Ngoq7Yk5iTz2y9JjODPPy+LHwZgEhHjVTn+67ZO
pe+jPLSC3pHAV5U7NkD9PLb4XRIgujwNaabvD8uRlNol+CYoL4cTvsoBTqJ2oW2IU65kURUHm9FH
zayovxPHCMQ8ATya6HnEUkROOR5+jNa+6iyH0lpeHtzeIhp3Zp3Fkp9WjUJkohdkFE+EzZPu8ACA
vexekIuG5wtK1ZcMfc5noAFyiRUO6QIfG4Cc9IvZq1LJbL8qCM51/korzyCYjJGCFakd0sapf3IA
WVRENJWcQURaKDKZRvWNFL2j360t1N+YDx03zWKrKH8UfpXwKaO1VXhY5rj5/HrFPLsA8W5SyckS
9Sh8IRVph9q7allY9WcUT8sirH6Oyzn+ZjhVK2TFVKo2mU8tE8fiizje63fDdAPzOTkH5IOg18Vq
0cs+USnF3A3McML2GZeFbTey4iNt7GQjoJ7x56k0Yw3rmP2q8O2WeQPpOTgoKEPvC5LS7e/Jbco8
fTLck87q7oEBNl3reJ6MmDOaEcSg8pmDqsrKNAlrwAWBI5t5eN5oFu/LBkQL5qEkr47VwV4jbann
7L79dr38co0gi8/U+UNm9Dyh83crBHWOQwlstOey8bGgjBbhPsplYXoxp9C6V7TELOjmBvrc5o33
3i17jOllUy8uK4+35R6B9h0bq/M1RXW/cR9olZ9szlfw1s/wobyLp7SjBZ0uRSO7DxMESvy/gnfX
25WIlil0bSPVnu2ln2WjGuENJYKPyWsr7b+g+fGlfqNd/p7SDF4yYi7PBWjN15MJnsc7qfXu8nr9
TdKGVKndCdcliZxfKpPiDtBNyA72xBOlyD1QcvoR0vSG8yRCMkM1r3dEMhbwz7BFEgY2J65J7IlY
NuwkelyW2zF9SB0z+Qt0fd/dqH+vg3M06po1guri7N8hwpqjU0MUNL785CPlTawdt05x2/R1OIgt
JaEq5HsnlRkHSOg0xhTuWJ9Dpfy7yXU4VmZfKg5+RpCor16SunAk+PbJJw3xUxmvwoW6Jrv9JV2c
VP1bSNynGpN1g/yOyTyMecDK8x3aW/jDioN8+w7VlLZLUiRZc1zlz94UoRaxyCY+hoxhxDUpaT5Q
uUAOBCZztfUxxF94eXtH7l3TygtpAEOlPC1u3ofA79rCfmQ3gmlPEwrdjkAni/e4d5r7zt6qhE1n
Y4/n9xYCIji3szNxfXi0rFEAXd1bi+qtbKdeS6CeYUD/OIHAWrZr0lBFhDqDkOfopY+AiE3dRm7O
t7jlud6mOU0t00YZrnM5vUX4+owezbNw+eSE7HtEVxF3+Ns0E0cA5Wy5UANZUWLv4cCYWfb1L7Oq
lRBEg7X9IHrCjNRjHcJuZW2pnlX66omKL5R2pchKfCKZ8vI6gY9km5WAuRj19Fr5Ylyjv39DLBBa
J/2z5EwYyeEEpbwI2tknm0fq/5nO7o4SR4KcNmPmp5unuNaIaVVLRlbaI79dM0MEm8KhLOJorb02
sS0dPve22xecLYvK0X5FUTKAdbPHoN6560X4gwcaaike6peqFdUJMQxsQNrLQDbFNwLA1badXMon
UIWwgoY7H/QsS815GDW6BP+OJv9Q5NfMZ9RUMcwqhgWfpJbGzFKMg4A8EgTrp9RHWswfHhxcu48Z
R22DjCQbvo5XQixt5QSS5QAPL5W+qkH2FHsNm2eHJ5WwpnV6RrhLK6/6aMvorO3xSDsFZNqvlWhU
84RtJXS3wGpe2B08QtFEp1ouSMSV16/ltxA4QRgK2SFQDqoKFtCzSg9S+Mal75Be+8bXNERZ+ZVs
A9U2oTy77qZ1Q2Qle3MgTFTEmp09V77R4e+zTujQfGWrzjjtKsGcvsW8f3dClbpedi5t86NNpcK2
caoe/Ki4CxD40EHnXetRnYHJQ7uIRbIF6UwMNQf7oWDc/TOTz7lTqyrRqklxZn2qBZ4vwCg2y2x0
wFHgHtfCaNHpM1XhAWKxoxlm6wvdEGDX719XaRj1kpT11cjznvbKZkEtthqdrRRVZh8v31vLC4+c
joWKbj7XIO4k57OsePeXA9lsyHuzK7z9gJCoru1hJSuxrMf8/qH+F3eB6Ij1qk9+dweSKWRqR97P
FsJOnf1B7QeQqgIV5UnW8OKjpbRLlXTxR57aFsPd+TBWgKsbdQHA3YWj66UBRAmPlrZYQ+nIZQ6w
5MTvOzVLFizeAl13Xl5rEme057aB+vZrL5TkzZwKHFzoAwEOwyKRc5EXc7Tw2ZFlRaMyuPVrG+7j
4mIolFTkWJHBekfr+5SHKl1yZ8mVY9P9CH+s3/DAoKHfyU0THY6y2SKsQFgll+Gk/OifNXd7Tyx9
tJjneCJXqkQjwJs/tvmP5BcV5Kj4UsRYIGv3Y7TB0q7IXLz5vgaTX8/hI7UGdF7hlEwm++dTK/rM
DQ+LLB/i67lHX0LTRh4X783uJVHABxVMTqCeTu+h73NpBbYG3l6nJP9fQmwB0VX5yl6UUZ3oa1lJ
L/qZ1d9uMHxH3z/8UZSOV5fQbCCHq8W/h5JmtL9/d8AMblwkwM3vA6vJ1yowLOcgP3dKUHrbEigD
BFcEfGgsKgnVnfgCZSEsNUphldRU3lFRuM/vZ1PRr+Qz9Mgw0PbMG4Ugq1+1Waf0jRtsj3kDX+PQ
T3LTdyRNn5H0TXu8mSMaM0PF5cT96OFOLR/wDYCuZan1XLe+MZ6Ya/0T29t5uyIg/F64oYt7I/I9
gvVn5WZJnyrTYFKlgBa9pcO+n49qIY/08Ld96hCWEk4H3A39ItFF0Je8RnZ6cA5z6ZPbRYPbnyQN
j1Mdx1PrKd0PD1sGwfeCb2WZ8uVATKYy6cT+pbN0jzTD+GIBhFisY6UBjDoPkAoG6FrcCwUOrEmG
ZqHvQmo2qDXW5e13yJXIYVxOIvhmtJsxe3bzWKSJ5UPElKKxk4DxtLco1CRosSiyiHltXcXq4yDo
nzXXtaS/hhkHuAiQN2SOgjNfzZ6M10nvFIdmO6uXgcSM08UivkemVixwZ21FtRrc+oTkAdf13x+P
p1/6VJsNSULU/Xu+EvuArnuX8l2HMt9V4viYEok8+eAiyWU2ao09fsyf8EtC5Bp3JYvFQy3m+iV+
sn5Z3gSNhPs2vpiZkRIGPNtAdd5BdxFLf+MrGwf81E3a+/+CFwrRKgWV62z/DhdnJcdEeI85MkS8
38kQq99gj/PjOwpGJvgtYh9V+zmGRybu4YqS1bGXUIsbuEGp0oIkTSkIzzEwCeF3ZO8Tt38uyc4h
gUdT/HF2tFfOyYzoc9jD7lzvzoAYM6U4bneE4NTqg8H1n6U4vZwzrzNfsJw3O7rXHEoc5b5tPDPe
z2SIiwi3m6my6vobFFDb4KZdYZJvkla6WKey6RPtYMCjKF1NiDHxIj+Wz4t0loDlb1z3zzSgaoGD
FcE6Vn8cBajuZ3BL4Nylxpc5EvD5ypm9nkLQ9DGTvD1T/b1TokiT3iTdQUz/xv+OUjdBV9iP80BO
3v3kRoXweMFYPVqVxJIX7Pi7tRnN3PCDwIfycpr9TRpnbVzAzQd4N575knFBeITe12LUIZy7fRR8
5E5WE2XsvRwTmFydDSavHindC2occG6bS3LoCHDTXTjPLlzM0JeNngpgL71zR67hjfD7OLq8Dvnw
o/Fpb1eCsmVQOckntfastRPe0lFP0UbPNtiPmHUB2aZRgEbTzmG63E7tHqnjSWdWosSRyIJmIR9U
q6cWkKTnqFc2sV40tplkMs56teQLqesrHXxxDlDn2xCieqDB9WOV8+E4wR77InBLsd+nRDHYrI9Y
2++GkqFS46i+XRm2Yxz3XhrdryU1e4c7U3KsMB0X7MmUEVuoSC1juziS7Tr/8X3bYs/FmFawIZiP
W26DSeq6ws+It0iEmjcQcGoJ6G31i7vf83WBwszUcq7s4w24a6anqaVDVzKfhUFcK8pTyzowHHLs
PoQjuCvwluR3D3zUya1SGk02HVQY9+vf4z9PIgIN9J5ZX5gsTgBRdzjuxgZa3GJjOJQA0oGB6WFR
huoABDO1F10aTrM6NLq1eOWmLqwPtAeilaAEMx9anF+8xWP4WrK6N8hjkedUIkBWmzlPGedwpP9p
qKtiw0V/99mawPgh4odF7JG3YCkUP+I+Ks0HKRoGncgT5/1yL3Gkg79Fce1Xea9bM7R47j7sb1Eu
j0yXrW5pJ3oOGGxoq/WVcqEfyMNcb7EsIznf+gyjARRNXWZo2Q0WUpG7PDUBRNHjWSa1EIOgzngj
H5txDOvZLh7FAHz4YFU7Fkw6J+Z+/BF5qbzIDWheyH1KYtuF7y5N92Z5XoxJY7XMkQkWiyZYD7q1
T1Fj1i6FHpYDSPDDuCBtt4bL5P4tkycmY74KutyTnKlHw1zxdWaCGhOG4DGP7quTEr3GpW6E5ywT
mMsUAX5KAHpwkaO3T+r1ZiviOL0aeBsB1ae5XUX10QaV/5a2IKzWMKzgnU1ai/RAUj1XxmjDN5mi
pszryZc5tazGLt2jGlbhjo8RLC/JPdBI5rHcXDUmm8llJYvOm3qEwggD4GdY0NC7esYNHi+dlsyc
+Z5CRv0ft+bYFRll0wlMQ/jeFeFdEzyBDgTNPeqEuv51BBKUzsW4t/BZbJbByoWwXuqGCt2VPgwV
J2Z7ew7xT3YYNkANsgdb3wUbNvy5Q76HBMQU2LRLVLMI2rlwdHj47VBzLD4HOZV1zxx9bGQZcbXQ
iC67DVzqCuoT+2KBO4zh9kfEoAt7Xh/RkpNQbIit9TIC/47MQeN9+RMroJRv6/Snm4nAv9h2jEDq
bPAwslZAKjdb2HZsftTquwkJh62Qd2oyOc2NSKyzsVoCvx4o06B1kdeJ9aJ8VJMIWWnARtzszxwA
F42wj6hlIbGBXJQSo7xMHR8siVE7loRnbHVyR/QwjunU7K35O5omzNrHjnNX+9RE/96Vyg9Njmmf
Fyn/NVFcFGgLj2Unda2mJ5on1TT3HJBCQ8QZTmX9AI8C7UqfYvIo7NLcExzqGctYfjTLjH5gVDe0
PA6yb9VGjfcLodCIN5QEVKQ8H/OXTIkdjsucAekPgBnVDYXnZWmPYLCoBVeDY+jewdNOrUIN0JQ0
4961/gvj/9aqEqjUB3/On/U9kOLmdpm9u2wz8GwoHzwMVdU3FnWHvSOGrCzykIv1zMtnSRbJPae/
CkAboizdpSIDnsDR9vNWtHHJsk4+L3UvGyL8WrOXwRFKzf5l7n32w9ySi4XI+wFA+HpVxeD6AEhV
XmV9wV10KFZ5NcYtRgXOyqVBtagvBpchMxbLImQEtoOS7FgbA6Edbyg3KQJ4qYwOnlw1f4s0SM75
A31jtz09ZSkPYQMPoWM+8mrcB+Rb2IFScOI+1hM+WNmyKoKfzX8xHMPULk8R03q3a/E2o7RdNgBo
tl3e0/RNkt2XRP2GK+chXgRUH8szBDyjzhpM6HPlBRIq8FJhJAFec4R76SXzorRYavr83gPB76Ek
ZBFHFrxLlscCjnLxW0NQkR8RhOUV5WWMzAoiPtEgXr4FDTntYGrWpKXBDB4jJaUkNMOxSEpmh9nN
fIfnuIJOywAfm3IVJKyQbNtny3F+QJH5e7Y7qUkrIJ2c8mnz4XbLX7om4xJ/8YoG2x6WhE6ItqJn
3A1jBmDS2Lxy671irToMJYSl2i9gbcKNMBJT05mIa6WfBDw13aQXhaByrF2VJU8AoxeA5E7OPnT5
eE69oeRShnq0MF8ZgcK7QBMNgyAtrytEuKwLq8YSROvXXqpmqEp63a70YZzKQS0Zkkho2cO2hhdq
AMalGRHszIul09rzJA0ejBtsdQJ++xA1f4U2ELFHG5BnLPQW0nrVBmOvZoZY4DmEemx+iAogdtZ6
yGc+GDQpIdA/rf0I1KDQMLHSbWI2ShsUklPAlzXAjE9b/l4dUfAD3BHSyzPGS6EHo7xAG4qD8LzD
uoz4aIMSljbrW4kN/5IJ8Q5/1M873RHMtywHBv6bGSWSR0N+IGACLaTFUeFpSJb6VhK5XoEij+lk
VXbise+6iwzyJa5Nsuk3emZSfkqlg2DL5U9XMp3pXtg3etIPDT5t1Zuo/Xx0wr4TOD+55JsckRdE
a/12Dztz5+J7RgvpiJNdAigXhAcu26LVWYBLownnO1qW78XneL0XXxPVrwNApgCvsxtiQauTNkYe
TdPHzpbDWThP3x+7lX9MklsxCpFK/nRsnQtqKZo0LDieqWH3JNrM0VeZhPY2Cw9+DBcO4yoEr14k
3dXe6m1sBR/eWn+V+EkqbkUTKGPAn4AHXXR8qEvKiMrK/lb3nOcOG9MBnYV37wKeWja3wOI6KW/Z
dzXAqpcI2PtHrxFyaCE/pfaSSvbTP3KFVnOM1YbzEs5UzXklY2KPp+CDB7vlWYb4p1C6cV8cyFu7
46D/c5C+svL8XHrf0rQllt7gozQPwdLpEopgRqYJsBFu+NqItnJ7+AkuJAxwQeMi+i0b90P3N5EH
HVzGHvvNbpX8h7QDYMYCx0YDsHjIagmB9PI44+NgPGBkmXvi994HKQrhhjW3Dtk42n74r/XKXjyG
TypCKn+InryF23OBRmdyvIi8gz3kUqx5RTGUNxf12ZnkSDfUE1i0W3TkLA8jEWWzUNNogdtlxew9
fGy1c89EQx+WX3gWNf1cIfWbilbLdss0JcaHMZA18SOEFHNscbpBIFLBD67CTfYE6twPu9U/0Ifn
TaHmvrN9IzgVVqqkNP31pJ4yJuRqwGzp4yU1XGvA07r0gmSthZrisyIwoQGkOpI+5pVaUg99M/zJ
eyP2S47AgOMUfE6BKMu78Hs+V8xOzVzI3pcx5B4BNNk7et6CLFgRYlv66wgvL755ZjVQkkqUifp6
ZxVSEqCGxKGOio514uElpsNa6ea83R38pvnfOmB7L1mqPYGvUlYBZOnJTgzwpGchBTE4HjB9eGkR
JKp0y3b9NWQ4NjwOGAlhrkF8z0g7av9jXTuIlMW7ir6YK5RMjjcA8ZbXdGwzNShttGDO4DB6Q96K
acVJdGUXB01eWyhyJdW7Kcw32fh10Gh33Av3As3L/CfjANPyort4/EI4jRsdCDsbDWpaJ1W38nLs
WJiyDcCuQ0g63RR55RjavCJm14+6niYKjAgBnRIreLdDlIr6dNN5ZLvI5vIMjRGHvdlYey7uTsRq
DpK+frEXQiz3lavUkX1NxPLR1i7dsNjB1/L4f4GMBz3sQGYdLWf7W4fyUE/Hdlkch3zEIO6arrgt
zpD8McQTbcey6nsx0TSvhGTJGyJqrtQz0fLqQB1VvH89uD+Iss79jBEsqRd7qo45MPCOaESeMPPH
nRNtswIBtAOfVZ9RPAabJglw1l8o37ITG0xBOlzWs8XVVXXJph5/dN1IunpQZZOwl3xb6/kNlkGK
yKV3Zak2LP1utrgcYXiRZr0KhiY2wHz74Ndb4vd+AA0A/Q/2qmsRQ7M/8vfTUnAQ1jz6hKFoYH7F
VrlK67tvjWKRejdVme4Gf+J1h3J63Tq4Wd2xU0V+QU0XzKnbEuV5zX7vYvOES1g9mH7A6mD/ECHz
Cyxt70ingKLemPcxIYvZYJd0TpWHMUKjbkILZzNAprtbWjLvX1weMktT4S6+luMheuSjhNEELKrX
ghO1XJtI4+6JUiVxnLOhl6sxHdfwzpMW297JvAWLmpxI3YAUVAGLJDvPNscXtUgR3wi3GcPsvVxq
FnwJGOXp4nWlwZCmS6wvJxhSSZXiXrofqNxSU1bSHAtDF/nLWl8aid5B8snYZ5cj14DjoHkzLSSb
yurY5x3+pElhXMiAqOT0IjkmvAk47MIHMADH6Xbum/SrT3yK2mS7kYxYChtLRDBdcZ20y8aglK3H
MUIh2csKccuWKTcGB7FgIVs8LUFx0MHPkjRe28Dn2s9b5h1ZpxxDlgCiVeyvzK93RTKyVigJjO2X
KSBMpqiXZ8ymSjmDaEM54CArWiifaHn+HEwo7NB1+UghmmEy4W5BAcpwANtaRl3/yiei7ivaWGKX
gCw7YFH81LH5ipVWwRht6QewN7k6dTvvGhhquQ5Etx0mqYfNFQgQS3DMl4+cqMBC6OT9WsK04XYg
56yds9o4uE4h2BUUQEOEV61WiON+7AHRvDEvd9n5VpNBoaxpvMthBkkFzBws0UwgMZJ6eetzIvLU
+8MD1iFYU2y5rIP4P/mI78UQfhKNdrLrF4sWpD/xgMMu5oH31ZjEe0STddvd68rHv5mlyR70ZfSD
dcyMmL8Eq8B6S370z46UZhDLv2KNkpltC7MDikqNLpJzytM7TDxr/9fTfnjnd0bhQHVN/0vlhmHj
3B+tmtcirqb1H3U5uTtOrD77WCbiF444Vo4FmLCAm7ah7tDvHfqX/2bkiNYjeFP/kpTEquz0f53u
8mawOAEhJCdclWTWARNQ1bphM/FL8x2gmPVgZ7KLhB3AeU7tYCOeUiIIcPopf/YRDp+cyFq804R/
pzynRc8cDmCdgU1jQCjWfdzIHJmxutqZmt3zaIf0WvTRJ/37PDV3X7doy2xVQG1HCNXg3pqW5mOs
FBqrFCuIebtg+kkgc3RwVJQAXX/6mWkW36xjAoWhCz2N79X9hihTiEsqd4eiCgG3bL0xM1TLITMq
fcYA3FLn0QOFapmjNA174mCfAbM8Gvfou5Knz2qRNVX4ntYvpzIGl6LdpVckVEKyf5o5XNlEnWv+
vupkVGd+UBFNn6iyZ2Q69sq7MLSxs+Fjxkbz/nRt95Xc++5trvCv7/L5GXe+G7tKxYDYpJUThHK1
r/YVuY3evrYP1IXZ7+VpywZRr+OsvZh1cnxcare5QUSwa/PnlPWFsEGnHxmGou+aPV/rqls55GST
dxC+/FGdBA4vds7+YS6AwyDSQCwBf1xPmmVKDa+lCYWttkHLWtvoqB95PAl6gGk0tcHQMHT9VUAU
/ohR8e+PVtMJX/gFcQBxol73giiP00aJOgqqBp2B0HLTa2AAvLgOmt7hULT5/VWHTwtSmEwlOVHj
r8Zf035TH/nF5HVA3YkMDgaU+fKBByChHY3vczax7yk5+Q9SuTMsW2qs5CO6mSgIhZX3hIAMLFlp
wt0U9rG9qILL5llBosRjnZnP3/lFF/08yIUfCp+Iwdppa7JNHeIycBvgO3Gtt/4K3lk3ztTG1RHL
T+zlR1VXvYht2gURyXniRjnMi4XNpyX8T3jRv7Spg+7dWzeE4COJXrD7TG1ywWuN+mJdSzKkBJKt
F82JoJkfmlYL6Oy1ik1o3ZB/cV1IQuzmyR5QxlbGvEIiGkNj5x7oSjL8xxrv5ZfCETJtRMEf/Ue7
gDQfDBH6sxc7Ojg6uTr66TL2g8GO/BhBDA4H/UQs2zRJXJbgq2OBx3K5kG3jgNCjOgPi04Fh1MIX
ncdISkMOmM/usMCgvhaX3eqlYq36U5BZjwYp4VIpxrCWT6wnLcESlwItXLcjz0/rWhj83iXYkQRc
XTjjKzDoH2zIoSJqkzx7lsGQnRIZZFeSs9XDCE0S0HgGfLU6mS6hTRTACGkTgUEzu1NeglQ3N/m5
GhXv294xWYRTDg0CMaQIUO5MtzKH3MsMwYJErlX2jSj4lTWmmsuqBDEVmo8ymxFkW6G7CEACseiq
wWtknl52FcFNKfAssjPsjKzkz/fci7Cthpo7V8/HJPBhX6MjscXJS/QBmhhvpW951nkPI+vXOZBs
eFH3LCN/JSQn7/H+7lD0JlhFDAspnEuTey+ec0od55OjIVoTyeP1fzvFDYGTd8bko0zY4m7SJfHH
9nmtxRNdP218E8jglPzPf011xA7mi8j8QpqPeMbjmw/YVkID3x8gEQ8DVAYPvHlYl5Zl4xf/Ogch
rfzugAWMr+oRIRRyMVP40ohK86ENZXeMtxEcYWoguxCwN/jKsk0AqfByw/5qroDkXok0y8wrvjDt
5SstbB/N8oGNfzjydXGn4iK0QfNQV73HpXFeoaDqgGbZ9imFuMd/UP7bf8aCGkjqMclDGkO6VqW7
Z7ozqECSPKcsRoUeT5BC96MXvtDQC4wEcslAr0selyv38O5yfq82SA2JjVEZ1txfvdMMTbOii+5y
zvo4gik72+mmoMUxuStg7KK1xJuN5SfDrv0DrmwhlVbXaMrmGGtuhipx2CvqxY+uzcMO1++u10RO
6kqUZCoRpng+mIyvBqh5P5DdmmL0ppt2915Zwm9GutD/j+0e95il+IAAQnSgLJpY2uAoeDdIrMKD
pdlbBn/2fh05bitMKpzH0rzM/8+G/xyWVndU+f2SrNbUI1iCEObIakmC2ZneujvZxwUOxpQT5fRf
qzI90l/wR4cBypCDdmPVTSqYEXhcTvSHuo9fCOHrXYpFo1vjM/OMUW7H+aBREc1pyARizl7OEKFp
MCufD0oeRX9g6vIaFwK6G538W3MDehaC9O44jOOEE8zz1xWF2Ly3C2OzXB2cnNANsDZSaoQBIPhO
BqJpCO8nkexqdzhDwogZuh1lYOFNeaQoneH2ve7WI3P9X88XlT65IiSYhqBjzgJ2KYy8pKGs8Ee9
HQZzBqbJsEl1T9cf6kwTwQ+R5lRI/B2i7kbY6aCAmzssneq6kKkXSRwYGM0DBMmQpjP4BM9n5QCt
4/e2+AX2eqrOF4tmsrzn3iL+wjkQ4C0Ac1QEfsx7iQ8PuOe31E+iY2qnQaUsIZuygxpXv81RSShN
0pI8HodswV3AnfcRutlWW/AhePhBj/4EvNr0vBpKlZCl4TXshlUTEoRtc2UG6RTAjMEyEwJ+Akxb
EUqaOkRtKMibVJBVX7XQ0lVGB+DwVZUbZuuEDyVjI9088sqz9NO8lUyOUjbVgrglWXxn7J65gXFF
yXaY9EcxUP2cE2NwPdn+iVli3FXMWuXA9WYPjvvdyCuNs3wU1xj14XQmrsaptalCG9TlYsbIWzKU
8+Nrpi3Tw6TX0Yp/vixPO+HT0d5np4F4RrHNMBu5ODCdbQagoO0YyPEvdrLXf6j606sVCEd9G6EP
Snxcdqfbo4YQ+XadJ7MLKeee3oDQuMQL+ZvGUD9lj9GgGyNnHXIZPWMql9xYaGo1v5VMcelmCKa8
DbW8Hl+sKNTbNq9rEVr5bNJO/0mcvTQ0Z7a+AKhO9NdNILK96i1aVs5Zq9JgYZkgoBWQKPL9FoZg
+D3Kfr5JdIdpsoagubUIlgxYdqOWS4UBHW1UFSAe9oeRyPeOyPA54sh/I3s6YwlG9P31qae+aLtH
so5eaiM6TLvHa6/3iLIyrY2so3Ug93qnH1QyUVgiK2Y0mqhoQVkrvMguL9o98eJohy85e9lKfptM
uF0pAdtIqfS9E5oQrPeudes+jsykq/HGSZwbWo2rTSSH7+NRdPCMSb1GI2pvK86dhupocP5+JEbI
thjGlXdZbgOcaskbfa2HdV2TZd1bBvdxEPzUTU5ZJyDVfBuU3LPRqw4oudjk58Qd5bd+aWfJ4VX6
/I3ZVltZUZeyH+nMcsmO3iBhJxmZydwEbAooCVDJ2DC9Q9bhFrQMNU6ooAUBDFzbCelZzt1Mzyv4
u5PgGHULoOgZfmQsxSA8OtZzftmmEHXf0vyYMwj7JyISwZlhtftTPo5XOsl98NzoBHf7uY5eDzq1
mBKozqUZSugV3E1PreWz+xCfzTJsvIDGLewvIPccEIwmS0361RDgMDcmTOenLw8GD2MWKy6CRC1g
qMNn6xRpk2s2ZRvZc551Yd1rWHgXcWhKZr2+7lQ2VZe4zD8Z+viF7if2SEszuSWaZVTnjzLqu0xn
vOHaC8QXj2UZKeOPqr8PXP1Tw/gmUdFsw9BnJ3wX5SnulZW0U2RH8Bkm+5JmS/jdKlX0hDM8Km8y
3pyCfHJb6uEXlHwnzneKMnsfY1gLNclShqKyONPj9kkWN4cJiFV/8OrFWSGNy7gh/DLOXhxgmYMN
uXPnqZUFVOcxFa7PCsrZx6t4GR19DbzHtZmFS/Glqy7p109LwWpXNjM44VEphnNs24LEry7/QE4V
L6+qQPrU+QqepxGD0gJL7HMJrqAOkoqgx8VNAvqiUr9Od24rHlLylazjIfeX8YaCv7QsvLulMy07
Z/2VT1piHAgIb8z8n7TXxw55g09UCs2zU7d9VdL0gBI9kUqNMozX12beoif6ltD5j7wjOGJj0xfe
udWHBCJQQ3cRTCfDSS8oeBpXDSErl6DEJi0rOuDPRGkOyyMLwSnvLMXy8+Lp3X2g96GJVAA8jvac
xupjy5UiMno+B10kQTi3iYFpg0Nuw3+WfC1PW6kPfr4kUlJWE7g8tSPgZ8J+vyA/u+qCvOpdFHXp
A/fVdRwZq45Ai3+A4OqAxCgqJR/BehcAQfuHvB3HInuf55i/FvpXtwD67gsAB4OQxSVvVlFKjSGq
d8gVegwKomnBY1q+S4Cy4vkIfJC0J5iaX/GSN0P7qQ9Bkz17ffD72jNqET0zGjz3vWaK7NVuFG3M
w+gLHBdV6xNnIIivUKgkkT6M43hChkkhEcXXK9bI6rpP6dEPUSQ4oefKUQWF82JqcqM3MlSi6n/v
KcBZ7ifs7tB6E4PULk8p49GNuiTtlsFWWL5/cgjQRtuhTpzA96oO/WBgYW+engmuYI5I//rqi3C7
szvqtMIpCiXIDyblh4oRHOxENaB/6f5b/NBumq85fFOPeQqxV3lkde0T8TB+bp8MjbFDi6u0P5Mr
nk8JD+Od3vaAp2jA0bX/OTa8NOg+1H8JHu/Zk3aOucOZMCH9NUaqUUNLWzEXNB7jcTGxBPUVTQ2F
0nRjm3bhss2ysMxmJ+26dvZbo61+M1DITV+GQ42DW2MO6VkSo75B2qzz4J9yDEKB9pB4qBynzY+K
p4BvpefT3OH1ZIIlYxemMSwNsD73Ao1etwWeK+b0DDm44a0oK9IfUEtmDubcr9R79S+xXuwHcNOQ
YbzD5mxtR1EGgjhv9uBT/karizfZDGgguIwjIWe9cD8SZ7i9lK/ECl0yBhy3KNcrnu6pt9FbSTym
Wx+TSFU8+fjf1SUX5fQ2KeJWQPa6nT7wSk2afMaPBYBTdFjCTRDG9ieJ52BBVxT/qDv60WJEUH9p
KYqGV5Xl8URcjCy7mPaJY2br0AexlteIl0bJfg1qk56mLAaJso3NLnAQjV4L1ScY+Zdwwpc6/D/l
YPZm5eGSCtuNyIquDH0XjYnYEqNwWJIabe3v2UR08/mSyUF0gVCgroJYYT2JZit5b7wXGiozKiZE
/NMtpk8XGhN6NHaghzfDjhYapyRgt5G6Nos5m3FZ/T/f6Yi1Bbf9fdEBZ2rde1aA2JPgtOr1moxI
/AF+2s4Zbxm+lr8AFfzop0YKbvn69vjnRBgxXZOE7rwMeALaYaSv7/q396MuFRAuLRno8uOxe4Ox
CI+k6XG/+mheMy9sJn4tJk89/NMN00NCOyeTXwq+yGclBRDGU5je9Kz+NxKhPOJFL38Xit6+9pg/
pb+5pKmLs79oaKDAZlXgBdsKnLGbdmWJYsUVHAUxAi9KkoqXT4Kr8eJsTadbqY5555+YgxI8p3SZ
c+UeqJr0ocuUqCjJX+aUa3ZIQ/5oe5OWjBKM6AYzOSakj/mPAdWU+++lH9w4jiBw8eDyPRgNsY8S
Y8zVAbHILHljWXlLZeRuxjqyFB6EGQumv45+Cqp82YNXxaimPV+f96Vi6sr2dH7rZPUMg7bksUeQ
lKzjRP9YcYpFBXuXkb/8Md7s0xH5r1QMx2ojQ1FbXgmpt6MKUtBMyMUMdgFMOu643ng33YLLTfq0
R0IHZDwBrd7Je0RVg0Hvm3bmfb8H5lY9T07HQSt75zZXrn0nSXAmslHTm0k5NfIHsiQLCms+ECqh
kjOGdoH1EHy6/C8emDzXs0fqLva/nX6CNMInloS0OqJy2ovEMEbeEe8PU6LWk07K6ThOAr36OPVW
BxzRMqm28r3mrt65q6KLyVSee666jCNrVlUpMIkd89fWOaLRF23FKY8Ia6KaMyv1XpxFsp3+kw/p
ui4z5UB40ob/hcuhQSaeg7muoo80DiaqjIy6gCtuKjDgLZ1I/ihDPYbXVSOOXgj28ThmqxYDN5u3
7R2n+X1ATIBWjMt1bBdXOND3LpGyGeiz5eQPB70ton1WWdxW4QEYk7twYEhUAnC49xTDm1KgweLI
J6enaePDz3uNOXYZkaakWSwVvuVQumynHkJItkC2dCjRemlQEEz8EtdMX1YwkPackCMtSxTuydLr
otJgUZ/U5VQYXkdPOPblrnbHybe4d4/Cnh2T1VbkFBZj8mYAMblTWW//Iil5OYTWojPEyCV5o7g0
AT7JOpfaw6BRXLyrG3eQNZb0Wgy25AzCIFZQtv+Bd3imMkyZn97j2HBHC3eyPJzOySkla/crA3BP
2pSTIq1nGl3C2J9W7S0buFkFGjSBZmjJ+FAhexTVw+nbN7OvwWYXhBYiBP87ZS0TRwwQU23z9nG1
0fvuKg7HTibAh579ffJgfj9Y2x1YJ3ODpdEECfaU7frZ10SRoMzxg52wIAQ90xJh6nznclB7eUEn
2CRYhM0BPc1gf7NXHt31KTyHkwkASvLsoquxIWDFgnJWC1+FosB03nnQWp8Ctny4CKL6fJuAZyPN
1FEsMrkeaTKAkdX7Yyn8OGKc5LEWWSSTIupdaDYytKXoEEXL88xK/tMpjZFDwmCu5xBroa8WXdSY
f2HpDitFIB6ZpOUk4wcN7Zh0Eu9AaFwTTiamLTXmX7yn5TLZaFdHricWBMCkMec+gSW6RNY1yKts
Mk24lRQbTxip2w2QoEsVnyn1cHl8WIaB8SvSW9F53tsoPq/6gYCjCrpGlDJdW7dvxB1TfjM5svpB
5O6AEYPWUG3E5c/hDDYOGF///BMWgrcHp/vCobKWJVmuPMOvE0BVl7w9x3AfWrZyLXDUWEdH45TD
xO31AWQEDYp091i7ugFE1K/+Nm9I5DtPMWGTepJUWKnYZJS5n3+orJZf4zlXxpOtd0lYuj0B+8GV
nDSLLqwqRzuUKs/b8m5V7C8HdLax/5lkkpXWXc+Y1GIns/pCWXvhqe+nvQlvZ30OonBVNRZjNlym
tyMqg8m7E0wfaO2D/eMbXsVEFan3sYE9BZxeijqt4M9vbF1bDVhbvWgCNYx0ImRIXv2HaHPiSTSr
KfG5Y2+mWlSv93lZMVVFgVQO354J7rFHwDXciUCoxpK5aCPK8WYEoam0+1vTbf6Q5ejvACIgV74B
vHAK2pYqg8JpuBYvnYOAvcPMXW7eK+T9O4a23LttmcWKvUupaN2MdNeGSH2z7IMDSMSTMPnS3v7q
+zRagR3B1Bla
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx is
  port (
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : out STD_LOGIC;
    cpllpd_int_reg_0 : out STD_LOGIC;
    cpllreset_int_reg_0 : out STD_LOGIC;
    USER_CPLLLOCK_OUT_reg_0 : out STD_LOGIC;
    cal_on_tx_drpen_out : out STD_LOGIC;
    cal_on_tx_drpwe_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    rst_in0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \daddr_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \di_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in0 : in STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    txoutclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drdy : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx : entity is "gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx is
  signal \^user_cplllock_out_reg_0\ : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_0 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_18 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_19 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_23 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_24 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_25 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_26 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_27 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_28 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_29 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_30 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_31 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_32 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_33 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_34 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_35 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_36 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_37 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_38 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_39 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_40 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_41 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_42 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_43 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_44 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_45 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_46 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_47 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_48 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_49 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_50 : STD_LOGIC;
  signal bit_synchronizer_cplllock_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_cplllock_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst0_n_0 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst1_n_0 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst2_n_0 : STD_LOGIC;
  signal bit_synchronizer_txprgdivresetdone_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_txprogdivreset_inst_n_0 : STD_LOGIC;
  signal \cal_fail_store__0\ : STD_LOGIC;
  signal cal_fail_store_i_4_n_0 : STD_LOGIC;
  signal \^cal_on_tx_drpen_out\ : STD_LOGIC;
  signal \^cal_on_tx_drpwe_out\ : STD_LOGIC;
  signal cpll_cal_state2 : STD_LOGIC;
  signal cpll_cal_state26_in : STD_LOGIC;
  signal cpll_cal_state2_carry_n_0 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_1 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_2 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_3 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_4 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_5 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_6 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_7 : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal cpll_cal_state7_out : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \cpll_cal_state[18]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_3_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_4_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_5_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_6_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_7_n_0\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[12]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[27]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[28]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[29]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[30]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[31]\ : STD_LOGIC;
  signal cpllpd_int_i_1_n_0 : STD_LOGIC;
  signal \^cpllpd_int_reg_0\ : STD_LOGIC;
  signal cpllreset_int_i_1_n_0 : STD_LOGIC;
  signal \^cpllreset_int_reg_0\ : STD_LOGIC;
  signal daddr0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \daddr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \daddr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \daddr[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[7]_i_2__0_n_0\ : STD_LOGIC;
  signal den_i_1_n_0 : STD_LOGIC;
  signal \di_msk[0]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[10]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[11]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[13]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[13]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_4_n_0\ : STD_LOGIC;
  signal \di_msk[1]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[1]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[2]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[3]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[4]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[5]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[5]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[6]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[6]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[7]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[8]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[9]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[0]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[10]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[11]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[12]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[13]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[14]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[15]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[1]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[2]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[3]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[4]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[5]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[6]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[7]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[8]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[9]\ : STD_LOGIC;
  signal drp_done : STD_LOGIC;
  signal \drp_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[5]\ : STD_LOGIC;
  signal dwe_i_1_n_0 : STD_LOGIC;
  signal freq_counter_rst_reg_n_0 : STD_LOGIC;
  signal mask_user_in_i_1_n_0 : STD_LOGIC;
  signal mask_user_in_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_in1_in : STD_LOGIC;
  signal p_2_in4_in : STD_LOGIC;
  signal p_2_in8_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in9_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal progclk_sel_store : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[10]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[11]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[9]\ : STD_LOGIC;
  signal progdiv_cfg_store : STD_LOGIC;
  signal \progdiv_cfg_store[15]_i_1_n_0\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[10]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[11]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[15]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[9]\ : STD_LOGIC;
  signal rd : STD_LOGIC;
  signal \rd_i_1__0_n_0\ : STD_LOGIC;
  signal rd_i_2_n_0 : STD_LOGIC;
  signal \repeat_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[3]_i_2_n_0\ : STD_LOGIC;
  signal \repeat_ctr[3]_i_3_n_0\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[0]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[1]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[2]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[3]\ : STD_LOGIC;
  signal \status_store__0\ : STD_LOGIC;
  signal status_store_i_1_n_0 : STD_LOGIC;
  signal txoutclkmon : STD_LOGIC;
  signal txoutclksel_int : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \txoutclksel_int[2]_i_1_n_0\ : STD_LOGIC;
  signal txprogdivreset_int : STD_LOGIC;
  signal txprogdivreset_int_i_1_n_0 : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_0\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_1\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_10\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_11\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_12\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_13\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_14\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_15\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_2\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_3\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_4\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_5\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_6\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_7\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_8\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_9\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_1\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_10\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_11\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_12\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_13\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_14\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_15\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_2\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_3\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_4\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_5\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_6\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_7\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_8\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_9\ : STD_LOGIC;
  signal wait_ctr0_carry_n_0 : STD_LOGIC;
  signal wait_ctr0_carry_n_1 : STD_LOGIC;
  signal wait_ctr0_carry_n_10 : STD_LOGIC;
  signal wait_ctr0_carry_n_11 : STD_LOGIC;
  signal wait_ctr0_carry_n_12 : STD_LOGIC;
  signal wait_ctr0_carry_n_13 : STD_LOGIC;
  signal wait_ctr0_carry_n_14 : STD_LOGIC;
  signal wait_ctr0_carry_n_15 : STD_LOGIC;
  signal wait_ctr0_carry_n_2 : STD_LOGIC;
  signal wait_ctr0_carry_n_3 : STD_LOGIC;
  signal wait_ctr0_carry_n_4 : STD_LOGIC;
  signal wait_ctr0_carry_n_5 : STD_LOGIC;
  signal wait_ctr0_carry_n_6 : STD_LOGIC;
  signal wait_ctr0_carry_n_7 : STD_LOGIC;
  signal wait_ctr0_carry_n_8 : STD_LOGIC;
  signal wait_ctr0_carry_n_9 : STD_LOGIC;
  signal \wait_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_10_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_11_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_12_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_2_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_3_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_4_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_5_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_6_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_7_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_8_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_9_n_0\ : STD_LOGIC;
  signal \wait_ctr[12]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[13]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[14]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[15]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[16]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[17]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[18]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[19]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[20]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[21]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[22]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[23]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_2_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_3_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_4_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_5_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_6_n_0\ : STD_LOGIC;
  signal \wait_ctr[3]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[5]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[6]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[10]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[11]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[12]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[13]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[14]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[15]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[16]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[17]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[18]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[19]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[20]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[21]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[22]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[23]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[24]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[5]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[6]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[7]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[8]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[9]\ : STD_LOGIC;
  signal wr : STD_LOGIC;
  signal \wr_i_1__0_n_0\ : STD_LOGIC;
  signal \x0e1_store[14]_i_1_n_0\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_cpll_cal_state2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_cpll_cal_state2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_wait_ctr0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of bufg_gt_txoutclkmon_inst : label is "MLO";
  attribute box_type : string;
  attribute box_type of bufg_gt_txoutclkmon_inst : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cal_fail_store_i_4 : label is "soft_lutpair82";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of cpll_cal_state2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \cpll_cal_state2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cpll_cal_state2_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cpll_cal_state2_inferred__0/i__carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \cpll_cal_state[12]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \cpll_cal_state[14]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \cpll_cal_state[16]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \cpll_cal_state[17]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \cpll_cal_state[18]_i_5\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \cpll_cal_state[1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \cpll_cal_state[27]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \cpll_cal_state[28]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \cpll_cal_state[2]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \cpll_cal_state[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \cpll_cal_state[5]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \cpll_cal_state[6]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \cpll_cal_state[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of cpllpd_int_i_1 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of cpllreset_int_i_1 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \daddr[1]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \daddr[2]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \daddr[4]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \daddr[5]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \di_msk[12]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \di_msk[12]_i_3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \di_msk[15]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \di_msk[15]_i_4\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \di_msk[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \di_msk[5]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \drp_state[1]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \drp_state[3]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \drp_state[4]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \drp_state[5]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \drp_state[6]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of dwe_i_1 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of rd_i_2 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \repeat_ctr[0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \repeat_ctr[1]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \repeat_ctr[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of txprogdivreset_int_i_1 : label is "soft_lutpair76";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of wait_ctr0_carry : label is 35;
  attribute ADDER_THRESHOLD of \wait_ctr0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \wait_ctr0_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \wait_ctr[0]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_11\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_5\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_6\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_7\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_9\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_4\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_6\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \wr_i_1__0\ : label is "soft_lutpair85";
begin
  USER_CPLLLOCK_OUT_reg_0 <= \^user_cplllock_out_reg_0\;
  cal_on_tx_drpen_out <= \^cal_on_tx_drpen_out\;
  cal_on_tx_drpwe_out <= \^cal_on_tx_drpwe_out\;
  cpllpd_int_reg_0 <= \^cpllpd_int_reg_0\;
  cpllreset_int_reg_0 <= \^cpllreset_int_reg_0\;
USER_CPLLLOCK_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_cplllock_inst_n_1,
      Q => \^user_cplllock_out_reg_0\,
      R => '0'
    );
U_TXOUTCLK_FREQ_COUNTER: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_freq_counter
     port map (
      CO(0) => cpll_cal_state2,
      D(16 downto 0) => D(16 downto 0),
      DI(3) => U_TXOUTCLK_FREQ_COUNTER_n_23,
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_24,
      DI(1) => U_TXOUTCLK_FREQ_COUNTER_n_25,
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_26,
      O(7 downto 0) => O(7 downto 0),
      Q(5) => \cpll_cal_state_reg_n_0_[27]\,
      Q(4) => p_2_in8_in,
      Q(3) => p_11_in,
      Q(2) => p_18_in,
      Q(1) => \cpll_cal_state_reg_n_0_[12]\,
      Q(0) => \cpll_cal_state_reg_n_0_[0]\,
      S(0) => S(0),
      \cal_fail_store__0\ => \cal_fail_store__0\,
      cal_fail_store_reg => bit_synchronizer_cplllock_inst_n_0,
      cal_fail_store_reg_0 => \repeat_ctr_reg_n_0_[3]\,
      cal_fail_store_reg_1 => cal_fail_store_i_4_n_0,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[13]\ => \wait_ctr[11]_i_3_n_0\,
      \cpll_cal_state_reg[13]_0\ => \repeat_ctr_reg_n_0_[1]\,
      \cpll_cal_state_reg[13]_1\ => \repeat_ctr_reg_n_0_[0]\,
      \cpll_cal_state_reg[13]_2\ => \repeat_ctr_reg_n_0_[2]\,
      \cpll_cal_state_reg[21]\(0) => drp_done,
      done_o_reg_0 => U_TXOUTCLK_FREQ_COUNTER_n_0,
      done_o_reg_1(1) => cpll_cal_state7_out(21),
      done_o_reg_1(0) => cpll_cal_state7_out(13),
      drpclk_in(0) => drpclk_in(0),
      \freq_cnt_o_reg[14]_0\(7) => U_TXOUTCLK_FREQ_COUNTER_n_27,
      \freq_cnt_o_reg[14]_0\(6) => U_TXOUTCLK_FREQ_COUNTER_n_28,
      \freq_cnt_o_reg[14]_0\(5) => U_TXOUTCLK_FREQ_COUNTER_n_29,
      \freq_cnt_o_reg[14]_0\(4) => U_TXOUTCLK_FREQ_COUNTER_n_30,
      \freq_cnt_o_reg[14]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_31,
      \freq_cnt_o_reg[14]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_32,
      \freq_cnt_o_reg[14]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_33,
      \freq_cnt_o_reg[14]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_34,
      \freq_cnt_o_reg[14]_1\(7) => U_TXOUTCLK_FREQ_COUNTER_n_36,
      \freq_cnt_o_reg[14]_1\(6) => U_TXOUTCLK_FREQ_COUNTER_n_37,
      \freq_cnt_o_reg[14]_1\(5) => U_TXOUTCLK_FREQ_COUNTER_n_38,
      \freq_cnt_o_reg[14]_1\(4) => U_TXOUTCLK_FREQ_COUNTER_n_39,
      \freq_cnt_o_reg[14]_1\(3) => U_TXOUTCLK_FREQ_COUNTER_n_40,
      \freq_cnt_o_reg[14]_1\(2) => U_TXOUTCLK_FREQ_COUNTER_n_41,
      \freq_cnt_o_reg[14]_1\(1) => U_TXOUTCLK_FREQ_COUNTER_n_42,
      \freq_cnt_o_reg[14]_1\(0) => U_TXOUTCLK_FREQ_COUNTER_n_43,
      \freq_cnt_o_reg[15]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_44,
      \freq_cnt_o_reg[15]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_45,
      \freq_cnt_o_reg[15]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_46,
      \freq_cnt_o_reg[15]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_47,
      \freq_cnt_o_reg[16]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_49,
      \freq_cnt_o_reg[16]_1\(0) => U_TXOUTCLK_FREQ_COUNTER_n_50,
      \freq_cnt_o_reg[17]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_48,
      \freq_cnt_o_reg[9]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_35,
      \repeat_ctr_reg[3]\ => \repeat_ctr[3]_i_3_n_0\,
      \repeat_ctr_reg[3]_0\(0) => cpll_cal_state26_in,
      rst_in_out_reg => U_TXOUTCLK_FREQ_COUNTER_n_18,
      rst_in_out_reg_0 => U_TXOUTCLK_FREQ_COUNTER_n_19,
      \state_reg[1]_0\ => freq_counter_rst_reg_n_0,
      \testclk_cnt_reg[15]_0\(7 downto 0) => \testclk_cnt_reg[15]\(7 downto 0),
      \testclk_cnt_reg[17]_0\(1 downto 0) => \testclk_cnt_reg[17]\(1 downto 0),
      txoutclkmon => txoutclkmon
    );
bit_synchronizer_cplllock_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25
     port map (
      Q(1) => \cpll_cal_state_reg_n_0_[30]\,
      Q(0) => \cpll_cal_state_reg_n_0_[0]\,
      USER_CPLLLOCK_OUT_reg => mask_user_in_reg_n_0,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[0]\ => bit_synchronizer_cplllock_inst_n_1,
      drpclk_in(0) => drpclk_in(0),
      i_in_out_reg_0 => bit_synchronizer_cplllock_inst_n_0,
      in0 => in0
    );
bit_synchronizer_txoutclksel_inst0: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst0_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\ => mask_user_in_reg_n_0,
      txoutclksel_int(0) => txoutclksel_int(2)
    );
bit_synchronizer_txoutclksel_inst1: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst1_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\ => mask_user_in_reg_n_0
    );
bit_synchronizer_txoutclksel_inst2: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst2_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\ => mask_user_in_reg_n_0,
      txoutclksel_int(0) => txoutclksel_int(2)
    );
bit_synchronizer_txprgdivresetdone_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29
     port map (
      D(4 downto 2) => cpll_cal_state7_out(31 downto 29),
      D(1 downto 0) => cpll_cal_state7_out(20 downto 19),
      Q(8) => \cpll_cal_state_reg_n_0_[31]\,
      Q(7) => \cpll_cal_state_reg_n_0_[30]\,
      Q(6) => \cpll_cal_state_reg_n_0_[29]\,
      Q(5) => \cpll_cal_state_reg_n_0_[28]\,
      Q(4) => p_11_in,
      Q(3) => p_12_in,
      Q(2) => p_13_in,
      Q(1) => p_16_in,
      Q(0) => p_17_in,
      \cal_fail_store__0\ => \cal_fail_store__0\,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[15]\ => bit_synchronizer_txprgdivresetdone_inst_n_0,
      \cpll_cal_state_reg[20]\ => U_TXOUTCLK_FREQ_COUNTER_n_0,
      \cpll_cal_state_reg[29]\ => \wait_ctr[11]_i_3_n_0\,
      drpclk_in(0) => drpclk_in(0),
      freq_counter_rst_reg => \wait_ctr[24]_i_3_n_0\,
      freq_counter_rst_reg_0 => freq_counter_rst_reg_n_0,
      freq_counter_rst_reg_1 => \cpll_cal_state[18]_i_2_n_0\,
      i_in_meta_reg_0 => i_in_meta_reg_0
    );
bit_synchronizer_txprogdivreset_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30
     port map (
      drpclk_in(0) => drpclk_in(0),
      i_in_meta_reg_0 => i_in_meta_reg,
      \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\ => mask_user_in_reg_n_0,
      txprogdivreset_int => txprogdivreset_int,
      txprogdivreset_int_reg => bit_synchronizer_txprogdivreset_inst_n_0
    );
bufg_gt_txoutclkmon_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => lopt,
      CEMASK => '1',
      CLR => lopt_1,
      CLRMASK => '1',
      DIV(2 downto 0) => B"000",
      I => txoutclk_out(0),
      O => txoutclkmon
    );
cal_fail_store_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \repeat_ctr_reg_n_0_[1]\,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      I2 => \repeat_ctr_reg_n_0_[2]\,
      O => cal_fail_store_i_4_n_0
    );
cal_fail_store_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => U_TXOUTCLK_FREQ_COUNTER_n_19,
      Q => \cal_fail_store__0\,
      R => '0'
    );
cpll_cal_state2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => cpll_cal_state2_carry_n_0,
      CO(6) => cpll_cal_state2_carry_n_1,
      CO(5) => cpll_cal_state2_carry_n_2,
      CO(4) => cpll_cal_state2_carry_n_3,
      CO(3) => cpll_cal_state2_carry_n_4,
      CO(2) => cpll_cal_state2_carry_n_5,
      CO(1) => cpll_cal_state2_carry_n_6,
      CO(0) => cpll_cal_state2_carry_n_7,
      DI(7) => '0',
      DI(6) => U_TXOUTCLK_FREQ_COUNTER_n_23,
      DI(5) => U_TXOUTCLK_FREQ_COUNTER_n_24,
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_25,
      DI(3) => '0',
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_26,
      DI(1 downto 0) => B"00",
      O(7 downto 0) => NLW_cpll_cal_state2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => U_TXOUTCLK_FREQ_COUNTER_n_27,
      S(6) => U_TXOUTCLK_FREQ_COUNTER_n_28,
      S(5) => U_TXOUTCLK_FREQ_COUNTER_n_29,
      S(4) => U_TXOUTCLK_FREQ_COUNTER_n_30,
      S(3) => U_TXOUTCLK_FREQ_COUNTER_n_31,
      S(2) => U_TXOUTCLK_FREQ_COUNTER_n_32,
      S(1) => U_TXOUTCLK_FREQ_COUNTER_n_33,
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_34
    );
\cpll_cal_state2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => cpll_cal_state2_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => cpll_cal_state2,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_cpll_cal_state2_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_50
    );
\cpll_cal_state2_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \cpll_cal_state2_inferred__0/i__carry_n_0\,
      CO(6) => \cpll_cal_state2_inferred__0/i__carry_n_1\,
      CO(5) => \cpll_cal_state2_inferred__0/i__carry_n_2\,
      CO(4) => \cpll_cal_state2_inferred__0/i__carry_n_3\,
      CO(3) => \cpll_cal_state2_inferred__0/i__carry_n_4\,
      CO(2) => \cpll_cal_state2_inferred__0/i__carry_n_5\,
      CO(1) => \cpll_cal_state2_inferred__0/i__carry_n_6\,
      CO(0) => \cpll_cal_state2_inferred__0/i__carry_n_7\,
      DI(7) => U_TXOUTCLK_FREQ_COUNTER_n_44,
      DI(6 downto 5) => B"00",
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_35,
      DI(3) => '0',
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_45,
      DI(1) => U_TXOUTCLK_FREQ_COUNTER_n_46,
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_47,
      O(7 downto 0) => \NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7) => U_TXOUTCLK_FREQ_COUNTER_n_36,
      S(6) => U_TXOUTCLK_FREQ_COUNTER_n_37,
      S(5) => U_TXOUTCLK_FREQ_COUNTER_n_38,
      S(4) => U_TXOUTCLK_FREQ_COUNTER_n_39,
      S(3) => U_TXOUTCLK_FREQ_COUNTER_n_40,
      S(2) => U_TXOUTCLK_FREQ_COUNTER_n_41,
      S(1) => U_TXOUTCLK_FREQ_COUNTER_n_42,
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_43
    );
\cpll_cal_state2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \cpll_cal_state2_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => cpll_cal_state26_in,
      DI(7 downto 1) => B"0000000",
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_48,
      O(7 downto 0) => \NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_49
    );
\cpll_cal_state[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_0_in,
      O => cpll_cal_state7_out(12)
    );
\cpll_cal_state[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \wait_ctr[11]_i_3_n_0\,
      I1 => p_18_in,
      I2 => \wait_ctr[24]_i_3_n_0\,
      I3 => p_17_in,
      O => cpll_cal_state7_out(14)
    );
\cpll_cal_state[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \wait_ctr[24]_i_3_n_0\,
      I1 => p_17_in,
      I2 => \cpll_cal_state[18]_i_2_n_0\,
      I3 => p_16_in,
      O => cpll_cal_state7_out(15)
    );
\cpll_cal_state[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_16_in,
      I1 => \cpll_cal_state[18]_i_2_n_0\,
      I2 => \wait_ctr[24]_i_3_n_0\,
      I3 => p_15_in,
      O => cpll_cal_state7_out(16)
    );
\cpll_cal_state[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \wait_ctr[24]_i_3_n_0\,
      I1 => p_15_in,
      I2 => \cpll_cal_state[18]_i_2_n_0\,
      I3 => p_14_in,
      O => cpll_cal_state7_out(17)
    );
\cpll_cal_state[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \wait_ctr[11]_i_3_n_0\,
      I1 => p_13_in,
      I2 => \cpll_cal_state[18]_i_2_n_0\,
      I3 => p_14_in,
      O => cpll_cal_state7_out(18)
    );
\cpll_cal_state[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFFFEFE"
    )
        port map (
      I0 => \cpll_cal_state[18]_i_3_n_0\,
      I1 => \cpll_cal_state[18]_i_4_n_0\,
      I2 => \cpll_cal_state[18]_i_5_n_0\,
      I3 => \cpll_cal_state[18]_i_6_n_0\,
      I4 => \wait_ctr[11]_i_9_n_0\,
      I5 => \cpll_cal_state[18]_i_7_n_0\,
      O => \cpll_cal_state[18]_i_2_n_0\
    );
\cpll_cal_state[18]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[23]\,
      I1 => \wait_ctr_reg_n_0_[24]\,
      I2 => \wait_ctr_reg_n_0_[21]\,
      I3 => \wait_ctr_reg_n_0_[22]\,
      O => \cpll_cal_state[18]_i_3_n_0\
    );
\cpll_cal_state[18]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[19]\,
      I1 => \wait_ctr_reg_n_0_[20]\,
      I2 => \wait_ctr_reg_n_0_[17]\,
      I3 => \wait_ctr_reg_n_0_[18]\,
      O => \cpll_cal_state[18]_i_4_n_0\
    );
\cpll_cal_state[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[16]\,
      I1 => \wait_ctr_reg_n_0_[15]\,
      O => \cpll_cal_state[18]_i_5_n_0\
    );
\cpll_cal_state[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF7FFFFFFF"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[14]\,
      I1 => \wait_ctr_reg_n_0_[13]\,
      I2 => \wait_ctr_reg_n_0_[12]\,
      I3 => \wait_ctr_reg_n_0_[11]\,
      I4 => \wait_ctr_reg_n_0_[10]\,
      I5 => \wait_ctr_reg_n_0_[9]\,
      O => \cpll_cal_state[18]_i_6_n_0\
    );
\cpll_cal_state[18]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE00"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[2]\,
      I1 => \wait_ctr_reg_n_0_[1]\,
      I2 => \wait_ctr_reg_n_0_[3]\,
      I3 => \wait_ctr_reg_n_0_[4]\,
      I4 => \wait_ctr_reg_n_0_[10]\,
      O => \cpll_cal_state[18]_i_7_n_0\
    );
\cpll_cal_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => drp_done,
      I2 => p_1_in10_in,
      O => cpll_cal_state7_out(1)
    );
\cpll_cal_state[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_3_in,
      O => cpll_cal_state7_out(27)
    );
\cpll_cal_state[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[27]\,
      I1 => \wait_ctr[11]_i_3_n_0\,
      I2 => \cpll_cal_state_reg_n_0_[28]\,
      O => cpll_cal_state7_out(28)
    );
\cpll_cal_state[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in10_in,
      I1 => drp_done,
      O => cpll_cal_state7_out(2)
    );
\cpll_cal_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in2_in,
      I2 => \status_store__0\,
      I3 => p_29_in,
      O => cpll_cal_state7_out(3)
    );
\cpll_cal_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF888F8"
    )
        port map (
      I0 => p_29_in,
      I1 => \status_store__0\,
      I2 => p_1_in5_in,
      I3 => drp_done,
      I4 => p_0_in7_in,
      O => cpll_cal_state7_out(5)
    );
\cpll_cal_state[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in5_in,
      O => cpll_cal_state7_out(6)
    );
\cpll_cal_state[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in,
      I2 => \status_store__0\,
      I3 => p_25_in,
      O => cpll_cal_state7_out(7)
    );
\cpll_cal_state[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF888F8"
    )
        port map (
      I0 => p_25_in,
      I1 => \status_store__0\,
      I2 => p_4_in,
      I3 => drp_done,
      I4 => p_0_in3_in,
      O => cpll_cal_state7_out(9)
    );
\cpll_cal_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      Q => \cpll_cal_state_reg_n_0_[0]\,
      S => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_4_in,
      Q => p_0_in0_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_0_in0_in,
      Q => p_0_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(12),
      Q => \cpll_cal_state_reg_n_0_[12]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(13),
      Q => p_18_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(14),
      Q => p_17_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(15),
      Q => p_16_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(16),
      Q => p_15_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(17),
      Q => p_14_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(18),
      Q => p_13_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(19),
      Q => p_12_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(1),
      Q => p_1_in10_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(20),
      Q => p_11_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(21),
      Q => p_2_in8_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in8_in,
      Q => p_2_in4_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in4_in,
      Q => p_2_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in,
      Q => p_2_in1_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in1_in,
      Q => p_3_in9_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_3_in9_in,
      Q => p_3_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(27),
      Q => \cpll_cal_state_reg_n_0_[27]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(28),
      Q => \cpll_cal_state_reg_n_0_[28]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(29),
      Q => \cpll_cal_state_reg_n_0_[29]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(2),
      Q => p_29_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(30),
      Q => \cpll_cal_state_reg_n_0_[30]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(31),
      Q => \cpll_cal_state_reg_n_0_[31]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(3),
      Q => p_1_in2_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_1_in2_in,
      Q => p_0_in7_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(5),
      Q => p_1_in5_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(6),
      Q => p_25_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(7),
      Q => p_1_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_1_in,
      Q => p_0_in3_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(9),
      Q => p_4_in,
      R => cal_on_tx_reset_in_sync
    );
cpllpd_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF778F00"
    )
        port map (
      I0 => \wait_ctr[24]_i_3_n_0\,
      I1 => p_17_in,
      I2 => \wait_ctr[11]_i_3_n_0\,
      I3 => p_18_in,
      I4 => \^cpllpd_int_reg_0\,
      O => cpllpd_int_i_1_n_0
    );
cpllpd_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpllpd_int_i_1_n_0,
      Q => \^cpllpd_int_reg_0\,
      R => cal_on_tx_reset_in_sync
    );
cpllreset_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFFFA888"
    )
        port map (
      I0 => p_16_in,
      I1 => \cpll_cal_state[18]_i_2_n_0\,
      I2 => \wait_ctr[24]_i_3_n_0\,
      I3 => p_15_in,
      I4 => \^cpllreset_int_reg_0\,
      O => cpllreset_int_i_1_n_0
    );
cpllreset_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpllreset_int_i_1_n_0,
      Q => \^cpllreset_int_reg_0\,
      R => cal_on_tx_reset_in_sync
    );
\daddr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => \daddr[5]_i_2_n_0\,
      I2 => p_1_in2_in,
      I3 => p_2_in1_in,
      I4 => p_0_in0_in,
      O => daddr0_in(1)
    );
\daddr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => p_1_in5_in,
      I2 => p_2_in4_in,
      I3 => p_0_in3_in,
      I4 => p_3_in,
      O => \daddr[2]_i_1__0_n_0\
    );
\daddr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_4_in,
      I1 => p_2_in8_in,
      I2 => p_3_in9_in,
      I3 => p_1_in10_in,
      I4 => p_0_in7_in,
      I5 => \cpll_cal_state_reg_n_0_[0]\,
      O => daddr0_in(3)
    );
\daddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAAA"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => p_1_in2_in,
      I2 => p_2_in1_in,
      I3 => p_0_in0_in,
      I4 => \daddr[5]_i_2_n_0\,
      O => daddr0_in(4)
    );
\daddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111555555555"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => \daddr[5]_i_2_n_0\,
      I2 => p_0_in0_in,
      I3 => p_2_in1_in,
      I4 => p_1_in2_in,
      I5 => \daddr[6]_i_2_n_0\,
      O => \daddr[5]_i_1__0_n_0\
    );
\daddr[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_3_in,
      I1 => p_0_in3_in,
      I2 => p_2_in4_in,
      I3 => p_1_in5_in,
      O => \daddr[5]_i_2_n_0\
    );
\daddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555555"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_3_in,
      I2 => p_0_in3_in,
      I3 => p_2_in4_in,
      I4 => p_1_in5_in,
      I5 => \daddr[6]_i_2_n_0\,
      O => \daddr[6]_i_1__0_n_0\
    );
\daddr[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_1_in10_in,
      I2 => p_3_in9_in,
      I3 => p_2_in8_in,
      I4 => p_4_in,
      O => \daddr[6]_i_2_n_0\
    );
\daddr[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => p_0_in,
      I1 => p_2_in,
      I2 => p_1_in,
      I3 => daddr0_in(1),
      O => \daddr[7]_i_1__0_n_0\
    );
\daddr[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_4_in,
      I2 => p_2_in8_in,
      I3 => p_3_in9_in,
      I4 => p_1_in10_in,
      I5 => p_0_in7_in,
      O => \daddr[7]_i_2__0_n_0\
    );
\daddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => daddr0_in(1),
      Q => \daddr_reg[7]_0\(0),
      R => '0'
    );
\daddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[2]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(1),
      R => '0'
    );
\daddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => daddr0_in(3),
      Q => \daddr_reg[7]_0\(2),
      R => '0'
    );
\daddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => daddr0_in(4),
      Q => \daddr_reg[7]_0\(3),
      R => '0'
    );
\daddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[5]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(4),
      R => '0'
    );
\daddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[6]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(5),
      R => '0'
    );
\daddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[7]_i_2__0_n_0\,
      Q => \daddr_reg[7]_0\(6),
      R => '0'
    );
den_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCDFFCC"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[4]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[1]\,
      I4 => \^cal_on_tx_drpen_out\,
      O => den_i_1_n_0
    );
den_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => den_i_1_n_0,
      Q => \^cal_on_tx_drpen_out\
    );
\di_msk[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[0]\,
      I2 => \progdiv_cfg_store_reg_n_0_[0]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[0]\,
      O => \di_msk[0]_i_1_n_0\
    );
\di_msk[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE0E0E0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[10]\,
      I3 => p_0_in7_in,
      I4 => p_2_in1_in,
      I5 => \progclk_sel_store_reg_n_0_[10]\,
      O => \di_msk[10]_i_1_n_0\
    );
\di_msk[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0E0FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[11]\,
      I3 => \progclk_sel_store_reg_n_0_[11]\,
      I4 => \di_msk[12]_i_2_n_0\,
      I5 => p_0_in0_in,
      O => \di_msk[11]_i_1_n_0\
    );
\di_msk[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[12]\,
      I2 => \progdiv_cfg_store_reg_n_0_[12]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[12]\,
      O => \di_msk[12]_i_1_n_0\
    );
\di_msk[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      O => \di_msk[12]_i_2_n_0\
    );
\di_msk[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      O => \di_msk[12]_i_3_n_0\
    );
\di_msk[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[13]\,
      I3 => \di_msk[13]_i_2_n_0\,
      O => \di_msk[13]_i_1_n_0\
    );
\di_msk[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[13]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[13]\,
      I5 => p_0_in,
      O => \di_msk[13]_i_2_n_0\
    );
\di_msk[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[14]\,
      I3 => \di_msk[14]_i_2_n_0\,
      O => \di_msk[14]_i_1_n_0\
    );
\di_msk[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[14]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[14]\,
      I5 => p_0_in,
      O => \di_msk[14]_i_2_n_0\
    );
\di_msk[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => \di_msk[15]_i_3_n_0\,
      I2 => \cpll_cal_state_reg_n_0_[0]\,
      O => \di_msk[15]_i_1_n_0\
    );
\di_msk[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[15]\,
      I3 => p_0_in7_in,
      I4 => p_0_in,
      O => \di_msk[15]_i_2_n_0\
    );
\di_msk[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => p_3_in9_in,
      I2 => p_0_in3_in,
      I3 => p_3_in,
      I4 => \di_msk[12]_i_2_n_0\,
      I5 => \di_msk[15]_i_4_n_0\,
      O => \di_msk[15]_i_3_n_0\
    );
\di_msk[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => p_2_in,
      O => \di_msk[15]_i_4_n_0\
    );
\di_msk[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[1]\,
      I3 => \di_msk[1]_i_2_n_0\,
      O => \di_msk[1]_i_1_n_0\
    );
\di_msk[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[1]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[1]\,
      I5 => p_0_in,
      O => \di_msk[1]_i_2_n_0\
    );
\di_msk[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[2]\,
      I2 => p_0_in0_in,
      I3 => \x0e1_store_reg_n_0_[2]\,
      I4 => \progclk_sel_store_reg_n_0_[2]\,
      I5 => \di_msk[12]_i_2_n_0\,
      O => \di_msk[2]_i_1_n_0\
    );
\di_msk[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[3]\,
      I2 => \progdiv_cfg_store_reg_n_0_[3]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[3]\,
      O => \di_msk[3]_i_1_n_0\
    );
\di_msk[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[4]\,
      I2 => p_0_in0_in,
      I3 => \x0e1_store_reg_n_0_[4]\,
      I4 => \progclk_sel_store_reg_n_0_[4]\,
      I5 => \di_msk[12]_i_2_n_0\,
      O => \di_msk[4]_i_1_n_0\
    );
\di_msk[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[5]\,
      I3 => \di_msk[5]_i_2_n_0\,
      O => \di_msk[5]_i_1_n_0\
    );
\di_msk[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[5]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[5]\,
      I5 => p_0_in,
      O => \di_msk[5]_i_2_n_0\
    );
\di_msk[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[6]\,
      I3 => \di_msk[6]_i_2_n_0\,
      O => \di_msk[6]_i_1_n_0\
    );
\di_msk[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[6]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[6]\,
      I5 => p_0_in,
      O => \di_msk[6]_i_2_n_0\
    );
\di_msk[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[7]\,
      I2 => p_0_in0_in,
      I3 => \x0e1_store_reg_n_0_[7]\,
      I4 => \progclk_sel_store_reg_n_0_[7]\,
      I5 => \di_msk[12]_i_2_n_0\,
      O => \di_msk[7]_i_1_n_0\
    );
\di_msk[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[8]\,
      I2 => \progdiv_cfg_store_reg_n_0_[8]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[8]\,
      O => \di_msk[8]_i_1_n_0\
    );
\di_msk[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[9]\,
      I2 => \progdiv_cfg_store_reg_n_0_[9]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[9]\,
      O => \di_msk[9]_i_1_n_0\
    );
\di_msk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[0]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[0]\,
      R => '0'
    );
\di_msk_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[10]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[10]\,
      R => '0'
    );
\di_msk_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[11]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[11]\,
      R => '0'
    );
\di_msk_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[12]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[12]\,
      R => '0'
    );
\di_msk_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[13]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[13]\,
      R => '0'
    );
\di_msk_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[14]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[14]\,
      R => '0'
    );
\di_msk_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[15]_i_2_n_0\,
      Q => \di_msk_reg_n_0_[15]\,
      R => '0'
    );
\di_msk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[1]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[1]\,
      R => '0'
    );
\di_msk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[2]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[2]\,
      R => '0'
    );
\di_msk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[3]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[3]\,
      R => '0'
    );
\di_msk_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[4]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[4]\,
      R => '0'
    );
\di_msk_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[5]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[5]\,
      R => '0'
    );
\di_msk_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[6]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[6]\,
      R => '0'
    );
\di_msk_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[7]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[7]\,
      R => '0'
    );
\di_msk_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[8]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[8]\,
      R => '0'
    );
\di_msk_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[9]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[9]\,
      R => '0'
    );
\di_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[0]\,
      Q => \di_reg[15]_0\(0)
    );
\di_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[10]\,
      Q => \di_reg[15]_0\(10)
    );
\di_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[11]\,
      Q => \di_reg[15]_0\(11)
    );
\di_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[12]\,
      Q => \di_reg[15]_0\(12)
    );
\di_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[13]\,
      Q => \di_reg[15]_0\(13)
    );
\di_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[14]\,
      Q => \di_reg[15]_0\(14)
    );
\di_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[15]\,
      Q => \di_reg[15]_0\(15)
    );
\di_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[1]\,
      Q => \di_reg[15]_0\(1)
    );
\di_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[2]\,
      Q => \di_reg[15]_0\(2)
    );
\di_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[3]\,
      Q => \di_reg[15]_0\(3)
    );
\di_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[4]\,
      Q => \di_reg[15]_0\(4)
    );
\di_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[5]\,
      Q => \di_reg[15]_0\(5)
    );
\di_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[6]\,
      Q => \di_reg[15]_0\(6)
    );
\di_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[7]\,
      Q => \di_reg[15]_0\(7)
    );
\di_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[8]\,
      Q => \di_reg[15]_0\(8)
    );
\di_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[9]\,
      Q => \di_reg[15]_0\(9)
    );
\drp_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => drp_done,
      I1 => rd,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => wr,
      O => \drp_state[0]_i_1__0_n_0\
    );
\drp_state[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rd,
      I1 => \drp_state_reg_n_0_[0]\,
      O => \drp_state[1]_i_1__0_n_0\
    );
\drp_state[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => cal_on_tx_drdy,
      I2 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[2]_i_1__0_n_0\
    );
\drp_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => cal_on_tx_drdy,
      I2 => rd,
      O => \drp_state[3]_i_1_n_0\
    );
\drp_state[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[3]\,
      I1 => rd,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => wr,
      O => \drp_state[4]_i_1__0_n_0\
    );
\drp_state[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => cal_on_tx_drdy,
      I2 => \drp_state_reg_n_0_[5]\,
      O => \drp_state[5]_i_1__0_n_0\
    );
\drp_state[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => cal_on_tx_drdy,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => rd,
      I3 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[6]_i_1__0_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \drp_state[0]_i_1__0_n_0\,
      PRE => cal_on_tx_reset_in_sync,
      Q => \drp_state_reg_n_0_[0]\
    );
\drp_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[1]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[1]\
    );
\drp_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[2]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[2]\
    );
\drp_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[3]_i_1_n_0\,
      Q => \drp_state_reg_n_0_[3]\
    );
\drp_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[4]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[4]\
    );
\drp_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[5]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[5]\
    );
\drp_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[6]_i_1__0_n_0\,
      Q => drp_done
    );
dwe_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \^cal_on_tx_drpwe_out\,
      O => dwe_i_1_n_0
    );
dwe_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => dwe_i_1_n_0,
      Q => \^cal_on_tx_drpwe_out\
    );
freq_counter_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txprgdivresetdone_inst_n_0,
      Q => freq_counter_rst_reg_n_0,
      R => '0'
    );
mask_user_in_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEE"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_1_in10_in,
      I2 => \cpll_cal_state_reg_n_0_[30]\,
      I3 => \cpll_cal_state_reg_n_0_[31]\,
      I4 => mask_user_in_reg_n_0,
      O => mask_user_in_i_1_n_0
    );
mask_user_in_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => mask_user_in_i_1_n_0,
      Q => mask_user_in_reg_n_0,
      R => cal_on_tx_reset_in_sync
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst0_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(0),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst1_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(1),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst2_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(2),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txprogdivreset_inst_n_0,
      Q => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      R => '0'
    );
\progclk_sel_store[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => drp_done,
      I2 => p_2_in8_in,
      I3 => p_1_in2_in,
      O => progclk_sel_store
    );
\progclk_sel_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(0),
      Q => \progclk_sel_store_reg_n_0_[0]\,
      R => '0'
    );
\progclk_sel_store_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(10),
      Q => \progclk_sel_store_reg_n_0_[10]\,
      R => '0'
    );
\progclk_sel_store_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(11),
      Q => \progclk_sel_store_reg_n_0_[11]\,
      R => '0'
    );
\progclk_sel_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(12),
      Q => \progclk_sel_store_reg_n_0_[12]\,
      R => '0'
    );
\progclk_sel_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(13),
      Q => \progclk_sel_store_reg_n_0_[13]\,
      R => '0'
    );
\progclk_sel_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(14),
      Q => \progclk_sel_store_reg_n_0_[14]\,
      R => '0'
    );
\progclk_sel_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(1),
      Q => \progclk_sel_store_reg_n_0_[1]\,
      R => '0'
    );
\progclk_sel_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(2),
      Q => \progclk_sel_store_reg_n_0_[2]\,
      R => '0'
    );
\progclk_sel_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(3),
      Q => \progclk_sel_store_reg_n_0_[3]\,
      R => '0'
    );
\progclk_sel_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(4),
      Q => \progclk_sel_store_reg_n_0_[4]\,
      R => '0'
    );
\progclk_sel_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(5),
      Q => \progclk_sel_store_reg_n_0_[5]\,
      R => '0'
    );
\progclk_sel_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(6),
      Q => \progclk_sel_store_reg_n_0_[6]\,
      R => '0'
    );
\progclk_sel_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(7),
      Q => \progclk_sel_store_reg_n_0_[7]\,
      R => '0'
    );
\progclk_sel_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(8),
      Q => \progclk_sel_store_reg_n_0_[8]\,
      R => '0'
    );
\progclk_sel_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(9),
      Q => \progclk_sel_store_reg_n_0_[9]\,
      R => '0'
    );
\progdiv_cfg_store[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => drp_done,
      I2 => p_2_in4_in,
      I3 => p_1_in,
      O => progdiv_cfg_store
    );
\progdiv_cfg_store[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF30302000"
    )
        port map (
      I0 => Q(15),
      I1 => cal_on_tx_reset_in_sync,
      I2 => drp_done,
      I3 => p_2_in4_in,
      I4 => p_1_in,
      I5 => \progdiv_cfg_store_reg_n_0_[15]\,
      O => \progdiv_cfg_store[15]_i_1_n_0\
    );
\progdiv_cfg_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(0),
      Q => \progdiv_cfg_store_reg_n_0_[0]\,
      R => '0'
    );
\progdiv_cfg_store_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(10),
      Q => \progdiv_cfg_store_reg_n_0_[10]\,
      R => '0'
    );
\progdiv_cfg_store_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(11),
      Q => \progdiv_cfg_store_reg_n_0_[11]\,
      R => '0'
    );
\progdiv_cfg_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(12),
      Q => \progdiv_cfg_store_reg_n_0_[12]\,
      R => '0'
    );
\progdiv_cfg_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(13),
      Q => \progdiv_cfg_store_reg_n_0_[13]\,
      R => '0'
    );
\progdiv_cfg_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(14),
      Q => \progdiv_cfg_store_reg_n_0_[14]\,
      R => '0'
    );
\progdiv_cfg_store_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \progdiv_cfg_store[15]_i_1_n_0\,
      Q => \progdiv_cfg_store_reg_n_0_[15]\,
      R => '0'
    );
\progdiv_cfg_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(1),
      Q => \progdiv_cfg_store_reg_n_0_[1]\,
      R => '0'
    );
\progdiv_cfg_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(2),
      Q => \progdiv_cfg_store_reg_n_0_[2]\,
      R => '0'
    );
\progdiv_cfg_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(3),
      Q => \progdiv_cfg_store_reg_n_0_[3]\,
      R => '0'
    );
\progdiv_cfg_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(4),
      Q => \progdiv_cfg_store_reg_n_0_[4]\,
      R => '0'
    );
\progdiv_cfg_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(5),
      Q => \progdiv_cfg_store_reg_n_0_[5]\,
      R => '0'
    );
\progdiv_cfg_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(6),
      Q => \progdiv_cfg_store_reg_n_0_[6]\,
      R => '0'
    );
\progdiv_cfg_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(7),
      Q => \progdiv_cfg_store_reg_n_0_[7]\,
      R => '0'
    );
\progdiv_cfg_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(8),
      Q => \progdiv_cfg_store_reg_n_0_[8]\,
      R => '0'
    );
\progdiv_cfg_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(9),
      Q => \progdiv_cfg_store_reg_n_0_[9]\,
      R => '0'
    );
\rd_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555755555554"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in,
      I2 => p_2_in4_in,
      I3 => p_4_in,
      I4 => rd_i_2_n_0,
      I5 => rd,
      O => \rd_i_1__0_n_0\
    );
rd_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => p_1_in10_in,
      I2 => p_2_in8_in,
      I3 => p_1_in2_in,
      O => rd_i_2_n_0
    );
rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \rd_i_1__0_n_0\,
      Q => rd,
      R => cal_on_tx_reset_in_sync
    );
\repeat_ctr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      O => \repeat_ctr[0]_i_1_n_0\
    );
\repeat_ctr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      I2 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[1]_i_1_n_0\
    );
\repeat_ctr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[2]\,
      I2 => \repeat_ctr_reg_n_0_[1]\,
      I3 => \repeat_ctr_reg_n_0_[0]\,
      O => \repeat_ctr[2]_i_1_n_0\
    );
\repeat_ctr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[3]\,
      I2 => \repeat_ctr_reg_n_0_[2]\,
      I3 => \repeat_ctr_reg_n_0_[0]\,
      I4 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[3]_i_2_n_0\
    );
\repeat_ctr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \repeat_ctr_reg_n_0_[3]\,
      I1 => \repeat_ctr_reg_n_0_[2]\,
      I2 => \repeat_ctr_reg_n_0_[0]\,
      I3 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[3]_i_3_n_0\
    );
\repeat_ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[0]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[0]\,
      R => '0'
    );
\repeat_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[1]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[1]\,
      R => '0'
    );
\repeat_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[2]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[2]\,
      R => '0'
    );
\repeat_ctr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[3]_i_2_n_0\,
      Q => \repeat_ctr_reg_n_0_[3]\,
      R => '0'
    );
\rst_in_meta_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^user_cplllock_out_reg_0\,
      O => rst_in0
    );
status_store_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => Q(15),
      I1 => p_1_in5_in,
      I2 => p_1_in10_in,
      I3 => cal_on_tx_reset_in_sync,
      I4 => drp_done,
      I5 => \status_store__0\,
      O => status_store_i_1_n_0
    );
status_store_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => status_store_i_1_n_0,
      Q => \status_store__0\,
      R => '0'
    );
\txoutclksel_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => txoutclksel_int(2),
      I1 => \cpll_cal_state_reg_n_0_[12]\,
      I2 => \cpll_cal_state_reg_n_0_[0]\,
      O => \txoutclksel_int[2]_i_1_n_0\
    );
\txoutclksel_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \txoutclksel_int[2]_i_1_n_0\,
      Q => txoutclksel_int(2),
      R => '0'
    );
txprogdivreset_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \wait_ctr[11]_i_3_n_0\,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => txprogdivreset_int,
      O => txprogdivreset_int_i_1_n_0
    );
txprogdivreset_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txprogdivreset_int_i_1_n_0,
      Q => txprogdivreset_int,
      R => cal_on_tx_reset_in_sync
    );
wait_ctr0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \wait_ctr_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => wait_ctr0_carry_n_0,
      CO(6) => wait_ctr0_carry_n_1,
      CO(5) => wait_ctr0_carry_n_2,
      CO(4) => wait_ctr0_carry_n_3,
      CO(3) => wait_ctr0_carry_n_4,
      CO(2) => wait_ctr0_carry_n_5,
      CO(1) => wait_ctr0_carry_n_6,
      CO(0) => wait_ctr0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7) => wait_ctr0_carry_n_8,
      O(6) => wait_ctr0_carry_n_9,
      O(5) => wait_ctr0_carry_n_10,
      O(4) => wait_ctr0_carry_n_11,
      O(3) => wait_ctr0_carry_n_12,
      O(2) => wait_ctr0_carry_n_13,
      O(1) => wait_ctr0_carry_n_14,
      O(0) => wait_ctr0_carry_n_15,
      S(7) => \wait_ctr_reg_n_0_[8]\,
      S(6) => \wait_ctr_reg_n_0_[7]\,
      S(5) => \wait_ctr_reg_n_0_[6]\,
      S(4) => \wait_ctr_reg_n_0_[5]\,
      S(3) => \wait_ctr_reg_n_0_[4]\,
      S(2) => \wait_ctr_reg_n_0_[3]\,
      S(1) => \wait_ctr_reg_n_0_[2]\,
      S(0) => \wait_ctr_reg_n_0_[1]\
    );
\wait_ctr0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => wait_ctr0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \wait_ctr0_carry__0_n_0\,
      CO(6) => \wait_ctr0_carry__0_n_1\,
      CO(5) => \wait_ctr0_carry__0_n_2\,
      CO(4) => \wait_ctr0_carry__0_n_3\,
      CO(3) => \wait_ctr0_carry__0_n_4\,
      CO(2) => \wait_ctr0_carry__0_n_5\,
      CO(1) => \wait_ctr0_carry__0_n_6\,
      CO(0) => \wait_ctr0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \wait_ctr0_carry__0_n_8\,
      O(6) => \wait_ctr0_carry__0_n_9\,
      O(5) => \wait_ctr0_carry__0_n_10\,
      O(4) => \wait_ctr0_carry__0_n_11\,
      O(3) => \wait_ctr0_carry__0_n_12\,
      O(2) => \wait_ctr0_carry__0_n_13\,
      O(1) => \wait_ctr0_carry__0_n_14\,
      O(0) => \wait_ctr0_carry__0_n_15\,
      S(7) => \wait_ctr_reg_n_0_[16]\,
      S(6) => \wait_ctr_reg_n_0_[15]\,
      S(5) => \wait_ctr_reg_n_0_[14]\,
      S(4) => \wait_ctr_reg_n_0_[13]\,
      S(3) => \wait_ctr_reg_n_0_[12]\,
      S(2) => \wait_ctr_reg_n_0_[11]\,
      S(1) => \wait_ctr_reg_n_0_[10]\,
      S(0) => \wait_ctr_reg_n_0_[9]\
    );
\wait_ctr0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \wait_ctr0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_wait_ctr0_carry__1_CO_UNCONNECTED\(7),
      CO(6) => \wait_ctr0_carry__1_n_1\,
      CO(5) => \wait_ctr0_carry__1_n_2\,
      CO(4) => \wait_ctr0_carry__1_n_3\,
      CO(3) => \wait_ctr0_carry__1_n_4\,
      CO(2) => \wait_ctr0_carry__1_n_5\,
      CO(1) => \wait_ctr0_carry__1_n_6\,
      CO(0) => \wait_ctr0_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \wait_ctr0_carry__1_n_8\,
      O(6) => \wait_ctr0_carry__1_n_9\,
      O(5) => \wait_ctr0_carry__1_n_10\,
      O(4) => \wait_ctr0_carry__1_n_11\,
      O(3) => \wait_ctr0_carry__1_n_12\,
      O(2) => \wait_ctr0_carry__1_n_13\,
      O(1) => \wait_ctr0_carry__1_n_14\,
      O(0) => \wait_ctr0_carry__1_n_15\,
      S(7) => \wait_ctr_reg_n_0_[24]\,
      S(6) => \wait_ctr_reg_n_0_[23]\,
      S(5) => \wait_ctr_reg_n_0_[22]\,
      S(4) => \wait_ctr_reg_n_0_[21]\,
      S(3) => \wait_ctr_reg_n_0_[20]\,
      S(2) => \wait_ctr_reg_n_0_[19]\,
      S(1) => \wait_ctr_reg_n_0_[18]\,
      S(0) => \wait_ctr_reg_n_0_[17]\
    );
\wait_ctr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00545555"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[0]\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[0]_i_1_n_0\
    );
\wait_ctr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF000000000000"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[28]\,
      I1 => p_13_in,
      I2 => p_18_in,
      I3 => \wait_ctr[11]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_4_n_0\,
      I5 => \wait_ctr[11]_i_2_n_0\,
      O => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[9]\,
      I1 => \wait_ctr[24]_i_6_n_0\,
      I2 => \wait_ctr[24]_i_5_n_0\,
      I3 => \wait_ctr_reg_n_0_[10]\,
      I4 => \wait_ctr_reg_n_0_[11]\,
      O => \wait_ctr[11]_i_10_n_0\
    );
\wait_ctr[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_16_in,
      I1 => p_14_in,
      O => \wait_ctr[11]_i_11_n_0\
    );
\wait_ctr[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[12]\,
      I1 => \wait_ctr_reg_n_0_[13]\,
      I2 => \wait_ctr_reg_n_0_[14]\,
      O => \wait_ctr[11]_i_12_n_0\
    );
\wait_ctr[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555550455555555"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => p_0_in,
      I2 => drp_done,
      I3 => \cpll_cal_state_reg_n_0_[0]\,
      I4 => \wait_ctr[11]_i_5_n_0\,
      I5 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[11]_i_2_n_0\
    );
\wait_ctr[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \wait_ctr[11]_i_7_n_0\,
      I1 => \wait_ctr[11]_i_8_n_0\,
      I2 => \wait_ctr_reg_n_0_[9]\,
      I3 => \wait_ctr_reg_n_0_[10]\,
      I4 => \wait_ctr_reg_n_0_[11]\,
      I5 => \wait_ctr[11]_i_9_n_0\,
      O => \wait_ctr[11]_i_3_n_0\
    );
\wait_ctr[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEEFEEEF0000"
    )
        port map (
      I0 => \wait_ctr[11]_i_7_n_0\,
      I1 => \wait_ctr[11]_i_10_n_0\,
      I2 => p_17_in,
      I3 => p_15_in,
      I4 => \cpll_cal_state[18]_i_2_n_0\,
      I5 => \wait_ctr[11]_i_11_n_0\,
      O => \wait_ctr[11]_i_4_n_0\
    );
\wait_ctr[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_17_in,
      I1 => p_15_in,
      O => \wait_ctr[11]_i_5_n_0\
    );
\wait_ctr[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => p_14_in,
      I1 => p_16_in,
      I2 => \cpll_cal_state_reg_n_0_[28]\,
      I3 => p_13_in,
      I4 => p_18_in,
      O => \wait_ctr[11]_i_6_n_0\
    );
\wait_ctr[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \cpll_cal_state[18]_i_3_n_0\,
      I1 => \cpll_cal_state[18]_i_4_n_0\,
      I2 => \wait_ctr_reg_n_0_[16]\,
      I3 => \wait_ctr_reg_n_0_[15]\,
      I4 => \wait_ctr[11]_i_12_n_0\,
      O => \wait_ctr[11]_i_7_n_0\
    );
\wait_ctr[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[4]\,
      I1 => \wait_ctr_reg_n_0_[3]\,
      I2 => \wait_ctr_reg_n_0_[2]\,
      I3 => \wait_ctr_reg_n_0_[1]\,
      I4 => \wait_ctr_reg_n_0_[0]\,
      O => \wait_ctr[11]_i_8_n_0\
    );
\wait_ctr[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[5]\,
      I1 => \wait_ctr_reg_n_0_[8]\,
      I2 => \wait_ctr_reg_n_0_[6]\,
      I3 => \wait_ctr_reg_n_0_[7]\,
      O => \wait_ctr[11]_i_9_n_0\
    );
\wait_ctr[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_12\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[12]_i_1_n_0\
    );
\wait_ctr[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_11\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[13]_i_1_n_0\
    );
\wait_ctr[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_10\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[14]_i_1_n_0\
    );
\wait_ctr[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_9\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[15]_i_1_n_0\
    );
\wait_ctr[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_8\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[16]_i_1_n_0\
    );
\wait_ctr[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_15\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[17]_i_1_n_0\
    );
\wait_ctr[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_14\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[18]_i_1_n_0\
    );
\wait_ctr[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_13\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[19]_i_1_n_0\
    );
\wait_ctr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_15,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[1]_i_1_n_0\
    );
\wait_ctr[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_12\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[20]_i_1_n_0\
    );
\wait_ctr[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_11\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[21]_i_1_n_0\
    );
\wait_ctr[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_10\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[22]_i_1_n_0\
    );
\wait_ctr[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_9\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[23]_i_1_n_0\
    );
\wait_ctr[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000888A"
    )
        port map (
      I0 => \wait_ctr[11]_i_2_n_0\,
      I1 => \wait_ctr[24]_i_3_n_0\,
      I2 => p_17_in,
      I3 => p_15_in,
      I4 => \wait_ctr[24]_i_4_n_0\,
      I5 => \wait_ctr[11]_i_3_n_0\,
      O => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_8\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[24]_i_2_n_0\
    );
\wait_ctr[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAEAEAEAEAAA"
    )
        port map (
      I0 => \wait_ctr[11]_i_7_n_0\,
      I1 => \wait_ctr_reg_n_0_[11]\,
      I2 => \wait_ctr_reg_n_0_[10]\,
      I3 => \wait_ctr[24]_i_5_n_0\,
      I4 => \wait_ctr[24]_i_6_n_0\,
      I5 => \wait_ctr_reg_n_0_[9]\,
      O => \wait_ctr[24]_i_3_n_0\
    );
\wait_ctr[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_14_in,
      I1 => p_16_in,
      I2 => \cpll_cal_state[18]_i_2_n_0\,
      O => \wait_ctr[24]_i_4_n_0\
    );
\wait_ctr[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8000000000000"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[2]\,
      I1 => \wait_ctr_reg_n_0_[1]\,
      I2 => \wait_ctr_reg_n_0_[0]\,
      I3 => \wait_ctr_reg_n_0_[3]\,
      I4 => \wait_ctr_reg_n_0_[4]\,
      I5 => \wait_ctr_reg_n_0_[5]\,
      O => \wait_ctr[24]_i_5_n_0\
    );
\wait_ctr[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[7]\,
      I1 => \wait_ctr_reg_n_0_[6]\,
      I2 => \wait_ctr_reg_n_0_[8]\,
      O => \wait_ctr[24]_i_6_n_0\
    );
\wait_ctr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_13,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[3]_i_1_n_0\
    );
\wait_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_12,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[4]_i_1_n_0\
    );
\wait_ctr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_11,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[5]_i_1_n_0\
    );
\wait_ctr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_10,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[6]_i_1_n_0\
    );
\wait_ctr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_15\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[9]_i_1_n_0\
    );
\wait_ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[0]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[0]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr0_carry__0_n_14\,
      Q => \wait_ctr_reg_n_0_[10]\,
      R => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr0_carry__0_n_13\,
      Q => \wait_ctr_reg_n_0_[11]\,
      R => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[12]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[12]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[13]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[13]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[14]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[14]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[15]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[15]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[16]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[16]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[17]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[17]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[18]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[18]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[19]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[19]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[1]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[1]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[20]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[20]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[21]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[21]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[22]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[22]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[23]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[23]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[24]_i_2_n_0\,
      Q => \wait_ctr_reg_n_0_[24]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => wait_ctr0_carry_n_14,
      Q => \wait_ctr_reg_n_0_[2]\,
      R => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[3]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[3]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[4]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[4]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[5]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[5]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[6]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[6]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => wait_ctr0_carry_n_9,
      Q => \wait_ctr_reg_n_0_[7]\,
      R => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => wait_ctr0_carry_n_8,
      Q => \wait_ctr_reg_n_0_[8]\,
      R => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[9]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[9]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => drp_done,
      I1 => \di_msk[15]_i_3_n_0\,
      I2 => wr,
      O => \wr_i_1__0_n_0\
    );
wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \wr_i_1__0_n_0\,
      Q => wr,
      R => cal_on_tx_reset_in_sync
    );
\x0e1_store[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => p_4_in,
      I2 => drp_done,
      O => \x0e1_store[14]_i_1_n_0\
    );
\x0e1_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(0),
      Q => \x0e1_store_reg_n_0_[0]\,
      R => '0'
    );
\x0e1_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(12),
      Q => \x0e1_store_reg_n_0_[12]\,
      R => '0'
    );
\x0e1_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(13),
      Q => \x0e1_store_reg_n_0_[13]\,
      R => '0'
    );
\x0e1_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(14),
      Q => \x0e1_store_reg_n_0_[14]\,
      R => '0'
    );
\x0e1_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(1),
      Q => \x0e1_store_reg_n_0_[1]\,
      R => '0'
    );
\x0e1_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(2),
      Q => \x0e1_store_reg_n_0_[2]\,
      R => '0'
    );
\x0e1_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(3),
      Q => \x0e1_store_reg_n_0_[3]\,
      R => '0'
    );
\x0e1_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(4),
      Q => \x0e1_store_reg_n_0_[4]\,
      R => '0'
    );
\x0e1_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(5),
      Q => \x0e1_store_reg_n_0_[5]\,
      R => '0'
    );
\x0e1_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(6),
      Q => \x0e1_store_reg_n_0_[6]\,
      R => '0'
    );
\x0e1_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(7),
      Q => \x0e1_store_reg_n_0_[7]\,
      R => '0'
    );
\x0e1_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(8),
      Q => \x0e1_store_reg_n_0_[8]\,
      R => '0'
    );
\x0e1_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(9),
      Q => \x0e1_store_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
WrLPAmevOeee/HiaIGgPKffTsGjPw79Mvhb1LvIE3IQs20r9+LQOoFGpfUylEN1UW2O2frWdS04S
72SDyqvJ5A==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
C57Uh05FvDEJaXQ4H8lC5UbDO/jg7m+45NOtD4cM+eEYb3jcEPXS/mMv8e0ZOAe/mg7S5VXmkWr7
VEk0dR5AU4kxRj4XjFKlvVLZkhNdXiS3LQk/EziN2GSKJjjDKBkNHEfhYIGF1ZkOpC43O4yuYrxk
CIWTpVXywZi8wCaExe8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lnTbrZfs2R120YpSyobtyskobEgxZSAlXnUQXw1gJpszgY/hqhzTy3v0ru7GipkY6qPoEcZwNnVX
iD7GpCBRhqKix8pqMugQ1kvNhkn1r2YRhmA6XHA0ry90LNrf+n9uqlf476IBJTLTd3uu4ZngV06I
QvBbiq8tjaP25el1krCHHl5rfNirhuwiDDOMI2E116k0hSU8spCYQ0rZ4zCPJqOKT+fAtz1I+L2I
7khRnsRzR+YQ1RpBojQPxfqkEiv3A1XZQAUu2jSrW9PWm/3IpjLtJkZmcI7pciYLWv6MsTfFOhxV
6plNRVK33O7OxS/zjPhtulkG1IT36qOdQJ/Taw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
NYPBrFjA8rEwnRj94/W5n/OoJJ3VW9KspqmB8LGhkba5zTpRXGx5cP5VSAONdwboNqGe1cRhXJpS
mEHlKqR0glqNIxnLFETHEfkwnm/8dMDrYX6GKlEZVWbhg4uvlJIq7o63AhclqIqjyA+EUIWFI9av
c/Cg2WZkvMEk5Voduuli2eqGDoNjtmDUO4UdgeH75LdFY+E+U4xGGx2EjuMxwi6MtgMAzDD+P/gb
2nE3Cf73IZGJnwsh0ov4Y7OeTZ3lhbpUZqjEbOmWRvr+qHsDr7W/qKnJlzCwft/TK1nwPSkQvDoO
Sh4iuY6J4CC2wm95ser/gBAkQRbDLCyN6r+p6Q==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
l8u9KWR7K0iPE4cKBtlWMJgIHngboNXFVNkkmZ6xHn0dciEOTcoZJ47OzbolWOOFGMusDRe3wPtf
ExmCTLetP1a5jaZMnwKNMmVJqq0v1MCXmQo7CRSSvmjqubldjetWzfvokwLk6MZBAh7O+uM2lRVg
2JUh5JSpOyhotZWrrds=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
sS8d+5TDoy1zTTZMk5jun5fAGkESRFp8QMV8vg1sxwTYGe/MJptNpwEltS6HAqGJ0yAsHgTGiwbT
+PlF6ZE7GdA3glLDui13HfwGjVy0dNgtbTeWYb0FHGMjNDSJfT/IEaYDdKr1JpgrZJPIOQ7HrQF6
YMldqxFOawfLh/OhhNaa5tKLjc6+CsSrjpDc2xu/XL01G1T40M44u9ezedVs8kEEFbhhJoSZJr+R
Ylnota7Y4vr97XPxV540BG16z5uWCTfxzmtqjY0jRsdmMdWnhPVEemtBUdyBgpquhyWigLjIdd+m
9FytOvuiYqx/QxlsxkfK+SGt5NTbSf8tnbpcTg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jNC3g1ETgClEMyVRhJ9X1s0X3KSfCdTvdZ0hojJSjoINg4/IQZvPSTnm6KvDNN/9PD4ErCjmDDOV
7sMbtgU6WCbq/U9qhyKK/PWjXyTgOd32u9xnMP6sNlms5y7haCan/c0J3oVpTutiV6FVgEClXJfB
n6wb0JyxR6eXI1RBZNNu4xSis1Eylp63Pg2jds0dA3HV1PfmkSmZ2llTUpuUh9dt5hBDsgevFCqq
lEiJByppRy8Qv3L8bbNSl4LQSQfiGho07tKxnCrEOqJG7yd5jckcWNgwK4ONAZrBPYPjgPr/6etW
42E/gtZfx84l0bOSgB+lTAvbVJ/HXcEJ+ULNJQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
pTLqFXpPpE2wsvVFAPd6keg/FFvC68hyF9vLqKPMM2rj+6kUgPBCKgz90mreQi2fbuua+uvx6l++
PnxknxaYB9TXxHfRJsyoZX/lDaUDvlgNy3lgZ10JP/sGNlu8DMEiANoLx2Ohda9e4aq9Dcpr3IWp
CBAzAaUYSGBBZlIxhN0o1NGemu0bHisB4FMqqN144xTFb3G/ofll70V6WbXVqq4JSE85mg9m8Sny
Mylfwhg7XM4vQBhWx1WmUxD19oquKtZeWYm8xJ/0FtlO/dZW/v/IrTsBHO+g31Tuc4Yeq02xEa1c
lAadhPvCyPFXNR39xVwlTKf8TjWKchWjriUEHA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Mz18GBawyyJpgag5k/ejGuWP7010DXxbJmmL/KB398ON6rHGp/E040EN7rcmiOjYamjthKi+JJ2H
Tsnh2qF0B/TBwgXWQfN04JV3tPSOr334V4HruGr6OWUGQAHJKJsH0QNDci9vwkafL+ZLz1+0JhRU
Gw+LKI/lB6iQ5sxRT75gHKPtr4swUQdSkdcS9UFHulKsKMJPsSMMQnlVkHPnlvM3c5gHCbWM1V/+
GXVuzNWNhwqGZz8iUOKWTw2IVwb2FoqM8OcImKR2VhTloz8FFMN3uYbLd6PqzMrb/IOKBNzLq6ZA
HllfEYb6sxyvg7DpPdUkiMIe4F4KLLEgaFkhGw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 18224)
`protect data_block
8keUK5VolrWmOmB3aEJxYHwvdoNjITa2x9A0vtqlYjrKFVZVzEqDaPDMOX/mF+9Ay5gwcLYqhPWc
5Ly1NUjDxA5heoDEFq9kpi7SvezTMrH2m9K3glIdGCzeKDr3opU4W4OCRnQ1/ozTMoiGsLzO+m1P
4f3nHImvcs7li9wMJ4jfFg0ZjG5QTeammg3WvsD2tOYiYZDq067MrSW5jSVAQ/3AKJFRqISmV3Jm
VBrRzhhYg4az7CD0I1kycBEUpkrIqJVdbKonVUlABFXzXOID7dzSgYouucfP23YHNdlPtFE2WW8r
W6wyqnL8KRRgNNb3hU+fu3unRMrexrh9MHxr4HriKy7bpk2mEiDOmDSeZ1ggT/P9ikQiIho1KbW6
283oLfpJPn2zgmn+4XfIh/9dzDXw4+pncbVWXZN8gd3FYXle8+w0YJinVnNNsca5UfAvHwW/7pTS
k8WHwbqGWdtecFIiH7QKA0Rqya0Dj8TWcSMorqfLH7EMVHhm/A4jgYazVYjnokaO3d17USw5sGAz
NKFUMgB2gjj3qgr8e3a40trERovM3t14k/UvHsCDK48kTHkTmxt71Vmyboxg7aVjUUO4f83Wox1j
8V/snnsLfYdPjIsSSzQA8GeMB8XzpMzZgtVhGdzG3gVjuXve03Abc8aI+lFUq5PMePZuikGgxiy8
pURaY6mkI8lTVABsBu1SzcS7An3YXgcP3UwZupAIokfeo+XLjevs11iyaD6Nqxlx4il4qn6Vv61k
NVcxZVL+PR4kowJtvnHLSpK1DUbrJuYHYNxsV3F3Jf0MKsVnCrZgUf+s4ER9JR/jgkrY5wgGcyw1
qiIoqog/aSsKQ92gcPulYfCK1NXr1Qv9LWMH5hK+Jmo6lXlzLIuB2IPfTbc6hiSqIJAbmRugnwun
CRMa6JPBiVvCb8rV+Ndcrhpvoig4qekdZxuft6xSZqhbjPvt6ZVS3f5ihvPScn6wRx9owgQOcn5A
0JMEW7Q+wYvFXfKIKHZdnRTFNZ2REio/S7BRi/K6PfRtfjC3j8dy8Y2NhM7WDfoyVqkrmwN5CwKg
VCHWQx5uhoEkAplRQsZas3s0vKTGaGWfsG7nDXdTN+3RpHColEkypszD3hddsv22/vtH76I+IGOl
U+R9YprfI9gyfY79c4GeVEd2ggtNwKHcITMzEOeFHroajUYgjk8JScoWHxcdU4JMROuEq7yxn/Dh
oRU3Rc1OiaiQ8ISC5KxPLgKEztDeqJYDXGBlh2/QdUo1GUaTPslra6VbvnOcfKUEKKvrXFxzBNFT
6iG3ekBjFMmqPc4wXttc3A5dPCMPz0q0HfbHpR6hJyAoGTdA/ZM2bPZeYsCmjMTXVOuw/Szp5k6t
aRAdOLleBfJXTfe9ddxMHFU4VxJYXuXIfPIPevcUZUpS4MjGEDUmpG/tV2kmfDS/ex4Sw7lLAdpn
Ozpmz1yXroFJD4WpRsOFnoPTErA5r2gcLDg/1Hnc66GTrdCuMU6pkqTOSjMvVX3E9pdUaN8pVy7n
jjfsq/LP6W8FQ1a1Vrciz5KGW0Vx4jYgqY5xxch+09gawbfc1rvD0SxdA9vZwmuTELLntCgbjm5H
nIdXFfoP+ZUWs7s10GKpaxxjBxz8gNHgzoXl5CqtO6wlmuhYisS4ww4Do13Onq41KuB2QacK24fX
JdcXbPO9EdzwzKS1XxSJoXFX+P0QmOgGTkLAP7DsTunFWhX2KeDFPWG/zEIZGgl9Q6qDKKBXtBUC
9imqVIz5z5B7EsPr3T1QpdgE4lGdPUgLP4A94bNq1DXcIz1Sr27zroliLZOHGTjh7byAxoRRU5TH
7VAmfaX33431YnGPFfdD4OGKs7RsmxA03GUMkbSzT4JEHczHU4gWU7NBoFRBSTzjY4C/+rk53JSn
S9Cyt79TT9/xG+ChvHikNKpu5i8bTw/WR4hM4kGxh/0qu2tMDrMFyvmwazKI6EMgkjosJawARe02
9LZc7PyrOglc1M8lkt7sUhFZ9u/cEL2oNQss5UZdbfDevIc77v1zhPYaRH1JJx4Kq/pkYYKBeJeG
LUAxHlWxaKAdm+iKernrvg9aswU3nvJD3zKHO8JDCn+qpxx/m3GVZkUyfSk329GyjayoUgppVqgl
CA3/ROxNbGpR+6EazfKpBbHPFpFJpfclfLmwoUz9znoS1IKgTCj0n0NbeNOw/t6YOwwpYpSPn89I
kDPoZ71AWNhnVDPKVpT15DoByNUCk1w06jMSNXEJouFcxiRcab73lRVvKoSm36OePfYJM4p12v/7
sXCNuro74Efyb06qhMAA/wBre2wnqAKtqhIz7rkcKPZVMTAIvR/kxk0QbHk2jwQMFTkyLfQv7dSK
oB/amP5e/PGQQpxo6d4JDp8A6FD/As8E+btqpcvHjZehgrcT6cQjiSflmdM67DIW06d40ixIzS3n
B0YN8VmqjnxpdVethw9U0FkPdqLRKXrF+YKVTUc/gWmGKmwqhglkMFYyQ+XqeOB7FjWAsXuPUY7y
aY8ytQNMootJjGEuzJHOWI6fH2/trYNdJVMKZs167OnchKwPWL8ZAZ9h7Kqg5trKHuqI66zgC08G
T/WHYeCdHBdrhmdvMaQEOth3dyChMPsyKkZK0n9bafhyqFhsw+2agM2j3Fw1ubMqlBXXUcXEn+QE
7029IAcGpQwWjAtLd3omHHKw2rDe3uJeylc04H+WyCi02IJlCh9dbcBDQyk+ReocoWzz/SbHlhAA
KzVRDOfpyxhWGr5swMCqODLzdiSWKZB9sWt8auz7r9u5yZm49tmzP1Qh5PEIF9EG7kFKFI3ZULEa
Tt/8pTVPofWHShgo2XZZhdZlHkrM9YYEO95qECWgeK+o6dJ9s3uTMx/WTmW8YH9lY7Khgz9rNjF3
9Ykv3FNwQdqH4eVXIFxte1GReKTZ3eztYxjmWoUMdQWf505O9PBxkAO8AgBXjez9YpYMOpkvM8B2
cyt1/Yk03mz9OP2u9IhXzwhXSq9vmgTdXeYNx1VB6dnwmDhinMiw4Xc0bWqc4AmgVUzwoTV/496w
uhp7FVuyOwnq4+jYizk2ViDAsWYcHE/se+t1vlFYHMfG18vKHzMHGcI/KBK8lmah6mtHYDQyLqyb
DEvu4nV8agcTgOpafGPryg39vNnJo4XjimWCDEeLFMQ/eyqmnaLLbBC2PScXwXE+0paqo+7IWRwu
aJ4f67bhCPlumgA0xI4dh7PtrK5nYJhJs42K4mC0YTDYPmylCunXA0aULHns1BZRs4mT+bPrMP7P
SxSO5L8TyA1VoNm0ipD4tNlDeyAS4IIyjP++Ubk3rtecVbkLkWtFzXd5VAmLyrPQHDdYse46xAO2
anR0QoEFzfD3pPzcJrEeX2foA51b6kP8Mgx3sGHY/ttGp1wXmFlaV0YBvpPB4AVzgy3LMZacxrgk
E1/YqTq24V0Wbnww/HGl1QJfWKbvEgMAdObBfaqL+Z4ZWpmFAsAX60QsVL+vWPTz2ht0nPszyb0P
ZCXNv+B/NHGVQ5oXhRj0K0LocmJlg/6QH3pXJ7ZUSqd78BH3q1P3fw4+2qCRr2BPURW/s/MT3Z0G
VE1FFckkpRI6uQ9SbTYtY9ShL2SGUenFwXvJYYUO5cfFYkWSDO6iTGzcWTVm7zCjntTibHhegwbs
WNnUiFLlWleKIVvsmv4paLA1UGvb+4gD1kjBwB6m7sbiTyblqyX4VhldyjRux4yxd2a3NBU5l7Ih
gD4ZVAH5VVLdVwwyd3TSobnaCGTqlQ0T9TM8n/l4kv/p8O4TM8LxNzpLh+dcKLcsKLCTsemaF1c1
KlM4PJQqV8ENtuvL/Wl/a2Dw6JJ9f6+F1GvleBWD/d02vTKgDfhWtr2c3xV+SS8V1P7dsQK9aRbn
0b1s0G3UBrZACpw9wyvhwWZ0fOhKiX/xBkQv6PICQR9Mo/VEb+58CyCVw9mqox5uJw2m6R/la8sX
uIlb+lI+b0v0cjuLtaLpvb4RhnEup4lsWOsIRIS8bMrOa8AUonLLc5SjTKx/eU+RlglnnHx/sIZw
ZGKNQDegwRFSAmgsNYwUvBpvObCNazNytJkJTnw2MhgNaeYfjzl0BAJ9YF8r0KY9nPHWnbfFE0Lo
aLuN7BHtYd2cwuUiqjF2FnCE7mv4fXjndKbGGJukdu56E5agQaN+o4IZzxqmjg70o8pvgsDe3okK
cHt5j3U42Art+hxYN/rojlYITXnSkW/QwNUENScwm8nknFmdU4dbob5d1mTwFkK/Z7raRyz6SuOh
Mw85bpAOASI6/m/1OVmNpg3TbgGRsoT/n+qxnfx/dAqZq9Ok9tUYI7kD/BWHicHKmrC3OwWy3Nqa
05ev247DwAIe0J/Gx2ZEwzX+IWm3NkRIdT9H33x0LL3MUSyLCcVPEQX6FzL4dzdHMcmrGGi2TOWG
dplfvNNWN3Y+QmqBkkMRBQB1mS3WlrZNTVdA+ZOWtfCAgqf1nDjXxUryPsp1DceqYoDRg+tGRI5c
N9k1txgReSMwJfXwCJb3mrBLprywesOF22sNbvon/xlzMHpPXUXNpzuom+WIpTbBXeZDtaelPsVS
URnx2jSlX0d+vYQgJjm4yMByHXfEB3dYq9+nPABDtmRS1FPsnRom+qI7E2njQG5SU6LLn8mVmc+J
azV4A1gUqkwHtCNV1eITUlI+oWjvaGDN0oXRSwEacH5wOWAw7EM4xZgTkQFMQi/sXn9UkfnN+L0s
++v/6rmdOoIYNzOsj/3GhwfhnS0sVHdHtoxTDmTFtY5K2fRw4nCkN/5+OyianfUZle0hLegvaj+y
K1rb7CG2TkZSZdFp8AyTl1sYaZiA1IX1jcEO+SPK9ZWRHEVhT98aGn7DdPc32umkClaxiBdLvOPs
sGYcakF8nqwbuZQYFPdYH3n43RWj5VORyuxAWGvreglsW7JzHy0NiV9ezdSgZqHee6ejos53/f8B
P1/gkpGQKQpx2MAC1cPthUhBREYcgOxdwhTYUBVof6avO4gE1QcES1+7iMU+abSjfNurmrjNkHM8
jO6h4uGZRGUzNFxtnEok0frwcmKLhbla9z2Oj0/JhWH2AGC36/2w5d3KxgJIbDjGV+IbUu53J6iN
qlF22Eu9z5wJJiDDmfca+p+3QkJH4Yx6qCpdRE8FANcQ5wMvyhQGI6RVa6frWtB8YgBACI5Rw4uK
sY7xkeinGGWrbfCXGeVh7XQERgIzj/Eakg7gCQbfbLmv7PmSxRIm1heR+47tIG7mg7MnkbtGa7pa
9yU8XzFY7UAG4i0l8RgOQfMvlLrBxRbRGIj9+TySwuBxEOnaz2ePD7C+OR+NRhLF/n/M2bIWFE2W
tBMg7BbTZz+3u70SvBay+M3QJZEaz7NHLK/u2XiNhiug1+ISA33/Kf0oBFzOf2R8qbXsVfyqAUpC
Gs3/KwJX2qsWTZwzc9gdvJ3CxEiD531f07akP/VA5yEZVzc0rApZL3jPAMUrv633ohlEN9SVpzfO
ToEd0DLiWv21aE49HQPxeKOlLoMCVPzIo0Ki3ZTkOuAbP1iVa/FRKCQJqiagam30tv2gB1jD28qB
7fLbaAXdBcuyfY4Y7flJ2VofhUWXnjGjyNBA7sRrg7+EsyPpyWMF5B1mX62JN62WUBmkQTXo/l6Q
jMDCQUe38bhbJiqnAcUGnezbbOPSMZygMtU3M0REbWt+0AZ36jSITiVXgnJSoeb+n2qMnl7xS54L
WJ/aEURAtQTDxVBQjkpP6i1ik0EP/g5dS8slIiXJoz5BmSKAlBQpM5oOfei/+swclsBtRGnTtZAL
y4pwtnO5QsfDdaKctkZOn1JmZvOEyA1nrv9KDC2kvB2HNGxhMfj3yPTtN2Yghz96ix2AyutwpLGP
WVzKVFr7BcFc3OiLn6dn3VBWdZUHoi3CCxM2MTjieySnkoJbsYrZHk0jCMY/uiyYDW2sjOgRPDRV
vssuUf6+gh7ICiqtJWDaRWC8kGQCbDqhHXDyHYPMx0N514HtfMqG1BgstsjCNTRfRxEhE3qXOSgY
YiTgDjE0z6rKp6T9GZLu0SAbwhRq3NPiZDW7/br6WSb3OMkikWYlyWNl5QFE5H+7iZobVXUHVtbp
lZeftuQNxAaNDJ0ngZySF/TdR/bde+BzxaBYIlxtIdTtof2DnyImvdqR3XQbl9ZWvvRUDD5oUYdq
4iNN9fS3Ce9py5PgvvJ+n7vr3T8XeCfjpgIHWL++mpR1Df7NU9tH/9PvEGZf86+8WEduYIBeyZrU
GRmgWALKrnXaqjMBLfL69Lf/6useuC6wnM2dPQSgswXY1afVDeQBoEzvajh8JSlnEgCMs7V102jq
FTp/vxyrCWJHPMkpy0//Jo5VzUYFNLu3w47ic6mW2zrnl6L3Xor7kwtRkhI778STw0fXc/Hb5SWu
ayxSPM7BtSyI5NGQ2kN6a3dfymUp4cUxQHn99BmIAN+ehdEsHAzlAgIVwf8RDU8UmRZhkbu9qgcO
oR2KXJnxgiNDDAImd+StSF+ZMJEyhHImqht6EjK1kHTHsmd9Pr3Um08+SPimqYPK1KDPGVNC1lxh
NKLWkv4pAHl+3ba2WWV662808DW1abpUSDVcrFg2Y8vO3Z4GX6n1fcs6f42UNKSiSPRc8L4jnufs
TI8H9M/U++auuxrpDZPziIQ291zlAQwSUGLpuSHmOsCEUN+iPu5Yz5zVXNX3ECjHst+VXgQbCz9/
llABTjFQf3VVOVnVo8FZAJsPYCoSnfX4ZwuNnN/B4ajlrmr8RZsgdMUW2PV21DlRnAPBXfm4qvC+
Yx+ceVt7Pn4nMlmQUTnyMZfUKwbHg10MSNq97QIzkDDT/K7NSgu2anLLXsPtFZVqL+F2/zzY/HVy
2Dnqjs75924hlgcHu9heqewLy/EmFgIFjroNlr5M3J6me7TT5uZL1dpht4hs3AI5H2TrlPha1NE4
VZACdECuwiCM6I0L1jsy6i7npp7jhfb3tH9vLxYJVckRYQQzQTQpOQq+t1ITNBy9xU4Lavzobokd
O4h5zjfuXg3A8fmcWSsKvUWnCXDpdrqR/HaIQBWtKn0BW8USwTgLdNWJBpA9RjX5QFNZCvZ4/TLw
JnCIRXi8o9KLF3DxdTKoxd47P8D9Jw1g7jmn5J3rdPLfO7489QDhXTQ9DjbHqcbH/Lw+f4elrCy1
pv1FIaLEekex12s2flIm4udUrs2diWPkqJRcqXNY8JKE8NDRgEGV57Jw4/z0nvpe/svASomxbY4S
2N5mBJbZBAhz9Zl7Nnpi1o43OCvhoYl8KkdxapzW1OT/gaOqmpB/qHxsnR9NdIrhrunQlOf5YIaT
5gHys912rosiQI7L76ROaDmQD3Aj1miBXJZhGBqQekD1pDDZI+ffBMm/jDwiTBo2XHjLPOu8Lj8o
pJDUjN0qGyHNXq8LquYLkyNbCsObM/jlvtANhobh1bz0stdpDe9/n4CRTAUh/OTFJC5q+gEm6iR9
0xLQa3p0ea/o3b/aA2Vkj0AncL7m+dbQwrFFjjRm8WcOOQHh/ai/fNqZYIXwTxkFfvVeaL27g7lT
JIJibJeHPTg7YrrdSV/3n4mTwEe86jlkAiXFCwBs+ukpESOrYtq0VU825Ginym8dC83RZjs6+SSA
AlH2l6f2lJIqWjAv8y/rJx3EMAPEDzB5WHHBta0Nsgk6mphWBdV42n5Z2iB6R8hlJOfX4JrKtd2U
/HW5U8iXdFgHXcDhZKOf/md+NWKQSS9nKnd1MkVaVpV8TvvgpElBoj41tEZ0iF2khQ5TWSit3pid
RnFqh2xTwabpk5/9hf4mKJfL42g95zr06V72RuU/M1GIaysIbUDhxuoXHvRyT8QHZ3Ty+8l+FDhY
g3B9he53H6km+X2i7ZPuhT+ypMijUMzTPHY4Q/ztRFVicvZREzmlLlhQ6HcB6IiKyT+32nKiG3tG
TleHyrauUIurnLkD3ZWXV/1x7DpC5B0K5/ZY2Y/SU5jUr3zAQms1gYKwuas7DPNBs+kh/H7O2n8Z
69cq+w3x8bTkv/akg2Gvsaj8duX65TVrb/FLvUXErK1kxWvFibMMMzNJ68+eO9iT+38GjLetUsEK
F7izBYoxYW7ksbjRER9St0zuOkwmUATAG85HoxkLHQUqVMGY4RNhl3MbAtJLWv4eHWlYxf2IzTP8
fV6xi+rrnfRGJxs8//BruzDkAYXT6pLy7He2bfQnnfx3naQkYfnyksWUCt/5SEfEP8p0iuKueBu0
lLryTtRjFRLkfmcIaUSBrSvSsArCOpZ+E5uMUrEoOEA9pigftXjuYGYOHAOj9/grLi356tQTmk4u
FtyF9VrHpcLCOfdjM169tReCLU7UvgVlS5iwcUGWSltb3o6sFRzVzjYzUzmhvVAbXdkIyVd7AtNq
t//dxrsYUv/EB1vD7vfUE4CPZWjfJLUqFeF5ol/3JIbLiO31sSgNTx3ecjUmbQD7Ca1BFNCJwePb
pVJmYJ+nyUA3WazMfLPI2zMh9r+0tqjKdL8v6puE4oQsCX2jef+fGjwNCVEtYWkI/GOJogMmqkG5
khoxbVy/QnuB4/4r8PD9/n7z0VRQhL+Y1Z5EsId1OYyksCuadohLtLF97pbAO6zHLq87N9jGMbPS
DUpuLoWEE2WxPK92Nu1Sg5JUe5UmOtt+QKT/20VzQcQMEmfhYtS6OKLZojj0KtaOy2z5iOaY2dfa
QJ4bpiaC1rRzM6P09ldSQz7EGWP0VhTpeKVjo+9vkG9MrdmRUbcpw741gsl71ra46QRyJcLgvF6R
tLjl+lCfnQ6grWB66vWI6VPJJefH/vB4UzyZfkjMVq7PRvgXmgH+k1YUNxMTTSBMbYLHDyW/KlUZ
CanT49C/hKv8VdZvXxIuJtRswIDquAB/siVHEchiV61fz9LTAJmeoIcablCW/3WK8Civrhl4N1I3
huKQZlRZFkwP+NgL5gJlVI1mijaoGIFOfxThNAXvU39cUP2HEhrWniQNMiXPtIq/x8e5XManPrAO
jbYfvJzQt9CKDla5rMS24qx2ac6WDSPt/LkAfQShWgVL17iZXuoiA35XswYBeaVVPCTZEhOUFWhs
Xz0cTOAJ/F/Z0ncPoBCyLPHlRF4wSmWdIEjCXTYa+PPclt4lmhI3syZWWjPVjet+qscv9t/9urv2
AozscAcpnWE4ANu/TtpNIIqz97uDP2CqGtaDt1zq29EQ0TptkqvclggOe4Ua7QRLdE7cWx2Hvj02
LlPUebW0SSfO36tsag1Svl/zL01f2I1Z/VnsGtAaPSSCvqORxvjpA0MlzhYF6TiSLs5yG29ulmqg
QO0Aavlhyl/ubrFa4O3stl9g9FG7aKBxP1XRS9HGCTKaVmuUZ3QFeOhN0lmGtOyeaiph42W6Zq1W
NAG89nug6UKj4uSt5zqBzdLuLQykT4rd+hqnR3/e5Oe1vkGRTUIU3wDwdwxqrpnevmFuMukMvZOr
uQI+6PxdMoECDbuBe8cJn1rClZ72d4JqD1CLMb5W7L1ACu9xHL0gDZfwa1MxGHHNKLxYRQ4hcSi5
j34iPyi6aWMbS+qZsVhid4hsVyL8ro1bPE69UNXqTgfwKhqw48WHkFLwzBEIzB8hIZ6GH0sVcpsp
4BX0g2okzz2orrnzpJNafa2ViUP0sjXoPdR1pMPhD/WqRZDyWvNWX8QlD2JYI0LxjwsGRQmegYyU
7Blja3x4CZpE/nV3H/kDZx9fj6Zw4kW8Ov/DwGx2/5Bazo0zoIkAEfewwgd10o2Cu/X2UedzfeHL
5/Oq3vSdQYD0THsifqm1l/wzdo9BkYG+iN1jNNys1SKouAv06mCnGAdi/0fpu0cl12htKDV/LzaT
UjDweIRUo3sxpVLPE+SPo9DSHV+0mb9ZsdbrjWKMC37F62oYNb+OTJP78WSXbpIR0kP76rSjwQA3
+pS5O9M1+qN5xHrcjZLQZRMRFZPAkA/0WQlAMuYTv0eNw3TMdxfW+MPsBW4jnau1sT0AxK83QtZD
bQAPznz6Z5Ahr5w+EuksGfTgA3GHTgnkpKMVNHlGbIyEfbQgqaRXWBWYHbRJmaCAe8/veTc2QnBT
87ZW/+8ivUIiv33hfX2bgfSwxBe89xGdUK7fa6dBpkax4ZBjHHI24vqDfreqiU/p5dfHi49VtdgS
TQjTvvCNMJwO/BGCuoYDz3qtL6v+kAvcUdiypzyGF9rLPhLhd6N5SNJzWjABL4ZfzFSR/cMHAOVS
G95UO5AsJ6jDOGyJCfRVyCkjE6fzNAmCy44UELrV3FGtZHkuffQsFxJKLrVxqGOVqg96O47BA4Hd
9qEIDQstaiASyv10mxfYMrAOw6297pgB0AGjVusCq0C6BITHdoj5fiz2IS92KWaRH/01Rl4kkIof
7hIhfXzMfLVEY9uH8d6WOsUH+29uYtFa/Uq545HLxKUwrnFqNii5sE3Xwr1UCXMozEpYj5/ojGUG
9mBHEHEvaivZJ0M7czb9PkKupeZuqJBMHxFr493L4JYkQ9A3qGLenkA/e2INMhly5W7PCsfWV9xA
nloA0r5s97BytfxOzeqDs4clZoT2bnhaskpaTbZ5dF0YpN+/MQOnr4QPRLvp+xUZ5CA5JewUOu+W
+SB/PEzt6BEpzoeCk2Fz9v31HkBMgfrog+g8o7KUR+BiOu/RxsfzRwQ6FPjc+V1Nc9AARqwG5aW+
snYdgeu+lvx8W8hRnlRh1O9yt4fqCndsY7TXILDYE141kAQTjpxXIHKSPRzvIVsGpoOcftNHSLUu
Ni3g9mtX18ZAgBeQ0jO7gTZyXslSeguYDOyoH1fU7FmvK51qsJlkJWEO7OXk3jte6d5tQeh2PEJp
6b3/m+6KT/TJHP5b7pTRVztiy7wzoAs6s22h9SF/7caQw3Wu1IEyRHIt+ACzpkcKQyEpC16KqaoC
cC1vO9ZhYoMzGGO3eKqWOuvynk2gFEfixOJq/sQS7dUNyv6KHKodW2bpyr/Hx5TJ9lnbqNR3+2TR
sDIcclLWW6W5XRal8Z9CU9wpX9AuI517i9ie50cbB7JTOXM1N9ZXRvKCRKNZt4uC+Bc43+/XlKWt
WzzQ14uiR57WA5r/0ZnFQGkBs9dIqkppoN2Rs39Lj0PVyfOhsuL2soHCuZeXz9H+r2eyLbz7HG+5
sV9W0thleE3N0ibV3Q5it4T3zAe3yXNCwliFDJnjq0J8ERsoILdqy+zbqAv0rltXFKeqZqJWJx3e
NuXRV0IMQwlmPGXP+6iw5X6XhOwOq3kr3USG52NsZgro++wSqCOja+tMVjzdl8UB9pT/i8XduC5T
yNsFeADsp6lrKDjFj8zyFz3RoaWT9/2OlsfE9D9I8be07l3ksc9mLEAi0IWWWM52M4z7tr8DHmmR
D2mB6HIRily3xNSJdi/ZO55Czj+d7icuFtT+fcCPdRhdpUMq4f+Sg/w5qXitbhyTpUMSeX7fs8QS
0yIPm4yt0KZLx/9nQ59wMtUWaxirHxBC2513ce+4+aSfitUOGJc+DnrBP6leBN51nAJuxjced3WT
sDyBVtxT0+RKEli0E6BTO4Y77jwDfvRaCgXctokgvJxnHFvXAdP/0b5nui+Wg/st66PixyrZX2PA
X+/u6UqB7PRHBfB8xWeC9Q+qUTqiJjbnRjV1ErD5Dt4vJJSk4U9wTuDV4S2wmEKaH183nz0N+aUI
xsEOyaoZ6hD10HYi/p/xbut6ZjK3PBq7eyXQHC6oJYAptlkAN6pEBDrKHgJpv2ZleccxJ61f0IXT
O5sqMUHOoklBZh19A4fevJVzAm0pKdiyuhDr89zR/xN9OYQVh0JrrVkFgFP4ywGR+FEzwF/i3bdw
PUeA+STHKRHdfDO0jiVeWW+IEf2+3C7QLRos9KRagKJXcBGrQKUqnh/uqMhlJ1l+HVX+03SCQPIr
6c3HOVHGoP9tp0dQiO7kHK96m1Pg/0eDgrUd8X2kXJStrEyRKqom8VlmusBDbctbzqc71Ee9LpAR
kb65ykIvkmAs22qxk5q5wWGJ8Ay6+GTC4Clz9Utn8JzWOlQF2W4Cj6EgjJ1J/FieWEgvkDlIN0h4
c6htSRzftckNGfP60axwUNyHknuFeQuYQQNMgRwztQmdWM9DimeF9DmE67KEORPAlkuaRlMoN1FZ
4NTtC05FQa/wxWKed5qWo36itB86HrmgxdpD8oOOV8ktK8+TsFIhWKOf5CY9BKmHTN6l6gNOP9N7
+tVgP6HG5EmMJ2lI0Z2Slc2vpJOOzwudvJ9X8FsAelQjQ3c+VyqwXdpMZdhpCI0OoP2MAYGxDpQz
0PNIJc3afkTCMrm3W76MHxBEsQZMKoUWnRZ9vIk2nvPDCjr1qU1bCjo/EbBOoK/kwm68X/+jG9V4
aOXmHe+poBJ2BFYbc2A6zEIDfJcdKT1uA8Ke/ul939Vj8Zekbu/mGYOg/Id81pSeqhgV8MhSXcMr
P6P4p+dA8186l41fH4fa4tjOgpzsqS/isFKRl3BgldcwCYP7ovvd/dORxiYg8x/XHUxXHVl1fw4n
ikdDZs4fO7JkNffmpexVLO9SCwHYht0gLDLp5grE3Cxb2zjEkPeUB3p2DDstDZIt3iudv2Wokpbm
ejChAe/T0JsI9FRV55UoQfTHpk0dOl+JqzvJMaXRgHp2DugX813ntzU3dsxwEdw5ttJa3uft3elQ
O2l6xGu0xEIFSbTnPX0F6NkBL6f5o/6XtUIW42T8mMYmd1HzYoHOFZSt1NDAZgsV3GJSY/sUL34O
7Kye3ONy+yz4L02eDMo51ZcbZDKAGBWOCsq1h9lrkaYfCeD2HMPlSvwfxtpUenGSiuTXiyRuPvXK
e3ap/vDZgwu4r6tqNnx7u0ox8B4dlJw2zy9WM2ZyNYMdFSJF1Gz95XYpAoowCciU8Vhhv9ZnxNj4
oLYozIaeCnm5aDBol6Qrmtt+6FIecYWekl+VdwhP4apHsSRddoeLDnYkT/bIVJ3uY8GgMKrG8IqE
me65GJTsx9Vy3yDDjecI1zQLLgBSwse7xHXBFd43FFNvs9tzhlp+agAkTcLF0PpGVQoDUIrpt0e+
EUNE6jl+JitRue85u3lwz41D2wZL2QrpuCRN7+XiLhH6mD8nE9UnFt6plEbNbx2oVj8zFU82U30P
6YnNGbLTLp0k+YjkfVuAlzI9/PEV6y3L+whgVdMkzlkGwiy7johI0nhxJ+sEUbntIqhxIUGPJZft
UfILWRfn0+fuuhudjF0CIONlJ2shOKrfQM1vgnRTLkqnDxmOKKp2HM2m4WBGnO+VOO8KNNbvN+Tr
WY6FXFU+FJIu0/HAsPJZZNWiV2Pq6PxOuo/B/Mqv/MU0QKCYh9Coy5XF2thHanSwiN+XSZiPrT15
MZ0wefafDKcBAEwtZT0pA9GqknnLZ9uAN/w9HAu/jsKRczNRCFfpX+mzrNuacRsHc0l2hr94DF5O
wDY0uG4XK350AKhs2X7nK8am2waFv+3PCVv3Cig4V83A/z0owzNf/Krc/+p4FXETdNK2+AC/cuUB
LSGD0ezUQe2g3h8SzraAb6KdKD0fYMBx6u5avekM7fQFiv98ovfkN06uWAIjQguS2nU1nDbeQNkD
PKTv7FakOJWB0dcAYKg8F6svLUeBdai0Bm3qLmCO9m5biXwSc4HJT+dxgIdvEKRY3UsXgO0hvhFu
FpB1juUovSAc5QFiUyJirsj21yqWef0hibudVQcYVh1NlSaXwSs8F4B17mxd9hcRjdyrUCU+iAm3
lzFFxb7RSu2HuUwCxMJt+8NbPCK6z9FHGyfPya/EDz07TpJ9kGJqkSwGNB3gFBszbJMu/OG2cSy0
PkLMc0S8VNRtMfNkou9p0bE0IjfjYLAjhHGPm7ilpzY/Vi09C/VpdfKwH4NwWUlGyWaxvqUcIo6W
CYuNMJheEI01BRkgQeoS/vqrqumaB/OwmXmOH7/oNiDX1abm2nzD0t6hD077sefAGMm9fCx187vw
kmxvSbUKvcOojaw9e72bAWesMl376AUpFODokZx52jScCoEFfQfr4yTTkceh2hHcwmPWzUkgXs/x
A60WaQdC5oxce8st/2sbqQjl7p6RXgyNAxleRwEyL7yaxz9Sywixf3DYYf7fwNXZv2aalRhP5XPn
xelA4KKt7EzSi6zaanfL413zVAkFyATmhs2aPrZpEDfC83rH4hs3zd9jnWHDsgc6/txJuA5kzJHP
9Y8NWs7moU4hYYHdOAMpg0DH57ts3iJ8yDD8NdtDJzm9NpAs/DP9l4vcRtIaYWdkWilB6pk8ndnW
5CkXyFN04BdxGGZOkFwIEpCsFFY6SzNUpwU27/EiXEsjn14wtN9C9Kht//wADpbXKFUIuuYhhf/a
DcXZWcDcvCqJ+Rnpu3qpa1ecBSau0qB9/Z9WSzFt4igkEqMc3gd1Ea7vX5+bsahHL2/TkVJLmHYp
4VSA+uO1U/mEB2wOfPds0vlrMumriCwR9SekuE6ZSnIc+gJODt8KWfhE+xxrWMORvkm3TY32d/rp
2MSXO7h892aVwsr2b+LOE41PvdEqHKAYxhCU2bwLfhIlC5gCHEUk/iBjbbAiGV1vyOLL/sPHgL2L
HA62B7Qa9gdSrjY109I0rs2qsaM8rgcu1AIDX51b6vufJxb9Hztxc9bQ21oeuD9f63S6X6M7My3K
AscpJpJRcNareZ72TLfCzzBdl3Vp4jhcudRBSO1eehLuG5oeOHv8m+NmE8k/d7fP2KTnhEdARwrP
EVCaJSLrvc47f5U8fKeez/tNXcbFiP95jND1mxFTxyD6erYMaLo6HE1V+NJQ7kfWNAJH5icyzqTY
jxC+XVYGmjQ23jHIH10s+cXf8aFkvoUfuH2woPWAk5d1vCWING54/WqUSGcSyMjed9tQk59D0QkX
B93xCpUL2HrXJKEjDP+1f3vSEPLb4AG9jreW+d9Zrt1y0GObRJ25UTsIT7MK2p1FbBGPIML/LNXP
5UMOhl85f8aj2McRALxeBUfANNuhefpZ/bVx3+BvJKS8SA9lHhNe2jA1lQT1QMr08Lmr7PObRjIp
ouPiCiHtEnI27CKm75bBbProRkg+IEupk09Sx1qO7lrlSI7KloT6O1B2ETkER8qOZnzKg9BIFR+a
U9SFd0aq59vPRaeD7/wa4SK+p6bSlB7EJ7tRkChhLq1P+481TBOMqw92JDPGlOks+IZ6Axn1b9Be
dkZIbVD2DMonPpLspD+Jk/2Wn11nxMfdIswMh8k5H4ytORs+PkggQv9I/LSsVIf3IqGIVrvcHDOX
S+uBd65o46OwSTy3eezIW2kvADo7xO4P7ZN02XktvaCqm6OPH735HIeKHpWqhXvo6A3f8BizavoP
ngdUgR+Y62Hw+2Eh/EU8M+3Fm45UQvWHntMMHwcJLT+7vNy9wGSCqFAV2a8cMqxH8Umcurg4L3FY
QUmGBWGCehjmrLKcyf2jsq8L9IkcqEUjROH8YU2AC6dTGijNUPbHON9acV/eHM98RnvqdA/dMJhP
Qmlxg4bs3Btg11LM2ZLSyEMr9Sc1qViHG4arW+u28ZDg2qogjxpiOkQUA3ozX5gSYYun4k1gIs80
ZSVT774a/0sqmibb8pthQTQEzSc3sYoFar1iMJOq960if8NtC3KoX+3VqOKoOCAcNf55eXU7o6eu
tyRx6fQLxeq1+0BalxtbQpGwUEk+gh1knSOIFLsB8UGljdtAMvtYEjOpXKlmxEC3G1CMO6yOmd7j
Mt2XtWbDhso9TJ0ATGHPz0n1lNwg4ipbhUWn5wEEAotoyzBdiFFBuQzeHI4eBIyKvEpCaW4OsT8Y
xTWsv8MX3L7m+nhTe9kF9X1ZIcmhwYAaRv/y1eymDzanQPA60CLD3R0S4nwX84DEgQEMlcqQUEYP
zsznnpm5cTcHnaLH5acrIhI1iXduWjEgTFV9qHyOppbmeFKX+YuLcE1iH/9jFlyflOCO6nhIsIVg
wEijE4rPll0sgoobHZH/mjhwx30cQpDXDT2PszTEZ4r11EWRa49a8jgsArUtH3ZB/6i5KMMssy4g
vC0VFFQNb7RnlLDQ4+d3EHPzOxkVpFrlHIdpkid2/mDIfkhsyXN+HkWp3bthqS/59EIJJUS8b7Dy
Zt1OzHRBwc1f/MT8cMVQt0u9FBwhokTKRVaTJ3HzVH/Xu/28YGDkYDC1dl5lgY+Vc73kYJOkSiz+
3tI6BeK5H4ymC6qNtueJTBVGAv7swVT9jkea7avy9GWYZ2GLWTgRnQxCSH7ToEjpXn8i2Unh8qWE
UwkpK5NUXw7Ffdh4ylnGZSqe5APiZq8QRDqHlWm2CvulpX8wGQrUVB5D8tgO3pA48tmiqtWEh6yF
Bv7p9uvqI+UPXDk9DlS1q4vo9HnHUGVMfivdAJW3/0CqqDCVuPH96wbXjUOJoG1MQS1hzeJfXUkM
AcgxR5sREriDt70mFrZCKQQtsIxzGYPzDWNAJkZJYRiPkIVw9tFCCAASzhhGb8i310NZ2Qm6S3X9
H8pePQuEQCuUPbAw4dVzGBOdIOmdJoa4ioiBd4NgmhbjKg5Zdb6e1Z5+V3L44Nk0UdLA1ixk8GBi
dyyIITOpI5+FH/ii/+jZCrXFUWczgdZE85MrGyVl0k7iOJclGvfTYV3Jg07IGgNiNcIqhIXbu+ds
BxK0oFaY4buvsRd+rPvlCE4ShPoSfnZIcdAqSBk5Gl/2tv2cqkGGk+yFiD2lK1vzAwcdk7KSWJDQ
7e6KB/xfcxgRLz7CGVKz0YDsTNFKydxtqbaeYwry1CkDUeKfXraEPkTyBoUicquJ3XwqLOqhqx8L
4QkazfR31JC0YOp8SCzvUu8QWrBF5mlVQs3VA6YVZ6NvGb2HlWOufFPQgSUKH/x2H8Ef+UY/lbjy
bU0nkzwHamodTnuwwYVytQq4SGTLhbsHvuE8Kwuq5hPmfsg4uEFNQCRIOoz0cGwVc7ynvqW4Zzme
thadQiRHJFPKJ19SRAY0r4wqG7J+58TsXUXCXSFFq1rAkHmROIa3UmA3+7nzXwgpw594Ay8xVhTl
H0o0ZnAMcPRDHU3XKP34W5f+D1/VzxoLum7+L7CE5FtelPdtlmRRWD5R+k/pmPFZBAdRbjjDWk/8
ZBgnvLOHr6IvTBmEpMGJC0axFpJA3gGomqQu7nfDH5XI8qCygOyVOa0KSU0iKv1TrdDA/FdpovCW
yYM7TMNcBP5fBx+a7Q4p0SiWXjh4EmsyDgfLShCr4O/MJugCo4jgd8cIzqNv9EDsxMyVibVUScuL
xX1f5vBtnB1r8kdKiWEMtx7Er72cTuY4dfwS7jrhMwI/DGnEDwOHtEpfyzStbde6KEw4BXYut7pa
hSlde9NgV3oMW24kWig1kVMedUqwW/1bl1MrUNe/oUXL+Bagoe3oBcOBa6VUrrMFw+JtkwPfTm4L
Wro4LMw+e47Sl+ez2LyMtfQafvZlnCgtRmINRjM0NO6tXKzW8xjLrlm1SxfeP4Zf8P/isOeEypHs
2VA7RrsI0h5xldqKiHrdoqiVFE9YmyYx6w01ahdhWCmqCz9GMVJw4OZWgH/FZxRrDvISSPnigzLz
TGh7Eih4dfQCZLx1DZclORugjeVuA+bSYEbjU7sdWZbwZWowQww/plyBrcg0tWGM6epFxg76woSL
0g4/URC8Eq1PXcc7x3Ro0UjWuQq5HRoThVFJyaj8V6Roqqa9tMv3kUVd36qOSc6/MtpN3JrfalGo
sqoHeOc9xH6JzInRbRCX4jHt1R20fimlsj7xNwIt4FGS5KUFJLOFin6UdVKBWl+aE/bAR//S7RKa
jGijzYm2hJURtDpAV4YdfGzjpo+0Kyxoo6fWNbfEIkU9SbIm989M/T1Tkz+z19nZIVyYp/BSm3uc
EZG3piRpNEcRXcW1sWAkAcrV5VLSejGE2wxONhpOZWd88lYNRYfJvecL+tSipMyfDlD3sJ/CxfqT
NFkvHzun/JFv43zAMlwD6+kTaWbf+NLXFgfL4v5X7oT3FaXYaAsePQwb9+V2q4B7YJdsJgqlxBCa
bmPpwZ9CaB2OASMC3wwq/aE/USLccKWw2Kje22fpvhiOp6pi8hXYe6SLUovSqrvIxD1+V89r4HOF
BhcqBk2+4G/Ima9j6oUoiKgm3TgO62BK5U6aymMCyobTmSPxHBEUKTMoUgKvvmWlf3YSafj2hEFt
ySCDKUu5/p2b2GnWy6nxhKgw6P3UOIyfTY2nzNB5mgysjXFNDBezA0glkFKBt18m0Qiy/jr8Otee
iaIFqkyQiUDkasCsXHJW6NxreRCN5EkrewhlbioMy3oZ/BR0mgXfUAsIXK6C88Q2ENb/HxgbYrQM
UsmNeUL+rRjQ3rq1Fz3foX0c+iWYvap+at5lOLUiN02pZqTOLYNdYjzXrvJyX49i2vBIMKwkvrwW
L79eDV/2gu5eLjj1BQMfBBUGzgm+RU7+Y+KYuryYeYlzrIuldkYUU2CqhhSNY91e7dXfj6IJvlzZ
mNIb9VQFHcK/1CnVoxg/T+6+Bfd+uaVzsW1Tu3kb2X/UoeiE95cYSamoPjQHP2gfGmCqZYp91s9B
tabOFZQMEXxAO6vqLsxDlf0opcOQOFuF0Hc5GO2oKEMSLwi76vmxJtRzffetpAomamx9ouAjcdcF
PzsawRSithwT3Bbpin+HnlB/tJKx9rSEsIRs0dlRuplY54WB1hVK3Ud/8fcTCyRTrZo5XHuIHf6f
Fo1M9P9tXyzJ5ME0215m+k0beRRwgrtd+b9LrPb0kOr8PJke3xeY18Ihvy2oaiW52ui79Lb9B6+Q
/URSaVOGMjBis9H5W877Ufn4MnFUCm3uz1hMkn1L5qRQELvF8DRveSZWZKLaIlia3XiiE9nTvezv
3rjZPWw2ldz0tgb69QszmL0rQnJ2OvUzj7ulrROd365Er4A0U1Dqm2tN0/mSUBm1x9x0GHw5qAr5
1t0E4IIq3GaAiQl+rMSPqn0t7F94Khuv3Pqi+CBpvPntWveG1MB9ekuypxrHsu7Q2dBMPNjxe6iu
Fhnu5w9lxLiPKawQrHi0aQNtpKJMEP241uLpN9cnu/DvYo7xAadneXg1FaYVsAh6G/Hvw3xyMyho
oUs3sCSumw1bl88c0K30K2CVFrq6Ew5otz1lrL3w4uvahGvZ8YamODSrwSPXjbuA5kSMCjFF6iM1
RioioWK/+djRpMFHzO08Syz71Y6zANzjQEPTF6y8YKppJfoFgu4hqP3br0GTYf1J+z/2shr/LQQl
7/Ul1r93IDN/FxKNAUCeef63B/CWuFGwvTqZd1NaakDU8+WakbeSu/zReqa0ory2/99DqPAEn6HR
9mug3jQCrls3Q3O4ZIl3TLr3Q3qaBIntPmYIxa3ohIkuFSmrNn1nnZOA7t8zv8XqC4L5lWKNaVN5
v2Yid7Nru2fDcEvRmujXNBRhr92XaEsEwJiVDvt6B2FzoOfvdEEyDiBPFIAj62/StBX2Brgd4o/A
LMRE6JUsX+OLGF1jbsq5Efmjr3mmnEhFg+RwMYxhpMxmUVRXFE6TZyunP/7GpGNBy0fkX/SQ4/V+
S1dq0CZ+gelqPvh2fAGMCJF4MqqyeeFaON/bTSy0ZuZtRfHFfhYM9eiQ0UHLlyPuUliPdsm3TsJq
zxEpvVWkVhrHLGGXYLEdL5Ly4fJ+Z9E2A1FSbn7ouTP2q9EirkQOZ2BfqXqw9HJjXhiq6znmRD4F
we1OASyPIUmPibnFXfh0xm69mR6Qv26ikIOv21lh4a5t8xXdz31UFF/nx4kLYaQAlkGgKqlmXLTx
WFW08N4bllmc7PGew2ytmf7NsyRm7XSlFSbARO/0/hN9kFiINXji7E4vsUHeQme0sGrvNpBlewpd
eR9Zqgl0f+tuE8+XUtzsLXhECjpe4ehzk9eOOsKX8XS48rxUZQgYI4svyjuMg1DZSCNebeteTcSh
8h6x6e+FuR7QTjTP+P8cwlehvdUNycfSaCwwQv8J2Nw4zJF+5+PRhGKG3wnnn6558U6E0Vl00pJM
UVHotzFFCBaBy0dRnXfhMH1JQmu5cfXpzHt5KQ+t2fKA/OB+Z40erDc3+V2V63FFcppuJdjk/LQJ
qstZeswcCbXd++cfRakB6Sg1KEUNh1okDCJtZgpIzoKU3l0YtWKun1La0sRgo/nJEiVNvejG93WA
XEnnwvt5tuYQK7qjuQzUXWACUA+8KFJuV2Tnr38tTVEOBV/OoSGoAuzj04FiJaD22GgXZzHstsfI
rEWsHPcU3zuRAIl3UIS3+lcCCx0oF4AKcKEWOTIIn2kt8IhO7lsM5sFD1ibIKN2KEEe8N+TKj/Bc
kUF4eRrArsCw9O7hQQ+SkYnDtW9IHTgP+BapK9/u0CnUMxuLaBLLTyZelfvKrqCuaCxV0x3C6FBe
teJkccxPiwbeWho/HSLjTP/XtZg2uw6+ONLXjEIbUpJNiNFpZky7jTF1mcLzHnmexbZ7Qtj0pwW8
5xbp9YIFkozVS/f39LenZGnB3+pCrZdHzjbC9BDQVFJnXJrmGVpt+XHa14MA8QVGZeDpY/yPnoik
oontJUMLxzdgWch4kEcEo3CZJZQQV5Z1rIQ1q9NuwbbOxVEBbyA5mkKAnKQaup8ciZ/qjtj3oUxT
Z8Mx65/XDwnFTLbmUnjJc/YI6Bit3jsb8obdZ7VJmcKbfR3jxZiQIfYgOQ9dy6BiDowbcHVXbKM3
YrgD0PyUZYCtsMAfF3yPDfgj7fxVcUP/MJzlYbFVqUw6LIfRTMAlka4sVAW6gKOEoLRm4yJfvHCX
zQEJSgRpO1gDRt0K/RO4DwPbBz1sYX0aTbXUl8pJe84GflmLI2Q7dBES1zmu+kN4HdfvNtpTBAXf
FqMIuLgsQk9w9510oyPtqu5yiQeD4hbxZrfTUNU3fb5p+L1AbRdihavVOmEKfe9keGXcnq/RJrAQ
j55rhbkI9Tn0fMZkxYCu1/T+w9+1Fx7AVCGWN8gyTVyKVHFfLaVygDvkBKGrJBtr/n7poTs51LBg
8EpErEFEDC3FZ3iT9i7eOQVOiswZZdqhcDoSJpTMfokty4oBvEFWDHhoNXMpxmRMTkFJ7qlrJtRI
448seaRz2p4hS7FIy0sH8ikGqkt3aVyMcWzjxJKl71xGrLkgZ+eiv7wA1lbBnCAE1EXTKSkprYhr
kYD8krbszn7DJsnpjkJFUvDsADhFB3cb1zOkuRnXc+B8fZ2kmTHT3tI3Zd6necOHYawH7VPD3kff
9WwBPhbRvjQt2l6AMpHdGLpqGrAWu+BjhqcVxNdGrjZheJD8ijtVwuwtJKBgByLS/sVmWYclikpF
QQGeOMqoWsWQWE9UFCzz7xKZwMPXBzPzTUP/aHIwGtd9JbUp51AVgvTiyP3FQ99I2Uj553DdMwIW
NvsQEyEWY9416DqMiTWSh/N/seIb2ZRb0YFx9Sh/Sz+aUjNSNsdBxAnVk0S54kSYRFSFve25z5WA
iKJiyGzCI+hBy5CnNRE2Dt2pit05CZTyFVhzAk2str7VJLLxPzhlRg5AZdn+cL3L6WqWfIv7Fypl
oyARufyFbAR9ghKO+DheCqoOWJbDWF26vE4JSxjUWgH2Pw9+T+hbzrfIB0tyHjGy8294dX5fzeo+
kZh3AtenJVT5rtNWhQfR2QkCUzurwvGcEdC7n2fQKafJHAa45V0yoo4KyqC7sjLSw3xMULgRpdLe
FV8lnxtuf+bHoNZChazQniIa92x+3AT54XjgYa0PD1wX/YrhYamBtsLmjpfHGZAbaEJpptDdUVPn
Yz/u3ONO3kDYXrFXSKHWL5t86gJn68XnP9tHPX4D2eUVaylynG0qVdcoWLlAxrAZDUrGZD6rZ9O9
Zt7990cw6gOtX/w/UM0vXZQv2w73zyp0W10bGU6QDeKHA2oKV1x8BXkr1Q/wirQNmkvT7yvrY/hd
DpFKiXCV9fuTdBCWk0x4uFu5G+nFkodjTTipVhLD5HH78EuHDl+D2dQUq0pR+mPR5IpbeWpvYBbJ
/5mRXonj0/7IpDNfL55oYh2aZGW8TBv8jj8lYq8vc6jf6yxhFkAGDSBjUYY5oi2vdIzq/5HBuT6G
mymaRhoz5xbOXmiv24+YTQd+dmf+n8GBWO+98ak//ihPUmNt+Ycl6YsGEqYy0fk9s4owMbu4piCe
pkUQKJDBk2ybvOpFl32Cwn7ExRfAWiUr20zoMzq3rptYQO5UyYbMuuyZCtYGm5/fAYnXrpua1C2D
y4IODxB8+f/EkSpdgGDtPGHTrBTVNwy6yXoDtbDdXV/urdwcZFTWl4amCWNSyU9Vi6IuVT4VvRQk
TPd8RHShRyROoUhwG+1yd1kW8BNxkJ0/d3YxwVXhRCBluxuZk4Duj0Nk7vU18im2XYzmEEs9aARi
XcQT499tt6rkvUd6EOWxteEzvvAnaRKW6IGpsCF4X40lCXJa8XZzPDS43N+tG/dc2HTpWlEorgEc
GlIrm69zzLYaDWJSADm1Mfub9s1OjB8KwQKY7rb8qkO11OrV529cUf7jHHzsZBPvSzyfOJP24tO0
RWHgj+ouovfUN2bSMibSMo1ZvB5Y47D6cbosV5COJ/Xk41oFtcgtOMR8p9wguwP0zHqyKUkD8iyu
hSq6s/MSwii5bnZUKuX1SyZaToDcXWVckh1X8C819tXJ8YEOKdLIE7C5hNFCRwyfTMAU91SUCV3s
ulKRftqasa8HNjyNt2K0OtTZPcO73BOZXNZ3WhhxTmQ7MmCJo0auuxTTVgQOBO0D5XzHMax+2edB
VF95dugjo93DvyPeaSVFJC8+YoIsc/dFWA0HIz3sIcFvRE0f1SXeZg2a9lBHmvwEujkVpXAnonsK
qKI7JQvnMtgWoUp40LEocjLqxHpnFmrhb5v5Hq90vKo2YsMgQWVXkD4qFHmtKepZ8+rUgpANq+6/
WjYdB5eoKak/jEl0lIY1hdmAOaTbUdtNR9CXwrzoTs03gl74fhkq4oxeEsjLzNwU/INc6UFGBj89
NQ9V9S/kpFttICHvuO5KDjAMmZvXOwqT71EUIzz8nk6AIsRU1urCJYNuaR4eBECGJ1Ae6suPyUJW
I9ZSEdWthgnzYIxH2WwUl5d5j5ZM0aFcf/IGMZp5gVexFPZEdY2hPD7NTchZKx8UHD8NwnIEGDrl
tOxNejH5ZQYR7jnIm0oNr/3/zKgg33tEbLHOfA5fF2SwOo1jIGVx/FFVniRT7aXT59WvZtEsJf7J
GTi4/o4k8M6xtaYCiaU2SoNiamtzIPR3Y+9KvVUxXK+yj/XbNtDnHckhKymT2qXjTG+1iHDTEicX
46Wox4fNNd5Q1LSHW/a9yCYVyfPphykCQFTgmN3cChkLux1ysJik2IRQ5O1vn014Mnj32xv8HzmX
dveps659tyC37N7BgiEpCVIEc9/psbhzujxm66xiG3el8os83BbIPCfd6ZoLSfcg+UK2+J29JzZ5
Qj2kpFYoqruob2ku/kCgsG4IESvNMPLsI7tg+WC7u+SepXMisMsWtxZNsuoR6Rrd/Irap4TpoK2a
UfsiLTwv0TBJI4eFDU3qt5pYCLgCAXfLF3k+Jj10+GEdeYcx5e/vvdHVH8uIBdGFFubDSkELw9Sy
0EpzkcrA+2XDaYt+hz/JxB8ANrwIlRACYrrreHagIgLG80y11mL66Qtpv+UTmFbYRw0x8gMGYmJh
UP0QeOWLWJsUjpErXqa8WWdU3boMZfAvFXNxwR8LKKO2vUqBDpZApxlq8AGVw9ybYNQBSZn47fMH
JMRgFerw65pGDNHge1zg6seBaqGHWAbbUB/CZcuGll/DXVBSaq3qLpqLeutLzjIADSx5oqNjG5Fd
51v79jpuRLAdAP+V6NbLlUTaexxNYz/sn7RRvVJeORfNMX6IjP/CJJlDTcizVlL6D3tqawO83Jsl
JOLcPU5guSPHJVe3KMQyZhLV3Mgenj6bqVuoYrC99jhul4OOmqipq6/CGPVJ8aF2v0VYknzFfszC
qXKycbq/0eaPSDhtfusYTX71kwcrr4HKmNVGgX42/0mCIWVjgfgJtYfjlL9Zjh8lb6I1YOgZn0Lt
ZpiWeEx4Bb2MpyH+XzKNn4rXhldKASuxtwH4FTrq9miayEnCw+48Zweb9GKS9AYLRVMd5kx+uxCN
1q7yxb1KUHiOwWy0rcPgV0vZ8yrMz6Zxg27zYCV/wleLyfcQ9klrtXBWy5PmMJ4CfUwbuKd+RXaT
CSAMe36Tu2/DfC1hAEoRBwiPaI5VIti+JH4VT2kKcZ7bk17unAbUJaNDrhinBa1YDeuBS3j5QnDD
cUTzQrJ+7lEn94mHQ6XmQcSiqXpYKEbikA/ZrCBLqe0yZQ2feweCI/ZVlZnfXVAdEQSuBhb/ZA0c
JOJchl3LWov4Dak08QTgOhqYtf9xNrPy3wF/gOfdWlxRmMidI13dins=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal is
  port (
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : out STD_LOGIC;
    cpllpd_int_reg : out STD_LOGIC;
    cpllreset_int_reg : out STD_LOGIC;
    USER_CPLLLOCK_OUT_reg : out STD_LOGIC;
    rst_in0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DEN_O : out STD_LOGIC;
    DWE_O : out STD_LOGIC;
    DADDR_O : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DI_O : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in0 : in STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    txoutclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_IN : in STD_LOGIC;
    DO_I : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gen_gtwizard_gthe4.drprdy_int\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal : entity is "gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal is
  signal \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\ : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal cal_on_tx_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cal_on_tx_drdy : STD_LOGIC;
  signal cal_on_tx_drpaddr_out : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal cal_on_tx_drpdi_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cal_on_tx_drpen_out : STD_LOGIC;
  signal cal_on_tx_drpwe_out : STD_LOGIC;
  signal cal_on_tx_reset_in_sync : STD_LOGIC;
  signal drprst_in_sync : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i_n_24 : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_10\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_11\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_12\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_13\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_8\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_9\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_10\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_11\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_12\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_13\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_8\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_9\ : STD_LOGIC;
  signal \NLW_i_/i_/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_i_/i_/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry\ : label is 16;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__0\ : label is 16;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__1\ : label is 16;
begin
bit_synchronizer_drprst_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22
     port map (
      drpclk_in(0) => drpclk_in(0),
      drprst_in_sync => drprst_in_sync
    );
gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gte4_drp_arb
     port map (
      DADDR_O(6 downto 0) => DADDR_O(6 downto 0),
      DEN_O => DEN_O,
      DI_O(15 downto 0) => DI_O(15 downto 0),
      DO_I(15 downto 0) => DO_I(15 downto 0),
      DWE_O => DWE_O,
      Q(15 downto 0) => cal_on_tx_dout(15 downto 0),
      \addr_i_reg[27]_0\(6 downto 0) => cal_on_tx_drpaddr_out(7 downto 1),
      cal_on_tx_drdy => cal_on_tx_drdy,
      cal_on_tx_drpen_out => cal_on_tx_drpen_out,
      cal_on_tx_drpwe_out => cal_on_tx_drpwe_out,
      \data_i_reg[47]_0\(15 downto 0) => cal_on_tx_drpdi_out(15 downto 0),
      drpclk_in(0) => drpclk_in(0),
      drprst_in_sync => drprst_in_sync,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\
    );
gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx
     port map (
      D(16 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(17 downto 1),
      O(7) => \i_/i_/i__carry_n_8\,
      O(6) => \i_/i_/i__carry_n_9\,
      O(5) => \i_/i_/i__carry_n_10\,
      O(4) => \i_/i_/i__carry_n_11\,
      O(3) => \i_/i_/i__carry_n_12\,
      O(2) => \i_/i_/i__carry_n_13\,
      O(1) => \i_/i_/i__carry_n_14\,
      O(0) => \i_/i_/i__carry_n_15\,
      Q(15 downto 0) => cal_on_tx_dout(15 downto 0),
      S(0) => gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i_n_24,
      USER_CPLLLOCK_OUT_reg_0 => USER_CPLLLOCK_OUT_reg,
      cal_on_tx_drdy => cal_on_tx_drdy,
      cal_on_tx_drpen_out => cal_on_tx_drpen_out,
      cal_on_tx_drpwe_out => cal_on_tx_drpwe_out,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      cpllpd_int_reg_0 => cpllpd_int_reg,
      cpllreset_int_reg_0 => cpllreset_int_reg,
      \daddr_reg[7]_0\(6 downto 0) => cal_on_tx_drpaddr_out(7 downto 1),
      \di_reg[15]_0\(15 downto 0) => cal_on_tx_drpdi_out(15 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      i_in_meta_reg => i_in_meta_reg,
      i_in_meta_reg_0 => i_in_meta_reg_0,
      in0 => in0,
      lopt => lopt,
      lopt_1 => lopt_1,
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(2 downto 0) => Q(2 downto 0),
      rst_in0 => rst_in0,
      \testclk_cnt_reg[15]\(7) => \i_/i_/i__carry__0_n_8\,
      \testclk_cnt_reg[15]\(6) => \i_/i_/i__carry__0_n_9\,
      \testclk_cnt_reg[15]\(5) => \i_/i_/i__carry__0_n_10\,
      \testclk_cnt_reg[15]\(4) => \i_/i_/i__carry__0_n_11\,
      \testclk_cnt_reg[15]\(3) => \i_/i_/i__carry__0_n_12\,
      \testclk_cnt_reg[15]\(2) => \i_/i_/i__carry__0_n_13\,
      \testclk_cnt_reg[15]\(1) => \i_/i_/i__carry__0_n_14\,
      \testclk_cnt_reg[15]\(0) => \i_/i_/i__carry__0_n_15\,
      \testclk_cnt_reg[17]\(1) => \i_/i_/i__carry__1_n_14\,
      \testclk_cnt_reg[17]\(0) => \i_/i_/i__carry__1_n_15\,
      txoutclk_out(0) => txoutclk_out(0)
    );
\i_/i_/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \i_/i_/i__carry_n_0\,
      CO(6) => \i_/i_/i__carry_n_1\,
      CO(5) => \i_/i_/i__carry_n_2\,
      CO(4) => \i_/i_/i__carry_n_3\,
      CO(3) => \i_/i_/i__carry_n_4\,
      CO(2) => \i_/i_/i__carry_n_5\,
      CO(1) => \i_/i_/i__carry_n_6\,
      CO(0) => \i_/i_/i__carry_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \i_/i_/i__carry_n_8\,
      O(6) => \i_/i_/i__carry_n_9\,
      O(5) => \i_/i_/i__carry_n_10\,
      O(4) => \i_/i_/i__carry_n_11\,
      O(3) => \i_/i_/i__carry_n_12\,
      O(2) => \i_/i_/i__carry_n_13\,
      O(1) => \i_/i_/i__carry_n_14\,
      O(0) => \i_/i_/i__carry_n_15\,
      S(7 downto 1) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(7 downto 1),
      S(0) => gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i_n_24
    );
\i_/i_/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_/i_/i__carry_n_0\,
      CI_TOP => '0',
      CO(7) => \i_/i_/i__carry__0_n_0\,
      CO(6) => \i_/i_/i__carry__0_n_1\,
      CO(5) => \i_/i_/i__carry__0_n_2\,
      CO(4) => \i_/i_/i__carry__0_n_3\,
      CO(3) => \i_/i_/i__carry__0_n_4\,
      CO(2) => \i_/i_/i__carry__0_n_5\,
      CO(1) => \i_/i_/i__carry__0_n_6\,
      CO(0) => \i_/i_/i__carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \i_/i_/i__carry__0_n_8\,
      O(6) => \i_/i_/i__carry__0_n_9\,
      O(5) => \i_/i_/i__carry__0_n_10\,
      O(4) => \i_/i_/i__carry__0_n_11\,
      O(3) => \i_/i_/i__carry__0_n_12\,
      O(2) => \i_/i_/i__carry__0_n_13\,
      O(1) => \i_/i_/i__carry__0_n_14\,
      O(0) => \i_/i_/i__carry__0_n_15\,
      S(7 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(15 downto 8)
    );
\i_/i_/i__carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_/i_/i__carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_i_/i_/i__carry__1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \i_/i_/i__carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_i_/i_/i__carry__1_O_UNCONNECTED\(7 downto 2),
      O(1) => \i_/i_/i__carry__1_n_14\,
      O(0) => \i_/i_/i__carry__1_n_15\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(17 downto 16)
    );
reset_synchronizer_resetin_rx_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_23
     port map (
      drpclk_in(0) => drpclk_in(0)
    );
reset_synchronizer_resetin_tx_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_24
     port map (
      RESET_IN => RESET_IN,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      drpclk_in(0) => drpclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4 is
  port (
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4 : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4 is
  signal \gen_gtwizard_gthe4.cplllock_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drpdo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_gtwizard_gthe4.drpen_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drprdy_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drpwe_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_12\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_57\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_1\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_2\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_3\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gtpowergood_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gttxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxratemode_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxuserrdy_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprgdivresetdone_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txuserrdy_int\ : STD_LOGIC;
  signal \^gtpowergood_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal rst_in0 : STD_LOGIC;
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  gtpowergood_out(0) <= \^gtpowergood_out\(0);
  lopt_4 <= \^lopt_4\;
  lopt_5 <= \^lopt_5\;
  txoutclk_out(0) <= \^txoutclk_out\(0);
\gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst\: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper
     port map (
      D(15 downto 0) => \gen_gtwizard_gthe4.drpdo_int\(15 downto 0),
      DEN_O => \gen_gtwizard_gthe4.drpen_ch_int\,
      DWE_O => \gen_gtwizard_gthe4.drpwe_ch_int\,
      Q(15 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\(15 downto 0),
      RXPD(0) => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\,
      RXRATE(0) => \gen_gtwizard_gthe4.rxratemode_ch_int\,
      cpllpd_int_reg => \gen_gtwizard_gthe4.txprgdivresetdone_int\,
      cpllpd_int_reg_0 => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_57\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_userclk_rx_active_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8\,
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      i_in_meta_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_1\,
      i_in_meta_reg_0 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_2\,
      i_in_meta_reg_1(2 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\(2 downto 0),
      i_in_meta_reg_2(6 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\(7 downto 1),
      in0 => \gen_gtwizard_gthe4.cplllock_ch_int\,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => \^lopt_4\,
      lopt_5 => \^lopt_5\,
      rxbufstatus_out(0) => rxbufstatus_out(0),
      rxcdrlock_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5\,
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxctrl0_out(1 downto 0) => rxctrl0_out(1 downto 0),
      rxctrl1_out(1 downto 0) => rxctrl1_out(1 downto 0),
      rxctrl2_out(1 downto 0) => rxctrl2_out(1 downto 0),
      rxctrl3_out(1 downto 0) => rxctrl3_out(1 downto 0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkpcs_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7\,
      rxresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9\,
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(0) => txbufstatus_out(0),
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txelecidle_in(0) => txelecidle_in(0),
      txoutclk_out(0) => \^txoutclk_out\(0),
      txresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_12\
    );
\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst\: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal
     port map (
      DADDR_O(6 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\(7 downto 1),
      DEN_O => \gen_gtwizard_gthe4.drpen_ch_int\,
      DI_O(15 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\(15 downto 0),
      DO_I(15 downto 0) => \gen_gtwizard_gthe4.drpdo_int\(15 downto 0),
      DWE_O => \gen_gtwizard_gthe4.drpwe_ch_int\,
      Q(2 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\(2 downto 0),
      RESET_IN => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\,
      USER_CPLLLOCK_OUT_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_3\,
      cpllpd_int_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_1\,
      cpllreset_int_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_2\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      i_in_meta_reg => \gen_gtwizard_gthe4.txprogdivreset_int\,
      i_in_meta_reg_0 => \gen_gtwizard_gthe4.txprgdivresetdone_int\,
      in0 => \gen_gtwizard_gthe4.cplllock_ch_int\,
      lopt => \^lopt_4\,
      lopt_1 => \^lopt_5\,
      rst_in0 => rst_in0,
      txoutclk_out(0) => \^txoutclk_out\(0)
    );
\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst\: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_delay_powergood
     port map (
      RXPD(0) => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\,
      RXRATE(0) => \gen_gtwizard_gthe4.rxratemode_ch_int\,
      \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_57\,
      \out\ => \^gtpowergood_out\(0),
      rxoutclkpcs_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7\,
      rxpd_in(0) => rxpd_in(0)
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst\: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer
     port map (
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      rxresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9\
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst\: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_3
     port map (
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      txresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_12\
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst\: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gtwiz_reset
     port map (
      RESET_IN => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      gtpowergood_out(0) => \^gtpowergood_out\(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_userclk_rx_active_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8\,
      i_in_meta_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_3\,
      rst_in0 => rst_in0,
      rst_in_out_reg => \gen_gtwizard_gthe4.txprogdivreset_int\,
      rxcdrlock_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5\,
      rxusrclk_in(0) => rxusrclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe3_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe3_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe3_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gtye4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gtye4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gtye4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    bgbypassb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgmonitorenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgpdb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgrcalovrd_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    bgrcalovrdenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpclk_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpll0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierateqpll1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pmarsvd0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll1lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpllrsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd4_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rcalenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm1data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tcongpi_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tconpowerup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tconreset_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tconrsvdin1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ubcfgstreamen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdo_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubenable_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubgpi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubintr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubiolmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmcapture_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgupdate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmregen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmshift_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmsysrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtck_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_common_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_common_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdout0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvdout1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qplldmonitor0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    refclkoutmonitor0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk1_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrecclk1sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm0finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm0testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdm1finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm1testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    tcongpo_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    tconrsvdout0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdaddr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubden_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdi_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdwe_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdo_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubrsvdout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubtxuart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepdir_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsq_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfreqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drprst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcaldvorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcalpaorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicaldone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicalstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    freqos_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtrxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    incpctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    looprsvd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbkrxtxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbktxrxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstclkentx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxafecfoken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrresetrsv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalstart_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfcnum_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfecfokfen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfpulse_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokovren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevsen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxeqtraining_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintcfg_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinttestovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxtermination_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tstin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txbufdiffctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdata_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdiffpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpstreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu2lpexit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu3wake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmuxdcdexhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoneszeros_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpostcursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprecursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpistrongpdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dmonitoroutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    powerpresent_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rxckcaldone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxlfpstresetdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu2lpexitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu3wakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdccdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "2500.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "31.250000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 57;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "8'b00010001";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "80'b00000000000000000000001011010100101111000000000000000000000000010100000010111100";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 20;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "1.250000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 110;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "156.250000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 16;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "125.000000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 20;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "1.250000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 110;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 4;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "156.250000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 16;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top is
  signal \<const0>\ : STD_LOGIC;
  signal \^rxbufstatus_out\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^rxctrl0_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl1_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl2_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl3_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^txbufstatus_out\ : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  bufgtce_out(0) <= \<const0>\;
  bufgtcemask_out(2) <= \<const0>\;
  bufgtcemask_out(1) <= \<const0>\;
  bufgtcemask_out(0) <= \<const0>\;
  bufgtdiv_out(8) <= \<const0>\;
  bufgtdiv_out(7) <= \<const0>\;
  bufgtdiv_out(6) <= \<const0>\;
  bufgtdiv_out(5) <= \<const0>\;
  bufgtdiv_out(4) <= \<const0>\;
  bufgtdiv_out(3) <= \<const0>\;
  bufgtdiv_out(2) <= \<const0>\;
  bufgtdiv_out(1) <= \<const0>\;
  bufgtdiv_out(0) <= \<const0>\;
  bufgtreset_out(0) <= \<const0>\;
  bufgtrstmask_out(2) <= \<const0>\;
  bufgtrstmask_out(1) <= \<const0>\;
  bufgtrstmask_out(0) <= \<const0>\;
  cpllfbclklost_out(0) <= \<const0>\;
  cplllock_out(0) <= \<const0>\;
  cpllrefclklost_out(0) <= \<const0>\;
  dmonitorout_out(15) <= \<const0>\;
  dmonitorout_out(14) <= \<const0>\;
  dmonitorout_out(13) <= \<const0>\;
  dmonitorout_out(12) <= \<const0>\;
  dmonitorout_out(11) <= \<const0>\;
  dmonitorout_out(10) <= \<const0>\;
  dmonitorout_out(9) <= \<const0>\;
  dmonitorout_out(8) <= \<const0>\;
  dmonitorout_out(7) <= \<const0>\;
  dmonitorout_out(6) <= \<const0>\;
  dmonitorout_out(5) <= \<const0>\;
  dmonitorout_out(4) <= \<const0>\;
  dmonitorout_out(3) <= \<const0>\;
  dmonitorout_out(2) <= \<const0>\;
  dmonitorout_out(1) <= \<const0>\;
  dmonitorout_out(0) <= \<const0>\;
  dmonitoroutclk_out(0) <= \<const0>\;
  drpdo_common_out(15) <= \<const0>\;
  drpdo_common_out(14) <= \<const0>\;
  drpdo_common_out(13) <= \<const0>\;
  drpdo_common_out(12) <= \<const0>\;
  drpdo_common_out(11) <= \<const0>\;
  drpdo_common_out(10) <= \<const0>\;
  drpdo_common_out(9) <= \<const0>\;
  drpdo_common_out(8) <= \<const0>\;
  drpdo_common_out(7) <= \<const0>\;
  drpdo_common_out(6) <= \<const0>\;
  drpdo_common_out(5) <= \<const0>\;
  drpdo_common_out(4) <= \<const0>\;
  drpdo_common_out(3) <= \<const0>\;
  drpdo_common_out(2) <= \<const0>\;
  drpdo_common_out(1) <= \<const0>\;
  drpdo_common_out(0) <= \<const0>\;
  drpdo_out(15) <= \<const0>\;
  drpdo_out(14) <= \<const0>\;
  drpdo_out(13) <= \<const0>\;
  drpdo_out(12) <= \<const0>\;
  drpdo_out(11) <= \<const0>\;
  drpdo_out(10) <= \<const0>\;
  drpdo_out(9) <= \<const0>\;
  drpdo_out(8) <= \<const0>\;
  drpdo_out(7) <= \<const0>\;
  drpdo_out(6) <= \<const0>\;
  drpdo_out(5) <= \<const0>\;
  drpdo_out(4) <= \<const0>\;
  drpdo_out(3) <= \<const0>\;
  drpdo_out(2) <= \<const0>\;
  drpdo_out(1) <= \<const0>\;
  drpdo_out(0) <= \<const0>\;
  drprdy_common_out(0) <= \<const0>\;
  drprdy_out(0) <= \<const0>\;
  eyescandataerror_out(0) <= \<const0>\;
  gtrefclkmonitor_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_error_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_error_out(0) <= \<const0>\;
  gtwiz_reset_qpll0reset_out(0) <= \<const0>\;
  gtwiz_reset_qpll1reset_out(0) <= \<const0>\;
  gtwiz_reset_rx_cdr_stable_out(0) <= \<const0>\;
  gtwiz_userclk_rx_active_out(0) <= \<const0>\;
  gtwiz_userclk_rx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_active_out(0) <= \<const0>\;
  gtwiz_userclk_tx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk_out(0) <= \<const0>\;
  gtytxn_out(0) <= \<const0>\;
  gtytxp_out(0) <= \<const0>\;
  pcierategen3_out(0) <= \<const0>\;
  pcierateidle_out(0) <= \<const0>\;
  pcierateqpllpd_out(1) <= \<const0>\;
  pcierateqpllpd_out(0) <= \<const0>\;
  pcierateqpllreset_out(1) <= \<const0>\;
  pcierateqpllreset_out(0) <= \<const0>\;
  pciesynctxsyncdone_out(0) <= \<const0>\;
  pcieusergen3rdy_out(0) <= \<const0>\;
  pcieuserphystatusrst_out(0) <= \<const0>\;
  pcieuserratestart_out(0) <= \<const0>\;
  pcsrsvdout_out(15) <= \<const0>\;
  pcsrsvdout_out(14) <= \<const0>\;
  pcsrsvdout_out(13) <= \<const0>\;
  pcsrsvdout_out(12) <= \<const0>\;
  pcsrsvdout_out(11) <= \<const0>\;
  pcsrsvdout_out(10) <= \<const0>\;
  pcsrsvdout_out(9) <= \<const0>\;
  pcsrsvdout_out(8) <= \<const0>\;
  pcsrsvdout_out(7) <= \<const0>\;
  pcsrsvdout_out(6) <= \<const0>\;
  pcsrsvdout_out(5) <= \<const0>\;
  pcsrsvdout_out(4) <= \<const0>\;
  pcsrsvdout_out(3) <= \<const0>\;
  pcsrsvdout_out(2) <= \<const0>\;
  pcsrsvdout_out(1) <= \<const0>\;
  pcsrsvdout_out(0) <= \<const0>\;
  phystatus_out(0) <= \<const0>\;
  pinrsrvdas_out(15) <= \<const0>\;
  pinrsrvdas_out(14) <= \<const0>\;
  pinrsrvdas_out(13) <= \<const0>\;
  pinrsrvdas_out(12) <= \<const0>\;
  pinrsrvdas_out(11) <= \<const0>\;
  pinrsrvdas_out(10) <= \<const0>\;
  pinrsrvdas_out(9) <= \<const0>\;
  pinrsrvdas_out(8) <= \<const0>\;
  pinrsrvdas_out(7) <= \<const0>\;
  pinrsrvdas_out(6) <= \<const0>\;
  pinrsrvdas_out(5) <= \<const0>\;
  pinrsrvdas_out(4) <= \<const0>\;
  pinrsrvdas_out(3) <= \<const0>\;
  pinrsrvdas_out(2) <= \<const0>\;
  pinrsrvdas_out(1) <= \<const0>\;
  pinrsrvdas_out(0) <= \<const0>\;
  pmarsvdout0_out(7) <= \<const0>\;
  pmarsvdout0_out(6) <= \<const0>\;
  pmarsvdout0_out(5) <= \<const0>\;
  pmarsvdout0_out(4) <= \<const0>\;
  pmarsvdout0_out(3) <= \<const0>\;
  pmarsvdout0_out(2) <= \<const0>\;
  pmarsvdout0_out(1) <= \<const0>\;
  pmarsvdout0_out(0) <= \<const0>\;
  pmarsvdout1_out(7) <= \<const0>\;
  pmarsvdout1_out(6) <= \<const0>\;
  pmarsvdout1_out(5) <= \<const0>\;
  pmarsvdout1_out(4) <= \<const0>\;
  pmarsvdout1_out(3) <= \<const0>\;
  pmarsvdout1_out(2) <= \<const0>\;
  pmarsvdout1_out(1) <= \<const0>\;
  pmarsvdout1_out(0) <= \<const0>\;
  powerpresent_out(0) <= \<const0>\;
  qpll0fbclklost_out(0) <= \<const0>\;
  qpll0lock_out(0) <= \<const0>\;
  qpll0outclk_out(0) <= \<const0>\;
  qpll0outrefclk_out(0) <= \<const0>\;
  qpll0refclklost_out(0) <= \<const0>\;
  qpll1fbclklost_out(0) <= \<const0>\;
  qpll1lock_out(0) <= \<const0>\;
  qpll1outclk_out(0) <= \<const0>\;
  qpll1outrefclk_out(0) <= \<const0>\;
  qpll1refclklost_out(0) <= \<const0>\;
  qplldmonitor0_out(7) <= \<const0>\;
  qplldmonitor0_out(6) <= \<const0>\;
  qplldmonitor0_out(5) <= \<const0>\;
  qplldmonitor0_out(4) <= \<const0>\;
  qplldmonitor0_out(3) <= \<const0>\;
  qplldmonitor0_out(2) <= \<const0>\;
  qplldmonitor0_out(1) <= \<const0>\;
  qplldmonitor0_out(0) <= \<const0>\;
  qplldmonitor1_out(7) <= \<const0>\;
  qplldmonitor1_out(6) <= \<const0>\;
  qplldmonitor1_out(5) <= \<const0>\;
  qplldmonitor1_out(4) <= \<const0>\;
  qplldmonitor1_out(3) <= \<const0>\;
  qplldmonitor1_out(2) <= \<const0>\;
  qplldmonitor1_out(1) <= \<const0>\;
  qplldmonitor1_out(0) <= \<const0>\;
  refclkoutmonitor0_out(0) <= \<const0>\;
  refclkoutmonitor1_out(0) <= \<const0>\;
  resetexception_out(0) <= \<const0>\;
  rxbufstatus_out(2) <= \^rxbufstatus_out\(2);
  rxbufstatus_out(1) <= \<const0>\;
  rxbufstatus_out(0) <= \<const0>\;
  rxbyteisaligned_out(0) <= \<const0>\;
  rxbyterealign_out(0) <= \<const0>\;
  rxcdrlock_out(0) <= \<const0>\;
  rxcdrphdone_out(0) <= \<const0>\;
  rxchanbondseq_out(0) <= \<const0>\;
  rxchanisaligned_out(0) <= \<const0>\;
  rxchanrealign_out(0) <= \<const0>\;
  rxchbondo_out(4) <= \<const0>\;
  rxchbondo_out(3) <= \<const0>\;
  rxchbondo_out(2) <= \<const0>\;
  rxchbondo_out(1) <= \<const0>\;
  rxchbondo_out(0) <= \<const0>\;
  rxckcaldone_out(0) <= \<const0>\;
  rxcominitdet_out(0) <= \<const0>\;
  rxcommadet_out(0) <= \<const0>\;
  rxcomsasdet_out(0) <= \<const0>\;
  rxcomwakedet_out(0) <= \<const0>\;
  rxctrl0_out(15) <= \<const0>\;
  rxctrl0_out(14) <= \<const0>\;
  rxctrl0_out(13) <= \<const0>\;
  rxctrl0_out(12) <= \<const0>\;
  rxctrl0_out(11) <= \<const0>\;
  rxctrl0_out(10) <= \<const0>\;
  rxctrl0_out(9) <= \<const0>\;
  rxctrl0_out(8) <= \<const0>\;
  rxctrl0_out(7) <= \<const0>\;
  rxctrl0_out(6) <= \<const0>\;
  rxctrl0_out(5) <= \<const0>\;
  rxctrl0_out(4) <= \<const0>\;
  rxctrl0_out(3) <= \<const0>\;
  rxctrl0_out(2) <= \<const0>\;
  rxctrl0_out(1 downto 0) <= \^rxctrl0_out\(1 downto 0);
  rxctrl1_out(15) <= \<const0>\;
  rxctrl1_out(14) <= \<const0>\;
  rxctrl1_out(13) <= \<const0>\;
  rxctrl1_out(12) <= \<const0>\;
  rxctrl1_out(11) <= \<const0>\;
  rxctrl1_out(10) <= \<const0>\;
  rxctrl1_out(9) <= \<const0>\;
  rxctrl1_out(8) <= \<const0>\;
  rxctrl1_out(7) <= \<const0>\;
  rxctrl1_out(6) <= \<const0>\;
  rxctrl1_out(5) <= \<const0>\;
  rxctrl1_out(4) <= \<const0>\;
  rxctrl1_out(3) <= \<const0>\;
  rxctrl1_out(2) <= \<const0>\;
  rxctrl1_out(1 downto 0) <= \^rxctrl1_out\(1 downto 0);
  rxctrl2_out(7) <= \<const0>\;
  rxctrl2_out(6) <= \<const0>\;
  rxctrl2_out(5) <= \<const0>\;
  rxctrl2_out(4) <= \<const0>\;
  rxctrl2_out(3) <= \<const0>\;
  rxctrl2_out(2) <= \<const0>\;
  rxctrl2_out(1 downto 0) <= \^rxctrl2_out\(1 downto 0);
  rxctrl3_out(7) <= \<const0>\;
  rxctrl3_out(6) <= \<const0>\;
  rxctrl3_out(5) <= \<const0>\;
  rxctrl3_out(4) <= \<const0>\;
  rxctrl3_out(3) <= \<const0>\;
  rxctrl3_out(2) <= \<const0>\;
  rxctrl3_out(1 downto 0) <= \^rxctrl3_out\(1 downto 0);
  rxdata_out(127) <= \<const0>\;
  rxdata_out(126) <= \<const0>\;
  rxdata_out(125) <= \<const0>\;
  rxdata_out(124) <= \<const0>\;
  rxdata_out(123) <= \<const0>\;
  rxdata_out(122) <= \<const0>\;
  rxdata_out(121) <= \<const0>\;
  rxdata_out(120) <= \<const0>\;
  rxdata_out(119) <= \<const0>\;
  rxdata_out(118) <= \<const0>\;
  rxdata_out(117) <= \<const0>\;
  rxdata_out(116) <= \<const0>\;
  rxdata_out(115) <= \<const0>\;
  rxdata_out(114) <= \<const0>\;
  rxdata_out(113) <= \<const0>\;
  rxdata_out(112) <= \<const0>\;
  rxdata_out(111) <= \<const0>\;
  rxdata_out(110) <= \<const0>\;
  rxdata_out(109) <= \<const0>\;
  rxdata_out(108) <= \<const0>\;
  rxdata_out(107) <= \<const0>\;
  rxdata_out(106) <= \<const0>\;
  rxdata_out(105) <= \<const0>\;
  rxdata_out(104) <= \<const0>\;
  rxdata_out(103) <= \<const0>\;
  rxdata_out(102) <= \<const0>\;
  rxdata_out(101) <= \<const0>\;
  rxdata_out(100) <= \<const0>\;
  rxdata_out(99) <= \<const0>\;
  rxdata_out(98) <= \<const0>\;
  rxdata_out(97) <= \<const0>\;
  rxdata_out(96) <= \<const0>\;
  rxdata_out(95) <= \<const0>\;
  rxdata_out(94) <= \<const0>\;
  rxdata_out(93) <= \<const0>\;
  rxdata_out(92) <= \<const0>\;
  rxdata_out(91) <= \<const0>\;
  rxdata_out(90) <= \<const0>\;
  rxdata_out(89) <= \<const0>\;
  rxdata_out(88) <= \<const0>\;
  rxdata_out(87) <= \<const0>\;
  rxdata_out(86) <= \<const0>\;
  rxdata_out(85) <= \<const0>\;
  rxdata_out(84) <= \<const0>\;
  rxdata_out(83) <= \<const0>\;
  rxdata_out(82) <= \<const0>\;
  rxdata_out(81) <= \<const0>\;
  rxdata_out(80) <= \<const0>\;
  rxdata_out(79) <= \<const0>\;
  rxdata_out(78) <= \<const0>\;
  rxdata_out(77) <= \<const0>\;
  rxdata_out(76) <= \<const0>\;
  rxdata_out(75) <= \<const0>\;
  rxdata_out(74) <= \<const0>\;
  rxdata_out(73) <= \<const0>\;
  rxdata_out(72) <= \<const0>\;
  rxdata_out(71) <= \<const0>\;
  rxdata_out(70) <= \<const0>\;
  rxdata_out(69) <= \<const0>\;
  rxdata_out(68) <= \<const0>\;
  rxdata_out(67) <= \<const0>\;
  rxdata_out(66) <= \<const0>\;
  rxdata_out(65) <= \<const0>\;
  rxdata_out(64) <= \<const0>\;
  rxdata_out(63) <= \<const0>\;
  rxdata_out(62) <= \<const0>\;
  rxdata_out(61) <= \<const0>\;
  rxdata_out(60) <= \<const0>\;
  rxdata_out(59) <= \<const0>\;
  rxdata_out(58) <= \<const0>\;
  rxdata_out(57) <= \<const0>\;
  rxdata_out(56) <= \<const0>\;
  rxdata_out(55) <= \<const0>\;
  rxdata_out(54) <= \<const0>\;
  rxdata_out(53) <= \<const0>\;
  rxdata_out(52) <= \<const0>\;
  rxdata_out(51) <= \<const0>\;
  rxdata_out(50) <= \<const0>\;
  rxdata_out(49) <= \<const0>\;
  rxdata_out(48) <= \<const0>\;
  rxdata_out(47) <= \<const0>\;
  rxdata_out(46) <= \<const0>\;
  rxdata_out(45) <= \<const0>\;
  rxdata_out(44) <= \<const0>\;
  rxdata_out(43) <= \<const0>\;
  rxdata_out(42) <= \<const0>\;
  rxdata_out(41) <= \<const0>\;
  rxdata_out(40) <= \<const0>\;
  rxdata_out(39) <= \<const0>\;
  rxdata_out(38) <= \<const0>\;
  rxdata_out(37) <= \<const0>\;
  rxdata_out(36) <= \<const0>\;
  rxdata_out(35) <= \<const0>\;
  rxdata_out(34) <= \<const0>\;
  rxdata_out(33) <= \<const0>\;
  rxdata_out(32) <= \<const0>\;
  rxdata_out(31) <= \<const0>\;
  rxdata_out(30) <= \<const0>\;
  rxdata_out(29) <= \<const0>\;
  rxdata_out(28) <= \<const0>\;
  rxdata_out(27) <= \<const0>\;
  rxdata_out(26) <= \<const0>\;
  rxdata_out(25) <= \<const0>\;
  rxdata_out(24) <= \<const0>\;
  rxdata_out(23) <= \<const0>\;
  rxdata_out(22) <= \<const0>\;
  rxdata_out(21) <= \<const0>\;
  rxdata_out(20) <= \<const0>\;
  rxdata_out(19) <= \<const0>\;
  rxdata_out(18) <= \<const0>\;
  rxdata_out(17) <= \<const0>\;
  rxdata_out(16) <= \<const0>\;
  rxdata_out(15) <= \<const0>\;
  rxdata_out(14) <= \<const0>\;
  rxdata_out(13) <= \<const0>\;
  rxdata_out(12) <= \<const0>\;
  rxdata_out(11) <= \<const0>\;
  rxdata_out(10) <= \<const0>\;
  rxdata_out(9) <= \<const0>\;
  rxdata_out(8) <= \<const0>\;
  rxdata_out(7) <= \<const0>\;
  rxdata_out(6) <= \<const0>\;
  rxdata_out(5) <= \<const0>\;
  rxdata_out(4) <= \<const0>\;
  rxdata_out(3) <= \<const0>\;
  rxdata_out(2) <= \<const0>\;
  rxdata_out(1) <= \<const0>\;
  rxdata_out(0) <= \<const0>\;
  rxdataextendrsvd_out(7) <= \<const0>\;
  rxdataextendrsvd_out(6) <= \<const0>\;
  rxdataextendrsvd_out(5) <= \<const0>\;
  rxdataextendrsvd_out(4) <= \<const0>\;
  rxdataextendrsvd_out(3) <= \<const0>\;
  rxdataextendrsvd_out(2) <= \<const0>\;
  rxdataextendrsvd_out(1) <= \<const0>\;
  rxdataextendrsvd_out(0) <= \<const0>\;
  rxdatavalid_out(1) <= \<const0>\;
  rxdatavalid_out(0) <= \<const0>\;
  rxdlysresetdone_out(0) <= \<const0>\;
  rxelecidle_out(0) <= \<const0>\;
  rxheader_out(5) <= \<const0>\;
  rxheader_out(4) <= \<const0>\;
  rxheader_out(3) <= \<const0>\;
  rxheader_out(2) <= \<const0>\;
  rxheader_out(1) <= \<const0>\;
  rxheader_out(0) <= \<const0>\;
  rxheadervalid_out(1) <= \<const0>\;
  rxheadervalid_out(0) <= \<const0>\;
  rxlfpstresetdet_out(0) <= \<const0>\;
  rxlfpsu2lpexitdet_out(0) <= \<const0>\;
  rxlfpsu3wakedet_out(0) <= \<const0>\;
  rxmonitorout_out(7) <= \<const0>\;
  rxmonitorout_out(6) <= \<const0>\;
  rxmonitorout_out(5) <= \<const0>\;
  rxmonitorout_out(4) <= \<const0>\;
  rxmonitorout_out(3) <= \<const0>\;
  rxmonitorout_out(2) <= \<const0>\;
  rxmonitorout_out(1) <= \<const0>\;
  rxmonitorout_out(0) <= \<const0>\;
  rxosintdone_out(0) <= \<const0>\;
  rxosintstarted_out(0) <= \<const0>\;
  rxosintstrobedone_out(0) <= \<const0>\;
  rxosintstrobestarted_out(0) <= \<const0>\;
  rxoutclkfabric_out(0) <= \<const0>\;
  rxoutclkpcs_out(0) <= \<const0>\;
  rxphaligndone_out(0) <= \<const0>\;
  rxphalignerr_out(0) <= \<const0>\;
  rxpmaresetdone_out(0) <= \<const0>\;
  rxprbserr_out(0) <= \<const0>\;
  rxprbslocked_out(0) <= \<const0>\;
  rxprgdivresetdone_out(0) <= \<const0>\;
  rxqpisenn_out(0) <= \<const0>\;
  rxqpisenp_out(0) <= \<const0>\;
  rxratedone_out(0) <= \<const0>\;
  rxrecclk0_sel_out(0) <= \<const0>\;
  rxrecclk0sel_out(1) <= \<const0>\;
  rxrecclk0sel_out(0) <= \<const0>\;
  rxrecclk1_sel_out(0) <= \<const0>\;
  rxrecclk1sel_out(1) <= \<const0>\;
  rxrecclk1sel_out(0) <= \<const0>\;
  rxrecclkout_out(0) <= \<const0>\;
  rxresetdone_out(0) <= \<const0>\;
  rxsliderdy_out(0) <= \<const0>\;
  rxslipdone_out(0) <= \<const0>\;
  rxslipoutclkrdy_out(0) <= \<const0>\;
  rxslippmardy_out(0) <= \<const0>\;
  rxstartofseq_out(1) <= \<const0>\;
  rxstartofseq_out(0) <= \<const0>\;
  rxstatus_out(2) <= \<const0>\;
  rxstatus_out(1) <= \<const0>\;
  rxstatus_out(0) <= \<const0>\;
  rxsyncdone_out(0) <= \<const0>\;
  rxsyncout_out(0) <= \<const0>\;
  rxvalid_out(0) <= \<const0>\;
  sdm0finalout_out(3) <= \<const0>\;
  sdm0finalout_out(2) <= \<const0>\;
  sdm0finalout_out(1) <= \<const0>\;
  sdm0finalout_out(0) <= \<const0>\;
  sdm0testdata_out(14) <= \<const0>\;
  sdm0testdata_out(13) <= \<const0>\;
  sdm0testdata_out(12) <= \<const0>\;
  sdm0testdata_out(11) <= \<const0>\;
  sdm0testdata_out(10) <= \<const0>\;
  sdm0testdata_out(9) <= \<const0>\;
  sdm0testdata_out(8) <= \<const0>\;
  sdm0testdata_out(7) <= \<const0>\;
  sdm0testdata_out(6) <= \<const0>\;
  sdm0testdata_out(5) <= \<const0>\;
  sdm0testdata_out(4) <= \<const0>\;
  sdm0testdata_out(3) <= \<const0>\;
  sdm0testdata_out(2) <= \<const0>\;
  sdm0testdata_out(1) <= \<const0>\;
  sdm0testdata_out(0) <= \<const0>\;
  sdm1finalout_out(3) <= \<const0>\;
  sdm1finalout_out(2) <= \<const0>\;
  sdm1finalout_out(1) <= \<const0>\;
  sdm1finalout_out(0) <= \<const0>\;
  sdm1testdata_out(14) <= \<const0>\;
  sdm1testdata_out(13) <= \<const0>\;
  sdm1testdata_out(12) <= \<const0>\;
  sdm1testdata_out(11) <= \<const0>\;
  sdm1testdata_out(10) <= \<const0>\;
  sdm1testdata_out(9) <= \<const0>\;
  sdm1testdata_out(8) <= \<const0>\;
  sdm1testdata_out(7) <= \<const0>\;
  sdm1testdata_out(6) <= \<const0>\;
  sdm1testdata_out(5) <= \<const0>\;
  sdm1testdata_out(4) <= \<const0>\;
  sdm1testdata_out(3) <= \<const0>\;
  sdm1testdata_out(2) <= \<const0>\;
  sdm1testdata_out(1) <= \<const0>\;
  sdm1testdata_out(0) <= \<const0>\;
  tcongpo_out(9) <= \<const0>\;
  tcongpo_out(8) <= \<const0>\;
  tcongpo_out(7) <= \<const0>\;
  tcongpo_out(6) <= \<const0>\;
  tcongpo_out(5) <= \<const0>\;
  tcongpo_out(4) <= \<const0>\;
  tcongpo_out(3) <= \<const0>\;
  tcongpo_out(2) <= \<const0>\;
  tcongpo_out(1) <= \<const0>\;
  tcongpo_out(0) <= \<const0>\;
  tconrsvdout0_out(0) <= \<const0>\;
  txbufstatus_out(1) <= \^txbufstatus_out\(1);
  txbufstatus_out(0) <= \<const0>\;
  txcomfinish_out(0) <= \<const0>\;
  txdccdone_out(0) <= \<const0>\;
  txdlysresetdone_out(0) <= \<const0>\;
  txoutclkfabric_out(0) <= \<const0>\;
  txoutclkpcs_out(0) <= \<const0>\;
  txphaligndone_out(0) <= \<const0>\;
  txphinitdone_out(0) <= \<const0>\;
  txpmaresetdone_out(0) <= \<const0>\;
  txprgdivresetdone_out(0) <= \<const0>\;
  txqpisenn_out(0) <= \<const0>\;
  txqpisenp_out(0) <= \<const0>\;
  txratedone_out(0) <= \<const0>\;
  txresetdone_out(0) <= \<const0>\;
  txsyncdone_out(0) <= \<const0>\;
  txsyncout_out(0) <= \<const0>\;
  ubdaddr_out(0) <= \<const0>\;
  ubden_out(0) <= \<const0>\;
  ubdi_out(0) <= \<const0>\;
  ubdwe_out(0) <= \<const0>\;
  ubmdmtdo_out(0) <= \<const0>\;
  ubrsvdout_out(0) <= \<const0>\;
  ubtxuart_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst\: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4
     port map (
      drpclk_in(0) => drpclk_in(0),
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtpowergood_out(0) => gtpowergood_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      rxbufstatus_out(0) => \^rxbufstatus_out\(2),
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxctrl0_out(1 downto 0) => \^rxctrl0_out\(1 downto 0),
      rxctrl1_out(1 downto 0) => \^rxctrl1_out\(1 downto 0),
      rxctrl2_out(1 downto 0) => \^rxctrl2_out\(1 downto 0),
      rxctrl3_out(1 downto 0) => \^rxctrl3_out\(1 downto 0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxpd_in(0) => rxpd_in(1),
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(0) => \^txbufstatus_out\(1),
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txelecidle_in(0) => txelecidle_in(0),
      txoutclk_out(0) => txoutclk_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt,mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top,Vivado 2020.2";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt is
  signal \<const0>\ : STD_LOGIC;
  signal \^rxbufstatus_out\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^rxctrl0_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl1_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl2_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl3_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^txbufstatus_out\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_inst_bufgtce_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtcemask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_bufgtdiv_out_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_bufgtreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtrstmask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_cpllfbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_cplllock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_cpllrefclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dmonitoroutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_drpdo_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_drprdy_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_drprdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_eyescandataerror_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtrefclkmonitor_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierategen3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierateidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierateqpllpd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pcierateqpllreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pciesynctxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieusergen3rdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieuserphystatusrst_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieuserratestart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcsrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_phystatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pinrsrvdas_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_pmarsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_pmarsvdout1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_powerpresent_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qplldmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_qplldmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_refclkoutmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_refclkoutmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_resetexception_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxbyterealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcdrlock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcdrphdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanbondseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanrealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchbondo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_rxckcaldone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcominitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcommadet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcomsasdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcomwakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxctrl0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_inst_rxctrl1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_inst_rxctrl2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_inst_rxctrl3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_inst_rxdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_inst_rxdataextendrsvd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxdatavalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxelecidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxheader_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_rxheadervalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxlfpstresetdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxosintdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstrobedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstrobestarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxphalignerr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprbserr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprbslocked_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclk1_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk1sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclkout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxsliderdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslipdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslipoutclkrdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslippmardy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxstartofseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxvalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_sdm0finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm0testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_sdm1finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm1testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_tcongpo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_inst_tconrsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txcomfinish_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txdccdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txphinitdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdaddr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubden_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdi_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdwe_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubmdmtdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubtxuart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of inst : label is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of inst : label is "2500.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of inst : label is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of inst : label is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of inst : label is "31.250000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of inst : label is 57;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of inst : label is 2;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of inst : label is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of inst : label is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of inst : label is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of inst : label is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of inst : label is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of inst : label is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of inst : label is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of inst : label is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of inst : label is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of inst : label is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of inst : label is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of inst : label is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of inst : label is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of inst : label is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of inst : label is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of inst : label is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of inst : label is 1;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of inst : label is "8'b00010001";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of inst : label is 2;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of inst : label is 2;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of inst : label is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of inst : label is "80'b00000000000000000000001011010100101111000000000000000000000000010100000010111100";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of inst : label is 1;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of inst : label is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of inst : label is 1;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of inst : label is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of inst : label is 1;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of inst : label is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of inst : label is 20;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of inst : label is "1.250000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of inst : label is 110;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of inst : label is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of inst : label is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of inst : label is 2;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of inst : label is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of inst : label is 16;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of inst : label is "62.500000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of inst : label is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of inst : label is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of inst : label is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of inst : label is 1;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of inst : label is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of inst : label is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of inst : label is 1;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of inst : label is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of inst : label is "125.000000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of inst : label is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of inst : label is 1;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of inst : label is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of inst : label is 20;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of inst : label is "1.250000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of inst : label is 110;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of inst : label is 2;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of inst : label is 4;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of inst : label is 2;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of inst : label is 16;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of inst : label is "62.500000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of inst : label is 1;
begin
  cplllock_out(0) <= \<const0>\;
  dmonitorout_out(15) <= \<const0>\;
  dmonitorout_out(14) <= \<const0>\;
  dmonitorout_out(13) <= \<const0>\;
  dmonitorout_out(12) <= \<const0>\;
  dmonitorout_out(11) <= \<const0>\;
  dmonitorout_out(10) <= \<const0>\;
  dmonitorout_out(9) <= \<const0>\;
  dmonitorout_out(8) <= \<const0>\;
  dmonitorout_out(7) <= \<const0>\;
  dmonitorout_out(6) <= \<const0>\;
  dmonitorout_out(5) <= \<const0>\;
  dmonitorout_out(4) <= \<const0>\;
  dmonitorout_out(3) <= \<const0>\;
  dmonitorout_out(2) <= \<const0>\;
  dmonitorout_out(1) <= \<const0>\;
  dmonitorout_out(0) <= \<const0>\;
  drpdo_out(15) <= \<const0>\;
  drpdo_out(14) <= \<const0>\;
  drpdo_out(13) <= \<const0>\;
  drpdo_out(12) <= \<const0>\;
  drpdo_out(11) <= \<const0>\;
  drpdo_out(10) <= \<const0>\;
  drpdo_out(9) <= \<const0>\;
  drpdo_out(8) <= \<const0>\;
  drpdo_out(7) <= \<const0>\;
  drpdo_out(6) <= \<const0>\;
  drpdo_out(5) <= \<const0>\;
  drpdo_out(4) <= \<const0>\;
  drpdo_out(3) <= \<const0>\;
  drpdo_out(2) <= \<const0>\;
  drpdo_out(1) <= \<const0>\;
  drpdo_out(0) <= \<const0>\;
  drprdy_out(0) <= \<const0>\;
  eyescandataerror_out(0) <= \<const0>\;
  gtwiz_reset_rx_cdr_stable_out(0) <= \<const0>\;
  rxbufstatus_out(2) <= \^rxbufstatus_out\(2);
  rxbufstatus_out(1) <= \<const0>\;
  rxbufstatus_out(0) <= \<const0>\;
  rxbyteisaligned_out(0) <= \<const0>\;
  rxbyterealign_out(0) <= \<const0>\;
  rxcommadet_out(0) <= \<const0>\;
  rxctrl0_out(15) <= \<const0>\;
  rxctrl0_out(14) <= \<const0>\;
  rxctrl0_out(13) <= \<const0>\;
  rxctrl0_out(12) <= \<const0>\;
  rxctrl0_out(11) <= \<const0>\;
  rxctrl0_out(10) <= \<const0>\;
  rxctrl0_out(9) <= \<const0>\;
  rxctrl0_out(8) <= \<const0>\;
  rxctrl0_out(7) <= \<const0>\;
  rxctrl0_out(6) <= \<const0>\;
  rxctrl0_out(5) <= \<const0>\;
  rxctrl0_out(4) <= \<const0>\;
  rxctrl0_out(3) <= \<const0>\;
  rxctrl0_out(2) <= \<const0>\;
  rxctrl0_out(1 downto 0) <= \^rxctrl0_out\(1 downto 0);
  rxctrl1_out(15) <= \<const0>\;
  rxctrl1_out(14) <= \<const0>\;
  rxctrl1_out(13) <= \<const0>\;
  rxctrl1_out(12) <= \<const0>\;
  rxctrl1_out(11) <= \<const0>\;
  rxctrl1_out(10) <= \<const0>\;
  rxctrl1_out(9) <= \<const0>\;
  rxctrl1_out(8) <= \<const0>\;
  rxctrl1_out(7) <= \<const0>\;
  rxctrl1_out(6) <= \<const0>\;
  rxctrl1_out(5) <= \<const0>\;
  rxctrl1_out(4) <= \<const0>\;
  rxctrl1_out(3) <= \<const0>\;
  rxctrl1_out(2) <= \<const0>\;
  rxctrl1_out(1 downto 0) <= \^rxctrl1_out\(1 downto 0);
  rxctrl2_out(7) <= \<const0>\;
  rxctrl2_out(6) <= \<const0>\;
  rxctrl2_out(5) <= \<const0>\;
  rxctrl2_out(4) <= \<const0>\;
  rxctrl2_out(3) <= \<const0>\;
  rxctrl2_out(2) <= \<const0>\;
  rxctrl2_out(1 downto 0) <= \^rxctrl2_out\(1 downto 0);
  rxctrl3_out(7) <= \<const0>\;
  rxctrl3_out(6) <= \<const0>\;
  rxctrl3_out(5) <= \<const0>\;
  rxctrl3_out(4) <= \<const0>\;
  rxctrl3_out(3) <= \<const0>\;
  rxctrl3_out(2) <= \<const0>\;
  rxctrl3_out(1 downto 0) <= \^rxctrl3_out\(1 downto 0);
  rxpmaresetdone_out(0) <= \<const0>\;
  rxprbserr_out(0) <= \<const0>\;
  rxresetdone_out(0) <= \<const0>\;
  txbufstatus_out(1) <= \^txbufstatus_out\(1);
  txbufstatus_out(0) <= \<const0>\;
  txpmaresetdone_out(0) <= \<const0>\;
  txprgdivresetdone_out(0) <= \<const0>\;
  txresetdone_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top
     port map (
      bgbypassb_in(0) => '1',
      bgmonitorenb_in(0) => '1',
      bgpdb_in(0) => '1',
      bgrcalovrd_in(4 downto 0) => B"11111",
      bgrcalovrdenb_in(0) => '1',
      bufgtce_out(0) => NLW_inst_bufgtce_out_UNCONNECTED(0),
      bufgtcemask_out(2 downto 0) => NLW_inst_bufgtcemask_out_UNCONNECTED(2 downto 0),
      bufgtdiv_out(8 downto 0) => NLW_inst_bufgtdiv_out_UNCONNECTED(8 downto 0),
      bufgtreset_out(0) => NLW_inst_bufgtreset_out_UNCONNECTED(0),
      bufgtrstmask_out(2 downto 0) => NLW_inst_bufgtrstmask_out_UNCONNECTED(2 downto 0),
      cdrstepdir_in(0) => '0',
      cdrstepsq_in(0) => '0',
      cdrstepsx_in(0) => '0',
      cfgreset_in(0) => '0',
      clkrsvd0_in(0) => '0',
      clkrsvd1_in(0) => '0',
      cpllfbclklost_out(0) => NLW_inst_cpllfbclklost_out_UNCONNECTED(0),
      cpllfreqlock_in(0) => '0',
      cplllock_out(0) => NLW_inst_cplllock_out_UNCONNECTED(0),
      cplllockdetclk_in(0) => '0',
      cplllocken_in(0) => '1',
      cpllpd_in(0) => '0',
      cpllrefclklost_out(0) => NLW_inst_cpllrefclklost_out_UNCONNECTED(0),
      cpllrefclksel_in(2 downto 0) => B"001",
      cpllreset_in(0) => '0',
      dmonfiforeset_in(0) => '0',
      dmonitorclk_in(0) => '0',
      dmonitorout_out(15 downto 0) => NLW_inst_dmonitorout_out_UNCONNECTED(15 downto 0),
      dmonitoroutclk_out(0) => NLW_inst_dmonitoroutclk_out_UNCONNECTED(0),
      drpaddr_common_in(15 downto 0) => B"0000000000000000",
      drpaddr_in(9 downto 0) => B"0000000000",
      drpclk_common_in(0) => '0',
      drpclk_in(0) => drpclk_in(0),
      drpdi_common_in(15 downto 0) => B"0000000000000000",
      drpdi_in(15 downto 0) => B"0000000000000000",
      drpdo_common_out(15 downto 0) => NLW_inst_drpdo_common_out_UNCONNECTED(15 downto 0),
      drpdo_out(15 downto 0) => NLW_inst_drpdo_out_UNCONNECTED(15 downto 0),
      drpen_common_in(0) => '0',
      drpen_in(0) => '0',
      drprdy_common_out(0) => NLW_inst_drprdy_common_out_UNCONNECTED(0),
      drprdy_out(0) => NLW_inst_drprdy_out_UNCONNECTED(0),
      drprst_in(0) => '0',
      drpwe_common_in(0) => '0',
      drpwe_in(0) => '0',
      elpcaldvorwren_in(0) => '0',
      elpcalpaorwren_in(0) => '0',
      evoddphicaldone_in(0) => '0',
      evoddphicalstart_in(0) => '0',
      evoddphidrden_in(0) => '0',
      evoddphidwren_in(0) => '0',
      evoddphixrden_in(0) => '0',
      evoddphixwren_in(0) => '0',
      eyescandataerror_out(0) => NLW_inst_eyescandataerror_out_UNCONNECTED(0),
      eyescanmode_in(0) => '0',
      eyescanreset_in(0) => '0',
      eyescantrigger_in(0) => '0',
      freqos_in(0) => '0',
      gtgrefclk0_in(0) => '0',
      gtgrefclk1_in(0) => '0',
      gtgrefclk_in(0) => '0',
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtnorthrefclk00_in(0) => '0',
      gtnorthrefclk01_in(0) => '0',
      gtnorthrefclk0_in(0) => '0',
      gtnorthrefclk10_in(0) => '0',
      gtnorthrefclk11_in(0) => '0',
      gtnorthrefclk1_in(0) => '0',
      gtpowergood_out(0) => gtpowergood_out(0),
      gtrefclk00_in(0) => '0',
      gtrefclk01_in(0) => '0',
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtrefclk10_in(0) => '0',
      gtrefclk11_in(0) => '0',
      gtrefclk1_in(0) => '0',
      gtrefclkmonitor_out(0) => NLW_inst_gtrefclkmonitor_out_UNCONNECTED(0),
      gtresetsel_in(0) => '0',
      gtrsvd_in(15 downto 0) => B"0000000000000000",
      gtrxreset_in(0) => '0',
      gtrxresetsel_in(0) => '0',
      gtsouthrefclk00_in(0) => '0',
      gtsouthrefclk01_in(0) => '0',
      gtsouthrefclk0_in(0) => '0',
      gtsouthrefclk10_in(0) => '0',
      gtsouthrefclk11_in(0) => '0',
      gtsouthrefclk1_in(0) => '0',
      gttxreset_in(0) => '0',
      gttxresetsel_in(0) => '0',
      gtwiz_buffbypass_rx_done_out(0) => NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_error_out(0) => NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_reset_in(0) => '0',
      gtwiz_buffbypass_rx_start_user_in(0) => '0',
      gtwiz_buffbypass_tx_done_out(0) => NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_error_out(0) => NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_reset_in(0) => '0',
      gtwiz_buffbypass_tx_start_user_in(0) => '0',
      gtwiz_gthe3_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gthe3_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe3_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe4_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gthe4_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe4_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_gtye4_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gtye4_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gtye4_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_clk_freerun_in(0) => '0',
      gtwiz_reset_qpll0lock_in(0) => '0',
      gtwiz_reset_qpll0reset_out(0) => NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED(0),
      gtwiz_reset_qpll1lock_in(0) => '0',
      gtwiz_reset_qpll1reset_out(0) => NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED(0),
      gtwiz_reset_rx_cdr_stable_out(0) => NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_in(0) => '0',
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => '0',
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_in(0) => '0',
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => '0',
      gtwiz_userclk_rx_active_out(0) => NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED(0),
      gtwiz_userclk_rx_reset_in(0) => '0',
      gtwiz_userclk_rx_srcclk_out(0) => NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_active_in(0) => '1',
      gtwiz_userclk_tx_active_out(0) => NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED(0),
      gtwiz_userclk_tx_reset_in(0) => '0',
      gtwiz_userclk_tx_srcclk_out(0) => NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED(0),
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      gtyrxn_in(0) => '0',
      gtyrxp_in(0) => '0',
      gtytxn_out(0) => NLW_inst_gtytxn_out_UNCONNECTED(0),
      gtytxp_out(0) => NLW_inst_gtytxp_out_UNCONNECTED(0),
      incpctrl_in(0) => '0',
      loopback_in(2 downto 0) => B"000",
      looprsvd_in(0) => '0',
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lpbkrxtxseren_in(0) => '0',
      lpbktxrxseren_in(0) => '0',
      pcieeqrxeqadaptdone_in(0) => '0',
      pcierategen3_out(0) => NLW_inst_pcierategen3_out_UNCONNECTED(0),
      pcierateidle_out(0) => NLW_inst_pcierateidle_out_UNCONNECTED(0),
      pcierateqpll0_in(2 downto 0) => B"000",
      pcierateqpll1_in(2 downto 0) => B"000",
      pcierateqpllpd_out(1 downto 0) => NLW_inst_pcierateqpllpd_out_UNCONNECTED(1 downto 0),
      pcierateqpllreset_out(1 downto 0) => NLW_inst_pcierateqpllreset_out_UNCONNECTED(1 downto 0),
      pcierstidle_in(0) => '0',
      pciersttxsyncstart_in(0) => '0',
      pciesynctxsyncdone_out(0) => NLW_inst_pciesynctxsyncdone_out_UNCONNECTED(0),
      pcieusergen3rdy_out(0) => NLW_inst_pcieusergen3rdy_out_UNCONNECTED(0),
      pcieuserphystatusrst_out(0) => NLW_inst_pcieuserphystatusrst_out_UNCONNECTED(0),
      pcieuserratedone_in(0) => '0',
      pcieuserratestart_out(0) => NLW_inst_pcieuserratestart_out_UNCONNECTED(0),
      pcsrsvdin2_in(0) => '0',
      pcsrsvdin_in(15 downto 0) => B"0000000000000000",
      pcsrsvdout_out(15 downto 0) => NLW_inst_pcsrsvdout_out_UNCONNECTED(15 downto 0),
      phystatus_out(0) => NLW_inst_phystatus_out_UNCONNECTED(0),
      pinrsrvdas_out(15 downto 0) => NLW_inst_pinrsrvdas_out_UNCONNECTED(15 downto 0),
      pmarsvd0_in(7 downto 0) => B"00000000",
      pmarsvd1_in(7 downto 0) => B"00000000",
      pmarsvdin_in(0) => '0',
      pmarsvdout0_out(7 downto 0) => NLW_inst_pmarsvdout0_out_UNCONNECTED(7 downto 0),
      pmarsvdout1_out(7 downto 0) => NLW_inst_pmarsvdout1_out_UNCONNECTED(7 downto 0),
      powerpresent_out(0) => NLW_inst_powerpresent_out_UNCONNECTED(0),
      qpll0clk_in(0) => '0',
      qpll0clkrsvd0_in(0) => '0',
      qpll0clkrsvd1_in(0) => '0',
      qpll0fbclklost_out(0) => NLW_inst_qpll0fbclklost_out_UNCONNECTED(0),
      qpll0fbdiv_in(7 downto 0) => B"00000000",
      qpll0freqlock_in(0) => '0',
      qpll0lock_out(0) => NLW_inst_qpll0lock_out_UNCONNECTED(0),
      qpll0lockdetclk_in(0) => '0',
      qpll0locken_in(0) => '0',
      qpll0outclk_out(0) => NLW_inst_qpll0outclk_out_UNCONNECTED(0),
      qpll0outrefclk_out(0) => NLW_inst_qpll0outrefclk_out_UNCONNECTED(0),
      qpll0pd_in(0) => '1',
      qpll0refclk_in(0) => '0',
      qpll0refclklost_out(0) => NLW_inst_qpll0refclklost_out_UNCONNECTED(0),
      qpll0refclksel_in(2 downto 0) => B"001",
      qpll0reset_in(0) => '1',
      qpll1clk_in(0) => '0',
      qpll1clkrsvd0_in(0) => '0',
      qpll1clkrsvd1_in(0) => '0',
      qpll1fbclklost_out(0) => NLW_inst_qpll1fbclklost_out_UNCONNECTED(0),
      qpll1fbdiv_in(7 downto 0) => B"00000000",
      qpll1freqlock_in(0) => '0',
      qpll1lock_out(0) => NLW_inst_qpll1lock_out_UNCONNECTED(0),
      qpll1lockdetclk_in(0) => '0',
      qpll1locken_in(0) => '0',
      qpll1outclk_out(0) => NLW_inst_qpll1outclk_out_UNCONNECTED(0),
      qpll1outrefclk_out(0) => NLW_inst_qpll1outrefclk_out_UNCONNECTED(0),
      qpll1pd_in(0) => '1',
      qpll1refclk_in(0) => '0',
      qpll1refclklost_out(0) => NLW_inst_qpll1refclklost_out_UNCONNECTED(0),
      qpll1refclksel_in(2 downto 0) => B"001",
      qpll1reset_in(0) => '1',
      qplldmonitor0_out(7 downto 0) => NLW_inst_qplldmonitor0_out_UNCONNECTED(7 downto 0),
      qplldmonitor1_out(7 downto 0) => NLW_inst_qplldmonitor1_out_UNCONNECTED(7 downto 0),
      qpllrsvd1_in(7 downto 0) => B"00000000",
      qpllrsvd2_in(4 downto 0) => B"00000",
      qpllrsvd3_in(4 downto 0) => B"00000",
      qpllrsvd4_in(7 downto 0) => B"00000000",
      rcalenb_in(0) => '1',
      refclkoutmonitor0_out(0) => NLW_inst_refclkoutmonitor0_out_UNCONNECTED(0),
      refclkoutmonitor1_out(0) => NLW_inst_refclkoutmonitor1_out_UNCONNECTED(0),
      resetexception_out(0) => NLW_inst_resetexception_out_UNCONNECTED(0),
      resetovrd_in(0) => '0',
      rstclkentx_in(0) => '0',
      rx8b10ben_in(0) => '1',
      rxafecfoken_in(0) => '1',
      rxbufreset_in(0) => '0',
      rxbufstatus_out(2) => \^rxbufstatus_out\(2),
      rxbufstatus_out(1 downto 0) => NLW_inst_rxbufstatus_out_UNCONNECTED(1 downto 0),
      rxbyteisaligned_out(0) => NLW_inst_rxbyteisaligned_out_UNCONNECTED(0),
      rxbyterealign_out(0) => NLW_inst_rxbyterealign_out_UNCONNECTED(0),
      rxcdrfreqreset_in(0) => '0',
      rxcdrhold_in(0) => '0',
      rxcdrlock_out(0) => NLW_inst_rxcdrlock_out_UNCONNECTED(0),
      rxcdrovrden_in(0) => '0',
      rxcdrphdone_out(0) => NLW_inst_rxcdrphdone_out_UNCONNECTED(0),
      rxcdrreset_in(0) => '0',
      rxcdrresetrsv_in(0) => '0',
      rxchanbondseq_out(0) => NLW_inst_rxchanbondseq_out_UNCONNECTED(0),
      rxchanisaligned_out(0) => NLW_inst_rxchanisaligned_out_UNCONNECTED(0),
      rxchanrealign_out(0) => NLW_inst_rxchanrealign_out_UNCONNECTED(0),
      rxchbonden_in(0) => '0',
      rxchbondi_in(4 downto 0) => B"00000",
      rxchbondlevel_in(2 downto 0) => B"000",
      rxchbondmaster_in(0) => '0',
      rxchbondo_out(4 downto 0) => NLW_inst_rxchbondo_out_UNCONNECTED(4 downto 0),
      rxchbondslave_in(0) => '0',
      rxckcaldone_out(0) => NLW_inst_rxckcaldone_out_UNCONNECTED(0),
      rxckcalreset_in(0) => '0',
      rxckcalstart_in(6 downto 0) => B"0000000",
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxcominitdet_out(0) => NLW_inst_rxcominitdet_out_UNCONNECTED(0),
      rxcommadet_out(0) => NLW_inst_rxcommadet_out_UNCONNECTED(0),
      rxcommadeten_in(0) => '1',
      rxcomsasdet_out(0) => NLW_inst_rxcomsasdet_out_UNCONNECTED(0),
      rxcomwakedet_out(0) => NLW_inst_rxcomwakedet_out_UNCONNECTED(0),
      rxctrl0_out(15 downto 2) => NLW_inst_rxctrl0_out_UNCONNECTED(15 downto 2),
      rxctrl0_out(1 downto 0) => \^rxctrl0_out\(1 downto 0),
      rxctrl1_out(15 downto 2) => NLW_inst_rxctrl1_out_UNCONNECTED(15 downto 2),
      rxctrl1_out(1 downto 0) => \^rxctrl1_out\(1 downto 0),
      rxctrl2_out(7 downto 2) => NLW_inst_rxctrl2_out_UNCONNECTED(7 downto 2),
      rxctrl2_out(1 downto 0) => \^rxctrl2_out\(1 downto 0),
      rxctrl3_out(7 downto 2) => NLW_inst_rxctrl3_out_UNCONNECTED(7 downto 2),
      rxctrl3_out(1 downto 0) => \^rxctrl3_out\(1 downto 0),
      rxdata_out(127 downto 0) => NLW_inst_rxdata_out_UNCONNECTED(127 downto 0),
      rxdataextendrsvd_out(7 downto 0) => NLW_inst_rxdataextendrsvd_out_UNCONNECTED(7 downto 0),
      rxdatavalid_out(1 downto 0) => NLW_inst_rxdatavalid_out_UNCONNECTED(1 downto 0),
      rxdccforcestart_in(0) => '0',
      rxdfeagcctrl_in(1 downto 0) => B"01",
      rxdfeagchold_in(0) => '0',
      rxdfeagcovrden_in(0) => '0',
      rxdfecfokfcnum_in(3 downto 0) => B"1101",
      rxdfecfokfen_in(0) => '0',
      rxdfecfokfpulse_in(0) => '0',
      rxdfecfokhold_in(0) => '0',
      rxdfecfokovren_in(0) => '0',
      rxdfekhhold_in(0) => '0',
      rxdfekhovrden_in(0) => '0',
      rxdfelfhold_in(0) => '0',
      rxdfelfovrden_in(0) => '0',
      rxdfelpmreset_in(0) => '0',
      rxdfetap10hold_in(0) => '0',
      rxdfetap10ovrden_in(0) => '0',
      rxdfetap11hold_in(0) => '0',
      rxdfetap11ovrden_in(0) => '0',
      rxdfetap12hold_in(0) => '0',
      rxdfetap12ovrden_in(0) => '0',
      rxdfetap13hold_in(0) => '0',
      rxdfetap13ovrden_in(0) => '0',
      rxdfetap14hold_in(0) => '0',
      rxdfetap14ovrden_in(0) => '0',
      rxdfetap15hold_in(0) => '0',
      rxdfetap15ovrden_in(0) => '0',
      rxdfetap2hold_in(0) => '0',
      rxdfetap2ovrden_in(0) => '0',
      rxdfetap3hold_in(0) => '0',
      rxdfetap3ovrden_in(0) => '0',
      rxdfetap4hold_in(0) => '0',
      rxdfetap4ovrden_in(0) => '0',
      rxdfetap5hold_in(0) => '0',
      rxdfetap5ovrden_in(0) => '0',
      rxdfetap6hold_in(0) => '0',
      rxdfetap6ovrden_in(0) => '0',
      rxdfetap7hold_in(0) => '0',
      rxdfetap7ovrden_in(0) => '0',
      rxdfetap8hold_in(0) => '0',
      rxdfetap8ovrden_in(0) => '0',
      rxdfetap9hold_in(0) => '0',
      rxdfetap9ovrden_in(0) => '0',
      rxdfeuthold_in(0) => '0',
      rxdfeutovrden_in(0) => '0',
      rxdfevphold_in(0) => '0',
      rxdfevpovrden_in(0) => '0',
      rxdfevsen_in(0) => '0',
      rxdfexyden_in(0) => '1',
      rxdlybypass_in(0) => '1',
      rxdlyen_in(0) => '0',
      rxdlyovrden_in(0) => '0',
      rxdlysreset_in(0) => '0',
      rxdlysresetdone_out(0) => NLW_inst_rxdlysresetdone_out_UNCONNECTED(0),
      rxelecidle_out(0) => NLW_inst_rxelecidle_out_UNCONNECTED(0),
      rxelecidlemode_in(1 downto 0) => B"11",
      rxeqtraining_in(0) => '0',
      rxgearboxslip_in(0) => '0',
      rxheader_out(5 downto 0) => NLW_inst_rxheader_out_UNCONNECTED(5 downto 0),
      rxheadervalid_out(1 downto 0) => NLW_inst_rxheadervalid_out_UNCONNECTED(1 downto 0),
      rxlatclk_in(0) => '0',
      rxlfpstresetdet_out(0) => NLW_inst_rxlfpstresetdet_out_UNCONNECTED(0),
      rxlfpsu2lpexitdet_out(0) => NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED(0),
      rxlfpsu3wakedet_out(0) => NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED(0),
      rxlpmen_in(0) => '1',
      rxlpmgchold_in(0) => '0',
      rxlpmgcovrden_in(0) => '0',
      rxlpmhfhold_in(0) => '0',
      rxlpmhfovrden_in(0) => '0',
      rxlpmlfhold_in(0) => '0',
      rxlpmlfklovrden_in(0) => '0',
      rxlpmoshold_in(0) => '0',
      rxlpmosovrden_in(0) => '0',
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxmonitorout_out(7 downto 0) => NLW_inst_rxmonitorout_out_UNCONNECTED(7 downto 0),
      rxmonitorsel_in(1 downto 0) => B"00",
      rxoobreset_in(0) => '0',
      rxoscalreset_in(0) => '0',
      rxoshold_in(0) => '0',
      rxosintcfg_in(0) => '0',
      rxosintdone_out(0) => NLW_inst_rxosintdone_out_UNCONNECTED(0),
      rxosinten_in(0) => '0',
      rxosinthold_in(0) => '0',
      rxosintovrden_in(0) => '0',
      rxosintstarted_out(0) => NLW_inst_rxosintstarted_out_UNCONNECTED(0),
      rxosintstrobe_in(0) => '0',
      rxosintstrobedone_out(0) => NLW_inst_rxosintstrobedone_out_UNCONNECTED(0),
      rxosintstrobestarted_out(0) => NLW_inst_rxosintstrobestarted_out_UNCONNECTED(0),
      rxosinttestovrden_in(0) => '0',
      rxosovrden_in(0) => '0',
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkfabric_out(0) => NLW_inst_rxoutclkfabric_out_UNCONNECTED(0),
      rxoutclkpcs_out(0) => NLW_inst_rxoutclkpcs_out_UNCONNECTED(0),
      rxoutclksel_in(2 downto 0) => B"010",
      rxpcommaalignen_in(0) => '0',
      rxpcsreset_in(0) => '0',
      rxpd_in(1) => rxpd_in(1),
      rxpd_in(0) => '0',
      rxphalign_in(0) => '0',
      rxphaligndone_out(0) => NLW_inst_rxphaligndone_out_UNCONNECTED(0),
      rxphalignen_in(0) => '0',
      rxphalignerr_out(0) => NLW_inst_rxphalignerr_out_UNCONNECTED(0),
      rxphdlypd_in(0) => '1',
      rxphdlyreset_in(0) => '0',
      rxphovrden_in(0) => '0',
      rxpllclksel_in(1 downto 0) => B"00",
      rxpmareset_in(0) => '0',
      rxpmaresetdone_out(0) => NLW_inst_rxpmaresetdone_out_UNCONNECTED(0),
      rxpolarity_in(0) => '0',
      rxprbscntreset_in(0) => '0',
      rxprbserr_out(0) => NLW_inst_rxprbserr_out_UNCONNECTED(0),
      rxprbslocked_out(0) => NLW_inst_rxprbslocked_out_UNCONNECTED(0),
      rxprbssel_in(3 downto 0) => B"0000",
      rxprgdivresetdone_out(0) => NLW_inst_rxprgdivresetdone_out_UNCONNECTED(0),
      rxprogdivreset_in(0) => '0',
      rxqpien_in(0) => '0',
      rxqpisenn_out(0) => NLW_inst_rxqpisenn_out_UNCONNECTED(0),
      rxqpisenp_out(0) => NLW_inst_rxqpisenp_out_UNCONNECTED(0),
      rxrate_in(2 downto 0) => B"000",
      rxratedone_out(0) => NLW_inst_rxratedone_out_UNCONNECTED(0),
      rxratemode_in(0) => '0',
      rxrecclk0_sel_out(0) => NLW_inst_rxrecclk0_sel_out_UNCONNECTED(0),
      rxrecclk0sel_out(1 downto 0) => NLW_inst_rxrecclk0sel_out_UNCONNECTED(1 downto 0),
      rxrecclk1_sel_out(0) => NLW_inst_rxrecclk1_sel_out_UNCONNECTED(0),
      rxrecclk1sel_out(1 downto 0) => NLW_inst_rxrecclk1sel_out_UNCONNECTED(1 downto 0),
      rxrecclkout_out(0) => NLW_inst_rxrecclkout_out_UNCONNECTED(0),
      rxresetdone_out(0) => NLW_inst_rxresetdone_out_UNCONNECTED(0),
      rxslide_in(0) => '0',
      rxsliderdy_out(0) => NLW_inst_rxsliderdy_out_UNCONNECTED(0),
      rxslipdone_out(0) => NLW_inst_rxslipdone_out_UNCONNECTED(0),
      rxslipoutclk_in(0) => '0',
      rxslipoutclkrdy_out(0) => NLW_inst_rxslipoutclkrdy_out_UNCONNECTED(0),
      rxslippma_in(0) => '0',
      rxslippmardy_out(0) => NLW_inst_rxslippmardy_out_UNCONNECTED(0),
      rxstartofseq_out(1 downto 0) => NLW_inst_rxstartofseq_out_UNCONNECTED(1 downto 0),
      rxstatus_out(2 downto 0) => NLW_inst_rxstatus_out_UNCONNECTED(2 downto 0),
      rxsyncallin_in(0) => '0',
      rxsyncdone_out(0) => NLW_inst_rxsyncdone_out_UNCONNECTED(0),
      rxsyncin_in(0) => '0',
      rxsyncmode_in(0) => '0',
      rxsyncout_out(0) => NLW_inst_rxsyncout_out_UNCONNECTED(0),
      rxsysclksel_in(1 downto 0) => B"00",
      rxtermination_in(0) => '0',
      rxuserrdy_in(0) => '1',
      rxusrclk2_in(0) => '0',
      rxusrclk_in(0) => rxusrclk_in(0),
      rxvalid_out(0) => NLW_inst_rxvalid_out_UNCONNECTED(0),
      sdm0data_in(24 downto 0) => B"0000000000000000000000000",
      sdm0finalout_out(3 downto 0) => NLW_inst_sdm0finalout_out_UNCONNECTED(3 downto 0),
      sdm0reset_in(0) => '0',
      sdm0testdata_out(14 downto 0) => NLW_inst_sdm0testdata_out_UNCONNECTED(14 downto 0),
      sdm0toggle_in(0) => '0',
      sdm0width_in(1 downto 0) => B"00",
      sdm1data_in(24 downto 0) => B"0000000000000000000000000",
      sdm1finalout_out(3 downto 0) => NLW_inst_sdm1finalout_out_UNCONNECTED(3 downto 0),
      sdm1reset_in(0) => '0',
      sdm1testdata_out(14 downto 0) => NLW_inst_sdm1testdata_out_UNCONNECTED(14 downto 0),
      sdm1toggle_in(0) => '0',
      sdm1width_in(1 downto 0) => B"00",
      sigvalidclk_in(0) => '0',
      tcongpi_in(9 downto 0) => B"0000000000",
      tcongpo_out(9 downto 0) => NLW_inst_tcongpo_out_UNCONNECTED(9 downto 0),
      tconpowerup_in(0) => '0',
      tconreset_in(1 downto 0) => B"00",
      tconrsvdin1_in(1 downto 0) => B"00",
      tconrsvdout0_out(0) => NLW_inst_tconrsvdout0_out_UNCONNECTED(0),
      tstin_in(19 downto 0) => B"00000000000000000000",
      tx8b10bbypass_in(7 downto 0) => B"00000000",
      tx8b10ben_in(0) => '1',
      txbufdiffctrl_in(0) => '0',
      txbufstatus_out(1) => \^txbufstatus_out\(1),
      txbufstatus_out(0) => NLW_inst_txbufstatus_out_UNCONNECTED(0),
      txcomfinish_out(0) => NLW_inst_txcomfinish_out_UNCONNECTED(0),
      txcominit_in(0) => '0',
      txcomsas_in(0) => '0',
      txcomwake_in(0) => '0',
      txctrl0_in(15 downto 2) => B"00000000000000",
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(15 downto 2) => B"00000000000000",
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(7 downto 2) => B"000000",
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txdata_in(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      txdataextendrsvd_in(7 downto 0) => B"00000000",
      txdccdone_out(0) => NLW_inst_txdccdone_out_UNCONNECTED(0),
      txdccforcestart_in(0) => '0',
      txdccreset_in(0) => '0',
      txdeemph_in(1 downto 0) => B"00",
      txdetectrx_in(0) => '0',
      txdiffctrl_in(4 downto 0) => B"11000",
      txdiffpd_in(0) => '0',
      txdlybypass_in(0) => '1',
      txdlyen_in(0) => '0',
      txdlyhold_in(0) => '0',
      txdlyovrden_in(0) => '0',
      txdlysreset_in(0) => '0',
      txdlysresetdone_out(0) => NLW_inst_txdlysresetdone_out_UNCONNECTED(0),
      txdlyupdown_in(0) => '0',
      txelecidle_in(0) => txelecidle_in(0),
      txelforcestart_in(0) => '0',
      txheader_in(5 downto 0) => B"000000",
      txinhibit_in(0) => '0',
      txlatclk_in(0) => '0',
      txlfpstreset_in(0) => '0',
      txlfpsu2lpexit_in(0) => '0',
      txlfpsu3wake_in(0) => '0',
      txmaincursor_in(6 downto 0) => B"0000000",
      txmargin_in(2 downto 0) => B"000",
      txmuxdcdexhold_in(0) => '0',
      txmuxdcdorwren_in(0) => '0',
      txoneszeros_in(0) => '0',
      txoutclk_out(0) => txoutclk_out(0),
      txoutclkfabric_out(0) => NLW_inst_txoutclkfabric_out_UNCONNECTED(0),
      txoutclkpcs_out(0) => NLW_inst_txoutclkpcs_out_UNCONNECTED(0),
      txoutclksel_in(2 downto 0) => B"101",
      txpcsreset_in(0) => '0',
      txpd_in(1 downto 0) => B"00",
      txpdelecidlemode_in(0) => '0',
      txphalign_in(0) => '0',
      txphaligndone_out(0) => NLW_inst_txphaligndone_out_UNCONNECTED(0),
      txphalignen_in(0) => '0',
      txphdlypd_in(0) => '1',
      txphdlyreset_in(0) => '0',
      txphdlytstclk_in(0) => '0',
      txphinit_in(0) => '0',
      txphinitdone_out(0) => NLW_inst_txphinitdone_out_UNCONNECTED(0),
      txphovrden_in(0) => '0',
      txpippmen_in(0) => '0',
      txpippmovrden_in(0) => '0',
      txpippmpd_in(0) => '0',
      txpippmsel_in(0) => '0',
      txpippmstepsize_in(4 downto 0) => B"00000",
      txpisopd_in(0) => '0',
      txpllclksel_in(1 downto 0) => B"00",
      txpmareset_in(0) => '0',
      txpmaresetdone_out(0) => NLW_inst_txpmaresetdone_out_UNCONNECTED(0),
      txpolarity_in(0) => '0',
      txpostcursor_in(4 downto 0) => B"00000",
      txpostcursorinv_in(0) => '0',
      txprbsforceerr_in(0) => '0',
      txprbssel_in(3 downto 0) => B"0000",
      txprecursor_in(4 downto 0) => B"00000",
      txprecursorinv_in(0) => '0',
      txprgdivresetdone_out(0) => NLW_inst_txprgdivresetdone_out_UNCONNECTED(0),
      txprogdivreset_in(0) => '0',
      txqpibiasen_in(0) => '0',
      txqpisenn_out(0) => NLW_inst_txqpisenn_out_UNCONNECTED(0),
      txqpisenp_out(0) => NLW_inst_txqpisenp_out_UNCONNECTED(0),
      txqpistrongpdown_in(0) => '0',
      txqpiweakpup_in(0) => '0',
      txrate_in(2 downto 0) => B"000",
      txratedone_out(0) => NLW_inst_txratedone_out_UNCONNECTED(0),
      txratemode_in(0) => '0',
      txresetdone_out(0) => NLW_inst_txresetdone_out_UNCONNECTED(0),
      txsequence_in(6 downto 0) => B"0000000",
      txswing_in(0) => '0',
      txsyncallin_in(0) => '0',
      txsyncdone_out(0) => NLW_inst_txsyncdone_out_UNCONNECTED(0),
      txsyncin_in(0) => '0',
      txsyncmode_in(0) => '0',
      txsyncout_out(0) => NLW_inst_txsyncout_out_UNCONNECTED(0),
      txsysclksel_in(1 downto 0) => B"00",
      txuserrdy_in(0) => '1',
      txusrclk2_in(0) => '0',
      txusrclk_in(0) => '0',
      ubcfgstreamen_in(0) => '0',
      ubdaddr_out(0) => NLW_inst_ubdaddr_out_UNCONNECTED(0),
      ubden_out(0) => NLW_inst_ubden_out_UNCONNECTED(0),
      ubdi_out(0) => NLW_inst_ubdi_out_UNCONNECTED(0),
      ubdo_in(0) => '0',
      ubdrdy_in(0) => '0',
      ubdwe_out(0) => NLW_inst_ubdwe_out_UNCONNECTED(0),
      ubenable_in(0) => '0',
      ubgpi_in(0) => '0',
      ubintr_in(0) => '0',
      ubiolmbrst_in(0) => '0',
      ubmbrst_in(0) => '0',
      ubmdmcapture_in(0) => '0',
      ubmdmdbgrst_in(0) => '0',
      ubmdmdbgupdate_in(0) => '0',
      ubmdmregen_in(0) => '0',
      ubmdmshift_in(0) => '0',
      ubmdmsysrst_in(0) => '0',
      ubmdmtck_in(0) => '0',
      ubmdmtdi_in(0) => '0',
      ubmdmtdo_out(0) => NLW_inst_ubmdmtdo_out_UNCONNECTED(0),
      ubrsvdout_out(0) => NLW_inst_ubrsvdout_out_UNCONNECTED(0),
      ubtxuart_out(0) => NLW_inst_ubtxuart_out_UNCONNECTED(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_transceiver is
  port (
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchariscomma : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcharisk : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdisperr : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxnotintable : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbuferr : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rxdata_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    data_in : out STD_LOGIC;
    pma_reset_out : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gtrefclk_out : in STD_LOGIC;
    CLK : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC;
    powerdown : in STD_LOGIC;
    reset_sync5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    txchardispmode_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcharisk_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enablealign : in STD_LOGIC;
    \txdata_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_transceiver : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_transceiver";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_transceiver;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_transceiver is
  signal encommaalign_int : STD_LOGIC;
  signal gtwiz_reset_rx_done_out : STD_LOGIC;
  signal gtwiz_reset_rx_done_out_int : STD_LOGIC;
  signal gtwiz_reset_rx_done_out_int_reg : STD_LOGIC;
  signal gtwiz_reset_rx_done_out_int_reg0 : STD_LOGIC;
  signal gtwiz_reset_tx_done_out : STD_LOGIC;
  signal gtwiz_reset_tx_done_out_int_reg : STD_LOGIC;
  signal gtwiz_reset_tx_done_out_int_reg0 : STD_LOGIC;
  signal mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_117 : STD_LOGIC;
  signal mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_57 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal rxchariscomma_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxchariscomma_i_1_n_0 : STD_LOGIC;
  signal \rxchariscomma_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxcharisk_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxcharisk_i_1_n_0 : STD_LOGIC;
  signal \rxcharisk_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxclkcorcnt_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxclkcorcnt_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxclkcorcnt_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl0_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl1_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl2_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl3_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rxdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[7]_i_1_n_0\ : STD_LOGIC;
  signal rxdata_double : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdata_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdata_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdisperr_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdisperr_i_1_n_0 : STD_LOGIC;
  signal \rxdisperr_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxnotintable_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxnotintable_i_1_n_0 : STD_LOGIC;
  signal \rxnotintable_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxpowerdown : STD_LOGIC;
  signal rxpowerdown_double : STD_LOGIC;
  signal \rxpowerdown_reg__0\ : STD_LOGIC;
  signal toggle : STD_LOGIC;
  signal toggle_i_1_n_0 : STD_LOGIC;
  signal txbufstatus_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal txchardispmode_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_reg : STD_LOGIC;
  signal txchardispval_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_reg : STD_LOGIC;
  signal txcharisk_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_reg : STD_LOGIC;
  signal txdata_double : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal txpowerdown : STD_LOGIC;
  signal txpowerdown_double : STD_LOGIC;
  signal \txpowerdown_reg__0\ : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_cplllock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_drprdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_eyescandataerror_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbyterealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxcommadet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxprbserr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i : label is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt,mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top,{}";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i : label is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top,Vivado 2020.2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rxchariscomma_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of rxcharisk_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \rxdata[0]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \rxdata[1]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \rxdata[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rxdata[3]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rxdata[4]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \rxdata[5]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \rxdata[6]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \rxdata[7]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of rxdisperr_i_1 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of rxnotintable_i_1 : label is "soft_lutpair113";
begin
SYNC_ASYNC_RESET_GT_RX: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync
     port map (
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out,
      reset_out => gtwiz_reset_rx_done_out_int,
      rxuserclk2 => rxuserclk2
    );
SYNC_ASYNC_RESET_RX: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_0
     port map (
      SR(0) => SR(0),
      gtwiz_reset_rx_done_out_int_reg0 => gtwiz_reset_rx_done_out_int_reg0,
      reset_out => gtwiz_reset_rx_done_out_int,
      rxuserclk2 => rxuserclk2
    );
SYNC_ASYNC_RESET_TX: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_1
     port map (
      CLK => CLK,
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out,
      gtwiz_reset_tx_done_out_int_reg0 => gtwiz_reset_tx_done_out_int_reg0,
      reset_sync5_0(0) => reset_sync5(0)
    );
data_sync1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gtwiz_reset_tx_done_out,
      I1 => gtwiz_reset_rx_done_out,
      O => data_in
    );
gtwiz_reset_rx_done_out_int_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => gtwiz_reset_rx_done_out_int_reg0,
      Q => gtwiz_reset_rx_done_out_int_reg,
      R => '0'
    );
gtwiz_reset_tx_done_out_int_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_reset_tx_done_out_int_reg0,
      Q => gtwiz_reset_tx_done_out_int_reg,
      R => '0'
    );
mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt
     port map (
      cplllock_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_cplllock_out_UNCONNECTED(0),
      cpllrefclksel_in(2 downto 0) => B"001",
      dmonitorout_out(15 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_dmonitorout_out_UNCONNECTED(15 downto 0),
      drpaddr_in(9 downto 0) => B"0000000000",
      drpclk_in(0) => independent_clock_bufg,
      drpdi_in(15 downto 0) => B"0000000000000000",
      drpdo_out(15 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_drpdo_out_UNCONNECTED(15 downto 0),
      drpen_in(0) => '0',
      drprdy_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_drprdy_out_UNCONNECTED(0),
      drpwe_in(0) => '0',
      eyescandataerror_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_eyescandataerror_out_UNCONNECTED(0),
      eyescanreset_in(0) => '0',
      eyescantrigger_in(0) => '0',
      gthrxn_in(0) => rxn,
      gthrxp_in(0) => rxp,
      gthtxn_out(0) => txn,
      gthtxp_out(0) => txp,
      gtpowergood_out(0) => gtpowergood,
      gtrefclk0_in(0) => gtrefclk_out,
      gtrefclk1_in(0) => '0',
      gtwiz_reset_all_in(0) => pma_reset_out,
      gtwiz_reset_clk_freerun_in(0) => '0',
      gtwiz_reset_rx_cdr_stable_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_done_out_int_reg,
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out,
      gtwiz_reset_rx_pll_and_datapath_in(0) => '0',
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_done_out_int_reg,
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out,
      gtwiz_reset_tx_pll_and_datapath_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => '0',
      gtwiz_userclk_tx_active_in(0) => '1',
      gtwiz_userclk_tx_reset_in(0) => '0',
      gtwiz_userdata_rx_out(15 downto 0) => rxdata_int(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => txdata_int(15 downto 0),
      loopback_in(2 downto 0) => B"000",
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      pcsrsvdin_in(15 downto 0) => B"0000000000000000",
      rx8b10ben_in(0) => '1',
      rxbufreset_in(0) => '0',
      rxbufstatus_out(2) => mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_57,
      rxbufstatus_out(1 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbufstatus_out_UNCONNECTED(1 downto 0),
      rxbyteisaligned_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbyteisaligned_out_UNCONNECTED(0),
      rxbyterealign_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbyterealign_out_UNCONNECTED(0),
      rxcdrhold_in(0) => '0',
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_int(1 downto 0),
      rxcommadet_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxcommadet_out_UNCONNECTED(0),
      rxcommadeten_in(0) => '1',
      rxctrl0_out(15 downto 2) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl0_out_UNCONNECTED(15 downto 2),
      rxctrl0_out(1 downto 0) => rxctrl0_out(1 downto 0),
      rxctrl1_out(15 downto 2) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl1_out_UNCONNECTED(15 downto 2),
      rxctrl1_out(1 downto 0) => rxctrl1_out(1 downto 0),
      rxctrl2_out(7 downto 2) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl2_out_UNCONNECTED(7 downto 2),
      rxctrl2_out(1 downto 0) => rxctrl2_out(1 downto 0),
      rxctrl3_out(7 downto 2) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl3_out_UNCONNECTED(7 downto 2),
      rxctrl3_out(1 downto 0) => rxctrl3_out(1 downto 0),
      rxdfelpmreset_in(0) => '0',
      rxlpmen_in(0) => '1',
      rxmcommaalignen_in(0) => encommaalign_int,
      rxoutclk_out(0) => rxoutclk_out(0),
      rxpcommaalignen_in(0) => '0',
      rxpcsreset_in(0) => '0',
      rxpd_in(1) => rxpowerdown,
      rxpd_in(0) => '0',
      rxpmareset_in(0) => '0',
      rxpmaresetdone_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxpmaresetdone_out_UNCONNECTED(0),
      rxpolarity_in(0) => '0',
      rxprbscntreset_in(0) => '0',
      rxprbserr_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxprbserr_out_UNCONNECTED(0),
      rxprbssel_in(3 downto 0) => B"0000",
      rxrate_in(2 downto 0) => B"000",
      rxresetdone_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxresetdone_out_UNCONNECTED(0),
      rxusrclk2_in(0) => '0',
      rxusrclk_in(0) => CLK,
      tx8b10ben_in(0) => '1',
      txbufstatus_out(1) => mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_117,
      txbufstatus_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txbufstatus_out_UNCONNECTED(0),
      txctrl0_in(15 downto 2) => B"00000000000000",
      txctrl0_in(1 downto 0) => txchardispval_int(1 downto 0),
      txctrl1_in(15 downto 2) => B"00000000000000",
      txctrl1_in(1 downto 0) => txchardispmode_int(1 downto 0),
      txctrl2_in(7 downto 2) => B"000000",
      txctrl2_in(1 downto 0) => txcharisk_int(1 downto 0),
      txdiffctrl_in(4 downto 0) => B"11000",
      txelecidle_in(0) => txpowerdown,
      txinhibit_in(0) => '0',
      txoutclk_out(0) => txoutclk_out(0),
      txpcsreset_in(0) => '0',
      txpd_in(1 downto 0) => B"00",
      txpmareset_in(0) => '0',
      txpmaresetdone_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txpmaresetdone_out_UNCONNECTED(0),
      txpolarity_in(0) => '0',
      txpostcursor_in(4 downto 0) => B"00000",
      txprbsforceerr_in(0) => '0',
      txprbssel_in(3 downto 0) => B"0000",
      txprecursor_in(4 downto 0) => B"00000",
      txprgdivresetdone_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txprgdivresetdone_out_UNCONNECTED(0),
      txresetdone_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txresetdone_out_UNCONNECTED(0),
      txusrclk2_in(0) => '0',
      txusrclk_in(0) => '0'
    );
reclock_encommaalign: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_2
     port map (
      enablealign => enablealign,
      reset_out => encommaalign_int,
      userclk2 => userclk2
    );
rxbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => p_0_in,
      Q => rxbufstatus(0),
      R => '0'
    );
\rxbufstatus_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_57,
      Q => p_0_in,
      R => '0'
    );
\rxchariscomma_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxchariscomma_reg__0\(0),
      Q => rxchariscomma_double(0),
      R => SR(0)
    );
\rxchariscomma_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxchariscomma_reg__0\(1),
      Q => rxchariscomma_double(1),
      R => SR(0)
    );
rxchariscomma_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxchariscomma_double(1),
      I1 => toggle,
      I2 => rxchariscomma_double(0),
      O => rxchariscomma_i_1_n_0
    );
rxchariscomma_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxchariscomma_i_1_n_0,
      Q => rxchariscomma(0),
      R => SR(0)
    );
\rxchariscomma_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl2_out(0),
      Q => \rxchariscomma_reg__0\(0),
      R => '0'
    );
\rxchariscomma_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl2_out(1),
      Q => \rxchariscomma_reg__0\(1),
      R => '0'
    );
\rxcharisk_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxcharisk_reg__0\(0),
      Q => rxcharisk_double(0),
      R => SR(0)
    );
\rxcharisk_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxcharisk_reg__0\(1),
      Q => rxcharisk_double(1),
      R => SR(0)
    );
rxcharisk_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxcharisk_double(1),
      I1 => toggle,
      I2 => rxcharisk_double(0),
      O => rxcharisk_i_1_n_0
    );
rxcharisk_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxcharisk_i_1_n_0,
      Q => rxcharisk(0),
      R => SR(0)
    );
\rxcharisk_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl0_out(0),
      Q => \rxcharisk_reg__0\(0),
      R => '0'
    );
\rxcharisk_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl0_out(1),
      Q => \rxcharisk_reg__0\(1),
      R => '0'
    );
\rxclkcorcnt_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxclkcorcnt_reg(0),
      Q => rxclkcorcnt_double(0),
      R => SR(0)
    );
\rxclkcorcnt_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxclkcorcnt_reg(1),
      Q => rxclkcorcnt_double(1),
      R => SR(0)
    );
\rxclkcorcnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxclkcorcnt_double(0),
      Q => Q(0),
      R => SR(0)
    );
\rxclkcorcnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxclkcorcnt_double(1),
      Q => Q(1),
      R => SR(0)
    );
\rxclkcorcnt_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxclkcorcnt_int(0),
      Q => rxclkcorcnt_reg(0),
      R => '0'
    );
\rxclkcorcnt_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxclkcorcnt_int(1),
      Q => rxclkcorcnt_reg(1),
      R => '0'
    );
\rxdata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(8),
      I1 => toggle,
      I2 => rxdata_double(0),
      O => \rxdata[0]_i_1_n_0\
    );
\rxdata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(9),
      I1 => toggle,
      I2 => rxdata_double(1),
      O => \rxdata[1]_i_1_n_0\
    );
\rxdata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(10),
      I1 => toggle,
      I2 => rxdata_double(2),
      O => \rxdata[2]_i_1_n_0\
    );
\rxdata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(11),
      I1 => toggle,
      I2 => rxdata_double(3),
      O => \rxdata[3]_i_1_n_0\
    );
\rxdata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(12),
      I1 => toggle,
      I2 => rxdata_double(4),
      O => \rxdata[4]_i_1_n_0\
    );
\rxdata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(13),
      I1 => toggle,
      I2 => rxdata_double(5),
      O => \rxdata[5]_i_1_n_0\
    );
\rxdata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(14),
      I1 => toggle,
      I2 => rxdata_double(6),
      O => \rxdata[6]_i_1_n_0\
    );
\rxdata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(15),
      I1 => toggle,
      I2 => rxdata_double(7),
      O => \rxdata[7]_i_1_n_0\
    );
\rxdata_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(0),
      Q => rxdata_double(0),
      R => SR(0)
    );
\rxdata_double_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(10),
      Q => rxdata_double(10),
      R => SR(0)
    );
\rxdata_double_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(11),
      Q => rxdata_double(11),
      R => SR(0)
    );
\rxdata_double_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(12),
      Q => rxdata_double(12),
      R => SR(0)
    );
\rxdata_double_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(13),
      Q => rxdata_double(13),
      R => SR(0)
    );
\rxdata_double_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(14),
      Q => rxdata_double(14),
      R => SR(0)
    );
\rxdata_double_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(15),
      Q => rxdata_double(15),
      R => SR(0)
    );
\rxdata_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(1),
      Q => rxdata_double(1),
      R => SR(0)
    );
\rxdata_double_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(2),
      Q => rxdata_double(2),
      R => SR(0)
    );
\rxdata_double_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(3),
      Q => rxdata_double(3),
      R => SR(0)
    );
\rxdata_double_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(4),
      Q => rxdata_double(4),
      R => SR(0)
    );
\rxdata_double_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(5),
      Q => rxdata_double(5),
      R => SR(0)
    );
\rxdata_double_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(6),
      Q => rxdata_double(6),
      R => SR(0)
    );
\rxdata_double_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(7),
      Q => rxdata_double(7),
      R => SR(0)
    );
\rxdata_double_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(8),
      Q => rxdata_double(8),
      R => SR(0)
    );
\rxdata_double_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(9),
      Q => rxdata_double(9),
      R => SR(0)
    );
\rxdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[0]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(0),
      R => SR(0)
    );
\rxdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[1]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(1),
      R => SR(0)
    );
\rxdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[2]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(2),
      R => SR(0)
    );
\rxdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[3]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(3),
      R => SR(0)
    );
\rxdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[4]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(4),
      R => SR(0)
    );
\rxdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[5]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(5),
      R => SR(0)
    );
\rxdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[6]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(6),
      R => SR(0)
    );
\rxdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[7]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(7),
      R => SR(0)
    );
\rxdata_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(0),
      Q => rxdata_reg(0),
      R => '0'
    );
\rxdata_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(10),
      Q => rxdata_reg(10),
      R => '0'
    );
\rxdata_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(11),
      Q => rxdata_reg(11),
      R => '0'
    );
\rxdata_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(12),
      Q => rxdata_reg(12),
      R => '0'
    );
\rxdata_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(13),
      Q => rxdata_reg(13),
      R => '0'
    );
\rxdata_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(14),
      Q => rxdata_reg(14),
      R => '0'
    );
\rxdata_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(15),
      Q => rxdata_reg(15),
      R => '0'
    );
\rxdata_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(1),
      Q => rxdata_reg(1),
      R => '0'
    );
\rxdata_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(2),
      Q => rxdata_reg(2),
      R => '0'
    );
\rxdata_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(3),
      Q => rxdata_reg(3),
      R => '0'
    );
\rxdata_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(4),
      Q => rxdata_reg(4),
      R => '0'
    );
\rxdata_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(5),
      Q => rxdata_reg(5),
      R => '0'
    );
\rxdata_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(6),
      Q => rxdata_reg(6),
      R => '0'
    );
\rxdata_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(7),
      Q => rxdata_reg(7),
      R => '0'
    );
\rxdata_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(8),
      Q => rxdata_reg(8),
      R => '0'
    );
\rxdata_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(9),
      Q => rxdata_reg(9),
      R => '0'
    );
\rxdisperr_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxdisperr_reg__0\(0),
      Q => rxdisperr_double(0),
      R => SR(0)
    );
\rxdisperr_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxdisperr_reg__0\(1),
      Q => rxdisperr_double(1),
      R => SR(0)
    );
rxdisperr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdisperr_double(1),
      I1 => toggle,
      I2 => rxdisperr_double(0),
      O => rxdisperr_i_1_n_0
    );
rxdisperr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxdisperr_i_1_n_0,
      Q => rxdisperr(0),
      R => SR(0)
    );
\rxdisperr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl1_out(0),
      Q => \rxdisperr_reg__0\(0),
      R => '0'
    );
\rxdisperr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl1_out(1),
      Q => \rxdisperr_reg__0\(1),
      R => '0'
    );
\rxnotintable_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxnotintable_reg__0\(0),
      Q => rxnotintable_double(0),
      R => SR(0)
    );
\rxnotintable_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxnotintable_reg__0\(1),
      Q => rxnotintable_double(1),
      R => SR(0)
    );
rxnotintable_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxnotintable_double(1),
      I1 => toggle,
      I2 => rxnotintable_double(0),
      O => rxnotintable_i_1_n_0
    );
rxnotintable_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxnotintable_i_1_n_0,
      Q => rxnotintable(0),
      R => SR(0)
    );
\rxnotintable_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl3_out(0),
      Q => \rxnotintable_reg__0\(0),
      R => '0'
    );
\rxnotintable_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl3_out(1),
      Q => \rxnotintable_reg__0\(1),
      R => '0'
    );
rxpowerdown_double_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => powerdown,
      Q => rxpowerdown_double,
      R => '0'
    );
rxpowerdown_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rxpowerdown_reg__0\,
      Q => rxpowerdown,
      R => '0'
    );
rxpowerdown_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => rxpowerdown_double,
      Q => \rxpowerdown_reg__0\,
      R => SR(0)
    );
toggle_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => toggle,
      O => toggle_i_1_n_0
    );
toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => toggle_i_1_n_0,
      Q => toggle,
      R => '0'
    );
txbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txbufstatus_reg(1),
      Q => txbuferr,
      R => '0'
    );
\txbufstatus_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_117,
      Q => txbufstatus_reg(1),
      R => '0'
    );
\txchardispmode_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispmode_reg,
      Q => txchardispmode_double(0),
      R => reset_sync5(0)
    );
\txchardispmode_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispmode_reg_reg_0(0),
      Q => txchardispmode_double(1),
      R => reset_sync5(0)
    );
\txchardispmode_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txchardispmode_double(0),
      Q => txchardispmode_int(0),
      R => '0'
    );
\txchardispmode_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txchardispmode_double(1),
      Q => txchardispmode_int(1),
      R => '0'
    );
txchardispmode_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txchardispmode_reg_reg_0(0),
      Q => txchardispmode_reg,
      R => reset_sync5(0)
    );
\txchardispval_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispval_reg,
      Q => txchardispval_double(0),
      R => reset_sync5(0)
    );
\txchardispval_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => D(0),
      Q => txchardispval_double(1),
      R => reset_sync5(0)
    );
\txchardispval_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txchardispval_double(0),
      Q => txchardispval_int(0),
      R => '0'
    );
\txchardispval_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txchardispval_double(1),
      Q => txchardispval_int(1),
      R => '0'
    );
txchardispval_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => D(0),
      Q => txchardispval_reg,
      R => reset_sync5(0)
    );
\txcharisk_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg,
      Q => txcharisk_double(0),
      R => reset_sync5(0)
    );
\txcharisk_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_double(1),
      R => reset_sync5(0)
    );
\txcharisk_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcharisk_double(0),
      Q => txcharisk_int(0),
      R => '0'
    );
\txcharisk_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcharisk_double(1),
      Q => txcharisk_int(1),
      R => '0'
    );
txcharisk_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_reg,
      R => reset_sync5(0)
    );
\txdata_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(0),
      Q => txdata_double(0),
      R => reset_sync5(0)
    );
\txdata_double_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_double(10),
      R => reset_sync5(0)
    );
\txdata_double_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_double(11),
      R => reset_sync5(0)
    );
\txdata_double_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_double(12),
      R => reset_sync5(0)
    );
\txdata_double_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_double(13),
      R => reset_sync5(0)
    );
\txdata_double_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_double(14),
      R => reset_sync5(0)
    );
\txdata_double_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_double(15),
      R => reset_sync5(0)
    );
\txdata_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(1),
      Q => txdata_double(1),
      R => reset_sync5(0)
    );
\txdata_double_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(2),
      Q => txdata_double(2),
      R => reset_sync5(0)
    );
\txdata_double_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(3),
      Q => txdata_double(3),
      R => reset_sync5(0)
    );
\txdata_double_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(4),
      Q => txdata_double(4),
      R => reset_sync5(0)
    );
\txdata_double_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(5),
      Q => txdata_double(5),
      R => reset_sync5(0)
    );
\txdata_double_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(6),
      Q => txdata_double(6),
      R => reset_sync5(0)
    );
\txdata_double_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(7),
      Q => txdata_double(7),
      R => reset_sync5(0)
    );
\txdata_double_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_double(8),
      R => reset_sync5(0)
    );
\txdata_double_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_double(9),
      R => reset_sync5(0)
    );
\txdata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(0),
      Q => txdata_int(0),
      R => '0'
    );
\txdata_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(10),
      Q => txdata_int(10),
      R => '0'
    );
\txdata_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(11),
      Q => txdata_int(11),
      R => '0'
    );
\txdata_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(12),
      Q => txdata_int(12),
      R => '0'
    );
\txdata_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(13),
      Q => txdata_int(13),
      R => '0'
    );
\txdata_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(14),
      Q => txdata_int(14),
      R => '0'
    );
\txdata_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(15),
      Q => txdata_int(15),
      R => '0'
    );
\txdata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(1),
      Q => txdata_int(1),
      R => '0'
    );
\txdata_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(2),
      Q => txdata_int(2),
      R => '0'
    );
\txdata_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(3),
      Q => txdata_int(3),
      R => '0'
    );
\txdata_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(4),
      Q => txdata_int(4),
      R => '0'
    );
\txdata_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(5),
      Q => txdata_int(5),
      R => '0'
    );
\txdata_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(6),
      Q => txdata_int(6),
      R => '0'
    );
\txdata_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(7),
      Q => txdata_int(7),
      R => '0'
    );
\txdata_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(8),
      Q => txdata_int(8),
      R => '0'
    );
\txdata_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(9),
      Q => txdata_int(9),
      R => '0'
    );
\txdata_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_reg(0),
      R => reset_sync5(0)
    );
\txdata_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_reg(1),
      R => reset_sync5(0)
    );
\txdata_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_reg(2),
      R => reset_sync5(0)
    );
\txdata_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_reg(3),
      R => reset_sync5(0)
    );
\txdata_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_reg(4),
      R => reset_sync5(0)
    );
\txdata_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_reg(5),
      R => reset_sync5(0)
    );
\txdata_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_reg(6),
      R => reset_sync5(0)
    );
\txdata_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_reg(7),
      R => reset_sync5(0)
    );
txpowerdown_double_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => \txpowerdown_reg__0\,
      Q => txpowerdown_double,
      R => reset_sync5(0)
    );
txpowerdown_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => txpowerdown_double,
      Q => txpowerdown,
      R => '0'
    );
txpowerdown_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => powerdown,
      Q => \txpowerdown_reg__0\,
      R => reset_sync5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_block is
  port (
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 6 downto 0 );
    resetdone : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pma_reset_out : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 2 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gtrefclk_out : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_block : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_block";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_block;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_block is
  signal enablealign : STD_LOGIC;
  signal mgt_rx_reset : STD_LOGIC;
  signal mgt_tx_reset : STD_LOGIC;
  signal powerdown : STD_LOGIC;
  signal \^resetdone\ : STD_LOGIC;
  signal resetdone_i : STD_LOGIC;
  signal rxbufstatus : STD_LOGIC_VECTOR ( 1 to 1 );
  signal rxchariscomma : STD_LOGIC;
  signal rxcharisk : STD_LOGIC;
  signal rxclkcorcnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxdisperr : STD_LOGIC;
  signal rxnotintable : STD_LOGIC;
  signal txbuferr : STD_LOGIC;
  signal txchardispmode : STD_LOGIC;
  signal txchardispval : STD_LOGIC;
  signal txcharisk : STD_LOGIC;
  signal txdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_an_enable_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_an_interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_den_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_dwe_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_req_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_en_cdet_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_ewrap_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_loc_ref_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_mdio_out_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_mdio_tri_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_daddr_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_di_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_correction_timer_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_ns_field_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_s_field_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_speed_selection_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 7 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_tx_code_group_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute B_SHIFTER_ADDR : string;
  attribute B_SHIFTER_ADDR of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "10'b1001010000";
  attribute C_1588 : integer;
  attribute C_1588 of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is 0;
  attribute C_2_5G : string;
  attribute C_2_5G of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_COMPONENT_NAME : string;
  attribute C_COMPONENT_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0";
  attribute C_DYNAMIC_SWITCHING : string;
  attribute C_DYNAMIC_SWITCHING of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_ELABORATION_TRANSIENT_DIR : string;
  attribute C_ELABORATION_TRANSIENT_DIR of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "BlankString";
  attribute C_FAMILY : string;
  attribute C_FAMILY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "zynquplus";
  attribute C_HAS_AN : string;
  attribute C_HAS_AN of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_HAS_AXIL : string;
  attribute C_HAS_AXIL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_HAS_MDIO : string;
  attribute C_HAS_MDIO of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_HAS_TEMAC : string;
  attribute C_HAS_TEMAC of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "TRUE";
  attribute C_IS_SGMII : string;
  attribute C_IS_SGMII of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_RX_GMII_CLK : string;
  attribute C_RX_GMII_CLK of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "TXOUTCLK";
  attribute C_SGMII_FABRIC_BUFFER : string;
  attribute C_SGMII_FABRIC_BUFFER of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "TRUE";
  attribute C_SGMII_PHY_MODE : string;
  attribute C_SGMII_PHY_MODE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_USE_LVDS : string;
  attribute C_USE_LVDS of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_USE_TBI : string;
  attribute C_USE_TBI of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_USE_TRANSCEIVER : string;
  attribute C_USE_TRANSCEIVER of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "TRUE";
  attribute GT_RX_BYTE_WIDTH : integer;
  attribute GT_RX_BYTE_WIDTH of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "soft";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "true";
begin
  resetdone <= \^resetdone\;
mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gig_ethernet_pcs_pma_v16_2_1
     port map (
      an_adv_config_val => '0',
      an_adv_config_vector(15 downto 0) => B"0000000000000000",
      an_enable => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_an_enable_UNCONNECTED,
      an_interrupt => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_an_interrupt_UNCONNECTED,
      an_restart_config => '0',
      basex_or_sgmii => '0',
      configuration_valid => '0',
      configuration_vector(4) => '0',
      configuration_vector(3 downto 1) => configuration_vector(2 downto 0),
      configuration_vector(0) => '0',
      correction_timer(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      dcm_locked => '1',
      drp_daddr(9 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_daddr_UNCONNECTED(9 downto 0),
      drp_dclk => '0',
      drp_den => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_den_UNCONNECTED,
      drp_di(15 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_di_UNCONNECTED(15 downto 0),
      drp_do(15 downto 0) => B"0000000000000000",
      drp_drdy => '0',
      drp_dwe => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_dwe_UNCONNECTED,
      drp_gnt => '0',
      drp_req => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_req_UNCONNECTED,
      en_cdet => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_en_cdet_UNCONNECTED,
      enablealign => enablealign,
      ewrap => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_ewrap_UNCONNECTED,
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gtx_clk => '0',
      link_timer_basex(9 downto 0) => B"0000000000",
      link_timer_sgmii(9 downto 0) => B"0000000000",
      link_timer_value(9 downto 0) => B"0000000000",
      loc_ref => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_loc_ref_UNCONNECTED,
      mdc => '0',
      mdio_in => '0',
      mdio_out => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_mdio_out_UNCONNECTED,
      mdio_tri => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_mdio_tri_UNCONNECTED,
      mgt_rx_reset => mgt_rx_reset,
      mgt_tx_reset => mgt_tx_reset,
      phyad(4 downto 0) => B"00000",
      pma_rx_clk0 => '0',
      pma_rx_clk1 => '0',
      powerdown => powerdown,
      reset => pma_reset_out,
      reset_done => \^resetdone\,
      rx_code_group0(9 downto 0) => B"0000000000",
      rx_code_group1(9 downto 0) => B"0000000000",
      rx_gt_nominal_latency(15 downto 0) => B"0000000011011000",
      rxbufstatus(1) => rxbufstatus(1),
      rxbufstatus(0) => '0',
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      rxclkcorcnt(2) => '0',
      rxclkcorcnt(1 downto 0) => rxclkcorcnt(1 downto 0),
      rxdata(7 downto 0) => rxdata(7 downto 0),
      rxdisperr(0) => rxdisperr,
      rxnotintable(0) => rxnotintable,
      rxphy_correction_timer(63 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_correction_timer_UNCONNECTED(63 downto 0),
      rxphy_ns_field(31 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_ns_field_UNCONNECTED(31 downto 0),
      rxphy_s_field(47 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_s_field_UNCONNECTED(47 downto 0),
      rxrecclk => '0',
      rxrundisp(0) => '0',
      s_axi_aclk => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arready => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_arready_UNCONNECTED,
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awready => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => '0',
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(31 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_resetn => '0',
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wready => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_wready_UNCONNECTED,
      s_axi_wvalid => '0',
      signal_detect => signal_detect,
      speed_is_100 => '0',
      speed_is_10_100 => '0',
      speed_selection(1 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_speed_selection_UNCONNECTED(1 downto 0),
      status_vector(15 downto 7) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_status_vector_UNCONNECTED(15 downto 7),
      status_vector(6 downto 0) => status_vector(6 downto 0),
      systemtimer_ns_field(31 downto 0) => B"00000000000000000000000000000000",
      systemtimer_s_field(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      tx_code_group(9 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_tx_code_group_UNCONNECTED(9 downto 0),
      txbuferr => txbuferr,
      txchardispmode => txchardispmode,
      txchardispval => txchardispval,
      txcharisk => txcharisk,
      txdata(7 downto 0) => txdata(7 downto 0),
      userclk => '0',
      userclk2 => userclk2
    );
sync_block_reset_done: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sync_block
     port map (
      data_in => resetdone_i,
      resetdone => \^resetdone\,
      userclk2 => userclk2
    );
transceiver_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_transceiver
     port map (
      CLK => CLK,
      D(0) => txchardispval,
      Q(1 downto 0) => rxclkcorcnt(1 downto 0),
      SR(0) => mgt_rx_reset,
      data_in => resetdone_i,
      enablealign => enablealign,
      gtpowergood => gtpowergood,
      gtrefclk_out => gtrefclk_out,
      independent_clock_bufg => independent_clock_bufg,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      pma_reset_out => pma_reset_out,
      powerdown => powerdown,
      reset_sync5(0) => mgt_tx_reset,
      rxbufstatus(0) => rxbufstatus(1),
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      \rxdata_reg[7]_0\(7 downto 0) => rxdata(7 downto 0),
      rxdisperr(0) => rxdisperr,
      rxn => rxn,
      rxnotintable(0) => rxnotintable,
      rxoutclk_out(0) => rxoutclk_out(0),
      rxp => rxp,
      rxuserclk2 => rxuserclk2,
      txbuferr => txbuferr,
      txchardispmode_reg_reg_0(0) => txchardispmode,
      txcharisk_reg_reg_0(0) => txcharisk,
      \txdata_reg_reg[7]_0\(7 downto 0) => txdata(7 downto 0),
      txn => txn,
      txoutclk_out(0) => txoutclk_out(0),
      txp => txp,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support is
  port (
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    gtrefclk_out : out STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    userclk_out : out STD_LOGIC;
    userclk2_out : out STD_LOGIC;
    rxuserclk_out : out STD_LOGIC;
    rxuserclk2_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    pma_reset_out : out STD_LOGIC;
    mmcm_locked_out : out STD_LOGIC;
    resetdone : out STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    signal_detect : in STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support : entity is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support is
  signal \<const0>\ : STD_LOGIC;
  signal \^gtrefclk_out\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal \^pma_reset_out\ : STD_LOGIC;
  signal rxoutclk : STD_LOGIC;
  signal \^rxuserclk2_out\ : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal txoutclk : STD_LOGIC;
  signal \^userclk2_out\ : STD_LOGIC;
  signal \^userclk_out\ : STD_LOGIC;
begin
  gtrefclk_out <= \^gtrefclk_out\;
  mmcm_locked_out <= \<const0>\;
  pma_reset_out <= \^pma_reset_out\;
  rxuserclk2_out <= \^rxuserclk2_out\;
  rxuserclk_out <= \^rxuserclk2_out\;
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13) <= \<const0>\;
  status_vector(12) <= \<const0>\;
  status_vector(11) <= \<const0>\;
  status_vector(10) <= \<const0>\;
  status_vector(9) <= \<const0>\;
  status_vector(8) <= \<const0>\;
  status_vector(7) <= \<const0>\;
  status_vector(6 downto 0) <= \^status_vector\(6 downto 0);
  userclk2_out <= \^userclk2_out\;
  userclk_out <= \^userclk_out\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
core_clocking_i: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocking
     port map (
      gtrefclk_n => gtrefclk_n,
      gtrefclk_out => \^gtrefclk_out\,
      gtrefclk_p => gtrefclk_p,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      rxoutclk => rxoutclk,
      rxuserclk2 => \^rxuserclk2_out\,
      txoutclk => txoutclk,
      userclk => \^userclk_out\,
      userclk2 => \^userclk2_out\
    );
core_resets_i: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_resets
     port map (
      independent_clock_bufg => independent_clock_bufg,
      pma_reset_out => \^pma_reset_out\,
      reset => reset
    );
pcs_pma_block_i: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_block
     port map (
      CLK => \^userclk_out\,
      configuration_vector(2 downto 0) => configuration_vector(3 downto 1),
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gtpowergood => gtpowergood,
      gtrefclk_out => \^gtrefclk_out\,
      independent_clock_bufg => independent_clock_bufg,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      pma_reset_out => \^pma_reset_out\,
      resetdone => resetdone,
      rxn => rxn,
      rxoutclk_out(0) => rxoutclk,
      rxp => rxp,
      rxuserclk2 => \^rxuserclk2_out\,
      signal_detect => signal_detect,
      status_vector(6 downto 0) => \^status_vector\(6 downto 0),
      txn => txn,
      txoutclk_out(0) => txoutclk,
      txp => txp,
      userclk2 => \^userclk2_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0 is
  port (
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    gtrefclk_out : out STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    resetdone : out STD_LOGIC;
    userclk_out : out STD_LOGIC;
    userclk2_out : out STD_LOGIC;
    rxuserclk_out : out STD_LOGIC;
    rxuserclk2_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    pma_reset_out : out STD_LOGIC;
    mmcm_locked_out : out STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    signal_detect : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0 : entity is true;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0 : entity is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0 : entity is 0;
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_mmcm_locked_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 7 );
  attribute EXAMPLE_SIMULATION of inst : label is 0;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of inst : label is "gig_ethernet_pcs_pma_v16_2_1,Vivado 2020.2";
  attribute downgradeipidentifiedwarnings of inst : label is "yes";
begin
  mmcm_locked_out <= \<const1>\;
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13) <= \<const0>\;
  status_vector(12) <= \<const0>\;
  status_vector(11) <= \<const0>\;
  status_vector(10) <= \<const0>\;
  status_vector(9) <= \<const0>\;
  status_vector(8) <= \<const0>\;
  status_vector(7) <= \<const0>\;
  status_vector(6 downto 0) <= \^status_vector\(6 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support
     port map (
      configuration_vector(4) => '0',
      configuration_vector(3 downto 1) => configuration_vector(3 downto 1),
      configuration_vector(0) => '0',
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gtpowergood => gtpowergood,
      gtrefclk_n => gtrefclk_n,
      gtrefclk_out => gtrefclk_out,
      gtrefclk_p => gtrefclk_p,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked_out => NLW_inst_mmcm_locked_out_UNCONNECTED,
      pma_reset_out => pma_reset_out,
      reset => reset,
      resetdone => resetdone,
      rxn => rxn,
      rxp => rxp,
      rxuserclk2_out => rxuserclk2_out,
      rxuserclk_out => rxuserclk_out,
      signal_detect => signal_detect,
      status_vector(15 downto 7) => NLW_inst_status_vector_UNCONNECTED(15 downto 7),
      status_vector(6 downto 0) => \^status_vector\(6 downto 0),
      txn => txn,
      txp => txp,
      userclk2_out => userclk2_out,
      userclk_out => userclk_out
    );
end STRUCTURE;
