Warning: duplicate option '-significant_digits' overrides previous value. (CMD-018)
 
****************************************
Report : timing
        -path full
        -delay max
        -derate
        -input_pins
        -nets
        -slack_lesser_than 0.000
        -max_paths 10000
        -transition_time
        -crosstalk_delta
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 06:35:10 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n25 (net)                                     1       21.031                                              0.000      1.134 r
  U33/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U33/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n18 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.165                          0.482      2.093 f
  io_b_winc_net (net)                          19       12.449                                              0.000      2.093 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.093 f
  wptr_full/winc (net)                                  12.449                                              0.000      2.093 f
  wptr_full/U76/A1 (NAND3X0_RVT)                                   0.000     0.165     0.000                0.000      2.093 f
  wptr_full/U76/Y (NAND3X0_RVT)                                              0.087                          0.084      2.177 r
  wptr_full/n200 (net)                          2        1.104                                              0.000      2.177 r
  wptr_full/U12/A1 (NAND2X0_RVT)                                   0.000     0.087     0.000                0.000      2.177 r
  wptr_full/U12/Y (NAND2X0_RVT)                                              0.055                          0.040      2.217 f
  wptr_full/n3 (net)                            1        0.607                                              0.000      2.217 f
  wptr_full/U11/A1 (AND2X1_RVT)                                    0.000     0.055     0.000                0.000      2.217 f
  wptr_full/U11/Y (AND2X1_RVT)                                               0.043                          0.074      2.291 f
  wptr_full/n219 (net)                          3        2.345                                              0.000      2.291 f
  wptr_full/U24/S0 (MUX21X2_RVT)                                   0.000     0.043     0.000                0.000      2.291 f
  wptr_full/U24/Y (MUX21X2_RVT)                                              0.044                          0.101      2.392 f
  wptr_full/n235 (net)                          2        2.190                                              0.000      2.392 f
  wptr_full/U23/A1 (XNOR2X2_RVT)                                   0.000     0.044     0.000                0.000      2.392 f
  wptr_full/U23/Y (XNOR2X2_RVT)                                              0.032                          0.091      2.483 r
  wptr_full/n177 (net)                          1        0.537                                              0.000      2.483 r
  wptr_full/U49/A1 (AND4X1_RVT)                                    0.000     0.032     0.000                0.000      2.483 r
  wptr_full/U49/Y (AND4X1_RVT)                                               0.035                          0.073      2.555 r
  wptr_full/n214 (net)                          1        0.517                                              0.000      2.555 r
  wptr_full/U14/A2 (AND3X1_RVT)                                    0.000     0.035     0.000                0.000      2.555 r
  wptr_full/U14/Y (AND3X1_RVT)                                               0.027                          0.067      2.622 r
  wptr_full/wfull_val (net)                     1        0.512                                              0.000      2.622 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                             0.000     0.027     0.000                0.000      2.622 r
  data arrival time                                                                                                    2.622

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                                                                    0.000      1.900 r
  library setup time                                                                                       -0.127      1.773
  data required time                                                                                                   1.773
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.773
  data arrival time                                                                                                   -2.622
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.849


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n23 (net)                                     1       21.031                                              0.000      1.134 r
  U34/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U34/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n19 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                           8        9.279                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.279                                              0.000      2.091 f
  rptr_empty/U99/A1 (AO21X1_RVT)                                   0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U99/Y (AO21X1_RVT)                                              0.033                          0.118      2.209 f
  rptr_empty/n53 (net)                          1        0.607                                              0.000      2.209 f
  rptr_empty/U5/A1 (AND2X1_RVT)                                    0.000     0.033     0.000                0.000      2.209 f
  rptr_empty/U5/Y (AND2X1_RVT)                                               0.030                          0.060      2.269 f
  rptr_empty/n92 (net)                          2        1.741                                              0.000      2.269 f
  rptr_empty/U4/S0 (MUX21X2_RVT)                                   0.000     0.030     0.000                0.000      2.269 f
  rptr_empty/U4/Y (MUX21X2_RVT)                                              0.044                          0.094      2.363 f
  rptr_empty/n101 (net)                         2        2.190                                              0.000      2.363 f
  rptr_empty/U103/A1 (XNOR2X2_RVT)                                 0.000     0.044     0.000                0.000      2.363 f
  rptr_empty/U103/Y (XNOR2X2_RVT)                                            0.031                          0.090      2.453 r
  rptr_empty/n80 (net)                          1        0.452                                              0.000      2.453 r
  rptr_empty/U45/A4 (AND4X1_RVT)                                   0.000     0.031     0.000                0.000      2.453 r
  rptr_empty/U45/Y (AND4X1_RVT)                                              0.035                          0.088      2.541 r
  rptr_empty/n14 (net)                          1        0.464                                              0.000      2.541 r
  rptr_empty/U44/A3 (AND3X1_RVT)                                   0.000     0.035     0.000                0.000      2.541 r
  rptr_empty/U44/Y (AND3X1_RVT)                                              0.027                          0.067      2.609 r
  rptr_empty/rempty_val (net)                   1        0.512                                              0.000      2.609 r
  rptr_empty/rempty_reg/D (SDFFASX2_RVT)                           0.000     0.027     0.000                0.000      2.609 r
  data arrival time                                                                                                    2.609

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rempty_reg/CLK (SDFFASX2_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.135      1.765
  data required time                                                                                                   1.765
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.765
  data arrival time                                                                                                   -2.609
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.843


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_1_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n23 (net)                                     1       21.031                                              0.000      1.134 r
  U34/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U34/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n19 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                           8        9.279                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.279                                              0.000      2.091 f
  rptr_empty/U97/A1 (NAND2X0_RVT)                                  0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U97/Y (NAND2X0_RVT)                                             0.090                          0.097      2.188 r
  rptr_empty/n68 (net)                          2        1.081                                              0.000      2.188 r
  rptr_empty/U41/A3 (NAND3X0_RVT)                                  0.000     0.090     0.000                0.000      2.188 r
  rptr_empty/U41/Y (NAND3X0_RVT)                                             0.074                          0.075      2.263 f
  rptr_empty/n70 (net)                          2        1.253                                              0.000      2.263 f
  rptr_empty/U57/A2 (OR2X1_RVT)                                    0.000     0.074     0.000                0.000      2.263 f
  rptr_empty/U57/Y (OR2X1_RVT)                                               0.026                          0.060      2.323 f
  rptr_empty/n23 (net)                          1        0.555                                              0.000      2.323 f
  rptr_empty/U10/A1 (NAND2X0_RVT)                                  0.000     0.026     0.000                0.000      2.323 f
  rptr_empty/U10/Y (NAND2X0_RVT)                                             0.075                          0.060      2.383 r
  rptr_empty/n96 (net)                          2        2.206                                              0.000      2.383 r
  rptr_empty/rptr_reg_1_/D (SDFFARX1_RVT)                          0.000     0.075     0.000                0.000      2.383 r
  data arrival time                                                                                                    2.383

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rptr_reg_1_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.143      1.757
  data required time                                                                                                   1.757
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.757
  data arrival time                                                                                                   -2.383
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.626


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_5_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n23 (net)                                     1       21.031                                              0.000      1.134 r
  U34/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U34/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n19 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                           8        9.279                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.279                                              0.000      2.091 f
  rptr_empty/U89/A1 (NAND2X0_RVT)                                  0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U89/Y (NAND2X0_RVT)                                             0.090                          0.097      2.188 r
  rptr_empty/n60 (net)                          2        1.081                                              0.000      2.188 r
  rptr_empty/U26/A3 (NAND3X0_RVT)                                  0.000     0.090     0.000                0.000      2.188 r
  rptr_empty/U26/Y (NAND3X0_RVT)                                             0.072                          0.073      2.261 f
  rptr_empty/n3 (net)                           2        1.164                                              0.000      2.261 f
  rptr_empty/U24/A2 (OR2X1_RVT)                                    0.000     0.072     0.000                0.000      2.261 f
  rptr_empty/U24/Y (OR2X1_RVT)                                               0.026                          0.059      2.320 f
  rptr_empty/n18 (net)                          1        0.466                                              0.000      2.320 f
  rptr_empty/U52/A2 (NAND2X0_RVT)                                  0.000     0.026     0.000                0.000      2.320 f
  rptr_empty/U52/Y (NAND2X0_RVT)                                             0.073                          0.062      2.382 r
  rptr_empty/n95 (net)                          2        2.206                                              0.000      2.382 r
  rptr_empty/rptr_reg_5_/D (SDFFARX1_RVT)                          0.000     0.073     0.000                0.000      2.382 r
  data arrival time                                                                                                    2.382

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rptr_reg_5_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.142      1.758
  data required time                                                                                                   1.758
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.758
  data arrival time                                                                                                   -2.382
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.624


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_7_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n25 (net)                                     1       21.031                                              0.000      1.134 r
  U33/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U33/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n18 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.165                          0.482      2.093 f
  io_b_winc_net (net)                          19       12.449                                              0.000      2.093 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.093 f
  wptr_full/winc (net)                                  12.449                                              0.000      2.093 f
  wptr_full/U76/A1 (NAND3X0_RVT)                                   0.000     0.165     0.000                0.000      2.093 f
  wptr_full/U76/Y (NAND3X0_RVT)                                              0.087                          0.084      2.177 r
  wptr_full/n200 (net)                          2        1.104                                              0.000      2.177 r
  wptr_full/U12/A1 (NAND2X0_RVT)                                   0.000     0.087     0.000                0.000      2.177 r
  wptr_full/U12/Y (NAND2X0_RVT)                                              0.055                          0.040      2.217 f
  wptr_full/n3 (net)                            1        0.607                                              0.000      2.217 f
  wptr_full/U11/A1 (AND2X1_RVT)                                    0.000     0.055     0.000                0.000      2.217 f
  wptr_full/U11/Y (AND2X1_RVT)                                               0.043                          0.074      2.291 f
  wptr_full/n219 (net)                          3        2.345                                              0.000      2.291 f
  wptr_full/U24/S0 (MUX21X2_RVT)                                   0.000     0.043     0.000                0.000      2.291 f
  wptr_full/U24/Y (MUX21X2_RVT)                                              0.043                          0.096      2.387 r
  wptr_full/n235 (net)                          2        2.206                                              0.000      2.387 r
  wptr_full/wptr_reg_7_/D (SDFFARX1_RVT)                           0.000     0.043     0.000                0.000      2.387 r
  data arrival time                                                                                                    2.387

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wptr_reg_7_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.132      1.768
  data required time                                                                                                   1.768
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.768
  data arrival time                                                                                                   -2.387
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.619


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_9_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n23 (net)                                     1       21.031                                              0.000      1.134 r
  U34/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U34/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n19 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                           8        9.279                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.279                                              0.000      2.091 f
  rptr_empty/U70/A (INVX8_RVT)                                     0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U70/Y (INVX8_RVT)                                               0.069                          0.045      2.135 r
  rptr_empty/n51 (net)                         14        8.466                                              0.000      2.135 r
  rptr_empty/U16/A2 (OR2X1_RVT)                                    0.000     0.069     0.000                0.000      2.135 r
  rptr_empty/U16/Y (OR2X1_RVT)                                               0.034                          0.071      2.207 r
  rptr_empty/n2 (net)                           2        1.843                                              0.000      2.207 r
  rptr_empty/U15/A1 (XOR2X2_RVT)                                   0.000     0.034     0.000                0.000      2.207 r
  rptr_empty/U15/Y (XOR2X2_RVT)                                              0.040                          0.106      2.313 f
  rptr_empty/n103 (net)                         3        2.710                                              0.000      2.313 f
  rptr_empty/U105/A2 (MUX21X1_RVT)                                 0.000     0.040     0.000                0.000      2.313 f
  rptr_empty/U105/Y (MUX21X1_RVT)                                            0.037                          0.083      2.395 f
  rptr_empty/rgraynext_9_ (net)                 1        0.509                                              0.000      2.395 f
  rptr_empty/rptr_reg_9_/D (SDFFARX1_RVT)                          0.000     0.037     0.000                0.000      2.395 f
  data arrival time                                                                                                    2.395

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rptr_reg_9_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.122      1.778
  data required time                                                                                                   1.778
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.778
  data arrival time                                                                                                   -2.395
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.618


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_6_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n25 (net)                                     1       21.031                                              0.000      1.134 r
  U33/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U33/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n18 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.165                          0.482      2.093 f
  io_b_winc_net (net)                          19       12.449                                              0.000      2.093 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.093 f
  wptr_full/winc (net)                                  12.449                                              0.000      2.093 f
  wptr_full/U34/A (INVX8_RVT)                                      0.000     0.165     0.000                0.000      2.093 f
  wptr_full/U34/Y (INVX8_RVT)                                                0.062                          0.031      2.124 r
  wptr_full/n184 (net)                          3        2.115                                              0.000      2.124 r
  wptr_full/U21/A2 (OR2X1_RVT)                                     0.000     0.062     0.000                0.000      2.124 r
  wptr_full/U21/Y (OR2X1_RVT)                                                0.028                          0.064      2.189 r
  wptr_full/n168 (net)                          2        1.104                                              0.000      2.189 r
  wptr_full/U39/A1 (NAND2X0_RVT)                                   0.000     0.028     0.000                0.000      2.189 r
  wptr_full/U39/Y (NAND2X0_RVT)                                              0.036                          0.032      2.221 f
  wptr_full/n167 (net)                          1        0.607                                              0.000      2.221 f
  wptr_full/U35/A1 (AND2X1_RVT)                                    0.000     0.036     0.000                0.000      2.221 f
  wptr_full/U35/Y (AND2X1_RVT)                                               0.043                          0.065      2.286 f
  wptr_full/n220 (net)                          3        2.345                                              0.000      2.286 f
  wptr_full/U26/S0 (MUX21X2_RVT)                                   0.000     0.043     0.000                0.000      2.286 f
  wptr_full/U26/Y (MUX21X2_RVT)                                              0.043                          0.096      2.382 r
  wptr_full/n228 (net)                          2        2.206                                              0.000      2.382 r
  wptr_full/wptr_reg_6_/D (SDFFARX1_RVT)                           0.000     0.043     0.000                0.000      2.382 r
  data arrival time                                                                                                    2.382

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wptr_reg_6_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.132      1.768
  data required time                                                                                                   1.768
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.768
  data arrival time                                                                                                   -2.382
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.614


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_5_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n25 (net)                                     1       21.031                                              0.000      1.134 r
  U33/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U33/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n18 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.165                          0.482      2.093 f
  io_b_winc_net (net)                          19       12.449                                              0.000      2.093 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.093 f
  wptr_full/winc (net)                                  12.449                                              0.000      2.093 f
  wptr_full/U34/A (INVX8_RVT)                                      0.000     0.165     0.000                0.000      2.093 f
  wptr_full/U34/Y (INVX8_RVT)                                                0.062                          0.031      2.124 r
  wptr_full/n184 (net)                          3        2.115                                              0.000      2.124 r
  wptr_full/U37/A2 (OR2X1_RVT)                                     0.000     0.062     0.000                0.000      2.124 r
  wptr_full/U37/Y (OR2X1_RVT)                                                0.028                          0.064      2.189 r
  wptr_full/n203 (net)                          2        1.104                                              0.000      2.189 r
  wptr_full/U8/A1 (NAND2X0_RVT)                                    0.000     0.028     0.000                0.000      2.189 r
  wptr_full/U8/Y (NAND2X0_RVT)                                               0.036                          0.032      2.221 f
  wptr_full/n1 (net)                            1        0.607                                              0.000      2.221 f
  wptr_full/U7/A1 (AND2X1_RVT)                                     0.000     0.036     0.000                0.000      2.221 f
  wptr_full/U7/Y (AND2X1_RVT)                                                0.035                          0.065      2.286 f
  wptr_full/n221 (net)                          3        2.345                                              0.000      2.286 f
  wptr_full/U38/S0 (MUX21X2_RVT)                                   0.000     0.035     0.000                0.000      2.286 f
  wptr_full/U38/Y (MUX21X2_RVT)                                              0.043                          0.094      2.380 r
  wptr_full/n234 (net)                          2        2.206                                              0.000      2.380 r
  wptr_full/wptr_reg_5_/D (SDFFARX1_RVT)                           0.000     0.043     0.000                0.000      2.380 r
  data arrival time                                                                                                    2.380

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wptr_reg_5_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.132      1.768
  data required time                                                                                                   1.768
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.768
  data arrival time                                                                                                   -2.380
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.612


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_4_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n25 (net)                                     1       21.031                                              0.000      1.134 r
  U33/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U33/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n18 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.165                          0.482      2.093 f
  io_b_winc_net (net)                          19       12.449                                              0.000      2.093 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.093 f
  wptr_full/winc (net)                                  12.449                                              0.000      2.093 f
  wptr_full/U34/A (INVX8_RVT)                                      0.000     0.165     0.000                0.000      2.093 f
  wptr_full/U34/Y (INVX8_RVT)                                                0.062                          0.031      2.124 r
  wptr_full/n184 (net)                          3        2.115                                              0.000      2.124 r
  wptr_full/U59/A2 (OR2X1_RVT)                                     0.000     0.062     0.000                0.000      2.124 r
  wptr_full/U59/Y (OR2X1_RVT)                                                0.028                          0.064      2.188 r
  wptr_full/n205 (net)                          2        1.031                                              0.000      2.188 r
  wptr_full/U10/A1 (NAND2X0_RVT)                                   0.000     0.028     0.000                0.000      2.188 r
  wptr_full/U10/Y (NAND2X0_RVT)                                              0.036                          0.032      2.220 f
  wptr_full/n2 (net)                            1        0.607                                              0.000      2.220 f
  wptr_full/U9/A1 (AND2X1_RVT)                                     0.000     0.036     0.000                0.000      2.220 f
  wptr_full/U9/Y (AND2X1_RVT)                                                0.035                          0.065      2.286 f
  wptr_full/n222 (net)                          3        2.345                                              0.000      2.286 f
  wptr_full/U20/S0 (MUX21X2_RVT)                                   0.000     0.035     0.000                0.000      2.286 f
  wptr_full/U20/Y (MUX21X2_RVT)                                              0.043                          0.094      2.379 r
  wptr_full/n230 (net)                          2        2.206                                              0.000      2.379 r
  wptr_full/wptr_reg_4_/D (SDFFARX1_RVT)                           0.000     0.043     0.000                0.000      2.379 r
  data arrival time                                                                                                    2.379

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wptr_reg_4_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.132      1.768
  data required time                                                                                                   1.768
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.768
  data arrival time                                                                                                   -2.379
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.611


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_9_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n25 (net)                                     1       21.031                                              0.000      1.134 r
  U33/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U33/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n18 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.165                          0.482      2.093 f
  io_b_winc_net (net)                          19       12.449                                              0.000      2.093 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.093 f
  wptr_full/winc (net)                                  12.449                                              0.000      2.093 f
  wptr_full/U54/A1 (NAND2X0_RVT)                                   0.000     0.165     0.000                0.000      2.093 f
  wptr_full/U54/Y (NAND2X0_RVT)                                              0.081                          0.083      2.176 r
  wptr_full/n179 (net)                          1        0.559                                              0.000      2.176 r
  wptr_full/U51/A3 (AO22X1_RVT)                                    0.000     0.081     0.000                0.000      2.176 r
  wptr_full/U51/Y (AO22X1_RVT)                                               0.052                          0.085      2.260 r
  wptr_full/n217 (net)                          3        1.872                                              0.000      2.260 r
  wptr_full/U28/A (INVX1_RVT)                                      0.000     0.052     0.000                0.000      2.260 r
  wptr_full/U28/Y (INVX1_RVT)                                                0.034                          0.027      2.288 f
  wptr_full/n178 (net)                          1        1.231                                              0.000      2.288 f
  wptr_full/U53/S0 (MUX21X2_RVT)                                   0.000     0.034     0.000                0.000      2.288 f
  wptr_full/U53/Y (MUX21X2_RVT)                                              0.041                          0.091      2.379 r
  wptr_full/n232 (net)                          2        1.803                                              0.000      2.379 r
  wptr_full/wptr_reg_9_/D (SDFFARX1_RVT)                           0.000     0.041     0.000                0.000      2.379 r
  data arrival time                                                                                                    2.379

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wptr_reg_9_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.131      1.769
  data required time                                                                                                   1.769
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.769
  data arrival time                                                                                                   -2.379
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.610


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_2_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n25 (net)                                     1       21.031                                              0.000      1.134 r
  U33/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U33/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n18 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.165                          0.482      2.093 f
  io_b_winc_net (net)                          19       12.449                                              0.000      2.093 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.093 f
  wptr_full/winc (net)                                  12.449                                              0.000      2.093 f
  wptr_full/U13/A1 (AND2X1_RVT)                                    0.000     0.165     0.000                0.000      2.093 f
  wptr_full/U13/Y (AND2X1_RVT)                                               0.044                          0.101      2.194 f
  wptr_full/n208 (net)                          2        1.345                                              0.000      2.194 f
  wptr_full/U18/A (INVX1_RVT)                                      0.000     0.044     0.000                0.000      2.194 f
  wptr_full/U18/Y (INVX1_RVT)                                                0.026                          0.026      2.221 r
  wptr_full/n159 (net)                          1        0.608                                              0.000      2.221 r
  wptr_full/U6/A1 (AND2X1_RVT)                                     0.000     0.026     0.000                0.000      2.221 r
  wptr_full/U6/Y (AND2X1_RVT)                                                0.036                          0.060      2.280 r
  wptr_full/n224 (net)                          3        2.358                                              0.000      2.280 r
  wptr_full/U5/S0 (MUX21X2_RVT)                                    0.000     0.036     0.000                0.000      2.280 r
  wptr_full/U5/Y (MUX21X2_RVT)                                               0.043                          0.094      2.374 r
  wptr_full/n237 (net)                          2        2.206                                              0.000      2.374 r
  wptr_full/wptr_reg_2_/D (SDFFARX1_RVT)                           0.000     0.043     0.000                0.000      2.374 r
  data arrival time                                                                                                    2.374

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wptr_reg_2_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.132      1.768
  data required time                                                                                                   1.768
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.768
  data arrival time                                                                                                   -2.374
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.606


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_1_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n25 (net)                                     1       21.031                                              0.000      1.134 r
  U33/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U33/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n18 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.165                          0.482      2.093 f
  io_b_winc_net (net)                          19       12.449                                              0.000      2.093 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.093 f
  wptr_full/winc (net)                                  12.449                                              0.000      2.093 f
  wptr_full/U13/A1 (AND2X1_RVT)                                    0.000     0.165     0.000                0.000      2.093 f
  wptr_full/U13/Y (AND2X1_RVT)                                               0.044                          0.101      2.194 f
  wptr_full/n208 (net)                          2        1.345                                              0.000      2.194 f
  wptr_full/U18/A (INVX1_RVT)                                      0.000     0.044     0.000                0.000      2.194 f
  wptr_full/U18/Y (INVX1_RVT)                                                0.026                          0.026      2.221 r
  wptr_full/n159 (net)                          1        0.608                                              0.000      2.221 r
  wptr_full/U6/A1 (AND2X1_RVT)                                     0.000     0.026     0.000                0.000      2.221 r
  wptr_full/U6/Y (AND2X1_RVT)                                                0.036                          0.060      2.280 r
  wptr_full/n224 (net)                          3        2.358                                              0.000      2.280 r
  wptr_full/U79/A1 (MUX21X2_RVT)                                   0.000     0.036     0.000                0.000      2.280 r
  wptr_full/U79/Y (MUX21X2_RVT)                                              0.041                          0.092      2.372 r
  wptr_full/n231 (net)                          2        1.737                                              0.000      2.372 r
  wptr_full/wptr_reg_1_/D (SDFFARX1_RVT)                           0.000     0.041     0.000                0.000      2.372 r
  data arrival time                                                                                                    2.372

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wptr_reg_1_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.131      1.769
  data required time                                                                                                   1.769
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.769
  data arrival time                                                                                                   -2.372
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.604


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_0_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n25 (net)                                     1       21.031                                              0.000      1.134 r
  U33/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U33/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n18 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.165                          0.482      2.093 f
  io_b_winc_net (net)                          19       12.449                                              0.000      2.093 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.093 f
  wptr_full/winc (net)                                  12.449                                              0.000      2.093 f
  wptr_full/U62/A (INVX2_RVT)                                      0.000     0.165     0.000                0.000      2.093 f
  wptr_full/U62/Y (INVX2_RVT)                                                0.068                          0.044      2.137 r
  wptr_full/n188 (net)                          2        1.262                                              0.000      2.137 r
  wptr_full/U56/A2 (OR2X1_RVT)                                     0.000     0.068     0.000                0.000      2.137 r
  wptr_full/U56/Y (OR2X1_RVT)                                                0.032                          0.069      2.206 r
  wptr_full/n209 (net)                          3        1.496                                              0.000      2.206 r
  wptr_full/U47/A3 (OA21X1_RVT)                                    0.000     0.032     0.000                0.000      2.206 r
  wptr_full/U47/Y (OA21X1_RVT)                                               0.038                          0.069      2.275 r
  wptr_full/n225 (net)                          2        1.750                                              0.000      2.275 r
  wptr_full/U43/S0 (MUX21X2_RVT)                                   0.000     0.038     0.000                0.000      2.275 r
  wptr_full/U43/Y (MUX21X2_RVT)                                              0.043                          0.094      2.370 r
  wptr_full/n227 (net)                          2        2.206                                              0.000      2.370 r
  wptr_full/wptr_reg_0_/D (SDFFARX1_RVT)                           0.000     0.043     0.000                0.000      2.370 r
  data arrival time                                                                                                    2.370

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wptr_reg_0_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.132      1.768
  data required time                                                                                                   1.768
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.768
  data arrival time                                                                                                   -2.370
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.602


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_6_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n23 (net)                                     1       21.031                                              0.000      1.134 r
  U34/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U34/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n19 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                           8        9.279                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.279                                              0.000      2.091 f
  rptr_empty/U48/A1 (AND2X1_RVT)                                   0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U48/Y (AND2X1_RVT)                                              0.042                          0.099      2.190 f
  rptr_empty/n42 (net)                          2        1.133                                              0.000      2.190 f
  rptr_empty/U6/A (INVX0_RVT)                                      0.000     0.042     0.000                0.000      2.190 f
  rptr_empty/U6/Y (INVX0_RVT)                                                0.027                          0.029      2.219 r
  rptr_empty/n44 (net)                          1        0.608                                              0.000      2.219 r
  rptr_empty/U53/A1 (AND2X1_RVT)                                   0.000     0.027     0.000                0.000      2.219 r
  rptr_empty/U53/Y (AND2X1_RVT)                                              0.036                          0.060      2.278 r
  rptr_empty/n87 (net)                          3        2.308                                              0.000      2.278 r
  rptr_empty/U59/S0 (MUX21X2_RVT)                                  0.000     0.036     0.000                0.000      2.278 r
  rptr_empty/U59/Y (MUX21X2_RVT)                                             0.041                          0.092      2.370 r
  rptr_empty/n98 (net)                          2        1.803                                              0.000      2.370 r
  rptr_empty/rptr_reg_6_/D (SDFFARX1_RVT)                          0.000     0.041     0.000                0.000      2.370 r
  data arrival time                                                                                                    2.370

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rptr_reg_6_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.131      1.769
  data required time                                                                                                   1.769
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.769
  data arrival time                                                                                                   -2.370
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.602


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_3_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n25 (net)                                     1       21.031                                              0.000      1.134 r
  U33/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U33/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n18 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.165                          0.482      2.093 f
  io_b_winc_net (net)                          19       12.449                                              0.000      2.093 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.093 f
  wptr_full/winc (net)                                  12.449                                              0.000      2.093 f
  wptr_full/U13/A1 (AND2X1_RVT)                                    0.000     0.165     0.000                0.000      2.093 f
  wptr_full/U13/Y (AND2X1_RVT)                                               0.044                          0.101      2.194 f
  wptr_full/n208 (net)                          2        1.345                                              0.000      2.194 f
  wptr_full/U46/A2 (OA21X1_RVT)                                    0.000     0.044     0.000                0.000      2.194 f
  wptr_full/U46/Y (OA21X1_RVT)                                               0.040                          0.081      2.276 f
  wptr_full/n223 (net)                          3        2.345                                              0.000      2.276 f
  wptr_full/U44/S0 (MUX21X2_RVT)                                   0.000     0.040     0.000                0.000      2.276 f
  wptr_full/U44/Y (MUX21X2_RVT)                                              0.041                          0.093      2.368 r
  wptr_full/n229 (net)                          2        1.737                                              0.000      2.368 r
  wptr_full/wptr_reg_3_/D (SDFFARX1_RVT)                           0.000     0.041     0.000                0.000      2.368 r
  data arrival time                                                                                                    2.368

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wptr_reg_3_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.131      1.769
  data required time                                                                                                   1.769
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.769
  data arrival time                                                                                                   -2.368
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.599


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_7_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n23 (net)                                     1       21.031                                              0.000      1.134 r
  U34/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U34/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n19 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                           8        9.279                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.279                                              0.000      2.091 f
  rptr_empty/U48/A1 (AND2X1_RVT)                                   0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U48/Y (AND2X1_RVT)                                              0.042                          0.099      2.190 f
  rptr_empty/n42 (net)                          2        1.133                                              0.000      2.190 f
  rptr_empty/U23/A4 (OA22X1_RVT)                                   0.000     0.042     0.000                0.000      2.190 f
  rptr_empty/U23/Y (OA22X1_RVT)                                              0.044                          0.080      2.270 f
  rptr_empty/n86 (net)                          3        2.345                                              0.000      2.270 f
  rptr_empty/U47/S0 (MUX21X2_RVT)                                  0.000     0.044     0.000                0.000      2.270 f
  rptr_empty/U47/Y (MUX21X2_RVT)                                             0.043                          0.096      2.366 r
  rptr_empty/n97 (net)                          2        2.206                                              0.000      2.366 r
  rptr_empty/rptr_reg_7_/D (SDFFARX1_RVT)                          0.000     0.043     0.000                0.000      2.366 r
  data arrival time                                                                                                    2.366

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rptr_reg_7_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.132      1.768
  data required time                                                                                                   1.768
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.768
  data arrival time                                                                                                   -2.366
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.598


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_4_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n23 (net)                                     1       21.031                                              0.000      1.134 r
  U34/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U34/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n19 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                           8        9.279                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.279                                              0.000      2.091 f
  rptr_empty/U70/A (INVX8_RVT)                                     0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U70/Y (INVX8_RVT)                                               0.069                          0.045      2.135 r
  rptr_empty/n51 (net)                         14        8.466                                              0.000      2.135 r
  rptr_empty/U34/A2 (OA21X1_RVT)                                   0.000     0.069     0.000                0.000      2.135 r
  rptr_empty/U34/Y (OA21X1_RVT)                                              0.038                          0.084      2.219 r
  rptr_empty/n32 (net)                          3        1.842                                              0.000      2.219 r
  rptr_empty/U33/A1 (AND2X1_RVT)                                   0.000     0.038     0.000                0.000      2.219 r
  rptr_empty/U33/Y (AND2X1_RVT)                                              0.028                          0.055      2.275 r
  rptr_empty/n12 (net)                          1        1.236                                              0.000      2.275 r
  rptr_empty/U39/S0 (MUX21X2_RVT)                                  0.000     0.028     0.000                0.000      2.275 r
  rptr_empty/U39/Y (MUX21X2_RVT)                                             0.043                          0.091      2.366 r
  rptr_empty/n99 (net)                          2        2.206                                              0.000      2.366 r
  rptr_empty/rptr_reg_4_/D (SDFFARX1_RVT)                          0.000     0.043     0.000                0.000      2.366 r
  data arrival time                                                                                                    2.366

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rptr_reg_4_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.132      1.768
  data required time                                                                                                   1.768
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.768
  data arrival time                                                                                                   -2.366
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.598


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_8_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n23 (net)                                     1       21.031                                              0.000      1.134 r
  U34/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U34/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n19 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                           8        9.279                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.279                                              0.000      2.091 f
  rptr_empty/U70/A (INVX8_RVT)                                     0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U70/Y (INVX8_RVT)                                               0.069                          0.045      2.135 r
  rptr_empty/n51 (net)                         14        8.466                                              0.000      2.135 r
  rptr_empty/U16/A2 (OR2X1_RVT)                                    0.000     0.069     0.000                0.000      2.135 r
  rptr_empty/U16/Y (OR2X1_RVT)                                               0.034                          0.071      2.207 r
  rptr_empty/n2 (net)                           2        1.843                                              0.000      2.207 r
  rptr_empty/U14/A1 (AND3X1_RVT)                                   0.000     0.034     0.000                0.000      2.207 r
  rptr_empty/U14/Y (AND3X1_RVT)                                              0.033                          0.065      2.272 r
  rptr_empty/n84 (net)                          2        1.120                                              0.000      2.272 r
  rptr_empty/U36/A1 (MUX21X2_RVT)                                  0.000     0.033     0.000                0.000      2.272 r
  rptr_empty/U36/Y (MUX21X2_RVT)                                             0.043                          0.094      2.366 r
  rptr_empty/n100 (net)                         2        2.206                                              0.000      2.366 r
  rptr_empty/rptr_reg_8_/D (SDFFARX1_RVT)                          0.000     0.043     0.000                0.000      2.366 r
  data arrival time                                                                                                    2.366

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rptr_reg_8_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.132      1.768
  data required time                                                                                                   1.768
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.768
  data arrival time                                                                                                   -2.366
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.598


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_2_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n23 (net)                                     1       21.031                                              0.000      1.134 r
  U34/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U34/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n19 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                           8        9.279                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.279                                              0.000      2.091 f
  rptr_empty/U95/A1 (AO21X1_RVT)                                   0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U95/Y (AO21X1_RVT)                                              0.037                          0.123      2.214 f
  rptr_empty/n49 (net)                          2        1.147                                              0.000      2.214 f
  rptr_empty/U56/A1 (AND2X1_RVT)                                   0.000     0.037     0.000                0.000      2.214 f
  rptr_empty/U56/Y (AND2X1_RVT)                                              0.026                          0.058      2.272 f
  rptr_empty/n91 (net)                          1        1.231                                              0.000      2.272 f
  rptr_empty/U12/S0 (MUX21X2_RVT)                                  0.000     0.026     0.000                0.000      2.272 f
  rptr_empty/U12/Y (MUX21X2_RVT)                                             0.043                          0.091      2.363 r
  rptr_empty/n102 (net)                         2        2.206                                              0.000      2.363 r
  rptr_empty/rptr_reg_2_/D (SDFFARX1_RVT)                          0.000     0.043     0.000                0.000      2.363 r
  data arrival time                                                                                                    2.363

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rptr_reg_2_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.132      1.768
  data required time                                                                                                   1.768
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.768
  data arrival time                                                                                                   -2.363
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.595


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_8_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n25 (net)                                     1       21.031                                              0.000      1.134 r
  U33/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U33/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n18 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.165                          0.482      2.093 f
  io_b_winc_net (net)                          19       12.449                                              0.000      2.093 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.093 f
  wptr_full/winc (net)                                  12.449                                              0.000      2.093 f
  wptr_full/U73/A1 (NAND3X0_RVT)                                   0.000     0.165     0.000                0.000      2.093 f
  wptr_full/U73/Y (NAND3X0_RVT)                                              0.087                          0.084      2.177 r
  wptr_full/n197 (net)                          2        1.107                                              0.000      2.177 r
  wptr_full/U22/A3 (AO22X1_RVT)                                    0.000     0.087     0.000                0.000      2.177 r
  wptr_full/U22/Y (AO22X1_RVT)                                               0.049                          0.087      2.264 r
  wptr_full/n173 (net)                          2        2.018                                              0.000      2.264 r
  wptr_full/U25/S0 (MUX21X2_RVT)                                   0.000     0.049     0.000                0.000      2.264 r
  wptr_full/U25/Y (MUX21X2_RVT)                                              0.043                          0.098      2.362 r
  wptr_full/n236 (net)                          2        2.206                                              0.000      2.362 r
  wptr_full/wptr_reg_8_/D (SDFFARX1_RVT)                           0.000     0.043     0.000                0.000      2.362 r
  data arrival time                                                                                                    2.362

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wptr_reg_8_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.132      1.768
  data required time                                                                                                   1.768
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.768
  data arrival time                                                                                                   -2.362
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.594


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_0_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n23 (net)                                     1       21.031                                              0.000      1.134 r
  U34/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U34/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n19 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                           8        9.279                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.279                                              0.000      2.091 f
  rptr_empty/U99/A1 (AO21X1_RVT)                                   0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U99/Y (AO21X1_RVT)                                              0.033                          0.118      2.209 f
  rptr_empty/n53 (net)                          1        0.607                                              0.000      2.209 f
  rptr_empty/U5/A1 (AND2X1_RVT)                                    0.000     0.033     0.000                0.000      2.209 f
  rptr_empty/U5/Y (AND2X1_RVT)                                               0.030                          0.060      2.269 f
  rptr_empty/n92 (net)                          2        1.741                                              0.000      2.269 f
  rptr_empty/U4/S0 (MUX21X2_RVT)                                   0.000     0.030     0.000                0.000      2.269 f
  rptr_empty/U4/Y (MUX21X2_RVT)                                              0.043                          0.092      2.361 r
  rptr_empty/n101 (net)                         2        2.206                                              0.000      2.361 r
  rptr_empty/rptr_reg_0_/D (SDFFARX1_RVT)                          0.000     0.043     0.000                0.000      2.361 r
  data arrival time                                                                                                    2.361

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rptr_reg_0_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.132      1.768
  data required time                                                                                                   1.768
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.768
  data arrival time                                                                                                   -2.361
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.593


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_3_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n23 (net)                                     1       21.031                                              0.000      1.134 r
  U34/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U34/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n19 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                           8        9.279                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.279                                              0.000      2.091 f
  rptr_empty/U70/A (INVX8_RVT)                                     0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U70/Y (INVX8_RVT)                                               0.069                          0.045      2.135 r
  rptr_empty/n51 (net)                         14        8.466                                              0.000      2.135 r
  rptr_empty/U34/A2 (OA21X1_RVT)                                   0.000     0.069     0.000                0.000      2.135 r
  rptr_empty/U34/Y (OA21X1_RVT)                                              0.038                          0.084      2.219 r
  rptr_empty/n32 (net)                          3        1.842                                              0.000      2.219 r
  rptr_empty/U51/A1 (NAND3X0_RVT)                                  0.000     0.038     0.000                0.000      2.219 r
  rptr_empty/U51/Y (NAND3X0_RVT)                                             0.083                          0.066      2.286 f
  rptr_empty/n26 (net)                          3        1.735                                              0.000      2.286 f
  rptr_empty/U49/A1 (NAND2X0_RVT)                                  0.000     0.083     0.000                0.000      2.286 f
  rptr_empty/U49/Y (NAND2X0_RVT)                                             0.056                          0.058      2.344 r
  rptr_empty/n94 (net)                          1        0.512                                              0.000      2.344 r
  rptr_empty/rptr_reg_3_/D (SDFFARX1_RVT)                          0.000     0.056     0.000                0.000      2.344 r
  data arrival time                                                                                                    2.344

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rptr_reg_3_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.136      1.764
  data required time                                                                                                   1.764
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.764
  data arrival time                                                                                                   -2.344
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.580


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_10_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n25 (net)                                     1       21.031                                              0.000      1.134 r
  U33/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U33/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n18 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.165                          0.482      2.093 f
  io_b_winc_net (net)                          19       12.449                                              0.000      2.093 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.093 f
  wptr_full/winc (net)                                  12.449                                              0.000      2.093 f
  wptr_full/U62/A (INVX2_RVT)                                      0.000     0.165     0.000                0.000      2.093 f
  wptr_full/U62/Y (INVX2_RVT)                                                0.068                          0.044      2.137 r
  wptr_full/n188 (net)                          2        1.262                                              0.000      2.137 r
  wptr_full/U56/A2 (OR2X1_RVT)                                     0.000     0.068     0.000                0.000      2.137 r
  wptr_full/U56/Y (OR2X1_RVT)                                                0.032                          0.069      2.206 r
  wptr_full/n209 (net)                          3        1.496                                              0.000      2.206 r
  wptr_full/U55/A4 (OA22X1_RVT)                                    0.000     0.032     0.000                0.000      2.206 r
  wptr_full/U55/Y (OA22X1_RVT)                                               0.036                          0.067      2.273 r
  wptr_full/n210 (net)                          2        1.186                                              0.000      2.273 r
  wptr_full/U72/A1 (AND2X1_RVT)                                    0.000     0.036     0.000                0.000      2.273 r
  wptr_full/U72/Y (AND2X1_RVT)                                               0.030                          0.057      2.330 r
  wptr_full/n233 (net)                          2        1.496                                              0.000      2.330 r
  wptr_full/wbin_reg_10_/D (SDFFARX1_RVT)                          0.000     0.030     0.000                0.000      2.330 r
  data arrival time                                                                                                    2.330

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wbin_reg_10_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.128      1.772
  data required time                                                                                                   1.772
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.772
  data arrival time                                                                                                   -2.330
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.558


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_10_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n23 (net)                                     1       21.031                                              0.000      1.134 r
  U34/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U34/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n19 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                           8        9.279                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.279                                              0.000      2.091 f
  rptr_empty/U70/A (INVX8_RVT)                                     0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U70/Y (INVX8_RVT)                                               0.069                          0.045      2.135 r
  rptr_empty/n51 (net)                         14        8.466                                              0.000      2.135 r
  rptr_empty/U16/A2 (OR2X1_RVT)                                    0.000     0.069     0.000                0.000      2.135 r
  rptr_empty/U16/Y (OR2X1_RVT)                                               0.034                          0.071      2.207 r
  rptr_empty/n2 (net)                           2        1.843                                              0.000      2.207 r
  rptr_empty/U15/A1 (XOR2X2_RVT)                                   0.000     0.034     0.000                0.000      2.207 r
  rptr_empty/U15/Y (XOR2X2_RVT)                                              0.040                          0.106      2.313 f
  rptr_empty/n103 (net)                         3        2.710                                              0.000      2.313 f
  rptr_empty/rbin_reg_10_/D (SDFFARX1_RVT)                         0.000     0.040     0.000                0.000      2.313 f
  data arrival time                                                                                                    2.313

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rbin_reg_10_/CLK (SDFFARX1_RVT)                                                                0.000      1.900 r
  library setup time                                                                                       -0.123      1.777
  data required time                                                                                                   1.777
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.777
  data arrival time                                                                                                   -2.313
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.536


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_7_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n25 (net)                                     1       21.031                                              0.000      1.134 r
  U33/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U33/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n18 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.165                          0.482      2.093 f
  io_b_winc_net (net)                          19       12.449                                              0.000      2.093 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.093 f
  wptr_full/winc (net)                                  12.449                                              0.000      2.093 f
  wptr_full/U76/A1 (NAND3X0_RVT)                                   0.000     0.165     0.000                0.000      2.093 f
  wptr_full/U76/Y (NAND3X0_RVT)                                              0.087                          0.084      2.177 r
  wptr_full/n200 (net)                          2        1.104                                              0.000      2.177 r
  wptr_full/U12/A1 (NAND2X0_RVT)                                   0.000     0.087     0.000                0.000      2.177 r
  wptr_full/U12/Y (NAND2X0_RVT)                                              0.055                          0.040      2.217 f
  wptr_full/n3 (net)                            1        0.607                                              0.000      2.217 f
  wptr_full/U11/A1 (AND2X1_RVT)                                    0.000     0.055     0.000                0.000      2.217 f
  wptr_full/U11/Y (AND2X1_RVT)                                               0.043                          0.074      2.291 f
  wptr_full/n219 (net)                          3        2.345                                              0.000      2.291 f
  wptr_full/wbin_reg_7_/D (SDFFARX1_RVT)                           0.000     0.043     0.000                0.000      2.291 f
  data arrival time                                                                                                    2.291

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wbin_reg_7_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.124      1.776
  data required time                                                                                                   1.776
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.776
  data arrival time                                                                                                   -2.291
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.515


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_6_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n25 (net)                                     1       21.031                                              0.000      1.134 r
  U33/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U33/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n18 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.165                          0.482      2.093 f
  io_b_winc_net (net)                          19       12.449                                              0.000      2.093 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.093 f
  wptr_full/winc (net)                                  12.449                                              0.000      2.093 f
  wptr_full/U34/A (INVX8_RVT)                                      0.000     0.165     0.000                0.000      2.093 f
  wptr_full/U34/Y (INVX8_RVT)                                                0.062                          0.031      2.124 r
  wptr_full/n184 (net)                          3        2.115                                              0.000      2.124 r
  wptr_full/U21/A2 (OR2X1_RVT)                                     0.000     0.062     0.000                0.000      2.124 r
  wptr_full/U21/Y (OR2X1_RVT)                                                0.028                          0.064      2.189 r
  wptr_full/n168 (net)                          2        1.104                                              0.000      2.189 r
  wptr_full/U39/A1 (NAND2X0_RVT)                                   0.000     0.028     0.000                0.000      2.189 r
  wptr_full/U39/Y (NAND2X0_RVT)                                              0.036                          0.032      2.221 f
  wptr_full/n167 (net)                          1        0.607                                              0.000      2.221 f
  wptr_full/U35/A1 (AND2X1_RVT)                                    0.000     0.036     0.000                0.000      2.221 f
  wptr_full/U35/Y (AND2X1_RVT)                                               0.043                          0.065      2.286 f
  wptr_full/n220 (net)                          3        2.345                                              0.000      2.286 f
  wptr_full/wbin_reg_6_/D (SDFFARX1_RVT)                           0.000     0.043     0.000                0.000      2.286 f
  data arrival time                                                                                                    2.286

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wbin_reg_6_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.124      1.776
  data required time                                                                                                   1.776
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.776
  data arrival time                                                                                                   -2.286
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.511


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_2_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n25 (net)                                     1       21.031                                              0.000      1.134 r
  U33/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U33/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n18 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.165                          0.482      2.093 f
  io_b_winc_net (net)                          19       12.449                                              0.000      2.093 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.093 f
  wptr_full/winc (net)                                  12.449                                              0.000      2.093 f
  wptr_full/U13/A1 (AND2X1_RVT)                                    0.000     0.165     0.000                0.000      2.093 f
  wptr_full/U13/Y (AND2X1_RVT)                                               0.044                          0.101      2.194 f
  wptr_full/n208 (net)                          2        1.345                                              0.000      2.194 f
  wptr_full/U18/A (INVX1_RVT)                                      0.000     0.044     0.000                0.000      2.194 f
  wptr_full/U18/Y (INVX1_RVT)                                                0.026                          0.026      2.221 r
  wptr_full/n159 (net)                          1        0.608                                              0.000      2.221 r
  wptr_full/U6/A1 (AND2X1_RVT)                                     0.000     0.026     0.000                0.000      2.221 r
  wptr_full/U6/Y (AND2X1_RVT)                                                0.036                          0.060      2.280 r
  wptr_full/n224 (net)                          3        2.358                                              0.000      2.280 r
  wptr_full/wbin_reg_2_/D (SDFFARX1_RVT)                           0.000     0.036     0.000                0.000      2.280 r
  data arrival time                                                                                                    2.280

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wbin_reg_2_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.130      1.770
  data required time                                                                                                   1.770
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.770
  data arrival time                                                                                                   -2.280
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.510


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_8_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n25 (net)                                     1       21.031                                              0.000      1.134 r
  U33/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U33/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n18 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.165                          0.482      2.093 f
  io_b_winc_net (net)                          19       12.449                                              0.000      2.093 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.093 f
  wptr_full/winc (net)                                  12.449                                              0.000      2.093 f
  wptr_full/U73/A1 (NAND3X0_RVT)                                   0.000     0.165     0.000                0.000      2.093 f
  wptr_full/U73/Y (NAND3X0_RVT)                                              0.087                          0.084      2.177 r
  wptr_full/n197 (net)                          2        1.107                                              0.000      2.177 r
  wptr_full/U22/A3 (AO22X1_RVT)                                    0.000     0.087     0.000                0.000      2.177 r
  wptr_full/U22/Y (AO22X1_RVT)                                               0.049                          0.087      2.264 r
  wptr_full/n173 (net)                          2        2.018                                              0.000      2.264 r
  wptr_full/U15/A (INVX1_RVT)                                      0.000     0.049     0.000                0.000      2.264 r
  wptr_full/U15/Y (INVX1_RVT)                                                0.031                          0.026      2.290 f
  wptr_full/n218 (net)                          2        1.112                                              0.000      2.290 f
  wptr_full/wbin_reg_8_/D (SDFFARX1_RVT)                           0.000     0.031     0.000                0.000      2.290 f
  data arrival time                                                                                                    2.290

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wbin_reg_8_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.120      1.780
  data required time                                                                                                   1.780
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.780
  data arrival time                                                                                                   -2.290
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.510


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_6_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n23 (net)                                     1       21.031                                              0.000      1.134 r
  U34/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U34/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n19 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                           8        9.279                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.279                                              0.000      2.091 f
  rptr_empty/U48/A1 (AND2X1_RVT)                                   0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U48/Y (AND2X1_RVT)                                              0.042                          0.099      2.190 f
  rptr_empty/n42 (net)                          2        1.133                                              0.000      2.190 f
  rptr_empty/U6/A (INVX0_RVT)                                      0.000     0.042     0.000                0.000      2.190 f
  rptr_empty/U6/Y (INVX0_RVT)                                                0.027                          0.029      2.219 r
  rptr_empty/n44 (net)                          1        0.608                                              0.000      2.219 r
  rptr_empty/U53/A1 (AND2X1_RVT)                                   0.000     0.027     0.000                0.000      2.219 r
  rptr_empty/U53/Y (AND2X1_RVT)                                              0.036                          0.060      2.278 r
  rptr_empty/n87 (net)                          3        2.308                                              0.000      2.278 r
  rptr_empty/rbin_reg_6_/D (SDFFARX1_RVT)                          0.000     0.036     0.000                0.000      2.278 r
  data arrival time                                                                                                    2.278

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rbin_reg_6_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.130      1.770
  data required time                                                                                                   1.770
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.770
  data arrival time                                                                                                   -2.278
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.508


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_5_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n25 (net)                                     1       21.031                                              0.000      1.134 r
  U33/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U33/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n18 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.165                          0.482      2.093 f
  io_b_winc_net (net)                          19       12.449                                              0.000      2.093 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.093 f
  wptr_full/winc (net)                                  12.449                                              0.000      2.093 f
  wptr_full/U34/A (INVX8_RVT)                                      0.000     0.165     0.000                0.000      2.093 f
  wptr_full/U34/Y (INVX8_RVT)                                                0.062                          0.031      2.124 r
  wptr_full/n184 (net)                          3        2.115                                              0.000      2.124 r
  wptr_full/U37/A2 (OR2X1_RVT)                                     0.000     0.062     0.000                0.000      2.124 r
  wptr_full/U37/Y (OR2X1_RVT)                                                0.028                          0.064      2.189 r
  wptr_full/n203 (net)                          2        1.104                                              0.000      2.189 r
  wptr_full/U8/A1 (NAND2X0_RVT)                                    0.000     0.028     0.000                0.000      2.189 r
  wptr_full/U8/Y (NAND2X0_RVT)                                               0.036                          0.032      2.221 f
  wptr_full/n1 (net)                            1        0.607                                              0.000      2.221 f
  wptr_full/U7/A1 (AND2X1_RVT)                                     0.000     0.036     0.000                0.000      2.221 f
  wptr_full/U7/Y (AND2X1_RVT)                                                0.035                          0.065      2.286 f
  wptr_full/n221 (net)                          3        2.345                                              0.000      2.286 f
  wptr_full/wbin_reg_5_/D (SDFFARX1_RVT)                           0.000     0.035     0.000                0.000      2.286 f
  data arrival time                                                                                                    2.286

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wbin_reg_5_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.121      1.779
  data required time                                                                                                   1.779
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.779
  data arrival time                                                                                                   -2.286
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.508


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_4_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n25 (net)                                     1       21.031                                              0.000      1.134 r
  U33/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U33/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n18 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.165                          0.482      2.093 f
  io_b_winc_net (net)                          19       12.449                                              0.000      2.093 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.093 f
  wptr_full/winc (net)                                  12.449                                              0.000      2.093 f
  wptr_full/U34/A (INVX8_RVT)                                      0.000     0.165     0.000                0.000      2.093 f
  wptr_full/U34/Y (INVX8_RVT)                                                0.062                          0.031      2.124 r
  wptr_full/n184 (net)                          3        2.115                                              0.000      2.124 r
  wptr_full/U59/A2 (OR2X1_RVT)                                     0.000     0.062     0.000                0.000      2.124 r
  wptr_full/U59/Y (OR2X1_RVT)                                                0.028                          0.064      2.188 r
  wptr_full/n205 (net)                          2        1.031                                              0.000      2.188 r
  wptr_full/U10/A1 (NAND2X0_RVT)                                   0.000     0.028     0.000                0.000      2.188 r
  wptr_full/U10/Y (NAND2X0_RVT)                                              0.036                          0.032      2.220 f
  wptr_full/n2 (net)                            1        0.607                                              0.000      2.220 f
  wptr_full/U9/A1 (AND2X1_RVT)                                     0.000     0.036     0.000                0.000      2.220 f
  wptr_full/U9/Y (AND2X1_RVT)                                                0.035                          0.065      2.286 f
  wptr_full/n222 (net)                          3        2.345                                              0.000      2.286 f
  wptr_full/wbin_reg_4_/D (SDFFARX1_RVT)                           0.000     0.035     0.000                0.000      2.286 f
  data arrival time                                                                                                    2.286

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wbin_reg_4_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.121      1.779
  data required time                                                                                                   1.779
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.779
  data arrival time                                                                                                   -2.286
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.507


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_0_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n25 (net)                                     1       21.031                                              0.000      1.134 r
  U33/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U33/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n18 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.165                          0.482      2.093 f
  io_b_winc_net (net)                          19       12.449                                              0.000      2.093 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.093 f
  wptr_full/winc (net)                                  12.449                                              0.000      2.093 f
  wptr_full/U62/A (INVX2_RVT)                                      0.000     0.165     0.000                0.000      2.093 f
  wptr_full/U62/Y (INVX2_RVT)                                                0.068                          0.044      2.137 r
  wptr_full/n188 (net)                          2        1.262                                              0.000      2.137 r
  wptr_full/U56/A2 (OR2X1_RVT)                                     0.000     0.068     0.000                0.000      2.137 r
  wptr_full/U56/Y (OR2X1_RVT)                                                0.032                          0.069      2.206 r
  wptr_full/n209 (net)                          3        1.496                                              0.000      2.206 r
  wptr_full/U47/A3 (OA21X1_RVT)                                    0.000     0.032     0.000                0.000      2.206 r
  wptr_full/U47/Y (OA21X1_RVT)                                               0.038                          0.069      2.275 r
  wptr_full/n225 (net)                          2        1.750                                              0.000      2.275 r
  wptr_full/wbin_reg_0_/D (SDFFARX1_RVT)                           0.000     0.038     0.000                0.000      2.275 r
  data arrival time                                                                                                    2.275

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.130      1.770
  data required time                                                                                                   1.770
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.770
  data arrival time                                                                                                   -2.275
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.505


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_9_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n23 (net)                                     1       21.031                                              0.000      1.134 r
  U34/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U34/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n19 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                           8        9.279                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.279                                              0.000      2.091 f
  rptr_empty/U70/A (INVX8_RVT)                                     0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U70/Y (INVX8_RVT)                                               0.069                          0.045      2.135 r
  rptr_empty/n51 (net)                         14        8.466                                              0.000      2.135 r
  rptr_empty/U16/A2 (OR2X1_RVT)                                    0.000     0.069     0.000                0.000      2.135 r
  rptr_empty/U16/Y (OR2X1_RVT)                                               0.034                          0.071      2.207 r
  rptr_empty/n2 (net)                           2        1.843                                              0.000      2.207 r
  rptr_empty/U14/A1 (AND3X1_RVT)                                   0.000     0.034     0.000                0.000      2.207 r
  rptr_empty/U14/Y (AND3X1_RVT)                                              0.033                          0.065      2.272 r
  rptr_empty/n84 (net)                          2        1.120                                              0.000      2.272 r
  rptr_empty/rbin_reg_9_/D (SDFFARX1_RVT)                          0.000     0.033     0.000                0.000      2.272 r
  data arrival time                                                                                                    2.272

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rbin_reg_9_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.128      1.772
  data required time                                                                                                   1.772
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.772
  data arrival time                                                                                                   -2.272
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.500


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_8_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n23 (net)                                     1       21.031                                              0.000      1.134 r
  U34/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U34/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n19 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                           8        9.279                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.279                                              0.000      2.091 f
  rptr_empty/U83/A1 (NAND2X0_RVT)                                  0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U83/Y (NAND2X0_RVT)                                             0.090                          0.097      2.188 r
  rptr_empty/n57 (net)                          2        1.070                                              0.000      2.188 r
  rptr_empty/U60/A2 (AND3X1_RVT)                                   0.000     0.090     0.000                0.000      2.188 r
  rptr_empty/U60/Y (AND3X1_RVT)                                              0.035                          0.083      2.271 r
  rptr_empty/n85 (net)                          2        1.120                                              0.000      2.271 r
  rptr_empty/rbin_reg_8_/D (SDFFARX1_RVT)                          0.000     0.035     0.000                0.000      2.271 r
  data arrival time                                                                                                    2.271

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rbin_reg_8_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.129      1.771
  data required time                                                                                                   1.771
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.771
  data arrival time                                                                                                   -2.271
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.500


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_3_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n25 (net)                                     1       21.031                                              0.000      1.134 r
  U33/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U33/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n18 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.165                          0.482      2.093 f
  io_b_winc_net (net)                          19       12.449                                              0.000      2.093 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.093 f
  wptr_full/winc (net)                                  12.449                                              0.000      2.093 f
  wptr_full/U13/A1 (AND2X1_RVT)                                    0.000     0.165     0.000                0.000      2.093 f
  wptr_full/U13/Y (AND2X1_RVT)                                               0.044                          0.101      2.194 f
  wptr_full/n208 (net)                          2        1.345                                              0.000      2.194 f
  wptr_full/U46/A2 (OA21X1_RVT)                                    0.000     0.044     0.000                0.000      2.194 f
  wptr_full/U46/Y (OA21X1_RVT)                                               0.040                          0.081      2.276 f
  wptr_full/n223 (net)                          3        2.345                                              0.000      2.276 f
  wptr_full/wbin_reg_3_/D (SDFFARX1_RVT)                           0.000     0.040     0.000                0.000      2.276 f
  data arrival time                                                                                                    2.276

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wbin_reg_3_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.123      1.777
  data required time                                                                                                   1.777
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.777
  data arrival time                                                                                                   -2.276
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.499


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_9_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n25 (net)                                     1       21.031                                              0.000      1.134 r
  U33/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U33/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n18 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.165                          0.482      2.093 f
  io_b_winc_net (net)                          19       12.449                                              0.000      2.093 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.093 f
  wptr_full/winc (net)                                  12.449                                              0.000      2.093 f
  wptr_full/U54/A1 (NAND2X0_RVT)                                   0.000     0.165     0.000                0.000      2.093 f
  wptr_full/U54/Y (NAND2X0_RVT)                                              0.081                          0.083      2.176 r
  wptr_full/n179 (net)                          1        0.559                                              0.000      2.176 r
  wptr_full/U51/A3 (AO22X1_RVT)                                    0.000     0.081     0.000                0.000      2.176 r
  wptr_full/U51/Y (AO22X1_RVT)                                               0.052                          0.085      2.260 r
  wptr_full/n217 (net)                          3        1.872                                              0.000      2.260 r
  wptr_full/wbin_reg_9_/D (SDFFARX1_RVT)                           0.000     0.052     0.000                0.000      2.260 r
  data arrival time                                                                                                    2.260

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wbin_reg_9_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.135      1.765
  data required time                                                                                                   1.765
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.765
  data arrival time                                                                                                   -2.260
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.496


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_3_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n23 (net)                                     1       21.031                                              0.000      1.134 r
  U34/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U34/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n19 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                           8        9.279                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.279                                              0.000      2.091 f
  rptr_empty/U70/A (INVX8_RVT)                                     0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U70/Y (INVX8_RVT)                                               0.069                          0.045      2.135 r
  rptr_empty/n51 (net)                         14        8.466                                              0.000      2.135 r
  rptr_empty/U62/A2 (OR2X1_RVT)                                    0.000     0.069     0.000                0.000      2.135 r
  rptr_empty/U62/Y (OR2X1_RVT)                                               0.030                          0.067      2.203 r
  rptr_empty/n64 (net)                          2        1.230                                              0.000      2.203 r
  rptr_empty/U13/A1 (AND3X1_RVT)                                   0.000     0.030     0.000                0.000      2.203 r
  rptr_empty/U13/Y (AND3X1_RVT)                                              0.034                          0.064      2.267 r
  rptr_empty/n90 (net)                          2        1.120                                              0.000      2.267 r
  rptr_empty/rbin_reg_3_/D (SDFFARX1_RVT)                          0.000     0.034     0.000                0.000      2.267 r
  data arrival time                                                                                                    2.267

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rbin_reg_3_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.129      1.771
  data required time                                                                                                   1.771
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.771
  data arrival time                                                                                                   -2.267
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.495


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_4_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n23 (net)                                     1       21.031                                              0.000      1.134 r
  U34/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U34/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n19 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                           8        9.279                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.279                                              0.000      2.091 f
  rptr_empty/U70/A (INVX8_RVT)                                     0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U70/Y (INVX8_RVT)                                               0.069                          0.045      2.135 r
  rptr_empty/n51 (net)                         14        8.466                                              0.000      2.135 r
  rptr_empty/U34/A2 (OA21X1_RVT)                                   0.000     0.069     0.000                0.000      2.135 r
  rptr_empty/U34/Y (OA21X1_RVT)                                              0.038                          0.084      2.219 r
  rptr_empty/n32 (net)                          3        1.842                                              0.000      2.219 r
  rptr_empty/U67/A1 (AND2X1_RVT)                                   0.000     0.038     0.000                0.000      2.219 r
  rptr_empty/U67/Y (AND2X1_RVT)                                              0.023                          0.050      2.269 r
  rptr_empty/n89 (net)                          1        0.512                                              0.000      2.269 r
  rptr_empty/rbin_reg_4_/D (SDFFARX1_RVT)                          0.000     0.023     0.000                0.000      2.269 r
  data arrival time                                                                                                    2.269

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rbin_reg_4_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.126      1.774
  data required time                                                                                                   1.774
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.774
  data arrival time                                                                                                   -2.269
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.495


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_7_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n23 (net)                                     1       21.031                                              0.000      1.134 r
  U34/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U34/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n19 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                           8        9.279                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.279                                              0.000      2.091 f
  rptr_empty/U48/A1 (AND2X1_RVT)                                   0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U48/Y (AND2X1_RVT)                                              0.042                          0.099      2.190 f
  rptr_empty/n42 (net)                          2        1.133                                              0.000      2.190 f
  rptr_empty/U23/A4 (OA22X1_RVT)                                   0.000     0.042     0.000                0.000      2.190 f
  rptr_empty/U23/Y (OA22X1_RVT)                                              0.044                          0.080      2.270 f
  rptr_empty/n86 (net)                          3        2.345                                              0.000      2.270 f
  rptr_empty/rbin_reg_7_/D (SDFFARX1_RVT)                          0.000     0.044     0.000                0.000      2.270 f
  data arrival time                                                                                                    2.270

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rbin_reg_7_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.124      1.776
  data required time                                                                                                   1.776
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.776
  data arrival time                                                                                                   -2.270
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.494


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_5_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n23 (net)                                     1       21.031                                              0.000      1.134 r
  U34/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U34/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n19 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                           8        9.279                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.279                                              0.000      2.091 f
  rptr_empty/U70/A (INVX8_RVT)                                     0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U70/Y (INVX8_RVT)                                               0.069                          0.045      2.135 r
  rptr_empty/n51 (net)                         14        8.466                                              0.000      2.135 r
  rptr_empty/U88/A1 (NAND2X0_RVT)                                  0.000     0.069     0.000                0.000      2.135 r
  rptr_empty/U88/Y (NAND2X0_RVT)                                             0.059                          0.050      2.186 f
  rptr_empty/n61 (net)                          2        1.134                                              0.000      2.186 f
  rptr_empty/U42/A2 (AND3X1_RVT)                                   0.000     0.059     0.000                0.000      2.186 f
  rptr_empty/U42/Y (AND3X1_RVT)                                              0.035                          0.085      2.271 f
  rptr_empty/n88 (net)                          2        1.112                                              0.000      2.271 f
  rptr_empty/rbin_reg_5_/D (SDFFARX1_RVT)                          0.000     0.035     0.000                0.000      2.271 f
  data arrival time                                                                                                    2.271

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rbin_reg_5_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.121      1.779
  data required time                                                                                                   1.779
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.779
  data arrival time                                                                                                   -2.271
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.492


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_1_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n23 (net)                                     1       21.031                                              0.000      1.134 r
  U34/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U34/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n19 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                           8        9.279                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.279                                              0.000      2.091 f
  rptr_empty/U70/A (INVX8_RVT)                                     0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U70/Y (INVX8_RVT)                                               0.069                          0.045      2.135 r
  rptr_empty/n51 (net)                         14        8.466                                              0.000      2.135 r
  rptr_empty/U96/A1 (NAND2X0_RVT)                                  0.000     0.069     0.000                0.000      2.135 r
  rptr_empty/U96/Y (NAND2X0_RVT)                                             0.059                          0.050      2.186 f
  rptr_empty/n69 (net)                          2        1.134                                              0.000      2.186 f
  rptr_empty/U32/A2 (AND3X1_RVT)                                   0.000     0.059     0.000                0.000      2.186 f
  rptr_empty/U32/Y (AND3X1_RVT)                                              0.035                          0.085      2.271 f
  rptr_empty/n93 (net)                          2        1.112                                              0.000      2.271 f
  rptr_empty/rbin_reg_1_/D (SDFFARX1_RVT)                          0.000     0.035     0.000                0.000      2.271 f
  data arrival time                                                                                                    2.271

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rbin_reg_1_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.121      1.779
  data required time                                                                                                   1.779
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.779
  data arrival time                                                                                                   -2.271
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.492


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_1_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n25 (net)                                     1       21.031                                              0.000      1.134 r
  U33/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U33/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n18 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.165                          0.482      2.093 f
  io_b_winc_net (net)                          19       12.449                                              0.000      2.093 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.093 f
  wptr_full/winc (net)                                  12.449                                              0.000      2.093 f
  wptr_full/U30/A3 (AOI22X1_RVT)                                   0.000     0.165     0.000                0.000      2.093 f
  wptr_full/U30/Y (AOI22X1_RVT)                                              0.024                          0.110      2.203 r
  wptr_full/n163 (net)                          1        0.608                                              0.000      2.203 r
  wptr_full/U48/A1 (AND2X1_RVT)                                    0.000     0.024     0.000                0.000      2.203 r
  wptr_full/U48/Y (AND2X1_RVT)                                               0.036                          0.059      2.262 r
  wptr_full/n226 (net)                          3        2.358                                              0.000      2.262 r
  wptr_full/wbin_reg_1_/D (SDFFARX1_RVT)                           0.000     0.036     0.000                0.000      2.262 r
  data arrival time                                                                                                    2.262

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wbin_reg_1_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.130      1.770
  data required time                                                                                                   1.770
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.770
  data arrival time                                                                                                   -2.262
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.492


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_2_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n23 (net)                                     1       21.031                                              0.000      1.134 r
  U34/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U34/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n19 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                           8        9.279                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.279                                              0.000      2.091 f
  rptr_empty/U95/A1 (AO21X1_RVT)                                   0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U95/Y (AO21X1_RVT)                                              0.037                          0.123      2.214 f
  rptr_empty/n49 (net)                          2        1.147                                              0.000      2.214 f
  rptr_empty/U35/A2 (AND2X1_RVT)                                   0.000     0.037     0.000                0.000      2.214 f
  rptr_empty/U35/Y (AND2X1_RVT)                                              0.025                          0.060      2.274 f
  rptr_empty/n9 (net)                           2        0.976                                              0.000      2.274 f
  rptr_empty/rbin_reg_2_/D (SDFFARX1_RVT)                          0.000     0.025     0.000                0.000      2.274 f
  data arrival time                                                                                                    2.274

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rbin_reg_2_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.117      1.783
  data required time                                                                                                   1.783
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.783
  data arrival time                                                                                                   -2.274
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.491


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_0_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n23 (net)                                     1       21.031                                              0.000      1.134 r
  U34/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U34/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n19 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                           8        9.279                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.279                                              0.000      2.091 f
  rptr_empty/U99/A1 (AO21X1_RVT)                                   0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U99/Y (AO21X1_RVT)                                              0.033                          0.118      2.209 f
  rptr_empty/n53 (net)                          1        0.607                                              0.000      2.209 f
  rptr_empty/U5/A1 (AND2X1_RVT)                                    0.000     0.033     0.000                0.000      2.209 f
  rptr_empty/U5/Y (AND2X1_RVT)                                               0.030                          0.060      2.269 f
  rptr_empty/n92 (net)                          2        1.741                                              0.000      2.269 f
  rptr_empty/rbin_reg_0_/D (SDFFARX1_RVT)                          0.000     0.030     0.000                0.000      2.269 f
  data arrival time                                                                                                    2.269

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.119      1.781
  data required time                                                                                                   1.781
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.781
  data arrival time                                                                                                   -2.269
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.488


  Startpoint: wdata_in[7]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_7_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                   0.000      0.000
  clock network delay (ideal)                                                                0.100      0.100
  input external delay                                                                       0.000      0.100 f
  wdata_in[7] (in)                                            0.005                          0.005      0.105 f
  wdata_in[7] (net)              1        2.717                                              0.000      0.105 f
  U31/A (INVX4_RVT)                                 0.000     0.005     0.000                0.000      0.105 f
  U31/Y (INVX4_RVT)                                           0.050                          0.035      0.141 r
  n27 (net)                      1       21.031                                              0.000      0.141 r
  U32/A (INVX32_RVT)                                0.000     0.050     0.000                0.000      0.141 r
  U32/Y (INVX32_RVT)                                          0.616                          0.527      0.668 f
  n17 (net)                      1     2574.090                                              0.000      0.668 f
  io_r_wdata_in_7_/PADIO (I1025_NS)                 0.000     0.616     0.000                0.000      0.668 f
  io_r_wdata_in_7_/DOUT (I1025_NS)                            0.157                          0.457      1.124 f
  io_r_wdata_in_7__net (net)     1        1.426                                              0.000      1.124 f
  U35/A (INVX2_RVT)                                 0.000     0.157     0.000                0.000      1.124 f
  U35/Y (INVX2_RVT)                                           0.061                          0.037      1.161 r
  n35 (net)                      1        0.511                                              0.000      1.161 r
  wdata_reg_7_/D (SDFFASX1_RVT)                     0.000     0.061     0.000                0.000      1.161 r
  data arrival time                                                                                     1.161

  clock wclk2x (rise edge)                                                                   1.000      1.000
  clock network delay (ideal)                                                                0.100      1.100
  clock uncertainty                                                                         -0.100      1.000
  wdata_reg_7_/CLK (SDFFASX1_RVT)                                                            0.000      1.000 r
  library setup time                                                                        -0.135      0.865
  data required time                                                                                    0.865
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.865
  data arrival time                                                                                    -1.161
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                     -0.296


  Startpoint: wdata_in[6]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_6_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                   0.000      0.000
  clock network delay (ideal)                                                                0.100      0.100
  input external delay                                                                       0.000      0.100 f
  wdata_in[6] (in)                                            0.005                          0.005      0.105 f
  wdata_in[6] (net)              1        2.717                                              0.000      0.105 f
  U29/A (INVX4_RVT)                                 0.000     0.005     0.000                0.000      0.105 f
  U29/Y (INVX4_RVT)                                           0.050                          0.035      0.141 r
  n28 (net)                      1       21.031                                              0.000      0.141 r
  U30/A (INVX32_RVT)                                0.000     0.050     0.000                0.000      0.141 r
  U30/Y (INVX32_RVT)                                          0.616                          0.527      0.668 f
  n16 (net)                      1     2574.090                                              0.000      0.668 f
  io_r_wdata_in_6_/PADIO (I1025_NS)                 0.000     0.616     0.000                0.000      0.668 f
  io_r_wdata_in_6_/DOUT (I1025_NS)                            0.157                          0.456      1.124 f
  io_r_wdata_in_6__net (net)     1        0.508                                              0.000      1.124 f
  wdata_reg_6_/D (SDFFARX1_RVT)                     0.000     0.157     0.000                0.000      1.124 f
  data arrival time                                                                                     1.124

  clock wclk2x (rise edge)                                                                   1.000      1.000
  clock network delay (ideal)                                                                0.100      1.100
  clock uncertainty                                                                         -0.100      1.000
  wdata_reg_6_/CLK (SDFFARX1_RVT)                                                            0.000      1.000 r
  library setup time                                                                        -0.168      0.832
  data required time                                                                                    0.832
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.832
  data arrival time                                                                                    -1.124
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                     -0.292


  Startpoint: wdata_in[5]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_5_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                   0.000      0.000
  clock network delay (ideal)                                                                0.100      0.100
  input external delay                                                                       0.000      0.100 f
  wdata_in[5] (in)                                            0.005                          0.005      0.105 f
  wdata_in[5] (net)              1        2.717                                              0.000      0.105 f
  U27/A (INVX4_RVT)                                 0.000     0.005     0.000                0.000      0.105 f
  U27/Y (INVX4_RVT)                                           0.050                          0.035      0.141 r
  n29 (net)                      1       21.031                                              0.000      0.141 r
  U28/A (INVX32_RVT)                                0.000     0.050     0.000                0.000      0.141 r
  U28/Y (INVX32_RVT)                                          0.616                          0.527      0.668 f
  n15 (net)                      1     2574.090                                              0.000      0.668 f
  io_r_wdata_in_5_/PADIO (I1025_NS)                 0.000     0.616     0.000                0.000      0.668 f
  io_r_wdata_in_5_/DOUT (I1025_NS)                            0.157                          0.456      1.124 f
  io_r_wdata_in_5__net (net)     1        0.508                                              0.000      1.124 f
  wdata_reg_5_/D (SDFFARX1_RVT)                     0.000     0.157     0.000                0.000      1.124 f
  data arrival time                                                                                     1.124

  clock wclk2x (rise edge)                                                                   1.000      1.000
  clock network delay (ideal)                                                                0.100      1.100
  clock uncertainty                                                                         -0.100      1.000
  wdata_reg_5_/CLK (SDFFARX1_RVT)                                                            0.000      1.000 r
  library setup time                                                                        -0.168      0.832
  data required time                                                                                    0.832
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.832
  data arrival time                                                                                    -1.124
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                     -0.292


  Startpoint: wdata_in[4]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_4_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                   0.000      0.000
  clock network delay (ideal)                                                                0.100      0.100
  input external delay                                                                       0.000      0.100 f
  wdata_in[4] (in)                                            0.005                          0.005      0.105 f
  wdata_in[4] (net)              1        2.717                                              0.000      0.105 f
  U25/A (INVX4_RVT)                                 0.000     0.005     0.000                0.000      0.105 f
  U25/Y (INVX4_RVT)                                           0.050                          0.035      0.141 r
  n30 (net)                      1       21.031                                              0.000      0.141 r
  U26/A (INVX32_RVT)                                0.000     0.050     0.000                0.000      0.141 r
  U26/Y (INVX32_RVT)                                          0.616                          0.527      0.668 f
  n14 (net)                      1     2574.090                                              0.000      0.668 f
  io_r_wdata_in_4_/PADIO (I1025_NS)                 0.000     0.616     0.000                0.000      0.668 f
  io_r_wdata_in_4_/DOUT (I1025_NS)                            0.157                          0.456      1.124 f
  io_r_wdata_in_4__net (net)     1        0.508                                              0.000      1.124 f
  wdata_reg_4_/D (SDFFARX1_RVT)                     0.000     0.157     0.000                0.000      1.124 f
  data arrival time                                                                                     1.124

  clock wclk2x (rise edge)                                                                   1.000      1.000
  clock network delay (ideal)                                                                0.100      1.100
  clock uncertainty                                                                         -0.100      1.000
  wdata_reg_4_/CLK (SDFFARX1_RVT)                                                            0.000      1.000 r
  library setup time                                                                        -0.168      0.832
  data required time                                                                                    0.832
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.832
  data arrival time                                                                                    -1.124
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                     -0.292


  Startpoint: wdata_in[3]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_3_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                   0.000      0.000
  clock network delay (ideal)                                                                0.100      0.100
  input external delay                                                                       0.000      0.100 f
  wdata_in[3] (in)                                            0.005                          0.005      0.105 f
  wdata_in[3] (net)              1        2.717                                              0.000      0.105 f
  U23/A (INVX4_RVT)                                 0.000     0.005     0.000                0.000      0.105 f
  U23/Y (INVX4_RVT)                                           0.050                          0.035      0.141 r
  n31 (net)                      1       21.031                                              0.000      0.141 r
  U24/A (INVX32_RVT)                                0.000     0.050     0.000                0.000      0.141 r
  U24/Y (INVX32_RVT)                                          0.616                          0.527      0.668 f
  n13 (net)                      1     2574.090                                              0.000      0.668 f
  io_r_wdata_in_3_/PADIO (I1025_NS)                 0.000     0.616     0.000                0.000      0.668 f
  io_r_wdata_in_3_/DOUT (I1025_NS)                            0.157                          0.456      1.124 f
  io_r_wdata_in_3__net (net)     1        0.508                                              0.000      1.124 f
  wdata_reg_3_/D (SDFFARX1_RVT)                     0.000     0.157     0.000                0.000      1.124 f
  data arrival time                                                                                     1.124

  clock wclk2x (rise edge)                                                                   1.000      1.000
  clock network delay (ideal)                                                                0.100      1.100
  clock uncertainty                                                                         -0.100      1.000
  wdata_reg_3_/CLK (SDFFARX1_RVT)                                                            0.000      1.000 r
  library setup time                                                                        -0.168      0.832
  data required time                                                                                    0.832
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.832
  data arrival time                                                                                    -1.124
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                     -0.292


  Startpoint: wdata_in[2]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_2_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                   0.000      0.000
  clock network delay (ideal)                                                                0.100      0.100
  input external delay                                                                       0.000      0.100 f
  wdata_in[2] (in)                                            0.005                          0.005      0.105 f
  wdata_in[2] (net)              1        2.717                                              0.000      0.105 f
  U21/A (INVX4_RVT)                                 0.000     0.005     0.000                0.000      0.105 f
  U21/Y (INVX4_RVT)                                           0.050                          0.035      0.141 r
  n32 (net)                      1       21.031                                              0.000      0.141 r
  U22/A (INVX32_RVT)                                0.000     0.050     0.000                0.000      0.141 r
  U22/Y (INVX32_RVT)                                          0.616                          0.527      0.668 f
  n12 (net)                      1     2574.090                                              0.000      0.668 f
  io_r_wdata_in_2_/PADIO (I1025_NS)                 0.000     0.616     0.000                0.000      0.668 f
  io_r_wdata_in_2_/DOUT (I1025_NS)                            0.157                          0.456      1.124 f
  io_r_wdata_in_2__net (net)     1        0.508                                              0.000      1.124 f
  wdata_reg_2_/D (SDFFARX1_RVT)                     0.000     0.157     0.000                0.000      1.124 f
  data arrival time                                                                                     1.124

  clock wclk2x (rise edge)                                                                   1.000      1.000
  clock network delay (ideal)                                                                0.100      1.100
  clock uncertainty                                                                         -0.100      1.000
  wdata_reg_2_/CLK (SDFFARX1_RVT)                                                            0.000      1.000 r
  library setup time                                                                        -0.168      0.832
  data required time                                                                                    0.832
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.832
  data arrival time                                                                                    -1.124
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                     -0.292


  Startpoint: wdata_in[1]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_1_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                   0.000      0.000
  clock network delay (ideal)                                                                0.100      0.100
  input external delay                                                                       0.000      0.100 f
  wdata_in[1] (in)                                            0.005                          0.005      0.105 f
  wdata_in[1] (net)              1        2.717                                              0.000      0.105 f
  U19/A (INVX4_RVT)                                 0.000     0.005     0.000                0.000      0.105 f
  U19/Y (INVX4_RVT)                                           0.050                          0.035      0.141 r
  n33 (net)                      1       21.031                                              0.000      0.141 r
  U20/A (INVX32_RVT)                                0.000     0.050     0.000                0.000      0.141 r
  U20/Y (INVX32_RVT)                                          0.616                          0.527      0.668 f
  n11 (net)                      1     2574.090                                              0.000      0.668 f
  io_r_wdata_in_1_/PADIO (I1025_NS)                 0.000     0.616     0.000                0.000      0.668 f
  io_r_wdata_in_1_/DOUT (I1025_NS)                            0.157                          0.456      1.124 f
  io_r_wdata_in_1__net (net)     1        0.508                                              0.000      1.124 f
  wdata_reg_1_/D (SDFFARX1_RVT)                     0.000     0.157     0.000                0.000      1.124 f
  data arrival time                                                                                     1.124

  clock wclk2x (rise edge)                                                                   1.000      1.000
  clock network delay (ideal)                                                                0.100      1.100
  clock uncertainty                                                                         -0.100      1.000
  wdata_reg_1_/CLK (SDFFARX1_RVT)                                                            0.000      1.000 r
  library setup time                                                                        -0.168      0.832
  data required time                                                                                    0.832
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.832
  data arrival time                                                                                    -1.124
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                     -0.292


  Startpoint: wdata_in[0]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_0_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                   0.000      0.000
  clock network delay (ideal)                                                                0.100      0.100
  input external delay                                                                       0.000      0.100 f
  wdata_in[0] (in)                                            0.005                          0.005      0.105 f
  wdata_in[0] (net)              1        2.717                                              0.000      0.105 f
  U17/A (INVX4_RVT)                                 0.000     0.005     0.000                0.000      0.105 f
  U17/Y (INVX4_RVT)                                           0.050                          0.035      0.141 r
  n34 (net)                      1       21.031                                              0.000      0.141 r
  U18/A (INVX32_RVT)                                0.000     0.050     0.000                0.000      0.141 r
  U18/Y (INVX32_RVT)                                          0.616                          0.527      0.668 f
  n10 (net)                      1     2574.090                                              0.000      0.668 f
  io_r_wdata_in_0_/PADIO (I1025_NS)                 0.000     0.616     0.000                0.000      0.668 f
  io_r_wdata_in_0_/DOUT (I1025_NS)                            0.157                          0.456      1.124 f
  io_r_wdata_in_0__net (net)     1        0.508                                              0.000      1.124 f
  wdata_reg_0_/D (SDFFARX1_RVT)                     0.000     0.157     0.000                0.000      1.124 f
  data arrival time                                                                                     1.124

  clock wclk2x (rise edge)                                                                   1.000      1.000
  clock network delay (ideal)                                                                0.100      1.100
  clock uncertainty                                                                         -0.100      1.000
  wdata_reg_0_/CLK (SDFFARX1_RVT)                                                            0.000      1.000 r
  library setup time                                                                        -0.168      0.832
  data required time                                                                                    0.832
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.832
  data arrival time                                                                                    -1.124
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                     -0.292


  Startpoint: fifomem/genblk1_1__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)                        0.000     0.000     0.000                0.000      0.100 r
  fifomem/genblk1_1__U/O2[7] (SRAMLP2RW128x8)                                0.054                          0.116      0.216 f
  fifomem/n86 (net)                             1        0.575                                              0.000      0.216 f
  fifomem/U18/A4 (NAND4X0_RVT)                                     0.000     0.054     0.000                0.000      0.216 f
  fifomem/U18/Y (NAND4X0_RVT)                                                0.051                          0.058      0.274 r
  fifomem/n16 (net)                             1        0.614                                              0.000      0.274 r
  fifomem/U26/A1 (OR2X2_RVT)                                       0.000     0.051     0.000                0.000      0.274 r
  fifomem/U26/Y (OR2X2_RVT)                                                  0.043                          0.084      0.358 r
  fifomem/n24 (net)                             1        5.364                                              0.000      0.358 r
  fifomem/U40/A (INVX8_RVT)                                        0.000     0.043     0.000                0.000      0.358 r
  fifomem/U40/Y (INVX8_RVT)                                                  0.039                          0.035      0.393 f
  fifomem/rdata[7] (net)                        1       21.850                                              0.000      0.393 f
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)                                                           0.000      0.393 f
  io_l_rdata_7__net (net)                               21.850                                              0.000      0.393 f
  io_l_rdata_7_/DIN (D8I1025_NS)                                   0.000     0.039     0.000                0.000      0.393 f
  io_l_rdata_7_/PADIO (D8I1025_NS)                                           0.892                          1.383      1.776 f
  rdata[7] (net)                                1     1433.312                                              0.000      1.776 f
  rdata[7] (out)                                                   0.000     0.892     0.000                0.000      1.776 f
  data arrival time                                                                                                    1.776

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  output external delay                                                                                    -1.000      0.900
  data required time                                                                                                   0.900
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.900
  data arrival time                                                                                                   -1.776
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.876


  Startpoint: fifomem/genblk1_1__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[6] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)                        0.000     0.000     0.000                0.000      0.100 r
  fifomem/genblk1_1__U/O2[6] (SRAMLP2RW128x8)                                0.054                          0.116      0.216 f
  fifomem/n78 (net)                             1        0.575                                              0.000      0.216 f
  fifomem/U17/A4 (NAND4X0_RVT)                                     0.000     0.054     0.000                0.000      0.216 f
  fifomem/U17/Y (NAND4X0_RVT)                                                0.051                          0.058      0.274 r
  fifomem/n14 (net)                             1        0.614                                              0.000      0.274 r
  fifomem/U25/A1 (OR2X2_RVT)                                       0.000     0.051     0.000                0.000      0.274 r
  fifomem/U25/Y (OR2X2_RVT)                                                  0.043                          0.084      0.358 r
  fifomem/n23 (net)                             1        5.364                                              0.000      0.358 r
  fifomem/U39/A (INVX8_RVT)                                        0.000     0.043     0.000                0.000      0.358 r
  fifomem/U39/Y (INVX8_RVT)                                                  0.039                          0.035      0.393 f
  fifomem/rdata[6] (net)                        1       21.850                                              0.000      0.393 f
  fifomem/rdata[6] (fifomem_DATASIZE8_ADDRSIZE10)                                                           0.000      0.393 f
  io_l_rdata_6__net (net)                               21.850                                              0.000      0.393 f
  io_l_rdata_6_/DIN (D8I1025_NS)                                   0.000     0.039     0.000                0.000      0.393 f
  io_l_rdata_6_/PADIO (D8I1025_NS)                                           0.892                          1.383      1.776 f
  rdata[6] (net)                                1     1433.312                                              0.000      1.776 f
  rdata[6] (out)                                                   0.000     0.892     0.000                0.000      1.776 f
  data arrival time                                                                                                    1.776

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  output external delay                                                                                    -1.000      0.900
  data required time                                                                                                   0.900
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.900
  data arrival time                                                                                                   -1.776
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.876


  Startpoint: fifomem/genblk1_1__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[5] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)                        0.000     0.000     0.000                0.000      0.100 r
  fifomem/genblk1_1__U/O2[5] (SRAMLP2RW128x8)                                0.054                          0.116      0.216 f
  fifomem/n70 (net)                             1        0.575                                              0.000      0.216 f
  fifomem/U16/A4 (NAND4X0_RVT)                                     0.000     0.054     0.000                0.000      0.216 f
  fifomem/U16/Y (NAND4X0_RVT)                                                0.051                          0.058      0.274 r
  fifomem/n12 (net)                             1        0.614                                              0.000      0.274 r
  fifomem/U24/A1 (OR2X2_RVT)                                       0.000     0.051     0.000                0.000      0.274 r
  fifomem/U24/Y (OR2X2_RVT)                                                  0.043                          0.084      0.358 r
  fifomem/n22 (net)                             1        5.364                                              0.000      0.358 r
  fifomem/U38/A (INVX8_RVT)                                        0.000     0.043     0.000                0.000      0.358 r
  fifomem/U38/Y (INVX8_RVT)                                                  0.039                          0.035      0.393 f
  fifomem/rdata[5] (net)                        1       21.850                                              0.000      0.393 f
  fifomem/rdata[5] (fifomem_DATASIZE8_ADDRSIZE10)                                                           0.000      0.393 f
  io_l_rdata_5__net (net)                               21.850                                              0.000      0.393 f
  io_l_rdata_5_/DIN (D8I1025_NS)                                   0.000     0.039     0.000                0.000      0.393 f
  io_l_rdata_5_/PADIO (D8I1025_NS)                                           0.892                          1.383      1.776 f
  rdata[5] (net)                                1     1433.312                                              0.000      1.776 f
  rdata[5] (out)                                                   0.000     0.892     0.000                0.000      1.776 f
  data arrival time                                                                                                    1.776

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  output external delay                                                                                    -1.000      0.900
  data required time                                                                                                   0.900
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.900
  data arrival time                                                                                                   -1.776
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.876


  Startpoint: fifomem/genblk1_1__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[4] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)                        0.000     0.000     0.000                0.000      0.100 r
  fifomem/genblk1_1__U/O2[4] (SRAMLP2RW128x8)                                0.054                          0.116      0.216 f
  fifomem/n62 (net)                             1        0.575                                              0.000      0.216 f
  fifomem/U15/A4 (NAND4X0_RVT)                                     0.000     0.054     0.000                0.000      0.216 f
  fifomem/U15/Y (NAND4X0_RVT)                                                0.051                          0.058      0.274 r
  fifomem/n10 (net)                             1        0.614                                              0.000      0.274 r
  fifomem/U23/A1 (OR2X2_RVT)                                       0.000     0.051     0.000                0.000      0.274 r
  fifomem/U23/Y (OR2X2_RVT)                                                  0.043                          0.084      0.358 r
  fifomem/n21 (net)                             1        5.364                                              0.000      0.358 r
  fifomem/U37/A (INVX8_RVT)                                        0.000     0.043     0.000                0.000      0.358 r
  fifomem/U37/Y (INVX8_RVT)                                                  0.039                          0.035      0.393 f
  fifomem/rdata[4] (net)                        1       21.850                                              0.000      0.393 f
  fifomem/rdata[4] (fifomem_DATASIZE8_ADDRSIZE10)                                                           0.000      0.393 f
  io_l_rdata_4__net (net)                               21.850                                              0.000      0.393 f
  io_l_rdata_4_/DIN (D8I1025_NS)                                   0.000     0.039     0.000                0.000      0.393 f
  io_l_rdata_4_/PADIO (D8I1025_NS)                                           0.892                          1.383      1.776 f
  rdata[4] (net)                                1     1433.312                                              0.000      1.776 f
  rdata[4] (out)                                                   0.000     0.892     0.000                0.000      1.776 f
  data arrival time                                                                                                    1.776

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  output external delay                                                                                    -1.000      0.900
  data required time                                                                                                   0.900
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.900
  data arrival time                                                                                                   -1.776
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.876


  Startpoint: fifomem/genblk1_1__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[3] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)                        0.000     0.000     0.000                0.000      0.100 r
  fifomem/genblk1_1__U/O2[3] (SRAMLP2RW128x8)                                0.054                          0.116      0.216 f
  fifomem/n54 (net)                             1        0.575                                              0.000      0.216 f
  fifomem/U14/A4 (NAND4X0_RVT)                                     0.000     0.054     0.000                0.000      0.216 f
  fifomem/U14/Y (NAND4X0_RVT)                                                0.051                          0.058      0.274 r
  fifomem/n8 (net)                              1        0.614                                              0.000      0.274 r
  fifomem/U22/A1 (OR2X2_RVT)                                       0.000     0.051     0.000                0.000      0.274 r
  fifomem/U22/Y (OR2X2_RVT)                                                  0.043                          0.084      0.358 r
  fifomem/n20 (net)                             1        5.364                                              0.000      0.358 r
  fifomem/U36/A (INVX8_RVT)                                        0.000     0.043     0.000                0.000      0.358 r
  fifomem/U36/Y (INVX8_RVT)                                                  0.039                          0.035      0.393 f
  fifomem/rdata[3] (net)                        1       21.850                                              0.000      0.393 f
  fifomem/rdata[3] (fifomem_DATASIZE8_ADDRSIZE10)                                                           0.000      0.393 f
  io_l_rdata_3__net (net)                               21.850                                              0.000      0.393 f
  io_l_rdata_3_/DIN (D8I1025_NS)                                   0.000     0.039     0.000                0.000      0.393 f
  io_l_rdata_3_/PADIO (D8I1025_NS)                                           0.892                          1.383      1.776 f
  rdata[3] (net)                                1     1433.312                                              0.000      1.776 f
  rdata[3] (out)                                                   0.000     0.892     0.000                0.000      1.776 f
  data arrival time                                                                                                    1.776

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  output external delay                                                                                    -1.000      0.900
  data required time                                                                                                   0.900
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.900
  data arrival time                                                                                                   -1.776
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.876


  Startpoint: fifomem/genblk1_1__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[2] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)                        0.000     0.000     0.000                0.000      0.100 r
  fifomem/genblk1_1__U/O2[2] (SRAMLP2RW128x8)                                0.054                          0.116      0.216 f
  fifomem/n46 (net)                             1        0.575                                              0.000      0.216 f
  fifomem/U13/A4 (NAND4X0_RVT)                                     0.000     0.054     0.000                0.000      0.216 f
  fifomem/U13/Y (NAND4X0_RVT)                                                0.051                          0.058      0.274 r
  fifomem/n6 (net)                              1        0.614                                              0.000      0.274 r
  fifomem/U21/A1 (OR2X2_RVT)                                       0.000     0.051     0.000                0.000      0.274 r
  fifomem/U21/Y (OR2X2_RVT)                                                  0.043                          0.084      0.358 r
  fifomem/n19 (net)                             1        5.364                                              0.000      0.358 r
  fifomem/U35/A (INVX8_RVT)                                        0.000     0.043     0.000                0.000      0.358 r
  fifomem/U35/Y (INVX8_RVT)                                                  0.039                          0.035      0.393 f
  fifomem/rdata[2] (net)                        1       21.850                                              0.000      0.393 f
  fifomem/rdata[2] (fifomem_DATASIZE8_ADDRSIZE10)                                                           0.000      0.393 f
  io_l_rdata_2__net (net)                               21.850                                              0.000      0.393 f
  io_l_rdata_2_/DIN (D8I1025_NS)                                   0.000     0.039     0.000                0.000      0.393 f
  io_l_rdata_2_/PADIO (D8I1025_NS)                                           0.892                          1.383      1.776 f
  rdata[2] (net)                                1     1433.312                                              0.000      1.776 f
  rdata[2] (out)                                                   0.000     0.892     0.000                0.000      1.776 f
  data arrival time                                                                                                    1.776

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  output external delay                                                                                    -1.000      0.900
  data required time                                                                                                   0.900
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.900
  data arrival time                                                                                                   -1.776
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.876


  Startpoint: fifomem/genblk1_1__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[1] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)                        0.000     0.000     0.000                0.000      0.100 r
  fifomem/genblk1_1__U/O2[1] (SRAMLP2RW128x8)                                0.054                          0.116      0.216 f
  fifomem/n38 (net)                             1        0.575                                              0.000      0.216 f
  fifomem/U12/A4 (NAND4X0_RVT)                                     0.000     0.054     0.000                0.000      0.216 f
  fifomem/U12/Y (NAND4X0_RVT)                                                0.051                          0.058      0.274 r
  fifomem/n4 (net)                              1        0.614                                              0.000      0.274 r
  fifomem/U20/A1 (OR2X2_RVT)                                       0.000     0.051     0.000                0.000      0.274 r
  fifomem/U20/Y (OR2X2_RVT)                                                  0.043                          0.084      0.358 r
  fifomem/n18 (net)                             1        5.364                                              0.000      0.358 r
  fifomem/U34/A (INVX8_RVT)                                        0.000     0.043     0.000                0.000      0.358 r
  fifomem/U34/Y (INVX8_RVT)                                                  0.039                          0.035      0.393 f
  fifomem/rdata[1] (net)                        1       21.850                                              0.000      0.393 f
  fifomem/rdata[1] (fifomem_DATASIZE8_ADDRSIZE10)                                                           0.000      0.393 f
  io_l_rdata_1__net (net)                               21.850                                              0.000      0.393 f
  io_l_rdata_1_/DIN (D8I1025_NS)                                   0.000     0.039     0.000                0.000      0.393 f
  io_l_rdata_1_/PADIO (D8I1025_NS)                                           0.892                          1.383      1.776 f
  rdata[1] (net)                                1     1433.312                                              0.000      1.776 f
  rdata[1] (out)                                                   0.000     0.892     0.000                0.000      1.776 f
  data arrival time                                                                                                    1.776

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  output external delay                                                                                    -1.000      0.900
  data required time                                                                                                   0.900
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.900
  data arrival time                                                                                                   -1.776
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.876


  Startpoint: fifomem/genblk1_1__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[0] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)                        0.000     0.000     0.000                0.000      0.100 r
  fifomem/genblk1_1__U/O2[0] (SRAMLP2RW128x8)                                0.054                          0.116      0.216 f
  fifomem/n30 (net)                             1        0.575                                              0.000      0.216 f
  fifomem/U11/A4 (NAND4X0_RVT)                                     0.000     0.054     0.000                0.000      0.216 f
  fifomem/U11/Y (NAND4X0_RVT)                                                0.051                          0.058      0.274 r
  fifomem/n2 (net)                              1        0.614                                              0.000      0.274 r
  fifomem/U19/A1 (OR2X2_RVT)                                       0.000     0.051     0.000                0.000      0.274 r
  fifomem/U19/Y (OR2X2_RVT)                                                  0.043                          0.084      0.358 r
  fifomem/n17 (net)                             1        5.364                                              0.000      0.358 r
  fifomem/U33/A (INVX8_RVT)                                        0.000     0.043     0.000                0.000      0.358 r
  fifomem/U33/Y (INVX8_RVT)                                                  0.039                          0.035      0.393 f
  fifomem/rdata[0] (net)                        1       21.850                                              0.000      0.393 f
  fifomem/rdata[0] (fifomem_DATASIZE8_ADDRSIZE10)                                                           0.000      0.393 f
  io_l_rdata_0__net (net)                               21.850                                              0.000      0.393 f
  io_l_rdata_0_/DIN (D8I1025_NS)                                   0.000     0.039     0.000                0.000      0.393 f
  io_l_rdata_0_/PADIO (D8I1025_NS)                                           0.892                          1.383      1.776 f
  rdata[0] (net)                                1     1433.312                                              0.000      1.776 f
  rdata[0] (out)                                                   0.000     0.892     0.000                0.000      1.776 f
  data arrival time                                                                                                    1.776

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  output external delay                                                                                    -1.000      0.900
  data required time                                                                                                   0.900
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.900
  data arrival time                                                                                                   -1.776
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.876


  Startpoint: rptr_empty/rempty_reg
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rempty (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  rptr_empty/rempty_reg/CLK (SDFFASX2_RVT)                         0.000     0.000     0.000                0.000      0.100 r
  rptr_empty/rempty_reg/QN (SDFFASX2_RVT)                                    0.086                          0.179      0.279 r
  rptr_empty/rempty_BAR (net)                   4        6.960                                              0.000      0.279 r
  rptr_empty/rempty_BAR (rptr_empty_ADDRSIZE10)                                                             0.000      0.279 r
  io_t_rempty_net (net)                                  6.960                                              0.000      0.279 r
  U14/A (INVX8_RVT)                                                0.000     0.086     0.000                0.000      0.279 r
  U14/Y (INVX8_RVT)                                                          0.056                          0.043      0.321 f
  n38 (net)                                     1       21.850                                              0.000      0.321 f
  io_t_rempty/DIN (D8I1025_NS)                                     0.000     0.056     0.000                0.000      0.321 f
  io_t_rempty/PADIO (D8I1025_NS)                                             0.889                          1.389      1.710 f
  rempty (net)                                  1     1433.312                                              0.000      1.710 f
  rempty (out)                                                     0.000     0.889     0.000                0.000      1.710 f
  data arrival time                                                                                                    1.710

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  output external delay                                                                                    -1.000      0.900
  data required time                                                                                                   0.900
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.900
  data arrival time                                                                                                   -1.710
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.810


  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wfull (output port clocked by wclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                           0.000     0.000     0.000                0.000      0.100 r
  wptr_full/wfull_reg/QN (SDFFARX1_RVT)                                      0.051                          0.127      0.227 r
  wptr_full/wfull_BAR (net)                     3        1.934                                              0.000      0.227 r
  wptr_full/wfull_BAR (wptr_full_ADDRSIZE10)                                                                0.000      0.227 r
  io_t_wfull_net (net)                                   1.934                                              0.000      0.227 r
  U13/A (IBUFFX16_RVT)                                             0.000     0.051     0.000                0.000      0.227 r
  U13/Y (IBUFFX16_RVT)                                                       0.031                          0.087      0.314 f
  n37 (net)                                     1       21.850                                              0.000      0.314 f
  io_t_wfull/DIN (D8I1025_NS)                                      0.000     0.031     0.000                0.000      0.314 f
  io_t_wfull/PADIO (D8I1025_NS)                                              0.893                          1.380      1.695 f
  wfull (net)                                   1     1433.312                                              0.000      1.695 f
  wfull (out)                                                      0.000     0.893     0.000                0.000      1.695 f
  data arrival time                                                                                                    1.695

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  output external delay                                                                                    -1.000      0.900
  data required time                                                                                                   0.900
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.900
  data arrival time                                                                                                   -1.695
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.795


1
