{:input (genetic.crossover/dumb-crossover 1695843379 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-names-remove-clause 1407173735 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , wire2_47, wire3_22, \\wire28_:missing_36 , \\wire29_:missing_36_38 );\n  wire \\:missing_edge ;\n  wire wire12_14;\n  wire \\wire15_:missing_17_19 ;\n  wire \\wire15_:missing_17_22 ;\n  wire wire16_18_39;\n  wire wire17_18;\n  wire wire20;\n  wire wire25_27;\n  input \\wire28_:missing_36 ;\n  wire \\wire28_:missing_36 ;\n  input \\wire29_:missing_36_38 ;\n  wire \\wire29_:missing_36_38 ;\n  output wire2_47;\n  wire wire2_47;\n  wire \\wire31_45_:missing ;\n  wire wire32_37;\n  wire wire32_47;\n  wire wire33_38;\n  wire wire34_47;\n  wire \\wire34_:missing ;\n  wire \\wire35_:missing ;\n  wire \\wire39_40_:missing_22 ;\n  output wire3_22;\n  wire wire3_22;\n  wire wire40_14;\n  wire \\wire40_20_:missing ;\n  wire \\wire40_21_24_26_:missing ;\n  wire \\wire40_35_:missing_38 ;\n  wire wire40_37;\n  wire wire40_41;\n  wire wire40_42;\n  wire wire40_43;\n  wire \\wire40_44_:missing_46 ;\n  wire wire40_9;\n  wire wire40_9_11_13;\n  wire \\wire40_:missing_10_13 ;\n  wire wire41_42_39;\n  wire wire43;\n  wire wire44;\n  wire wire46;\n  wire wire5_10;\n  wire wire5_12;\n  wire wire6_25;\n  wire \\wire6_:missing ;\n  wire wire7_16;\n  wire wire8_16;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_11 ;\n  wire \\wire:missing_13 ;\n  wire \\wire:missing_14_27 ;\n  wire \\wire:missing_18 ;\n  wire \\wire:missing_36 ;\n  wire \\wire:missing_41 ;\n  wire \\wire:missing_47 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire5_12 = 2'h1 >> wire5_10;\n  assign \\wire:missing_14_27  = 4'h8 >> { wire40_14, wire12_14 };\n  assign \\wire:missing_edge  = 4'h4 >> { \\wire15_:missing_17_19 , \\wire15_:missing_17_22  };\n  assign wire8_16 = 4'h6 >> { wire7_16, wire16_18_39 };\n  assign wire17_18 = 4'h8 >> { \\wire15_:missing_17_19 , \\wire15_:missing_17_22  };\n  assign \\wire:missing_18  = 4'h8 >> { wire16_18_39, wire17_18 };\n  assign \\wire6_:missing  = 2'h1 >> wire6_25;\n  assign \\wire:missing_edge  = 2'hx >> \\wire40_21_24_26_:missing ;\n  assign wire32_37 = 2'h1 >> wire32_47;\n  assign \\wire:missing_edge  = 2'h1 >> wire33_38;\n  assign \\wire34_:missing  = 2'h1 >> wire34_47;\n  assign \\wire35_:missing  = 4'h6 >> { \\wire40_35_:missing_38 , \\wire:missing_edge  };\n  assign \\wire:missing_36  = 4'h8 >> { \\wire29_:missing_36_38 , \\wire28_:missing_36  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire32_37, wire40_37 };\n  assign wire7_16 = 2'h1 >> \\wire:missing_edge ;\n  assign wire33_38 = 4'h8 >> { \\wire40_35_:missing_38 , \\wire29_:missing_36_38  };\n  assign wire16_18_39 = 4'h4 >> { \\wire39_40_:missing_22 , \\wire39_40_:missing_22  };\n  assign \\wire40_:missing_10_13  = 4'h8 >> { \\wire39_40_:missing_22 , \\wire39_40_:missing_22  };\n  assign \\wire:missing_41  = 4'h6 >> { wire40_41, wire41_42_39 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire41_42_39, wire40_42 };\n  assign wire43 = 2'hx >> wire40_43;\n  assign \\wire:missing_edge  = 2'h1 >> wire8_16;\n  assign \\wire9_:missing  = 4'h6 >> { wire40_9_11_13, wire40_9 };\n  assign wire5_10 = 4'h8 >> { \\wire40_:missing_10_13 , \\wire:missing_edge  };\n  assign \\wire:missing_11  = 4'h8 >> { wire40_9_11_13, \\wire:missing_edge  };\n  assign wire12_14 = 4'h8 >> { \\wire:missing_edge , wire5_12 };\n  assign \\wire:missing_13  = 4'h8 >> { wire40_9_11_13, \\wire40_:missing_10_13  };\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire31_45_:missing  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire2_47 = \\wire:missing_47 ;\n  assign wire46 = \\wire40_44_:missing_46 ;\n  assign \\wire:missing_edge  = \\wire31_45_:missing ;\n  assign wire44 = \\wire40_44_:missing_46 ;\n  assign wire25_27 = \\wire:missing_14_27 ;\n  assign wire6_25 = wire25_27;\n  assign \\wire:missing_edge  = \\wire40_21_24_26_:missing ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire3_22 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire40_21_24_26_:missing ;\n  assign wire20 = \\wire40_20_:missing ;\n  assign \\wire15_:missing_17_19  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/2C385712.v:3.1-102.10\" *)\nmodule postsynth(\\wire:missing_edge , wire2_47, wire3_22, \\wire28_:missing_36 , \\wire29_:missing_36_38 );\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2C385712.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2C385712.v:6.8-6.30\" *)\n  wire \\wire15_:missing_17_19 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2C385712.v:12.9-12.28\" *)\n  input \\wire28_:missing_36 ;\n  wire \\wire28_:missing_36 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2C385712.v:14.9-14.31\" *)\n  input \\wire29_:missing_36_38 ;\n  wire \\wire29_:missing_36_38 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2C385712.v:16.10-16.18\" *)\n  output wire2_47;\n  wire wire2_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2C385712.v:18.8-18.27\" *)\n  wire \\wire31_45_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2C385712.v:26.10-26.18\" *)\n  output wire3_22;\n  wire wire3_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2C385712.v:30.8-30.33\" *)\n  wire \\wire40_21_24_26_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2C385712.v:48.8-48.16\" *)\n  wire wire7_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2C385712.v:57.8-57.24\" *)\n  wire \\wire:missing_47 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2C385712.v:58.9-58.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire15_:missing_17_19  = 1'h1;\n  assign wire2_47 = 1'hx;\n  assign \\wire31_45_:missing  = 1'h1;\n  assign wire3_22 = 1'h1;\n  assign \\wire40_21_24_26_:missing  = 1'h1;\n  assign wire7_16 = 1'h0;\n  assign \\wire:missing_47  = 1'hx;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  3:08:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f/src/top.v'.\nSBY  3:08:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f] Copy '/tmp/fuzzmount2DDF5D8C/2C385712.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f/src/2C385712.v'.\nSBY  3:08:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f] Copy '/tmp/fuzzmount2DDF5D8C/2C385712.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f/src/2C385712.post.v'.\nSBY  3:08:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f] engine_0: abc pdr\nSBY  3:08:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:08:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/2C385712.v:81$44_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/2C385712.v:81$44.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:08:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/2C385712.v:79$42_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/2C385712.v:79$42.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:08:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/2C385712.v:73$36_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/2C385712.v:73$36.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:08:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/2C385712.v:69$32_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/2C385712.v:69$32.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:08:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/2C385712.v:62$25_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/2C385712.v:62$25.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:08:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f] base: Warning: Wire presynth.\\wire2_47 is used but has no driver.\nSBY  3:08:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f] base: finished (returncode=0)\nSBY  3:08:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:08:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f] aig: Warning: Wire presynth.\\wire2_47 is used but has no driver.\nSBY  3:08:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f] aig: finished (returncode=0)\nSBY  3:08:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:08:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:08:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f] engine_0: Warning: The network has no constraints.\nSBY  3:08:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:08:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f] engine_0: finished (returncode=0)\nSBY  3:08:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f] engine_0: Status returned by engine: FAIL\nSBY  3:08:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  3:08:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:08:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:08:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f'.\nSBY  3:08:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpb2qua74f] DONE (FAIL, rc=2)\n", :err ""}}}