#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000025119a8bb10 .scope module, "tb_shift_register" "tb_shift_register" 2 26;
 .timescale 0 0;
v0000025119b212a0_0 .net "A", 15 0, v0000025119aa3340_0;  1 drivers
v0000025119b21340_0 .net "B", 15 0, v0000025119aa30e0_0;  1 drivers
v0000025119b213e0_0 .net "C", 15 0, v0000025119a8ddf0_0;  1 drivers
v0000025119b21480_0 .net "D", 15 0, v0000025119a8de90_0;  1 drivers
v0000025119b21520_0 .net "E", 15 0, v0000025119a8df30_0;  1 drivers
v0000025119b215c0_0 .net "F", 15 0, v0000025119a8dfd0_0;  1 drivers
v0000025119b21750_0 .net "G", 15 0, v0000025119b21020_0;  1 drivers
v0000025119b21bb0_0 .net "H", 15 0, v0000025119b210c0_0;  1 drivers
v0000025119b216b0_0 .var "clk", 0 0;
v0000025119b22010_0 .var "shift_in", 0 0;
S_0000025119a8dc60 .scope module, "dut" "shift_register16x8" 2 33, 2 1 0, S_0000025119a8bb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "shift_in";
    .port_info 2 /OUTPUT 16 "A";
    .port_info 3 /OUTPUT 16 "B";
    .port_info 4 /OUTPUT 16 "C";
    .port_info 5 /OUTPUT 16 "D";
    .port_info 6 /OUTPUT 16 "E";
    .port_info 7 /OUTPUT 16 "F";
    .port_info 8 /OUTPUT 16 "G";
    .port_info 9 /OUTPUT 16 "H";
v0000025119aa3340_0 .var "A", 15 0;
v0000025119aa30e0_0 .var "B", 15 0;
v0000025119a8ddf0_0 .var "C", 15 0;
v0000025119a8de90_0 .var "D", 15 0;
v0000025119a8df30_0 .var "E", 15 0;
v0000025119a8dfd0_0 .var "F", 15 0;
v0000025119b21020_0 .var "G", 15 0;
v0000025119b210c0_0 .var "H", 15 0;
v0000025119b21160_0 .net "clk", 0 0, v0000025119b216b0_0;  1 drivers
v0000025119b21200_0 .net "shift_in", 0 0, v0000025119b22010_0;  1 drivers
E_0000025119a8adb0 .event posedge, v0000025119b21160_0;
    .scope S_0000025119a8dc60;
T_0 ;
    %wait E_0000025119a8adb0;
    %load/vec4 v0000025119b21200_0;
    %pad/u 16;
    %assign/vec4 v0000025119aa3340_0, 0;
    %load/vec4 v0000025119aa3340_0;
    %assign/vec4 v0000025119aa30e0_0, 0;
    %load/vec4 v0000025119aa30e0_0;
    %assign/vec4 v0000025119a8ddf0_0, 0;
    %load/vec4 v0000025119a8ddf0_0;
    %assign/vec4 v0000025119a8de90_0, 0;
    %load/vec4 v0000025119a8de90_0;
    %assign/vec4 v0000025119a8df30_0, 0;
    %load/vec4 v0000025119a8df30_0;
    %assign/vec4 v0000025119a8dfd0_0, 0;
    %load/vec4 v0000025119a8dfd0_0;
    %assign/vec4 v0000025119b21020_0, 0;
    %load/vec4 v0000025119b21020_0;
    %assign/vec4 v0000025119b210c0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0000025119a8bb10;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025119b216b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025119b22010_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025119b22010_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025119b22010_0, 0, 1;
    %delay 80, 0;
    %load/vec4 v0000025119b212a0_0;
    %cmpi/e 1, 0, 16;
    %flag_get/vec4 4;
    %jmp/0 T_1.8, 4;
    %load/vec4 v0000025119b21340_0;
    %pushi/vec4 2, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.8;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_1.7, 14;
    %load/vec4 v0000025119b213e0_0;
    %pushi/vec4 4, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.7;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_1.6, 13;
    %load/vec4 v0000025119b21480_0;
    %pushi/vec4 8, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_1.5, 12;
    %load/vec4 v0000025119b21520_0;
    %pushi/vec4 16, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.5;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_1.4, 11;
    %load/vec4 v0000025119b215c0_0;
    %pushi/vec4 32, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.3, 10;
    %load/vec4 v0000025119b21750_0;
    %pushi/vec4 64, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0000025119b21bb0_0;
    %pushi/vec4 128, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 2 58 "$display", "Shift register test passed!" {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %vpi_call 2 60 "$display", "Shift register test failed!" {0 0 0};
T_1.1 ;
    %delay 10, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000025119a8bb10;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0000025119b216b0_0;
    %inv;
    %store/vec4 v0000025119b216b0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "724.v";
