# UART-Designing-using-VERILOG-HDL-
This project successfully built UART through Verilog HDL language, respectively simulated the  sending and receiving modules, took into account the speed and accuracy, realized the high-speed and accurate information exchange between the computer and peripheral, and achieved the ideal result.
â–ª Tools Used: Xilinx Vivado
