

================================================================
== Vivado HLS Report for 'linear_activation_1'
================================================================
* Date:           Sun Apr 22 02:00:09 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mnist
* Solution:       base
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   81|   81|   81|   81|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- NewInput  |   66|   66|         4|          1|          1|    64|    yes   |
        |- Result    |   11|   11|         3|          1|          1|    10|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     30|       0|    749|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     55|
|Memory           |        3|      -|       8|      2|
|Multiplexer      |        -|      -|       -|    222|
|Register         |        0|      -|     880|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        3|     30|     888|   1060|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|     13|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |mnist_mux_104_32_hbi_U82  |mnist_mux_104_32_hbi  |        0|      0|  0|  55|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      0|  0|  55|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |L2_WEIGHTS_V_U  |linear_activationfYi  |        3|  0|   0|    64|   80|     1|         5120|
    |L2_BIAS_V_U     |linear_activationg8j  |        0|  8|   2|    10|    8|     1|           80|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                      |        3|  8|   2|    74|   88|     2|         5200|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_12_1_fu_424_p2                |     *    |      3|  0|  20|           8|          32|
    |tmp_12_2_fu_432_p2                |     *    |      3|  0|  20|           8|          32|
    |tmp_12_3_fu_440_p2                |     *    |      3|  0|  20|           8|          32|
    |tmp_12_4_fu_448_p2                |     *    |      3|  0|  20|           8|          32|
    |tmp_12_5_fu_456_p2                |     *    |      3|  0|  20|           8|          32|
    |tmp_12_6_fu_464_p2                |     *    |      3|  0|  20|           8|          32|
    |tmp_12_7_fu_472_p2                |     *    |      3|  0|  20|           8|          32|
    |tmp_12_8_fu_480_p2                |     *    |      3|  0|  20|           8|          32|
    |tmp_12_9_fu_488_p2                |     *    |      3|  0|  20|           8|          32|
    |tmp_3_fu_416_p2                   |     *    |      3|  0|  20|           8|          32|
    |acc_0_V_1_fu_493_p2               |     +    |      0|  0|  39|          32|          32|
    |acc_1_V_1_fu_498_p2               |     +    |      0|  0|  39|          32|          32|
    |acc_2_V_1_fu_503_p2               |     +    |      0|  0|  39|          32|          32|
    |acc_3_V_1_fu_508_p2               |     +    |      0|  0|  39|          32|          32|
    |acc_4_V_1_fu_513_p2               |     +    |      0|  0|  39|          32|          32|
    |acc_5_V_1_fu_518_p2               |     +    |      0|  0|  39|          32|          32|
    |acc_6_V_1_fu_523_p2               |     +    |      0|  0|  39|          32|          32|
    |acc_7_V_1_fu_528_p2               |     +    |      0|  0|  39|          32|          32|
    |acc_8_V_1_fu_533_p2               |     +    |      0|  0|  39|          32|          32|
    |acc_9_V_1_fu_538_p2               |     +    |      0|  0|  39|          32|          32|
    |ii_2_fu_308_p2                    |     +    |      0|  0|  15|           7|           1|
    |ires_1_fu_549_p2                  |     +    |      0|  0|  13|           4|           1|
    |tmp_V_fu_590_p2                   |     +    |      0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   8|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state9_pp1_stage0_iter2  |    and   |      0|  0|   8|           1|           1|
    |exitcond5_fu_302_p2               |   icmp   |      0|  0|  11|           7|           8|
    |exitcond_fu_543_p2                |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_state1                   |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   8|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   8|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |     30|  0| 749|         465|         697|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |acc_0_V_reg_267                |   9|          2|   32|         64|
    |acc_1_V_reg_255                |   9|          2|   32|         64|
    |acc_2_V_reg_243                |   9|          2|   32|         64|
    |acc_3_V_reg_231                |   9|          2|   32|         64|
    |acc_4_V_reg_219                |   9|          2|   32|         64|
    |acc_5_V_reg_207                |   9|          2|   32|         64|
    |acc_6_V_reg_195                |   9|          2|   32|         64|
    |acc_7_V_reg_183                |   9|          2|   32|         64|
    |acc_8_V_reg_171                |   9|          2|   32|         64|
    |acc_9_V_reg_159                |   9|          2|   32|         64|
    |ap_NS_fsm                      |  33|          6|    1|          6|
    |ap_done                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2        |   9|          2|    1|          2|
    |ap_phi_mux_ires_phi_fu_294_p4  |   9|          2|    4|          8|
    |data_in_V_V_blk_n              |   9|          2|    1|          2|
    |data_out_V_V_blk_n             |   9|          2|    1|          2|
    |ii_reg_279                     |   9|          2|    7|         14|
    |ires_reg_290                   |   9|          2|    4|          8|
    |real_start                     |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 222|         48|  344|        692|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |acc_0_V_reg_267                    |  32|   0|   32|          0|
    |acc_1_V_reg_255                    |  32|   0|   32|          0|
    |acc_2_V_reg_243                    |  32|   0|   32|          0|
    |acc_3_V_reg_231                    |  32|   0|   32|          0|
    |acc_4_V_reg_219                    |  32|   0|   32|          0|
    |acc_5_V_reg_207                    |  32|   0|   32|          0|
    |acc_6_V_reg_195                    |  32|   0|   32|          0|
    |acc_7_V_reg_183                    |  32|   0|   32|          0|
    |acc_8_V_reg_171                    |  32|   0|   32|          0|
    |acc_9_V_reg_159                    |  32|   0|   32|          0|
    |ap_CS_fsm                          |   5|   0|    5|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |   1|   0|    1|          0|
    |ap_reg_pp1_iter1_exitcond_reg_774  |   1|   0|    1|          0|
    |exitcond5_reg_596                  |   1|   0|    1|          0|
    |exitcond_reg_774                   |   1|   0|    1|          0|
    |ii_reg_279                         |   7|   0|    7|          0|
    |ires_1_reg_778                     |   4|   0|    4|          0|
    |ires_reg_290                       |   4|   0|    4|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |tmp_10_reg_649                     |   8|   0|    8|          0|
    |tmp_11_reg_654                     |   8|   0|    8|          0|
    |tmp_12_1_reg_679                   |  32|   0|   32|          0|
    |tmp_12_2_reg_684                   |  32|   0|   32|          0|
    |tmp_12_3_reg_689                   |  32|   0|   32|          0|
    |tmp_12_4_reg_694                   |  32|   0|   32|          0|
    |tmp_12_5_reg_699                   |  32|   0|   32|          0|
    |tmp_12_6_reg_704                   |  32|   0|   32|          0|
    |tmp_12_7_reg_709                   |  32|   0|   32|          0|
    |tmp_12_8_reg_714                   |  32|   0|   32|          0|
    |tmp_12_9_reg_719                   |  32|   0|   32|          0|
    |tmp_12_reg_659                     |   8|   0|    8|          0|
    |tmp_13_reg_664                     |   8|   0|    8|          0|
    |tmp_14_reg_669                     |   8|   0|    8|          0|
    |tmp_1_reg_624                      |   8|   0|    8|          0|
    |tmp_3_reg_674                      |  32|   0|   32|          0|
    |tmp_4_reg_629                      |   8|   0|    8|          0|
    |tmp_5_reg_634                      |   8|   0|    8|          0|
    |tmp_6_reg_639                      |   8|   0|    8|          0|
    |tmp_9_reg_644                      |   8|   0|    8|          0|
    |tmp_V_1_reg_610                    |  32|   0|   32|          0|
    |tmp_V_reg_788                      |  32|   0|   32|          0|
    |exitcond5_reg_596                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 880|  32|  817|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------+-----+-----+------------+---------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | linear_activation.1 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | linear_activation.1 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | linear_activation.1 | return value |
|start_full_n         |  in |    1| ap_ctrl_hs | linear_activation.1 | return value |
|ap_done              | out |    1| ap_ctrl_hs | linear_activation.1 | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | linear_activation.1 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | linear_activation.1 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | linear_activation.1 | return value |
|start_out            | out |    1| ap_ctrl_hs | linear_activation.1 | return value |
|start_write          | out |    1| ap_ctrl_hs | linear_activation.1 | return value |
|data_in_V_V_dout     |  in |   32|   ap_fifo  |     data_in_V_V     |    pointer   |
|data_in_V_V_empty_n  |  in |    1|   ap_fifo  |     data_in_V_V     |    pointer   |
|data_in_V_V_read     | out |    1|   ap_fifo  |     data_in_V_V     |    pointer   |
|data_out_V_V_din     | out |   32|   ap_fifo  |     data_out_V_V    |    pointer   |
|data_out_V_V_full_n  |  in |    1|   ap_fifo  |     data_out_V_V    |    pointer   |
|data_out_V_V_write   | out |    1|   ap_fifo  |     data_out_V_V    |    pointer   |
+---------------------+-----+-----+------------+---------------------+--------------+

