Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jun  5 02:09:47 2019
| Host         : DESKTOP-9NGIUQU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.262       -1.775                     17                26782        0.017        0.000                      0                26782        3.750        0.000                       0                  9975  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.262       -1.775                     17                26782        0.017        0.000                      0                26782        3.750        0.000                       0                  9975  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           17  Failing Endpoints,  Worst Slack       -0.262ns,  Total Violation       -1.775ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.262ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/tmp_36_reg_2200_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.734ns  (logic 7.389ns (75.906%)  route 2.345ns (24.094%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       1.845     3.139    design_1_i/rcReceiver_0/U0/ap_clk
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.345 r  design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.347    design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.865 r  design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2__0/P[18]
                         net (fo=3, routed)           1.214    10.078    design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2__0_n_87
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.150    10.228 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195[55]_i_4/O
                         net (fo=2, routed)           0.630    10.858    design_1_i/rcReceiver_0/U0/mul1_reg_2195[55]_i_4_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724    11.582 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.582    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[55]_i_1_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.699 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.699    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[59]_i_1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.816 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.816    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[63]_i_1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.933 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.933    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[67]_i_1_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.050 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.050    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[71]_i_1_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.373 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[75]_i_1/O[1]
                         net (fo=2, routed)           0.500    12.873    design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2__4[73]
    SLICE_X15Y47         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_2200_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       1.581    12.760    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X15Y47         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_2200_reg[11]/C
                         clock pessimism              0.230    12.990    
                         clock uncertainty           -0.154    12.836    
    SLICE_X15Y47         FDRE (Setup_fdre_C_D)       -0.225    12.611    design_1_i/rcReceiver_0/U0/tmp_36_reg_2200_reg[11]
  -------------------------------------------------------------------
                         required time                         12.611    
                         arrival time                         -12.873    
  -------------------------------------------------------------------
                         slack                                 -0.262    

Slack (VIOLATED) :        -0.226ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.727ns  (logic 7.264ns (74.682%)  route 2.463ns (25.318%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       1.845     3.139    design_1_i/rcReceiver_0/U0/ap_clk
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.345 r  design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.347    design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.865 r  design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2__0/P[18]
                         net (fo=3, routed)           1.214    10.078    design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2__0_n_87
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.150    10.228 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195[55]_i_4/O
                         net (fo=2, routed)           0.630    10.858    design_1_i/rcReceiver_0/U0/mul1_reg_2195[55]_i_4_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724    11.582 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.582    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[55]_i_1_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.699 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.699    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[59]_i_1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.816 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.816    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[63]_i_1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.933 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.933    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[67]_i_1_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.248 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[71]_i_1/O[3]
                         net (fo=2, routed)           0.617    12.865    design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2__4[71]
    SLICE_X14Y46         FDRE                                         r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       1.580    12.759    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X14Y46         FDRE                                         r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[71]/C
                         clock pessimism              0.230    12.989    
                         clock uncertainty           -0.154    12.835    
    SLICE_X14Y46         FDRE (Setup_fdre_C_D)       -0.196    12.639    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[71]
  -------------------------------------------------------------------
                         required time                         12.639    
                         arrival time                         -12.865    
  -------------------------------------------------------------------
                         slack                                 -0.226    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.718ns  (logic 7.389ns (76.036%)  route 2.329ns (23.964%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       1.845     3.139    design_1_i/rcReceiver_0/U0/ap_clk
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.345 r  design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.347    design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.865 r  design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2__0/P[18]
                         net (fo=3, routed)           1.214    10.078    design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2__0_n_87
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.150    10.228 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195[55]_i_4/O
                         net (fo=2, routed)           0.630    10.858    design_1_i/rcReceiver_0/U0/mul1_reg_2195[55]_i_4_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724    11.582 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.582    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[55]_i_1_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.699 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.699    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[59]_i_1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.816 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.816    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[63]_i_1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.933 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.933    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[67]_i_1_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.050 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.050    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[71]_i_1_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.373 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[75]_i_1/O[1]
                         net (fo=2, routed)           0.483    12.856    design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2__4[73]
    SLICE_X12Y48         FDRE                                         r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       1.581    12.760    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X12Y48         FDRE                                         r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[73]/C
                         clock pessimism              0.230    12.990    
                         clock uncertainty           -0.154    12.836    
    SLICE_X12Y48         FDRE (Setup_fdre_C_D)       -0.195    12.641    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[73]
  -------------------------------------------------------------------
                         required time                         12.641    
                         arrival time                         -12.856    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.192ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.667ns  (logic 7.155ns (74.017%)  route 2.512ns (25.983%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       1.845     3.139    design_1_i/rcReceiver_0/U0/ap_clk
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.345 r  design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.347    design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.865 r  design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2__0/P[18]
                         net (fo=3, routed)           1.214    10.078    design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2__0_n_87
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.150    10.228 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195[55]_i_4/O
                         net (fo=2, routed)           0.630    10.858    design_1_i/rcReceiver_0/U0/mul1_reg_2195[55]_i_4_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724    11.582 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.582    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[55]_i_1_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.699 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.699    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[59]_i_1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.816 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.816    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[63]_i_1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.139 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[67]_i_1/O[1]
                         net (fo=2, routed)           0.666    12.805    design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2__4[65]
    SLICE_X13Y44         FDRE                                         r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       1.580    12.759    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X13Y44         FDRE                                         r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[65]/C
                         clock pessimism              0.230    12.989    
                         clock uncertainty           -0.154    12.835    
    SLICE_X13Y44         FDRE (Setup_fdre_C_D)       -0.222    12.613    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[65]
  -------------------------------------------------------------------
                         required time                         12.613    
                         arrival time                         -12.805    
  -------------------------------------------------------------------
                         slack                                 -0.192    

Slack (VIOLATED) :        -0.159ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.633ns  (logic 7.305ns (75.836%)  route 2.328ns (24.164%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       1.845     3.139    design_1_i/rcReceiver_0/U0/ap_clk
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.345 r  design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.347    design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.865 r  design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2__0/P[18]
                         net (fo=3, routed)           1.214    10.078    design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2__0_n_87
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.150    10.228 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195[55]_i_4/O
                         net (fo=2, routed)           0.630    10.858    design_1_i/rcReceiver_0/U0/mul1_reg_2195[55]_i_4_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724    11.582 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.582    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[55]_i_1_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.699 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.699    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[59]_i_1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.816 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.816    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[63]_i_1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.933 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.933    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[67]_i_1_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.050 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.050    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[71]_i_1_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.289 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[75]_i_1/O[2]
                         net (fo=2, routed)           0.482    12.771    design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2__4[74]
    SLICE_X13Y49         FDRE                                         r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       1.581    12.760    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X13Y49         FDRE                                         r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[74]/C
                         clock pessimism              0.230    12.990    
                         clock uncertainty           -0.154    12.836    
    SLICE_X13Y49         FDRE (Setup_fdre_C_D)       -0.224    12.612    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[74]
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                         -12.771    
  -------------------------------------------------------------------
                         slack                                 -0.159    

Slack (VIOLATED) :        -0.127ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/tmp_36_reg_2200_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.596ns  (logic 7.272ns (75.784%)  route 2.324ns (24.216%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       1.845     3.139    design_1_i/rcReceiver_0/U0/ap_clk
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.345 r  design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.347    design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.865 r  design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2__0/P[18]
                         net (fo=3, routed)           1.214    10.078    design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2__0_n_87
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.150    10.228 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195[55]_i_4/O
                         net (fo=2, routed)           0.630    10.858    design_1_i/rcReceiver_0/U0/mul1_reg_2195[55]_i_4_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724    11.582 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.582    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[55]_i_1_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.699 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.699    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[59]_i_1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.816 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.816    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[63]_i_1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.933 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.933    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[67]_i_1_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.256 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[71]_i_1/O[1]
                         net (fo=2, routed)           0.478    12.734    design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2__4[69]
    SLICE_X15Y47         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_2200_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       1.581    12.760    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X15Y47         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_2200_reg[7]/C
                         clock pessimism              0.230    12.990    
                         clock uncertainty           -0.154    12.836    
    SLICE_X15Y47         FDRE (Setup_fdre_C_D)       -0.229    12.607    design_1_i/rcReceiver_0/U0/tmp_36_reg_2200_reg[7]
  -------------------------------------------------------------------
                         required time                         12.607    
                         arrival time                         -12.734    
  -------------------------------------------------------------------
                         slack                                 -0.127    

Slack (VIOLATED) :        -0.108ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.618ns  (logic 7.285ns (75.744%)  route 2.333ns (24.256%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       1.845     3.139    design_1_i/rcReceiver_0/U0/ap_clk
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.345 r  design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.347    design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.865 r  design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2__0/P[18]
                         net (fo=3, routed)           1.214    10.078    design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2__0_n_87
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.150    10.228 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195[55]_i_4/O
                         net (fo=2, routed)           0.630    10.858    design_1_i/rcReceiver_0/U0/mul1_reg_2195[55]_i_4_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724    11.582 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.582    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[55]_i_1_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.699 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.699    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[59]_i_1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.816 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.816    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[63]_i_1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.933 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.933    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[67]_i_1_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.050 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.050    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[71]_i_1_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.269 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[75]_i_1/O[0]
                         net (fo=2, routed)           0.487    12.756    design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2__4[72]
    SLICE_X14Y47         FDRE                                         r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       1.581    12.760    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X14Y47         FDRE                                         r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[72]/C
                         clock pessimism              0.230    12.990    
                         clock uncertainty           -0.154    12.836    
    SLICE_X14Y47         FDRE (Setup_fdre_C_D)       -0.187    12.649    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[72]
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                         -12.756    
  -------------------------------------------------------------------
                         slack                                 -0.108    

Slack (VIOLATED) :        -0.106ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/tmp_36_reg_2200_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 7.381ns (77.488%)  route 2.144ns (22.512%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       1.845     3.139    design_1_i/rcReceiver_0/U0/ap_clk
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.345 r  design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.347    design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.865 r  design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2__0/P[18]
                         net (fo=3, routed)           1.214    10.078    design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2__0_n_87
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.150    10.228 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195[55]_i_4/O
                         net (fo=2, routed)           0.630    10.858    design_1_i/rcReceiver_0/U0/mul1_reg_2195[55]_i_4_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724    11.582 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.582    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[55]_i_1_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.699 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.699    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[59]_i_1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.816 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.816    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[63]_i_1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.933 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.933    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[67]_i_1_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.050 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.050    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[71]_i_1_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.365 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[75]_i_1/O[3]
                         net (fo=2, routed)           0.299    12.664    design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2__4[75]
    SLICE_X15Y47         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_2200_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       1.581    12.760    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X15Y47         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_2200_reg[13]/C
                         clock pessimism              0.230    12.990    
                         clock uncertainty           -0.154    12.836    
    SLICE_X15Y47         FDRE (Setup_fdre_C_D)       -0.278    12.558    design_1_i/rcReceiver_0/U0/tmp_36_reg_2200_reg[13]
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                         -12.664    
  -------------------------------------------------------------------
                         slack                                 -0.106    

Slack (VIOLATED) :        -0.073ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/tmp_36_reg_2200_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.586ns  (logic 7.415ns (77.352%)  route 2.171ns (22.648%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       1.845     3.139    design_1_i/rcReceiver_0/U0/ap_clk
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.345 r  design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.347    design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.865 r  design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2__0/P[18]
                         net (fo=3, routed)           1.214    10.078    design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2__0_n_87
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.150    10.228 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195[55]_i_4/O
                         net (fo=2, routed)           0.630    10.858    design_1_i/rcReceiver_0/U0/mul1_reg_2195[55]_i_4_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724    11.582 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.582    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[55]_i_1_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.699 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.699    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[59]_i_1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.816 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.816    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[63]_i_1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.933 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.933    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[67]_i_1_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.050 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.050    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[71]_i_1_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.167 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.167    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[75]_i_1_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.399 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[76]_i_1/O[0]
                         net (fo=2, routed)           0.325    12.725    design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2__4[76]
    SLICE_X14Y48         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_2200_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       1.581    12.760    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X14Y48         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_2200_reg[14]/C
                         clock pessimism              0.230    12.990    
                         clock uncertainty           -0.154    12.836    
    SLICE_X14Y48         FDRE (Setup_fdre_C_D)       -0.184    12.652    design_1_i/rcReceiver_0/U0/tmp_36_reg_2200_reg[14]
  -------------------------------------------------------------------
                         required time                         12.652    
                         arrival time                         -12.725    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (VIOLATED) :        -0.072ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.493ns  (logic 7.147ns (75.291%)  route 2.346ns (24.710%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       1.845     3.139    design_1_i/rcReceiver_0/U0/ap_clk
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.345 r  design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.347    design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.865 r  design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2__0/P[18]
                         net (fo=3, routed)           1.214    10.078    design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2__0_n_87
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.150    10.228 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195[55]_i_4/O
                         net (fo=2, routed)           0.630    10.858    design_1_i/rcReceiver_0/U0/mul1_reg_2195[55]_i_4_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724    11.582 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.582    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[55]_i_1_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.699 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.699    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[59]_i_1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.816 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.816    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[63]_i_1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.131 r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[67]_i_1/O[3]
                         net (fo=2, routed)           0.500    12.631    design_1_i/rcReceiver_0/U0/mul1_fu_1151_p2__4[67]
    SLICE_X15Y46         FDRE                                         r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       1.580    12.759    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X15Y46         FDRE                                         r  design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[67]/C
                         clock pessimism              0.230    12.989    
                         clock uncertainty           -0.154    12.835    
    SLICE_X15Y46         FDRE (Setup_fdre_C_D)       -0.276    12.559    design_1_i/rcReceiver_0/U0/mul1_reg_2195_reg[67]
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                         -12.631    
  -------------------------------------------------------------------
                         slack                                 -0.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.434%)  route 0.183ns (49.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       0.635     0.971    design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X48Y110        FDRE                                         r  design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[36]/Q
                         net (fo=1, routed)           0.183     1.295    design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[36]
    SLICE_X51Y110        LUT2 (Prop_lut2_I1_O)        0.045     1.340 r  design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[36]_i_1/O
                         net (fo=1, routed)           0.000     1.340    design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[36]
    SLICE_X51Y110        FDRE                                         r  design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       0.904     1.270    design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X51Y110        FDRE                                         r  design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X51Y110        FDRE (Hold_fdre_C_D)         0.091     1.322    design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[1].data_buf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.799%)  route 0.171ns (57.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       0.551     0.887    design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X48Y85         FDRE                                         r  design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[8]/Q
                         net (fo=2, routed)           0.171     1.186    design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata_n_57
    SLICE_X51Y86         FDRE                                         r  design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[1].data_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       0.815     1.181    design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X51Y86         FDRE                                         r  design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[1].data_buf_reg[8]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X51Y86         FDRE (Hold_fdre_C_D)         0.017     1.163    design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[1].data_buf_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.671%)  route 0.249ns (60.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       0.551     0.887    design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X50Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.249     1.300    design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[0]
    SLICE_X42Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       0.820     1.186    design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X42Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.035     1.151    
    SLICE_X42Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.268    design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[2].data_buf_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.619%)  route 0.172ns (57.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       0.551     0.887    design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X48Y85         FDRE                                         r  design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[2]/Q
                         net (fo=2, routed)           0.172     1.187    design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata_n_63
    SLICE_X50Y85         FDRE                                         r  design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[2].data_buf_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       0.815     1.181    design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X50Y85         FDRE                                         r  design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[2].data_buf_reg[18]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y85         FDRE (Hold_fdre_C_D)         0.006     1.152    design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[2].data_buf_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_read/sect_addr_buf_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.227ns (45.665%)  route 0.270ns (54.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       0.557     0.893    design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_read/ap_clk
    SLICE_X47Y99         FDRE                                         r  design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_read/sect_addr_buf_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_read/sect_addr_buf_reg[30]/Q
                         net (fo=1, routed)           0.270     1.291    design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_read/sect_addr_buf_reg_n_5_[30]
    SLICE_X48Y102        LUT3 (Prop_lut3_I0_O)        0.099     1.390 r  design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_read/could_multi_bursts.araddr_buf[30]_i_1/O
                         net (fo=1, routed)           0.000     1.390    design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_read/could_multi_bursts.araddr_buf[30]_i_1_n_5
    SLICE_X48Y102        FDRE                                         r  design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       0.911     1.277    design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_read/ap_clk
    SLICE_X48Y102        FDRE                                         r  design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[30]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y102        FDRE (Hold_fdre_C_D)         0.107     1.349    design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/sect_addr_buf_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.190ns (56.778%)  route 0.145ns (43.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       0.660     0.996    design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X59Y100        FDRE                                         r  design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/sect_addr_buf_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/sect_addr_buf_reg[17]/Q
                         net (fo=1, routed)           0.145     1.282    design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/sect_addr_buf_reg_n_5_[17]
    SLICE_X59Y98         LUT3 (Prop_lut3_I0_O)        0.049     1.331 r  design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[17]_i_1/O
                         net (fo=1, routed)           0.000     1.331    design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[17]_i_1_n_5
    SLICE_X59Y98         FDRE                                         r  design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       0.848     1.214    design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X59Y98         FDRE                                         r  design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[17]/C
                         clock pessimism             -0.035     1.179    
    SLICE_X59Y98         FDRE (Hold_fdre_C_D)         0.107     1.286    design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.103     1.154    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.314%)  route 0.198ns (60.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       0.638     0.974    design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_read/ap_clk
    SLICE_X48Y101        FDRE                                         r  design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.128     1.102 r  design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[26]/Q
                         net (fo=3, routed)           0.198     1.300    design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_araddr[26]
    SLICE_X52Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       0.907     1.273    design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X52Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[26]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X52Y102        FDRE (Hold_fdre_C_D)         0.016     1.250    design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/rcReceiver_0/U0/ap_phi_reg_pp0_iter0_p_Val2_18_reg_547_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/p_Val2_18_reg_547_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.484%)  route 0.233ns (64.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       0.572     0.908    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X27Y57         FDRE                                         r  design_1_i/rcReceiver_0/U0/ap_phi_reg_pp0_iter0_p_Val2_18_reg_547_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  design_1_i/rcReceiver_0/U0/ap_phi_reg_pp0_iter0_p_Val2_18_reg_547_reg[7]/Q
                         net (fo=1, routed)           0.233     1.268    design_1_i/rcReceiver_0/U0/ap_phi_reg_pp0_iter0_p_Val2_18_reg_547[7]
    SLICE_X26Y49         FDRE                                         r  design_1_i/rcReceiver_0/U0/p_Val2_18_reg_547_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       0.860     1.226    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X26Y49         FDRE                                         r  design_1_i/rcReceiver_0/U0/p_Val2_18_reg_547_reg[7]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X26Y49         FDRE (Hold_fdre_C_D)         0.022     1.218    design_1_i/rcReceiver_0/U0/p_Val2_18_reg_547_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/rs_wreq/data_p1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.063%)  route 0.261ns (64.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       0.632     0.968    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X39Y117        FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/rs_wreq/data_p1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/rs_wreq/data_p1_reg[2]/Q
                         net (fo=2, routed)           0.261     1.370    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_wreq/in[2]
    SLICE_X50Y117        SRL16E                                       r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10011, routed)       0.898     1.264    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X50Y117        SRL16E                                       r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5/CLK
                         clock pessimism             -0.039     1.225    
    SLICE_X50Y117        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.319    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y21   design_1_i/pid_0/U0/p_Val2_46_reg_3047_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y15   design_1_i/pid_0/U0/p_Val2_9_reg_2858_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y13   design_1_i/pid_0/U0/p_Val2_19_reg_2893_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y21   design_1_i/pid_0/U0/p_Val2_37_reg_3012_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y25   design_1_i/pid_0/U0/p_Val2_44_reg_3027_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y25   design_1_i/pid_0/U0/p_Val2_35_reg_2992_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y11   design_1_i/pid_0/U0/p_Val2_18_reg_2868_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y17   design_1_i/pid_0/U0/p_Val2_43_reg_3022_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y19   design_1_i/pid_0/U0/p_Val2_34_reg_2987_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y11   design_1_i/pid_0/U0/p_Val2_8_reg_2821_reg__0/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y75  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y75  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y75  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y75  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y75  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y75  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y75  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y75  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y76  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y76  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y75  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y75  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y75  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y75  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y75  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y75  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y75  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y75  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y75  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y75  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMA_D1/CLK



