{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524823396916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524823396921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 27 19:03:16 2018 " "Processing started: Fri Apr 27 19:03:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524823396921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524823396921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor_p2 -c processor_p2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor_p2 -c processor_p2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524823396921 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524823397151 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524823397151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_p2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file processor_p2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor_p2 " "Found entity 1: processor_p2" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524823405204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524823405204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/processor_p2/instruction_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524823405215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524823405215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/processor_p2/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524823405225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524823405225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BR.v 1 1 " "Found 1 design units, including 1 entities, in source file BR.v" { { "Info" "ISGN_ENTITY_NAME" "1 BR " "Found entity 1: BR" {  } { { "BR.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/processor_p2/BR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524823405234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524823405234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AR.v 1 1 " "Found 1 design units, including 1 entities, in source file AR.v" { { "Info" "ISGN_ENTITY_NAME" "1 AR " "Found entity 1: AR" {  } { { "AR.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/processor_p2/AR.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524823405244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524823405244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/processor_p2/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524823405254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524823405254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/processor_p2/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524823405264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524823405264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_counter " "Found entity 1: phase_counter" {  } { { "phase_counter.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/processor_p2/phase_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524823405276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524823405276 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_p2 " "Elaborating entity \"processor_p2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524823405344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst5 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst5\"" {  } { { "processor_p2.bdf" "inst5" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 384 464 664 528 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524823405350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_counter phase_counter:inst6 " "Elaborating entity \"phase_counter\" for hierarchy \"phase_counter:inst6\"" {  } { { "processor_p2.bdf" "inst6" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 432 248 416 512 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524823405356 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 phase_counter.v(15) " "Verilog HDL assignment warning at phase_counter.v(15): truncated value with size 32 to match size of target (3)" {  } { { "phase_counter.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/processor_p2/phase_counter.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524823405359 "|processor_p2|phase_counter:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AR AR:inst2 " "Elaborating entity \"AR\" for hierarchy \"AR:inst2\"" {  } { { "processor_p2.bdf" "inst2" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 24 920 1200 136 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524823405362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:inst1 " "Elaborating entity \"regfile\" for hierarchy \"regfile:inst1\"" {  } { { "processor_p2.bdf" "inst1" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 104 576 808 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524823405366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst4 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst4\"" {  } { { "processor_p2.bdf" "inst4" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 104 320 528 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524823405372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register instruction_register:inst " "Elaborating entity \"instruction_register\" for hierarchy \"instruction_register:inst\"" {  } { { "processor_p2.bdf" "inst" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 104 8 304 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524823405380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR BR:inst3 " "Elaborating entity \"BR\" for hierarchy \"BR:inst3\"" {  } { { "processor_p2.bdf" "inst3" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 168 920 1200 280 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524823405386 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:inst5\|running control_unit:inst5\|running~_emulated control_unit:inst5\|running~1 " "Register \"control_unit:inst5\|running\" is converted into an equivalent circuit using register \"control_unit:inst5\|running~_emulated\" and latch \"control_unit:inst5\|running~1\"" {  } { { "control_unit.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/processor_p2/control_unit.v" 8 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1524823405799 "|processor_p2|control_unit:inst5|running"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1524823405799 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[15\] GND " "Pin \"AR\[15\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|AR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[14\] GND " "Pin \"AR\[14\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|AR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[13\] GND " "Pin \"AR\[13\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|AR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[12\] GND " "Pin \"AR\[12\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|AR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[11\] GND " "Pin \"AR\[11\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|AR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[10\] GND " "Pin \"AR\[10\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|AR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[9\] GND " "Pin \"AR\[9\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|AR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[8\] GND " "Pin \"AR\[8\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|AR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[7\] GND " "Pin \"AR\[7\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|AR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[6\] GND " "Pin \"AR\[6\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|AR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[5\] GND " "Pin \"AR\[5\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|AR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[4\] GND " "Pin \"AR\[4\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|AR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[3\] GND " "Pin \"AR\[3\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|AR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[2\] GND " "Pin \"AR\[2\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|AR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[1\] GND " "Pin \"AR\[1\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|AR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[0\] GND " "Pin \"AR\[0\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|AR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[15\] GND " "Pin \"BR\[15\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|BR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[14\] GND " "Pin \"BR\[14\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|BR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[13\] GND " "Pin \"BR\[13\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|BR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[12\] GND " "Pin \"BR\[12\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|BR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[11\] GND " "Pin \"BR\[11\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|BR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[10\] GND " "Pin \"BR\[10\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|BR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[9\] GND " "Pin \"BR\[9\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|BR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[8\] GND " "Pin \"BR\[8\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|BR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[7\] GND " "Pin \"BR\[7\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|BR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[6\] GND " "Pin \"BR\[6\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|BR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[5\] GND " "Pin \"BR\[5\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|BR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[4\] GND " "Pin \"BR\[4\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|BR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[3\] GND " "Pin \"BR\[3\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|BR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[2\] GND " "Pin \"BR\[2\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|BR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[1\] GND " "Pin \"BR\[1\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|BR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[0\] GND " "Pin \"BR\[0\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823405805 "|processor_p2|BR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1524823405805 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1524823405848 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524823406072 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524823406337 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524823406337 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[15\] " "No output dependent on input pin \"instruction\[15\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823406435 "|processor_p2|instruction[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[14\] " "No output dependent on input pin \"instruction\[14\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823406435 "|processor_p2|instruction[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[7\] " "No output dependent on input pin \"instruction\[7\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823406435 "|processor_p2|instruction[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[6\] " "No output dependent on input pin \"instruction\[6\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823406435 "|processor_p2|instruction[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[5\] " "No output dependent on input pin \"instruction\[5\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823406435 "|processor_p2|instruction[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[4\] " "No output dependent on input pin \"instruction\[4\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823406435 "|processor_p2|instruction[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[3\] " "No output dependent on input pin \"instruction\[3\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823406435 "|processor_p2|instruction[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[2\] " "No output dependent on input pin \"instruction\[2\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823406435 "|processor_p2|instruction[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[1\] " "No output dependent on input pin \"instruction\[1\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823406435 "|processor_p2|instruction[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[0\] " "No output dependent on input pin \"instruction\[0\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823406435 "|processor_p2|instruction[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[11\] " "No output dependent on input pin \"instruction\[11\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823406435 "|processor_p2|instruction[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[12\] " "No output dependent on input pin \"instruction\[12\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823406435 "|processor_p2|instruction[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[13\] " "No output dependent on input pin \"instruction\[13\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823406435 "|processor_p2|instruction[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[8\] " "No output dependent on input pin \"instruction\[8\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823406435 "|processor_p2|instruction[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[9\] " "No output dependent on input pin \"instruction\[9\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823406435 "|processor_p2|instruction[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[10\] " "No output dependent on input pin \"instruction\[10\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823406435 "|processor_p2|instruction[10]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1524823406435 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524823406436 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524823406436 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524823406436 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524823406436 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1086 " "Peak virtual memory: 1086 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524823406477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 27 19:03:26 2018 " "Processing ended: Fri Apr 27 19:03:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524823406477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524823406477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524823406477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524823406477 ""}
