
SmartDrayer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004208  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000294  08004314  08004314  00014314  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080045a8  080045a8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080045a8  080045a8  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080045a8  080045a8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080045a8  080045a8  000145a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080045ac  080045ac  000145ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080045b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005c0  2000000c  080045bc  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005cc  080045bc  000205cc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0008ad19  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003f20  00000000  00000000  000aad4e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002c88  00000000  00000000  000aec70  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002ab0  00000000  00000000  000b18f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018583  00000000  00000000  000b43a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000199b1  00000000  00000000  000cc92b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008e4dd  00000000  00000000  000e62dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001747b9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000c110  00000000  00000000  00174834  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	080042fc 	.word	0x080042fc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	080042fc 	.word	0x080042fc

0800014c <u8g2_m_16_8_f>:
  *page_cnt = 2;
  return buf;
  #endif
}
uint8_t *u8g2_m_16_8_f(uint8_t *page_cnt)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 8;
  return 0;
  #else
  static uint8_t buf[1024];
  *page_cnt = 8;
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2208      	movs	r2, #8
 8000158:	701a      	strb	r2, [r3, #0]
  return buf;
 800015a:	4b03      	ldr	r3, [pc, #12]	; (8000168 <u8g2_m_16_8_f+0x1c>)
  #endif
}
 800015c:	4618      	mov	r0, r3
 800015e:	370c      	adds	r7, #12
 8000160:	46bd      	mov	sp, r7
 8000162:	bc80      	pop	{r7}
 8000164:	4770      	bx	lr
 8000166:	bf00      	nop
 8000168:	20000028 	.word	0x20000028

0800016c <u8g2_Setup_st7920_p_128x64_f>:
  buf = u8g2_m_16_8_2(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_horizontal_right_lsb, rotation);
}
/* st7920 f */
void u8g2_Setup_st7920_p_128x64_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 800016c:	b580      	push	{r7, lr}
 800016e:	b088      	sub	sp, #32
 8000170:	af02      	add	r7, sp, #8
 8000172:	60f8      	str	r0, [r7, #12]
 8000174:	60b9      	str	r1, [r7, #8]
 8000176:	607a      	str	r2, [r7, #4]
 8000178:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_st7920_128x64, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
 800017a:	683b      	ldr	r3, [r7, #0]
 800017c:	9300      	str	r3, [sp, #0]
 800017e:	687b      	ldr	r3, [r7, #4]
 8000180:	4a0b      	ldr	r2, [pc, #44]	; (80001b0 <u8g2_Setup_st7920_p_128x64_f+0x44>)
 8000182:	490c      	ldr	r1, [pc, #48]	; (80001b4 <u8g2_Setup_st7920_p_128x64_f+0x48>)
 8000184:	68f8      	ldr	r0, [r7, #12]
 8000186:	f000 fd2f 	bl	8000be8 <u8x8_Setup>
  buf = u8g2_m_16_8_f(&tile_buf_height);
 800018a:	f107 0313 	add.w	r3, r7, #19
 800018e:	4618      	mov	r0, r3
 8000190:	f7ff ffdc 	bl	800014c <u8g2_m_16_8_f>
 8000194:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_horizontal_right_lsb, rotation);
 8000196:	7cfa      	ldrb	r2, [r7, #19]
 8000198:	68bb      	ldr	r3, [r7, #8]
 800019a:	9300      	str	r3, [sp, #0]
 800019c:	4b06      	ldr	r3, [pc, #24]	; (80001b8 <u8g2_Setup_st7920_p_128x64_f+0x4c>)
 800019e:	6979      	ldr	r1, [r7, #20]
 80001a0:	68f8      	ldr	r0, [r7, #12]
 80001a2:	f000 f948 	bl	8000436 <u8g2_SetupBuffer>
}
 80001a6:	bf00      	nop
 80001a8:	3718      	adds	r7, #24
 80001aa:	46bd      	mov	sp, r7
 80001ac:	bd80      	pop	{r7, pc}
 80001ae:	bf00      	nop
 80001b0:	08000871 	.word	0x08000871
 80001b4:	08000a09 	.word	0x08000a09
 80001b8:	080002eb 	.word	0x080002eb

080001bc <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 80001bc:	b480      	push	{r7}
 80001be:	b083      	sub	sp, #12
 80001c0:	af00      	add	r7, sp, #0
 80001c2:	6078      	str	r0, [r7, #4]
  return 0;
 80001c4:	2300      	movs	r3, #0
}
 80001c6:	4618      	mov	r0, r3
 80001c8:	370c      	adds	r7, #12
 80001ca:	46bd      	mov	sp, r7
 80001cc:	bc80      	pop	{r7}
 80001ce:	4770      	bx	lr

080001d0 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 80001d0:	b480      	push	{r7}
 80001d2:	b083      	sub	sp, #12
 80001d4:	af00      	add	r7, sp, #0
 80001d6:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 80001d8:	687b      	ldr	r3, [r7, #4]
 80001da:	4a03      	ldr	r2, [pc, #12]	; (80001e8 <u8g2_SetFontPosBaseline+0x18>)
 80001dc:	651a      	str	r2, [r3, #80]	; 0x50
}
 80001de:	bf00      	nop
 80001e0:	370c      	adds	r7, #12
 80001e2:	46bd      	mov	sp, r7
 80001e4:	bc80      	pop	{r7}
 80001e6:	4770      	bx	lr
 80001e8:	080001bd 	.word	0x080001bd

080001ec <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 80001ec:	b590      	push	{r4, r7, lr}
 80001ee:	b085      	sub	sp, #20
 80001f0:	af02      	add	r7, sp, #8
 80001f2:	6078      	str	r0, [r7, #4]
 80001f4:	4608      	mov	r0, r1
 80001f6:	4611      	mov	r1, r2
 80001f8:	461a      	mov	r2, r3
 80001fa:	4603      	mov	r3, r0
 80001fc:	70fb      	strb	r3, [r7, #3]
 80001fe:	460b      	mov	r3, r1
 8000200:	70bb      	strb	r3, [r7, #2]
 8000202:	4613      	mov	r3, r2
 8000204:	707b      	strb	r3, [r7, #1]

  /* clipping happens before the display rotation */

  /* transform to pixel buffer coordinates */
  y -= u8g2->pixel_curr_row;
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800020c:	78ba      	ldrb	r2, [r7, #2]
 800020e:	1ad3      	subs	r3, r2, r3
 8000210:	70bb      	strb	r3, [r7, #2]
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8000216:	7878      	ldrb	r0, [r7, #1]
 8000218:	78ba      	ldrb	r2, [r7, #2]
 800021a:	78f9      	ldrb	r1, [r7, #3]
 800021c:	7e3b      	ldrb	r3, [r7, #24]
 800021e:	9300      	str	r3, [sp, #0]
 8000220:	4603      	mov	r3, r0
 8000222:	6878      	ldr	r0, [r7, #4]
 8000224:	47a0      	blx	r4
}
 8000226:	bf00      	nop
 8000228:	370c      	adds	r7, #12
 800022a:	46bd      	mov	sp, r7
 800022c:	bd90      	pop	{r4, r7, pc}

0800022e <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 800022e:	b490      	push	{r4, r7}
 8000230:	b082      	sub	sp, #8
 8000232:	af00      	add	r7, sp, #0
 8000234:	4604      	mov	r4, r0
 8000236:	4608      	mov	r0, r1
 8000238:	4611      	mov	r1, r2
 800023a:	461a      	mov	r2, r3
 800023c:	4623      	mov	r3, r4
 800023e:	71fb      	strb	r3, [r7, #7]
 8000240:	4603      	mov	r3, r0
 8000242:	71bb      	strb	r3, [r7, #6]
 8000244:	460b      	mov	r3, r1
 8000246:	717b      	strb	r3, [r7, #5]
 8000248:	4613      	mov	r3, r2
 800024a:	713b      	strb	r3, [r7, #4]
  if ( v0 < a1 )		// v0 <= a1
 800024c:	797a      	ldrb	r2, [r7, #5]
 800024e:	79bb      	ldrb	r3, [r7, #6]
 8000250:	429a      	cmp	r2, r3
 8000252:	d20d      	bcs.n	8000270 <u8g2_is_intersection_decision_tree+0x42>
  {
    if ( v1 > a0 )	// v1 >= a0
 8000254:	793a      	ldrb	r2, [r7, #4]
 8000256:	79fb      	ldrb	r3, [r7, #7]
 8000258:	429a      	cmp	r2, r3
 800025a:	d901      	bls.n	8000260 <u8g2_is_intersection_decision_tree+0x32>
    {
      return 1;
 800025c:	2301      	movs	r3, #1
 800025e:	e014      	b.n	800028a <u8g2_is_intersection_decision_tree+0x5c>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 8000260:	797a      	ldrb	r2, [r7, #5]
 8000262:	793b      	ldrb	r3, [r7, #4]
 8000264:	429a      	cmp	r2, r3
 8000266:	d901      	bls.n	800026c <u8g2_is_intersection_decision_tree+0x3e>
      {
	return 1;
 8000268:	2301      	movs	r3, #1
 800026a:	e00e      	b.n	800028a <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 800026c:	2300      	movs	r3, #0
 800026e:	e00c      	b.n	800028a <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 8000270:	793a      	ldrb	r2, [r7, #4]
 8000272:	79fb      	ldrb	r3, [r7, #7]
 8000274:	429a      	cmp	r2, r3
 8000276:	d907      	bls.n	8000288 <u8g2_is_intersection_decision_tree+0x5a>
    {
      if ( v0 > v1 )	// v0 > v1
 8000278:	797a      	ldrb	r2, [r7, #5]
 800027a:	793b      	ldrb	r3, [r7, #4]
 800027c:	429a      	cmp	r2, r3
 800027e:	d901      	bls.n	8000284 <u8g2_is_intersection_decision_tree+0x56>
      {
	return 1;
 8000280:	2301      	movs	r3, #1
 8000282:	e002      	b.n	800028a <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8000284:	2300      	movs	r3, #0
 8000286:	e000      	b.n	800028a <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
    else
    {
      return 0;
 8000288:	2300      	movs	r3, #0
    }
  }
}
 800028a:	4618      	mov	r0, r3
 800028c:	3708      	adds	r7, #8
 800028e:	46bd      	mov	sp, r7
 8000290:	bc90      	pop	{r4, r7}
 8000292:	4770      	bx	lr

08000294 <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	b082      	sub	sp, #8
 8000298:	af00      	add	r7, sp, #0
 800029a:	6078      	str	r0, [r7, #4]
 800029c:	4608      	mov	r0, r1
 800029e:	4611      	mov	r1, r2
 80002a0:	461a      	mov	r2, r3
 80002a2:	4603      	mov	r3, r0
 80002a4:	70fb      	strb	r3, [r7, #3]
 80002a6:	460b      	mov	r3, r1
 80002a8:	70bb      	strb	r3, [r7, #2]
 80002aa:	4613      	mov	r3, r2
 80002ac:	707b      	strb	r3, [r7, #1]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	f893 0043 	ldrb.w	r0, [r3, #67]	; 0x43
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	f893 1044 	ldrb.w	r1, [r3, #68]	; 0x44
 80002ba:	7c3b      	ldrb	r3, [r7, #16]
 80002bc:	78ba      	ldrb	r2, [r7, #2]
 80002be:	f7ff ffb6 	bl	800022e <u8g2_is_intersection_decision_tree>
 80002c2:	4603      	mov	r3, r0
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d101      	bne.n	80002cc <u8g2_IsIntersection+0x38>
    return 0; 
 80002c8:	2300      	movs	r3, #0
 80002ca:	e00a      	b.n	80002e2 <u8g2_IsIntersection+0x4e>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	f893 0041 	ldrb.w	r0, [r3, #65]	; 0x41
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	f893 1042 	ldrb.w	r1, [r3, #66]	; 0x42
 80002d8:	787b      	ldrb	r3, [r7, #1]
 80002da:	78fa      	ldrb	r2, [r7, #3]
 80002dc:	f7ff ffa7 	bl	800022e <u8g2_is_intersection_decision_tree>
 80002e0:	4603      	mov	r3, r0
}
 80002e2:	4618      	mov	r0, r3
 80002e4:	3708      	adds	r7, #8
 80002e6:	46bd      	mov	sp, r7
 80002e8:	bd80      	pop	{r7, pc}

080002ea <u8g2_ll_hvline_horizontal_right_lsb>:
    all clipping done
*/

/* SH1122, LD7032, ST7920, ST7986, LC7981, T6963, SED1330, RA8835, MAX7219, LS0 */ 
void u8g2_ll_hvline_horizontal_right_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 80002ea:	b480      	push	{r7}
 80002ec:	b087      	sub	sp, #28
 80002ee:	af00      	add	r7, sp, #0
 80002f0:	6078      	str	r0, [r7, #4]
 80002f2:	4608      	mov	r0, r1
 80002f4:	4611      	mov	r1, r2
 80002f6:	461a      	mov	r2, r3
 80002f8:	4603      	mov	r3, r0
 80002fa:	70fb      	strb	r3, [r7, #3]
 80002fc:	460b      	mov	r3, r1
 80002fe:	70bb      	strb	r3, [r7, #2]
 8000300:	4613      	mov	r3, r2
 8000302:	707b      	strb	r3, [r7, #1]
  uint16_t offset;
  uint8_t *ptr;
  uint8_t bit_pos;
  uint8_t mask;
  uint8_t tile_width = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	7c1b      	ldrb	r3, [r3, #16]
 800030a:	74bb      	strb	r3, [r7, #18]

  bit_pos = x;		/* overflow truncate is ok here... */
 800030c:	78fb      	ldrb	r3, [r7, #3]
 800030e:	747b      	strb	r3, [r7, #17]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 8000310:	7c7b      	ldrb	r3, [r7, #17]
 8000312:	f003 0307 	and.w	r3, r3, #7
 8000316:	747b      	strb	r3, [r7, #17]
  mask = 128;
 8000318:	2380      	movs	r3, #128	; 0x80
 800031a:	74fb      	strb	r3, [r7, #19]
  mask >>= bit_pos;
 800031c:	7cfa      	ldrb	r2, [r7, #19]
 800031e:	7c7b      	ldrb	r3, [r7, #17]
 8000320:	fa42 f303 	asr.w	r3, r2, r3
 8000324:	74fb      	strb	r3, [r7, #19]

  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 8000326:	78bb      	ldrb	r3, [r7, #2]
 8000328:	81fb      	strh	r3, [r7, #14]
  offset *= tile_width;
 800032a:	7cbb      	ldrb	r3, [r7, #18]
 800032c:	b29b      	uxth	r3, r3
 800032e:	89fa      	ldrh	r2, [r7, #14]
 8000330:	fb02 f303 	mul.w	r3, r2, r3
 8000334:	81fb      	strh	r3, [r7, #14]
  offset += x>>3;
 8000336:	78fb      	ldrb	r3, [r7, #3]
 8000338:	08db      	lsrs	r3, r3, #3
 800033a:	b2db      	uxtb	r3, r3
 800033c:	b29a      	uxth	r2, r3
 800033e:	89fb      	ldrh	r3, [r7, #14]
 8000340:	4413      	add	r3, r2
 8000342:	81fb      	strh	r3, [r7, #14]
  ptr = u8g2->tile_buf_ptr;
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000348:	617b      	str	r3, [r7, #20]
  ptr += offset;
 800034a:	89fb      	ldrh	r3, [r7, #14]
 800034c:	697a      	ldr	r2, [r7, #20]
 800034e:	4413      	add	r3, r2
 8000350:	617b      	str	r3, [r7, #20]
  
  if ( dir == 0 )
 8000352:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000356:	2b00      	cmp	r3, #0
 8000358:	d129      	bne.n	80003ae <u8g2_ll_hvline_horizontal_right_lsb+0xc4>
  {
      
    do
    {

      if ( u8g2->draw_color <= 1 )
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8000360:	2b01      	cmp	r3, #1
 8000362:	d806      	bhi.n	8000372 <u8g2_ll_hvline_horizontal_right_lsb+0x88>
	*ptr |= mask;
 8000364:	697b      	ldr	r3, [r7, #20]
 8000366:	781a      	ldrb	r2, [r3, #0]
 8000368:	7cfb      	ldrb	r3, [r7, #19]
 800036a:	4313      	orrs	r3, r2
 800036c:	b2da      	uxtb	r2, r3
 800036e:	697b      	ldr	r3, [r7, #20]
 8000370:	701a      	strb	r2, [r3, #0]
      if ( u8g2->draw_color != 1 )
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8000378:	2b01      	cmp	r3, #1
 800037a:	d006      	beq.n	800038a <u8g2_ll_hvline_horizontal_right_lsb+0xa0>
	*ptr ^= mask;
 800037c:	697b      	ldr	r3, [r7, #20]
 800037e:	781a      	ldrb	r2, [r3, #0]
 8000380:	7cfb      	ldrb	r3, [r7, #19]
 8000382:	4053      	eors	r3, r2
 8000384:	b2da      	uxtb	r2, r3
 8000386:	697b      	ldr	r3, [r7, #20]
 8000388:	701a      	strb	r2, [r3, #0]
      
      mask >>= 1;
 800038a:	7cfb      	ldrb	r3, [r7, #19]
 800038c:	085b      	lsrs	r3, r3, #1
 800038e:	74fb      	strb	r3, [r7, #19]
      if ( mask == 0 )
 8000390:	7cfb      	ldrb	r3, [r7, #19]
 8000392:	2b00      	cmp	r3, #0
 8000394:	d104      	bne.n	80003a0 <u8g2_ll_hvline_horizontal_right_lsb+0xb6>
      {
	mask = 128;
 8000396:	2380      	movs	r3, #128	; 0x80
 8000398:	74fb      	strb	r3, [r7, #19]
        ptr++;
 800039a:	697b      	ldr	r3, [r7, #20]
 800039c:	3301      	adds	r3, #1
 800039e:	617b      	str	r3, [r7, #20]
      }
      
      //x++;
      len--;
 80003a0:	787b      	ldrb	r3, [r7, #1]
 80003a2:	3b01      	subs	r3, #1
 80003a4:	707b      	strb	r3, [r7, #1]
    } while( len != 0 );
 80003a6:	787b      	ldrb	r3, [r7, #1]
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d1d6      	bne.n	800035a <u8g2_ll_hvline_horizontal_right_lsb+0x70>
      ptr += tile_width;
      //y++;
      len--;
    } while( len != 0 );
  }
}
 80003ac:	e021      	b.n	80003f2 <u8g2_ll_hvline_horizontal_right_lsb+0x108>
      if ( u8g2->draw_color <= 1 )
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 80003b4:	2b01      	cmp	r3, #1
 80003b6:	d806      	bhi.n	80003c6 <u8g2_ll_hvline_horizontal_right_lsb+0xdc>
	*ptr |= mask;
 80003b8:	697b      	ldr	r3, [r7, #20]
 80003ba:	781a      	ldrb	r2, [r3, #0]
 80003bc:	7cfb      	ldrb	r3, [r7, #19]
 80003be:	4313      	orrs	r3, r2
 80003c0:	b2da      	uxtb	r2, r3
 80003c2:	697b      	ldr	r3, [r7, #20]
 80003c4:	701a      	strb	r2, [r3, #0]
      if ( u8g2->draw_color != 1 )
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 80003cc:	2b01      	cmp	r3, #1
 80003ce:	d006      	beq.n	80003de <u8g2_ll_hvline_horizontal_right_lsb+0xf4>
	*ptr ^= mask;
 80003d0:	697b      	ldr	r3, [r7, #20]
 80003d2:	781a      	ldrb	r2, [r3, #0]
 80003d4:	7cfb      	ldrb	r3, [r7, #19]
 80003d6:	4053      	eors	r3, r2
 80003d8:	b2da      	uxtb	r2, r3
 80003da:	697b      	ldr	r3, [r7, #20]
 80003dc:	701a      	strb	r2, [r3, #0]
      ptr += tile_width;
 80003de:	7cbb      	ldrb	r3, [r7, #18]
 80003e0:	697a      	ldr	r2, [r7, #20]
 80003e2:	4413      	add	r3, r2
 80003e4:	617b      	str	r3, [r7, #20]
      len--;
 80003e6:	787b      	ldrb	r3, [r7, #1]
 80003e8:	3b01      	subs	r3, #1
 80003ea:	707b      	strb	r3, [r7, #1]
    } while( len != 0 );
 80003ec:	787b      	ldrb	r3, [r7, #1]
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d1dd      	bne.n	80003ae <u8g2_ll_hvline_horizontal_right_lsb+0xc4>
}
 80003f2:	bf00      	nop
 80003f4:	371c      	adds	r7, #28
 80003f6:	46bd      	mov	sp, r7
 80003f8:	bc80      	pop	{r7}
 80003fa:	4770      	bx	lr

080003fc <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b082      	sub	sp, #8
 8000400:	af00      	add	r7, sp, #0
 8000402:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	2200      	movs	r2, #0
 8000408:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  u8g2->clip_y0 = 0;
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	2200      	movs	r2, #0
 8000410:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	22ff      	movs	r2, #255	; 0xff
 8000418:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	22ff      	movs	r2, #255	; 0xff
 8000420:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  u8g2->cb->update_page_win(u8g2);
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000428:	685b      	ldr	r3, [r3, #4]
 800042a:	6878      	ldr	r0, [r7, #4]
 800042c:	4798      	blx	r3
}
 800042e:	bf00      	nop
 8000430:	3708      	adds	r7, #8
 8000432:	46bd      	mov	sp, r7
 8000434:	bd80      	pop	{r7, pc}

08000436 <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 8000436:	b580      	push	{r7, lr}
 8000438:	b084      	sub	sp, #16
 800043a:	af00      	add	r7, sp, #0
 800043c:	60f8      	str	r0, [r7, #12]
 800043e:	60b9      	str	r1, [r7, #8]
 8000440:	603b      	str	r3, [r7, #0]
 8000442:	4613      	mov	r3, r2
 8000444:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 8000446:	68fb      	ldr	r3, [r7, #12]
 8000448:	2200      	movs	r2, #0
 800044a:	64da      	str	r2, [r3, #76]	; 0x4c
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 800044c:	68fb      	ldr	r3, [r7, #12]
 800044e:	683a      	ldr	r2, [r7, #0]
 8000450:	62da      	str	r2, [r3, #44]	; 0x2c
  
  u8g2->tile_buf_ptr = buf;
 8000452:	68fb      	ldr	r3, [r7, #12]
 8000454:	68ba      	ldr	r2, [r7, #8]
 8000456:	635a      	str	r2, [r3, #52]	; 0x34
  u8g2->tile_buf_height = tile_buf_height;
 8000458:	68fb      	ldr	r3, [r7, #12]
 800045a:	79fa      	ldrb	r2, [r7, #7]
 800045c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  u8g2->tile_curr_row = 0;
 8000460:	68fb      	ldr	r3, [r7, #12]
 8000462:	2200      	movs	r2, #0
 8000464:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 8000468:	68fb      	ldr	r3, [r7, #12]
 800046a:	2200      	movs	r2, #0
 800046c:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
  u8g2->bitmap_transparency = 0;
 8000470:	68fb      	ldr	r3, [r7, #12]
 8000472:	2200      	movs	r2, #0
 8000474:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  
  u8g2->draw_color = 1;
 8000478:	68fb      	ldr	r3, [r7, #12]
 800047a:	2201      	movs	r2, #1
 800047c:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
  u8g2->is_auto_page_clear = 1;
 8000480:	68fb      	ldr	r3, [r7, #12]
 8000482:	2201      	movs	r2, #1
 8000484:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
  
  u8g2->cb = u8g2_cb;
 8000488:	68fb      	ldr	r3, [r7, #12]
 800048a:	69ba      	ldr	r2, [r7, #24]
 800048c:	631a      	str	r2, [r3, #48]	; 0x30
  u8g2->cb->update_dimension(u8g2);
 800048e:	68fb      	ldr	r3, [r7, #12]
 8000490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	68f8      	ldr	r0, [r7, #12]
 8000496:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 8000498:	68f8      	ldr	r0, [r7, #12]
 800049a:	f7ff ffaf 	bl	80003fc <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 800049e:	68f8      	ldr	r0, [r7, #12]
 80004a0:	f7ff fe96 	bl	80001d0 <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 80004a4:	68fb      	ldr	r3, [r7, #12]
 80004a6:	2200      	movs	r2, #0
 80004a8:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
#endif
}
 80004ac:	bf00      	nop
 80004ae:	3710      	adds	r7, #16
 80004b0:	46bd      	mov	sp, r7
 80004b2:	bd80      	pop	{r7, pc}

080004b4 <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 80004b4:	b480      	push	{r7}
 80004b6:	b085      	sub	sp, #20
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80004c8:	73fb      	strb	r3, [r7, #15]
  t *= 8;
 80004ca:	7bfb      	ldrb	r3, [r7, #15]
 80004cc:	00db      	lsls	r3, r3, #3
 80004ce:	73fb      	strb	r3, [r7, #15]
  u8g2->pixel_buf_height = t;
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	7bfa      	ldrb	r2, [r7, #15]
 80004d4:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
  
  t = display_info->tile_width;
 80004d8:	68bb      	ldr	r3, [r7, #8]
 80004da:	7c1b      	ldrb	r3, [r3, #16]
 80004dc:	73fb      	strb	r3, [r7, #15]
#ifndef U8G2_16BIT
  if ( t >= 32 )
 80004de:	7bfb      	ldrb	r3, [r7, #15]
 80004e0:	2b1f      	cmp	r3, #31
 80004e2:	d901      	bls.n	80004e8 <u8g2_update_dimension_common+0x34>
    t = 31;
 80004e4:	231f      	movs	r3, #31
 80004e6:	73fb      	strb	r3, [r7, #15]
#endif
  t *= 8;
 80004e8:	7bfb      	ldrb	r3, [r7, #15]
 80004ea:	00db      	lsls	r3, r3, #3
 80004ec:	73fb      	strb	r3, [r7, #15]
  u8g2->pixel_buf_width = t;
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	7bfa      	ldrb	r2, [r7, #15]
 80004f2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  t = u8g2->tile_curr_row;
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80004fc:	73fb      	strb	r3, [r7, #15]
  t *= 8;
 80004fe:	7bfb      	ldrb	r3, [r7, #15]
 8000500:	00db      	lsls	r3, r3, #3
 8000502:	73fb      	strb	r3, [r7, #15]
  u8g2->pixel_curr_row = t;
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	7bfa      	ldrb	r2, [r7, #15]
 8000508:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  t = u8g2->tile_buf_height;
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8000512:	73fb      	strb	r3, [r7, #15]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 8000514:	7bfb      	ldrb	r3, [r7, #15]
 8000516:	687a      	ldr	r2, [r7, #4]
 8000518:	f892 2039 	ldrb.w	r2, [r2, #57]	; 0x39
 800051c:	4413      	add	r3, r2
 800051e:	68ba      	ldr	r2, [r7, #8]
 8000520:	7c52      	ldrb	r2, [r2, #17]
 8000522:	4293      	cmp	r3, r2
 8000524:	dd06      	ble.n	8000534 <u8g2_update_dimension_common+0x80>
    t = display_info->tile_height - u8g2->tile_curr_row;
 8000526:	68bb      	ldr	r3, [r7, #8]
 8000528:	7c5a      	ldrb	r2, [r3, #17]
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000530:	1ad3      	subs	r3, r2, r3
 8000532:	73fb      	strb	r3, [r7, #15]
  t *= 8;
 8000534:	7bfb      	ldrb	r3, [r7, #15]
 8000536:	00db      	lsls	r3, r3, #3
 8000538:	73fb      	strb	r3, [r7, #15]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  u8g2->buf_y1 = u8g2->buf_y0;
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  u8g2->buf_y1 += t;
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	f893 203e 	ldrb.w	r2, [r3, #62]	; 0x3e
 8000558:	7bfb      	ldrb	r3, [r7, #15]
 800055a:	4413      	add	r3, r2
 800055c:	b2da      	uxtb	r2, r3
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#else
  u8g2->width = 240;
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	22f0      	movs	r2, #240	; 0xf0
 8000568:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  if ( display_info->pixel_width <= 240 )
 800056c:	68bb      	ldr	r3, [r7, #8]
 800056e:	8a9b      	ldrh	r3, [r3, #20]
 8000570:	2bf0      	cmp	r3, #240	; 0xf0
 8000572:	d805      	bhi.n	8000580 <u8g2_update_dimension_common+0xcc>
    u8g2->width = display_info->pixel_width;
 8000574:	68bb      	ldr	r3, [r7, #8]
 8000576:	8a9b      	ldrh	r3, [r3, #20]
 8000578:	b2da      	uxtb	r2, r3
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  u8g2->height = display_info->pixel_height;
 8000580:	68bb      	ldr	r3, [r7, #8]
 8000582:	8adb      	ldrh	r3, [r3, #22]
 8000584:	b2da      	uxtb	r2, r3
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
#endif

}
 800058c:	bf00      	nop
 800058e:	3714      	adds	r7, #20
 8000590:	46bd      	mov	sp, r7
 8000592:	bc80      	pop	{r7}
 8000594:	4770      	bx	lr

08000596 <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 8000596:	b580      	push	{r7, lr}
 8000598:	b084      	sub	sp, #16
 800059a:	af02      	add	r7, sp, #8
 800059c:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	f893 1045 	ldrb.w	r1, [r3, #69]	; 0x45
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	f893 0046 	ldrb.w	r0, [r3, #70]	; 0x46
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80005b6:	9300      	str	r3, [sp, #0]
 80005b8:	4603      	mov	r3, r0
 80005ba:	6878      	ldr	r0, [r7, #4]
 80005bc:	f7ff fe6a 	bl	8000294 <u8g2_IsIntersection>
 80005c0:	4603      	mov	r3, r0
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d104      	bne.n	80005d0 <u8g2_apply_clip_window+0x3a>
  {
    u8g2->is_page_clip_window_intersection = 0;
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	2200      	movs	r2, #0
 80005ca:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 80005ce:	e03b      	b.n	8000648 <u8g2_apply_clip_window+0xb2>
    u8g2->is_page_clip_window_intersection = 1;
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	2201      	movs	r2, #1
 80005d4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80005e4:	429a      	cmp	r2, r3
 80005e6:	d205      	bcs.n	80005f4 <u8g2_apply_clip_window+0x5e>
      u8g2->user_x0 = u8g2->clip_x0;
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8000600:	429a      	cmp	r2, r3
 8000602:	d905      	bls.n	8000610 <u8g2_apply_clip_window+0x7a>
      u8g2->user_x1 = u8g2->clip_x1;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	f893 2043 	ldrb.w	r2, [r3, #67]	; 0x43
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800061c:	429a      	cmp	r2, r3
 800061e:	d205      	bcs.n	800062c <u8g2_apply_clip_window+0x96>
      u8g2->user_y0 = u8g2->clip_y0;
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8000638:	429a      	cmp	r2, r3
 800063a:	d905      	bls.n	8000648 <u8g2_apply_clip_window+0xb2>
      u8g2->user_y1 = u8g2->clip_y1;
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
}
 8000648:	bf00      	nop
 800064a:	3708      	adds	r7, #8
 800064c:	46bd      	mov	sp, r7
 800064e:	bd80      	pop	{r7, pc}

08000650 <u8g2_update_dimension_r0>:

/*==========================================================*/


void u8g2_update_dimension_r0(u8g2_t *u8g2)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b082      	sub	sp, #8
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);  
 8000658:	6878      	ldr	r0, [r7, #4]
 800065a:	f7ff ff2b 	bl	80004b4 <u8g2_update_dimension_common>
}
 800065e:	bf00      	nop
 8000660:	3708      	adds	r7, #8
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}

08000666 <u8g2_update_page_win_r0>:

void u8g2_update_page_win_r0(u8g2_t *u8g2)
{
 8000666:	b580      	push	{r7, lr}
 8000668:	b082      	sub	sp, #8
 800066a:	af00      	add	r7, sp, #0
 800066c:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	2200      	movs	r2, #0
 8000672:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  u8g2->user_x1 = u8g2->width;			/* pixel_buf_width replaced with width */
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	f893 203f 	ldrb.w	r2, [r3, #63]	; 0x3f
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  
  u8g2->user_y0 = u8g2->buf_y0;
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  u8g2->user_y1 = u8g2->buf_y1;
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	f893 203e 	ldrb.w	r2, [r3, #62]	; 0x3e
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 800069a:	6878      	ldr	r0, [r7, #4]
 800069c:	f7ff ff7b 	bl	8000596 <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 80006a0:	bf00      	nop
 80006a2:	3708      	adds	r7, #8
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}

080006a8 <u8g2_draw_l90_r0>:
/*============================================*/
extern void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir);


void u8g2_draw_l90_r0(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b084      	sub	sp, #16
 80006ac:	af02      	add	r7, sp, #8
 80006ae:	6078      	str	r0, [r7, #4]
 80006b0:	4608      	mov	r0, r1
 80006b2:	4611      	mov	r1, r2
 80006b4:	461a      	mov	r2, r3
 80006b6:	4603      	mov	r3, r0
 80006b8:	70fb      	strb	r3, [r7, #3]
 80006ba:	460b      	mov	r3, r1
 80006bc:	70bb      	strb	r3, [r7, #2]
 80006be:	4613      	mov	r3, r2
 80006c0:	707b      	strb	r3, [r7, #1]
#ifdef __unix
  assert( dir <= 1 );
#endif
  u8g2_draw_hv_line_2dir(u8g2, x, y, len, dir);
 80006c2:	7878      	ldrb	r0, [r7, #1]
 80006c4:	78ba      	ldrb	r2, [r7, #2]
 80006c6:	78f9      	ldrb	r1, [r7, #3]
 80006c8:	7c3b      	ldrb	r3, [r7, #16]
 80006ca:	9300      	str	r3, [sp, #0]
 80006cc:	4603      	mov	r3, r0
 80006ce:	6878      	ldr	r0, [r7, #4]
 80006d0:	f7ff fd8c 	bl	80001ec <u8g2_draw_hv_line_2dir>
}
 80006d4:	bf00      	nop
 80006d6:	3708      	adds	r7, #8
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}

080006dc <u8x8_byte_SetDC>:
*/

#include "u8x8.h"

uint8_t u8x8_byte_SetDC(u8x8_t *u8x8, uint8_t dc)
{
 80006dc:	b590      	push	{r4, r7, lr}
 80006de:	b083      	sub	sp, #12
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
 80006e4:	460b      	mov	r3, r1
 80006e6:	70fb      	strb	r3, [r7, #3]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	691c      	ldr	r4, [r3, #16]
 80006ec:	78fa      	ldrb	r2, [r7, #3]
 80006ee:	2300      	movs	r3, #0
 80006f0:	2120      	movs	r1, #32
 80006f2:	6878      	ldr	r0, [r7, #4]
 80006f4:	47a0      	blx	r4
 80006f6:	4603      	mov	r3, r0
}
 80006f8:	4618      	mov	r0, r3
 80006fa:	370c      	adds	r7, #12
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd90      	pop	{r4, r7, pc}

08000700 <u8x8_byte_SendBytes>:

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8000700:	b590      	push	{r4, r7, lr}
 8000702:	b085      	sub	sp, #20
 8000704:	af00      	add	r7, sp, #0
 8000706:	60f8      	str	r0, [r7, #12]
 8000708:	460b      	mov	r3, r1
 800070a:	607a      	str	r2, [r7, #4]
 800070c:	72fb      	strb	r3, [r7, #11]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 800070e:	68fb      	ldr	r3, [r7, #12]
 8000710:	691c      	ldr	r4, [r3, #16]
 8000712:	7afa      	ldrb	r2, [r7, #11]
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	2117      	movs	r1, #23
 8000718:	68f8      	ldr	r0, [r7, #12]
 800071a:	47a0      	blx	r4
 800071c:	4603      	mov	r3, r0
}
 800071e:	4618      	mov	r0, r3
 8000720:	3714      	adds	r7, #20
 8000722:	46bd      	mov	sp, r7
 8000724:	bd90      	pop	{r4, r7, pc}

08000726 <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 8000726:	b580      	push	{r7, lr}
 8000728:	b082      	sub	sp, #8
 800072a:	af00      	add	r7, sp, #0
 800072c:	6078      	str	r0, [r7, #4]
 800072e:	460b      	mov	r3, r1
 8000730:	70fb      	strb	r3, [r7, #3]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 8000732:	1cfb      	adds	r3, r7, #3
 8000734:	461a      	mov	r2, r3
 8000736:	2101      	movs	r1, #1
 8000738:	6878      	ldr	r0, [r7, #4]
 800073a:	f7ff ffe1 	bl	8000700 <u8x8_byte_SendBytes>
 800073e:	4603      	mov	r3, r0
}
 8000740:	4618      	mov	r0, r3
 8000742:	3708      	adds	r7, #8
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}

08000748 <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 8000748:	b590      	push	{r4, r7, lr}
 800074a:	b083      	sub	sp, #12
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
 8000750:	460b      	mov	r3, r1
 8000752:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	68dc      	ldr	r4, [r3, #12]
 8000758:	78fa      	ldrb	r2, [r7, #3]
 800075a:	2300      	movs	r3, #0
 800075c:	2115      	movs	r1, #21
 800075e:	6878      	ldr	r0, [r7, #4]
 8000760:	47a0      	blx	r4
 8000762:	4603      	mov	r3, r0
}
 8000764:	4618      	mov	r0, r3
 8000766:	370c      	adds	r7, #12
 8000768:	46bd      	mov	sp, r7
 800076a:	bd90      	pop	{r4, r7, pc}

0800076c <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 800076c:	b590      	push	{r4, r7, lr}
 800076e:	b085      	sub	sp, #20
 8000770:	af00      	add	r7, sp, #0
 8000772:	60f8      	str	r0, [r7, #12]
 8000774:	460b      	mov	r3, r1
 8000776:	607a      	str	r2, [r7, #4]
 8000778:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 800077a:	68fb      	ldr	r3, [r7, #12]
 800077c:	68dc      	ldr	r4, [r3, #12]
 800077e:	7afa      	ldrb	r2, [r7, #11]
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	2117      	movs	r1, #23
 8000784:	68f8      	ldr	r0, [r7, #12]
 8000786:	47a0      	blx	r4
 8000788:	4603      	mov	r3, r0
}
 800078a:	4618      	mov	r0, r3
 800078c:	3714      	adds	r7, #20
 800078e:	46bd      	mov	sp, r7
 8000790:	bd90      	pop	{r4, r7, pc}

08000792 <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 8000792:	b590      	push	{r4, r7, lr}
 8000794:	b083      	sub	sp, #12
 8000796:	af00      	add	r7, sp, #0
 8000798:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	68dc      	ldr	r4, [r3, #12]
 800079e:	2300      	movs	r3, #0
 80007a0:	2200      	movs	r2, #0
 80007a2:	2118      	movs	r1, #24
 80007a4:	6878      	ldr	r0, [r7, #4]
 80007a6:	47a0      	blx	r4
 80007a8:	4603      	mov	r3, r0
}
 80007aa:	4618      	mov	r0, r3
 80007ac:	370c      	adds	r7, #12
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd90      	pop	{r4, r7, pc}

080007b2 <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 80007b2:	b590      	push	{r4, r7, lr}
 80007b4:	b083      	sub	sp, #12
 80007b6:	af00      	add	r7, sp, #0
 80007b8:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	68dc      	ldr	r4, [r3, #12]
 80007be:	2300      	movs	r3, #0
 80007c0:	2200      	movs	r2, #0
 80007c2:	2119      	movs	r1, #25
 80007c4:	6878      	ldr	r0, [r7, #4]
 80007c6:	47a0      	blx	r4
 80007c8:	4603      	mov	r3, r0
}
 80007ca:	4618      	mov	r0, r3
 80007cc:	370c      	adds	r7, #12
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd90      	pop	{r4, r7, pc}

080007d2 <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 80007d2:	b590      	push	{r4, r7, lr}
 80007d4:	b085      	sub	sp, #20
 80007d6:	af00      	add	r7, sp, #0
 80007d8:	6078      	str	r0, [r7, #4]
 80007da:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 80007dc:	683b      	ldr	r3, [r7, #0]
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	73fb      	strb	r3, [r7, #15]
    data++;
 80007e2:	683b      	ldr	r3, [r7, #0]
 80007e4:	3301      	adds	r3, #1
 80007e6:	603b      	str	r3, [r7, #0]
    switch( cmd )
 80007e8:	7bfb      	ldrb	r3, [r7, #15]
 80007ea:	2b17      	cmp	r3, #23
 80007ec:	d017      	beq.n	800081e <u8x8_cad_SendSequence+0x4c>
 80007ee:	2b17      	cmp	r3, #23
 80007f0:	dc02      	bgt.n	80007f8 <u8x8_cad_SendSequence+0x26>
 80007f2:	2b15      	cmp	r3, #21
 80007f4:	db37      	blt.n	8000866 <u8x8_cad_SendSequence+0x94>
 80007f6:	e004      	b.n	8000802 <u8x8_cad_SendSequence+0x30>
 80007f8:	2b19      	cmp	r3, #25
 80007fa:	dd1e      	ble.n	800083a <u8x8_cad_SendSequence+0x68>
 80007fc:	2bfe      	cmp	r3, #254	; 0xfe
 80007fe:	d024      	beq.n	800084a <u8x8_cad_SendSequence+0x78>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 8000800:	e031      	b.n	8000866 <u8x8_cad_SendSequence+0x94>
	  v = *data;
 8000802:	683b      	ldr	r3, [r7, #0]
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	68dc      	ldr	r4, [r3, #12]
 800080c:	7bba      	ldrb	r2, [r7, #14]
 800080e:	7bf9      	ldrb	r1, [r7, #15]
 8000810:	2300      	movs	r3, #0
 8000812:	6878      	ldr	r0, [r7, #4]
 8000814:	47a0      	blx	r4
	  data++;
 8000816:	683b      	ldr	r3, [r7, #0]
 8000818:	3301      	adds	r3, #1
 800081a:	603b      	str	r3, [r7, #0]
	  break;
 800081c:	e022      	b.n	8000864 <u8x8_cad_SendSequence+0x92>
	  v = *data;
 800081e:	683b      	ldr	r3, [r7, #0]
 8000820:	781b      	ldrb	r3, [r3, #0]
 8000822:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 8000824:	f107 030e 	add.w	r3, r7, #14
 8000828:	461a      	mov	r2, r3
 800082a:	2101      	movs	r1, #1
 800082c:	6878      	ldr	r0, [r7, #4]
 800082e:	f7ff ff9d 	bl	800076c <u8x8_cad_SendData>
	  data++;
 8000832:	683b      	ldr	r3, [r7, #0]
 8000834:	3301      	adds	r3, #1
 8000836:	603b      	str	r3, [r7, #0]
	  break;
 8000838:	e014      	b.n	8000864 <u8x8_cad_SendSequence+0x92>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	68dc      	ldr	r4, [r3, #12]
 800083e:	7bf9      	ldrb	r1, [r7, #15]
 8000840:	2300      	movs	r3, #0
 8000842:	2200      	movs	r2, #0
 8000844:	6878      	ldr	r0, [r7, #4]
 8000846:	47a0      	blx	r4
	  break;
 8000848:	e00c      	b.n	8000864 <u8x8_cad_SendSequence+0x92>
	  v = *data;
 800084a:	683b      	ldr	r3, [r7, #0]
 800084c:	781b      	ldrb	r3, [r3, #0]
 800084e:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 8000850:	7bbb      	ldrb	r3, [r7, #14]
 8000852:	461a      	mov	r2, r3
 8000854:	2129      	movs	r1, #41	; 0x29
 8000856:	6878      	ldr	r0, [r7, #4]
 8000858:	f000 f975 	bl	8000b46 <u8x8_gpio_call>
	  data++;
 800085c:	683b      	ldr	r3, [r7, #0]
 800085e:	3301      	adds	r3, #1
 8000860:	603b      	str	r3, [r7, #0]
	  break;
 8000862:	bf00      	nop
    cmd = *data;
 8000864:	e7ba      	b.n	80007dc <u8x8_cad_SendSequence+0xa>
	return;
 8000866:	bf00      	nop
    }
  }
}
 8000868:	3714      	adds	r7, #20
 800086a:	46bd      	mov	sp, r7
 800086c:	bd90      	pop	{r4, r7, pc}
	...

08000870 <u8x8_cad_001>:
  convert to bytes by using 
    dc = 0 for commands and args and
    dc = 1 for data
*/
uint8_t u8x8_cad_001(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8000870:	b590      	push	{r4, r7, lr}
 8000872:	b085      	sub	sp, #20
 8000874:	af00      	add	r7, sp, #0
 8000876:	60f8      	str	r0, [r7, #12]
 8000878:	607b      	str	r3, [r7, #4]
 800087a:	460b      	mov	r3, r1
 800087c:	72fb      	strb	r3, [r7, #11]
 800087e:	4613      	mov	r3, r2
 8000880:	72bb      	strb	r3, [r7, #10]
  switch(msg)
 8000882:	7afb      	ldrb	r3, [r7, #11]
 8000884:	3b14      	subs	r3, #20
 8000886:	2b05      	cmp	r3, #5
 8000888:	d82f      	bhi.n	80008ea <u8x8_cad_001+0x7a>
 800088a:	a201      	add	r2, pc, #4	; (adr r2, 8000890 <u8x8_cad_001+0x20>)
 800088c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000890:	080008d9 	.word	0x080008d9
 8000894:	080008a9 	.word	0x080008a9
 8000898:	080008bd 	.word	0x080008bd
 800089c:	080008d1 	.word	0x080008d1
 80008a0:	080008d9 	.word	0x080008d9
 80008a4:	080008d9 	.word	0x080008d9
  {
    case U8X8_MSG_CAD_SEND_CMD:
      u8x8_byte_SetDC(u8x8, 0);
 80008a8:	2100      	movs	r1, #0
 80008aa:	68f8      	ldr	r0, [r7, #12]
 80008ac:	f7ff ff16 	bl	80006dc <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 80008b0:	7abb      	ldrb	r3, [r7, #10]
 80008b2:	4619      	mov	r1, r3
 80008b4:	68f8      	ldr	r0, [r7, #12]
 80008b6:	f7ff ff36 	bl	8000726 <u8x8_byte_SendByte>
      break;
 80008ba:	e018      	b.n	80008ee <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SetDC(u8x8, 0);
 80008bc:	2100      	movs	r1, #0
 80008be:	68f8      	ldr	r0, [r7, #12]
 80008c0:	f7ff ff0c 	bl	80006dc <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 80008c4:	7abb      	ldrb	r3, [r7, #10]
 80008c6:	4619      	mov	r1, r3
 80008c8:	68f8      	ldr	r0, [r7, #12]
 80008ca:	f7ff ff2c 	bl	8000726 <u8x8_byte_SendByte>
      break;
 80008ce:	e00e      	b.n	80008ee <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_DATA:
      u8x8_byte_SetDC(u8x8, 1);
 80008d0:	2101      	movs	r1, #1
 80008d2:	68f8      	ldr	r0, [r7, #12]
 80008d4:	f7ff ff02 	bl	80006dc <u8x8_byte_SetDC>
      //break;
      /* fall through */
    case U8X8_MSG_CAD_INIT:
    case U8X8_MSG_CAD_START_TRANSFER:
    case U8X8_MSG_CAD_END_TRANSFER:
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 80008d8:	68fb      	ldr	r3, [r7, #12]
 80008da:	691c      	ldr	r4, [r3, #16]
 80008dc:	7aba      	ldrb	r2, [r7, #10]
 80008de:	7af9      	ldrb	r1, [r7, #11]
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	68f8      	ldr	r0, [r7, #12]
 80008e4:	47a0      	blx	r4
 80008e6:	4603      	mov	r3, r0
 80008e8:	e002      	b.n	80008f0 <u8x8_cad_001+0x80>
    default:
      return 0;
 80008ea:	2300      	movs	r3, #0
 80008ec:	e000      	b.n	80008f0 <u8x8_cad_001+0x80>
  }
  return 1;
 80008ee:	2301      	movs	r3, #1
}
 80008f0:	4618      	mov	r0, r3
 80008f2:	3714      	adds	r7, #20
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd90      	pop	{r4, r7, pc}

080008f8 <u8x8_d_st7920_common>:
  U8X8_END()             			/* end of sequence */
};


uint8_t u8x8_d_st7920_common(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b088      	sub	sp, #32
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	60f8      	str	r0, [r7, #12]
 8000900:	607b      	str	r3, [r7, #4]
 8000902:	460b      	mov	r3, r1
 8000904:	72fb      	strb	r3, [r7, #11]
 8000906:	4613      	mov	r3, r2
 8000908:	72bb      	strb	r3, [r7, #10]
  uint8_t x, y, c, i;
  uint8_t *ptr;
  switch(msg)
 800090a:	7afb      	ldrb	r3, [r7, #11]
 800090c:	2b0b      	cmp	r3, #11
 800090e:	d00b      	beq.n	8000928 <u8x8_d_st7920_common+0x30>
 8000910:	2b0f      	cmp	r3, #15
 8000912:	d016      	beq.n	8000942 <u8x8_d_st7920_common+0x4a>
 8000914:	2b0a      	cmp	r3, #10
 8000916:	d169      	bne.n	80009ec <u8x8_d_st7920_common+0xf4>
    /*
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      break;
    */
    case U8X8_MSG_DISPLAY_INIT:
      u8x8_d_helper_display_init(u8x8);
 8000918:	68f8      	ldr	r0, [r7, #12]
 800091a:	f000 f8a8 	bl	8000a6e <u8x8_d_helper_display_init>
      u8x8_cad_SendSequence(u8x8, u8x8_d_st7920_init_seq);
 800091e:	4937      	ldr	r1, [pc, #220]	; (80009fc <u8x8_d_st7920_common+0x104>)
 8000920:	68f8      	ldr	r0, [r7, #12]
 8000922:	f7ff ff56 	bl	80007d2 <u8x8_cad_SendSequence>
      break;
 8000926:	e063      	b.n	80009f0 <u8x8_d_st7920_common+0xf8>
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 8000928:	7abb      	ldrb	r3, [r7, #10]
 800092a:	2b00      	cmp	r3, #0
 800092c:	d104      	bne.n	8000938 <u8x8_d_st7920_common+0x40>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7920_powersave0_seq);
 800092e:	4934      	ldr	r1, [pc, #208]	; (8000a00 <u8x8_d_st7920_common+0x108>)
 8000930:	68f8      	ldr	r0, [r7, #12]
 8000932:	f7ff ff4e 	bl	80007d2 <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7920_powersave1_seq);
      break;
 8000936:	e05b      	b.n	80009f0 <u8x8_d_st7920_common+0xf8>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7920_powersave1_seq);
 8000938:	4932      	ldr	r1, [pc, #200]	; (8000a04 <u8x8_d_st7920_common+0x10c>)
 800093a:	68f8      	ldr	r0, [r7, #12]
 800093c:	f7ff ff49 	bl	80007d2 <u8x8_cad_SendSequence>
      break;
 8000940:	e056      	b.n	80009f0 <u8x8_d_st7920_common+0xf8>
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      y = (((u8x8_tile_t *)arg_ptr)->y_pos);
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	799b      	ldrb	r3, [r3, #6]
 8000946:	77bb      	strb	r3, [r7, #30]
      y*=8;
 8000948:	7fbb      	ldrb	r3, [r7, #30]
 800094a:	00db      	lsls	r3, r3, #3
 800094c:	77bb      	strb	r3, [r7, #30]
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	795b      	ldrb	r3, [r3, #5]
 8000952:	77fb      	strb	r3, [r7, #31]
      x /= 2;		/* not sure whether this is a clever idea, problem is, the ST7920 can address only every second tile */
 8000954:	7ffb      	ldrb	r3, [r7, #31]
 8000956:	085b      	lsrs	r3, r3, #1
 8000958:	77fb      	strb	r3, [r7, #31]
    
      if ( y >= 32 )	/* this is the adjustment for 128x64 displays */
 800095a:	7fbb      	ldrb	r3, [r7, #30]
 800095c:	2b1f      	cmp	r3, #31
 800095e:	d905      	bls.n	800096c <u8x8_d_st7920_common+0x74>
      {
	y-=32;
 8000960:	7fbb      	ldrb	r3, [r7, #30]
 8000962:	3b20      	subs	r3, #32
 8000964:	77bb      	strb	r3, [r7, #30]
	x+=8;
 8000966:	7ffb      	ldrb	r3, [r7, #31]
 8000968:	3308      	adds	r3, #8
 800096a:	77fb      	strb	r3, [r7, #31]
      }
    
      u8x8_cad_StartTransfer(u8x8);
 800096c:	68f8      	ldr	r0, [r7, #12]
 800096e:	f7ff ff10 	bl	8000792 <u8x8_cad_StartTransfer>
	"cnt" includes the number of horizontal bytes. width is equal to cnt*8
	Also important: Width must be a multiple of 16 (ST7920 requirement), so cnt must be even.
	
	TODO: Consider arg_int, however arg_int is not used by u8g2
      */
      c = ((u8x8_tile_t *)arg_ptr)->cnt;	/* number of tiles */
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	791b      	ldrb	r3, [r3, #4]
 8000976:	75fb      	strb	r3, [r7, #23]
      ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;	/* data ptr to the tiles */
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	61bb      	str	r3, [r7, #24]
      /* The following byte is sent to allow the ST7920 to sync up with the data */
      /* it solves some issues with garbage data */
      u8x8_cad_SendCmd(u8x8, 0x03e );	/* enable extended mode */
 800097e:	213e      	movs	r1, #62	; 0x3e
 8000980:	68f8      	ldr	r0, [r7, #12]
 8000982:	f7ff fee1 	bl	8000748 <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x03e );	/* enable extended mode, issue 487 */
 8000986:	213e      	movs	r1, #62	; 0x3e
 8000988:	68f8      	ldr	r0, [r7, #12]
 800098a:	f7ff fedd 	bl	8000748 <u8x8_cad_SendCmd>
      for( i = 0; i < 8; i++ )
 800098e:	2300      	movs	r3, #0
 8000990:	777b      	strb	r3, [r7, #29]
 8000992:	e024      	b.n	80009de <u8x8_d_st7920_common+0xe6>
      {
	//u8x8_cad_SendCmd(u8x8, 0x03e );	/* enable extended mode */
	u8x8_cad_SendCmd(u8x8, 0x080 | (y+i) );      /* y pos  */
 8000994:	7fba      	ldrb	r2, [r7, #30]
 8000996:	7f7b      	ldrb	r3, [r7, #29]
 8000998:	4413      	add	r3, r2
 800099a:	b2db      	uxtb	r3, r3
 800099c:	b25b      	sxtb	r3, r3
 800099e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80009a2:	b25b      	sxtb	r3, r3
 80009a4:	b2db      	uxtb	r3, r3
 80009a6:	4619      	mov	r1, r3
 80009a8:	68f8      	ldr	r0, [r7, #12]
 80009aa:	f7ff fecd 	bl	8000748 <u8x8_cad_SendCmd>
	u8x8_cad_SendCmd(u8x8, 0x080 | x );      /* set x pos */
 80009ae:	7ffb      	ldrb	r3, [r7, #31]
 80009b0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80009b4:	b2db      	uxtb	r3, r3
 80009b6:	4619      	mov	r1, r3
 80009b8:	68f8      	ldr	r0, [r7, #12]
 80009ba:	f7ff fec5 	bl	8000748 <u8x8_cad_SendCmd>
	c = ((u8x8_tile_t *)arg_ptr)->cnt;	/* number of tiles */
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	791b      	ldrb	r3, [r3, #4]
 80009c2:	75fb      	strb	r3, [r7, #23]

	//u8x8->gpio_and_delay_cb(u8x8, U8X8_MSG_DELAY_NANO, 200, NULL);	/* extra dely required */
	u8x8_cad_SendData(u8x8, c, ptr);	/* note: SendData can not handle more than 255 bytes, send one line of data */
 80009c4:	7dfb      	ldrb	r3, [r7, #23]
 80009c6:	69ba      	ldr	r2, [r7, #24]
 80009c8:	4619      	mov	r1, r3
 80009ca:	68f8      	ldr	r0, [r7, #12]
 80009cc:	f7ff fece 	bl	800076c <u8x8_cad_SendData>
	ptr += c;
 80009d0:	7dfb      	ldrb	r3, [r7, #23]
 80009d2:	69ba      	ldr	r2, [r7, #24]
 80009d4:	4413      	add	r3, r2
 80009d6:	61bb      	str	r3, [r7, #24]
      for( i = 0; i < 8; i++ )
 80009d8:	7f7b      	ldrb	r3, [r7, #29]
 80009da:	3301      	adds	r3, #1
 80009dc:	777b      	strb	r3, [r7, #29]
 80009de:	7f7b      	ldrb	r3, [r7, #29]
 80009e0:	2b07      	cmp	r3, #7
 80009e2:	d9d7      	bls.n	8000994 <u8x8_d_st7920_common+0x9c>
	//u8x8->gpio_and_delay_cb(u8x8, U8X8_MSG_DELAY_NANO, 200, NULL);	/* extra dely required */
      }

      u8x8_cad_EndTransfer(u8x8);
 80009e4:	68f8      	ldr	r0, [r7, #12]
 80009e6:	f7ff fee4 	bl	80007b2 <u8x8_cad_EndTransfer>

      break;
 80009ea:	e001      	b.n	80009f0 <u8x8_d_st7920_common+0xf8>
    default:
      return 0;
 80009ec:	2300      	movs	r3, #0
 80009ee:	e000      	b.n	80009f2 <u8x8_d_st7920_common+0xfa>
  }
  return 1;
 80009f0:	2301      	movs	r3, #1
}
 80009f2:	4618      	mov	r0, r3
 80009f4:	3720      	adds	r7, #32
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	08004550 	.word	0x08004550
 8000a00:	08004564 	.word	0x08004564
 8000a04:	0800456c 	.word	0x0800456c

08000a08 <u8x8_d_st7920_128x64>:
  }
  return 1;
}

uint8_t u8x8_d_st7920_128x64(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	60f8      	str	r0, [r7, #12]
 8000a10:	607b      	str	r3, [r7, #4]
 8000a12:	460b      	mov	r3, r1
 8000a14:	72fb      	strb	r3, [r7, #11]
 8000a16:	4613      	mov	r3, r2
 8000a18:	72bb      	strb	r3, [r7, #10]
  switch(msg)
 8000a1a:	7afb      	ldrb	r3, [r7, #11]
 8000a1c:	2b09      	cmp	r3, #9
 8000a1e:	d106      	bne.n	8000a2e <u8x8_d_st7920_128x64+0x26>
  {
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_st7920_128x64_display_info);
 8000a20:	4908      	ldr	r1, [pc, #32]	; (8000a44 <u8x8_d_st7920_128x64+0x3c>)
 8000a22:	68f8      	ldr	r0, [r7, #12]
 8000a24:	f000 f810 	bl	8000a48 <u8x8_d_helper_display_setup_memory>
      break;
 8000a28:	bf00      	nop
    default:
      return u8x8_d_st7920_common(u8x8, msg, arg_int, arg_ptr);
  }
  return 1;
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	e006      	b.n	8000a3c <u8x8_d_st7920_128x64+0x34>
      return u8x8_d_st7920_common(u8x8, msg, arg_int, arg_ptr);
 8000a2e:	7aba      	ldrb	r2, [r7, #10]
 8000a30:	7af9      	ldrb	r1, [r7, #11]
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	68f8      	ldr	r0, [r7, #12]
 8000a36:	f7ff ff5f 	bl	80008f8 <u8x8_d_st7920_common>
 8000a3a:	4603      	mov	r3, r0
}
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	3710      	adds	r7, #16
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	08004578 	.word	0x08004578

08000a48 <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	b083      	sub	sp, #12
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
 8000a50:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	683a      	ldr	r2, [r7, #0]
 8000a56:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	7c9a      	ldrb	r2, [r3, #18]
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
}
 8000a64:	bf00      	nop
 8000a66:	370c      	adds	r7, #12
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bc80      	pop	{r7}
 8000a6c:	4770      	bx	lr

08000a6e <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 8000a6e:	b590      	push	{r4, r7, lr}
 8000a70:	b083      	sub	sp, #12
 8000a72:	af00      	add	r7, sp, #0
 8000a74:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	695c      	ldr	r4, [r3, #20]
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	2128      	movs	r1, #40	; 0x28
 8000a80:	6878      	ldr	r0, [r7, #4]
 8000a82:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	68dc      	ldr	r4, [r3, #12]
 8000a88:	2300      	movs	r3, #0
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	2114      	movs	r1, #20
 8000a8e:	6878      	ldr	r0, [r7, #4]
 8000a90:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 8000a92:	2201      	movs	r2, #1
 8000a94:	214b      	movs	r1, #75	; 0x4b
 8000a96:	6878      	ldr	r0, [r7, #4]
 8000a98:	f000 f855 	bl	8000b46 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	791b      	ldrb	r3, [r3, #4]
 8000aa2:	461a      	mov	r2, r3
 8000aa4:	2129      	movs	r1, #41	; 0x29
 8000aa6:	6878      	ldr	r0, [r7, #4]
 8000aa8:	f000 f84d 	bl	8000b46 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 8000aac:	2200      	movs	r2, #0
 8000aae:	214b      	movs	r1, #75	; 0x4b
 8000ab0:	6878      	ldr	r0, [r7, #4]
 8000ab2:	f000 f848 	bl	8000b46 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	791b      	ldrb	r3, [r3, #4]
 8000abc:	461a      	mov	r2, r3
 8000abe:	2129      	movs	r1, #41	; 0x29
 8000ac0:	6878      	ldr	r0, [r7, #4]
 8000ac2:	f000 f840 	bl	8000b46 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	214b      	movs	r1, #75	; 0x4b
 8000aca:	6878      	ldr	r0, [r7, #4]
 8000acc:	f000 f83b 	bl	8000b46 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	795b      	ldrb	r3, [r3, #5]
 8000ad6:	461a      	mov	r2, r3
 8000ad8:	2129      	movs	r1, #41	; 0x29
 8000ada:	6878      	ldr	r0, [r7, #4]
 8000adc:	f000 f833 	bl	8000b46 <u8x8_gpio_call>
}    
 8000ae0:	bf00      	nop
 8000ae2:	370c      	adds	r7, #12
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd90      	pop	{r4, r7, pc}

08000ae8 <u8x8_SetupMemory>:
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
}

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 8000ae8:	b590      	push	{r4, r7, lr}
 8000aea:	b083      	sub	sp, #12
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	689c      	ldr	r4, [r3, #8]
 8000af4:	2300      	movs	r3, #0
 8000af6:	2200      	movs	r2, #0
 8000af8:	2109      	movs	r1, #9
 8000afa:	6878      	ldr	r0, [r7, #4]
 8000afc:	47a0      	blx	r4
}
 8000afe:	bf00      	nop
 8000b00:	370c      	adds	r7, #12
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd90      	pop	{r4, r7, pc}

08000b06 <u8x8_InitDisplay>:

void u8x8_InitDisplay(u8x8_t *u8x8)
{
 8000b06:	b590      	push	{r4, r7, lr}
 8000b08:	b083      	sub	sp, #12
 8000b0a:	af00      	add	r7, sp, #0
 8000b0c:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);  
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	689c      	ldr	r4, [r3, #8]
 8000b12:	2300      	movs	r3, #0
 8000b14:	2200      	movs	r2, #0
 8000b16:	210a      	movs	r1, #10
 8000b18:	6878      	ldr	r0, [r7, #4]
 8000b1a:	47a0      	blx	r4
}
 8000b1c:	bf00      	nop
 8000b1e:	370c      	adds	r7, #12
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd90      	pop	{r4, r7, pc}

08000b24 <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 8000b24:	b590      	push	{r4, r7, lr}
 8000b26:	b083      	sub	sp, #12
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
 8000b2c:	460b      	mov	r3, r1
 8000b2e:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	689c      	ldr	r4, [r3, #8]
 8000b34:	78fa      	ldrb	r2, [r7, #3]
 8000b36:	2300      	movs	r3, #0
 8000b38:	210b      	movs	r1, #11
 8000b3a:	6878      	ldr	r0, [r7, #4]
 8000b3c:	47a0      	blx	r4
}
 8000b3e:	bf00      	nop
 8000b40:	370c      	adds	r7, #12
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd90      	pop	{r4, r7, pc}

08000b46 <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 8000b46:	b590      	push	{r4, r7, lr}
 8000b48:	b083      	sub	sp, #12
 8000b4a:	af00      	add	r7, sp, #0
 8000b4c:	6078      	str	r0, [r7, #4]
 8000b4e:	460b      	mov	r3, r1
 8000b50:	70fb      	strb	r3, [r7, #3]
 8000b52:	4613      	mov	r3, r2
 8000b54:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	695c      	ldr	r4, [r3, #20]
 8000b5a:	78ba      	ldrb	r2, [r7, #2]
 8000b5c:	78f9      	ldrb	r1, [r7, #3]
 8000b5e:	2300      	movs	r3, #0
 8000b60:	6878      	ldr	r0, [r7, #4]
 8000b62:	47a0      	blx	r4
}
 8000b64:	bf00      	nop
 8000b66:	370c      	adds	r7, #12
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd90      	pop	{r4, r7, pc}

08000b6c <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	b085      	sub	sp, #20
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	60f8      	str	r0, [r7, #12]
 8000b74:	607b      	str	r3, [r7, #4]
 8000b76:	460b      	mov	r3, r1
 8000b78:	72fb      	strb	r3, [r7, #11]
 8000b7a:	4613      	mov	r3, r2
 8000b7c:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 8000b7e:	2300      	movs	r3, #0
}
 8000b80:	4618      	mov	r0, r3
 8000b82:	3714      	adds	r7, #20
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bc80      	pop	{r7}
 8000b88:	4770      	bx	lr
	...

08000b8c <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b083      	sub	sp, #12
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	2200      	movs	r2, #0
 8000b98:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	4a11      	ldr	r2, [pc, #68]	; (8000be4 <u8x8_SetupDefaults+0x58>)
 8000b9e:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	4a10      	ldr	r2, [pc, #64]	; (8000be4 <u8x8_SetupDefaults+0x58>)
 8000ba4:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	4a0e      	ldr	r2, [pc, #56]	; (8000be4 <u8x8_SetupDefaults+0x58>)
 8000baa:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	4a0d      	ldr	r2, [pc, #52]	; (8000be4 <u8x8_SetupDefaults+0x58>)
 8000bb0:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    //u8x8->device_address = 0;
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
    u8x8->bus_clock = 0;		/* issue 769 */
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	22ff      	movs	r2, #255	; 0xff
 8000bcc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	22ff      	movs	r2, #255	; 0xff
 8000bd4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 8000bd8:	bf00      	nop
 8000bda:	370c      	adds	r7, #12
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bc80      	pop	{r7}
 8000be0:	4770      	bx	lr
 8000be2:	bf00      	nop
 8000be4:	08000b6d 	.word	0x08000b6d

08000be8 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b084      	sub	sp, #16
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	60f8      	str	r0, [r7, #12]
 8000bf0:	60b9      	str	r1, [r7, #8]
 8000bf2:	607a      	str	r2, [r7, #4]
 8000bf4:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 8000bf6:	68f8      	ldr	r0, [r7, #12]
 8000bf8:	f7ff ffc8 	bl	8000b8c <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	68ba      	ldr	r2, [r7, #8]
 8000c00:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	687a      	ldr	r2, [r7, #4]
 8000c06:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	683a      	ldr	r2, [r7, #0]
 8000c0c:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	69ba      	ldr	r2, [r7, #24]
 8000c12:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 8000c14:	68f8      	ldr	r0, [r7, #12]
 8000c16:	f7ff ff67 	bl	8000ae8 <u8x8_SetupMemory>
}
 8000c1a:	bf00      	nop
 8000c1c:	3710      	adds	r7, #16
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
	...

08000c24 <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv>:
 */

#include "Display.h"

uint8_t u8g2_gpio_and_delay_stm32(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b086      	sub	sp, #24
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	60f8      	str	r0, [r7, #12]
 8000c2c:	607b      	str	r3, [r7, #4]
 8000c2e:	460b      	mov	r3, r1
 8000c30:	72fb      	strb	r3, [r7, #11]
 8000c32:	4613      	mov	r3, r2
 8000c34:	72bb      	strb	r3, [r7, #10]
	switch(msg)
 8000c36:	7afb      	ldrb	r3, [r7, #11]
 8000c38:	3b28      	subs	r3, #40	; 0x28
 8000c3a:	2b22      	cmp	r3, #34	; 0x22
 8000c3c:	f200 8089 	bhi.w	8000d52 <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0x12e>
 8000c40:	a201      	add	r2, pc, #4	; (adr r2, 8000c48 <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0x24>)
 8000c42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c46:	bf00      	nop
 8000c48:	08000d57 	.word	0x08000d57
 8000c4c:	08000cd5 	.word	0x08000cd5
 8000c50:	08000cdf 	.word	0x08000cdf
 8000c54:	08000cf5 	.word	0x08000cf5
 8000c58:	08000d53 	.word	0x08000d53
 8000c5c:	08000d53 	.word	0x08000d53
 8000c60:	08000d53 	.word	0x08000d53
 8000c64:	08000d53 	.word	0x08000d53
 8000c68:	08000d53 	.word	0x08000d53
 8000c6c:	08000d53 	.word	0x08000d53
 8000c70:	08000d53 	.word	0x08000d53
 8000c74:	08000d53 	.word	0x08000d53
 8000c78:	08000d53 	.word	0x08000d53
 8000c7c:	08000d53 	.word	0x08000d53
 8000c80:	08000d53 	.word	0x08000d53
 8000c84:	08000d53 	.word	0x08000d53
 8000c88:	08000d53 	.word	0x08000d53
 8000c8c:	08000d53 	.word	0x08000d53
 8000c90:	08000d53 	.word	0x08000d53
 8000c94:	08000d53 	.word	0x08000d53
 8000c98:	08000d53 	.word	0x08000d53
 8000c9c:	08000d53 	.word	0x08000d53
 8000ca0:	08000d53 	.word	0x08000d53
 8000ca4:	08000d53 	.word	0x08000d53
 8000ca8:	08000cf9 	.word	0x08000cf9
 8000cac:	08000d17 	.word	0x08000d17
 8000cb0:	08000d53 	.word	0x08000d53
 8000cb4:	08000d53 	.word	0x08000d53
 8000cb8:	08000d53 	.word	0x08000d53
 8000cbc:	08000d53 	.word	0x08000d53
 8000cc0:	08000d53 	.word	0x08000d53
 8000cc4:	08000d53 	.word	0x08000d53
 8000cc8:	08000d53 	.word	0x08000d53
 8000ccc:	08000d35 	.word	0x08000d35
 8000cd0:	08000d57 	.word	0x08000d57

		break;

		//Function which implements a delay, arg_int contains the amount of ms
		case U8X8_MSG_DELAY_MILLI:
		HAL_Delay(arg_int);
 8000cd4:	7abb      	ldrb	r3, [r7, #10]
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f000 fc66 	bl	80015a8 <HAL_Delay>

		break;
 8000cdc:	e03e      	b.n	8000d5c <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0x138>
		//Function which delays 10us
		case U8X8_MSG_DELAY_10MICRO:
		for (uint16_t n = 0; n < 320; n++)
 8000cde:	2300      	movs	r3, #0
 8000ce0:	82fb      	strh	r3, [r7, #22]
 8000ce2:	8afb      	ldrh	r3, [r7, #22]
 8000ce4:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000ce8:	d237      	bcs.n	8000d5a <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0x136>
		{
			__NOP();
 8000cea:	bf00      	nop
		for (uint16_t n = 0; n < 320; n++)
 8000cec:	8afb      	ldrh	r3, [r7, #22]
 8000cee:	3301      	adds	r3, #1
 8000cf0:	82fb      	strh	r3, [r7, #22]
 8000cf2:	e7f6      	b.n	8000ce2 <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0xbe>
		}

		break;
		//Function which delays 100ns
		case U8X8_MSG_DELAY_100NANO:
		__NOP();
 8000cf4:	bf00      	nop

		break;
 8000cf6:	e031      	b.n	8000d5c <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0x138>
		//Function to define the logic level of the clockline
		case U8X8_MSG_GPIO_SPI_CLOCK:
			if (arg_int) HAL_GPIO_WritePin(Sck_GPIO_Port, Sck_Pin, GPIO_PIN_RESET);
 8000cf8:	7abb      	ldrb	r3, [r7, #10]
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d005      	beq.n	8000d0a <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0xe6>
 8000cfe:	2200      	movs	r2, #0
 8000d00:	2120      	movs	r1, #32
 8000d02:	4819      	ldr	r0, [pc, #100]	; (8000d68 <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0x144>)
 8000d04:	f001 fb1c 	bl	8002340 <HAL_GPIO_WritePin>
			else HAL_GPIO_WritePin(Sck_GPIO_Port, Sck_Pin, GPIO_PIN_SET);

		break;
 8000d08:	e028      	b.n	8000d5c <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0x138>
			else HAL_GPIO_WritePin(Sck_GPIO_Port, Sck_Pin, GPIO_PIN_SET);
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	2120      	movs	r1, #32
 8000d0e:	4816      	ldr	r0, [pc, #88]	; (8000d68 <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0x144>)
 8000d10:	f001 fb16 	bl	8002340 <HAL_GPIO_WritePin>
		break;
 8000d14:	e022      	b.n	8000d5c <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0x138>
		//Function to define the logic level of the data line to the display
		case U8X8_MSG_GPIO_SPI_DATA:
			if (arg_int) HAL_GPIO_WritePin(Mosi_GPIO_Port, Mosi_Pin, GPIO_PIN_SET);
 8000d16:	7abb      	ldrb	r3, [r7, #10]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d005      	beq.n	8000d28 <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0x104>
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	2180      	movs	r1, #128	; 0x80
 8000d20:	4811      	ldr	r0, [pc, #68]	; (8000d68 <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0x144>)
 8000d22:	f001 fb0d 	bl	8002340 <HAL_GPIO_WritePin>
			else HAL_GPIO_WritePin(Mosi_GPIO_Port, Mosi_Pin, GPIO_PIN_RESET);

		break;
 8000d26:	e019      	b.n	8000d5c <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0x138>
			else HAL_GPIO_WritePin(Mosi_GPIO_Port, Mosi_Pin, GPIO_PIN_RESET);
 8000d28:	2200      	movs	r2, #0
 8000d2a:	2180      	movs	r1, #128	; 0x80
 8000d2c:	480e      	ldr	r0, [pc, #56]	; (8000d68 <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0x144>)
 8000d2e:	f001 fb07 	bl	8002340 <HAL_GPIO_WritePin>
		break;
 8000d32:	e013      	b.n	8000d5c <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0x138>
		// Function to define the logic level of the CS line
		case U8X8_MSG_GPIO_CS:
			if (arg_int) HAL_GPIO_WritePin(LcdCS_GPIO_Port, LcdCS_Pin, GPIO_PIN_RESET);
 8000d34:	7abb      	ldrb	r3, [r7, #10]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d005      	beq.n	8000d46 <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0x122>
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	2108      	movs	r1, #8
 8000d3e:	480a      	ldr	r0, [pc, #40]	; (8000d68 <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0x144>)
 8000d40:	f001 fafe 	bl	8002340 <HAL_GPIO_WritePin>
			else HAL_GPIO_WritePin(LcdCS_GPIO_Port, LcdCS_Pin, GPIO_PIN_SET);

		break;
 8000d44:	e00a      	b.n	8000d5c <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0x138>
			else HAL_GPIO_WritePin(LcdCS_GPIO_Port, LcdCS_Pin, GPIO_PIN_SET);
 8000d46:	2201      	movs	r2, #1
 8000d48:	2108      	movs	r1, #8
 8000d4a:	4807      	ldr	r0, [pc, #28]	; (8000d68 <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0x144>)
 8000d4c:	f001 faf8 	bl	8002340 <HAL_GPIO_WritePin>
		break;
 8000d50:	e004      	b.n	8000d5c <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0x138>
//			if (arg_int) HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, SET);
//			else HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, RESET);
//
//		break;
		default:
			return 0; //A message was received which is not implemented, return 0 to indicate an error
 8000d52:	2300      	movs	r3, #0
 8000d54:	e003      	b.n	8000d5e <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0x13a>
		break;
 8000d56:	bf00      	nop
 8000d58:	e000      	b.n	8000d5c <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0x138>
		break;
 8000d5a:	bf00      	nop
	}

	return 1; // command processed successfully.
 8000d5c:	2301      	movs	r3, #1
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	3718      	adds	r7, #24
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	40010800 	.word	0x40010800

08000d6c <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv>:

uint8_t u8x8_byte_stm32_hw_spi(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b086      	sub	sp, #24
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	60f8      	str	r0, [r7, #12]
 8000d74:	607b      	str	r3, [r7, #4]
 8000d76:	460b      	mov	r3, r1
 8000d78:	72fb      	strb	r3, [r7, #11]
 8000d7a:	4613      	mov	r3, r2
 8000d7c:	72bb      	strb	r3, [r7, #10]
  uint8_t *data;
  switch(msg)
 8000d7e:	7afb      	ldrb	r3, [r7, #11]
 8000d80:	2b17      	cmp	r3, #23
 8000d82:	d115      	bne.n	8000db0 <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv+0x44>
  {
    case U8X8_MSG_BYTE_SEND:
      data = (uint8_t *)arg_ptr;
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	617b      	str	r3, [r7, #20]
      HAL_GPIO_WritePin(LcdCS_GPIO_Port, LcdCS_Pin, GPIO_PIN_RESET);
 8000d88:	2200      	movs	r2, #0
 8000d8a:	2108      	movs	r1, #8
 8000d8c:	480b      	ldr	r0, [pc, #44]	; (8000dbc <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv+0x50>)
 8000d8e:	f001 fad7 	bl	8002340 <HAL_GPIO_WritePin>
      HAL_SPI_Transmit(&hspi1, data, arg_int, 100);
 8000d92:	7abb      	ldrb	r3, [r7, #10]
 8000d94:	b29a      	uxth	r2, r3
 8000d96:	2364      	movs	r3, #100	; 0x64
 8000d98:	6979      	ldr	r1, [r7, #20]
 8000d9a:	4809      	ldr	r0, [pc, #36]	; (8000dc0 <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv+0x54>)
 8000d9c:	f002 fc76 	bl	800368c <HAL_SPI_Transmit>
      HAL_GPIO_WritePin(LcdCS_GPIO_Port, LcdCS_Pin, GPIO_PIN_SET);
 8000da0:	2201      	movs	r2, #1
 8000da2:	2108      	movs	r1, #8
 8000da4:	4805      	ldr	r0, [pc, #20]	; (8000dbc <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv+0x50>)
 8000da6:	f001 facb 	bl	8002340 <HAL_GPIO_WritePin>
//      {
//        SPI.transfer((uint8_t)*data);
//        data++;
//        arg_int--;
//      }
      break;
 8000daa:	bf00      	nop
//      SPI.endTransaction();
//      break;
    default:
      return 0;
  }
  return 1;
 8000dac:	2301      	movs	r3, #1
 8000dae:	e000      	b.n	8000db2 <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv+0x46>
      return 0;
 8000db0:	2300      	movs	r3, #0
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	3718      	adds	r7, #24
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	40010800 	.word	0x40010800
 8000dc0:	20000530 	.word	0x20000530

08000dc4 <_ZN10ST7920_LCD12setupDisplayEv>:

void ST7920_LCD::setupDisplay()
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b082      	sub	sp, #8
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
	u8g2_Setup_st7920_p_128x64_f(&Display, U8G2_R0, u8x8_byte_stm32_hw_spi, u8g2_gpio_and_delay_stm32);
 8000dcc:	6878      	ldr	r0, [r7, #4]
 8000dce:	4b09      	ldr	r3, [pc, #36]	; (8000df4 <_ZN10ST7920_LCD12setupDisplayEv+0x30>)
 8000dd0:	4a09      	ldr	r2, [pc, #36]	; (8000df8 <_ZN10ST7920_LCD12setupDisplayEv+0x34>)
 8000dd2:	490a      	ldr	r1, [pc, #40]	; (8000dfc <_ZN10ST7920_LCD12setupDisplayEv+0x38>)
 8000dd4:	f7ff f9ca 	bl	800016c <u8g2_Setup_st7920_p_128x64_f>
	u8g2_InitDisplay(&Display); // send init sequence to the display, display is in sleep mode after this,
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f7ff fe93 	bl	8000b06 <u8x8_InitDisplay>
	u8g2_SetPowerSave(&Display, 0); // wake up display
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	2100      	movs	r1, #0
 8000de4:	4618      	mov	r0, r3
 8000de6:	f7ff fe9d 	bl	8000b24 <u8x8_SetPowerSave>
}
 8000dea:	bf00      	nop
 8000dec:	3708      	adds	r7, #8
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	08000c25 	.word	0x08000c25
 8000df8:	08000d6d 	.word	0x08000d6d
 8000dfc:	08004544 	.word	0x08004544

08000e00 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b084      	sub	sp, #16
 8000e04:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e06:	1d3b      	adds	r3, r7, #4
 8000e08:	2200      	movs	r2, #0
 8000e0a:	601a      	str	r2, [r3, #0]
 8000e0c:	605a      	str	r2, [r3, #4]
 8000e0e:	609a      	str	r2, [r3, #8]

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000e10:	4b18      	ldr	r3, [pc, #96]	; (8000e74 <MX_ADC1_Init+0x74>)
 8000e12:	4a19      	ldr	r2, [pc, #100]	; (8000e78 <MX_ADC1_Init+0x78>)
 8000e14:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000e16:	4b17      	ldr	r3, [pc, #92]	; (8000e74 <MX_ADC1_Init+0x74>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000e1c:	4b15      	ldr	r3, [pc, #84]	; (8000e74 <MX_ADC1_Init+0x74>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e22:	4b14      	ldr	r3, [pc, #80]	; (8000e74 <MX_ADC1_Init+0x74>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e28:	4b12      	ldr	r3, [pc, #72]	; (8000e74 <MX_ADC1_Init+0x74>)
 8000e2a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000e2e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e30:	4b10      	ldr	r3, [pc, #64]	; (8000e74 <MX_ADC1_Init+0x74>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000e36:	4b0f      	ldr	r3, [pc, #60]	; (8000e74 <MX_ADC1_Init+0x74>)
 8000e38:	2201      	movs	r2, #1
 8000e3a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e3c:	480d      	ldr	r0, [pc, #52]	; (8000e74 <MX_ADC1_Init+0x74>)
 8000e3e:	f000 fbd5 	bl	80015ec <HAL_ADC_Init>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d001      	beq.n	8000e4c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000e48:	f000 f99c 	bl	8001184 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e50:	2301      	movs	r3, #1
 8000e52:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000e54:	2300      	movs	r3, #0
 8000e56:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e58:	1d3b      	adds	r3, r7, #4
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	4805      	ldr	r0, [pc, #20]	; (8000e74 <MX_ADC1_Init+0x74>)
 8000e5e:	f000 fd2f 	bl	80018c0 <HAL_ADC_ConfigChannel>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d001      	beq.n	8000e6c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000e68:	f000 f98c 	bl	8001184 <Error_Handler>
  }

}
 8000e6c:	bf00      	nop
 8000e6e:	3710      	adds	r7, #16
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	200004ac 	.word	0x200004ac
 8000e78:	40012400 	.word	0x40012400

08000e7c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b088      	sub	sp, #32
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e84:	f107 0310 	add.w	r3, r7, #16
 8000e88:	2200      	movs	r2, #0
 8000e8a:	601a      	str	r2, [r3, #0]
 8000e8c:	605a      	str	r2, [r3, #4]
 8000e8e:	609a      	str	r2, [r3, #8]
 8000e90:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	4a14      	ldr	r2, [pc, #80]	; (8000ee8 <HAL_ADC_MspInit+0x6c>)
 8000e98:	4293      	cmp	r3, r2
 8000e9a:	d121      	bne.n	8000ee0 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000e9c:	4b13      	ldr	r3, [pc, #76]	; (8000eec <HAL_ADC_MspInit+0x70>)
 8000e9e:	699b      	ldr	r3, [r3, #24]
 8000ea0:	4a12      	ldr	r2, [pc, #72]	; (8000eec <HAL_ADC_MspInit+0x70>)
 8000ea2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ea6:	6193      	str	r3, [r2, #24]
 8000ea8:	4b10      	ldr	r3, [pc, #64]	; (8000eec <HAL_ADC_MspInit+0x70>)
 8000eaa:	699b      	ldr	r3, [r3, #24]
 8000eac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000eb0:	60fb      	str	r3, [r7, #12]
 8000eb2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eb4:	4b0d      	ldr	r3, [pc, #52]	; (8000eec <HAL_ADC_MspInit+0x70>)
 8000eb6:	699b      	ldr	r3, [r3, #24]
 8000eb8:	4a0c      	ldr	r2, [pc, #48]	; (8000eec <HAL_ADC_MspInit+0x70>)
 8000eba:	f043 0304 	orr.w	r3, r3, #4
 8000ebe:	6193      	str	r3, [r2, #24]
 8000ec0:	4b0a      	ldr	r3, [pc, #40]	; (8000eec <HAL_ADC_MspInit+0x70>)
 8000ec2:	699b      	ldr	r3, [r3, #24]
 8000ec4:	f003 0304 	and.w	r3, r3, #4
 8000ec8:	60bb      	str	r3, [r7, #8]
 8000eca:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = CurrentSensor_Pin;
 8000ecc:	2301      	movs	r3, #1
 8000ece:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ed0:	2303      	movs	r3, #3
 8000ed2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(CurrentSensor_GPIO_Port, &GPIO_InitStruct);
 8000ed4:	f107 0310 	add.w	r3, r7, #16
 8000ed8:	4619      	mov	r1, r3
 8000eda:	4805      	ldr	r0, [pc, #20]	; (8000ef0 <HAL_ADC_MspInit+0x74>)
 8000edc:	f000 fff6 	bl	8001ecc <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000ee0:	bf00      	nop
 8000ee2:	3720      	adds	r7, #32
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	40012400 	.word	0x40012400
 8000eec:	40021000 	.word	0x40021000
 8000ef0:	40010800 	.word	0x40010800

08000ef4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b086      	sub	sp, #24
 8000ef8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000efa:	f107 0308 	add.w	r3, r7, #8
 8000efe:	2200      	movs	r2, #0
 8000f00:	601a      	str	r2, [r3, #0]
 8000f02:	605a      	str	r2, [r3, #4]
 8000f04:	609a      	str	r2, [r3, #8]
 8000f06:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f08:	4b28      	ldr	r3, [pc, #160]	; (8000fac <MX_GPIO_Init+0xb8>)
 8000f0a:	699b      	ldr	r3, [r3, #24]
 8000f0c:	4a27      	ldr	r2, [pc, #156]	; (8000fac <MX_GPIO_Init+0xb8>)
 8000f0e:	f043 0304 	orr.w	r3, r3, #4
 8000f12:	6193      	str	r3, [r2, #24]
 8000f14:	4b25      	ldr	r3, [pc, #148]	; (8000fac <MX_GPIO_Init+0xb8>)
 8000f16:	699b      	ldr	r3, [r3, #24]
 8000f18:	f003 0304 	and.w	r3, r3, #4
 8000f1c:	607b      	str	r3, [r7, #4]
 8000f1e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f20:	4b22      	ldr	r3, [pc, #136]	; (8000fac <MX_GPIO_Init+0xb8>)
 8000f22:	699b      	ldr	r3, [r3, #24]
 8000f24:	4a21      	ldr	r2, [pc, #132]	; (8000fac <MX_GPIO_Init+0xb8>)
 8000f26:	f043 0308 	orr.w	r3, r3, #8
 8000f2a:	6193      	str	r3, [r2, #24]
 8000f2c:	4b1f      	ldr	r3, [pc, #124]	; (8000fac <MX_GPIO_Init+0xb8>)
 8000f2e:	699b      	ldr	r3, [r3, #24]
 8000f30:	f003 0308 	and.w	r3, r3, #8
 8000f34:	603b      	str	r3, [r7, #0]
 8000f36:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ThermoCoupleCS_Pin|LcdCS_Pin, GPIO_PIN_SET);
 8000f38:	2201      	movs	r2, #1
 8000f3a:	210c      	movs	r1, #12
 8000f3c:	481c      	ldr	r0, [pc, #112]	; (8000fb0 <MX_GPIO_Init+0xbc>)
 8000f3e:	f001 f9ff 	bl	8002340 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ThermoRegulator_Pin|FanCtrl_Pin|RedLed_Pin|GreenLed_Pin, GPIO_PIN_RESET);
 8000f42:	2200      	movs	r2, #0
 8000f44:	f44f 51f0 	mov.w	r1, #7680	; 0x1e00
 8000f48:	4819      	ldr	r0, [pc, #100]	; (8000fb0 <MX_GPIO_Init+0xbc>)
 8000f4a:	f001 f9f9 	bl	8002340 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = ThermoCoupleCS_Pin|LcdCS_Pin|ThermoRegulator_Pin|FanCtrl_Pin;
 8000f4e:	f240 630c 	movw	r3, #1548	; 0x60c
 8000f52:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f54:	2301      	movs	r3, #1
 8000f56:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f5c:	2303      	movs	r3, #3
 8000f5e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f60:	f107 0308 	add.w	r3, r7, #8
 8000f64:	4619      	mov	r1, r3
 8000f66:	4812      	ldr	r0, [pc, #72]	; (8000fb0 <MX_GPIO_Init+0xbc>)
 8000f68:	f000 ffb0 	bl	8001ecc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = UpButton_Pin|DownButton_Pin|LeftButton_Pin|OkButton_Pin;
 8000f6c:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000f70:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f72:	2300      	movs	r3, #0
 8000f74:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000f76:	2302      	movs	r3, #2
 8000f78:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f7a:	f107 0308 	add.w	r3, r7, #8
 8000f7e:	4619      	mov	r1, r3
 8000f80:	480c      	ldr	r0, [pc, #48]	; (8000fb4 <MX_GPIO_Init+0xc0>)
 8000f82:	f000 ffa3 	bl	8001ecc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = RedLed_Pin|GreenLed_Pin;
 8000f86:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000f8a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f90:	2300      	movs	r3, #0
 8000f92:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f94:	2302      	movs	r3, #2
 8000f96:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f98:	f107 0308 	add.w	r3, r7, #8
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	4804      	ldr	r0, [pc, #16]	; (8000fb0 <MX_GPIO_Init+0xbc>)
 8000fa0:	f000 ff94 	bl	8001ecc <HAL_GPIO_Init>

}
 8000fa4:	bf00      	nop
 8000fa6:	3718      	adds	r7, #24
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	40021000 	.word	0x40021000
 8000fb0:	40010800 	.word	0x40010800
 8000fb4:	40010c00 	.word	0x40010c00

08000fb8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8000fbc:	4b12      	ldr	r3, [pc, #72]	; (8001008 <MX_I2C1_Init+0x50>)
 8000fbe:	4a13      	ldr	r2, [pc, #76]	; (800100c <MX_I2C1_Init+0x54>)
 8000fc0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000fc2:	4b11      	ldr	r3, [pc, #68]	; (8001008 <MX_I2C1_Init+0x50>)
 8000fc4:	4a12      	ldr	r2, [pc, #72]	; (8001010 <MX_I2C1_Init+0x58>)
 8000fc6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000fc8:	4b0f      	ldr	r3, [pc, #60]	; (8001008 <MX_I2C1_Init+0x50>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000fce:	4b0e      	ldr	r3, [pc, #56]	; (8001008 <MX_I2C1_Init+0x50>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fd4:	4b0c      	ldr	r3, [pc, #48]	; (8001008 <MX_I2C1_Init+0x50>)
 8000fd6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000fda:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fdc:	4b0a      	ldr	r3, [pc, #40]	; (8001008 <MX_I2C1_Init+0x50>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000fe2:	4b09      	ldr	r3, [pc, #36]	; (8001008 <MX_I2C1_Init+0x50>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fe8:	4b07      	ldr	r3, [pc, #28]	; (8001008 <MX_I2C1_Init+0x50>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fee:	4b06      	ldr	r3, [pc, #24]	; (8001008 <MX_I2C1_Init+0x50>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ff4:	4804      	ldr	r0, [pc, #16]	; (8001008 <MX_I2C1_Init+0x50>)
 8000ff6:	f001 f9d5 	bl	80023a4 <HAL_I2C_Init>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001000:	f000 f8c0 	bl	8001184 <Error_Handler>
  }

}
 8001004:	bf00      	nop
 8001006:	bd80      	pop	{r7, pc}
 8001008:	200004dc 	.word	0x200004dc
 800100c:	40005400 	.word	0x40005400
 8001010:	000186a0 	.word	0x000186a0

08001014 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b088      	sub	sp, #32
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800101c:	f107 0310 	add.w	r3, r7, #16
 8001020:	2200      	movs	r2, #0
 8001022:	601a      	str	r2, [r3, #0]
 8001024:	605a      	str	r2, [r3, #4]
 8001026:	609a      	str	r2, [r3, #8]
 8001028:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	4a15      	ldr	r2, [pc, #84]	; (8001084 <HAL_I2C_MspInit+0x70>)
 8001030:	4293      	cmp	r3, r2
 8001032:	d123      	bne.n	800107c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001034:	4b14      	ldr	r3, [pc, #80]	; (8001088 <HAL_I2C_MspInit+0x74>)
 8001036:	699b      	ldr	r3, [r3, #24]
 8001038:	4a13      	ldr	r2, [pc, #76]	; (8001088 <HAL_I2C_MspInit+0x74>)
 800103a:	f043 0308 	orr.w	r3, r3, #8
 800103e:	6193      	str	r3, [r2, #24]
 8001040:	4b11      	ldr	r3, [pc, #68]	; (8001088 <HAL_I2C_MspInit+0x74>)
 8001042:	699b      	ldr	r3, [r3, #24]
 8001044:	f003 0308 	and.w	r3, r3, #8
 8001048:	60fb      	str	r3, [r7, #12]
 800104a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C_SCL_Pin|I2C_SDA_Pin;
 800104c:	23c0      	movs	r3, #192	; 0xc0
 800104e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001050:	2312      	movs	r3, #18
 8001052:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001054:	2303      	movs	r3, #3
 8001056:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001058:	f107 0310 	add.w	r3, r7, #16
 800105c:	4619      	mov	r1, r3
 800105e:	480b      	ldr	r0, [pc, #44]	; (800108c <HAL_I2C_MspInit+0x78>)
 8001060:	f000 ff34 	bl	8001ecc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001064:	4b08      	ldr	r3, [pc, #32]	; (8001088 <HAL_I2C_MspInit+0x74>)
 8001066:	69db      	ldr	r3, [r3, #28]
 8001068:	4a07      	ldr	r2, [pc, #28]	; (8001088 <HAL_I2C_MspInit+0x74>)
 800106a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800106e:	61d3      	str	r3, [r2, #28]
 8001070:	4b05      	ldr	r3, [pc, #20]	; (8001088 <HAL_I2C_MspInit+0x74>)
 8001072:	69db      	ldr	r3, [r3, #28]
 8001074:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001078:	60bb      	str	r3, [r7, #8]
 800107a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800107c:	bf00      	nop
 800107e:	3720      	adds	r7, #32
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	40005400 	.word	0x40005400
 8001088:	40021000 	.word	0x40021000
 800108c:	40010c00 	.word	0x40010c00

08001090 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001094:	f000 fa26 	bl	80014e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001098:	f000 f810 	bl	80010bc <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800109c:	f7ff ff2a 	bl	8000ef4 <MX_GPIO_Init>
  MX_ADC1_Init();
 80010a0:	f7ff feae 	bl	8000e00 <MX_ADC1_Init>
  MX_I2C1_Init();
 80010a4:	f7ff ff88 	bl	8000fb8 <MX_I2C1_Init>
  MX_SPI1_Init();
 80010a8:	f000 f87c 	bl	80011a4 <MX_SPI1_Init>
  MX_TIM2_Init();
 80010ac:	f000 f98a 	bl	80013c4 <MX_TIM2_Init>

  Display.setupDisplay();
 80010b0:	4801      	ldr	r0, [pc, #4]	; (80010b8 <main+0x28>)
 80010b2:	f7ff fe87 	bl	8000dc4 <_ZN10ST7920_LCD12setupDisplayEv>


  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80010b6:	e7fe      	b.n	80010b6 <main+0x26>
 80010b8:	20000428 	.word	0x20000428

080010bc <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b094      	sub	sp, #80	; 0x50
 80010c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80010c6:	2228      	movs	r2, #40	; 0x28
 80010c8:	2100      	movs	r1, #0
 80010ca:	4618      	mov	r0, r3
 80010cc:	f003 f90e 	bl	80042ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010d0:	f107 0314 	add.w	r3, r7, #20
 80010d4:	2200      	movs	r2, #0
 80010d6:	601a      	str	r2, [r3, #0]
 80010d8:	605a      	str	r2, [r3, #4]
 80010da:	609a      	str	r2, [r3, #8]
 80010dc:	60da      	str	r2, [r3, #12]
 80010de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010e0:	1d3b      	adds	r3, r7, #4
 80010e2:	2200      	movs	r2, #0
 80010e4:	601a      	str	r2, [r3, #0]
 80010e6:	605a      	str	r2, [r3, #4]
 80010e8:	609a      	str	r2, [r3, #8]
 80010ea:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010ec:	2302      	movs	r3, #2
 80010ee:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010f0:	2301      	movs	r3, #1
 80010f2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010f4:	2310      	movs	r3, #16
 80010f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010f8:	2302      	movs	r3, #2
 80010fa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80010fc:	2300      	movs	r3, #0
 80010fe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001100:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001104:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001106:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800110a:	4618      	mov	r0, r3
 800110c:	f001 fb04 	bl	8002718 <HAL_RCC_OscConfig>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	bf14      	ite	ne
 8001116:	2301      	movne	r3, #1
 8001118:	2300      	moveq	r3, #0
 800111a:	b2db      	uxtb	r3, r3
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <_Z18SystemClock_Configv+0x68>
  {
    Error_Handler();
 8001120:	f000 f830 	bl	8001184 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001124:	230f      	movs	r3, #15
 8001126:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001128:	2302      	movs	r3, #2
 800112a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800112c:	2300      	movs	r3, #0
 800112e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001130:	2300      	movs	r3, #0
 8001132:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001134:	2300      	movs	r3, #0
 8001136:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001138:	f107 0314 	add.w	r3, r7, #20
 800113c:	2100      	movs	r1, #0
 800113e:	4618      	mov	r0, r3
 8001140:	f001 fe5a 	bl	8002df8 <HAL_RCC_ClockConfig>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	bf14      	ite	ne
 800114a:	2301      	movne	r3, #1
 800114c:	2300      	moveq	r3, #0
 800114e:	b2db      	uxtb	r3, r3
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <_Z18SystemClock_Configv+0x9c>
  {
    Error_Handler();
 8001154:	f000 f816 	bl	8001184 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001158:	2302      	movs	r3, #2
 800115a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 800115c:	2300      	movs	r3, #0
 800115e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001160:	1d3b      	adds	r3, r7, #4
 8001162:	4618      	mov	r0, r3
 8001164:	f002 f876 	bl	8003254 <HAL_RCCEx_PeriphCLKConfig>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	bf14      	ite	ne
 800116e:	2301      	movne	r3, #1
 8001170:	2300      	moveq	r3, #0
 8001172:	b2db      	uxtb	r3, r3
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <_Z18SystemClock_Configv+0xc0>
  {
    Error_Handler();
 8001178:	f000 f804 	bl	8001184 <Error_Handler>
  }
}
 800117c:	bf00      	nop
 800117e:	3750      	adds	r7, #80	; 0x50
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}

08001184 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001188:	bf00      	nop
 800118a:	46bd      	mov	sp, r7
 800118c:	bc80      	pop	{r7}
 800118e:	4770      	bx	lr

08001190 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8001190:	b480      	push	{r7}
 8001192:	b083      	sub	sp, #12
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
 8001198:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 800119a:	bf00      	nop
 800119c:	370c      	adds	r7, #12
 800119e:	46bd      	mov	sp, r7
 80011a0:	bc80      	pop	{r7}
 80011a2:	4770      	bx	lr

080011a4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 80011a8:	4b17      	ldr	r3, [pc, #92]	; (8001208 <MX_SPI1_Init+0x64>)
 80011aa:	4a18      	ldr	r2, [pc, #96]	; (800120c <MX_SPI1_Init+0x68>)
 80011ac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80011ae:	4b16      	ldr	r3, [pc, #88]	; (8001208 <MX_SPI1_Init+0x64>)
 80011b0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80011b4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80011b6:	4b14      	ldr	r3, [pc, #80]	; (8001208 <MX_SPI1_Init+0x64>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80011bc:	4b12      	ldr	r3, [pc, #72]	; (8001208 <MX_SPI1_Init+0x64>)
 80011be:	2200      	movs	r2, #0
 80011c0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011c2:	4b11      	ldr	r3, [pc, #68]	; (8001208 <MX_SPI1_Init+0x64>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011c8:	4b0f      	ldr	r3, [pc, #60]	; (8001208 <MX_SPI1_Init+0x64>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80011ce:	4b0e      	ldr	r3, [pc, #56]	; (8001208 <MX_SPI1_Init+0x64>)
 80011d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011d4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80011d6:	4b0c      	ldr	r3, [pc, #48]	; (8001208 <MX_SPI1_Init+0x64>)
 80011d8:	2200      	movs	r2, #0
 80011da:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011dc:	4b0a      	ldr	r3, [pc, #40]	; (8001208 <MX_SPI1_Init+0x64>)
 80011de:	2200      	movs	r2, #0
 80011e0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80011e2:	4b09      	ldr	r3, [pc, #36]	; (8001208 <MX_SPI1_Init+0x64>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011e8:	4b07      	ldr	r3, [pc, #28]	; (8001208 <MX_SPI1_Init+0x64>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80011ee:	4b06      	ldr	r3, [pc, #24]	; (8001208 <MX_SPI1_Init+0x64>)
 80011f0:	220a      	movs	r2, #10
 80011f2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80011f4:	4804      	ldr	r0, [pc, #16]	; (8001208 <MX_SPI1_Init+0x64>)
 80011f6:	f002 f937 	bl	8003468 <HAL_SPI_Init>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001200:	f7ff ffc0 	bl	8001184 <Error_Handler>
  }

}
 8001204:	bf00      	nop
 8001206:	bd80      	pop	{r7, pc}
 8001208:	20000530 	.word	0x20000530
 800120c:	40013000 	.word	0x40013000

08001210 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b088      	sub	sp, #32
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001218:	f107 0310 	add.w	r3, r7, #16
 800121c:	2200      	movs	r2, #0
 800121e:	601a      	str	r2, [r3, #0]
 8001220:	605a      	str	r2, [r3, #4]
 8001222:	609a      	str	r2, [r3, #8]
 8001224:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	4a1b      	ldr	r2, [pc, #108]	; (8001298 <HAL_SPI_MspInit+0x88>)
 800122c:	4293      	cmp	r3, r2
 800122e:	d12f      	bne.n	8001290 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001230:	4b1a      	ldr	r3, [pc, #104]	; (800129c <HAL_SPI_MspInit+0x8c>)
 8001232:	699b      	ldr	r3, [r3, #24]
 8001234:	4a19      	ldr	r2, [pc, #100]	; (800129c <HAL_SPI_MspInit+0x8c>)
 8001236:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800123a:	6193      	str	r3, [r2, #24]
 800123c:	4b17      	ldr	r3, [pc, #92]	; (800129c <HAL_SPI_MspInit+0x8c>)
 800123e:	699b      	ldr	r3, [r3, #24]
 8001240:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001244:	60fb      	str	r3, [r7, #12]
 8001246:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001248:	4b14      	ldr	r3, [pc, #80]	; (800129c <HAL_SPI_MspInit+0x8c>)
 800124a:	699b      	ldr	r3, [r3, #24]
 800124c:	4a13      	ldr	r2, [pc, #76]	; (800129c <HAL_SPI_MspInit+0x8c>)
 800124e:	f043 0304 	orr.w	r3, r3, #4
 8001252:	6193      	str	r3, [r2, #24]
 8001254:	4b11      	ldr	r3, [pc, #68]	; (800129c <HAL_SPI_MspInit+0x8c>)
 8001256:	699b      	ldr	r3, [r3, #24]
 8001258:	f003 0304 	and.w	r3, r3, #4
 800125c:	60bb      	str	r3, [r7, #8]
 800125e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = Sck_Pin|Mosi_Pin;
 8001260:	23a0      	movs	r3, #160	; 0xa0
 8001262:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001264:	2302      	movs	r3, #2
 8001266:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001268:	2303      	movs	r3, #3
 800126a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800126c:	f107 0310 	add.w	r3, r7, #16
 8001270:	4619      	mov	r1, r3
 8001272:	480b      	ldr	r0, [pc, #44]	; (80012a0 <HAL_SPI_MspInit+0x90>)
 8001274:	f000 fe2a 	bl	8001ecc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Miso_Pin;
 8001278:	2340      	movs	r3, #64	; 0x40
 800127a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800127c:	2300      	movs	r3, #0
 800127e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001280:	2300      	movs	r3, #0
 8001282:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(Miso_GPIO_Port, &GPIO_InitStruct);
 8001284:	f107 0310 	add.w	r3, r7, #16
 8001288:	4619      	mov	r1, r3
 800128a:	4805      	ldr	r0, [pc, #20]	; (80012a0 <HAL_SPI_MspInit+0x90>)
 800128c:	f000 fe1e 	bl	8001ecc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001290:	bf00      	nop
 8001292:	3720      	adds	r7, #32
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	40013000 	.word	0x40013000
 800129c:	40021000 	.word	0x40021000
 80012a0:	40010800 	.word	0x40010800

080012a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b085      	sub	sp, #20
 80012a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80012aa:	4b15      	ldr	r3, [pc, #84]	; (8001300 <HAL_MspInit+0x5c>)
 80012ac:	699b      	ldr	r3, [r3, #24]
 80012ae:	4a14      	ldr	r2, [pc, #80]	; (8001300 <HAL_MspInit+0x5c>)
 80012b0:	f043 0301 	orr.w	r3, r3, #1
 80012b4:	6193      	str	r3, [r2, #24]
 80012b6:	4b12      	ldr	r3, [pc, #72]	; (8001300 <HAL_MspInit+0x5c>)
 80012b8:	699b      	ldr	r3, [r3, #24]
 80012ba:	f003 0301 	and.w	r3, r3, #1
 80012be:	60bb      	str	r3, [r7, #8]
 80012c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012c2:	4b0f      	ldr	r3, [pc, #60]	; (8001300 <HAL_MspInit+0x5c>)
 80012c4:	69db      	ldr	r3, [r3, #28]
 80012c6:	4a0e      	ldr	r2, [pc, #56]	; (8001300 <HAL_MspInit+0x5c>)
 80012c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012cc:	61d3      	str	r3, [r2, #28]
 80012ce:	4b0c      	ldr	r3, [pc, #48]	; (8001300 <HAL_MspInit+0x5c>)
 80012d0:	69db      	ldr	r3, [r3, #28]
 80012d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012d6:	607b      	str	r3, [r7, #4]
 80012d8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80012da:	4b0a      	ldr	r3, [pc, #40]	; (8001304 <HAL_MspInit+0x60>)
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	60fb      	str	r3, [r7, #12]
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80012e6:	60fb      	str	r3, [r7, #12]
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80012ee:	60fb      	str	r3, [r7, #12]
 80012f0:	4a04      	ldr	r2, [pc, #16]	; (8001304 <HAL_MspInit+0x60>)
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012f6:	bf00      	nop
 80012f8:	3714      	adds	r7, #20
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bc80      	pop	{r7}
 80012fe:	4770      	bx	lr
 8001300:	40021000 	.word	0x40021000
 8001304:	40010000 	.word	0x40010000

08001308 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800130c:	bf00      	nop
 800130e:	46bd      	mov	sp, r7
 8001310:	bc80      	pop	{r7}
 8001312:	4770      	bx	lr

08001314 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001318:	e7fe      	b.n	8001318 <HardFault_Handler+0x4>

0800131a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800131a:	b480      	push	{r7}
 800131c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800131e:	e7fe      	b.n	800131e <MemManage_Handler+0x4>

08001320 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001324:	e7fe      	b.n	8001324 <BusFault_Handler+0x4>

08001326 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001326:	b480      	push	{r7}
 8001328:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800132a:	e7fe      	b.n	800132a <UsageFault_Handler+0x4>

0800132c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001330:	bf00      	nop
 8001332:	46bd      	mov	sp, r7
 8001334:	bc80      	pop	{r7}
 8001336:	4770      	bx	lr

08001338 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001338:	b480      	push	{r7}
 800133a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800133c:	bf00      	nop
 800133e:	46bd      	mov	sp, r7
 8001340:	bc80      	pop	{r7}
 8001342:	4770      	bx	lr

08001344 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001348:	bf00      	nop
 800134a:	46bd      	mov	sp, r7
 800134c:	bc80      	pop	{r7}
 800134e:	4770      	bx	lr

08001350 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001354:	f000 f90c 	bl	8001570 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001358:	bf00      	nop
 800135a:	bd80      	pop	{r7, pc}

0800135c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001360:	4b15      	ldr	r3, [pc, #84]	; (80013b8 <SystemInit+0x5c>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a14      	ldr	r2, [pc, #80]	; (80013b8 <SystemInit+0x5c>)
 8001366:	f043 0301 	orr.w	r3, r3, #1
 800136a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 800136c:	4b12      	ldr	r3, [pc, #72]	; (80013b8 <SystemInit+0x5c>)
 800136e:	685a      	ldr	r2, [r3, #4]
 8001370:	4911      	ldr	r1, [pc, #68]	; (80013b8 <SystemInit+0x5c>)
 8001372:	4b12      	ldr	r3, [pc, #72]	; (80013bc <SystemInit+0x60>)
 8001374:	4013      	ands	r3, r2
 8001376:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001378:	4b0f      	ldr	r3, [pc, #60]	; (80013b8 <SystemInit+0x5c>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a0e      	ldr	r2, [pc, #56]	; (80013b8 <SystemInit+0x5c>)
 800137e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001382:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001386:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001388:	4b0b      	ldr	r3, [pc, #44]	; (80013b8 <SystemInit+0x5c>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a0a      	ldr	r2, [pc, #40]	; (80013b8 <SystemInit+0x5c>)
 800138e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001392:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001394:	4b08      	ldr	r3, [pc, #32]	; (80013b8 <SystemInit+0x5c>)
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	4a07      	ldr	r2, [pc, #28]	; (80013b8 <SystemInit+0x5c>)
 800139a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800139e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80013a0:	4b05      	ldr	r3, [pc, #20]	; (80013b8 <SystemInit+0x5c>)
 80013a2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80013a6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80013a8:	4b05      	ldr	r3, [pc, #20]	; (80013c0 <SystemInit+0x64>)
 80013aa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80013ae:	609a      	str	r2, [r3, #8]
#endif 
}
 80013b0:	bf00      	nop
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bc80      	pop	{r7}
 80013b6:	4770      	bx	lr
 80013b8:	40021000 	.word	0x40021000
 80013bc:	f8ff0000 	.word	0xf8ff0000
 80013c0:	e000ed00 	.word	0xe000ed00

080013c4 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b088      	sub	sp, #32
 80013c8:	af00      	add	r7, sp, #0
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80013ca:	f107 030c 	add.w	r3, r7, #12
 80013ce:	2200      	movs	r2, #0
 80013d0:	601a      	str	r2, [r3, #0]
 80013d2:	605a      	str	r2, [r3, #4]
 80013d4:	609a      	str	r2, [r3, #8]
 80013d6:	60da      	str	r2, [r3, #12]
 80013d8:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013da:	1d3b      	adds	r3, r7, #4
 80013dc:	2200      	movs	r2, #0
 80013de:	601a      	str	r2, [r3, #0]
 80013e0:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 80013e2:	4b1e      	ldr	r3, [pc, #120]	; (800145c <MX_TIM2_Init+0x98>)
 80013e4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013e8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80013ea:	4b1c      	ldr	r3, [pc, #112]	; (800145c <MX_TIM2_Init+0x98>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013f0:	4b1a      	ldr	r3, [pc, #104]	; (800145c <MX_TIM2_Init+0x98>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80013f6:	4b19      	ldr	r3, [pc, #100]	; (800145c <MX_TIM2_Init+0x98>)
 80013f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013fc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013fe:	4b17      	ldr	r3, [pc, #92]	; (800145c <MX_TIM2_Init+0x98>)
 8001400:	2200      	movs	r2, #0
 8001402:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001404:	4b15      	ldr	r3, [pc, #84]	; (800145c <MX_TIM2_Init+0x98>)
 8001406:	2200      	movs	r2, #0
 8001408:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800140a:	4814      	ldr	r0, [pc, #80]	; (800145c <MX_TIM2_Init+0x98>)
 800140c:	f002 fb0a 	bl	8003a24 <HAL_TIM_Base_Init>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d001      	beq.n	800141a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001416:	f7ff feb5 	bl	8001184 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 800141a:	2300      	movs	r3, #0
 800141c:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 800141e:	2300      	movs	r3, #0
 8001420:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001422:	f107 030c 	add.w	r3, r7, #12
 8001426:	4619      	mov	r1, r3
 8001428:	480c      	ldr	r0, [pc, #48]	; (800145c <MX_TIM2_Init+0x98>)
 800142a:	f002 fb81 	bl	8003b30 <HAL_TIM_SlaveConfigSynchro>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001434:	f7ff fea6 	bl	8001184 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001438:	2300      	movs	r3, #0
 800143a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800143c:	2300      	movs	r3, #0
 800143e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001440:	1d3b      	adds	r3, r7, #4
 8001442:	4619      	mov	r1, r3
 8001444:	4805      	ldr	r0, [pc, #20]	; (800145c <MX_TIM2_Init+0x98>)
 8001446:	f002 fe97 	bl	8004178 <HAL_TIMEx_MasterConfigSynchronization>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001450:	f7ff fe98 	bl	8001184 <Error_Handler>
  }

}
 8001454:	bf00      	nop
 8001456:	3720      	adds	r7, #32
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	20000588 	.word	0x20000588

08001460 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001460:	b480      	push	{r7}
 8001462:	b085      	sub	sp, #20
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001470:	d10b      	bne.n	800148a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001472:	4b08      	ldr	r3, [pc, #32]	; (8001494 <HAL_TIM_Base_MspInit+0x34>)
 8001474:	69db      	ldr	r3, [r3, #28]
 8001476:	4a07      	ldr	r2, [pc, #28]	; (8001494 <HAL_TIM_Base_MspInit+0x34>)
 8001478:	f043 0301 	orr.w	r3, r3, #1
 800147c:	61d3      	str	r3, [r2, #28]
 800147e:	4b05      	ldr	r3, [pc, #20]	; (8001494 <HAL_TIM_Base_MspInit+0x34>)
 8001480:	69db      	ldr	r3, [r3, #28]
 8001482:	f003 0301 	and.w	r3, r3, #1
 8001486:	60fb      	str	r3, [r7, #12]
 8001488:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800148a:	bf00      	nop
 800148c:	3714      	adds	r7, #20
 800148e:	46bd      	mov	sp, r7
 8001490:	bc80      	pop	{r7}
 8001492:	4770      	bx	lr
 8001494:	40021000 	.word	0x40021000

08001498 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001498:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800149a:	e003      	b.n	80014a4 <LoopCopyDataInit>

0800149c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800149c:	4b0b      	ldr	r3, [pc, #44]	; (80014cc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800149e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80014a0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80014a2:	3104      	adds	r1, #4

080014a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80014a4:	480a      	ldr	r0, [pc, #40]	; (80014d0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80014a6:	4b0b      	ldr	r3, [pc, #44]	; (80014d4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80014a8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80014aa:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80014ac:	d3f6      	bcc.n	800149c <CopyDataInit>
  ldr r2, =_sbss
 80014ae:	4a0a      	ldr	r2, [pc, #40]	; (80014d8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80014b0:	e002      	b.n	80014b8 <LoopFillZerobss>

080014b2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80014b2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80014b4:	f842 3b04 	str.w	r3, [r2], #4

080014b8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80014b8:	4b08      	ldr	r3, [pc, #32]	; (80014dc <LoopFillZerobss+0x24>)
  cmp r2, r3
 80014ba:	429a      	cmp	r2, r3
  bcc FillZerobss
 80014bc:	d3f9      	bcc.n	80014b2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80014be:	f7ff ff4d 	bl	800135c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014c2:	f002 feef 	bl	80042a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80014c6:	f7ff fde3 	bl	8001090 <main>
  bx lr
 80014ca:	4770      	bx	lr
  ldr r3, =_sidata
 80014cc:	080045b0 	.word	0x080045b0
  ldr r0, =_sdata
 80014d0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80014d4:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 80014d8:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 80014dc:	200005cc 	.word	0x200005cc

080014e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014e0:	e7fe      	b.n	80014e0 <ADC1_2_IRQHandler>
	...

080014e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014e8:	4b08      	ldr	r3, [pc, #32]	; (800150c <HAL_Init+0x28>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a07      	ldr	r2, [pc, #28]	; (800150c <HAL_Init+0x28>)
 80014ee:	f043 0310 	orr.w	r3, r3, #16
 80014f2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014f4:	2003      	movs	r0, #3
 80014f6:	f000 fc91 	bl	8001e1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014fa:	2000      	movs	r0, #0
 80014fc:	f000 f808 	bl	8001510 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001500:	f7ff fed0 	bl	80012a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001504:	2300      	movs	r3, #0
}
 8001506:	4618      	mov	r0, r3
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	40022000 	.word	0x40022000

08001510 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001518:	4b12      	ldr	r3, [pc, #72]	; (8001564 <HAL_InitTick+0x54>)
 800151a:	681a      	ldr	r2, [r3, #0]
 800151c:	4b12      	ldr	r3, [pc, #72]	; (8001568 <HAL_InitTick+0x58>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	4619      	mov	r1, r3
 8001522:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001526:	fbb3 f3f1 	udiv	r3, r3, r1
 800152a:	fbb2 f3f3 	udiv	r3, r2, r3
 800152e:	4618      	mov	r0, r3
 8001530:	f000 fcc0 	bl	8001eb4 <HAL_SYSTICK_Config>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
 800153c:	e00e      	b.n	800155c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2b0f      	cmp	r3, #15
 8001542:	d80a      	bhi.n	800155a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001544:	2200      	movs	r2, #0
 8001546:	6879      	ldr	r1, [r7, #4]
 8001548:	f04f 30ff 	mov.w	r0, #4294967295
 800154c:	f000 fc86 	bl	8001e5c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001550:	4a06      	ldr	r2, [pc, #24]	; (800156c <HAL_InitTick+0x5c>)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001556:	2300      	movs	r3, #0
 8001558:	e000      	b.n	800155c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800155a:	2301      	movs	r3, #1
}
 800155c:	4618      	mov	r0, r3
 800155e:	3708      	adds	r7, #8
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	20000000 	.word	0x20000000
 8001568:	20000008 	.word	0x20000008
 800156c:	20000004 	.word	0x20000004

08001570 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001574:	4b05      	ldr	r3, [pc, #20]	; (800158c <HAL_IncTick+0x1c>)
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	461a      	mov	r2, r3
 800157a:	4b05      	ldr	r3, [pc, #20]	; (8001590 <HAL_IncTick+0x20>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4413      	add	r3, r2
 8001580:	4a03      	ldr	r2, [pc, #12]	; (8001590 <HAL_IncTick+0x20>)
 8001582:	6013      	str	r3, [r2, #0]
}
 8001584:	bf00      	nop
 8001586:	46bd      	mov	sp, r7
 8001588:	bc80      	pop	{r7}
 800158a:	4770      	bx	lr
 800158c:	20000008 	.word	0x20000008
 8001590:	200005c8 	.word	0x200005c8

08001594 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  return uwTick;
 8001598:	4b02      	ldr	r3, [pc, #8]	; (80015a4 <HAL_GetTick+0x10>)
 800159a:	681b      	ldr	r3, [r3, #0]
}
 800159c:	4618      	mov	r0, r3
 800159e:	46bd      	mov	sp, r7
 80015a0:	bc80      	pop	{r7}
 80015a2:	4770      	bx	lr
 80015a4:	200005c8 	.word	0x200005c8

080015a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b084      	sub	sp, #16
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015b0:	f7ff fff0 	bl	8001594 <HAL_GetTick>
 80015b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015c0:	d005      	beq.n	80015ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80015c2:	4b09      	ldr	r3, [pc, #36]	; (80015e8 <HAL_Delay+0x40>)
 80015c4:	781b      	ldrb	r3, [r3, #0]
 80015c6:	461a      	mov	r2, r3
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	4413      	add	r3, r2
 80015cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015ce:	bf00      	nop
 80015d0:	f7ff ffe0 	bl	8001594 <HAL_GetTick>
 80015d4:	4602      	mov	r2, r0
 80015d6:	68bb      	ldr	r3, [r7, #8]
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	68fa      	ldr	r2, [r7, #12]
 80015dc:	429a      	cmp	r2, r3
 80015de:	d8f7      	bhi.n	80015d0 <HAL_Delay+0x28>
  {
  }
}
 80015e0:	bf00      	nop
 80015e2:	3710      	adds	r7, #16
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	20000008 	.word	0x20000008

080015ec <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015f4:	2300      	movs	r3, #0
 80015f6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80015f8:	2300      	movs	r3, #0
 80015fa:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80015fc:	2300      	movs	r3, #0
 80015fe:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001600:	2300      	movs	r3, #0
 8001602:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d101      	bne.n	800160e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800160a:	2301      	movs	r3, #1
 800160c:	e153      	b.n	80018b6 <HAL_ADC_Init+0x2ca>
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4a9f      	ldr	r2, [pc, #636]	; (8001890 <HAL_ADC_Init+0x2a4>)
 8001614:	4293      	cmp	r3, r2
 8001616:	d009      	beq.n	800162c <HAL_ADC_Init+0x40>
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a9d      	ldr	r2, [pc, #628]	; (8001894 <HAL_ADC_Init+0x2a8>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d004      	beq.n	800162c <HAL_ADC_Init+0x40>
 8001622:	f240 11b3 	movw	r1, #435	; 0x1b3
 8001626:	489c      	ldr	r0, [pc, #624]	; (8001898 <HAL_ADC_Init+0x2ac>)
 8001628:	f7ff fdb2 	bl	8001190 <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d009      	beq.n	8001648 <HAL_ADC_Init+0x5c>
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800163c:	d004      	beq.n	8001648 <HAL_ADC_Init+0x5c>
 800163e:	f44f 71da 	mov.w	r1, #436	; 0x1b4
 8001642:	4895      	ldr	r0, [pc, #596]	; (8001898 <HAL_ADC_Init+0x2ac>)
 8001644:	f7ff fda4 	bl	8001190 <assert_failed>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	689b      	ldr	r3, [r3, #8]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d009      	beq.n	8001664 <HAL_ADC_Init+0x78>
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	689b      	ldr	r3, [r3, #8]
 8001654:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001658:	d004      	beq.n	8001664 <HAL_ADC_Init+0x78>
 800165a:	f240 11b5 	movw	r1, #437	; 0x1b5
 800165e:	488e      	ldr	r0, [pc, #568]	; (8001898 <HAL_ADC_Init+0x2ac>)
 8001660:	f7ff fd96 	bl	8001190 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	7b1b      	ldrb	r3, [r3, #12]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d008      	beq.n	800167e <HAL_ADC_Init+0x92>
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	7b1b      	ldrb	r3, [r3, #12]
 8001670:	2b01      	cmp	r3, #1
 8001672:	d004      	beq.n	800167e <HAL_ADC_Init+0x92>
 8001674:	f44f 71db 	mov.w	r1, #438	; 0x1b6
 8001678:	4887      	ldr	r0, [pc, #540]	; (8001898 <HAL_ADC_Init+0x2ac>)
 800167a:	f7ff fd89 	bl	8001190 <assert_failed>
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	69db      	ldr	r3, [r3, #28]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d022      	beq.n	80016cc <HAL_ADC_Init+0xe0>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	69db      	ldr	r3, [r3, #28]
 800168a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800168e:	d01d      	beq.n	80016cc <HAL_ADC_Init+0xe0>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	69db      	ldr	r3, [r3, #28]
 8001694:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8001698:	d018      	beq.n	80016cc <HAL_ADC_Init+0xe0>
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	69db      	ldr	r3, [r3, #28]
 800169e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80016a2:	d013      	beq.n	80016cc <HAL_ADC_Init+0xe0>
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	69db      	ldr	r3, [r3, #28]
 80016a8:	f5b3 2f20 	cmp.w	r3, #655360	; 0xa0000
 80016ac:	d00e      	beq.n	80016cc <HAL_ADC_Init+0xe0>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	69db      	ldr	r3, [r3, #28]
 80016b2:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80016b6:	d009      	beq.n	80016cc <HAL_ADC_Init+0xe0>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	69db      	ldr	r3, [r3, #28]
 80016bc:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80016c0:	d004      	beq.n	80016cc <HAL_ADC_Init+0xe0>
 80016c2:	f240 11b7 	movw	r1, #439	; 0x1b7
 80016c6:	4874      	ldr	r0, [pc, #464]	; (8001898 <HAL_ADC_Init+0x2ac>)
 80016c8:	f7ff fd62 	bl	8001190 <assert_failed>
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	689b      	ldr	r3, [r3, #8]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d02a      	beq.n	800172a <HAL_ADC_Init+0x13e>
  {
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	691b      	ldr	r3, [r3, #16]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d003      	beq.n	80016e4 <HAL_ADC_Init+0xf8>
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	691b      	ldr	r3, [r3, #16]
 80016e0:	2b10      	cmp	r3, #16
 80016e2:	d904      	bls.n	80016ee <HAL_ADC_Init+0x102>
 80016e4:	f240 11bb 	movw	r1, #443	; 0x1bb
 80016e8:	486b      	ldr	r0, [pc, #428]	; (8001898 <HAL_ADC_Init+0x2ac>)
 80016ea:	f7ff fd51 	bl	8001190 <assert_failed>
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	7d1b      	ldrb	r3, [r3, #20]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d008      	beq.n	8001708 <HAL_ADC_Init+0x11c>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	7d1b      	ldrb	r3, [r3, #20]
 80016fa:	2b01      	cmp	r3, #1
 80016fc:	d004      	beq.n	8001708 <HAL_ADC_Init+0x11c>
 80016fe:	f44f 71de 	mov.w	r1, #444	; 0x1bc
 8001702:	4865      	ldr	r0, [pc, #404]	; (8001898 <HAL_ADC_Init+0x2ac>)
 8001704:	f7ff fd44 	bl	8001190 <assert_failed>
    if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	7d1b      	ldrb	r3, [r3, #20]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d00c      	beq.n	800172a <HAL_ADC_Init+0x13e>
    {
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	699b      	ldr	r3, [r3, #24]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d003      	beq.n	8001720 <HAL_ADC_Init+0x134>
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	699b      	ldr	r3, [r3, #24]
 800171c:	2b08      	cmp	r3, #8
 800171e:	d904      	bls.n	800172a <HAL_ADC_Init+0x13e>
 8001720:	f240 11bf 	movw	r1, #447	; 0x1bf
 8001724:	485c      	ldr	r0, [pc, #368]	; (8001898 <HAL_ADC_Init+0x2ac>)
 8001726:	f7ff fd33 	bl	8001190 <assert_failed>
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800172e:	2b00      	cmp	r3, #0
 8001730:	d109      	bne.n	8001746 <HAL_ADC_Init+0x15a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	2200      	movs	r2, #0
 8001736:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	2200      	movs	r2, #0
 800173c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001740:	6878      	ldr	r0, [r7, #4]
 8001742:	f7ff fb9b 	bl	8000e7c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f000 fa7e 	bl	8001c48 <ADC_ConversionStop_Disable>
 800174c:	4603      	mov	r3, r0
 800174e:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001754:	f003 0310 	and.w	r3, r3, #16
 8001758:	2b00      	cmp	r3, #0
 800175a:	f040 80a3 	bne.w	80018a4 <HAL_ADC_Init+0x2b8>
 800175e:	7dfb      	ldrb	r3, [r7, #23]
 8001760:	2b00      	cmp	r3, #0
 8001762:	f040 809f 	bne.w	80018a4 <HAL_ADC_Init+0x2b8>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800176a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800176e:	f023 0302 	bic.w	r3, r3, #2
 8001772:	f043 0202 	orr.w	r2, r3, #2
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001782:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	7b1b      	ldrb	r3, [r3, #12]
 8001788:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800178a:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800178c:	68ba      	ldr	r2, [r7, #8]
 800178e:	4313      	orrs	r3, r2
 8001790:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	689b      	ldr	r3, [r3, #8]
 8001796:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800179a:	d003      	beq.n	80017a4 <HAL_ADC_Init+0x1b8>
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	689b      	ldr	r3, [r3, #8]
 80017a0:	2b01      	cmp	r3, #1
 80017a2:	d102      	bne.n	80017aa <HAL_ADC_Init+0x1be>
 80017a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017a8:	e000      	b.n	80017ac <HAL_ADC_Init+0x1c0>
 80017aa:	2300      	movs	r3, #0
 80017ac:	693a      	ldr	r2, [r7, #16]
 80017ae:	4313      	orrs	r3, r2
 80017b0:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	7d1b      	ldrb	r3, [r3, #20]
 80017b6:	2b01      	cmp	r3, #1
 80017b8:	d119      	bne.n	80017ee <HAL_ADC_Init+0x202>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	7b1b      	ldrb	r3, [r3, #12]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d109      	bne.n	80017d6 <HAL_ADC_Init+0x1ea>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	699b      	ldr	r3, [r3, #24]
 80017c6:	3b01      	subs	r3, #1
 80017c8:	035a      	lsls	r2, r3, #13
 80017ca:	693b      	ldr	r3, [r7, #16]
 80017cc:	4313      	orrs	r3, r2
 80017ce:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80017d2:	613b      	str	r3, [r7, #16]
 80017d4:	e00b      	b.n	80017ee <HAL_ADC_Init+0x202>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017da:	f043 0220 	orr.w	r2, r3, #32
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017e6:	f043 0201 	orr.w	r2, r3, #1
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	693a      	ldr	r2, [r7, #16]
 80017fe:	430a      	orrs	r2, r1
 8001800:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	689a      	ldr	r2, [r3, #8]
 8001808:	4b24      	ldr	r3, [pc, #144]	; (800189c <HAL_ADC_Init+0x2b0>)
 800180a:	4013      	ands	r3, r2
 800180c:	687a      	ldr	r2, [r7, #4]
 800180e:	6812      	ldr	r2, [r2, #0]
 8001810:	68b9      	ldr	r1, [r7, #8]
 8001812:	430b      	orrs	r3, r1
 8001814:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	689b      	ldr	r3, [r3, #8]
 800181a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800181e:	d003      	beq.n	8001828 <HAL_ADC_Init+0x23c>
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	689b      	ldr	r3, [r3, #8]
 8001824:	2b01      	cmp	r3, #1
 8001826:	d104      	bne.n	8001832 <HAL_ADC_Init+0x246>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	691b      	ldr	r3, [r3, #16]
 800182c:	3b01      	subs	r3, #1
 800182e:	051b      	lsls	r3, r3, #20
 8001830:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001838:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	68fa      	ldr	r2, [r7, #12]
 8001842:	430a      	orrs	r2, r1
 8001844:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	689a      	ldr	r2, [r3, #8]
 800184c:	4b14      	ldr	r3, [pc, #80]	; (80018a0 <HAL_ADC_Init+0x2b4>)
 800184e:	4013      	ands	r3, r2
 8001850:	68ba      	ldr	r2, [r7, #8]
 8001852:	429a      	cmp	r2, r3
 8001854:	d10b      	bne.n	800186e <HAL_ADC_Init+0x282>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2200      	movs	r2, #0
 800185a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001860:	f023 0303 	bic.w	r3, r3, #3
 8001864:	f043 0201 	orr.w	r2, r3, #1
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800186c:	e022      	b.n	80018b4 <HAL_ADC_Init+0x2c8>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001872:	f023 0312 	bic.w	r3, r3, #18
 8001876:	f043 0210 	orr.w	r2, r3, #16
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001882:	f043 0201 	orr.w	r2, r3, #1
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800188a:	2301      	movs	r3, #1
 800188c:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800188e:	e011      	b.n	80018b4 <HAL_ADC_Init+0x2c8>
 8001890:	40012400 	.word	0x40012400
 8001894:	40012800 	.word	0x40012800
 8001898:	08004314 	.word	0x08004314
 800189c:	ffe1f7fd 	.word	0xffe1f7fd
 80018a0:	ff1f0efe 	.word	0xff1f0efe
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018a8:	f043 0210 	orr.w	r2, r3, #16
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80018b0:	2301      	movs	r3, #1
 80018b2:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80018b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	3718      	adds	r7, #24
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop

080018c0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
 80018c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018ca:	2300      	movs	r3, #0
 80018cc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80018ce:	2300      	movs	r3, #0
 80018d0:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a88      	ldr	r2, [pc, #544]	; (8001af8 <HAL_ADC_ConfigChannel+0x238>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d009      	beq.n	80018f0 <HAL_ADC_ConfigChannel+0x30>
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a86      	ldr	r2, [pc, #536]	; (8001afc <HAL_ADC_ConfigChannel+0x23c>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d004      	beq.n	80018f0 <HAL_ADC_ConfigChannel+0x30>
 80018e6:	f240 71ce 	movw	r1, #1998	; 0x7ce
 80018ea:	4885      	ldr	r0, [pc, #532]	; (8001b00 <HAL_ADC_ConfigChannel+0x240>)
 80018ec:	f7ff fc50 	bl	8001190 <assert_failed>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d048      	beq.n	800198a <HAL_ADC_ConfigChannel+0xca>
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	2b01      	cmp	r3, #1
 80018fe:	d044      	beq.n	800198a <HAL_ADC_ConfigChannel+0xca>
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	2b02      	cmp	r3, #2
 8001906:	d040      	beq.n	800198a <HAL_ADC_ConfigChannel+0xca>
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	2b03      	cmp	r3, #3
 800190e:	d03c      	beq.n	800198a <HAL_ADC_ConfigChannel+0xca>
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	2b04      	cmp	r3, #4
 8001916:	d038      	beq.n	800198a <HAL_ADC_ConfigChannel+0xca>
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	2b05      	cmp	r3, #5
 800191e:	d034      	beq.n	800198a <HAL_ADC_ConfigChannel+0xca>
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	2b06      	cmp	r3, #6
 8001926:	d030      	beq.n	800198a <HAL_ADC_ConfigChannel+0xca>
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	2b07      	cmp	r3, #7
 800192e:	d02c      	beq.n	800198a <HAL_ADC_ConfigChannel+0xca>
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	2b08      	cmp	r3, #8
 8001936:	d028      	beq.n	800198a <HAL_ADC_ConfigChannel+0xca>
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	2b09      	cmp	r3, #9
 800193e:	d024      	beq.n	800198a <HAL_ADC_ConfigChannel+0xca>
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	2b0a      	cmp	r3, #10
 8001946:	d020      	beq.n	800198a <HAL_ADC_ConfigChannel+0xca>
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	2b0b      	cmp	r3, #11
 800194e:	d01c      	beq.n	800198a <HAL_ADC_ConfigChannel+0xca>
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	2b0c      	cmp	r3, #12
 8001956:	d018      	beq.n	800198a <HAL_ADC_ConfigChannel+0xca>
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	2b0d      	cmp	r3, #13
 800195e:	d014      	beq.n	800198a <HAL_ADC_ConfigChannel+0xca>
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	2b0e      	cmp	r3, #14
 8001966:	d010      	beq.n	800198a <HAL_ADC_ConfigChannel+0xca>
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	2b0f      	cmp	r3, #15
 800196e:	d00c      	beq.n	800198a <HAL_ADC_ConfigChannel+0xca>
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	2b10      	cmp	r3, #16
 8001976:	d008      	beq.n	800198a <HAL_ADC_ConfigChannel+0xca>
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	2b11      	cmp	r3, #17
 800197e:	d004      	beq.n	800198a <HAL_ADC_ConfigChannel+0xca>
 8001980:	f240 71cf 	movw	r1, #1999	; 0x7cf
 8001984:	485e      	ldr	r0, [pc, #376]	; (8001b00 <HAL_ADC_ConfigChannel+0x240>)
 8001986:	f7ff fc03 	bl	8001190 <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	2b01      	cmp	r3, #1
 8001990:	d040      	beq.n	8001a14 <HAL_ADC_ConfigChannel+0x154>
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	2b02      	cmp	r3, #2
 8001998:	d03c      	beq.n	8001a14 <HAL_ADC_ConfigChannel+0x154>
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	2b03      	cmp	r3, #3
 80019a0:	d038      	beq.n	8001a14 <HAL_ADC_ConfigChannel+0x154>
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	2b04      	cmp	r3, #4
 80019a8:	d034      	beq.n	8001a14 <HAL_ADC_ConfigChannel+0x154>
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	2b05      	cmp	r3, #5
 80019b0:	d030      	beq.n	8001a14 <HAL_ADC_ConfigChannel+0x154>
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	2b06      	cmp	r3, #6
 80019b8:	d02c      	beq.n	8001a14 <HAL_ADC_ConfigChannel+0x154>
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	2b07      	cmp	r3, #7
 80019c0:	d028      	beq.n	8001a14 <HAL_ADC_ConfigChannel+0x154>
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	2b08      	cmp	r3, #8
 80019c8:	d024      	beq.n	8001a14 <HAL_ADC_ConfigChannel+0x154>
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	2b09      	cmp	r3, #9
 80019d0:	d020      	beq.n	8001a14 <HAL_ADC_ConfigChannel+0x154>
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	2b0a      	cmp	r3, #10
 80019d8:	d01c      	beq.n	8001a14 <HAL_ADC_ConfigChannel+0x154>
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	2b0b      	cmp	r3, #11
 80019e0:	d018      	beq.n	8001a14 <HAL_ADC_ConfigChannel+0x154>
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	2b0c      	cmp	r3, #12
 80019e8:	d014      	beq.n	8001a14 <HAL_ADC_ConfigChannel+0x154>
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	2b0d      	cmp	r3, #13
 80019f0:	d010      	beq.n	8001a14 <HAL_ADC_ConfigChannel+0x154>
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	2b0e      	cmp	r3, #14
 80019f8:	d00c      	beq.n	8001a14 <HAL_ADC_ConfigChannel+0x154>
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	2b0f      	cmp	r3, #15
 8001a00:	d008      	beq.n	8001a14 <HAL_ADC_ConfigChannel+0x154>
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	2b10      	cmp	r3, #16
 8001a08:	d004      	beq.n	8001a14 <HAL_ADC_ConfigChannel+0x154>
 8001a0a:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8001a0e:	483c      	ldr	r0, [pc, #240]	; (8001b00 <HAL_ADC_ConfigChannel+0x240>)
 8001a10:	f7ff fbbe 	bl	8001190 <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d020      	beq.n	8001a5e <HAL_ADC_ConfigChannel+0x19e>
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	689b      	ldr	r3, [r3, #8]
 8001a20:	2b01      	cmp	r3, #1
 8001a22:	d01c      	beq.n	8001a5e <HAL_ADC_ConfigChannel+0x19e>
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	2b02      	cmp	r3, #2
 8001a2a:	d018      	beq.n	8001a5e <HAL_ADC_ConfigChannel+0x19e>
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	689b      	ldr	r3, [r3, #8]
 8001a30:	2b03      	cmp	r3, #3
 8001a32:	d014      	beq.n	8001a5e <HAL_ADC_ConfigChannel+0x19e>
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	2b04      	cmp	r3, #4
 8001a3a:	d010      	beq.n	8001a5e <HAL_ADC_ConfigChannel+0x19e>
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	2b05      	cmp	r3, #5
 8001a42:	d00c      	beq.n	8001a5e <HAL_ADC_ConfigChannel+0x19e>
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	689b      	ldr	r3, [r3, #8]
 8001a48:	2b06      	cmp	r3, #6
 8001a4a:	d008      	beq.n	8001a5e <HAL_ADC_ConfigChannel+0x19e>
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	689b      	ldr	r3, [r3, #8]
 8001a50:	2b07      	cmp	r3, #7
 8001a52:	d004      	beq.n	8001a5e <HAL_ADC_ConfigChannel+0x19e>
 8001a54:	f240 71d1 	movw	r1, #2001	; 0x7d1
 8001a58:	4829      	ldr	r0, [pc, #164]	; (8001b00 <HAL_ADC_ConfigChannel+0x240>)
 8001a5a:	f7ff fb99 	bl	8001190 <assert_failed>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001a64:	2b01      	cmp	r3, #1
 8001a66:	d101      	bne.n	8001a6c <HAL_ADC_ConfigChannel+0x1ac>
 8001a68:	2302      	movs	r3, #2
 8001a6a:	e0e2      	b.n	8001c32 <HAL_ADC_ConfigChannel+0x372>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2201      	movs	r2, #1
 8001a70:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	2b06      	cmp	r3, #6
 8001a7a:	d81c      	bhi.n	8001ab6 <HAL_ADC_ConfigChannel+0x1f6>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	685a      	ldr	r2, [r3, #4]
 8001a86:	4613      	mov	r3, r2
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	4413      	add	r3, r2
 8001a8c:	3b05      	subs	r3, #5
 8001a8e:	221f      	movs	r2, #31
 8001a90:	fa02 f303 	lsl.w	r3, r2, r3
 8001a94:	43db      	mvns	r3, r3
 8001a96:	4019      	ands	r1, r3
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	6818      	ldr	r0, [r3, #0]
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	685a      	ldr	r2, [r3, #4]
 8001aa0:	4613      	mov	r3, r2
 8001aa2:	009b      	lsls	r3, r3, #2
 8001aa4:	4413      	add	r3, r2
 8001aa6:	3b05      	subs	r3, #5
 8001aa8:	fa00 f203 	lsl.w	r2, r0, r3
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	430a      	orrs	r2, r1
 8001ab2:	635a      	str	r2, [r3, #52]	; 0x34
 8001ab4:	e042      	b.n	8001b3c <HAL_ADC_ConfigChannel+0x27c>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	2b0c      	cmp	r3, #12
 8001abc:	d822      	bhi.n	8001b04 <HAL_ADC_ConfigChannel+0x244>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	685a      	ldr	r2, [r3, #4]
 8001ac8:	4613      	mov	r3, r2
 8001aca:	009b      	lsls	r3, r3, #2
 8001acc:	4413      	add	r3, r2
 8001ace:	3b23      	subs	r3, #35	; 0x23
 8001ad0:	221f      	movs	r2, #31
 8001ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad6:	43db      	mvns	r3, r3
 8001ad8:	4019      	ands	r1, r3
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	6818      	ldr	r0, [r3, #0]
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	685a      	ldr	r2, [r3, #4]
 8001ae2:	4613      	mov	r3, r2
 8001ae4:	009b      	lsls	r3, r3, #2
 8001ae6:	4413      	add	r3, r2
 8001ae8:	3b23      	subs	r3, #35	; 0x23
 8001aea:	fa00 f203 	lsl.w	r2, r0, r3
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	430a      	orrs	r2, r1
 8001af4:	631a      	str	r2, [r3, #48]	; 0x30
 8001af6:	e021      	b.n	8001b3c <HAL_ADC_ConfigChannel+0x27c>
 8001af8:	40012400 	.word	0x40012400
 8001afc:	40012800 	.word	0x40012800
 8001b00:	08004314 	.word	0x08004314
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	685a      	ldr	r2, [r3, #4]
 8001b0e:	4613      	mov	r3, r2
 8001b10:	009b      	lsls	r3, r3, #2
 8001b12:	4413      	add	r3, r2
 8001b14:	3b41      	subs	r3, #65	; 0x41
 8001b16:	221f      	movs	r2, #31
 8001b18:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1c:	43db      	mvns	r3, r3
 8001b1e:	4019      	ands	r1, r3
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	6818      	ldr	r0, [r3, #0]
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	685a      	ldr	r2, [r3, #4]
 8001b28:	4613      	mov	r3, r2
 8001b2a:	009b      	lsls	r3, r3, #2
 8001b2c:	4413      	add	r3, r2
 8001b2e:	3b41      	subs	r3, #65	; 0x41
 8001b30:	fa00 f203 	lsl.w	r2, r0, r3
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	430a      	orrs	r2, r1
 8001b3a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	2b09      	cmp	r3, #9
 8001b42:	d91c      	bls.n	8001b7e <HAL_ADC_ConfigChannel+0x2be>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	68d9      	ldr	r1, [r3, #12]
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	4613      	mov	r3, r2
 8001b50:	005b      	lsls	r3, r3, #1
 8001b52:	4413      	add	r3, r2
 8001b54:	3b1e      	subs	r3, #30
 8001b56:	2207      	movs	r2, #7
 8001b58:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5c:	43db      	mvns	r3, r3
 8001b5e:	4019      	ands	r1, r3
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	6898      	ldr	r0, [r3, #8]
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	681a      	ldr	r2, [r3, #0]
 8001b68:	4613      	mov	r3, r2
 8001b6a:	005b      	lsls	r3, r3, #1
 8001b6c:	4413      	add	r3, r2
 8001b6e:	3b1e      	subs	r3, #30
 8001b70:	fa00 f203 	lsl.w	r2, r0, r3
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	430a      	orrs	r2, r1
 8001b7a:	60da      	str	r2, [r3, #12]
 8001b7c:	e019      	b.n	8001bb2 <HAL_ADC_ConfigChannel+0x2f2>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	6919      	ldr	r1, [r3, #16]
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	4613      	mov	r3, r2
 8001b8a:	005b      	lsls	r3, r3, #1
 8001b8c:	4413      	add	r3, r2
 8001b8e:	2207      	movs	r2, #7
 8001b90:	fa02 f303 	lsl.w	r3, r2, r3
 8001b94:	43db      	mvns	r3, r3
 8001b96:	4019      	ands	r1, r3
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	6898      	ldr	r0, [r3, #8]
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	681a      	ldr	r2, [r3, #0]
 8001ba0:	4613      	mov	r3, r2
 8001ba2:	005b      	lsls	r3, r3, #1
 8001ba4:	4413      	add	r3, r2
 8001ba6:	fa00 f203 	lsl.w	r2, r0, r3
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	430a      	orrs	r2, r1
 8001bb0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	2b10      	cmp	r3, #16
 8001bb8:	d003      	beq.n	8001bc2 <HAL_ADC_ConfigChannel+0x302>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001bbe:	2b11      	cmp	r3, #17
 8001bc0:	d132      	bne.n	8001c28 <HAL_ADC_ConfigChannel+0x368>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a1d      	ldr	r2, [pc, #116]	; (8001c3c <HAL_ADC_ConfigChannel+0x37c>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d125      	bne.n	8001c18 <HAL_ADC_ConfigChannel+0x358>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	689b      	ldr	r3, [r3, #8]
 8001bd2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d126      	bne.n	8001c28 <HAL_ADC_ConfigChannel+0x368>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	689a      	ldr	r2, [r3, #8]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001be8:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	2b10      	cmp	r3, #16
 8001bf0:	d11a      	bne.n	8001c28 <HAL_ADC_ConfigChannel+0x368>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001bf2:	4b13      	ldr	r3, [pc, #76]	; (8001c40 <HAL_ADC_ConfigChannel+0x380>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a13      	ldr	r2, [pc, #76]	; (8001c44 <HAL_ADC_ConfigChannel+0x384>)
 8001bf8:	fba2 2303 	umull	r2, r3, r2, r3
 8001bfc:	0c9a      	lsrs	r2, r3, #18
 8001bfe:	4613      	mov	r3, r2
 8001c00:	009b      	lsls	r3, r3, #2
 8001c02:	4413      	add	r3, r2
 8001c04:	005b      	lsls	r3, r3, #1
 8001c06:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001c08:	e002      	b.n	8001c10 <HAL_ADC_ConfigChannel+0x350>
          {
            wait_loop_index--;
 8001c0a:	68bb      	ldr	r3, [r7, #8]
 8001c0c:	3b01      	subs	r3, #1
 8001c0e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d1f9      	bne.n	8001c0a <HAL_ADC_ConfigChannel+0x34a>
 8001c16:	e007      	b.n	8001c28 <HAL_ADC_ConfigChannel+0x368>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c1c:	f043 0220 	orr.w	r2, r3, #32
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001c24:	2301      	movs	r3, #1
 8001c26:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001c30:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3710      	adds	r7, #16
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	40012400 	.word	0x40012400
 8001c40:	20000000 	.word	0x20000000
 8001c44:	431bde83 	.word	0x431bde83

08001c48 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b084      	sub	sp, #16
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001c50:	2300      	movs	r3, #0
 8001c52:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	f003 0301 	and.w	r3, r3, #1
 8001c5e:	2b01      	cmp	r3, #1
 8001c60:	d127      	bne.n	8001cb2 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	689a      	ldr	r2, [r3, #8]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f022 0201 	bic.w	r2, r2, #1
 8001c70:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001c72:	f7ff fc8f 	bl	8001594 <HAL_GetTick>
 8001c76:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001c78:	e014      	b.n	8001ca4 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001c7a:	f7ff fc8b 	bl	8001594 <HAL_GetTick>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	1ad3      	subs	r3, r2, r3
 8001c84:	2b02      	cmp	r3, #2
 8001c86:	d90d      	bls.n	8001ca4 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c8c:	f043 0210 	orr.w	r2, r3, #16
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c98:	f043 0201 	orr.w	r2, r3, #1
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	e007      	b.n	8001cb4 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	689b      	ldr	r3, [r3, #8]
 8001caa:	f003 0301 	and.w	r3, r3, #1
 8001cae:	2b01      	cmp	r3, #1
 8001cb0:	d0e3      	beq.n	8001c7a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001cb2:	2300      	movs	r3, #0
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	3710      	adds	r7, #16
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}

08001cbc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b085      	sub	sp, #20
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	f003 0307 	and.w	r3, r3, #7
 8001cca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ccc:	4b0c      	ldr	r3, [pc, #48]	; (8001d00 <__NVIC_SetPriorityGrouping+0x44>)
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cd2:	68ba      	ldr	r2, [r7, #8]
 8001cd4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001cd8:	4013      	ands	r3, r2
 8001cda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ce4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ce8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cee:	4a04      	ldr	r2, [pc, #16]	; (8001d00 <__NVIC_SetPriorityGrouping+0x44>)
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	60d3      	str	r3, [r2, #12]
}
 8001cf4:	bf00      	nop
 8001cf6:	3714      	adds	r7, #20
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bc80      	pop	{r7}
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop
 8001d00:	e000ed00 	.word	0xe000ed00

08001d04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d08:	4b04      	ldr	r3, [pc, #16]	; (8001d1c <__NVIC_GetPriorityGrouping+0x18>)
 8001d0a:	68db      	ldr	r3, [r3, #12]
 8001d0c:	0a1b      	lsrs	r3, r3, #8
 8001d0e:	f003 0307 	and.w	r3, r3, #7
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bc80      	pop	{r7}
 8001d18:	4770      	bx	lr
 8001d1a:	bf00      	nop
 8001d1c:	e000ed00 	.word	0xe000ed00

08001d20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	4603      	mov	r3, r0
 8001d28:	6039      	str	r1, [r7, #0]
 8001d2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	db0a      	blt.n	8001d4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	b2da      	uxtb	r2, r3
 8001d38:	490c      	ldr	r1, [pc, #48]	; (8001d6c <__NVIC_SetPriority+0x4c>)
 8001d3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d3e:	0112      	lsls	r2, r2, #4
 8001d40:	b2d2      	uxtb	r2, r2
 8001d42:	440b      	add	r3, r1
 8001d44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d48:	e00a      	b.n	8001d60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	b2da      	uxtb	r2, r3
 8001d4e:	4908      	ldr	r1, [pc, #32]	; (8001d70 <__NVIC_SetPriority+0x50>)
 8001d50:	79fb      	ldrb	r3, [r7, #7]
 8001d52:	f003 030f 	and.w	r3, r3, #15
 8001d56:	3b04      	subs	r3, #4
 8001d58:	0112      	lsls	r2, r2, #4
 8001d5a:	b2d2      	uxtb	r2, r2
 8001d5c:	440b      	add	r3, r1
 8001d5e:	761a      	strb	r2, [r3, #24]
}
 8001d60:	bf00      	nop
 8001d62:	370c      	adds	r7, #12
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bc80      	pop	{r7}
 8001d68:	4770      	bx	lr
 8001d6a:	bf00      	nop
 8001d6c:	e000e100 	.word	0xe000e100
 8001d70:	e000ed00 	.word	0xe000ed00

08001d74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b089      	sub	sp, #36	; 0x24
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	60f8      	str	r0, [r7, #12]
 8001d7c:	60b9      	str	r1, [r7, #8]
 8001d7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	f003 0307 	and.w	r3, r3, #7
 8001d86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d88:	69fb      	ldr	r3, [r7, #28]
 8001d8a:	f1c3 0307 	rsb	r3, r3, #7
 8001d8e:	2b04      	cmp	r3, #4
 8001d90:	bf28      	it	cs
 8001d92:	2304      	movcs	r3, #4
 8001d94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d96:	69fb      	ldr	r3, [r7, #28]
 8001d98:	3304      	adds	r3, #4
 8001d9a:	2b06      	cmp	r3, #6
 8001d9c:	d902      	bls.n	8001da4 <NVIC_EncodePriority+0x30>
 8001d9e:	69fb      	ldr	r3, [r7, #28]
 8001da0:	3b03      	subs	r3, #3
 8001da2:	e000      	b.n	8001da6 <NVIC_EncodePriority+0x32>
 8001da4:	2300      	movs	r3, #0
 8001da6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001da8:	f04f 32ff 	mov.w	r2, #4294967295
 8001dac:	69bb      	ldr	r3, [r7, #24]
 8001dae:	fa02 f303 	lsl.w	r3, r2, r3
 8001db2:	43da      	mvns	r2, r3
 8001db4:	68bb      	ldr	r3, [r7, #8]
 8001db6:	401a      	ands	r2, r3
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001dbc:	f04f 31ff 	mov.w	r1, #4294967295
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	fa01 f303 	lsl.w	r3, r1, r3
 8001dc6:	43d9      	mvns	r1, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dcc:	4313      	orrs	r3, r2
         );
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3724      	adds	r7, #36	; 0x24
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bc80      	pop	{r7}
 8001dd6:	4770      	bx	lr

08001dd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	3b01      	subs	r3, #1
 8001de4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001de8:	d301      	bcc.n	8001dee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dea:	2301      	movs	r3, #1
 8001dec:	e00f      	b.n	8001e0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dee:	4a0a      	ldr	r2, [pc, #40]	; (8001e18 <SysTick_Config+0x40>)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	3b01      	subs	r3, #1
 8001df4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001df6:	210f      	movs	r1, #15
 8001df8:	f04f 30ff 	mov.w	r0, #4294967295
 8001dfc:	f7ff ff90 	bl	8001d20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e00:	4b05      	ldr	r3, [pc, #20]	; (8001e18 <SysTick_Config+0x40>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e06:	4b04      	ldr	r3, [pc, #16]	; (8001e18 <SysTick_Config+0x40>)
 8001e08:	2207      	movs	r2, #7
 8001e0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e0c:	2300      	movs	r3, #0
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3708      	adds	r7, #8
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	e000e010 	.word	0xe000e010

08001e1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2b07      	cmp	r3, #7
 8001e28:	d00f      	beq.n	8001e4a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2b06      	cmp	r3, #6
 8001e2e:	d00c      	beq.n	8001e4a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2b05      	cmp	r3, #5
 8001e34:	d009      	beq.n	8001e4a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2b04      	cmp	r3, #4
 8001e3a:	d006      	beq.n	8001e4a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2b03      	cmp	r3, #3
 8001e40:	d003      	beq.n	8001e4a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001e42:	2192      	movs	r1, #146	; 0x92
 8001e44:	4804      	ldr	r0, [pc, #16]	; (8001e58 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8001e46:	f7ff f9a3 	bl	8001190 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	f7ff ff36 	bl	8001cbc <__NVIC_SetPriorityGrouping>
}
 8001e50:	bf00      	nop
 8001e52:	3708      	adds	r7, #8
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	0800434c 	.word	0x0800434c

08001e5c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b086      	sub	sp, #24
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	4603      	mov	r3, r0
 8001e64:	60b9      	str	r1, [r7, #8]
 8001e66:	607a      	str	r2, [r7, #4]
 8001e68:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2b0f      	cmp	r3, #15
 8001e72:	d903      	bls.n	8001e7c <HAL_NVIC_SetPriority+0x20>
 8001e74:	21aa      	movs	r1, #170	; 0xaa
 8001e76:	480e      	ldr	r0, [pc, #56]	; (8001eb0 <HAL_NVIC_SetPriority+0x54>)
 8001e78:	f7ff f98a 	bl	8001190 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8001e7c:	68bb      	ldr	r3, [r7, #8]
 8001e7e:	2b0f      	cmp	r3, #15
 8001e80:	d903      	bls.n	8001e8a <HAL_NVIC_SetPriority+0x2e>
 8001e82:	21ab      	movs	r1, #171	; 0xab
 8001e84:	480a      	ldr	r0, [pc, #40]	; (8001eb0 <HAL_NVIC_SetPriority+0x54>)
 8001e86:	f7ff f983 	bl	8001190 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e8a:	f7ff ff3b 	bl	8001d04 <__NVIC_GetPriorityGrouping>
 8001e8e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e90:	687a      	ldr	r2, [r7, #4]
 8001e92:	68b9      	ldr	r1, [r7, #8]
 8001e94:	6978      	ldr	r0, [r7, #20]
 8001e96:	f7ff ff6d 	bl	8001d74 <NVIC_EncodePriority>
 8001e9a:	4602      	mov	r2, r0
 8001e9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ea0:	4611      	mov	r1, r2
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f7ff ff3c 	bl	8001d20 <__NVIC_SetPriority>
}
 8001ea8:	bf00      	nop
 8001eaa:	3718      	adds	r7, #24
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	0800434c 	.word	0x0800434c

08001eb4 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ebc:	6878      	ldr	r0, [r7, #4]
 8001ebe:	f7ff ff8b 	bl	8001dd8 <SysTick_Config>
 8001ec2:	4603      	mov	r3, r0
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	3708      	adds	r7, #8
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}

08001ecc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b08a      	sub	sp, #40	; 0x28
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
 8001ed4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001eda:	2300      	movs	r3, #0
 8001edc:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4a9c      	ldr	r2, [pc, #624]	; (8002154 <HAL_GPIO_Init+0x288>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d013      	beq.n	8001f0e <HAL_GPIO_Init+0x42>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	4a9b      	ldr	r2, [pc, #620]	; (8002158 <HAL_GPIO_Init+0x28c>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d00f      	beq.n	8001f0e <HAL_GPIO_Init+0x42>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4a9a      	ldr	r2, [pc, #616]	; (800215c <HAL_GPIO_Init+0x290>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d00b      	beq.n	8001f0e <HAL_GPIO_Init+0x42>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4a99      	ldr	r2, [pc, #612]	; (8002160 <HAL_GPIO_Init+0x294>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d007      	beq.n	8001f0e <HAL_GPIO_Init+0x42>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4a98      	ldr	r2, [pc, #608]	; (8002164 <HAL_GPIO_Init+0x298>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d003      	beq.n	8001f0e <HAL_GPIO_Init+0x42>
 8001f06:	21bd      	movs	r1, #189	; 0xbd
 8001f08:	4897      	ldr	r0, [pc, #604]	; (8002168 <HAL_GPIO_Init+0x29c>)
 8001f0a:	f7ff f941 	bl	8001190 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	b29b      	uxth	r3, r3
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d005      	beq.n	8001f24 <HAL_GPIO_Init+0x58>
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	0c1b      	lsrs	r3, r3, #16
 8001f1e:	041b      	lsls	r3, r3, #16
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d003      	beq.n	8001f2c <HAL_GPIO_Init+0x60>
 8001f24:	21be      	movs	r1, #190	; 0xbe
 8001f26:	4890      	ldr	r0, [pc, #576]	; (8002168 <HAL_GPIO_Init+0x29c>)
 8001f28:	f7ff f932 	bl	8001190 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	f000 81eb 	beq.w	800230c <HAL_GPIO_Init+0x440>
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	f000 81e6 	beq.w	800230c <HAL_GPIO_Init+0x440>
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	2b11      	cmp	r3, #17
 8001f46:	f000 81e1 	beq.w	800230c <HAL_GPIO_Init+0x440>
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	2b02      	cmp	r3, #2
 8001f50:	f000 81dc 	beq.w	800230c <HAL_GPIO_Init+0x440>
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	2b12      	cmp	r3, #18
 8001f5a:	f000 81d7 	beq.w	800230c <HAL_GPIO_Init+0x440>
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	4a82      	ldr	r2, [pc, #520]	; (800216c <HAL_GPIO_Init+0x2a0>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	f000 81d1 	beq.w	800230c <HAL_GPIO_Init+0x440>
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	4a80      	ldr	r2, [pc, #512]	; (8002170 <HAL_GPIO_Init+0x2a4>)
 8001f70:	4293      	cmp	r3, r2
 8001f72:	f000 81cb 	beq.w	800230c <HAL_GPIO_Init+0x440>
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	4a7e      	ldr	r2, [pc, #504]	; (8002174 <HAL_GPIO_Init+0x2a8>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	f000 81c5 	beq.w	800230c <HAL_GPIO_Init+0x440>
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	4a7c      	ldr	r2, [pc, #496]	; (8002178 <HAL_GPIO_Init+0x2ac>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	f000 81bf 	beq.w	800230c <HAL_GPIO_Init+0x440>
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	4a7a      	ldr	r2, [pc, #488]	; (800217c <HAL_GPIO_Init+0x2b0>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	f000 81b9 	beq.w	800230c <HAL_GPIO_Init+0x440>
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	4a78      	ldr	r2, [pc, #480]	; (8002180 <HAL_GPIO_Init+0x2b4>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	f000 81b3 	beq.w	800230c <HAL_GPIO_Init+0x440>
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	2b03      	cmp	r3, #3
 8001fac:	f000 81ae 	beq.w	800230c <HAL_GPIO_Init+0x440>
 8001fb0:	21bf      	movs	r1, #191	; 0xbf
 8001fb2:	486d      	ldr	r0, [pc, #436]	; (8002168 <HAL_GPIO_Init+0x29c>)
 8001fb4:	f7ff f8ec 	bl	8001190 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fb8:	e1a8      	b.n	800230c <HAL_GPIO_Init+0x440>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001fba:	2201      	movs	r2, #1
 8001fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc2:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	69fa      	ldr	r2, [r7, #28]
 8001fca:	4013      	ands	r3, r2
 8001fcc:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001fce:	69ba      	ldr	r2, [r7, #24]
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	429a      	cmp	r2, r3
 8001fd4:	f040 8197 	bne.w	8002306 <HAL_GPIO_Init+0x43a>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	4a5e      	ldr	r2, [pc, #376]	; (8002154 <HAL_GPIO_Init+0x288>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d013      	beq.n	8002008 <HAL_GPIO_Init+0x13c>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	4a5d      	ldr	r2, [pc, #372]	; (8002158 <HAL_GPIO_Init+0x28c>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d00f      	beq.n	8002008 <HAL_GPIO_Init+0x13c>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	4a5c      	ldr	r2, [pc, #368]	; (800215c <HAL_GPIO_Init+0x290>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d00b      	beq.n	8002008 <HAL_GPIO_Init+0x13c>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	4a5b      	ldr	r2, [pc, #364]	; (8002160 <HAL_GPIO_Init+0x294>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d007      	beq.n	8002008 <HAL_GPIO_Init+0x13c>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	4a5a      	ldr	r2, [pc, #360]	; (8002164 <HAL_GPIO_Init+0x298>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d003      	beq.n	8002008 <HAL_GPIO_Init+0x13c>
 8002000:	21cd      	movs	r1, #205	; 0xcd
 8002002:	4859      	ldr	r0, [pc, #356]	; (8002168 <HAL_GPIO_Init+0x29c>)
 8002004:	f7ff f8c4 	bl	8001190 <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	2b12      	cmp	r3, #18
 800200e:	d065      	beq.n	80020dc <HAL_GPIO_Init+0x210>
 8002010:	2b12      	cmp	r3, #18
 8002012:	d80e      	bhi.n	8002032 <HAL_GPIO_Init+0x166>
 8002014:	2b02      	cmp	r3, #2
 8002016:	d04c      	beq.n	80020b2 <HAL_GPIO_Init+0x1e6>
 8002018:	2b02      	cmp	r3, #2
 800201a:	d804      	bhi.n	8002026 <HAL_GPIO_Init+0x15a>
 800201c:	2b00      	cmp	r3, #0
 800201e:	d072      	beq.n	8002106 <HAL_GPIO_Init+0x23a>
 8002020:	2b01      	cmp	r3, #1
 8002022:	d01d      	beq.n	8002060 <HAL_GPIO_Init+0x194>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002024:	e0b1      	b.n	800218a <HAL_GPIO_Init+0x2be>
      switch (GPIO_Init->Mode)
 8002026:	2b03      	cmp	r3, #3
 8002028:	f000 80ac 	beq.w	8002184 <HAL_GPIO_Init+0x2b8>
 800202c:	2b11      	cmp	r3, #17
 800202e:	d02b      	beq.n	8002088 <HAL_GPIO_Init+0x1bc>
          break;
 8002030:	e0ab      	b.n	800218a <HAL_GPIO_Init+0x2be>
      switch (GPIO_Init->Mode)
 8002032:	4a4f      	ldr	r2, [pc, #316]	; (8002170 <HAL_GPIO_Init+0x2a4>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d066      	beq.n	8002106 <HAL_GPIO_Init+0x23a>
 8002038:	4a4d      	ldr	r2, [pc, #308]	; (8002170 <HAL_GPIO_Init+0x2a4>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d806      	bhi.n	800204c <HAL_GPIO_Init+0x180>
 800203e:	4a4b      	ldr	r2, [pc, #300]	; (800216c <HAL_GPIO_Init+0x2a0>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d060      	beq.n	8002106 <HAL_GPIO_Init+0x23a>
 8002044:	4a4c      	ldr	r2, [pc, #304]	; (8002178 <HAL_GPIO_Init+0x2ac>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d05d      	beq.n	8002106 <HAL_GPIO_Init+0x23a>
          break;
 800204a:	e09e      	b.n	800218a <HAL_GPIO_Init+0x2be>
      switch (GPIO_Init->Mode)
 800204c:	4a49      	ldr	r2, [pc, #292]	; (8002174 <HAL_GPIO_Init+0x2a8>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d059      	beq.n	8002106 <HAL_GPIO_Init+0x23a>
 8002052:	4a4b      	ldr	r2, [pc, #300]	; (8002180 <HAL_GPIO_Init+0x2b4>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d056      	beq.n	8002106 <HAL_GPIO_Init+0x23a>
 8002058:	4a48      	ldr	r2, [pc, #288]	; (800217c <HAL_GPIO_Init+0x2b0>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d053      	beq.n	8002106 <HAL_GPIO_Init+0x23a>
          break;
 800205e:	e094      	b.n	800218a <HAL_GPIO_Init+0x2be>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	68db      	ldr	r3, [r3, #12]
 8002064:	2b02      	cmp	r3, #2
 8002066:	d00b      	beq.n	8002080 <HAL_GPIO_Init+0x1b4>
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	2b01      	cmp	r3, #1
 800206e:	d007      	beq.n	8002080 <HAL_GPIO_Init+0x1b4>
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	68db      	ldr	r3, [r3, #12]
 8002074:	2b03      	cmp	r3, #3
 8002076:	d003      	beq.n	8002080 <HAL_GPIO_Init+0x1b4>
 8002078:	21d5      	movs	r1, #213	; 0xd5
 800207a:	483b      	ldr	r0, [pc, #236]	; (8002168 <HAL_GPIO_Init+0x29c>)
 800207c:	f7ff f888 	bl	8001190 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	623b      	str	r3, [r7, #32]
          break;
 8002086:	e080      	b.n	800218a <HAL_GPIO_Init+0x2be>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	2b02      	cmp	r3, #2
 800208e:	d00b      	beq.n	80020a8 <HAL_GPIO_Init+0x1dc>
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	68db      	ldr	r3, [r3, #12]
 8002094:	2b01      	cmp	r3, #1
 8002096:	d007      	beq.n	80020a8 <HAL_GPIO_Init+0x1dc>
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	2b03      	cmp	r3, #3
 800209e:	d003      	beq.n	80020a8 <HAL_GPIO_Init+0x1dc>
 80020a0:	21dc      	movs	r1, #220	; 0xdc
 80020a2:	4831      	ldr	r0, [pc, #196]	; (8002168 <HAL_GPIO_Init+0x29c>)
 80020a4:	f7ff f874 	bl	8001190 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	3304      	adds	r3, #4
 80020ae:	623b      	str	r3, [r7, #32]
          break;
 80020b0:	e06b      	b.n	800218a <HAL_GPIO_Init+0x2be>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	68db      	ldr	r3, [r3, #12]
 80020b6:	2b02      	cmp	r3, #2
 80020b8:	d00b      	beq.n	80020d2 <HAL_GPIO_Init+0x206>
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	68db      	ldr	r3, [r3, #12]
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d007      	beq.n	80020d2 <HAL_GPIO_Init+0x206>
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	68db      	ldr	r3, [r3, #12]
 80020c6:	2b03      	cmp	r3, #3
 80020c8:	d003      	beq.n	80020d2 <HAL_GPIO_Init+0x206>
 80020ca:	21e3      	movs	r1, #227	; 0xe3
 80020cc:	4826      	ldr	r0, [pc, #152]	; (8002168 <HAL_GPIO_Init+0x29c>)
 80020ce:	f7ff f85f 	bl	8001190 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	68db      	ldr	r3, [r3, #12]
 80020d6:	3308      	adds	r3, #8
 80020d8:	623b      	str	r3, [r7, #32]
          break;
 80020da:	e056      	b.n	800218a <HAL_GPIO_Init+0x2be>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	2b02      	cmp	r3, #2
 80020e2:	d00b      	beq.n	80020fc <HAL_GPIO_Init+0x230>
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	68db      	ldr	r3, [r3, #12]
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d007      	beq.n	80020fc <HAL_GPIO_Init+0x230>
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	68db      	ldr	r3, [r3, #12]
 80020f0:	2b03      	cmp	r3, #3
 80020f2:	d003      	beq.n	80020fc <HAL_GPIO_Init+0x230>
 80020f4:	21ea      	movs	r1, #234	; 0xea
 80020f6:	481c      	ldr	r0, [pc, #112]	; (8002168 <HAL_GPIO_Init+0x29c>)
 80020f8:	f7ff f84a 	bl	8001190 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	330c      	adds	r3, #12
 8002102:	623b      	str	r3, [r7, #32]
          break;
 8002104:	e041      	b.n	800218a <HAL_GPIO_Init+0x2be>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d00b      	beq.n	8002126 <HAL_GPIO_Init+0x25a>
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	689b      	ldr	r3, [r3, #8]
 8002112:	2b01      	cmp	r3, #1
 8002114:	d007      	beq.n	8002126 <HAL_GPIO_Init+0x25a>
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	2b02      	cmp	r3, #2
 800211c:	d003      	beq.n	8002126 <HAL_GPIO_Init+0x25a>
 800211e:	21f7      	movs	r1, #247	; 0xf7
 8002120:	4811      	ldr	r0, [pc, #68]	; (8002168 <HAL_GPIO_Init+0x29c>)
 8002122:	f7ff f835 	bl	8001190 <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	689b      	ldr	r3, [r3, #8]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d102      	bne.n	8002134 <HAL_GPIO_Init+0x268>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800212e:	2304      	movs	r3, #4
 8002130:	623b      	str	r3, [r7, #32]
          break;
 8002132:	e02a      	b.n	800218a <HAL_GPIO_Init+0x2be>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	689b      	ldr	r3, [r3, #8]
 8002138:	2b01      	cmp	r3, #1
 800213a:	d105      	bne.n	8002148 <HAL_GPIO_Init+0x27c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800213c:	2308      	movs	r3, #8
 800213e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	69fa      	ldr	r2, [r7, #28]
 8002144:	611a      	str	r2, [r3, #16]
          break;
 8002146:	e020      	b.n	800218a <HAL_GPIO_Init+0x2be>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002148:	2308      	movs	r3, #8
 800214a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	69fa      	ldr	r2, [r7, #28]
 8002150:	615a      	str	r2, [r3, #20]
          break;
 8002152:	e01a      	b.n	800218a <HAL_GPIO_Init+0x2be>
 8002154:	40010800 	.word	0x40010800
 8002158:	40010c00 	.word	0x40010c00
 800215c:	40011000 	.word	0x40011000
 8002160:	40011400 	.word	0x40011400
 8002164:	40011800 	.word	0x40011800
 8002168:	08004388 	.word	0x08004388
 800216c:	10110000 	.word	0x10110000
 8002170:	10210000 	.word	0x10210000
 8002174:	10310000 	.word	0x10310000
 8002178:	10120000 	.word	0x10120000
 800217c:	10220000 	.word	0x10220000
 8002180:	10320000 	.word	0x10320000
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002184:	2300      	movs	r3, #0
 8002186:	623b      	str	r3, [r7, #32]
          break;
 8002188:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800218a:	69bb      	ldr	r3, [r7, #24]
 800218c:	2bff      	cmp	r3, #255	; 0xff
 800218e:	d801      	bhi.n	8002194 <HAL_GPIO_Init+0x2c8>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	e001      	b.n	8002198 <HAL_GPIO_Init+0x2cc>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	3304      	adds	r3, #4
 8002198:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800219a:	69bb      	ldr	r3, [r7, #24]
 800219c:	2bff      	cmp	r3, #255	; 0xff
 800219e:	d802      	bhi.n	80021a6 <HAL_GPIO_Init+0x2da>
 80021a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a2:	009b      	lsls	r3, r3, #2
 80021a4:	e002      	b.n	80021ac <HAL_GPIO_Init+0x2e0>
 80021a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a8:	3b08      	subs	r3, #8
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	210f      	movs	r1, #15
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	fa01 f303 	lsl.w	r3, r1, r3
 80021ba:	43db      	mvns	r3, r3
 80021bc:	401a      	ands	r2, r3
 80021be:	6a39      	ldr	r1, [r7, #32]
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	fa01 f303 	lsl.w	r3, r1, r3
 80021c6:	431a      	orrs	r2, r3
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	f000 8096 	beq.w	8002306 <HAL_GPIO_Init+0x43a>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80021da:	4b52      	ldr	r3, [pc, #328]	; (8002324 <HAL_GPIO_Init+0x458>)
 80021dc:	699b      	ldr	r3, [r3, #24]
 80021de:	4a51      	ldr	r2, [pc, #324]	; (8002324 <HAL_GPIO_Init+0x458>)
 80021e0:	f043 0301 	orr.w	r3, r3, #1
 80021e4:	6193      	str	r3, [r2, #24]
 80021e6:	4b4f      	ldr	r3, [pc, #316]	; (8002324 <HAL_GPIO_Init+0x458>)
 80021e8:	699b      	ldr	r3, [r3, #24]
 80021ea:	f003 0301 	and.w	r3, r3, #1
 80021ee:	60bb      	str	r3, [r7, #8]
 80021f0:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80021f2:	4a4d      	ldr	r2, [pc, #308]	; (8002328 <HAL_GPIO_Init+0x45c>)
 80021f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f6:	089b      	lsrs	r3, r3, #2
 80021f8:	3302      	adds	r3, #2
 80021fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021fe:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002202:	f003 0303 	and.w	r3, r3, #3
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	220f      	movs	r2, #15
 800220a:	fa02 f303 	lsl.w	r3, r2, r3
 800220e:	43db      	mvns	r3, r3
 8002210:	68fa      	ldr	r2, [r7, #12]
 8002212:	4013      	ands	r3, r2
 8002214:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4a44      	ldr	r2, [pc, #272]	; (800232c <HAL_GPIO_Init+0x460>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d013      	beq.n	8002246 <HAL_GPIO_Init+0x37a>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4a43      	ldr	r2, [pc, #268]	; (8002330 <HAL_GPIO_Init+0x464>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d00d      	beq.n	8002242 <HAL_GPIO_Init+0x376>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4a42      	ldr	r2, [pc, #264]	; (8002334 <HAL_GPIO_Init+0x468>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d007      	beq.n	800223e <HAL_GPIO_Init+0x372>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4a41      	ldr	r2, [pc, #260]	; (8002338 <HAL_GPIO_Init+0x46c>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d101      	bne.n	800223a <HAL_GPIO_Init+0x36e>
 8002236:	2303      	movs	r3, #3
 8002238:	e006      	b.n	8002248 <HAL_GPIO_Init+0x37c>
 800223a:	2304      	movs	r3, #4
 800223c:	e004      	b.n	8002248 <HAL_GPIO_Init+0x37c>
 800223e:	2302      	movs	r3, #2
 8002240:	e002      	b.n	8002248 <HAL_GPIO_Init+0x37c>
 8002242:	2301      	movs	r3, #1
 8002244:	e000      	b.n	8002248 <HAL_GPIO_Init+0x37c>
 8002246:	2300      	movs	r3, #0
 8002248:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800224a:	f002 0203 	and.w	r2, r2, #3
 800224e:	0092      	lsls	r2, r2, #2
 8002250:	4093      	lsls	r3, r2
 8002252:	68fa      	ldr	r2, [r7, #12]
 8002254:	4313      	orrs	r3, r2
 8002256:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002258:	4933      	ldr	r1, [pc, #204]	; (8002328 <HAL_GPIO_Init+0x45c>)
 800225a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800225c:	089b      	lsrs	r3, r3, #2
 800225e:	3302      	adds	r3, #2
 8002260:	68fa      	ldr	r2, [r7, #12]
 8002262:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800226e:	2b00      	cmp	r3, #0
 8002270:	d006      	beq.n	8002280 <HAL_GPIO_Init+0x3b4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002272:	4b32      	ldr	r3, [pc, #200]	; (800233c <HAL_GPIO_Init+0x470>)
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	4931      	ldr	r1, [pc, #196]	; (800233c <HAL_GPIO_Init+0x470>)
 8002278:	69bb      	ldr	r3, [r7, #24]
 800227a:	4313      	orrs	r3, r2
 800227c:	600b      	str	r3, [r1, #0]
 800227e:	e006      	b.n	800228e <HAL_GPIO_Init+0x3c2>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002280:	4b2e      	ldr	r3, [pc, #184]	; (800233c <HAL_GPIO_Init+0x470>)
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	69bb      	ldr	r3, [r7, #24]
 8002286:	43db      	mvns	r3, r3
 8002288:	492c      	ldr	r1, [pc, #176]	; (800233c <HAL_GPIO_Init+0x470>)
 800228a:	4013      	ands	r3, r2
 800228c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002296:	2b00      	cmp	r3, #0
 8002298:	d006      	beq.n	80022a8 <HAL_GPIO_Init+0x3dc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800229a:	4b28      	ldr	r3, [pc, #160]	; (800233c <HAL_GPIO_Init+0x470>)
 800229c:	685a      	ldr	r2, [r3, #4]
 800229e:	4927      	ldr	r1, [pc, #156]	; (800233c <HAL_GPIO_Init+0x470>)
 80022a0:	69bb      	ldr	r3, [r7, #24]
 80022a2:	4313      	orrs	r3, r2
 80022a4:	604b      	str	r3, [r1, #4]
 80022a6:	e006      	b.n	80022b6 <HAL_GPIO_Init+0x3ea>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80022a8:	4b24      	ldr	r3, [pc, #144]	; (800233c <HAL_GPIO_Init+0x470>)
 80022aa:	685a      	ldr	r2, [r3, #4]
 80022ac:	69bb      	ldr	r3, [r7, #24]
 80022ae:	43db      	mvns	r3, r3
 80022b0:	4922      	ldr	r1, [pc, #136]	; (800233c <HAL_GPIO_Init+0x470>)
 80022b2:	4013      	ands	r3, r2
 80022b4:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d006      	beq.n	80022d0 <HAL_GPIO_Init+0x404>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80022c2:	4b1e      	ldr	r3, [pc, #120]	; (800233c <HAL_GPIO_Init+0x470>)
 80022c4:	689a      	ldr	r2, [r3, #8]
 80022c6:	491d      	ldr	r1, [pc, #116]	; (800233c <HAL_GPIO_Init+0x470>)
 80022c8:	69bb      	ldr	r3, [r7, #24]
 80022ca:	4313      	orrs	r3, r2
 80022cc:	608b      	str	r3, [r1, #8]
 80022ce:	e006      	b.n	80022de <HAL_GPIO_Init+0x412>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80022d0:	4b1a      	ldr	r3, [pc, #104]	; (800233c <HAL_GPIO_Init+0x470>)
 80022d2:	689a      	ldr	r2, [r3, #8]
 80022d4:	69bb      	ldr	r3, [r7, #24]
 80022d6:	43db      	mvns	r3, r3
 80022d8:	4918      	ldr	r1, [pc, #96]	; (800233c <HAL_GPIO_Init+0x470>)
 80022da:	4013      	ands	r3, r2
 80022dc:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d006      	beq.n	80022f8 <HAL_GPIO_Init+0x42c>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80022ea:	4b14      	ldr	r3, [pc, #80]	; (800233c <HAL_GPIO_Init+0x470>)
 80022ec:	68da      	ldr	r2, [r3, #12]
 80022ee:	4913      	ldr	r1, [pc, #76]	; (800233c <HAL_GPIO_Init+0x470>)
 80022f0:	69bb      	ldr	r3, [r7, #24]
 80022f2:	4313      	orrs	r3, r2
 80022f4:	60cb      	str	r3, [r1, #12]
 80022f6:	e006      	b.n	8002306 <HAL_GPIO_Init+0x43a>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80022f8:	4b10      	ldr	r3, [pc, #64]	; (800233c <HAL_GPIO_Init+0x470>)
 80022fa:	68da      	ldr	r2, [r3, #12]
 80022fc:	69bb      	ldr	r3, [r7, #24]
 80022fe:	43db      	mvns	r3, r3
 8002300:	490e      	ldr	r1, [pc, #56]	; (800233c <HAL_GPIO_Init+0x470>)
 8002302:	4013      	ands	r3, r2
 8002304:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002308:	3301      	adds	r3, #1
 800230a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002312:	fa22 f303 	lsr.w	r3, r2, r3
 8002316:	2b00      	cmp	r3, #0
 8002318:	f47f ae4f 	bne.w	8001fba <HAL_GPIO_Init+0xee>
  }
}
 800231c:	bf00      	nop
 800231e:	3728      	adds	r7, #40	; 0x28
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}
 8002324:	40021000 	.word	0x40021000
 8002328:	40010000 	.word	0x40010000
 800232c:	40010800 	.word	0x40010800
 8002330:	40010c00 	.word	0x40010c00
 8002334:	40011000 	.word	0x40011000
 8002338:	40011400 	.word	0x40011400
 800233c:	40010400 	.word	0x40010400

08002340 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b082      	sub	sp, #8
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
 8002348:	460b      	mov	r3, r1
 800234a:	807b      	strh	r3, [r7, #2]
 800234c:	4613      	mov	r3, r2
 800234e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002350:	887b      	ldrh	r3, [r7, #2]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d004      	beq.n	8002360 <HAL_GPIO_WritePin+0x20>
 8002356:	887b      	ldrh	r3, [r7, #2]
 8002358:	0c1b      	lsrs	r3, r3, #16
 800235a:	041b      	lsls	r3, r3, #16
 800235c:	2b00      	cmp	r3, #0
 800235e:	d004      	beq.n	800236a <HAL_GPIO_WritePin+0x2a>
 8002360:	f44f 71ea 	mov.w	r1, #468	; 0x1d4
 8002364:	480e      	ldr	r0, [pc, #56]	; (80023a0 <HAL_GPIO_WritePin+0x60>)
 8002366:	f7fe ff13 	bl	8001190 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 800236a:	787b      	ldrb	r3, [r7, #1]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d007      	beq.n	8002380 <HAL_GPIO_WritePin+0x40>
 8002370:	787b      	ldrb	r3, [r7, #1]
 8002372:	2b01      	cmp	r3, #1
 8002374:	d004      	beq.n	8002380 <HAL_GPIO_WritePin+0x40>
 8002376:	f240 11d5 	movw	r1, #469	; 0x1d5
 800237a:	4809      	ldr	r0, [pc, #36]	; (80023a0 <HAL_GPIO_WritePin+0x60>)
 800237c:	f7fe ff08 	bl	8001190 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 8002380:	787b      	ldrb	r3, [r7, #1]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d003      	beq.n	800238e <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002386:	887a      	ldrh	r2, [r7, #2]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800238c:	e003      	b.n	8002396 <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800238e:	887b      	ldrh	r3, [r7, #2]
 8002390:	041a      	lsls	r2, r3, #16
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	611a      	str	r2, [r3, #16]
}
 8002396:	bf00      	nop
 8002398:	3708      	adds	r7, #8
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	08004388 	.word	0x08004388

080023a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b084      	sub	sp, #16
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d101      	bne.n	80023b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e1ab      	b.n	800270e <HAL_I2C_Init+0x36a>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4aa0      	ldr	r2, [pc, #640]	; (800263c <HAL_I2C_Init+0x298>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d009      	beq.n	80023d4 <HAL_I2C_Init+0x30>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a9e      	ldr	r2, [pc, #632]	; (8002640 <HAL_I2C_Init+0x29c>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d004      	beq.n	80023d4 <HAL_I2C_Init+0x30>
 80023ca:	f240 11d1 	movw	r1, #465	; 0x1d1
 80023ce:	489d      	ldr	r0, [pc, #628]	; (8002644 <HAL_I2C_Init+0x2a0>)
 80023d0:	f7fe fede 	bl	8001190 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d004      	beq.n	80023e6 <HAL_I2C_Init+0x42>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	4a99      	ldr	r2, [pc, #612]	; (8002648 <HAL_I2C_Init+0x2a4>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d904      	bls.n	80023f0 <HAL_I2C_Init+0x4c>
 80023e6:	f44f 71e9 	mov.w	r1, #466	; 0x1d2
 80023ea:	4896      	ldr	r0, [pc, #600]	; (8002644 <HAL_I2C_Init+0x2a0>)
 80023ec:	f7fe fed0 	bl	8001190 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d009      	beq.n	800240c <HAL_I2C_Init+0x68>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002400:	d004      	beq.n	800240c <HAL_I2C_Init+0x68>
 8002402:	f240 11d3 	movw	r1, #467	; 0x1d3
 8002406:	488f      	ldr	r0, [pc, #572]	; (8002644 <HAL_I2C_Init+0x2a0>)
 8002408:	f7fe fec2 	bl	8001190 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	68db      	ldr	r3, [r3, #12]
 8002410:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002414:	f023 0303 	bic.w	r3, r3, #3
 8002418:	2b00      	cmp	r3, #0
 800241a:	d004      	beq.n	8002426 <HAL_I2C_Init+0x82>
 800241c:	f44f 71ea 	mov.w	r1, #468	; 0x1d4
 8002420:	4888      	ldr	r0, [pc, #544]	; (8002644 <HAL_I2C_Init+0x2a0>)
 8002422:	f7fe feb5 	bl	8001190 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	691b      	ldr	r3, [r3, #16]
 800242a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800242e:	d009      	beq.n	8002444 <HAL_I2C_Init+0xa0>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	691b      	ldr	r3, [r3, #16]
 8002434:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8002438:	d004      	beq.n	8002444 <HAL_I2C_Init+0xa0>
 800243a:	f240 11d5 	movw	r1, #469	; 0x1d5
 800243e:	4881      	ldr	r0, [pc, #516]	; (8002644 <HAL_I2C_Init+0x2a0>)
 8002440:	f7fe fea6 	bl	8001190 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	695b      	ldr	r3, [r3, #20]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d008      	beq.n	800245e <HAL_I2C_Init+0xba>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	695b      	ldr	r3, [r3, #20]
 8002450:	2b01      	cmp	r3, #1
 8002452:	d004      	beq.n	800245e <HAL_I2C_Init+0xba>
 8002454:	f44f 71eb 	mov.w	r1, #470	; 0x1d6
 8002458:	487a      	ldr	r0, [pc, #488]	; (8002644 <HAL_I2C_Init+0x2a0>)
 800245a:	f7fe fe99 	bl	8001190 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	699b      	ldr	r3, [r3, #24]
 8002462:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 8002466:	2b00      	cmp	r3, #0
 8002468:	d004      	beq.n	8002474 <HAL_I2C_Init+0xd0>
 800246a:	f240 11d7 	movw	r1, #471	; 0x1d7
 800246e:	4875      	ldr	r0, [pc, #468]	; (8002644 <HAL_I2C_Init+0x2a0>)
 8002470:	f7fe fe8e 	bl	8001190 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	69db      	ldr	r3, [r3, #28]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d008      	beq.n	800248e <HAL_I2C_Init+0xea>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	69db      	ldr	r3, [r3, #28]
 8002480:	2b40      	cmp	r3, #64	; 0x40
 8002482:	d004      	beq.n	800248e <HAL_I2C_Init+0xea>
 8002484:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 8002488:	486e      	ldr	r0, [pc, #440]	; (8002644 <HAL_I2C_Init+0x2a0>)
 800248a:	f7fe fe81 	bl	8001190 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6a1b      	ldr	r3, [r3, #32]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d008      	beq.n	80024a8 <HAL_I2C_Init+0x104>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6a1b      	ldr	r3, [r3, #32]
 800249a:	2b80      	cmp	r3, #128	; 0x80
 800249c:	d004      	beq.n	80024a8 <HAL_I2C_Init+0x104>
 800249e:	f240 11d9 	movw	r1, #473	; 0x1d9
 80024a2:	4868      	ldr	r0, [pc, #416]	; (8002644 <HAL_I2C_Init+0x2a0>)
 80024a4:	f7fe fe74 	bl	8001190 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024ae:	b2db      	uxtb	r3, r3
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d106      	bne.n	80024c2 <HAL_I2C_Init+0x11e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2200      	movs	r2, #0
 80024b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80024bc:	6878      	ldr	r0, [r7, #4]
 80024be:	f7fe fda9 	bl	8001014 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2224      	movs	r2, #36	; 0x24
 80024c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f022 0201 	bic.w	r2, r2, #1
 80024d8:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80024e8:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	681a      	ldr	r2, [r3, #0]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80024f8:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80024fa:	f000 fe79 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 80024fe:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	4a51      	ldr	r2, [pc, #324]	; (800264c <HAL_I2C_Init+0x2a8>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d807      	bhi.n	800251a <HAL_I2C_Init+0x176>
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	4a50      	ldr	r2, [pc, #320]	; (8002650 <HAL_I2C_Init+0x2ac>)
 800250e:	4293      	cmp	r3, r2
 8002510:	bf94      	ite	ls
 8002512:	2301      	movls	r3, #1
 8002514:	2300      	movhi	r3, #0
 8002516:	b2db      	uxtb	r3, r3
 8002518:	e006      	b.n	8002528 <HAL_I2C_Init+0x184>
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	4a4d      	ldr	r2, [pc, #308]	; (8002654 <HAL_I2C_Init+0x2b0>)
 800251e:	4293      	cmp	r3, r2
 8002520:	bf94      	ite	ls
 8002522:	2301      	movls	r3, #1
 8002524:	2300      	movhi	r3, #0
 8002526:	b2db      	uxtb	r3, r3
 8002528:	2b00      	cmp	r3, #0
 800252a:	d001      	beq.n	8002530 <HAL_I2C_Init+0x18c>
  {
    return HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	e0ee      	b.n	800270e <HAL_I2C_Init+0x36a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	4a49      	ldr	r2, [pc, #292]	; (8002658 <HAL_I2C_Init+0x2b4>)
 8002534:	fba2 2303 	umull	r2, r3, r2, r3
 8002538:	0c9b      	lsrs	r3, r3, #18
 800253a:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	68ba      	ldr	r2, [r7, #8]
 800254c:	430a      	orrs	r2, r1
 800254e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	6a1b      	ldr	r3, [r3, #32]
 8002556:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	4a3b      	ldr	r2, [pc, #236]	; (800264c <HAL_I2C_Init+0x2a8>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d802      	bhi.n	800256a <HAL_I2C_Init+0x1c6>
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	3301      	adds	r3, #1
 8002568:	e009      	b.n	800257e <HAL_I2C_Init+0x1da>
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002570:	fb02 f303 	mul.w	r3, r2, r3
 8002574:	4a39      	ldr	r2, [pc, #228]	; (800265c <HAL_I2C_Init+0x2b8>)
 8002576:	fba2 2303 	umull	r2, r3, r2, r3
 800257a:	099b      	lsrs	r3, r3, #6
 800257c:	3301      	adds	r3, #1
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	6812      	ldr	r2, [r2, #0]
 8002582:	430b      	orrs	r3, r1
 8002584:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	69db      	ldr	r3, [r3, #28]
 800258c:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002590:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	492c      	ldr	r1, [pc, #176]	; (800264c <HAL_I2C_Init+0x2a8>)
 800259a:	428b      	cmp	r3, r1
 800259c:	d80d      	bhi.n	80025ba <HAL_I2C_Init+0x216>
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	1e59      	subs	r1, r3, #1
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	005b      	lsls	r3, r3, #1
 80025a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80025ac:	3301      	adds	r3, #1
 80025ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025b2:	2b04      	cmp	r3, #4
 80025b4:	bf38      	it	cc
 80025b6:	2304      	movcc	r3, #4
 80025b8:	e062      	b.n	8002680 <HAL_I2C_Init+0x2dc>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d111      	bne.n	80025e6 <HAL_I2C_Init+0x242>
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	1e58      	subs	r0, r3, #1
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6859      	ldr	r1, [r3, #4]
 80025ca:	460b      	mov	r3, r1
 80025cc:	005b      	lsls	r3, r3, #1
 80025ce:	440b      	add	r3, r1
 80025d0:	fbb0 f3f3 	udiv	r3, r0, r3
 80025d4:	3301      	adds	r3, #1
 80025d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025da:	2b00      	cmp	r3, #0
 80025dc:	bf0c      	ite	eq
 80025de:	2301      	moveq	r3, #1
 80025e0:	2300      	movne	r3, #0
 80025e2:	b2db      	uxtb	r3, r3
 80025e4:	e012      	b.n	800260c <HAL_I2C_Init+0x268>
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	1e58      	subs	r0, r3, #1
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6859      	ldr	r1, [r3, #4]
 80025ee:	460b      	mov	r3, r1
 80025f0:	009b      	lsls	r3, r3, #2
 80025f2:	440b      	add	r3, r1
 80025f4:	0099      	lsls	r1, r3, #2
 80025f6:	440b      	add	r3, r1
 80025f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80025fc:	3301      	adds	r3, #1
 80025fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002602:	2b00      	cmp	r3, #0
 8002604:	bf0c      	ite	eq
 8002606:	2301      	moveq	r3, #1
 8002608:	2300      	movne	r3, #0
 800260a:	b2db      	uxtb	r3, r3
 800260c:	2b00      	cmp	r3, #0
 800260e:	d001      	beq.n	8002614 <HAL_I2C_Init+0x270>
 8002610:	2301      	movs	r3, #1
 8002612:	e035      	b.n	8002680 <HAL_I2C_Init+0x2dc>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d121      	bne.n	8002660 <HAL_I2C_Init+0x2bc>
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	1e58      	subs	r0, r3, #1
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6859      	ldr	r1, [r3, #4]
 8002624:	460b      	mov	r3, r1
 8002626:	005b      	lsls	r3, r3, #1
 8002628:	440b      	add	r3, r1
 800262a:	fbb0 f3f3 	udiv	r3, r0, r3
 800262e:	3301      	adds	r3, #1
 8002630:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002634:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002638:	e022      	b.n	8002680 <HAL_I2C_Init+0x2dc>
 800263a:	bf00      	nop
 800263c:	40005400 	.word	0x40005400
 8002640:	40005800 	.word	0x40005800
 8002644:	080043c4 	.word	0x080043c4
 8002648:	00061a80 	.word	0x00061a80
 800264c:	000186a0 	.word	0x000186a0
 8002650:	001e847f 	.word	0x001e847f
 8002654:	003d08ff 	.word	0x003d08ff
 8002658:	431bde83 	.word	0x431bde83
 800265c:	10624dd3 	.word	0x10624dd3
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	1e58      	subs	r0, r3, #1
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6859      	ldr	r1, [r3, #4]
 8002668:	460b      	mov	r3, r1
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	440b      	add	r3, r1
 800266e:	0099      	lsls	r1, r3, #2
 8002670:	440b      	add	r3, r1
 8002672:	fbb0 f3f3 	udiv	r3, r0, r3
 8002676:	3301      	adds	r3, #1
 8002678:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800267c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002680:	6879      	ldr	r1, [r7, #4]
 8002682:	6809      	ldr	r1, [r1, #0]
 8002684:	4313      	orrs	r3, r2
 8002686:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	69da      	ldr	r2, [r3, #28]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6a1b      	ldr	r3, [r3, #32]
 800269a:	431a      	orrs	r2, r3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	430a      	orrs	r2, r1
 80026a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80026ae:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80026b2:	687a      	ldr	r2, [r7, #4]
 80026b4:	6911      	ldr	r1, [r2, #16]
 80026b6:	687a      	ldr	r2, [r7, #4]
 80026b8:	68d2      	ldr	r2, [r2, #12]
 80026ba:	4311      	orrs	r1, r2
 80026bc:	687a      	ldr	r2, [r7, #4]
 80026be:	6812      	ldr	r2, [r2, #0]
 80026c0:	430b      	orrs	r3, r1
 80026c2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	68db      	ldr	r3, [r3, #12]
 80026ca:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	695a      	ldr	r2, [r3, #20]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	699b      	ldr	r3, [r3, #24]
 80026d6:	431a      	orrs	r2, r3
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	430a      	orrs	r2, r1
 80026de:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f042 0201 	orr.w	r2, r2, #1
 80026ee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2200      	movs	r2, #0
 80026f4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2220      	movs	r2, #32
 80026fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2200      	movs	r2, #0
 8002702:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2200      	movs	r2, #0
 8002708:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800270c:	2300      	movs	r3, #0
}
 800270e:	4618      	mov	r0, r3
 8002710:	3710      	adds	r7, #16
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop

08002718 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b086      	sub	sp, #24
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d101      	bne.n	800272a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e35c      	b.n	8002de4 <HAL_RCC_OscConfig+0x6cc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d01c      	beq.n	800276c <HAL_RCC_OscConfig+0x54>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f003 0301 	and.w	r3, r3, #1
 800273a:	2b00      	cmp	r3, #0
 800273c:	d116      	bne.n	800276c <HAL_RCC_OscConfig+0x54>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f003 0302 	and.w	r3, r3, #2
 8002746:	2b00      	cmp	r3, #0
 8002748:	d110      	bne.n	800276c <HAL_RCC_OscConfig+0x54>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0308 	and.w	r3, r3, #8
 8002752:	2b00      	cmp	r3, #0
 8002754:	d10a      	bne.n	800276c <HAL_RCC_OscConfig+0x54>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 0304 	and.w	r3, r3, #4
 800275e:	2b00      	cmp	r3, #0
 8002760:	d104      	bne.n	800276c <HAL_RCC_OscConfig+0x54>
 8002762:	f240 1167 	movw	r1, #359	; 0x167
 8002766:	48a5      	ldr	r0, [pc, #660]	; (80029fc <HAL_RCC_OscConfig+0x2e4>)
 8002768:	f7fe fd12 	bl	8001190 <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f003 0301 	and.w	r3, r3, #1
 8002774:	2b00      	cmp	r3, #0
 8002776:	f000 809a 	beq.w	80028ae <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d00e      	beq.n	80027a0 <HAL_RCC_OscConfig+0x88>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800278a:	d009      	beq.n	80027a0 <HAL_RCC_OscConfig+0x88>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002794:	d004      	beq.n	80027a0 <HAL_RCC_OscConfig+0x88>
 8002796:	f240 116d 	movw	r1, #365	; 0x16d
 800279a:	4898      	ldr	r0, [pc, #608]	; (80029fc <HAL_RCC_OscConfig+0x2e4>)
 800279c:	f7fe fcf8 	bl	8001190 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80027a0:	4b97      	ldr	r3, [pc, #604]	; (8002a00 <HAL_RCC_OscConfig+0x2e8>)
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	f003 030c 	and.w	r3, r3, #12
 80027a8:	2b04      	cmp	r3, #4
 80027aa:	d00c      	beq.n	80027c6 <HAL_RCC_OscConfig+0xae>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80027ac:	4b94      	ldr	r3, [pc, #592]	; (8002a00 <HAL_RCC_OscConfig+0x2e8>)
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	f003 030c 	and.w	r3, r3, #12
 80027b4:	2b08      	cmp	r3, #8
 80027b6:	d112      	bne.n	80027de <HAL_RCC_OscConfig+0xc6>
 80027b8:	4b91      	ldr	r3, [pc, #580]	; (8002a00 <HAL_RCC_OscConfig+0x2e8>)
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027c4:	d10b      	bne.n	80027de <HAL_RCC_OscConfig+0xc6>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027c6:	4b8e      	ldr	r3, [pc, #568]	; (8002a00 <HAL_RCC_OscConfig+0x2e8>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d06c      	beq.n	80028ac <HAL_RCC_OscConfig+0x194>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d168      	bne.n	80028ac <HAL_RCC_OscConfig+0x194>
      {
        return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e302      	b.n	8002de4 <HAL_RCC_OscConfig+0x6cc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027e6:	d106      	bne.n	80027f6 <HAL_RCC_OscConfig+0xde>
 80027e8:	4b85      	ldr	r3, [pc, #532]	; (8002a00 <HAL_RCC_OscConfig+0x2e8>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a84      	ldr	r2, [pc, #528]	; (8002a00 <HAL_RCC_OscConfig+0x2e8>)
 80027ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027f2:	6013      	str	r3, [r2, #0]
 80027f4:	e02e      	b.n	8002854 <HAL_RCC_OscConfig+0x13c>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d10c      	bne.n	8002818 <HAL_RCC_OscConfig+0x100>
 80027fe:	4b80      	ldr	r3, [pc, #512]	; (8002a00 <HAL_RCC_OscConfig+0x2e8>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a7f      	ldr	r2, [pc, #508]	; (8002a00 <HAL_RCC_OscConfig+0x2e8>)
 8002804:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002808:	6013      	str	r3, [r2, #0]
 800280a:	4b7d      	ldr	r3, [pc, #500]	; (8002a00 <HAL_RCC_OscConfig+0x2e8>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a7c      	ldr	r2, [pc, #496]	; (8002a00 <HAL_RCC_OscConfig+0x2e8>)
 8002810:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002814:	6013      	str	r3, [r2, #0]
 8002816:	e01d      	b.n	8002854 <HAL_RCC_OscConfig+0x13c>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002820:	d10c      	bne.n	800283c <HAL_RCC_OscConfig+0x124>
 8002822:	4b77      	ldr	r3, [pc, #476]	; (8002a00 <HAL_RCC_OscConfig+0x2e8>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a76      	ldr	r2, [pc, #472]	; (8002a00 <HAL_RCC_OscConfig+0x2e8>)
 8002828:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800282c:	6013      	str	r3, [r2, #0]
 800282e:	4b74      	ldr	r3, [pc, #464]	; (8002a00 <HAL_RCC_OscConfig+0x2e8>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a73      	ldr	r2, [pc, #460]	; (8002a00 <HAL_RCC_OscConfig+0x2e8>)
 8002834:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002838:	6013      	str	r3, [r2, #0]
 800283a:	e00b      	b.n	8002854 <HAL_RCC_OscConfig+0x13c>
 800283c:	4b70      	ldr	r3, [pc, #448]	; (8002a00 <HAL_RCC_OscConfig+0x2e8>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a6f      	ldr	r2, [pc, #444]	; (8002a00 <HAL_RCC_OscConfig+0x2e8>)
 8002842:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002846:	6013      	str	r3, [r2, #0]
 8002848:	4b6d      	ldr	r3, [pc, #436]	; (8002a00 <HAL_RCC_OscConfig+0x2e8>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a6c      	ldr	r2, [pc, #432]	; (8002a00 <HAL_RCC_OscConfig+0x2e8>)
 800284e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002852:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d013      	beq.n	8002884 <HAL_RCC_OscConfig+0x16c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800285c:	f7fe fe9a 	bl	8001594 <HAL_GetTick>
 8002860:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002862:	e008      	b.n	8002876 <HAL_RCC_OscConfig+0x15e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002864:	f7fe fe96 	bl	8001594 <HAL_GetTick>
 8002868:	4602      	mov	r2, r0
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	2b64      	cmp	r3, #100	; 0x64
 8002870:	d901      	bls.n	8002876 <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 8002872:	2303      	movs	r3, #3
 8002874:	e2b6      	b.n	8002de4 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002876:	4b62      	ldr	r3, [pc, #392]	; (8002a00 <HAL_RCC_OscConfig+0x2e8>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d0f0      	beq.n	8002864 <HAL_RCC_OscConfig+0x14c>
 8002882:	e014      	b.n	80028ae <HAL_RCC_OscConfig+0x196>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002884:	f7fe fe86 	bl	8001594 <HAL_GetTick>
 8002888:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800288a:	e008      	b.n	800289e <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800288c:	f7fe fe82 	bl	8001594 <HAL_GetTick>
 8002890:	4602      	mov	r2, r0
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	1ad3      	subs	r3, r2, r3
 8002896:	2b64      	cmp	r3, #100	; 0x64
 8002898:	d901      	bls.n	800289e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800289a:	2303      	movs	r3, #3
 800289c:	e2a2      	b.n	8002de4 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800289e:	4b58      	ldr	r3, [pc, #352]	; (8002a00 <HAL_RCC_OscConfig+0x2e8>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d1f0      	bne.n	800288c <HAL_RCC_OscConfig+0x174>
 80028aa:	e000      	b.n	80028ae <HAL_RCC_OscConfig+0x196>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f003 0302 	and.w	r3, r3, #2
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d079      	beq.n	80029ae <HAL_RCC_OscConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	691b      	ldr	r3, [r3, #16]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d008      	beq.n	80028d4 <HAL_RCC_OscConfig+0x1bc>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	691b      	ldr	r3, [r3, #16]
 80028c6:	2b01      	cmp	r3, #1
 80028c8:	d004      	beq.n	80028d4 <HAL_RCC_OscConfig+0x1bc>
 80028ca:	f240 11a1 	movw	r1, #417	; 0x1a1
 80028ce:	484b      	ldr	r0, [pc, #300]	; (80029fc <HAL_RCC_OscConfig+0x2e4>)
 80028d0:	f7fe fc5e 	bl	8001190 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	695b      	ldr	r3, [r3, #20]
 80028d8:	2b1f      	cmp	r3, #31
 80028da:	d904      	bls.n	80028e6 <HAL_RCC_OscConfig+0x1ce>
 80028dc:	f44f 71d1 	mov.w	r1, #418	; 0x1a2
 80028e0:	4846      	ldr	r0, [pc, #280]	; (80029fc <HAL_RCC_OscConfig+0x2e4>)
 80028e2:	f7fe fc55 	bl	8001190 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80028e6:	4b46      	ldr	r3, [pc, #280]	; (8002a00 <HAL_RCC_OscConfig+0x2e8>)
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	f003 030c 	and.w	r3, r3, #12
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d00b      	beq.n	800290a <HAL_RCC_OscConfig+0x1f2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80028f2:	4b43      	ldr	r3, [pc, #268]	; (8002a00 <HAL_RCC_OscConfig+0x2e8>)
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	f003 030c 	and.w	r3, r3, #12
 80028fa:	2b08      	cmp	r3, #8
 80028fc:	d11c      	bne.n	8002938 <HAL_RCC_OscConfig+0x220>
 80028fe:	4b40      	ldr	r3, [pc, #256]	; (8002a00 <HAL_RCC_OscConfig+0x2e8>)
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002906:	2b00      	cmp	r3, #0
 8002908:	d116      	bne.n	8002938 <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800290a:	4b3d      	ldr	r3, [pc, #244]	; (8002a00 <HAL_RCC_OscConfig+0x2e8>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 0302 	and.w	r3, r3, #2
 8002912:	2b00      	cmp	r3, #0
 8002914:	d005      	beq.n	8002922 <HAL_RCC_OscConfig+0x20a>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	691b      	ldr	r3, [r3, #16]
 800291a:	2b01      	cmp	r3, #1
 800291c:	d001      	beq.n	8002922 <HAL_RCC_OscConfig+0x20a>
      {
        return HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	e260      	b.n	8002de4 <HAL_RCC_OscConfig+0x6cc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002922:	4b37      	ldr	r3, [pc, #220]	; (8002a00 <HAL_RCC_OscConfig+0x2e8>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	695b      	ldr	r3, [r3, #20]
 800292e:	00db      	lsls	r3, r3, #3
 8002930:	4933      	ldr	r1, [pc, #204]	; (8002a00 <HAL_RCC_OscConfig+0x2e8>)
 8002932:	4313      	orrs	r3, r2
 8002934:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002936:	e03a      	b.n	80029ae <HAL_RCC_OscConfig+0x296>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	691b      	ldr	r3, [r3, #16]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d020      	beq.n	8002982 <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002940:	4b30      	ldr	r3, [pc, #192]	; (8002a04 <HAL_RCC_OscConfig+0x2ec>)
 8002942:	2201      	movs	r2, #1
 8002944:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002946:	f7fe fe25 	bl	8001594 <HAL_GetTick>
 800294a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800294c:	e008      	b.n	8002960 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800294e:	f7fe fe21 	bl	8001594 <HAL_GetTick>
 8002952:	4602      	mov	r2, r0
 8002954:	693b      	ldr	r3, [r7, #16]
 8002956:	1ad3      	subs	r3, r2, r3
 8002958:	2b02      	cmp	r3, #2
 800295a:	d901      	bls.n	8002960 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800295c:	2303      	movs	r3, #3
 800295e:	e241      	b.n	8002de4 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002960:	4b27      	ldr	r3, [pc, #156]	; (8002a00 <HAL_RCC_OscConfig+0x2e8>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f003 0302 	and.w	r3, r3, #2
 8002968:	2b00      	cmp	r3, #0
 800296a:	d0f0      	beq.n	800294e <HAL_RCC_OscConfig+0x236>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800296c:	4b24      	ldr	r3, [pc, #144]	; (8002a00 <HAL_RCC_OscConfig+0x2e8>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	695b      	ldr	r3, [r3, #20]
 8002978:	00db      	lsls	r3, r3, #3
 800297a:	4921      	ldr	r1, [pc, #132]	; (8002a00 <HAL_RCC_OscConfig+0x2e8>)
 800297c:	4313      	orrs	r3, r2
 800297e:	600b      	str	r3, [r1, #0]
 8002980:	e015      	b.n	80029ae <HAL_RCC_OscConfig+0x296>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002982:	4b20      	ldr	r3, [pc, #128]	; (8002a04 <HAL_RCC_OscConfig+0x2ec>)
 8002984:	2200      	movs	r2, #0
 8002986:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002988:	f7fe fe04 	bl	8001594 <HAL_GetTick>
 800298c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800298e:	e008      	b.n	80029a2 <HAL_RCC_OscConfig+0x28a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002990:	f7fe fe00 	bl	8001594 <HAL_GetTick>
 8002994:	4602      	mov	r2, r0
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	1ad3      	subs	r3, r2, r3
 800299a:	2b02      	cmp	r3, #2
 800299c:	d901      	bls.n	80029a2 <HAL_RCC_OscConfig+0x28a>
          {
            return HAL_TIMEOUT;
 800299e:	2303      	movs	r3, #3
 80029a0:	e220      	b.n	8002de4 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029a2:	4b17      	ldr	r3, [pc, #92]	; (8002a00 <HAL_RCC_OscConfig+0x2e8>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 0302 	and.w	r3, r3, #2
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d1f0      	bne.n	8002990 <HAL_RCC_OscConfig+0x278>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 0308 	and.w	r3, r3, #8
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d048      	beq.n	8002a4c <HAL_RCC_OscConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	699b      	ldr	r3, [r3, #24]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d008      	beq.n	80029d4 <HAL_RCC_OscConfig+0x2bc>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	699b      	ldr	r3, [r3, #24]
 80029c6:	2b01      	cmp	r3, #1
 80029c8:	d004      	beq.n	80029d4 <HAL_RCC_OscConfig+0x2bc>
 80029ca:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
 80029ce:	480b      	ldr	r0, [pc, #44]	; (80029fc <HAL_RCC_OscConfig+0x2e4>)
 80029d0:	f7fe fbde 	bl	8001190 <assert_failed>

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	699b      	ldr	r3, [r3, #24]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d021      	beq.n	8002a20 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029dc:	4b0a      	ldr	r3, [pc, #40]	; (8002a08 <HAL_RCC_OscConfig+0x2f0>)
 80029de:	2201      	movs	r2, #1
 80029e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029e2:	f7fe fdd7 	bl	8001594 <HAL_GetTick>
 80029e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029e8:	e010      	b.n	8002a0c <HAL_RCC_OscConfig+0x2f4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029ea:	f7fe fdd3 	bl	8001594 <HAL_GetTick>
 80029ee:	4602      	mov	r2, r0
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	1ad3      	subs	r3, r2, r3
 80029f4:	2b02      	cmp	r3, #2
 80029f6:	d909      	bls.n	8002a0c <HAL_RCC_OscConfig+0x2f4>
        {
          return HAL_TIMEOUT;
 80029f8:	2303      	movs	r3, #3
 80029fa:	e1f3      	b.n	8002de4 <HAL_RCC_OscConfig+0x6cc>
 80029fc:	080043fc 	.word	0x080043fc
 8002a00:	40021000 	.word	0x40021000
 8002a04:	42420000 	.word	0x42420000
 8002a08:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a0c:	4b67      	ldr	r3, [pc, #412]	; (8002bac <HAL_RCC_OscConfig+0x494>)
 8002a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a10:	f003 0302 	and.w	r3, r3, #2
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d0e8      	beq.n	80029ea <HAL_RCC_OscConfig+0x2d2>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002a18:	2001      	movs	r0, #1
 8002a1a:	f000 fbfd 	bl	8003218 <RCC_Delay>
 8002a1e:	e015      	b.n	8002a4c <HAL_RCC_OscConfig+0x334>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a20:	4b63      	ldr	r3, [pc, #396]	; (8002bb0 <HAL_RCC_OscConfig+0x498>)
 8002a22:	2200      	movs	r2, #0
 8002a24:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a26:	f7fe fdb5 	bl	8001594 <HAL_GetTick>
 8002a2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a2c:	e008      	b.n	8002a40 <HAL_RCC_OscConfig+0x328>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a2e:	f7fe fdb1 	bl	8001594 <HAL_GetTick>
 8002a32:	4602      	mov	r2, r0
 8002a34:	693b      	ldr	r3, [r7, #16]
 8002a36:	1ad3      	subs	r3, r2, r3
 8002a38:	2b02      	cmp	r3, #2
 8002a3a:	d901      	bls.n	8002a40 <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 8002a3c:	2303      	movs	r3, #3
 8002a3e:	e1d1      	b.n	8002de4 <HAL_RCC_OscConfig+0x6cc>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a40:	4b5a      	ldr	r3, [pc, #360]	; (8002bac <HAL_RCC_OscConfig+0x494>)
 8002a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a44:	f003 0302 	and.w	r3, r3, #2
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d1f0      	bne.n	8002a2e <HAL_RCC_OscConfig+0x316>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0304 	and.w	r3, r3, #4
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	f000 80c0 	beq.w	8002bda <HAL_RCC_OscConfig+0x4c2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	68db      	ldr	r3, [r3, #12]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d00c      	beq.n	8002a80 <HAL_RCC_OscConfig+0x368>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	68db      	ldr	r3, [r3, #12]
 8002a6a:	2b01      	cmp	r3, #1
 8002a6c:	d008      	beq.n	8002a80 <HAL_RCC_OscConfig+0x368>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	68db      	ldr	r3, [r3, #12]
 8002a72:	2b05      	cmp	r3, #5
 8002a74:	d004      	beq.n	8002a80 <HAL_RCC_OscConfig+0x368>
 8002a76:	f240 2111 	movw	r1, #529	; 0x211
 8002a7a:	484e      	ldr	r0, [pc, #312]	; (8002bb4 <HAL_RCC_OscConfig+0x49c>)
 8002a7c:	f7fe fb88 	bl	8001190 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a80:	4b4a      	ldr	r3, [pc, #296]	; (8002bac <HAL_RCC_OscConfig+0x494>)
 8002a82:	69db      	ldr	r3, [r3, #28]
 8002a84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d10d      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x390>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a8c:	4b47      	ldr	r3, [pc, #284]	; (8002bac <HAL_RCC_OscConfig+0x494>)
 8002a8e:	69db      	ldr	r3, [r3, #28]
 8002a90:	4a46      	ldr	r2, [pc, #280]	; (8002bac <HAL_RCC_OscConfig+0x494>)
 8002a92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a96:	61d3      	str	r3, [r2, #28]
 8002a98:	4b44      	ldr	r3, [pc, #272]	; (8002bac <HAL_RCC_OscConfig+0x494>)
 8002a9a:	69db      	ldr	r3, [r3, #28]
 8002a9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aa0:	60bb      	str	r3, [r7, #8]
 8002aa2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aa8:	4b43      	ldr	r3, [pc, #268]	; (8002bb8 <HAL_RCC_OscConfig+0x4a0>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d118      	bne.n	8002ae6 <HAL_RCC_OscConfig+0x3ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ab4:	4b40      	ldr	r3, [pc, #256]	; (8002bb8 <HAL_RCC_OscConfig+0x4a0>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a3f      	ldr	r2, [pc, #252]	; (8002bb8 <HAL_RCC_OscConfig+0x4a0>)
 8002aba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002abe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ac0:	f7fe fd68 	bl	8001594 <HAL_GetTick>
 8002ac4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ac6:	e008      	b.n	8002ada <HAL_RCC_OscConfig+0x3c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ac8:	f7fe fd64 	bl	8001594 <HAL_GetTick>
 8002acc:	4602      	mov	r2, r0
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	1ad3      	subs	r3, r2, r3
 8002ad2:	2b64      	cmp	r3, #100	; 0x64
 8002ad4:	d901      	bls.n	8002ada <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	e184      	b.n	8002de4 <HAL_RCC_OscConfig+0x6cc>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ada:	4b37      	ldr	r3, [pc, #220]	; (8002bb8 <HAL_RCC_OscConfig+0x4a0>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d0f0      	beq.n	8002ac8 <HAL_RCC_OscConfig+0x3b0>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	2b01      	cmp	r3, #1
 8002aec:	d106      	bne.n	8002afc <HAL_RCC_OscConfig+0x3e4>
 8002aee:	4b2f      	ldr	r3, [pc, #188]	; (8002bac <HAL_RCC_OscConfig+0x494>)
 8002af0:	6a1b      	ldr	r3, [r3, #32]
 8002af2:	4a2e      	ldr	r2, [pc, #184]	; (8002bac <HAL_RCC_OscConfig+0x494>)
 8002af4:	f043 0301 	orr.w	r3, r3, #1
 8002af8:	6213      	str	r3, [r2, #32]
 8002afa:	e02d      	b.n	8002b58 <HAL_RCC_OscConfig+0x440>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	68db      	ldr	r3, [r3, #12]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d10c      	bne.n	8002b1e <HAL_RCC_OscConfig+0x406>
 8002b04:	4b29      	ldr	r3, [pc, #164]	; (8002bac <HAL_RCC_OscConfig+0x494>)
 8002b06:	6a1b      	ldr	r3, [r3, #32]
 8002b08:	4a28      	ldr	r2, [pc, #160]	; (8002bac <HAL_RCC_OscConfig+0x494>)
 8002b0a:	f023 0301 	bic.w	r3, r3, #1
 8002b0e:	6213      	str	r3, [r2, #32]
 8002b10:	4b26      	ldr	r3, [pc, #152]	; (8002bac <HAL_RCC_OscConfig+0x494>)
 8002b12:	6a1b      	ldr	r3, [r3, #32]
 8002b14:	4a25      	ldr	r2, [pc, #148]	; (8002bac <HAL_RCC_OscConfig+0x494>)
 8002b16:	f023 0304 	bic.w	r3, r3, #4
 8002b1a:	6213      	str	r3, [r2, #32]
 8002b1c:	e01c      	b.n	8002b58 <HAL_RCC_OscConfig+0x440>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	2b05      	cmp	r3, #5
 8002b24:	d10c      	bne.n	8002b40 <HAL_RCC_OscConfig+0x428>
 8002b26:	4b21      	ldr	r3, [pc, #132]	; (8002bac <HAL_RCC_OscConfig+0x494>)
 8002b28:	6a1b      	ldr	r3, [r3, #32]
 8002b2a:	4a20      	ldr	r2, [pc, #128]	; (8002bac <HAL_RCC_OscConfig+0x494>)
 8002b2c:	f043 0304 	orr.w	r3, r3, #4
 8002b30:	6213      	str	r3, [r2, #32]
 8002b32:	4b1e      	ldr	r3, [pc, #120]	; (8002bac <HAL_RCC_OscConfig+0x494>)
 8002b34:	6a1b      	ldr	r3, [r3, #32]
 8002b36:	4a1d      	ldr	r2, [pc, #116]	; (8002bac <HAL_RCC_OscConfig+0x494>)
 8002b38:	f043 0301 	orr.w	r3, r3, #1
 8002b3c:	6213      	str	r3, [r2, #32]
 8002b3e:	e00b      	b.n	8002b58 <HAL_RCC_OscConfig+0x440>
 8002b40:	4b1a      	ldr	r3, [pc, #104]	; (8002bac <HAL_RCC_OscConfig+0x494>)
 8002b42:	6a1b      	ldr	r3, [r3, #32]
 8002b44:	4a19      	ldr	r2, [pc, #100]	; (8002bac <HAL_RCC_OscConfig+0x494>)
 8002b46:	f023 0301 	bic.w	r3, r3, #1
 8002b4a:	6213      	str	r3, [r2, #32]
 8002b4c:	4b17      	ldr	r3, [pc, #92]	; (8002bac <HAL_RCC_OscConfig+0x494>)
 8002b4e:	6a1b      	ldr	r3, [r3, #32]
 8002b50:	4a16      	ldr	r2, [pc, #88]	; (8002bac <HAL_RCC_OscConfig+0x494>)
 8002b52:	f023 0304 	bic.w	r3, r3, #4
 8002b56:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d015      	beq.n	8002b8c <HAL_RCC_OscConfig+0x474>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b60:	f7fe fd18 	bl	8001594 <HAL_GetTick>
 8002b64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b66:	e00a      	b.n	8002b7e <HAL_RCC_OscConfig+0x466>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b68:	f7fe fd14 	bl	8001594 <HAL_GetTick>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	1ad3      	subs	r3, r2, r3
 8002b72:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d901      	bls.n	8002b7e <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	e132      	b.n	8002de4 <HAL_RCC_OscConfig+0x6cc>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b7e:	4b0b      	ldr	r3, [pc, #44]	; (8002bac <HAL_RCC_OscConfig+0x494>)
 8002b80:	6a1b      	ldr	r3, [r3, #32]
 8002b82:	f003 0302 	and.w	r3, r3, #2
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d0ee      	beq.n	8002b68 <HAL_RCC_OscConfig+0x450>
 8002b8a:	e01d      	b.n	8002bc8 <HAL_RCC_OscConfig+0x4b0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b8c:	f7fe fd02 	bl	8001594 <HAL_GetTick>
 8002b90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b92:	e013      	b.n	8002bbc <HAL_RCC_OscConfig+0x4a4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b94:	f7fe fcfe 	bl	8001594 <HAL_GetTick>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	1ad3      	subs	r3, r2, r3
 8002b9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d90a      	bls.n	8002bbc <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8002ba6:	2303      	movs	r3, #3
 8002ba8:	e11c      	b.n	8002de4 <HAL_RCC_OscConfig+0x6cc>
 8002baa:	bf00      	nop
 8002bac:	40021000 	.word	0x40021000
 8002bb0:	42420480 	.word	0x42420480
 8002bb4:	080043fc 	.word	0x080043fc
 8002bb8:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bbc:	4b8b      	ldr	r3, [pc, #556]	; (8002dec <HAL_RCC_OscConfig+0x6d4>)
 8002bbe:	6a1b      	ldr	r3, [r3, #32]
 8002bc0:	f003 0302 	and.w	r3, r3, #2
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d1e5      	bne.n	8002b94 <HAL_RCC_OscConfig+0x47c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002bc8:	7dfb      	ldrb	r3, [r7, #23]
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d105      	bne.n	8002bda <HAL_RCC_OscConfig+0x4c2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bce:	4b87      	ldr	r3, [pc, #540]	; (8002dec <HAL_RCC_OscConfig+0x6d4>)
 8002bd0:	69db      	ldr	r3, [r3, #28]
 8002bd2:	4a86      	ldr	r2, [pc, #536]	; (8002dec <HAL_RCC_OscConfig+0x6d4>)
 8002bd4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bd8:	61d3      	str	r3, [r2, #28]
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	69db      	ldr	r3, [r3, #28]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d00c      	beq.n	8002bfc <HAL_RCC_OscConfig+0x4e4>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	69db      	ldr	r3, [r3, #28]
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d008      	beq.n	8002bfc <HAL_RCC_OscConfig+0x4e4>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	69db      	ldr	r3, [r3, #28]
 8002bee:	2b02      	cmp	r3, #2
 8002bf0:	d004      	beq.n	8002bfc <HAL_RCC_OscConfig+0x4e4>
 8002bf2:	f240 21af 	movw	r1, #687	; 0x2af
 8002bf6:	487e      	ldr	r0, [pc, #504]	; (8002df0 <HAL_RCC_OscConfig+0x6d8>)
 8002bf8:	f7fe faca 	bl	8001190 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	69db      	ldr	r3, [r3, #28]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	f000 80ee 	beq.w	8002de2 <HAL_RCC_OscConfig+0x6ca>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c06:	4b79      	ldr	r3, [pc, #484]	; (8002dec <HAL_RCC_OscConfig+0x6d4>)
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	f003 030c 	and.w	r3, r3, #12
 8002c0e:	2b08      	cmp	r3, #8
 8002c10:	f000 80ce 	beq.w	8002db0 <HAL_RCC_OscConfig+0x698>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	69db      	ldr	r3, [r3, #28]
 8002c18:	2b02      	cmp	r3, #2
 8002c1a:	f040 80b2 	bne.w	8002d82 <HAL_RCC_OscConfig+0x66a>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6a1b      	ldr	r3, [r3, #32]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d009      	beq.n	8002c3a <HAL_RCC_OscConfig+0x522>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6a1b      	ldr	r3, [r3, #32]
 8002c2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c2e:	d004      	beq.n	8002c3a <HAL_RCC_OscConfig+0x522>
 8002c30:	f44f 712e 	mov.w	r1, #696	; 0x2b8
 8002c34:	486e      	ldr	r0, [pc, #440]	; (8002df0 <HAL_RCC_OscConfig+0x6d8>)
 8002c36:	f7fe faab 	bl	8001190 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d04a      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x5c0>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c46:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002c4a:	d045      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x5c0>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c50:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002c54:	d040      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x5c0>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c5a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002c5e:	d03b      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x5c0>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c64:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002c68:	d036      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x5c0>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c6e:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8002c72:	d031      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x5c0>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c78:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8002c7c:	d02c      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x5c0>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c82:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8002c86:	d027      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x5c0>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c8c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002c90:	d022      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x5c0>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c96:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8002c9a:	d01d      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x5c0>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ca0:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8002ca4:	d018      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x5c0>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002caa:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8002cae:	d013      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x5c0>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cb4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002cb8:	d00e      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x5c0>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cbe:	f5b3 1f50 	cmp.w	r3, #3407872	; 0x340000
 8002cc2:	d009      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x5c0>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cc8:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 8002ccc:	d004      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x5c0>
 8002cce:	f240 21b9 	movw	r1, #697	; 0x2b9
 8002cd2:	4847      	ldr	r0, [pc, #284]	; (8002df0 <HAL_RCC_OscConfig+0x6d8>)
 8002cd4:	f7fe fa5c 	bl	8001190 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cd8:	4b46      	ldr	r3, [pc, #280]	; (8002df4 <HAL_RCC_OscConfig+0x6dc>)
 8002cda:	2200      	movs	r2, #0
 8002cdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cde:	f7fe fc59 	bl	8001594 <HAL_GetTick>
 8002ce2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ce4:	e008      	b.n	8002cf8 <HAL_RCC_OscConfig+0x5e0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ce6:	f7fe fc55 	bl	8001594 <HAL_GetTick>
 8002cea:	4602      	mov	r2, r0
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	1ad3      	subs	r3, r2, r3
 8002cf0:	2b02      	cmp	r3, #2
 8002cf2:	d901      	bls.n	8002cf8 <HAL_RCC_OscConfig+0x5e0>
          {
            return HAL_TIMEOUT;
 8002cf4:	2303      	movs	r3, #3
 8002cf6:	e075      	b.n	8002de4 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cf8:	4b3c      	ldr	r3, [pc, #240]	; (8002dec <HAL_RCC_OscConfig+0x6d4>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d1f0      	bne.n	8002ce6 <HAL_RCC_OscConfig+0x5ce>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6a1b      	ldr	r3, [r3, #32]
 8002d08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d0c:	d116      	bne.n	8002d3c <HAL_RCC_OscConfig+0x624>
        {
          /* Check the parameter */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d009      	beq.n	8002d2a <HAL_RCC_OscConfig+0x612>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002d1e:	d004      	beq.n	8002d2a <HAL_RCC_OscConfig+0x612>
 8002d20:	f240 21cf 	movw	r1, #719	; 0x2cf
 8002d24:	4832      	ldr	r0, [pc, #200]	; (8002df0 <HAL_RCC_OscConfig+0x6d8>)
 8002d26:	f7fe fa33 	bl	8001190 <assert_failed>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002d2a:	4b30      	ldr	r3, [pc, #192]	; (8002dec <HAL_RCC_OscConfig+0x6d4>)
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	492d      	ldr	r1, [pc, #180]	; (8002dec <HAL_RCC_OscConfig+0x6d4>)
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d3c:	4b2b      	ldr	r3, [pc, #172]	; (8002dec <HAL_RCC_OscConfig+0x6d4>)
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6a19      	ldr	r1, [r3, #32]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d4c:	430b      	orrs	r3, r1
 8002d4e:	4927      	ldr	r1, [pc, #156]	; (8002dec <HAL_RCC_OscConfig+0x6d4>)
 8002d50:	4313      	orrs	r3, r2
 8002d52:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d54:	4b27      	ldr	r3, [pc, #156]	; (8002df4 <HAL_RCC_OscConfig+0x6dc>)
 8002d56:	2201      	movs	r2, #1
 8002d58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d5a:	f7fe fc1b 	bl	8001594 <HAL_GetTick>
 8002d5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d60:	e008      	b.n	8002d74 <HAL_RCC_OscConfig+0x65c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d62:	f7fe fc17 	bl	8001594 <HAL_GetTick>
 8002d66:	4602      	mov	r2, r0
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	1ad3      	subs	r3, r2, r3
 8002d6c:	2b02      	cmp	r3, #2
 8002d6e:	d901      	bls.n	8002d74 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8002d70:	2303      	movs	r3, #3
 8002d72:	e037      	b.n	8002de4 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d74:	4b1d      	ldr	r3, [pc, #116]	; (8002dec <HAL_RCC_OscConfig+0x6d4>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d0f0      	beq.n	8002d62 <HAL_RCC_OscConfig+0x64a>
 8002d80:	e02f      	b.n	8002de2 <HAL_RCC_OscConfig+0x6ca>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d82:	4b1c      	ldr	r3, [pc, #112]	; (8002df4 <HAL_RCC_OscConfig+0x6dc>)
 8002d84:	2200      	movs	r2, #0
 8002d86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d88:	f7fe fc04 	bl	8001594 <HAL_GetTick>
 8002d8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d8e:	e008      	b.n	8002da2 <HAL_RCC_OscConfig+0x68a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d90:	f7fe fc00 	bl	8001594 <HAL_GetTick>
 8002d94:	4602      	mov	r2, r0
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	1ad3      	subs	r3, r2, r3
 8002d9a:	2b02      	cmp	r3, #2
 8002d9c:	d901      	bls.n	8002da2 <HAL_RCC_OscConfig+0x68a>
          {
            return HAL_TIMEOUT;
 8002d9e:	2303      	movs	r3, #3
 8002da0:	e020      	b.n	8002de4 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002da2:	4b12      	ldr	r3, [pc, #72]	; (8002dec <HAL_RCC_OscConfig+0x6d4>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d1f0      	bne.n	8002d90 <HAL_RCC_OscConfig+0x678>
 8002dae:	e018      	b.n	8002de2 <HAL_RCC_OscConfig+0x6ca>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	69db      	ldr	r3, [r3, #28]
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d101      	bne.n	8002dbc <HAL_RCC_OscConfig+0x6a4>
      {
        return HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	e013      	b.n	8002de4 <HAL_RCC_OscConfig+0x6cc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002dbc:	4b0b      	ldr	r3, [pc, #44]	; (8002dec <HAL_RCC_OscConfig+0x6d4>)
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6a1b      	ldr	r3, [r3, #32]
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d106      	bne.n	8002dde <HAL_RCC_OscConfig+0x6c6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dda:	429a      	cmp	r2, r3
 8002ddc:	d001      	beq.n	8002de2 <HAL_RCC_OscConfig+0x6ca>
        {
          return HAL_ERROR;
 8002dde:	2301      	movs	r3, #1
 8002de0:	e000      	b.n	8002de4 <HAL_RCC_OscConfig+0x6cc>
        }
      }
    }
  }

  return HAL_OK;
 8002de2:	2300      	movs	r3, #0
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	3718      	adds	r7, #24
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}
 8002dec:	40021000 	.word	0x40021000
 8002df0:	080043fc 	.word	0x080043fc
 8002df4:	42420060 	.word	0x42420060

08002df8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b084      	sub	sp, #16
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
 8002e00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d101      	bne.n	8002e0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e176      	b.n	80030fa <HAL_RCC_ClockConfig+0x302>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 0301 	and.w	r3, r3, #1
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d116      	bne.n	8002e46 <HAL_RCC_ClockConfig+0x4e>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f003 0302 	and.w	r3, r3, #2
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d110      	bne.n	8002e46 <HAL_RCC_ClockConfig+0x4e>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 0304 	and.w	r3, r3, #4
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d10a      	bne.n	8002e46 <HAL_RCC_ClockConfig+0x4e>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f003 0308 	and.w	r3, r3, #8
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d104      	bne.n	8002e46 <HAL_RCC_ClockConfig+0x4e>
 8002e3c:	f44f 714e 	mov.w	r1, #824	; 0x338
 8002e40:	4874      	ldr	r0, [pc, #464]	; (8003014 <HAL_RCC_ClockConfig+0x21c>)
 8002e42:	f7fe f9a5 	bl	8001190 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d00a      	beq.n	8002e62 <HAL_RCC_ClockConfig+0x6a>
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	d007      	beq.n	8002e62 <HAL_RCC_ClockConfig+0x6a>
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	2b02      	cmp	r3, #2
 8002e56:	d004      	beq.n	8002e62 <HAL_RCC_ClockConfig+0x6a>
 8002e58:	f240 3139 	movw	r1, #825	; 0x339
 8002e5c:	486d      	ldr	r0, [pc, #436]	; (8003014 <HAL_RCC_ClockConfig+0x21c>)
 8002e5e:	f7fe f997 	bl	8001190 <assert_failed>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e62:	4b6d      	ldr	r3, [pc, #436]	; (8003018 <HAL_RCC_ClockConfig+0x220>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 0307 	and.w	r3, r3, #7
 8002e6a:	683a      	ldr	r2, [r7, #0]
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d910      	bls.n	8002e92 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e70:	4b69      	ldr	r3, [pc, #420]	; (8003018 <HAL_RCC_ClockConfig+0x220>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f023 0207 	bic.w	r2, r3, #7
 8002e78:	4967      	ldr	r1, [pc, #412]	; (8003018 <HAL_RCC_ClockConfig+0x220>)
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e80:	4b65      	ldr	r3, [pc, #404]	; (8003018 <HAL_RCC_ClockConfig+0x220>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f003 0307 	and.w	r3, r3, #7
 8002e88:	683a      	ldr	r2, [r7, #0]
 8002e8a:	429a      	cmp	r2, r3
 8002e8c:	d001      	beq.n	8002e92 <HAL_RCC_ClockConfig+0x9a>
  {
    return HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e133      	b.n	80030fa <HAL_RCC_ClockConfig+0x302>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0302 	and.w	r3, r3, #2
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d049      	beq.n	8002f32 <HAL_RCC_ClockConfig+0x13a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 0304 	and.w	r3, r3, #4
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d005      	beq.n	8002eb6 <HAL_RCC_ClockConfig+0xbe>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002eaa:	4b5c      	ldr	r3, [pc, #368]	; (800301c <HAL_RCC_ClockConfig+0x224>)
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	4a5b      	ldr	r2, [pc, #364]	; (800301c <HAL_RCC_ClockConfig+0x224>)
 8002eb0:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002eb4:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f003 0308 	and.w	r3, r3, #8
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d005      	beq.n	8002ece <HAL_RCC_ClockConfig+0xd6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ec2:	4b56      	ldr	r3, [pc, #344]	; (800301c <HAL_RCC_ClockConfig+0x224>)
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	4a55      	ldr	r2, [pc, #340]	; (800301c <HAL_RCC_ClockConfig+0x224>)
 8002ec8:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002ecc:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	689b      	ldr	r3, [r3, #8]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d024      	beq.n	8002f20 <HAL_RCC_ClockConfig+0x128>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	689b      	ldr	r3, [r3, #8]
 8002eda:	2b80      	cmp	r3, #128	; 0x80
 8002edc:	d020      	beq.n	8002f20 <HAL_RCC_ClockConfig+0x128>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	2b90      	cmp	r3, #144	; 0x90
 8002ee4:	d01c      	beq.n	8002f20 <HAL_RCC_ClockConfig+0x128>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	2ba0      	cmp	r3, #160	; 0xa0
 8002eec:	d018      	beq.n	8002f20 <HAL_RCC_ClockConfig+0x128>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	689b      	ldr	r3, [r3, #8]
 8002ef2:	2bb0      	cmp	r3, #176	; 0xb0
 8002ef4:	d014      	beq.n	8002f20 <HAL_RCC_ClockConfig+0x128>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	2bc0      	cmp	r3, #192	; 0xc0
 8002efc:	d010      	beq.n	8002f20 <HAL_RCC_ClockConfig+0x128>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	2bd0      	cmp	r3, #208	; 0xd0
 8002f04:	d00c      	beq.n	8002f20 <HAL_RCC_ClockConfig+0x128>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	689b      	ldr	r3, [r3, #8]
 8002f0a:	2be0      	cmp	r3, #224	; 0xe0
 8002f0c:	d008      	beq.n	8002f20 <HAL_RCC_ClockConfig+0x128>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	2bf0      	cmp	r3, #240	; 0xf0
 8002f14:	d004      	beq.n	8002f20 <HAL_RCC_ClockConfig+0x128>
 8002f16:	f240 315f 	movw	r1, #863	; 0x35f
 8002f1a:	483e      	ldr	r0, [pc, #248]	; (8003014 <HAL_RCC_ClockConfig+0x21c>)
 8002f1c:	f7fe f938 	bl	8001190 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f20:	4b3e      	ldr	r3, [pc, #248]	; (800301c <HAL_RCC_ClockConfig+0x224>)
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	493b      	ldr	r1, [pc, #236]	; (800301c <HAL_RCC_ClockConfig+0x224>)
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 0301 	and.w	r3, r3, #1
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d051      	beq.n	8002fe2 <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d00c      	beq.n	8002f60 <HAL_RCC_ClockConfig+0x168>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d008      	beq.n	8002f60 <HAL_RCC_ClockConfig+0x168>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	2b02      	cmp	r3, #2
 8002f54:	d004      	beq.n	8002f60 <HAL_RCC_ClockConfig+0x168>
 8002f56:	f240 3166 	movw	r1, #870	; 0x366
 8002f5a:	482e      	ldr	r0, [pc, #184]	; (8003014 <HAL_RCC_ClockConfig+0x21c>)
 8002f5c:	f7fe f918 	bl	8001190 <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d107      	bne.n	8002f78 <HAL_RCC_ClockConfig+0x180>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f68:	4b2c      	ldr	r3, [pc, #176]	; (800301c <HAL_RCC_ClockConfig+0x224>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d115      	bne.n	8002fa0 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
 8002f76:	e0c0      	b.n	80030fa <HAL_RCC_ClockConfig+0x302>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	2b02      	cmp	r3, #2
 8002f7e:	d107      	bne.n	8002f90 <HAL_RCC_ClockConfig+0x198>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f80:	4b26      	ldr	r3, [pc, #152]	; (800301c <HAL_RCC_ClockConfig+0x224>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d109      	bne.n	8002fa0 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	e0b4      	b.n	80030fa <HAL_RCC_ClockConfig+0x302>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f90:	4b22      	ldr	r3, [pc, #136]	; (800301c <HAL_RCC_ClockConfig+0x224>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f003 0302 	and.w	r3, r3, #2
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d101      	bne.n	8002fa0 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	e0ac      	b.n	80030fa <HAL_RCC_ClockConfig+0x302>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002fa0:	4b1e      	ldr	r3, [pc, #120]	; (800301c <HAL_RCC_ClockConfig+0x224>)
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	f023 0203 	bic.w	r2, r3, #3
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	491b      	ldr	r1, [pc, #108]	; (800301c <HAL_RCC_ClockConfig+0x224>)
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002fb2:	f7fe faef 	bl	8001594 <HAL_GetTick>
 8002fb6:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fb8:	e00a      	b.n	8002fd0 <HAL_RCC_ClockConfig+0x1d8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fba:	f7fe faeb 	bl	8001594 <HAL_GetTick>
 8002fbe:	4602      	mov	r2, r0
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	1ad3      	subs	r3, r2, r3
 8002fc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d901      	bls.n	8002fd0 <HAL_RCC_ClockConfig+0x1d8>
      {
        return HAL_TIMEOUT;
 8002fcc:	2303      	movs	r3, #3
 8002fce:	e094      	b.n	80030fa <HAL_RCC_ClockConfig+0x302>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fd0:	4b12      	ldr	r3, [pc, #72]	; (800301c <HAL_RCC_ClockConfig+0x224>)
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	f003 020c 	and.w	r2, r3, #12
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	009b      	lsls	r3, r3, #2
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d1eb      	bne.n	8002fba <HAL_RCC_ClockConfig+0x1c2>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002fe2:	4b0d      	ldr	r3, [pc, #52]	; (8003018 <HAL_RCC_ClockConfig+0x220>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 0307 	and.w	r3, r3, #7
 8002fea:	683a      	ldr	r2, [r7, #0]
 8002fec:	429a      	cmp	r2, r3
 8002fee:	d217      	bcs.n	8003020 <HAL_RCC_ClockConfig+0x228>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ff0:	4b09      	ldr	r3, [pc, #36]	; (8003018 <HAL_RCC_ClockConfig+0x220>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f023 0207 	bic.w	r2, r3, #7
 8002ff8:	4907      	ldr	r1, [pc, #28]	; (8003018 <HAL_RCC_ClockConfig+0x220>)
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003000:	4b05      	ldr	r3, [pc, #20]	; (8003018 <HAL_RCC_ClockConfig+0x220>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 0307 	and.w	r3, r3, #7
 8003008:	683a      	ldr	r2, [r7, #0]
 800300a:	429a      	cmp	r2, r3
 800300c:	d008      	beq.n	8003020 <HAL_RCC_ClockConfig+0x228>
  {
    return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e073      	b.n	80030fa <HAL_RCC_ClockConfig+0x302>
 8003012:	bf00      	nop
 8003014:	080043fc 	.word	0x080043fc
 8003018:	40022000 	.word	0x40022000
 800301c:	40021000 	.word	0x40021000
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0304 	and.w	r3, r3, #4
 8003028:	2b00      	cmp	r3, #0
 800302a:	d025      	beq.n	8003078 <HAL_RCC_ClockConfig+0x280>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	68db      	ldr	r3, [r3, #12]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d018      	beq.n	8003066 <HAL_RCC_ClockConfig+0x26e>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	68db      	ldr	r3, [r3, #12]
 8003038:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800303c:	d013      	beq.n	8003066 <HAL_RCC_ClockConfig+0x26e>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	68db      	ldr	r3, [r3, #12]
 8003042:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003046:	d00e      	beq.n	8003066 <HAL_RCC_ClockConfig+0x26e>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	68db      	ldr	r3, [r3, #12]
 800304c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003050:	d009      	beq.n	8003066 <HAL_RCC_ClockConfig+0x26e>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	68db      	ldr	r3, [r3, #12]
 8003056:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800305a:	d004      	beq.n	8003066 <HAL_RCC_ClockConfig+0x26e>
 800305c:	f44f 7169 	mov.w	r1, #932	; 0x3a4
 8003060:	4828      	ldr	r0, [pc, #160]	; (8003104 <HAL_RCC_ClockConfig+0x30c>)
 8003062:	f7fe f895 	bl	8001190 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003066:	4b28      	ldr	r3, [pc, #160]	; (8003108 <HAL_RCC_ClockConfig+0x310>)
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	68db      	ldr	r3, [r3, #12]
 8003072:	4925      	ldr	r1, [pc, #148]	; (8003108 <HAL_RCC_ClockConfig+0x310>)
 8003074:	4313      	orrs	r3, r2
 8003076:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f003 0308 	and.w	r3, r3, #8
 8003080:	2b00      	cmp	r3, #0
 8003082:	d026      	beq.n	80030d2 <HAL_RCC_ClockConfig+0x2da>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	691b      	ldr	r3, [r3, #16]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d018      	beq.n	80030be <HAL_RCC_ClockConfig+0x2c6>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	691b      	ldr	r3, [r3, #16]
 8003090:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003094:	d013      	beq.n	80030be <HAL_RCC_ClockConfig+0x2c6>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	691b      	ldr	r3, [r3, #16]
 800309a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800309e:	d00e      	beq.n	80030be <HAL_RCC_ClockConfig+0x2c6>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	691b      	ldr	r3, [r3, #16]
 80030a4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80030a8:	d009      	beq.n	80030be <HAL_RCC_ClockConfig+0x2c6>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	691b      	ldr	r3, [r3, #16]
 80030ae:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80030b2:	d004      	beq.n	80030be <HAL_RCC_ClockConfig+0x2c6>
 80030b4:	f240 31ab 	movw	r1, #939	; 0x3ab
 80030b8:	4812      	ldr	r0, [pc, #72]	; (8003104 <HAL_RCC_ClockConfig+0x30c>)
 80030ba:	f7fe f869 	bl	8001190 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80030be:	4b12      	ldr	r3, [pc, #72]	; (8003108 <HAL_RCC_ClockConfig+0x310>)
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	691b      	ldr	r3, [r3, #16]
 80030ca:	00db      	lsls	r3, r3, #3
 80030cc:	490e      	ldr	r1, [pc, #56]	; (8003108 <HAL_RCC_ClockConfig+0x310>)
 80030ce:	4313      	orrs	r3, r2
 80030d0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80030d2:	f000 f821 	bl	8003118 <HAL_RCC_GetSysClockFreq>
 80030d6:	4601      	mov	r1, r0
 80030d8:	4b0b      	ldr	r3, [pc, #44]	; (8003108 <HAL_RCC_ClockConfig+0x310>)
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	091b      	lsrs	r3, r3, #4
 80030de:	f003 030f 	and.w	r3, r3, #15
 80030e2:	4a0a      	ldr	r2, [pc, #40]	; (800310c <HAL_RCC_ClockConfig+0x314>)
 80030e4:	5cd3      	ldrb	r3, [r2, r3]
 80030e6:	fa21 f303 	lsr.w	r3, r1, r3
 80030ea:	4a09      	ldr	r2, [pc, #36]	; (8003110 <HAL_RCC_ClockConfig+0x318>)
 80030ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80030ee:	4b09      	ldr	r3, [pc, #36]	; (8003114 <HAL_RCC_ClockConfig+0x31c>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4618      	mov	r0, r3
 80030f4:	f7fe fa0c 	bl	8001510 <HAL_InitTick>

  return HAL_OK;
 80030f8:	2300      	movs	r3, #0
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3710      	adds	r7, #16
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	080043fc 	.word	0x080043fc
 8003108:	40021000 	.word	0x40021000
 800310c:	08004590 	.word	0x08004590
 8003110:	20000000 	.word	0x20000000
 8003114:	20000004 	.word	0x20000004

08003118 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003118:	b490      	push	{r4, r7}
 800311a:	b08a      	sub	sp, #40	; 0x28
 800311c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800311e:	4b2a      	ldr	r3, [pc, #168]	; (80031c8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003120:	1d3c      	adds	r4, r7, #4
 8003122:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003124:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003128:	4b28      	ldr	r3, [pc, #160]	; (80031cc <HAL_RCC_GetSysClockFreq+0xb4>)
 800312a:	881b      	ldrh	r3, [r3, #0]
 800312c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800312e:	2300      	movs	r3, #0
 8003130:	61fb      	str	r3, [r7, #28]
 8003132:	2300      	movs	r3, #0
 8003134:	61bb      	str	r3, [r7, #24]
 8003136:	2300      	movs	r3, #0
 8003138:	627b      	str	r3, [r7, #36]	; 0x24
 800313a:	2300      	movs	r3, #0
 800313c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800313e:	2300      	movs	r3, #0
 8003140:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003142:	4b23      	ldr	r3, [pc, #140]	; (80031d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003148:	69fb      	ldr	r3, [r7, #28]
 800314a:	f003 030c 	and.w	r3, r3, #12
 800314e:	2b04      	cmp	r3, #4
 8003150:	d002      	beq.n	8003158 <HAL_RCC_GetSysClockFreq+0x40>
 8003152:	2b08      	cmp	r3, #8
 8003154:	d003      	beq.n	800315e <HAL_RCC_GetSysClockFreq+0x46>
 8003156:	e02d      	b.n	80031b4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003158:	4b1e      	ldr	r3, [pc, #120]	; (80031d4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800315a:	623b      	str	r3, [r7, #32]
      break;
 800315c:	e02d      	b.n	80031ba <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800315e:	69fb      	ldr	r3, [r7, #28]
 8003160:	0c9b      	lsrs	r3, r3, #18
 8003162:	f003 030f 	and.w	r3, r3, #15
 8003166:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800316a:	4413      	add	r3, r2
 800316c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003170:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003178:	2b00      	cmp	r3, #0
 800317a:	d013      	beq.n	80031a4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800317c:	4b14      	ldr	r3, [pc, #80]	; (80031d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	0c5b      	lsrs	r3, r3, #17
 8003182:	f003 0301 	and.w	r3, r3, #1
 8003186:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800318a:	4413      	add	r3, r2
 800318c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003190:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	4a0f      	ldr	r2, [pc, #60]	; (80031d4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003196:	fb02 f203 	mul.w	r2, r2, r3
 800319a:	69bb      	ldr	r3, [r7, #24]
 800319c:	fbb2 f3f3 	udiv	r3, r2, r3
 80031a0:	627b      	str	r3, [r7, #36]	; 0x24
 80031a2:	e004      	b.n	80031ae <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	4a0c      	ldr	r2, [pc, #48]	; (80031d8 <HAL_RCC_GetSysClockFreq+0xc0>)
 80031a8:	fb02 f303 	mul.w	r3, r2, r3
 80031ac:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80031ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031b0:	623b      	str	r3, [r7, #32]
      break;
 80031b2:	e002      	b.n	80031ba <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80031b4:	4b07      	ldr	r3, [pc, #28]	; (80031d4 <HAL_RCC_GetSysClockFreq+0xbc>)
 80031b6:	623b      	str	r3, [r7, #32]
      break;
 80031b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031ba:	6a3b      	ldr	r3, [r7, #32]
}
 80031bc:	4618      	mov	r0, r3
 80031be:	3728      	adds	r7, #40	; 0x28
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bc90      	pop	{r4, r7}
 80031c4:	4770      	bx	lr
 80031c6:	bf00      	nop
 80031c8:	08004434 	.word	0x08004434
 80031cc:	08004444 	.word	0x08004444
 80031d0:	40021000 	.word	0x40021000
 80031d4:	007a1200 	.word	0x007a1200
 80031d8:	003d0900 	.word	0x003d0900

080031dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031dc:	b480      	push	{r7}
 80031de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031e0:	4b02      	ldr	r3, [pc, #8]	; (80031ec <HAL_RCC_GetHCLKFreq+0x10>)
 80031e2:	681b      	ldr	r3, [r3, #0]
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bc80      	pop	{r7}
 80031ea:	4770      	bx	lr
 80031ec:	20000000 	.word	0x20000000

080031f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80031f4:	f7ff fff2 	bl	80031dc <HAL_RCC_GetHCLKFreq>
 80031f8:	4601      	mov	r1, r0
 80031fa:	4b05      	ldr	r3, [pc, #20]	; (8003210 <HAL_RCC_GetPCLK1Freq+0x20>)
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	0a1b      	lsrs	r3, r3, #8
 8003200:	f003 0307 	and.w	r3, r3, #7
 8003204:	4a03      	ldr	r2, [pc, #12]	; (8003214 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003206:	5cd3      	ldrb	r3, [r2, r3]
 8003208:	fa21 f303 	lsr.w	r3, r1, r3
}
 800320c:	4618      	mov	r0, r3
 800320e:	bd80      	pop	{r7, pc}
 8003210:	40021000 	.word	0x40021000
 8003214:	080045a0 	.word	0x080045a0

08003218 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003218:	b480      	push	{r7}
 800321a:	b085      	sub	sp, #20
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003220:	4b0a      	ldr	r3, [pc, #40]	; (800324c <RCC_Delay+0x34>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a0a      	ldr	r2, [pc, #40]	; (8003250 <RCC_Delay+0x38>)
 8003226:	fba2 2303 	umull	r2, r3, r2, r3
 800322a:	0a5b      	lsrs	r3, r3, #9
 800322c:	687a      	ldr	r2, [r7, #4]
 800322e:	fb02 f303 	mul.w	r3, r2, r3
 8003232:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003234:	bf00      	nop
  }
  while (Delay --);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	1e5a      	subs	r2, r3, #1
 800323a:	60fa      	str	r2, [r7, #12]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d1f9      	bne.n	8003234 <RCC_Delay+0x1c>
}
 8003240:	bf00      	nop
 8003242:	3714      	adds	r7, #20
 8003244:	46bd      	mov	sp, r7
 8003246:	bc80      	pop	{r7}
 8003248:	4770      	bx	lr
 800324a:	bf00      	nop
 800324c:	20000000 	.word	0x20000000
 8003250:	10624dd3 	.word	0x10624dd3

08003254 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b086      	sub	sp, #24
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800325c:	2300      	movs	r3, #0
 800325e:	613b      	str	r3, [r7, #16]
 8003260:	2300      	movs	r3, #0
 8003262:	60fb      	str	r3, [r7, #12]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
#endif /* STM32F105xC || STM32F107xC */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 0301 	and.w	r3, r3, #1
 800326c:	2b00      	cmp	r3, #0
 800326e:	d10f      	bne.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 0302 	and.w	r3, r3, #2
 8003278:	2b00      	cmp	r3, #0
 800327a:	d109      	bne.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 0310 	and.w	r3, r3, #16
 8003284:	2b00      	cmp	r3, #0
 8003286:	d103      	bne.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8003288:	216c      	movs	r1, #108	; 0x6c
 800328a:	4873      	ldr	r0, [pc, #460]	; (8003458 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 800328c:	f7fd ff80 	bl	8001190 <assert_failed>

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f003 0301 	and.w	r3, r3, #1
 8003298:	2b00      	cmp	r3, #0
 800329a:	f000 8095 	beq.w	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x174>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d012      	beq.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x78>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032ae:	d00d      	beq.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x78>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80032b8:	d008      	beq.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x78>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80032c2:	d003      	beq.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x78>
 80032c4:	2172      	movs	r1, #114	; 0x72
 80032c6:	4864      	ldr	r0, [pc, #400]	; (8003458 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 80032c8:	f7fd ff62 	bl	8001190 <assert_failed>

    FlagStatus       pwrclkchanged = RESET;
 80032cc:	2300      	movs	r3, #0
 80032ce:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032d0:	4b62      	ldr	r3, [pc, #392]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80032d2:	69db      	ldr	r3, [r3, #28]
 80032d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d10d      	bne.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032dc:	4b5f      	ldr	r3, [pc, #380]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80032de:	69db      	ldr	r3, [r3, #28]
 80032e0:	4a5e      	ldr	r2, [pc, #376]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80032e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032e6:	61d3      	str	r3, [r2, #28]
 80032e8:	4b5c      	ldr	r3, [pc, #368]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80032ea:	69db      	ldr	r3, [r3, #28]
 80032ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032f0:	60bb      	str	r3, [r7, #8]
 80032f2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032f4:	2301      	movs	r3, #1
 80032f6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032f8:	4b59      	ldr	r3, [pc, #356]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003300:	2b00      	cmp	r3, #0
 8003302:	d118      	bne.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0xe2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003304:	4b56      	ldr	r3, [pc, #344]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a55      	ldr	r2, [pc, #340]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 800330a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800330e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003310:	f7fe f940 	bl	8001594 <HAL_GetTick>
 8003314:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003316:	e008      	b.n	800332a <HAL_RCCEx_PeriphCLKConfig+0xd6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003318:	f7fe f93c 	bl	8001594 <HAL_GetTick>
 800331c:	4602      	mov	r2, r0
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	1ad3      	subs	r3, r2, r3
 8003322:	2b64      	cmp	r3, #100	; 0x64
 8003324:	d901      	bls.n	800332a <HAL_RCCEx_PeriphCLKConfig+0xd6>
        {
          return HAL_TIMEOUT;
 8003326:	2303      	movs	r3, #3
 8003328:	e092      	b.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800332a:	4b4d      	ldr	r3, [pc, #308]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003332:	2b00      	cmp	r3, #0
 8003334:	d0f0      	beq.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0xc4>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003336:	4b49      	ldr	r3, [pc, #292]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003338:	6a1b      	ldr	r3, [r3, #32]
 800333a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800333e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d02e      	beq.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x150>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800334e:	68fa      	ldr	r2, [r7, #12]
 8003350:	429a      	cmp	r2, r3
 8003352:	d027      	beq.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003354:	4b41      	ldr	r3, [pc, #260]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003356:	6a1b      	ldr	r3, [r3, #32]
 8003358:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800335c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800335e:	4b41      	ldr	r3, [pc, #260]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003360:	2201      	movs	r2, #1
 8003362:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003364:	4b3f      	ldr	r3, [pc, #252]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003366:	2200      	movs	r2, #0
 8003368:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800336a:	4a3c      	ldr	r2, [pc, #240]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	f003 0301 	and.w	r3, r3, #1
 8003376:	2b00      	cmp	r3, #0
 8003378:	d014      	beq.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800337a:	f7fe f90b 	bl	8001594 <HAL_GetTick>
 800337e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003380:	e00a      	b.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x144>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003382:	f7fe f907 	bl	8001594 <HAL_GetTick>
 8003386:	4602      	mov	r2, r0
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	1ad3      	subs	r3, r2, r3
 800338c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003390:	4293      	cmp	r3, r2
 8003392:	d901      	bls.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x144>
          {
            return HAL_TIMEOUT;
 8003394:	2303      	movs	r3, #3
 8003396:	e05b      	b.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003398:	4b30      	ldr	r3, [pc, #192]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800339a:	6a1b      	ldr	r3, [r3, #32]
 800339c:	f003 0302 	and.w	r3, r3, #2
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d0ee      	beq.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0x12e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80033a4:	4b2d      	ldr	r3, [pc, #180]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80033a6:	6a1b      	ldr	r3, [r3, #32]
 80033a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	492a      	ldr	r1, [pc, #168]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80033b2:	4313      	orrs	r3, r2
 80033b4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80033b6:	7dfb      	ldrb	r3, [r7, #23]
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d105      	bne.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033bc:	4b27      	ldr	r3, [pc, #156]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80033be:	69db      	ldr	r3, [r3, #28]
 80033c0:	4a26      	ldr	r2, [pc, #152]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80033c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033c6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 0302 	and.w	r3, r3, #2
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d01f      	beq.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d012      	beq.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80033e4:	d00d      	beq.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80033ee:	d008      	beq.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	689b      	ldr	r3, [r3, #8]
 80033f4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80033f8:	d003      	beq.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 80033fa:	21b9      	movs	r1, #185	; 0xb9
 80033fc:	4816      	ldr	r0, [pc, #88]	; (8003458 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 80033fe:	f7fd fec7 	bl	8001190 <assert_failed>

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003402:	4b16      	ldr	r3, [pc, #88]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	4913      	ldr	r1, [pc, #76]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003410:	4313      	orrs	r3, r2
 8003412:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0310 	and.w	r3, r3, #16
 800341c:	2b00      	cmp	r3, #0
 800341e:	d016      	beq.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	68db      	ldr	r3, [r3, #12]
 8003424:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003428:	d008      	beq.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	68db      	ldr	r3, [r3, #12]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d004      	beq.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003432:	f240 1115 	movw	r1, #277	; 0x115
 8003436:	4808      	ldr	r0, [pc, #32]	; (8003458 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8003438:	f7fd feaa 	bl	8001190 <assert_failed>

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800343c:	4b07      	ldr	r3, [pc, #28]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	68db      	ldr	r3, [r3, #12]
 8003448:	4904      	ldr	r1, [pc, #16]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800344a:	4313      	orrs	r3, r2
 800344c:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800344e:	2300      	movs	r3, #0
}
 8003450:	4618      	mov	r0, r3
 8003452:	3718      	adds	r7, #24
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}
 8003458:	08004448 	.word	0x08004448
 800345c:	40021000 	.word	0x40021000
 8003460:	40007000 	.word	0x40007000
 8003464:	42420440 	.word	0x42420440

08003468 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b082      	sub	sp, #8
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d101      	bne.n	800347a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	e0fd      	b.n	8003676 <HAL_SPI_Init+0x20e>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a80      	ldr	r2, [pc, #512]	; (8003680 <HAL_SPI_Init+0x218>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d009      	beq.n	8003498 <HAL_SPI_Init+0x30>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a7e      	ldr	r2, [pc, #504]	; (8003684 <HAL_SPI_Init+0x21c>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d004      	beq.n	8003498 <HAL_SPI_Init+0x30>
 800348e:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8003492:	487d      	ldr	r0, [pc, #500]	; (8003688 <HAL_SPI_Init+0x220>)
 8003494:	f7fd fe7c 	bl	8001190 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d009      	beq.n	80034b4 <HAL_SPI_Init+0x4c>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80034a8:	d004      	beq.n	80034b4 <HAL_SPI_Init+0x4c>
 80034aa:	f240 1159 	movw	r1, #345	; 0x159
 80034ae:	4876      	ldr	r0, [pc, #472]	; (8003688 <HAL_SPI_Init+0x220>)
 80034b0:	f7fd fe6e 	bl	8001190 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d00e      	beq.n	80034da <HAL_SPI_Init+0x72>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034c4:	d009      	beq.n	80034da <HAL_SPI_Init+0x72>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80034ce:	d004      	beq.n	80034da <HAL_SPI_Init+0x72>
 80034d0:	f44f 71ad 	mov.w	r1, #346	; 0x15a
 80034d4:	486c      	ldr	r0, [pc, #432]	; (8003688 <HAL_SPI_Init+0x220>)
 80034d6:	f7fd fe5b 	bl	8001190 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	68db      	ldr	r3, [r3, #12]
 80034de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80034e2:	d008      	beq.n	80034f6 <HAL_SPI_Init+0x8e>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	68db      	ldr	r3, [r3, #12]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d004      	beq.n	80034f6 <HAL_SPI_Init+0x8e>
 80034ec:	f240 115b 	movw	r1, #347	; 0x15b
 80034f0:	4865      	ldr	r0, [pc, #404]	; (8003688 <HAL_SPI_Init+0x220>)
 80034f2:	f7fd fe4d 	bl	8001190 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	699b      	ldr	r3, [r3, #24]
 80034fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80034fe:	d00d      	beq.n	800351c <HAL_SPI_Init+0xb4>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	699b      	ldr	r3, [r3, #24]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d009      	beq.n	800351c <HAL_SPI_Init+0xb4>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	699b      	ldr	r3, [r3, #24]
 800350c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003510:	d004      	beq.n	800351c <HAL_SPI_Init+0xb4>
 8003512:	f44f 71ae 	mov.w	r1, #348	; 0x15c
 8003516:	485c      	ldr	r0, [pc, #368]	; (8003688 <HAL_SPI_Init+0x220>)
 8003518:	f7fd fe3a 	bl	8001190 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	69db      	ldr	r3, [r3, #28]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d020      	beq.n	8003566 <HAL_SPI_Init+0xfe>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	69db      	ldr	r3, [r3, #28]
 8003528:	2b08      	cmp	r3, #8
 800352a:	d01c      	beq.n	8003566 <HAL_SPI_Init+0xfe>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	69db      	ldr	r3, [r3, #28]
 8003530:	2b10      	cmp	r3, #16
 8003532:	d018      	beq.n	8003566 <HAL_SPI_Init+0xfe>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	69db      	ldr	r3, [r3, #28]
 8003538:	2b18      	cmp	r3, #24
 800353a:	d014      	beq.n	8003566 <HAL_SPI_Init+0xfe>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	69db      	ldr	r3, [r3, #28]
 8003540:	2b20      	cmp	r3, #32
 8003542:	d010      	beq.n	8003566 <HAL_SPI_Init+0xfe>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	69db      	ldr	r3, [r3, #28]
 8003548:	2b28      	cmp	r3, #40	; 0x28
 800354a:	d00c      	beq.n	8003566 <HAL_SPI_Init+0xfe>
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	69db      	ldr	r3, [r3, #28]
 8003550:	2b30      	cmp	r3, #48	; 0x30
 8003552:	d008      	beq.n	8003566 <HAL_SPI_Init+0xfe>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	69db      	ldr	r3, [r3, #28]
 8003558:	2b38      	cmp	r3, #56	; 0x38
 800355a:	d004      	beq.n	8003566 <HAL_SPI_Init+0xfe>
 800355c:	f240 115d 	movw	r1, #349	; 0x15d
 8003560:	4849      	ldr	r0, [pc, #292]	; (8003688 <HAL_SPI_Init+0x220>)
 8003562:	f7fd fe15 	bl	8001190 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6a1b      	ldr	r3, [r3, #32]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d008      	beq.n	8003580 <HAL_SPI_Init+0x118>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6a1b      	ldr	r3, [r3, #32]
 8003572:	2b80      	cmp	r3, #128	; 0x80
 8003574:	d004      	beq.n	8003580 <HAL_SPI_Init+0x118>
 8003576:	f44f 71af 	mov.w	r1, #350	; 0x15e
 800357a:	4843      	ldr	r0, [pc, #268]	; (8003688 <HAL_SPI_Init+0x220>)
 800357c:	f7fd fe08 	bl	8001190 <assert_failed>
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003584:	2b00      	cmp	r3, #0
 8003586:	d004      	beq.n	8003592 <HAL_SPI_Init+0x12a>
 8003588:	f240 1161 	movw	r1, #353	; 0x161
 800358c:	483e      	ldr	r0, [pc, #248]	; (8003688 <HAL_SPI_Init+0x220>)
 800358e:	f7fd fdff 	bl	8001190 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003596:	2b00      	cmp	r3, #0
 8003598:	d119      	bne.n	80035ce <HAL_SPI_Init+0x166>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	691b      	ldr	r3, [r3, #16]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d008      	beq.n	80035b4 <HAL_SPI_Init+0x14c>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	691b      	ldr	r3, [r3, #16]
 80035a6:	2b02      	cmp	r3, #2
 80035a8:	d004      	beq.n	80035b4 <HAL_SPI_Init+0x14c>
 80035aa:	f44f 71b2 	mov.w	r1, #356	; 0x164
 80035ae:	4836      	ldr	r0, [pc, #216]	; (8003688 <HAL_SPI_Init+0x220>)
 80035b0:	f7fd fdee 	bl	8001190 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	695b      	ldr	r3, [r3, #20]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d008      	beq.n	80035ce <HAL_SPI_Init+0x166>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	695b      	ldr	r3, [r3, #20]
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	d004      	beq.n	80035ce <HAL_SPI_Init+0x166>
 80035c4:	f240 1165 	movw	r1, #357	; 0x165
 80035c8:	482f      	ldr	r0, [pc, #188]	; (8003688 <HAL_SPI_Init+0x220>)
 80035ca:	f7fd fde1 	bl	8001190 <assert_failed>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2200      	movs	r2, #0
 80035d2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80035da:	b2db      	uxtb	r3, r3
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d106      	bne.n	80035ee <HAL_SPI_Init+0x186>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2200      	movs	r2, #0
 80035e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80035e8:	6878      	ldr	r0, [r7, #4]
 80035ea:	f7fd fe11 	bl	8001210 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2202      	movs	r2, #2
 80035f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	681a      	ldr	r2, [r3, #0]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003604:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	685a      	ldr	r2, [r3, #4]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	431a      	orrs	r2, r3
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	431a      	orrs	r2, r3
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	691b      	ldr	r3, [r3, #16]
 800361a:	431a      	orrs	r2, r3
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	695b      	ldr	r3, [r3, #20]
 8003620:	431a      	orrs	r2, r3
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	699b      	ldr	r3, [r3, #24]
 8003626:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800362a:	431a      	orrs	r2, r3
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	69db      	ldr	r3, [r3, #28]
 8003630:	431a      	orrs	r2, r3
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6a1b      	ldr	r3, [r3, #32]
 8003636:	ea42 0103 	orr.w	r1, r2, r3
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	430a      	orrs	r2, r1
 8003644:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	699b      	ldr	r3, [r3, #24]
 800364a:	0c1a      	lsrs	r2, r3, #16
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f002 0204 	and.w	r2, r2, #4
 8003654:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	69da      	ldr	r2, [r3, #28]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003664:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2200      	movs	r2, #0
 800366a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2201      	movs	r2, #1
 8003670:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003674:	2300      	movs	r3, #0
}
 8003676:	4618      	mov	r0, r3
 8003678:	3708      	adds	r7, #8
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}
 800367e:	bf00      	nop
 8003680:	40013000 	.word	0x40013000
 8003684:	40003800 	.word	0x40003800
 8003688:	08004498 	.word	0x08004498

0800368c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b088      	sub	sp, #32
 8003690:	af00      	add	r7, sp, #0
 8003692:	60f8      	str	r0, [r7, #12]
 8003694:	60b9      	str	r1, [r7, #8]
 8003696:	603b      	str	r3, [r7, #0]
 8003698:	4613      	mov	r3, r2
 800369a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800369c:	2300      	movs	r3, #0
 800369e:	77fb      	strb	r3, [r7, #31]
  uint16_t initial_TxXferCount;

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d009      	beq.n	80036bc <HAL_SPI_Transmit+0x30>
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80036b0:	d004      	beq.n	80036bc <HAL_SPI_Transmit+0x30>
 80036b2:	f240 310a 	movw	r1, #778	; 0x30a
 80036b6:	4896      	ldr	r0, [pc, #600]	; (8003910 <HAL_SPI_Transmit+0x284>)
 80036b8:	f7fd fd6a 	bl	8001190 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	d101      	bne.n	80036ca <HAL_SPI_Transmit+0x3e>
 80036c6:	2302      	movs	r3, #2
 80036c8:	e11e      	b.n	8003908 <HAL_SPI_Transmit+0x27c>
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2201      	movs	r2, #1
 80036ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80036d2:	f7fd ff5f 	bl	8001594 <HAL_GetTick>
 80036d6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80036d8:	88fb      	ldrh	r3, [r7, #6]
 80036da:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80036e2:	b2db      	uxtb	r3, r3
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d002      	beq.n	80036ee <HAL_SPI_Transmit+0x62>
  {
    errorcode = HAL_BUSY;
 80036e8:	2302      	movs	r3, #2
 80036ea:	77fb      	strb	r3, [r7, #31]
    goto error;
 80036ec:	e103      	b.n	80038f6 <HAL_SPI_Transmit+0x26a>
  }

  if ((pData == NULL) || (Size == 0U))
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d002      	beq.n	80036fa <HAL_SPI_Transmit+0x6e>
 80036f4:	88fb      	ldrh	r3, [r7, #6]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d102      	bne.n	8003700 <HAL_SPI_Transmit+0x74>
  {
    errorcode = HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80036fe:	e0fa      	b.n	80038f6 <HAL_SPI_Transmit+0x26a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	2203      	movs	r2, #3
 8003704:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2200      	movs	r2, #0
 800370c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	68ba      	ldr	r2, [r7, #8]
 8003712:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	88fa      	ldrh	r2, [r7, #6]
 8003718:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	88fa      	ldrh	r2, [r7, #6]
 800371e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	2200      	movs	r2, #0
 8003724:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2200      	movs	r2, #0
 800372a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2200      	movs	r2, #0
 8003730:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	2200      	movs	r2, #0
 8003736:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	2200      	movs	r2, #0
 800373c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003746:	d107      	bne.n	8003758 <HAL_SPI_Transmit+0xcc>
  {
    SPI_1LINE_TX(hspi);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	681a      	ldr	r2, [r3, #0]
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003756:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003762:	2b40      	cmp	r3, #64	; 0x40
 8003764:	d007      	beq.n	8003776 <HAL_SPI_Transmit+0xea>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003774:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	68db      	ldr	r3, [r3, #12]
 800377a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800377e:	d14b      	bne.n	8003818 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d002      	beq.n	800378e <HAL_SPI_Transmit+0x102>
 8003788:	8afb      	ldrh	r3, [r7, #22]
 800378a:	2b01      	cmp	r3, #1
 800378c:	d13e      	bne.n	800380c <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003792:	881a      	ldrh	r2, [r3, #0]
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800379e:	1c9a      	adds	r2, r3, #2
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80037a8:	b29b      	uxth	r3, r3
 80037aa:	3b01      	subs	r3, #1
 80037ac:	b29a      	uxth	r2, r3
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80037b2:	e02b      	b.n	800380c <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	689b      	ldr	r3, [r3, #8]
 80037ba:	f003 0302 	and.w	r3, r3, #2
 80037be:	2b02      	cmp	r3, #2
 80037c0:	d112      	bne.n	80037e8 <HAL_SPI_Transmit+0x15c>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037c6:	881a      	ldrh	r2, [r3, #0]
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037d2:	1c9a      	adds	r2, r3, #2
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80037dc:	b29b      	uxth	r3, r3
 80037de:	3b01      	subs	r3, #1
 80037e0:	b29a      	uxth	r2, r3
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	86da      	strh	r2, [r3, #54]	; 0x36
 80037e6:	e011      	b.n	800380c <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80037e8:	f7fd fed4 	bl	8001594 <HAL_GetTick>
 80037ec:	4602      	mov	r2, r0
 80037ee:	69bb      	ldr	r3, [r7, #24]
 80037f0:	1ad3      	subs	r3, r2, r3
 80037f2:	683a      	ldr	r2, [r7, #0]
 80037f4:	429a      	cmp	r2, r3
 80037f6:	d803      	bhi.n	8003800 <HAL_SPI_Transmit+0x174>
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037fe:	d102      	bne.n	8003806 <HAL_SPI_Transmit+0x17a>
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d102      	bne.n	800380c <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8003806:	2303      	movs	r3, #3
 8003808:	77fb      	strb	r3, [r7, #31]
          goto error;
 800380a:	e074      	b.n	80038f6 <HAL_SPI_Transmit+0x26a>
    while (hspi->TxXferCount > 0U)
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003810:	b29b      	uxth	r3, r3
 8003812:	2b00      	cmp	r3, #0
 8003814:	d1ce      	bne.n	80037b4 <HAL_SPI_Transmit+0x128>
 8003816:	e04c      	b.n	80038b2 <HAL_SPI_Transmit+0x226>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d002      	beq.n	8003826 <HAL_SPI_Transmit+0x19a>
 8003820:	8afb      	ldrh	r3, [r7, #22]
 8003822:	2b01      	cmp	r3, #1
 8003824:	d140      	bne.n	80038a8 <HAL_SPI_Transmit+0x21c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	330c      	adds	r3, #12
 8003830:	7812      	ldrb	r2, [r2, #0]
 8003832:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003838:	1c5a      	adds	r2, r3, #1
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003842:	b29b      	uxth	r3, r3
 8003844:	3b01      	subs	r3, #1
 8003846:	b29a      	uxth	r2, r3
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800384c:	e02c      	b.n	80038a8 <HAL_SPI_Transmit+0x21c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	f003 0302 	and.w	r3, r3, #2
 8003858:	2b02      	cmp	r3, #2
 800385a:	d113      	bne.n	8003884 <HAL_SPI_Transmit+0x1f8>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	330c      	adds	r3, #12
 8003866:	7812      	ldrb	r2, [r2, #0]
 8003868:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800386e:	1c5a      	adds	r2, r3, #1
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003878:	b29b      	uxth	r3, r3
 800387a:	3b01      	subs	r3, #1
 800387c:	b29a      	uxth	r2, r3
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	86da      	strh	r2, [r3, #54]	; 0x36
 8003882:	e011      	b.n	80038a8 <HAL_SPI_Transmit+0x21c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003884:	f7fd fe86 	bl	8001594 <HAL_GetTick>
 8003888:	4602      	mov	r2, r0
 800388a:	69bb      	ldr	r3, [r7, #24]
 800388c:	1ad3      	subs	r3, r2, r3
 800388e:	683a      	ldr	r2, [r7, #0]
 8003890:	429a      	cmp	r2, r3
 8003892:	d803      	bhi.n	800389c <HAL_SPI_Transmit+0x210>
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	f1b3 3fff 	cmp.w	r3, #4294967295
 800389a:	d102      	bne.n	80038a2 <HAL_SPI_Transmit+0x216>
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d102      	bne.n	80038a8 <HAL_SPI_Transmit+0x21c>
        {
          errorcode = HAL_TIMEOUT;
 80038a2:	2303      	movs	r3, #3
 80038a4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80038a6:	e026      	b.n	80038f6 <HAL_SPI_Transmit+0x26a>
    while (hspi->TxXferCount > 0U)
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80038ac:	b29b      	uxth	r3, r3
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d1cd      	bne.n	800384e <HAL_SPI_Transmit+0x1c2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80038b2:	69ba      	ldr	r2, [r7, #24]
 80038b4:	6839      	ldr	r1, [r7, #0]
 80038b6:	68f8      	ldr	r0, [r7, #12]
 80038b8:	f000 f896 	bl	80039e8 <SPI_EndRxTxTransaction>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d002      	beq.n	80038c8 <HAL_SPI_Transmit+0x23c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2220      	movs	r2, #32
 80038c6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d10a      	bne.n	80038e6 <HAL_SPI_Transmit+0x25a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80038d0:	2300      	movs	r3, #0
 80038d2:	613b      	str	r3, [r7, #16]
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	68db      	ldr	r3, [r3, #12]
 80038da:	613b      	str	r3, [r7, #16]
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	613b      	str	r3, [r7, #16]
 80038e4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d002      	beq.n	80038f4 <HAL_SPI_Transmit+0x268>
  {
    errorcode = HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	77fb      	strb	r3, [r7, #31]
 80038f2:	e000      	b.n	80038f6 <HAL_SPI_Transmit+0x26a>
  }

error:
 80038f4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2201      	movs	r2, #1
 80038fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	2200      	movs	r2, #0
 8003902:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003906:	7ffb      	ldrb	r3, [r7, #31]
}
 8003908:	4618      	mov	r0, r3
 800390a:	3720      	adds	r7, #32
 800390c:	46bd      	mov	sp, r7
 800390e:	bd80      	pop	{r7, pc}
 8003910:	08004498 	.word	0x08004498

08003914 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b084      	sub	sp, #16
 8003918:	af00      	add	r7, sp, #0
 800391a:	60f8      	str	r0, [r7, #12]
 800391c:	60b9      	str	r1, [r7, #8]
 800391e:	603b      	str	r3, [r7, #0]
 8003920:	4613      	mov	r3, r2
 8003922:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003924:	e04c      	b.n	80039c0 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800392c:	d048      	beq.n	80039c0 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800392e:	f7fd fe31 	bl	8001594 <HAL_GetTick>
 8003932:	4602      	mov	r2, r0
 8003934:	69bb      	ldr	r3, [r7, #24]
 8003936:	1ad3      	subs	r3, r2, r3
 8003938:	683a      	ldr	r2, [r7, #0]
 800393a:	429a      	cmp	r2, r3
 800393c:	d902      	bls.n	8003944 <SPI_WaitFlagStateUntilTimeout+0x30>
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d13d      	bne.n	80039c0 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	685a      	ldr	r2, [r3, #4]
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003952:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800395c:	d111      	bne.n	8003982 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003966:	d004      	beq.n	8003972 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003970:	d107      	bne.n	8003982 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003980:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003986:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800398a:	d10f      	bne.n	80039ac <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800399a:	601a      	str	r2, [r3, #0]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80039aa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2201      	movs	r2, #1
 80039b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	2200      	movs	r2, #0
 80039b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80039bc:	2303      	movs	r3, #3
 80039be:	e00f      	b.n	80039e0 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	689a      	ldr	r2, [r3, #8]
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	4013      	ands	r3, r2
 80039ca:	68ba      	ldr	r2, [r7, #8]
 80039cc:	429a      	cmp	r2, r3
 80039ce:	bf0c      	ite	eq
 80039d0:	2301      	moveq	r3, #1
 80039d2:	2300      	movne	r3, #0
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	461a      	mov	r2, r3
 80039d8:	79fb      	ldrb	r3, [r7, #7]
 80039da:	429a      	cmp	r2, r3
 80039dc:	d1a3      	bne.n	8003926 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80039de:	2300      	movs	r3, #0
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	3710      	adds	r7, #16
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bd80      	pop	{r7, pc}

080039e8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b086      	sub	sp, #24
 80039ec:	af02      	add	r7, sp, #8
 80039ee:	60f8      	str	r0, [r7, #12]
 80039f0:	60b9      	str	r1, [r7, #8]
 80039f2:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	9300      	str	r3, [sp, #0]
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	2200      	movs	r2, #0
 80039fc:	2180      	movs	r1, #128	; 0x80
 80039fe:	68f8      	ldr	r0, [r7, #12]
 8003a00:	f7ff ff88 	bl	8003914 <SPI_WaitFlagStateUntilTimeout>
 8003a04:	4603      	mov	r3, r0
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d007      	beq.n	8003a1a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a0e:	f043 0220 	orr.w	r2, r3, #32
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003a16:	2303      	movs	r3, #3
 8003a18:	e000      	b.n	8003a1c <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8003a1a:	2300      	movs	r3, #0
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3710      	adds	r7, #16
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}

08003a24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b082      	sub	sp, #8
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d101      	bne.n	8003a36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	e06f      	b.n	8003b16 <HAL_TIM_Base_Init+0xf2>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a39      	ldr	r2, [pc, #228]	; (8003b20 <HAL_TIM_Base_Init+0xfc>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d013      	beq.n	8003a68 <HAL_TIM_Base_Init+0x44>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a48:	d00e      	beq.n	8003a68 <HAL_TIM_Base_Init+0x44>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a35      	ldr	r2, [pc, #212]	; (8003b24 <HAL_TIM_Base_Init+0x100>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d009      	beq.n	8003a68 <HAL_TIM_Base_Init+0x44>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a33      	ldr	r2, [pc, #204]	; (8003b28 <HAL_TIM_Base_Init+0x104>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d004      	beq.n	8003a68 <HAL_TIM_Base_Init+0x44>
 8003a5e:	f44f 7189 	mov.w	r1, #274	; 0x112
 8003a62:	4832      	ldr	r0, [pc, #200]	; (8003b2c <HAL_TIM_Base_Init+0x108>)
 8003a64:	f7fd fb94 	bl	8001190 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d014      	beq.n	8003a9a <HAL_TIM_Base_Init+0x76>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	2b10      	cmp	r3, #16
 8003a76:	d010      	beq.n	8003a9a <HAL_TIM_Base_Init+0x76>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	2b20      	cmp	r3, #32
 8003a7e:	d00c      	beq.n	8003a9a <HAL_TIM_Base_Init+0x76>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	2b40      	cmp	r3, #64	; 0x40
 8003a86:	d008      	beq.n	8003a9a <HAL_TIM_Base_Init+0x76>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	2b60      	cmp	r3, #96	; 0x60
 8003a8e:	d004      	beq.n	8003a9a <HAL_TIM_Base_Init+0x76>
 8003a90:	f240 1113 	movw	r1, #275	; 0x113
 8003a94:	4825      	ldr	r0, [pc, #148]	; (8003b2c <HAL_TIM_Base_Init+0x108>)
 8003a96:	f7fd fb7b 	bl	8001190 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	691b      	ldr	r3, [r3, #16]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d00e      	beq.n	8003ac0 <HAL_TIM_Base_Init+0x9c>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	691b      	ldr	r3, [r3, #16]
 8003aa6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003aaa:	d009      	beq.n	8003ac0 <HAL_TIM_Base_Init+0x9c>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	691b      	ldr	r3, [r3, #16]
 8003ab0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ab4:	d004      	beq.n	8003ac0 <HAL_TIM_Base_Init+0x9c>
 8003ab6:	f44f 718a 	mov.w	r1, #276	; 0x114
 8003aba:	481c      	ldr	r0, [pc, #112]	; (8003b2c <HAL_TIM_Base_Init+0x108>)
 8003abc:	f7fd fb68 	bl	8001190 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	699b      	ldr	r3, [r3, #24]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d008      	beq.n	8003ada <HAL_TIM_Base_Init+0xb6>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	699b      	ldr	r3, [r3, #24]
 8003acc:	2b80      	cmp	r3, #128	; 0x80
 8003ace:	d004      	beq.n	8003ada <HAL_TIM_Base_Init+0xb6>
 8003ad0:	f240 1115 	movw	r1, #277	; 0x115
 8003ad4:	4815      	ldr	r0, [pc, #84]	; (8003b2c <HAL_TIM_Base_Init+0x108>)
 8003ad6:	f7fd fb5b 	bl	8001190 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ae0:	b2db      	uxtb	r3, r3
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d106      	bne.n	8003af4 <HAL_TIM_Base_Init+0xd0>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	f7fd fcb6 	bl	8001460 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2202      	movs	r2, #2
 8003af8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681a      	ldr	r2, [r3, #0]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	3304      	adds	r3, #4
 8003b04:	4619      	mov	r1, r3
 8003b06:	4610      	mov	r0, r2
 8003b08:	f000 f8b4 	bl	8003c74 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2201      	movs	r2, #1
 8003b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003b14:	2300      	movs	r3, #0
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	3708      	adds	r7, #8
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}
 8003b1e:	bf00      	nop
 8003b20:	40012c00 	.word	0x40012c00
 8003b24:	40000400 	.word	0x40000400
 8003b28:	40000800 	.word	0x40000800
 8003b2c:	080044d0 	.word	0x080044d0

08003b30 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b082      	sub	sp, #8
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
 8003b38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a49      	ldr	r2, [pc, #292]	; (8003c64 <HAL_TIM_SlaveConfigSynchro+0x134>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d013      	beq.n	8003b6c <HAL_TIM_SlaveConfigSynchro+0x3c>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b4c:	d00e      	beq.n	8003b6c <HAL_TIM_SlaveConfigSynchro+0x3c>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a45      	ldr	r2, [pc, #276]	; (8003c68 <HAL_TIM_SlaveConfigSynchro+0x138>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d009      	beq.n	8003b6c <HAL_TIM_SlaveConfigSynchro+0x3c>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a43      	ldr	r2, [pc, #268]	; (8003c6c <HAL_TIM_SlaveConfigSynchro+0x13c>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d004      	beq.n	8003b6c <HAL_TIM_SlaveConfigSynchro+0x3c>
 8003b62:	f241 213b 	movw	r1, #4667	; 0x123b
 8003b66:	4842      	ldr	r0, [pc, #264]	; (8003c70 <HAL_TIM_SlaveConfigSynchro+0x140>)
 8003b68:	f7fd fb12 	bl	8001190 <assert_failed>
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d014      	beq.n	8003b9e <HAL_TIM_SlaveConfigSynchro+0x6e>
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	2b04      	cmp	r3, #4
 8003b7a:	d010      	beq.n	8003b9e <HAL_TIM_SlaveConfigSynchro+0x6e>
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2b05      	cmp	r3, #5
 8003b82:	d00c      	beq.n	8003b9e <HAL_TIM_SlaveConfigSynchro+0x6e>
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	2b06      	cmp	r3, #6
 8003b8a:	d008      	beq.n	8003b9e <HAL_TIM_SlaveConfigSynchro+0x6e>
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	2b07      	cmp	r3, #7
 8003b92:	d004      	beq.n	8003b9e <HAL_TIM_SlaveConfigSynchro+0x6e>
 8003b94:	f241 213c 	movw	r1, #4668	; 0x123c
 8003b98:	4835      	ldr	r0, [pc, #212]	; (8003c70 <HAL_TIM_SlaveConfigSynchro+0x140>)
 8003b9a:	f7fd faf9 	bl	8001190 <assert_failed>
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d020      	beq.n	8003be8 <HAL_TIM_SlaveConfigSynchro+0xb8>
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	2b10      	cmp	r3, #16
 8003bac:	d01c      	beq.n	8003be8 <HAL_TIM_SlaveConfigSynchro+0xb8>
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	2b20      	cmp	r3, #32
 8003bb4:	d018      	beq.n	8003be8 <HAL_TIM_SlaveConfigSynchro+0xb8>
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	2b30      	cmp	r3, #48	; 0x30
 8003bbc:	d014      	beq.n	8003be8 <HAL_TIM_SlaveConfigSynchro+0xb8>
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	2b40      	cmp	r3, #64	; 0x40
 8003bc4:	d010      	beq.n	8003be8 <HAL_TIM_SlaveConfigSynchro+0xb8>
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	2b50      	cmp	r3, #80	; 0x50
 8003bcc:	d00c      	beq.n	8003be8 <HAL_TIM_SlaveConfigSynchro+0xb8>
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	2b60      	cmp	r3, #96	; 0x60
 8003bd4:	d008      	beq.n	8003be8 <HAL_TIM_SlaveConfigSynchro+0xb8>
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	2b70      	cmp	r3, #112	; 0x70
 8003bdc:	d004      	beq.n	8003be8 <HAL_TIM_SlaveConfigSynchro+0xb8>
 8003bde:	f241 213d 	movw	r1, #4669	; 0x123d
 8003be2:	4823      	ldr	r0, [pc, #140]	; (8003c70 <HAL_TIM_SlaveConfigSynchro+0x140>)
 8003be4:	f7fd fad4 	bl	8001190 <assert_failed>

  __HAL_LOCK(htim);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003bee:	2b01      	cmp	r3, #1
 8003bf0:	d101      	bne.n	8003bf6 <HAL_TIM_SlaveConfigSynchro+0xc6>
 8003bf2:	2302      	movs	r3, #2
 8003bf4:	e031      	b.n	8003c5a <HAL_TIM_SlaveConfigSynchro+0x12a>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2202      	movs	r2, #2
 8003c02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8003c06:	6839      	ldr	r1, [r7, #0]
 8003c08:	6878      	ldr	r0, [r7, #4]
 8003c0a:	f000 f895 	bl	8003d38 <TIM_SlaveTimer_SetConfig>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d009      	beq.n	8003c28 <HAL_TIM_SlaveConfigSynchro+0xf8>
  {
    htim->State = HAL_TIM_STATE_READY;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2201      	movs	r2, #1
 8003c18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e018      	b.n	8003c5a <HAL_TIM_SlaveConfigSynchro+0x12a>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	68da      	ldr	r2, [r3, #12]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c36:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	68da      	ldr	r2, [r3, #12]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003c46:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2200      	movs	r2, #0
 8003c54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003c58:	2300      	movs	r3, #0
}
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	3708      	adds	r7, #8
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bd80      	pop	{r7, pc}
 8003c62:	bf00      	nop
 8003c64:	40012c00 	.word	0x40012c00
 8003c68:	40000400 	.word	0x40000400
 8003c6c:	40000800 	.word	0x40000800
 8003c70:	080044d0 	.word	0x080044d0

08003c74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b085      	sub	sp, #20
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	4a29      	ldr	r2, [pc, #164]	; (8003d2c <TIM_Base_SetConfig+0xb8>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d00b      	beq.n	8003ca4 <TIM_Base_SetConfig+0x30>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c92:	d007      	beq.n	8003ca4 <TIM_Base_SetConfig+0x30>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	4a26      	ldr	r2, [pc, #152]	; (8003d30 <TIM_Base_SetConfig+0xbc>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d003      	beq.n	8003ca4 <TIM_Base_SetConfig+0x30>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	4a25      	ldr	r2, [pc, #148]	; (8003d34 <TIM_Base_SetConfig+0xc0>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d108      	bne.n	8003cb6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003caa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	68fa      	ldr	r2, [r7, #12]
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	4a1c      	ldr	r2, [pc, #112]	; (8003d2c <TIM_Base_SetConfig+0xb8>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d00b      	beq.n	8003cd6 <TIM_Base_SetConfig+0x62>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cc4:	d007      	beq.n	8003cd6 <TIM_Base_SetConfig+0x62>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	4a19      	ldr	r2, [pc, #100]	; (8003d30 <TIM_Base_SetConfig+0xbc>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d003      	beq.n	8003cd6 <TIM_Base_SetConfig+0x62>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	4a18      	ldr	r2, [pc, #96]	; (8003d34 <TIM_Base_SetConfig+0xc0>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d108      	bne.n	8003ce8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003cdc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	68db      	ldr	r3, [r3, #12]
 8003ce2:	68fa      	ldr	r2, [r7, #12]
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	695b      	ldr	r3, [r3, #20]
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	68fa      	ldr	r2, [r7, #12]
 8003cfa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	689a      	ldr	r2, [r3, #8]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	4a07      	ldr	r2, [pc, #28]	; (8003d2c <TIM_Base_SetConfig+0xb8>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d103      	bne.n	8003d1c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	691a      	ldr	r2, [r3, #16]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2201      	movs	r2, #1
 8003d20:	615a      	str	r2, [r3, #20]
}
 8003d22:	bf00      	nop
 8003d24:	3714      	adds	r7, #20
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bc80      	pop	{r7}
 8003d2a:	4770      	bx	lr
 8003d2c:	40012c00 	.word	0x40012c00
 8003d30:	40000400 	.word	0x40000400
 8003d34:	40000800 	.word	0x40000800

08003d38 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b086      	sub	sp, #24
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
 8003d40:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d50:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	697a      	ldr	r2, [r7, #20]
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	f023 0307 	bic.w	r3, r3, #7
 8003d62:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	697a      	ldr	r2, [r7, #20]
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	697a      	ldr	r2, [r7, #20]
 8003d74:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	2b30      	cmp	r3, #48	; 0x30
 8003d7c:	f000 8158 	beq.w	8004030 <TIM_SlaveTimer_SetConfig+0x2f8>
 8003d80:	2b30      	cmp	r3, #48	; 0x30
 8003d82:	d809      	bhi.n	8003d98 <TIM_SlaveTimer_SetConfig+0x60>
 8003d84:	2b10      	cmp	r3, #16
 8003d86:	f000 8153 	beq.w	8004030 <TIM_SlaveTimer_SetConfig+0x2f8>
 8003d8a:	2b20      	cmp	r3, #32
 8003d8c:	f000 8150 	beq.w	8004030 <TIM_SlaveTimer_SetConfig+0x2f8>
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	f000 814d 	beq.w	8004030 <TIM_SlaveTimer_SetConfig+0x2f8>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 8003d96:	e165      	b.n	8004064 <TIM_SlaveTimer_SetConfig+0x32c>
  switch (sSlaveConfig->InputTrigger)
 8003d98:	2b50      	cmp	r3, #80	; 0x50
 8003d9a:	f000 80b5 	beq.w	8003f08 <TIM_SlaveTimer_SetConfig+0x1d0>
 8003d9e:	2b50      	cmp	r3, #80	; 0x50
 8003da0:	d802      	bhi.n	8003da8 <TIM_SlaveTimer_SetConfig+0x70>
 8003da2:	2b40      	cmp	r3, #64	; 0x40
 8003da4:	d065      	beq.n	8003e72 <TIM_SlaveTimer_SetConfig+0x13a>
      break;
 8003da6:	e15d      	b.n	8004064 <TIM_SlaveTimer_SetConfig+0x32c>
  switch (sSlaveConfig->InputTrigger)
 8003da8:	2b60      	cmp	r3, #96	; 0x60
 8003daa:	f000 80f3 	beq.w	8003f94 <TIM_SlaveTimer_SetConfig+0x25c>
 8003dae:	2b70      	cmp	r3, #112	; 0x70
 8003db0:	d000      	beq.n	8003db4 <TIM_SlaveTimer_SetConfig+0x7c>
      break;
 8003db2:	e157      	b.n	8004064 <TIM_SlaveTimer_SetConfig+0x32c>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a99      	ldr	r2, [pc, #612]	; (8004020 <TIM_SlaveTimer_SetConfig+0x2e8>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d013      	beq.n	8003de6 <TIM_SlaveTimer_SetConfig+0xae>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dc6:	d00e      	beq.n	8003de6 <TIM_SlaveTimer_SetConfig+0xae>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a95      	ldr	r2, [pc, #596]	; (8004024 <TIM_SlaveTimer_SetConfig+0x2ec>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d009      	beq.n	8003de6 <TIM_SlaveTimer_SetConfig+0xae>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a94      	ldr	r2, [pc, #592]	; (8004028 <TIM_SlaveTimer_SetConfig+0x2f0>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d004      	beq.n	8003de6 <TIM_SlaveTimer_SetConfig+0xae>
 8003ddc:	f641 011c 	movw	r1, #6172	; 0x181c
 8003de0:	4892      	ldr	r0, [pc, #584]	; (800402c <TIM_SlaveTimer_SetConfig+0x2f4>)
 8003de2:	f7fd f9d5 	bl	8001190 <assert_failed>
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	68db      	ldr	r3, [r3, #12]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d013      	beq.n	8003e16 <TIM_SlaveTimer_SetConfig+0xde>
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	68db      	ldr	r3, [r3, #12]
 8003df2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003df6:	d00e      	beq.n	8003e16 <TIM_SlaveTimer_SetConfig+0xde>
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	68db      	ldr	r3, [r3, #12]
 8003dfc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e00:	d009      	beq.n	8003e16 <TIM_SlaveTimer_SetConfig+0xde>
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	68db      	ldr	r3, [r3, #12]
 8003e06:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003e0a:	d004      	beq.n	8003e16 <TIM_SlaveTimer_SetConfig+0xde>
 8003e0c:	f641 011d 	movw	r1, #6173	; 0x181d
 8003e10:	4886      	ldr	r0, [pc, #536]	; (800402c <TIM_SlaveTimer_SetConfig+0x2f4>)
 8003e12:	f7fd f9bd 	bl	8001190 <assert_failed>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	689b      	ldr	r3, [r3, #8]
 8003e1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e1e:	d014      	beq.n	8003e4a <TIM_SlaveTimer_SetConfig+0x112>
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d010      	beq.n	8003e4a <TIM_SlaveTimer_SetConfig+0x112>
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d00c      	beq.n	8003e4a <TIM_SlaveTimer_SetConfig+0x112>
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	2b02      	cmp	r3, #2
 8003e36:	d008      	beq.n	8003e4a <TIM_SlaveTimer_SetConfig+0x112>
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	689b      	ldr	r3, [r3, #8]
 8003e3c:	2b0a      	cmp	r3, #10
 8003e3e:	d004      	beq.n	8003e4a <TIM_SlaveTimer_SetConfig+0x112>
 8003e40:	f641 011e 	movw	r1, #6174	; 0x181e
 8003e44:	4879      	ldr	r0, [pc, #484]	; (800402c <TIM_SlaveTimer_SetConfig+0x2f4>)
 8003e46:	f7fd f9a3 	bl	8001190 <assert_failed>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	691b      	ldr	r3, [r3, #16]
 8003e4e:	2b0f      	cmp	r3, #15
 8003e50:	d904      	bls.n	8003e5c <TIM_SlaveTimer_SetConfig+0x124>
 8003e52:	f641 011f 	movw	r1, #6175	; 0x181f
 8003e56:	4875      	ldr	r0, [pc, #468]	; (800402c <TIM_SlaveTimer_SetConfig+0x2f4>)
 8003e58:	f7fd f99a 	bl	8001190 <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6818      	ldr	r0, [r3, #0]
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	68d9      	ldr	r1, [r3, #12]
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	689a      	ldr	r2, [r3, #8]
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	691b      	ldr	r3, [r3, #16]
 8003e6c:	f000 f965 	bl	800413a <TIM_ETR_SetConfig>
      break;
 8003e70:	e0f8      	b.n	8004064 <TIM_SlaveTimer_SetConfig+0x32c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a6a      	ldr	r2, [pc, #424]	; (8004020 <TIM_SlaveTimer_SetConfig+0x2e8>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d013      	beq.n	8003ea4 <TIM_SlaveTimer_SetConfig+0x16c>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e84:	d00e      	beq.n	8003ea4 <TIM_SlaveTimer_SetConfig+0x16c>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a66      	ldr	r2, [pc, #408]	; (8004024 <TIM_SlaveTimer_SetConfig+0x2ec>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d009      	beq.n	8003ea4 <TIM_SlaveTimer_SetConfig+0x16c>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a64      	ldr	r2, [pc, #400]	; (8004028 <TIM_SlaveTimer_SetConfig+0x2f0>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d004      	beq.n	8003ea4 <TIM_SlaveTimer_SetConfig+0x16c>
 8003e9a:	f641 012b 	movw	r1, #6187	; 0x182b
 8003e9e:	4863      	ldr	r0, [pc, #396]	; (800402c <TIM_SlaveTimer_SetConfig+0x2f4>)
 8003ea0:	f7fd f976 	bl	8001190 <assert_failed>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	691b      	ldr	r3, [r3, #16]
 8003ea8:	2b0f      	cmp	r3, #15
 8003eaa:	d904      	bls.n	8003eb6 <TIM_SlaveTimer_SetConfig+0x17e>
 8003eac:	f641 012c 	movw	r1, #6188	; 0x182c
 8003eb0:	485e      	ldr	r0, [pc, #376]	; (800402c <TIM_SlaveTimer_SetConfig+0x2f4>)
 8003eb2:	f7fd f96d 	bl	8001190 <assert_failed>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	2b05      	cmp	r3, #5
 8003ebc:	d101      	bne.n	8003ec2 <TIM_SlaveTimer_SetConfig+0x18a>
        return HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e0d1      	b.n	8004066 <TIM_SlaveTimer_SetConfig+0x32e>
      tmpccer = htim->Instance->CCER;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	6a1b      	ldr	r3, [r3, #32]
 8003ec8:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	6a1a      	ldr	r2, [r3, #32]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f022 0201 	bic.w	r2, r2, #1
 8003ed8:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	699b      	ldr	r3, [r3, #24]
 8003ee0:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003ee8:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	691b      	ldr	r3, [r3, #16]
 8003eee:	011b      	lsls	r3, r3, #4
 8003ef0:	68fa      	ldr	r2, [r7, #12]
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	68fa      	ldr	r2, [r7, #12]
 8003efc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	693a      	ldr	r2, [r7, #16]
 8003f04:	621a      	str	r2, [r3, #32]
      break;
 8003f06:	e0ad      	b.n	8004064 <TIM_SlaveTimer_SetConfig+0x32c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a44      	ldr	r2, [pc, #272]	; (8004020 <TIM_SlaveTimer_SetConfig+0x2e8>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d013      	beq.n	8003f3a <TIM_SlaveTimer_SetConfig+0x202>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f1a:	d00e      	beq.n	8003f3a <TIM_SlaveTimer_SetConfig+0x202>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a40      	ldr	r2, [pc, #256]	; (8004024 <TIM_SlaveTimer_SetConfig+0x2ec>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d009      	beq.n	8003f3a <TIM_SlaveTimer_SetConfig+0x202>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a3f      	ldr	r2, [pc, #252]	; (8004028 <TIM_SlaveTimer_SetConfig+0x2f0>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d004      	beq.n	8003f3a <TIM_SlaveTimer_SetConfig+0x202>
 8003f30:	f641 0145 	movw	r1, #6213	; 0x1845
 8003f34:	483d      	ldr	r0, [pc, #244]	; (800402c <TIM_SlaveTimer_SetConfig+0x2f4>)
 8003f36:	f7fd f92b 	bl	8001190 <assert_failed>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	689b      	ldr	r3, [r3, #8]
 8003f3e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f42:	d014      	beq.n	8003f6e <TIM_SlaveTimer_SetConfig+0x236>
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	689b      	ldr	r3, [r3, #8]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d010      	beq.n	8003f6e <TIM_SlaveTimer_SetConfig+0x236>
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d00c      	beq.n	8003f6e <TIM_SlaveTimer_SetConfig+0x236>
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	2b02      	cmp	r3, #2
 8003f5a:	d008      	beq.n	8003f6e <TIM_SlaveTimer_SetConfig+0x236>
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	2b0a      	cmp	r3, #10
 8003f62:	d004      	beq.n	8003f6e <TIM_SlaveTimer_SetConfig+0x236>
 8003f64:	f641 0146 	movw	r1, #6214	; 0x1846
 8003f68:	4830      	ldr	r0, [pc, #192]	; (800402c <TIM_SlaveTimer_SetConfig+0x2f4>)
 8003f6a:	f7fd f911 	bl	8001190 <assert_failed>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	691b      	ldr	r3, [r3, #16]
 8003f72:	2b0f      	cmp	r3, #15
 8003f74:	d904      	bls.n	8003f80 <TIM_SlaveTimer_SetConfig+0x248>
 8003f76:	f641 0147 	movw	r1, #6215	; 0x1847
 8003f7a:	482c      	ldr	r0, [pc, #176]	; (800402c <TIM_SlaveTimer_SetConfig+0x2f4>)
 8003f7c:	f7fd f908 	bl	8001190 <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6818      	ldr	r0, [r3, #0]
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	6899      	ldr	r1, [r3, #8]
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	691b      	ldr	r3, [r3, #16]
 8003f8c:	461a      	mov	r2, r3
 8003f8e:	f000 f877 	bl	8004080 <TIM_TI1_ConfigInputStage>
      break;
 8003f92:	e067      	b.n	8004064 <TIM_SlaveTimer_SetConfig+0x32c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a21      	ldr	r2, [pc, #132]	; (8004020 <TIM_SlaveTimer_SetConfig+0x2e8>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d013      	beq.n	8003fc6 <TIM_SlaveTimer_SetConfig+0x28e>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fa6:	d00e      	beq.n	8003fc6 <TIM_SlaveTimer_SetConfig+0x28e>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a1d      	ldr	r2, [pc, #116]	; (8004024 <TIM_SlaveTimer_SetConfig+0x2ec>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d009      	beq.n	8003fc6 <TIM_SlaveTimer_SetConfig+0x28e>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a1c      	ldr	r2, [pc, #112]	; (8004028 <TIM_SlaveTimer_SetConfig+0x2f0>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d004      	beq.n	8003fc6 <TIM_SlaveTimer_SetConfig+0x28e>
 8003fbc:	f641 0153 	movw	r1, #6227	; 0x1853
 8003fc0:	481a      	ldr	r0, [pc, #104]	; (800402c <TIM_SlaveTimer_SetConfig+0x2f4>)
 8003fc2:	f7fd f8e5 	bl	8001190 <assert_failed>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003fce:	d014      	beq.n	8003ffa <TIM_SlaveTimer_SetConfig+0x2c2>
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d010      	beq.n	8003ffa <TIM_SlaveTimer_SetConfig+0x2c2>
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d00c      	beq.n	8003ffa <TIM_SlaveTimer_SetConfig+0x2c2>
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	2b02      	cmp	r3, #2
 8003fe6:	d008      	beq.n	8003ffa <TIM_SlaveTimer_SetConfig+0x2c2>
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	2b0a      	cmp	r3, #10
 8003fee:	d004      	beq.n	8003ffa <TIM_SlaveTimer_SetConfig+0x2c2>
 8003ff0:	f641 0154 	movw	r1, #6228	; 0x1854
 8003ff4:	480d      	ldr	r0, [pc, #52]	; (800402c <TIM_SlaveTimer_SetConfig+0x2f4>)
 8003ff6:	f7fd f8cb 	bl	8001190 <assert_failed>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	691b      	ldr	r3, [r3, #16]
 8003ffe:	2b0f      	cmp	r3, #15
 8004000:	d904      	bls.n	800400c <TIM_SlaveTimer_SetConfig+0x2d4>
 8004002:	f641 0155 	movw	r1, #6229	; 0x1855
 8004006:	4809      	ldr	r0, [pc, #36]	; (800402c <TIM_SlaveTimer_SetConfig+0x2f4>)
 8004008:	f7fd f8c2 	bl	8001190 <assert_failed>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6818      	ldr	r0, [r3, #0]
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	6899      	ldr	r1, [r3, #8]
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	691b      	ldr	r3, [r3, #16]
 8004018:	461a      	mov	r2, r3
 800401a:	f000 f85f 	bl	80040dc <TIM_TI2_ConfigInputStage>
      break;
 800401e:	e021      	b.n	8004064 <TIM_SlaveTimer_SetConfig+0x32c>
 8004020:	40012c00 	.word	0x40012c00
 8004024:	40000400 	.word	0x40000400
 8004028:	40000800 	.word	0x40000800
 800402c:	080044d0 	.word	0x080044d0
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a0e      	ldr	r2, [pc, #56]	; (8004070 <TIM_SlaveTimer_SetConfig+0x338>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d013      	beq.n	8004062 <TIM_SlaveTimer_SetConfig+0x32a>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004042:	d00e      	beq.n	8004062 <TIM_SlaveTimer_SetConfig+0x32a>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a0a      	ldr	r2, [pc, #40]	; (8004074 <TIM_SlaveTimer_SetConfig+0x33c>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d009      	beq.n	8004062 <TIM_SlaveTimer_SetConfig+0x32a>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4a09      	ldr	r2, [pc, #36]	; (8004078 <TIM_SlaveTimer_SetConfig+0x340>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d004      	beq.n	8004062 <TIM_SlaveTimer_SetConfig+0x32a>
 8004058:	f641 0164 	movw	r1, #6244	; 0x1864
 800405c:	4807      	ldr	r0, [pc, #28]	; (800407c <TIM_SlaveTimer_SetConfig+0x344>)
 800405e:	f7fd f897 	bl	8001190 <assert_failed>
      break;
 8004062:	bf00      	nop
  }
  return HAL_OK;
 8004064:	2300      	movs	r3, #0
}
 8004066:	4618      	mov	r0, r3
 8004068:	3718      	adds	r7, #24
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}
 800406e:	bf00      	nop
 8004070:	40012c00 	.word	0x40012c00
 8004074:	40000400 	.word	0x40000400
 8004078:	40000800 	.word	0x40000800
 800407c:	080044d0 	.word	0x080044d0

08004080 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004080:	b480      	push	{r7}
 8004082:	b087      	sub	sp, #28
 8004084:	af00      	add	r7, sp, #0
 8004086:	60f8      	str	r0, [r7, #12]
 8004088:	60b9      	str	r1, [r7, #8]
 800408a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	6a1b      	ldr	r3, [r3, #32]
 8004090:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	6a1b      	ldr	r3, [r3, #32]
 8004096:	f023 0201 	bic.w	r2, r3, #1
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	699b      	ldr	r3, [r3, #24]
 80040a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80040a4:	693b      	ldr	r3, [r7, #16]
 80040a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80040aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	011b      	lsls	r3, r3, #4
 80040b0:	693a      	ldr	r2, [r7, #16]
 80040b2:	4313      	orrs	r3, r2
 80040b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	f023 030a 	bic.w	r3, r3, #10
 80040bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80040be:	697a      	ldr	r2, [r7, #20]
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	4313      	orrs	r3, r2
 80040c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	693a      	ldr	r2, [r7, #16]
 80040ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	697a      	ldr	r2, [r7, #20]
 80040d0:	621a      	str	r2, [r3, #32]
}
 80040d2:	bf00      	nop
 80040d4:	371c      	adds	r7, #28
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bc80      	pop	{r7}
 80040da:	4770      	bx	lr

080040dc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80040dc:	b480      	push	{r7}
 80040de:	b087      	sub	sp, #28
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	60f8      	str	r0, [r7, #12]
 80040e4:	60b9      	str	r1, [r7, #8]
 80040e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	6a1b      	ldr	r3, [r3, #32]
 80040ec:	f023 0210 	bic.w	r2, r3, #16
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	699b      	ldr	r3, [r3, #24]
 80040f8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	6a1b      	ldr	r3, [r3, #32]
 80040fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004106:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	031b      	lsls	r3, r3, #12
 800410c:	697a      	ldr	r2, [r7, #20]
 800410e:	4313      	orrs	r3, r2
 8004110:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004118:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	011b      	lsls	r3, r3, #4
 800411e:	693a      	ldr	r2, [r7, #16]
 8004120:	4313      	orrs	r3, r2
 8004122:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	697a      	ldr	r2, [r7, #20]
 8004128:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	693a      	ldr	r2, [r7, #16]
 800412e:	621a      	str	r2, [r3, #32]
}
 8004130:	bf00      	nop
 8004132:	371c      	adds	r7, #28
 8004134:	46bd      	mov	sp, r7
 8004136:	bc80      	pop	{r7}
 8004138:	4770      	bx	lr

0800413a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800413a:	b480      	push	{r7}
 800413c:	b087      	sub	sp, #28
 800413e:	af00      	add	r7, sp, #0
 8004140:	60f8      	str	r0, [r7, #12]
 8004142:	60b9      	str	r1, [r7, #8]
 8004144:	607a      	str	r2, [r7, #4]
 8004146:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800414e:	697b      	ldr	r3, [r7, #20]
 8004150:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004154:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	021a      	lsls	r2, r3, #8
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	431a      	orrs	r2, r3
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	4313      	orrs	r3, r2
 8004162:	697a      	ldr	r2, [r7, #20]
 8004164:	4313      	orrs	r3, r2
 8004166:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	697a      	ldr	r2, [r7, #20]
 800416c:	609a      	str	r2, [r3, #8]
}
 800416e:	bf00      	nop
 8004170:	371c      	adds	r7, #28
 8004172:	46bd      	mov	sp, r7
 8004174:	bc80      	pop	{r7}
 8004176:	4770      	bx	lr

08004178 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b084      	sub	sp, #16
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
 8004180:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a43      	ldr	r2, [pc, #268]	; (8004294 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d013      	beq.n	80041b4 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004194:	d00e      	beq.n	80041b4 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4a3f      	ldr	r2, [pc, #252]	; (8004298 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d009      	beq.n	80041b4 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a3d      	ldr	r2, [pc, #244]	; (800429c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d004      	beq.n	80041b4 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 80041aa:	f240 6164 	movw	r1, #1636	; 0x664
 80041ae:	483c      	ldr	r0, [pc, #240]	; (80042a0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80041b0:	f7fc ffee 	bl	8001190 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d020      	beq.n	80041fe <HAL_TIMEx_MasterConfigSynchronization+0x86>
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	2b10      	cmp	r3, #16
 80041c2:	d01c      	beq.n	80041fe <HAL_TIMEx_MasterConfigSynchronization+0x86>
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	2b20      	cmp	r3, #32
 80041ca:	d018      	beq.n	80041fe <HAL_TIMEx_MasterConfigSynchronization+0x86>
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	2b30      	cmp	r3, #48	; 0x30
 80041d2:	d014      	beq.n	80041fe <HAL_TIMEx_MasterConfigSynchronization+0x86>
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	2b40      	cmp	r3, #64	; 0x40
 80041da:	d010      	beq.n	80041fe <HAL_TIMEx_MasterConfigSynchronization+0x86>
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	2b50      	cmp	r3, #80	; 0x50
 80041e2:	d00c      	beq.n	80041fe <HAL_TIMEx_MasterConfigSynchronization+0x86>
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	2b60      	cmp	r3, #96	; 0x60
 80041ea:	d008      	beq.n	80041fe <HAL_TIMEx_MasterConfigSynchronization+0x86>
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	2b70      	cmp	r3, #112	; 0x70
 80041f2:	d004      	beq.n	80041fe <HAL_TIMEx_MasterConfigSynchronization+0x86>
 80041f4:	f240 6165 	movw	r1, #1637	; 0x665
 80041f8:	4829      	ldr	r0, [pc, #164]	; (80042a0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80041fa:	f7fc ffc9 	bl	8001190 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	2b80      	cmp	r3, #128	; 0x80
 8004204:	d008      	beq.n	8004218 <HAL_TIMEx_MasterConfigSynchronization+0xa0>
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d004      	beq.n	8004218 <HAL_TIMEx_MasterConfigSynchronization+0xa0>
 800420e:	f240 6166 	movw	r1, #1638	; 0x666
 8004212:	4823      	ldr	r0, [pc, #140]	; (80042a0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8004214:	f7fc ffbc 	bl	8001190 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800421e:	2b01      	cmp	r3, #1
 8004220:	d101      	bne.n	8004226 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8004222:	2302      	movs	r3, #2
 8004224:	e032      	b.n	800428c <HAL_TIMEx_MasterConfigSynchronization+0x114>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2201      	movs	r2, #1
 800422a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2202      	movs	r2, #2
 8004232:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800424c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	68fa      	ldr	r2, [r7, #12]
 8004254:	4313      	orrs	r3, r2
 8004256:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800425e:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	68ba      	ldr	r2, [r7, #8]
 8004266:	4313      	orrs	r3, r2
 8004268:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	68fa      	ldr	r2, [r7, #12]
 8004270:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	68ba      	ldr	r2, [r7, #8]
 8004278:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2201      	movs	r2, #1
 800427e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2200      	movs	r2, #0
 8004286:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800428a:	2300      	movs	r3, #0
}
 800428c:	4618      	mov	r0, r3
 800428e:	3710      	adds	r7, #16
 8004290:	46bd      	mov	sp, r7
 8004292:	bd80      	pop	{r7, pc}
 8004294:	40012c00 	.word	0x40012c00
 8004298:	40000400 	.word	0x40000400
 800429c:	40000800 	.word	0x40000800
 80042a0:	08004508 	.word	0x08004508

080042a4 <__libc_init_array>:
 80042a4:	b570      	push	{r4, r5, r6, lr}
 80042a6:	2500      	movs	r5, #0
 80042a8:	4e0c      	ldr	r6, [pc, #48]	; (80042dc <__libc_init_array+0x38>)
 80042aa:	4c0d      	ldr	r4, [pc, #52]	; (80042e0 <__libc_init_array+0x3c>)
 80042ac:	1ba4      	subs	r4, r4, r6
 80042ae:	10a4      	asrs	r4, r4, #2
 80042b0:	42a5      	cmp	r5, r4
 80042b2:	d109      	bne.n	80042c8 <__libc_init_array+0x24>
 80042b4:	f000 f822 	bl	80042fc <_init>
 80042b8:	2500      	movs	r5, #0
 80042ba:	4e0a      	ldr	r6, [pc, #40]	; (80042e4 <__libc_init_array+0x40>)
 80042bc:	4c0a      	ldr	r4, [pc, #40]	; (80042e8 <__libc_init_array+0x44>)
 80042be:	1ba4      	subs	r4, r4, r6
 80042c0:	10a4      	asrs	r4, r4, #2
 80042c2:	42a5      	cmp	r5, r4
 80042c4:	d105      	bne.n	80042d2 <__libc_init_array+0x2e>
 80042c6:	bd70      	pop	{r4, r5, r6, pc}
 80042c8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80042cc:	4798      	blx	r3
 80042ce:	3501      	adds	r5, #1
 80042d0:	e7ee      	b.n	80042b0 <__libc_init_array+0xc>
 80042d2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80042d6:	4798      	blx	r3
 80042d8:	3501      	adds	r5, #1
 80042da:	e7f2      	b.n	80042c2 <__libc_init_array+0x1e>
 80042dc:	080045a8 	.word	0x080045a8
 80042e0:	080045a8 	.word	0x080045a8
 80042e4:	080045a8 	.word	0x080045a8
 80042e8:	080045ac 	.word	0x080045ac

080042ec <memset>:
 80042ec:	4603      	mov	r3, r0
 80042ee:	4402      	add	r2, r0
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d100      	bne.n	80042f6 <memset+0xa>
 80042f4:	4770      	bx	lr
 80042f6:	f803 1b01 	strb.w	r1, [r3], #1
 80042fa:	e7f9      	b.n	80042f0 <memset+0x4>

080042fc <_init>:
 80042fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042fe:	bf00      	nop
 8004300:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004302:	bc08      	pop	{r3}
 8004304:	469e      	mov	lr, r3
 8004306:	4770      	bx	lr

08004308 <_fini>:
 8004308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800430a:	bf00      	nop
 800430c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800430e:	bc08      	pop	{r3}
 8004310:	469e      	mov	lr, r3
 8004312:	4770      	bx	lr
