	component mp is
		port (
			clk_clk                           : in    std_logic                     := 'X';             -- clk
			new_sdram_controller_0_wire_addr  : out   std_logic_vector(12 downto 0);                    -- addr
			new_sdram_controller_0_wire_ba    : out   std_logic_vector(1 downto 0);                     -- ba
			new_sdram_controller_0_wire_cas_n : out   std_logic;                                        -- cas_n
			new_sdram_controller_0_wire_cke   : out   std_logic;                                        -- cke
			new_sdram_controller_0_wire_cs_n  : out   std_logic;                                        -- cs_n
			new_sdram_controller_0_wire_dq    : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			new_sdram_controller_0_wire_dqm   : out   std_logic_vector(1 downto 0);                     -- dqm
			new_sdram_controller_0_wire_ras_n : out   std_logic;                                        -- ras_n
			new_sdram_controller_0_wire_we_n  : out   std_logic;                                        -- we_n
			pio_0_external_connection_export  : out   std_logic_vector(7 downto 0);                     -- export
			pio_1_external_connection_export  : out   std_logic_vector(7 downto 0);                     -- export
			pio_2_external_connection_export  : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			pll_0_outclk2_clk                 : out   std_logic;                                        -- clk
			reset_reset_n                     : in    std_logic                     := 'X';             -- reset_n
			uart_0_external_connection_rxd    : in    std_logic                     := 'X';             -- rxd
			uart_0_external_connection_txd    : out   std_logic                                         -- txd
		);
	end component mp;

