Design Entry;HDL Check||(null)||Checking HDL syntax of 'config_sccb.v'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||sccb_design.srr(76);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/76||clock_divider.v(16);liberoaction://cross_probe/hdl/file/'<project>\hdl\clock_divider.v'/linenumber/16
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||sccb_design.srr(77);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/77||clock_divider.v(17);liberoaction://cross_probe/hdl/file/'<project>\hdl\clock_divider.v'/linenumber/17
Implementation;Synthesis||CG1340||@W:Index into variable ip_addr_saved could be out of range ; a simulation mismatch is possible.||sccb_design.srr(80);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/80||CoreSCCB.v(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/47
Implementation;Synthesis||CG1340||@W:Index into variable sub_addr_saved could be out of range ; a simulation mismatch is possible.||sccb_design.srr(81);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/81||CoreSCCB.v(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/47
Implementation;Synthesis||CG1340||@W:Index into variable data_in_saved could be out of range ; a simulation mismatch is possible.||sccb_design.srr(82);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/82||CoreSCCB.v(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/47
Implementation;Synthesis||CG1340||@W:Index into variable ip_addr_saved could be out of range ; a simulation mismatch is possible.||sccb_design.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/83||CoreSCCB.v(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/47
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/89||config_sccb.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/61
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/90||config_sccb.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/61
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(91);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/91||config_sccb.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/61
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/92||config_sccb.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/61
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/93||config_sccb.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/61
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/94||config_sccb.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/61
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(95);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/95||config_sccb.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/61
Implementation;Synthesis||CL190||@W:Optimizing register bit ip_addr[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/96||config_sccb.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/61
Implementation;Synthesis||CL190||@W:Optimizing register bit ip_addr[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(97);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/97||config_sccb.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/61
Implementation;Synthesis||CL190||@W:Optimizing register bit ip_addr[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/98||config_sccb.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/61
Implementation;Synthesis||CL190||@W:Optimizing register bit ip_addr[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(99);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/99||config_sccb.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/61
Implementation;Synthesis||CL190||@W:Optimizing register bit ip_addr[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/100||config_sccb.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/61
Implementation;Synthesis||CL190||@W:Optimizing register bit sub_addr[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/101||config_sccb.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/61
Implementation;Synthesis||CL190||@W:Optimizing register bit sub_addr[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/102||config_sccb.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/61
Implementation;Synthesis||CL190||@W:Optimizing register bit sub_addr[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/103||config_sccb.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/61
Implementation;Synthesis||CL190||@W:Optimizing register bit sub_addr[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/104||config_sccb.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/61
Implementation;Synthesis||CL190||@W:Optimizing register bit sub_addr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/105||config_sccb.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/61
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 5 of sub_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sccb_design.srr(106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/106||config_sccb.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/61
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of sub_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sccb_design.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/107||config_sccb.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/61
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of sub_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sccb_design.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/108||config_sccb.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/61
Implementation;Synthesis||CL260||@W:Pruning register bit 6 of ip_addr[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sccb_design.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/109||config_sccb.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/61
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 1 of ip_addr[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sccb_design.srr(110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/110||config_sccb.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/61
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 0 of data_in[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sccb_design.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/111||config_sccb.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/61
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||sccb_design.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/132||OSC_C0_OSC_C0_0_OSC.v(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/16
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||sccb_design.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/133||OSC_C0_OSC_C0_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||sccb_design.srr(134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/134||OSC_C0_OSC_C0_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||sccb_design.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/135||OSC_C0_OSC_C0_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||sccb_design.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/136||OSC_C0_OSC_C0_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL159||@N: Input XTL is unused.||sccb_design.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/147||OSC_C0_OSC_C0_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||sccb_design.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/158||config_sccb.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/61
Implementation;Synthesis||CL189||@N: Register bit count_delay[4] is always 0.||sccb_design.srr(166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/166||CoreSCCB.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/78
Implementation;Synthesis||CL189||@N: Register bit count_delay[5] is always 0.||sccb_design.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/167||CoreSCCB.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/78
Implementation;Synthesis||CL189||@N: Register bit count_delay[6] is always 0.||sccb_design.srr(168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/168||CoreSCCB.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/78
Implementation;Synthesis||CL189||@N: Register bit count_delay[7] is always 0.||sccb_design.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/169||CoreSCCB.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/78
Implementation;Synthesis||CL189||@N: Register bit count_delay[8] is always 0.||sccb_design.srr(170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/170||CoreSCCB.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/78
Implementation;Synthesis||CL189||@N: Register bit count_delay[9] is always 0.||sccb_design.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/171||CoreSCCB.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/78
Implementation;Synthesis||CL189||@N: Register bit count_delay[10] is always 0.||sccb_design.srr(172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/172||CoreSCCB.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/78
Implementation;Synthesis||CL189||@N: Register bit count_delay[11] is always 0.||sccb_design.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/173||CoreSCCB.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/78
Implementation;Synthesis||CL189||@N: Register bit count_delay[12] is always 0.||sccb_design.srr(174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/174||CoreSCCB.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/78
Implementation;Synthesis||CL189||@N: Register bit count_delay[13] is always 0.||sccb_design.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/175||CoreSCCB.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/78
Implementation;Synthesis||CL189||@N: Register bit count_delay[14] is always 0.||sccb_design.srr(176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/176||CoreSCCB.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/78
Implementation;Synthesis||CL189||@N: Register bit count_delay[15] is always 0.||sccb_design.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/177||CoreSCCB.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/78
Implementation;Synthesis||CL189||@N: Register bit count_index[4] is always 0.||sccb_design.srr(178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/178||CoreSCCB.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/78
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of count_index[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sccb_design.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/179||CoreSCCB.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/78
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 4 of count_delay[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sccb_design.srr(180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/180||CoreSCCB.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/78
Implementation;Synthesis||CL189||@N: Register bit count_index[3] is always 0.||sccb_design.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/181||CoreSCCB.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/78
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of count_index[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sccb_design.srr(182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/182||CoreSCCB.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/78
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||sccb_design.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/183||CoreSCCB.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/78
Implementation;Synthesis||CL159||@N: Input mid_pulse is unused.||sccb_design.srr(208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/208||CoreSCCB.v(17);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/17
Implementation;Synthesis||CL159||@N: Input resetn is unused.||sccb_design.srr(210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/210||clock_divider.v(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\clock_divider.v'/linenumber/6
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||sccb_design.srr(317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/317||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||sccb_design.srr(335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/335||null;null
Implementation;Synthesis||FX1171||@N: Found instance config_sccb_0.coresccb_0.sub_addr_saved[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||sccb_design.srr(336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/336||coresccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/78
Implementation;Synthesis||FX1171||@N: Found instance config_sccb_0.coresccb_0.rw_saved with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||sccb_design.srr(337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/337||coresccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/78
Implementation;Synthesis||FX1171||@N: Found instance config_sccb_0.coresccb_0.ip_addr_saved[6:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||sccb_design.srr(338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/338||coresccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/78
Implementation;Synthesis||FX1171||@N: Found instance config_sccb_0.coresccb_0.data_out[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||sccb_design.srr(339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/339||coresccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/78
Implementation;Synthesis||FX1171||@N: Found instance config_sccb_0.coresccb_0.data_in_saved[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||sccb_design.srr(340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/340||coresccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/78
Implementation;Synthesis||BN132||@W:Removing sequential instance config_sccb_0.sub_addr[1] because it is equivalent to instance config_sccb_0.ip_addr[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/341||config_sccb.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/61
Implementation;Synthesis||BN132||@W:Removing sequential instance config_sccb_0.ip_addr[5] because it is equivalent to instance config_sccb_0.ip_addr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/342||config_sccb.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/61
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/345||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/346||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/347||osc_c0_osc_c0_0_osc.v(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/16
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/348||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/349||osc_c0_osc_c0_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||BN362||@N: Removing sequential instance data_out[7:0] (in view: work.CoreSCCB(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||sccb_design.srr(350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/350||coresccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/78
Implementation;Synthesis||MT530||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 22 sequential elements including config_sccb_0.sccb_clk_0.count[9:0]. This clock has no specified timing constraint which may adversely impact design performance. ||sccb_design.srr(385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/385||clock_divider.v(19);liberoaction://cross_probe/hdl/file/'<project>\hdl\clock_divider.v'/linenumber/19
Implementation;Synthesis||MT530||@W:Found inferred clock clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock which controls 57 sequential elements including config_sccb_0.sccb_clk_0.mid_pulse. This clock has no specified timing constraint which may adversely impact design performance. ||sccb_design.srr(386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/386||clock_divider.v(19);liberoaction://cross_probe/hdl/file/'<project>\hdl\clock_divider.v'/linenumber/19
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||sccb_design.srr(388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/388||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state[3:0] (in view: work.config_sccb(verilog)); safe FSM implementation is not required.||sccb_design.srr(424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/424||config_sccb.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/61
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||sccb_design.srr(464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/464||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||sccb_design.srr(480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/480||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/485||osc_c0_osc_c0_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/486||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/487||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/488||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/489||osc_c0_osc_c0_0_osc.v(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/16
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance config_sccb_0.sccb_clk_0.count[9:0] is being ignored due to limitations in architecture. ||sccb_design.srr(494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/494||clock_divider.v(19);liberoaction://cross_probe/hdl/file/'<project>\hdl\clock_divider.v'/linenumber/19
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance config_sccb_0.coresccb_0.count_delay[3:0] is being ignored due to limitations in architecture. ||sccb_design.srr(495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/495||coresccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/78
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance config_sccb_0.coresccb_0.sioc_en is being ignored due to limitations in architecture. ||sccb_design.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/496||coresccb.v(64);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/64
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state[3:0] (in view: work.config_sccb(verilog)); safe FSM implementation is not required.||sccb_design.srr(506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/506||config_sccb.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/61
Implementation;Synthesis||BN132||@W:Removing instance config_sccb_0.coresccb_0.ip_addr_saved[5] because it is equivalent to instance config_sccb_0.coresccb_0.ip_addr_saved[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/546||coresccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/78
Implementation;Synthesis||BN132||@W:Removing instance config_sccb_0.coresccb_0.sub_addr_saved[1] because it is equivalent to instance config_sccb_0.coresccb_0.ip_addr_saved[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/547||coresccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/78
Implementation;Synthesis||FP130||@N: Promoting Net config_sccb_0.sccb_clk on CLKINT  I_76 ||sccb_design.srr(568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/568||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL0_net.||sccb_design.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/620||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock with period 10.00ns. Please declare a user-defined clock on net config_sccb_0.sccb_clk_0.sccb_clk_0.||sccb_design.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/621||null;null
Implementation;Place and Route;RootName:sccb_design
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||sccb_design_layout_log.log;liberoaction://open_report/file/sccb_design_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:sccb_design
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||sccb_design_generateBitstream.log;liberoaction://open_report/file/sccb_design_generateBitstream.log||(null);(null)
