// Seed: 4209603010
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_2 = ~id_1 ? 1 : 1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_2,
      id_2
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    input supply1 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(*)
    if (id_2) $display(1'b0, !id_1 + id_1, 1);
    else assert (id_1);
  assign module_0.id_2 = 0;
endmodule
