// Seed: 1481853999
module module_0;
  logic id_1;
  ;
  wire id_2;
  ;
endmodule
module module_1 #(
    parameter id_12 = 32'd25,
    parameter id_9  = 32'd97
) (
    input supply0 id_0,
    input wor id_1,
    output uwire id_2,
    input uwire id_3,
    input supply0 id_4,
    output wire id_5[id_9 : id_12  &&  1],
    input wand id_6,
    output supply1 id_7,
    input supply1 id_8,
    input wor _id_9,
    input tri id_10,
    input supply0 id_11,
    input wand _id_12
);
  module_0 modCall_1 ();
  assign id_7 = -1;
  nand primCall (id_2, id_3, id_4, id_6, id_8);
endmodule
