// Seed: 185614676
module module_0 (
    output uwire id_0
);
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    output wire  id_0,
    input  logic id_1,
    id_3
);
  parameter id_4 = 1;
  reg id_5, id_6;
  wire id_7;
  initial $display(1, -1);
  logic id_8, id_9, id_10;
  always id_6 <= id_3 ? id_10 : id_9;
  assign id_8 = id_1;
  module_0 modCall_1 (id_0);
endmodule
module module_2 ();
  wire id_1;
  assign id_2 = 1;
  assign id_1 = id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = 1;
  id_5(
      -1
  );
  parameter id_6 = 1;
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
