
led.elf:     file format elf32-littlearm


Disassembly of section .text:

80100000 <_start>:
80100000:	e51fd000 	ldr	sp, [pc, #-0]	; 80100008 <_start+0x8>
80100004:	fa000008 	blx	8010002c <main>
80100008:	80100000 	andshi	r0, r0, r0

8010000c <delay>:
8010000c:	b480      	push	{r7}
8010000e:	b083      	sub	sp, #12
80100010:	af00      	add	r7, sp, #0
80100012:	6078      	str	r0, [r7, #4]
80100014:	bf00      	nop
80100016:	687b      	ldr	r3, [r7, #4]
80100018:	1e5a      	subs	r2, r3, #1
8010001a:	607a      	str	r2, [r7, #4]
8010001c:	2b00      	cmp	r3, #0
8010001e:	d1fa      	bne.n	80100016 <delay+0xa>
80100020:	bf00      	nop
80100022:	370c      	adds	r7, #12
80100024:	46bd      	mov	sp, r7
80100026:	f85d 7b04 	ldr.w	r7, [sp], #4
8010002a:	4770      	bx	lr

8010002c <main>:
8010002c:	b480      	push	{r7}
8010002e:	b085      	sub	sp, #20
80100030:	af00      	add	r7, sp, #0
80100032:	f244 0374 	movw	r3, #16500	; 0x4074
80100036:	f2c0 230c 	movt	r3, #524	; 0x20c
8010003a:	60fb      	str	r3, [r7, #12]
8010003c:	68fb      	ldr	r3, [r7, #12]
8010003e:	681b      	ldr	r3, [r3, #0]
80100040:	f443 5240 	orr.w	r2, r3, #12288	; 0x3000
80100044:	68fb      	ldr	r3, [r7, #12]
80100046:	601a      	str	r2, [r3, #0]
80100048:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
8010004c:	f2c0 230e 	movt	r3, #526	; 0x20e
80100050:	60fb      	str	r3, [r7, #12]
80100052:	68fb      	ldr	r3, [r7, #12]
80100054:	681b      	ldr	r3, [r3, #0]
80100056:	f023 020f 	bic.w	r2, r3, #15
8010005a:	68fb      	ldr	r3, [r7, #12]
8010005c:	601a      	str	r2, [r3, #0]
8010005e:	68fb      	ldr	r3, [r7, #12]
80100060:	681b      	ldr	r3, [r3, #0]
80100062:	f043 0205 	orr.w	r2, r3, #5
80100066:	68fb      	ldr	r3, [r7, #12]
80100068:	601a      	str	r2, [r3, #0]
8010006a:	230c      	movs	r3, #12
8010006c:	f2c0 2329 	movt	r3, #553	; 0x229
80100070:	60bb      	str	r3, [r7, #8]
80100072:	68bb      	ldr	r3, [r7, #8]
80100074:	681b      	ldr	r3, [r3, #0]
80100076:	f023 020f 	bic.w	r2, r3, #15
8010007a:	68bb      	ldr	r3, [r7, #8]
8010007c:	601a      	str	r2, [r3, #0]
8010007e:	68bb      	ldr	r3, [r7, #8]
80100080:	681b      	ldr	r3, [r3, #0]
80100082:	f043 0205 	orr.w	r2, r3, #5
80100086:	68bb      	ldr	r3, [r7, #8]
80100088:	601a      	str	r2, [r3, #0]
8010008a:	f248 0304 	movw	r3, #32772	; 0x8004
8010008e:	f2c0 230a 	movt	r3, #522	; 0x20a
80100092:	60fb      	str	r3, [r7, #12]
80100094:	68fb      	ldr	r3, [r7, #12]
80100096:	681b      	ldr	r3, [r3, #0]
80100098:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
8010009c:	68fb      	ldr	r3, [r7, #12]
8010009e:	601a      	str	r2, [r3, #0]
801000a0:	f24c 0304 	movw	r3, #49156	; 0xc004
801000a4:	f2c0 230a 	movt	r3, #522	; 0x20a
801000a8:	60bb      	str	r3, [r7, #8]
801000aa:	68bb      	ldr	r3, [r7, #8]
801000ac:	681b      	ldr	r3, [r3, #0]
801000ae:	f023 0202 	bic.w	r2, r3, #2
801000b2:	68bb      	ldr	r3, [r7, #8]
801000b4:	601a      	str	r2, [r3, #0]
801000b6:	2314      	movs	r3, #20
801000b8:	f2c0 2329 	movt	r3, #553	; 0x229
801000bc:	607b      	str	r3, [r7, #4]
801000be:	687b      	ldr	r3, [r7, #4]
801000c0:	681b      	ldr	r3, [r3, #0]
801000c2:	f043 0205 	orr.w	r2, r3, #5
801000c6:	687b      	ldr	r3, [r7, #4]
801000c8:	601a      	str	r2, [r3, #0]
801000ca:	f24c 0304 	movw	r3, #49156	; 0xc004
801000ce:	f2c0 230a 	movt	r3, #522	; 0x20a
801000d2:	607b      	str	r3, [r7, #4]
801000d4:	687b      	ldr	r3, [r7, #4]
801000d6:	681b      	ldr	r3, [r3, #0]
801000d8:	f043 0208 	orr.w	r2, r3, #8
801000dc:	687b      	ldr	r3, [r7, #4]
801000de:	601a      	str	r2, [r3, #0]
801000e0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
801000e4:	f2c0 230a 	movt	r3, #522	; 0x20a
801000e8:	607b      	str	r3, [r7, #4]
801000ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
801000ee:	f2c0 230a 	movt	r3, #522	; 0x20a
801000f2:	60fb      	str	r3, [r7, #12]
801000f4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
801000f8:	f2c0 230a 	movt	r3, #522	; 0x20a
801000fc:	60bb      	str	r3, [r7, #8]
801000fe:	68fb      	ldr	r3, [r7, #12]
80100100:	681b      	ldr	r3, [r3, #0]
80100102:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
80100106:	2b00      	cmp	r3, #0
80100108:	d005      	beq.n	80100116 <main+0xea>
8010010a:	68bb      	ldr	r3, [r7, #8]
8010010c:	681b      	ldr	r3, [r3, #0]
8010010e:	f003 0302 	and.w	r3, r3, #2
80100112:	2b00      	cmp	r3, #0
80100114:	d106      	bne.n	80100124 <main+0xf8>
80100116:	687b      	ldr	r3, [r7, #4]
80100118:	681b      	ldr	r3, [r3, #0]
8010011a:	f023 0208 	bic.w	r2, r3, #8
8010011e:	687b      	ldr	r3, [r7, #4]
80100120:	601a      	str	r2, [r3, #0]
80100122:	e005      	b.n	80100130 <main+0x104>
80100124:	687b      	ldr	r3, [r7, #4]
80100126:	681b      	ldr	r3, [r3, #0]
80100128:	f043 0208 	orr.w	r2, r3, #8
8010012c:	687b      	ldr	r3, [r7, #4]
8010012e:	601a      	str	r2, [r3, #0]
80100130:	e7e5      	b.n	801000fe <main+0xd2>

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	12040a02 	andne	r0, r4, #8192	; 0x2000
  20:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  24:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  28:	1c021a01 			; <UNDEFINED> instruction: 0x1c021a01
  2c:	Address 0x0000002c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_start-0x7f02f2dc>
   4:	694c2820 	stmdbvs	ip, {r5, fp, sp}^
   8:	6f72616e 	svcvs	0x0072616e
   c:	43434720 	movtmi	r4, #14112	; 0x3720
  10:	322e3620 	eorcc	r3, lr, #32, 12	; 0x2000000
  14:	3130322d 	teqcc	r0, sp, lsr #4
  18:	31312e36 	teqcc	r1, r6, lsr lr
  1c:	2e362029 	cdpcs	0, 3, cr2, cr6, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	36313032 			; <UNDEFINED> instruction: 0x36313032
  28:	36313031 			; <UNDEFINED> instruction: 0x36313031
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000033 	andeq	r0, r0, r3, lsr r0
   4:	001e0002 	andseq	r0, lr, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00010000 	andeq	r0, r1, r0
  1c:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  20:	00532e74 	subseq	r2, r3, r4, ror lr
  24:	00000000 	andeq	r0, r0, r0
  28:	00020500 	andeq	r0, r2, r0, lsl #10
  2c:	16801000 	strne	r1, [r0], r0
  30:	02022d2f 	andeq	r2, r2, #3008	; 0xbc0
  34:	5d010100 	stfpls	f0, [r1, #-0]
  38:	02000000 	andeq	r0, r0, #0
  3c:	00001d00 	andeq	r1, r0, r0, lsl #26
  40:	fb010200 	blx	4084a <_start-0x800bf7b6>
  44:	01000d0e 	tsteq	r0, lr, lsl #26
  48:	00010101 	andeq	r0, r1, r1, lsl #2
  4c:	00010000 	andeq	r0, r1, r0
  50:	6d000100 	stfvss	f0, [r0, #-0]
  54:	2e6e6961 	vnmulcs.f16	s13, s28, s3	; <UNPREDICTABLE>
  58:	00000063 	andeq	r0, r0, r3, rrx
  5c:	05000000 	streq	r0, [r0, #-0]
  60:	10000c02 	andne	r0, r0, r2, lsl #24
  64:	01140380 	tsteq	r4, r0, lsl #7
  68:	0402004b 	streq	r0, [r2], #-75	; 0xffffffb5
  6c:	06200601 	strteq	r0, [r0], -r1, lsl #12
  70:	5943695a 	stmdbpl	r3, {r1, r3, r4, r6, r8, fp, sp, lr}^
  74:	69675969 	stmdbvs	r7!, {r0, r3, r5, r6, r8, fp, ip, lr}^
  78:	5969674b 	stmdbpl	r9!, {r0, r1, r3, r6, r8, r9, sl, sp, lr}^
  7c:	4b695969 	blmi	1a56628 <_start-0x7e6a99d8>
  80:	5b685968 	blpl	1a16628 <_start-0x7e6e99d8>
  84:	02005d5b 	andeq	r5, r0, #5824	; 0x16c0
  88:	00670104 	rsbeq	r0, r7, r4, lsl #2
  8c:	49010402 	stmdbmi	r1, {r1, sl}
  90:	02617730 	rsbeq	r7, r1, #48, 14	; 0xc00000
  94:	01010001 	tsteq	r1, r1

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000054 	andeq	r0, r0, r4, asr r0
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	80100000 	andshi	r0, r0, r0
  14:	8010000c 	andshi	r0, r0, ip
  18:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  1c:	00532e74 	subseq	r2, r3, r4, ror lr
  20:	435c3a47 	cmpmi	ip, #290816	; 0x47000
  24:	72645c53 	rsbvc	r5, r4, #21248	; 0x5300
  28:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
  2c:	584d495c 	stmdapl	sp, {r2, r3, r4, r6, r8, fp, lr}^
  30:	4c4c5536 	cfstr64mi	mvdx5, [ip], {54}	; 0x36
  34:	fabbe3c2 	blx	feef8f44 <__bss_end+0x7edf8e10>
  38:	a2b7aabf 	adcsge	sl, r7, #782336	; 0xbf000
  3c:	7475425c 	ldrbtvc	r4, [r5], #-604	; 0xfffffda4
  40:	5f6e6f74 	svcpl	0x006e6f74
  44:	0044454c 	subeq	r4, r4, ip, asr #10
  48:	20554e47 	subscs	r4, r5, r7, asr #28
  4c:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
  50:	2e37322e 	cdpcs	2, 3, cr3, cr7, cr14, {1}
  54:	80010030 	andhi	r0, r1, r0, lsr r0
  58:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  5c:	00140004 	andseq	r0, r4, r4
  60:	01040000 	mrseq	r0, (UNDEF: 4)
  64:	00000015 	andeq	r0, r0, r5, lsl r0
  68:	0000c00c 	andeq	ip, r0, ip
  6c:	00008a00 	andeq	r8, r0, r0, lsl #20
  70:	10000c00 	andne	r0, r0, r0, lsl #24
  74:	00012680 	andeq	r2, r1, r0, lsl #13
  78:	00003700 	andeq	r3, r0, r0, lsl #14
  7c:	00cd0200 	sbceq	r0, sp, r0, lsl #4
  80:	1a010000 	bne	40088 <_start-0x800bff78>
  84:	00000069 	andeq	r0, r0, r9, rrx
  88:	8010002c 	andshi	r0, r0, ip, lsr #32
  8c:	00000106 	andeq	r0, r0, r6, lsl #2
  90:	00699c01 	rsbeq	r9, r9, r1, lsl #24
  94:	b2030000 	andlt	r0, r3, #0
  98:	01000000 	mrseq	r0, (UNDEF: 0)
  9c:	0000701c 	andeq	r7, r0, ip, lsl r0
  a0:	6c910200 	lfmvs	f0, 4, [r1], {0}
  a4:	00000d03 	andeq	r0, r0, r3, lsl #26
  a8:	701d0100 	andsvc	r0, sp, r0, lsl #2
  ac:	02000000 	andeq	r0, r0, #0
  b0:	d2037491 	andle	r7, r3, #-1862270976	; 0x91000000
  b4:	01000000 	mrseq	r0, (UNDEF: 0)
  b8:	0000701e 	andeq	r7, r0, lr, lsl r0
  bc:	70910200 	addsvc	r0, r1, r0, lsl #4
  c0:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  c4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  c8:	007d0405 	rsbseq	r0, sp, r5, lsl #8
  cc:	04060000 	streq	r0, [r6], #-0
  d0:	00000007 	andeq	r0, r0, r7
  d4:	00760700 	rsbseq	r0, r6, r0, lsl #14
  d8:	ba080000 	blt	2000e0 <_start-0x7fefff20>
  dc:	01000000 	mrseq	r0, (UNDEF: 0)
  e0:	10000c14 	andne	r0, r0, r4, lsl ip
  e4:	00002080 	andeq	r2, r0, r0, lsl #1
  e8:	099c0100 	ldmibeq	ip, {r8}
  ec:	000000c7 	andeq	r0, r0, r7, asr #1
  f0:	007d1401 	rsbseq	r1, sp, r1, lsl #8
  f4:	91020000 	mrsls	r0, (UNDEF: 2)
  f8:	Address 0x000000f8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
   8:	1b080301 	blne	200c14 <_start-0x7feff3ec>
   c:	13082508 	movwne	r2, #34056	; 0x8508
  10:	00000005 	andeq	r0, r0, r5
  14:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
  18:	030b130e 	movweq	r1, #45838	; 0xb30e
  1c:	110e1b0e 	tstne	lr, lr, lsl #22
  20:	10061201 	andne	r1, r6, r1, lsl #4
  24:	02000017 	andeq	r0, r0, #23
  28:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  2c:	0b3a0e03 	bleq	e83840 <_start-0x7f27c7c0>
  30:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  34:	01111349 	tsteq	r1, r9, asr #6
  38:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  3c:	01194297 			; <UNDEFINED> instruction: 0x01194297
  40:	03000013 	movweq	r0, #19
  44:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  48:	0b3b0b3a 	bleq	ec2d38 <_start-0x7f23d2c8>
  4c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  50:	24040000 	strcs	r0, [r4], #-0
  54:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  58:	0008030b 	andeq	r0, r8, fp, lsl #6
  5c:	000f0500 	andeq	r0, pc, r0, lsl #10
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	24060000 	strcs	r0, [r6], #-0
  68:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  6c:	000e030b 	andeq	r0, lr, fp, lsl #6
  70:	00350700 	eorseq	r0, r5, r0, lsl #14
  74:	00001349 	andeq	r1, r0, r9, asr #6
  78:	3f012e08 	svccc	0x00012e08
  7c:	3a0e0319 	bcc	380ce8 <_start-0x7fd7f318>
  80:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
  84:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  88:	97184006 	ldrls	r4, [r8, -r6]
  8c:	00001942 	andeq	r1, r0, r2, asr #18
  90:	03000509 	movweq	r0, #1289	; 0x509
  94:	3b0b3a0e 	blcc	2ce8d4 <_start-0x7fe3172c>
  98:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  9c:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	80100000 	andshi	r0, r0, r0
  14:	0000000c 	andeq	r0, r0, ip
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	00580002 	subseq	r0, r8, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	8010000c 	andshi	r0, r0, ip
  34:	00000126 	andeq	r0, r0, r6, lsr #2
	...

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
   c:	65527000 	ldrbvs	r7, [r2, #-0]
  10:	59454b67 	stmdbpl	r5, {r0, r1, r2, r5, r6, r8, r9, fp, lr}^
  14:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  18:	31314320 	teqcc	r1, r0, lsr #6
  1c:	322e3620 	eorcc	r3, lr, #32, 12	; 0x2000000
  20:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  24:	31363130 	teqcc	r6, r0, lsr r1
  28:	20363130 	eorscs	r3, r6, r0, lsr r1
  2c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  30:	613d6863 	teqvs	sp, r3, ror #16
  34:	37766d72 			; <UNDEFINED> instruction: 0x37766d72
  38:	2d20612d 	stfcss	f6, [r0, #-180]!	; 0xffffff4c
  3c:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  40:	6f633d65 	svcvs	0x00633d65
  44:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
  48:	2039612d 	eorscs	r6, r9, sp, lsr #2
  4c:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  50:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  54:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  58:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  5c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  60:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  64:	33767066 	cmncc	r6, #102	; 0x66
  68:	3631642d 	ldrtcc	r6, [r1], -sp, lsr #8
  6c:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  70:	626d7568 	rsbvs	r7, sp, #104, 10	; 0x1a000000
  74:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  78:	642d736c 	strtvs	r7, [sp], #-876	; 0xfffffc94
  7c:	656c6169 	strbvs	r6, [ip, #-361]!	; 0xfffffe97
  80:	673d7463 	ldrvs	r7, [sp, -r3, ror #8]!
  84:	2d20756e 	cfstr32cs	mvfx7, [r0, #-440]!	; 0xfffffe48
  88:	3a470067 	bcc	11c022c <_start-0x7ef3fdd4>
  8c:	5c53435c 	mrrcpl	3, 5, r4, r3, cr12
  90:	76697264 	strbtvc	r7, [r9], -r4, ror #4
  94:	495c7265 	ldmdbmi	ip, {r0, r2, r5, r6, r9, ip, sp, lr}^
  98:	5536584d 	ldrpl	r5, [r6, #-2125]!	; 0xfffff7b3
  9c:	e3c24c4c 	bic	r4, r2, #76, 24	; 0x4c00
  a0:	aabffabb 	bge	feffeb94 <__bss_end+0x7eefea60>
  a4:	425ca2b7 	subsmi	sl, ip, #1879048203	; 0x7000000b
  a8:	6f747475 	svcvs	0x00747475
  ac:	454c5f6e 	strbmi	r5, [ip, #-3950]	; 0xfffff092
  b0:	52700044 	rsbspl	r0, r0, #68	; 0x44
  b4:	454c6765 	strbmi	r6, [ip, #-1893]	; 0xfffff89b
  b8:	65640044 	strbvs	r0, [r4, #-68]!	; 0xffffffbc
  bc:	0079616c 	rsbseq	r6, r9, ip, ror #2
  c0:	6e69616d 	powvsez	f6, f1, #5.0
  c4:	6300632e 	movwvs	r6, #814	; 0x32e
  c8:	746e756f 	strbtvc	r7, [lr], #-1391	; 0xfffffa91
  cc:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
  d0:	5270006e 	rsbspl	r0, r0, #110	; 0x6e
  d4:	454b6765 	strbmi	r6, [fp, #-1893]	; 0xfffff89b
  d8:	Address 0x000000d8 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000024 	andeq	r0, r0, r4, lsr #32
  14:	00000000 	andeq	r0, r0, r0
  18:	8010000c 	andshi	r0, r0, ip
  1c:	00000020 	andeq	r0, r0, r0, lsr #32
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	100e4101 	andne	r4, lr, r1, lsl #2
  28:	49070d41 	stmdbmi	r7, {r0, r6, r8, sl, fp}
  2c:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
  30:	0ec7420d 	cdpeq	2, 12, cr4, cr7, cr13, {0}
  34:	00000000 	andeq	r0, r0, r0
  38:	00000018 	andeq	r0, r0, r8, lsl r0
  3c:	00000000 	andeq	r0, r0, r0
  40:	8010002c 	andshi	r0, r0, ip, lsr #32
  44:	00000106 	andeq	r0, r0, r6, lsl #2
  48:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  4c:	180e4101 	stmdane	lr, {r0, r8, lr}
  50:	00070d41 	andeq	r0, r7, r1, asr #26
