<stg><name>SVPWM<float></name>


<trans_list>

<trans id="134" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %Vb_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Vb

]]></Node>
<StgValue><ssdm name="Vb_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %Va_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Va

]]></Node>
<StgValue><ssdm name="Va_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16 %tmp_54 = fcmp_olt  i32 %Va_read, i32 %Vb_read

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %Vc_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Vc

]]></Node>
<StgValue><ssdm name="Vc_read"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
:3 %bitcast_ln14 = bitcast i32 %Va_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln14, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="23" op_0_bw="32">
<![CDATA[
:5 %trunc_ln14 = trunc i32 %bitcast_ln14

]]></Node>
<StgValue><ssdm name="trunc_ln14"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
:6 %bitcast_ln14_1 = bitcast i32 %Vb_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7 %tmp_53 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln14_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="23" op_0_bw="32">
<![CDATA[
:8 %trunc_ln14_1 = trunc i32 %bitcast_ln14_1

]]></Node>
<StgValue><ssdm name="trunc_ln14_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9 %icmp_ln14 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:10 %icmp_ln14_1 = icmp_eq  i23 %trunc_ln14, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11 %or_ln14 = or i1 %icmp_ln14_1, i1 %icmp_ln14

]]></Node>
<StgValue><ssdm name="or_ln14"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12 %icmp_ln14_2 = icmp_ne  i8 %tmp_53, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln14_2"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:13 %icmp_ln14_3 = icmp_eq  i23 %trunc_ln14_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_3"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14 %or_ln14_1 = or i1 %icmp_ln14_3, i1 %icmp_ln14_2

]]></Node>
<StgValue><ssdm name="or_ln14_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15 %and_ln14 = and i1 %or_ln14, i1 %or_ln14_1

]]></Node>
<StgValue><ssdm name="and_ln14"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16 %tmp_54 = fcmp_olt  i32 %Va_read, i32 %Vb_read

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17 %and_ln14_1 = and i1 %and_ln14, i1 %tmp_54

]]></Node>
<StgValue><ssdm name="and_ln14_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %min = select i1 %and_ln14_1, i32 %Va_read, i32 %Vb_read

]]></Node>
<StgValue><ssdm name="min"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32 %tmp_57 = fcmp_olt  i32 %min, i32 %Vc_read

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
:19 %bitcast_ln15 = bitcast i32 %min

]]></Node>
<StgValue><ssdm name="bitcast_ln15"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20 %tmp_55 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln15, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="23" op_0_bw="32">
<![CDATA[
:21 %trunc_ln15 = trunc i32 %bitcast_ln15

]]></Node>
<StgValue><ssdm name="trunc_ln15"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
:22 %bitcast_ln15_1 = bitcast i32 %Vc_read

]]></Node>
<StgValue><ssdm name="bitcast_ln15_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:23 %tmp_56 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln15_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="23" op_0_bw="32">
<![CDATA[
:24 %trunc_ln15_1 = trunc i32 %bitcast_ln15_1

]]></Node>
<StgValue><ssdm name="trunc_ln15_1"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:25 %icmp_ln15 = icmp_ne  i8 %tmp_55, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:26 %icmp_ln15_1 = icmp_eq  i23 %trunc_ln15, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:27 %or_ln15 = or i1 %icmp_ln15_1, i1 %icmp_ln15

]]></Node>
<StgValue><ssdm name="or_ln15"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:28 %icmp_ln15_2 = icmp_ne  i8 %tmp_56, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln15_2"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:29 %icmp_ln15_3 = icmp_eq  i23 %trunc_ln15_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_3"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:30 %or_ln15_1 = or i1 %icmp_ln15_3, i1 %icmp_ln15_2

]]></Node>
<StgValue><ssdm name="or_ln15_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:31 %and_ln15 = and i1 %or_ln15, i1 %or_ln15_1

]]></Node>
<StgValue><ssdm name="and_ln15"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32 %tmp_57 = fcmp_olt  i32 %min, i32 %Vc_read

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:33 %and_ln15_1 = and i1 %and_ln15, i1 %tmp_57

]]></Node>
<StgValue><ssdm name="and_ln15_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34 %min_1 = select i1 %and_ln15_1, i32 %min, i32 %Vc_read

]]></Node>
<StgValue><ssdm name="min_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35 %offset = fmul i32 %min_1, i32 0.5

]]></Node>
<StgValue><ssdm name="offset"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35 %offset = fmul i32 %min_1, i32 0.5

]]></Node>
<StgValue><ssdm name="offset"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="51" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35 %offset = fmul i32 %min_1, i32 0.5

]]></Node>
<StgValue><ssdm name="offset"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="52" st_id="7" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36 %dc = fadd i32 %offset, i32 %Va_read

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59 %dc_12 = fadd i32 %offset, i32 %Vb_read

]]></Node>
<StgValue><ssdm name="dc_12"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:82 %dc_13 = fadd i32 %offset, i32 %Vc_read

]]></Node>
<StgValue><ssdm name="dc_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="55" st_id="8" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36 %dc = fadd i32 %offset, i32 %Va_read

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59 %dc_12 = fadd i32 %offset, i32 %Vb_read

]]></Node>
<StgValue><ssdm name="dc_12"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:82 %dc_13 = fadd i32 %offset, i32 %Vc_read

]]></Node>
<StgValue><ssdm name="dc_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="58" st_id="9" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36 %dc = fadd i32 %offset, i32 %Va_read

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="59" st_id="9" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59 %dc_12 = fadd i32 %offset, i32 %Vb_read

]]></Node>
<StgValue><ssdm name="dc_12"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:82 %dc_13 = fadd i32 %offset, i32 %Vc_read

]]></Node>
<StgValue><ssdm name="dc_13"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="61" st_id="10" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36 %dc = fadd i32 %offset, i32 %Va_read

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59 %dc_12 = fadd i32 %offset, i32 %Vb_read

]]></Node>
<StgValue><ssdm name="dc_12"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:82 %dc_13 = fadd i32 %offset, i32 %Vc_read

]]></Node>
<StgValue><ssdm name="dc_13"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="64" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
:37 %data_V = bitcast i32 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="65" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="66" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:39 %tmp_88 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="67" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="23" op_0_bw="32">
<![CDATA[
:40 %tmp_89 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="68" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
:41 %mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_89, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="69" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="63" op_0_bw="25">
<![CDATA[
:42 %zext_ln15 = zext i25 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="70" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="8">
<![CDATA[
:43 %zext_ln344 = zext i8 %tmp_88

]]></Node>
<StgValue><ssdm name="zext_ln344"/></StgValue>
</operation>

<operation id="71" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:44 %add_ln344 = add i9 %zext_ln344, i9 385

]]></Node>
<StgValue><ssdm name="add_ln344"/></StgValue>
</operation>

<operation id="72" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:45 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln344, i32 8

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="73" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:46 %sub_ln1364 = sub i8 127, i8 %tmp_88

]]></Node>
<StgValue><ssdm name="sub_ln1364"/></StgValue>
</operation>

<operation id="74" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="8">
<![CDATA[
:47 %sext_ln1364 = sext i8 %sub_ln1364

]]></Node>
<StgValue><ssdm name="sext_ln1364"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:48 %ush = select i1 %isNeg, i9 %sext_ln1364, i9 %add_ln344

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="9">
<![CDATA[
:49 %sext_ln1340 = sext i9 %ush

]]></Node>
<StgValue><ssdm name="sext_ln1340"/></StgValue>
</operation>

<operation id="77" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="63" op_0_bw="32">
<![CDATA[
:50 %zext_ln1340 = zext i32 %sext_ln1340

]]></Node>
<StgValue><ssdm name="zext_ln1340"/></StgValue>
</operation>

<operation id="78" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:51 %r_V = lshr i63 %zext_ln15, i63 %zext_ln1340

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="79" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:52 %r_V_19 = shl i63 %zext_ln15, i63 %zext_ln1340

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="80" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="63" op_2_bw="32">
<![CDATA[
:53 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V, i32 24

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="1">
<![CDATA[
:54 %zext_ln671 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln671"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
:55 %tmp_59 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_19, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:56 %val = select i1 %isNeg, i16 %zext_ln671, i16 %tmp_59

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:57 %result_V_41 = sub i16 0, i16 %val

]]></Node>
<StgValue><ssdm name="result_V_41"/></StgValue>
</operation>

<operation id="85" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:58 %result_V = select i1 %p_Result_s, i16 %result_V_41, i16 %val

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
:60 %data_V_13 = bitcast i32 %dc_12

]]></Node>
<StgValue><ssdm name="data_V_13"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:61 %p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_13, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:62 %tmp_90 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_13, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="23" op_0_bw="32">
<![CDATA[
:63 %tmp_91 = trunc i32 %data_V_13

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
:64 %mantissa_8 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_91, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_8"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="63" op_0_bw="25">
<![CDATA[
:65 %zext_ln15_8 = zext i25 %mantissa_8

]]></Node>
<StgValue><ssdm name="zext_ln15_8"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="8">
<![CDATA[
:66 %zext_ln344_8 = zext i8 %tmp_90

]]></Node>
<StgValue><ssdm name="zext_ln344_8"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:67 %add_ln344_8 = add i9 %zext_ln344_8, i9 385

]]></Node>
<StgValue><ssdm name="add_ln344_8"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:68 %isNeg_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln344_8, i32 8

]]></Node>
<StgValue><ssdm name="isNeg_8"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:69 %sub_ln1364_7 = sub i8 127, i8 %tmp_90

]]></Node>
<StgValue><ssdm name="sub_ln1364_7"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="8">
<![CDATA[
:70 %sext_ln1364_8 = sext i8 %sub_ln1364_7

]]></Node>
<StgValue><ssdm name="sext_ln1364_8"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:71 %ush_8 = select i1 %isNeg_8, i9 %sext_ln1364_8, i9 %add_ln344_8

]]></Node>
<StgValue><ssdm name="ush_8"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="9">
<![CDATA[
:72 %sext_ln1340_8 = sext i9 %ush_8

]]></Node>
<StgValue><ssdm name="sext_ln1340_8"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="63" op_0_bw="32">
<![CDATA[
:73 %zext_ln1340_8 = zext i32 %sext_ln1340_8

]]></Node>
<StgValue><ssdm name="zext_ln1340_8"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:74 %r_V_20 = lshr i63 %zext_ln15_8, i63 %zext_ln1340_8

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:75 %r_V_21 = shl i63 %zext_ln15_8, i63 %zext_ln1340_8

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="63" op_2_bw="32">
<![CDATA[
:76 %tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V_20, i32 24

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="1">
<![CDATA[
:77 %zext_ln671_8 = zext i1 %tmp_82

]]></Node>
<StgValue><ssdm name="zext_ln671_8"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
:78 %tmp_61 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_21, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:79 %val_8 = select i1 %isNeg_8, i16 %zext_ln671_8, i16 %tmp_61

]]></Node>
<StgValue><ssdm name="val_8"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:80 %result_V_44 = sub i16 0, i16 %val_8

]]></Node>
<StgValue><ssdm name="result_V_44"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:81 %result_V_48 = select i1 %p_Result_14, i16 %result_V_44, i16 %val_8

]]></Node>
<StgValue><ssdm name="result_V_48"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
:83 %data_V_14 = bitcast i32 %dc_13

]]></Node>
<StgValue><ssdm name="data_V_14"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:84 %p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_14, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:85 %tmp_92 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_14, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="23" op_0_bw="32">
<![CDATA[
:86 %tmp_93 = trunc i32 %data_V_14

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
:87 %mantissa_9 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_93, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_9"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="63" op_0_bw="25">
<![CDATA[
:88 %zext_ln15_9 = zext i25 %mantissa_9

]]></Node>
<StgValue><ssdm name="zext_ln15_9"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="8">
<![CDATA[
:89 %zext_ln344_9 = zext i8 %tmp_92

]]></Node>
<StgValue><ssdm name="zext_ln344_9"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:90 %add_ln344_9 = add i9 %zext_ln344_9, i9 385

]]></Node>
<StgValue><ssdm name="add_ln344_9"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:91 %isNeg_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln344_9, i32 8

]]></Node>
<StgValue><ssdm name="isNeg_9"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:92 %sub_ln1364_8 = sub i8 127, i8 %tmp_92

]]></Node>
<StgValue><ssdm name="sub_ln1364_8"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="8">
<![CDATA[
:93 %sext_ln1364_9 = sext i8 %sub_ln1364_8

]]></Node>
<StgValue><ssdm name="sext_ln1364_9"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:94 %ush_9 = select i1 %isNeg_9, i9 %sext_ln1364_9, i9 %add_ln344_9

]]></Node>
<StgValue><ssdm name="ush_9"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="9">
<![CDATA[
:95 %sext_ln1340_9 = sext i9 %ush_9

]]></Node>
<StgValue><ssdm name="sext_ln1340_9"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="63" op_0_bw="32">
<![CDATA[
:96 %zext_ln1340_9 = zext i32 %sext_ln1340_9

]]></Node>
<StgValue><ssdm name="zext_ln1340_9"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:97 %r_V_22 = lshr i63 %zext_ln15_9, i63 %zext_ln1340_9

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:98 %r_V_23 = shl i63 %zext_ln15_9, i63 %zext_ln1340_9

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="63" op_2_bw="32">
<![CDATA[
:99 %tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V_22, i32 24

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="1">
<![CDATA[
:100 %zext_ln671_9 = zext i1 %tmp_87

]]></Node>
<StgValue><ssdm name="zext_ln671_9"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
:101 %tmp_63 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_23, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:102 %val_9 = select i1 %isNeg_9, i16 %zext_ln671_9, i16 %tmp_63

]]></Node>
<StgValue><ssdm name="val_9"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:103 %result_V_47 = sub i16 0, i16 %val_9

]]></Node>
<StgValue><ssdm name="result_V_47"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:104 %result_V_49 = select i1 %p_Result_15, i16 %result_V_47, i16 %val_9

]]></Node>
<StgValue><ssdm name="result_V_49"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="48" op_0_bw="48" op_1_bw="16">
<![CDATA[
:105 %mrv = insertvalue i48 <undef>, i16 %result_V

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="48" op_0_bw="48" op_1_bw="16">
<![CDATA[
:106 %mrv_1 = insertvalue i48 %mrv, i16 %result_V_48

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="48" op_0_bw="48" op_1_bw="16">
<![CDATA[
:107 %mrv_2 = insertvalue i48 %mrv_1, i16 %result_V_49

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="48">
<![CDATA[
:108 %ret_ln34 = ret i48 %mrv_2

]]></Node>
<StgValue><ssdm name="ret_ln34"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
