```verilog
module top_module( 
    input a, b, cin,
    output cout, sum );

    // Full adder logic
    assign sum = a ^ b ^ cin; // XOR to calculate the sum
    assign cout = (a & b) | (b & cin) | (cin & a); // OR and AND to calculate the carry-out

endmodule
```