INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/CLA_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/adder_CLA_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_CLA_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/and_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/half_adders.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adders
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/pip_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/xor_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sources_1/new/parallel_multiplier_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_multiplier_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.srcs/sim_1/new/tb_para_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_para_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/GitHub/CmpE125/Lab5/Pipelined Multiplier/Pipelined Multiplier.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
