    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; CapSense_CSD_CompCH0_ctComp
CapSense_CSD_CompCH0_ctComp__CLK EQU CYREG_CMP1_CLK
CapSense_CSD_CompCH0_ctComp__CMP_MASK EQU 0x02
CapSense_CSD_CompCH0_ctComp__CMP_NUMBER EQU 1
CapSense_CSD_CompCH0_ctComp__CR EQU CYREG_CMP1_CR
CapSense_CSD_CompCH0_ctComp__LUT__CR EQU CYREG_LUT1_CR
CapSense_CSD_CompCH0_ctComp__LUT__MSK EQU CYREG_LUT_MSK
CapSense_CSD_CompCH0_ctComp__LUT__MSK_MASK EQU 0x02
CapSense_CSD_CompCH0_ctComp__LUT__MSK_SHIFT EQU 1
CapSense_CSD_CompCH0_ctComp__LUT__MX EQU CYREG_LUT1_MX
CapSense_CSD_CompCH0_ctComp__LUT__SR EQU CYREG_LUT_SR
CapSense_CSD_CompCH0_ctComp__LUT__SR_MASK EQU 0x02
CapSense_CSD_CompCH0_ctComp__LUT__SR_SHIFT EQU 1
CapSense_CSD_CompCH0_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
CapSense_CSD_CompCH0_ctComp__PM_ACT_MSK EQU 0x02
CapSense_CSD_CompCH0_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
CapSense_CSD_CompCH0_ctComp__PM_STBY_MSK EQU 0x02
CapSense_CSD_CompCH0_ctComp__SW0 EQU CYREG_CMP1_SW0
CapSense_CSD_CompCH0_ctComp__SW2 EQU CYREG_CMP1_SW2
CapSense_CSD_CompCH0_ctComp__SW3 EQU CYREG_CMP1_SW3
CapSense_CSD_CompCH0_ctComp__SW4 EQU CYREG_CMP1_SW4
CapSense_CSD_CompCH0_ctComp__SW6 EQU CYREG_CMP1_SW6
CapSense_CSD_CompCH0_ctComp__TR0 EQU CYREG_CMP1_TR0
CapSense_CSD_CompCH0_ctComp__TR1 EQU CYREG_CMP1_TR1
CapSense_CSD_CompCH0_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR0
CapSense_CSD_CompCH0_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
CapSense_CSD_CompCH0_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR1
CapSense_CSD_CompCH0_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
CapSense_CSD_CompCH0_ctComp__WRK EQU CYREG_CMP_WRK
CapSense_CSD_CompCH0_ctComp__WRK_MASK EQU 0x02
CapSense_CSD_CompCH0_ctComp__WRK_SHIFT EQU 1

; CapSense_CSD_IdacCH0_viDAC8
CapSense_CSD_IdacCH0_viDAC8__CR0 EQU CYREG_DAC3_CR0
CapSense_CSD_IdacCH0_viDAC8__CR1 EQU CYREG_DAC3_CR1
CapSense_CSD_IdacCH0_viDAC8__D EQU CYREG_DAC3_D
CapSense_CSD_IdacCH0_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
CapSense_CSD_IdacCH0_viDAC8__PM_ACT_MSK EQU 0x08
CapSense_CSD_IdacCH0_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
CapSense_CSD_IdacCH0_viDAC8__PM_STBY_MSK EQU 0x08
CapSense_CSD_IdacCH0_viDAC8__STROBE EQU CYREG_DAC3_STROBE
CapSense_CSD_IdacCH0_viDAC8__SW0 EQU CYREG_DAC3_SW0
CapSense_CSD_IdacCH0_viDAC8__SW2 EQU CYREG_DAC3_SW2
CapSense_CSD_IdacCH0_viDAC8__SW3 EQU CYREG_DAC3_SW3
CapSense_CSD_IdacCH0_viDAC8__SW4 EQU CYREG_DAC3_SW4
CapSense_CSD_IdacCH0_viDAC8__TR EQU CYREG_DAC3_TR
CapSense_CSD_IdacCH0_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
CapSense_CSD_IdacCH0_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
CapSense_CSD_IdacCH0_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
CapSense_CSD_IdacCH0_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
CapSense_CSD_IdacCH0_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
CapSense_CSD_IdacCH0_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
CapSense_CSD_IdacCH0_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
CapSense_CSD_IdacCH0_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
CapSense_CSD_IdacCH0_viDAC8__TST EQU CYREG_DAC3_TST

; UART_RXInternalInterrupt
UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_RXInternalInterrupt__INTC_MASK EQU 0x02
UART_RXInternalInterrupt__INTC_NUMBER EQU 1
UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_TXInternalInterrupt
UART_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_TXInternalInterrupt__INTC_MASK EQU 0x04
UART_TXInternalInterrupt__INTC_NUMBER EQU 2
UART_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
UART_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; CapSense_CSD_MeasureCH0
CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
CapSense_CSD_MeasureCH0_UDB_Counter_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
CapSense_CSD_MeasureCH0_UDB_Counter_u0__A0_REG EQU CYREG_B0_UDB03_A0
CapSense_CSD_MeasureCH0_UDB_Counter_u0__A1_REG EQU CYREG_B0_UDB03_A1
CapSense_CSD_MeasureCH0_UDB_Counter_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
CapSense_CSD_MeasureCH0_UDB_Counter_u0__D0_REG EQU CYREG_B0_UDB03_D0
CapSense_CSD_MeasureCH0_UDB_Counter_u0__D1_REG EQU CYREG_B0_UDB03_D1
CapSense_CSD_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
CapSense_CSD_MeasureCH0_UDB_Counter_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
CapSense_CSD_MeasureCH0_UDB_Counter_u0__F0_REG EQU CYREG_B0_UDB03_F0
CapSense_CSD_MeasureCH0_UDB_Counter_u0__F1_REG EQU CYREG_B0_UDB03_F1
CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
CapSense_CSD_MeasureCH0_UDB_Window_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
CapSense_CSD_MeasureCH0_UDB_Window_u0__A0_REG EQU CYREG_B1_UDB07_A0
CapSense_CSD_MeasureCH0_UDB_Window_u0__A1_REG EQU CYREG_B1_UDB07_A1
CapSense_CSD_MeasureCH0_UDB_Window_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
CapSense_CSD_MeasureCH0_UDB_Window_u0__D0_REG EQU CYREG_B1_UDB07_D0
CapSense_CSD_MeasureCH0_UDB_Window_u0__D1_REG EQU CYREG_B1_UDB07_D1
CapSense_CSD_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
CapSense_CSD_MeasureCH0_UDB_Window_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
CapSense_CSD_MeasureCH0_UDB_Window_u0__F0_REG EQU CYREG_B1_UDB07_F0
CapSense_CSD_MeasureCH0_UDB_Window_u0__F1_REG EQU CYREG_B1_UDB07_F1
CapSense_CSD_MeasureCH0_UDB_Window_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
CapSense_CSD_MeasureCH0_UDB_Window_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL

; CapSense_CSD_ClockGen
CapSense_CSD_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
CapSense_CSD_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
CapSense_CSD_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
CapSense_CSD_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
CapSense_CSD_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
CapSense_CSD_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
CapSense_CSD_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
CapSense_CSD_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
CapSense_CSD_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
CapSense_CSD_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
CapSense_CSD_ClockGen_ScanSpeed__CONTROL_REG EQU CYREG_B1_UDB06_CTL
CapSense_CSD_ClockGen_ScanSpeed__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
CapSense_CSD_ClockGen_ScanSpeed__COUNT_REG EQU CYREG_B1_UDB06_CTL
CapSense_CSD_ClockGen_ScanSpeed__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
CapSense_CSD_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
CapSense_CSD_ClockGen_ScanSpeed__PERIOD_REG EQU CYREG_B1_UDB06_MSK
CapSense_CSD_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__0__MASK EQU 0x01
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__0__POS EQU 0
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__1__MASK EQU 0x02
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__1__POS EQU 1
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__2__MASK EQU 0x04
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__2__POS EQU 2
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB07_CTL
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__MASK EQU 0x07
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__A0_REG EQU CYREG_B1_UDB06_A0
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__A1_REG EQU CYREG_B1_UDB06_A1
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__D0_REG EQU CYREG_B1_UDB06_D0
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__D1_REG EQU CYREG_B1_UDB06_D1
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__F0_REG EQU CYREG_B1_UDB06_F0
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__F1_REG EQU CYREG_B1_UDB06_F1
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL

; CapSense_CSD_IntClock
CapSense_CSD_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CapSense_CSD_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CapSense_CSD_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CapSense_CSD_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
CapSense_CSD_IntClock__INDEX EQU 0x00
CapSense_CSD_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CapSense_CSD_IntClock__PM_ACT_MSK EQU 0x01
CapSense_CSD_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CapSense_CSD_IntClock__PM_STBY_MSK EQU 0x01

; CapSense_CSD_CmodCH0
CapSense_CSD_CmodCH0__0__MASK EQU 0x20
CapSense_CSD_CmodCH0__0__PC EQU CYREG_IO_PC_PRT15_PC5
CapSense_CSD_CmodCH0__0__PORT EQU 15
CapSense_CSD_CmodCH0__0__SHIFT EQU 5
CapSense_CSD_CmodCH0__AG EQU CYREG_PRT15_AG
CapSense_CSD_CmodCH0__AMUX EQU CYREG_PRT15_AMUX
CapSense_CSD_CmodCH0__BIE EQU CYREG_PRT15_BIE
CapSense_CSD_CmodCH0__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CapSense_CSD_CmodCH0__BYP EQU CYREG_PRT15_BYP
CapSense_CSD_CmodCH0__CTL EQU CYREG_PRT15_CTL
CapSense_CSD_CmodCH0__Cmod_CH0__MASK EQU 0x20
CapSense_CSD_CmodCH0__Cmod_CH0__PC EQU CYREG_IO_PC_PRT15_PC5
CapSense_CSD_CmodCH0__Cmod_CH0__PORT EQU 15
CapSense_CSD_CmodCH0__Cmod_CH0__SHIFT EQU 5
CapSense_CSD_CmodCH0__DM0 EQU CYREG_PRT15_DM0
CapSense_CSD_CmodCH0__DM1 EQU CYREG_PRT15_DM1
CapSense_CSD_CmodCH0__DM2 EQU CYREG_PRT15_DM2
CapSense_CSD_CmodCH0__DR EQU CYREG_PRT15_DR
CapSense_CSD_CmodCH0__INP_DIS EQU CYREG_PRT15_INP_DIS
CapSense_CSD_CmodCH0__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CapSense_CSD_CmodCH0__LCD_EN EQU CYREG_PRT15_LCD_EN
CapSense_CSD_CmodCH0__MASK EQU 0x20
CapSense_CSD_CmodCH0__PORT EQU 15
CapSense_CSD_CmodCH0__PRT EQU CYREG_PRT15_PRT
CapSense_CSD_CmodCH0__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CapSense_CSD_CmodCH0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CapSense_CSD_CmodCH0__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CapSense_CSD_CmodCH0__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CapSense_CSD_CmodCH0__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CapSense_CSD_CmodCH0__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CapSense_CSD_CmodCH0__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CapSense_CSD_CmodCH0__PS EQU CYREG_PRT15_PS
CapSense_CSD_CmodCH0__SHIFT EQU 5
CapSense_CSD_CmodCH0__SLW EQU CYREG_PRT15_SLW

; CapSense_CSD_PortCH0
CapSense_CSD_PortCH0__0__MASK EQU 0x40
CapSense_CSD_PortCH0__0__PC EQU CYREG_PRT5_PC6
CapSense_CSD_PortCH0__0__PORT EQU 5
CapSense_CSD_PortCH0__0__SHIFT EQU 6
CapSense_CSD_PortCH0__1__MASK EQU 0x20
CapSense_CSD_PortCH0__1__PC EQU CYREG_PRT5_PC5
CapSense_CSD_PortCH0__1__PORT EQU 5
CapSense_CSD_PortCH0__1__SHIFT EQU 5
CapSense_CSD_PortCH0__2__MASK EQU 0x01
CapSense_CSD_PortCH0__2__PC EQU CYREG_PRT5_PC0
CapSense_CSD_PortCH0__2__PORT EQU 5
CapSense_CSD_PortCH0__2__SHIFT EQU 0
CapSense_CSD_PortCH0__3__MASK EQU 0x02
CapSense_CSD_PortCH0__3__PC EQU CYREG_PRT5_PC1
CapSense_CSD_PortCH0__3__PORT EQU 5
CapSense_CSD_PortCH0__3__SHIFT EQU 1
CapSense_CSD_PortCH0__4__MASK EQU 0x04
CapSense_CSD_PortCH0__4__PC EQU CYREG_PRT5_PC2
CapSense_CSD_PortCH0__4__PORT EQU 5
CapSense_CSD_PortCH0__4__SHIFT EQU 2
CapSense_CSD_PortCH0__5__MASK EQU 0x08
CapSense_CSD_PortCH0__5__PC EQU CYREG_PRT5_PC3
CapSense_CSD_PortCH0__5__PORT EQU 5
CapSense_CSD_PortCH0__5__SHIFT EQU 3
CapSense_CSD_PortCH0__6__MASK EQU 0x10
CapSense_CSD_PortCH0__6__PC EQU CYREG_PRT5_PC4
CapSense_CSD_PortCH0__6__PORT EQU 5
CapSense_CSD_PortCH0__6__SHIFT EQU 4
CapSense_CSD_PortCH0__AG EQU CYREG_PRT5_AG
CapSense_CSD_PortCH0__AMUX EQU CYREG_PRT5_AMUX
CapSense_CSD_PortCH0__BIE EQU CYREG_PRT5_BIE
CapSense_CSD_PortCH0__BIT_MASK EQU CYREG_PRT5_BIT_MASK
CapSense_CSD_PortCH0__BYP EQU CYREG_PRT5_BYP
CapSense_CSD_PortCH0__Button0__BTN__MASK EQU 0x40
CapSense_CSD_PortCH0__Button0__BTN__PC EQU CYREG_PRT5_PC6
CapSense_CSD_PortCH0__Button0__BTN__PORT EQU 5
CapSense_CSD_PortCH0__Button0__BTN__SHIFT EQU 6
CapSense_CSD_PortCH0__Button1__BTN__MASK EQU 0x20
CapSense_CSD_PortCH0__Button1__BTN__PC EQU CYREG_PRT5_PC5
CapSense_CSD_PortCH0__Button1__BTN__PORT EQU 5
CapSense_CSD_PortCH0__Button1__BTN__SHIFT EQU 5
CapSense_CSD_PortCH0__CTL EQU CYREG_PRT5_CTL
CapSense_CSD_PortCH0__DM0 EQU CYREG_PRT5_DM0
CapSense_CSD_PortCH0__DM1 EQU CYREG_PRT5_DM1
CapSense_CSD_PortCH0__DM2 EQU CYREG_PRT5_DM2
CapSense_CSD_PortCH0__DR EQU CYREG_PRT5_DR
CapSense_CSD_PortCH0__INP_DIS EQU CYREG_PRT5_INP_DIS
CapSense_CSD_PortCH0__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
CapSense_CSD_PortCH0__LCD_EN EQU CYREG_PRT5_LCD_EN
CapSense_CSD_PortCH0__LinearSlider0_e0__LS__MASK EQU 0x01
CapSense_CSD_PortCH0__LinearSlider0_e0__LS__PC EQU CYREG_PRT5_PC0
CapSense_CSD_PortCH0__LinearSlider0_e0__LS__PORT EQU 5
CapSense_CSD_PortCH0__LinearSlider0_e0__LS__SHIFT EQU 0
CapSense_CSD_PortCH0__LinearSlider0_e1__LS__MASK EQU 0x02
CapSense_CSD_PortCH0__LinearSlider0_e1__LS__PC EQU CYREG_PRT5_PC1
CapSense_CSD_PortCH0__LinearSlider0_e1__LS__PORT EQU 5
CapSense_CSD_PortCH0__LinearSlider0_e1__LS__SHIFT EQU 1
CapSense_CSD_PortCH0__LinearSlider0_e2__LS__MASK EQU 0x04
CapSense_CSD_PortCH0__LinearSlider0_e2__LS__PC EQU CYREG_PRT5_PC2
CapSense_CSD_PortCH0__LinearSlider0_e2__LS__PORT EQU 5
CapSense_CSD_PortCH0__LinearSlider0_e2__LS__SHIFT EQU 2
CapSense_CSD_PortCH0__LinearSlider0_e3__LS__MASK EQU 0x08
CapSense_CSD_PortCH0__LinearSlider0_e3__LS__PC EQU CYREG_PRT5_PC3
CapSense_CSD_PortCH0__LinearSlider0_e3__LS__PORT EQU 5
CapSense_CSD_PortCH0__LinearSlider0_e3__LS__SHIFT EQU 3
CapSense_CSD_PortCH0__LinearSlider0_e4__LS__MASK EQU 0x10
CapSense_CSD_PortCH0__LinearSlider0_e4__LS__PC EQU CYREG_PRT5_PC4
CapSense_CSD_PortCH0__LinearSlider0_e4__LS__PORT EQU 5
CapSense_CSD_PortCH0__LinearSlider0_e4__LS__SHIFT EQU 4
CapSense_CSD_PortCH0__PORT EQU 5
CapSense_CSD_PortCH0__PRT EQU CYREG_PRT5_PRT
CapSense_CSD_PortCH0__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
CapSense_CSD_PortCH0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
CapSense_CSD_PortCH0__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
CapSense_CSD_PortCH0__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
CapSense_CSD_PortCH0__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
CapSense_CSD_PortCH0__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
CapSense_CSD_PortCH0__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
CapSense_CSD_PortCH0__PS EQU CYREG_PRT5_PS
CapSense_CSD_PortCH0__SLW EQU CYREG_PRT5_SLW

; CapSense_CSD_BufCH0
CapSense_CSD_BufCH0__CFG0 EQU CYREG_CAPSR_CFG0
CapSense_CSD_BufCH0__CFG1 EQU CYREG_CAPSR_CFG1
CapSense_CSD_BufCH0__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
CapSense_CSD_BufCH0__PM_ACT_MSK EQU 0x20
CapSense_CSD_BufCH0__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
CapSense_CSD_BufCH0__PM_STBY_MSK EQU 0x20

; CapSense_CSD_IsrCH0
CapSense_CSD_IsrCH0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CapSense_CSD_IsrCH0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CapSense_CSD_IsrCH0__INTC_MASK EQU 0x01
CapSense_CSD_IsrCH0__INTC_NUMBER EQU 0
CapSense_CSD_IsrCH0__INTC_PRIOR_NUM EQU 7
CapSense_CSD_IsrCH0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
CapSense_CSD_IsrCH0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CapSense_CSD_IsrCH0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Timer_Sent_TimerUDB
Timer_Sent_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_Sent_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_Sent_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Timer_Sent_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
Timer_Sent_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_Sent_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_Sent_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_Sent_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_Sent_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_Sent_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
Timer_Sent_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_Sent_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_Sent_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Timer_Sent_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
Timer_Sent_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
Timer_Sent_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST
Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Timer_Sent_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
Timer_Sent_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
Timer_Sent_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
Timer_Sent_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
Timer_Sent_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Timer_Sent_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
Timer_Sent_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
Timer_Sent_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
Timer_Sent_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
Timer_Sent_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
Timer_Sent_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
Timer_Sent_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
Timer_Sent_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
Timer_Sent_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Timer_Sent_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
Timer_Sent_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
Timer_Sent_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
Timer_Sent_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Timer_Sent_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Timer_Sent_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
Timer_Sent_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
Timer_Sent_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
Timer_Sent_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
Timer_Sent_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Timer_Sent_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
Timer_Sent_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
Timer_Sent_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
Timer_Sent_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
Timer_Sent_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
Timer_Sent_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
Timer_Sent_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
Timer_Sent_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
Timer_Sent_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Timer_Sent_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
Timer_Sent_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
Timer_Sent_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
Timer_Sent_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_Sent_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_Sent_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Timer_Sent_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Timer_Sent_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Timer_Sent_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Timer_Sent_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Timer_Sent_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Timer_Sent_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Timer_Sent_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Timer_Sent_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB10_A0
Timer_Sent_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB10_A1
Timer_Sent_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Timer_Sent_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB10_D0
Timer_Sent_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB10_D1
Timer_Sent_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Timer_Sent_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Timer_Sent_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB10_F0
Timer_Sent_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB10_F1
Timer_Sent_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_Sent_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL

; Control_Reg_Blue
Control_Reg_Blue_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_Blue_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_Blue_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Control_Reg_Blue_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Control_Reg_Blue_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Control_Reg_Blue_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Control_Reg_Blue_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Control_Reg_Blue_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Control_Reg_Blue_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Control_Reg_Blue_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Control_Reg_Blue_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Control_Reg_Blue_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_Blue_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_Blue_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Control_Reg_Blue_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
Control_Reg_Blue_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Control_Reg_Blue_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB07_CTL
Control_Reg_Blue_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Control_Reg_Blue_Sync_ctrl_reg__MASK EQU 0x03
Control_Reg_Blue_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Control_Reg_Blue_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
Control_Reg_Blue_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL

; Control_Reg_Red
Control_Reg_Red_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_Red_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_Red_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Control_Reg_Red_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_Red_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_Red_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_Red_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_Red_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_Red_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_Red_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_Red_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_Red_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_Red_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_Red_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Control_Reg_Red_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Control_Reg_Red_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Control_Reg_Red_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Control_Reg_Red_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Control_Reg_Red_Sync_ctrl_reg__MASK EQU 0x03
Control_Reg_Red_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Control_Reg_Red_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
Control_Reg_Red_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL

; Timer_TimerUDB
Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Timer_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
Timer_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Timer_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
Timer_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Timer_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
Timer_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
Timer_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Timer_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Timer_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
Timer_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Timer_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
Timer_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Timer_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
Timer_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Timer_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB06_A0
Timer_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB06_A1
Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Timer_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB06_D0
Timer_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB06_D1
Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Timer_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB06_F0
Timer_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB06_F1

; UART_IntClock
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x01
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x02
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x02

; Control_Reg
Control_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Control_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Control_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Control_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Control_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Control_Reg_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Control_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
Control_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Control_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB10_CTL
Control_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Control_Reg_Sync_ctrl_reg__MASK EQU 0x03
Control_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Control_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
Control_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL

; LCD_LCDPort
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; Latch_Blue
Latch_Blue__0__MASK EQU 0x02
Latch_Blue__0__PC EQU CYREG_PRT3_PC1
Latch_Blue__0__PORT EQU 3
Latch_Blue__0__SHIFT EQU 1
Latch_Blue__AG EQU CYREG_PRT3_AG
Latch_Blue__AMUX EQU CYREG_PRT3_AMUX
Latch_Blue__BIE EQU CYREG_PRT3_BIE
Latch_Blue__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Latch_Blue__BYP EQU CYREG_PRT3_BYP
Latch_Blue__CTL EQU CYREG_PRT3_CTL
Latch_Blue__DM0 EQU CYREG_PRT3_DM0
Latch_Blue__DM1 EQU CYREG_PRT3_DM1
Latch_Blue__DM2 EQU CYREG_PRT3_DM2
Latch_Blue__DR EQU CYREG_PRT3_DR
Latch_Blue__INP_DIS EQU CYREG_PRT3_INP_DIS
Latch_Blue__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Latch_Blue__LCD_EN EQU CYREG_PRT3_LCD_EN
Latch_Blue__MASK EQU 0x02
Latch_Blue__PORT EQU 3
Latch_Blue__PRT EQU CYREG_PRT3_PRT
Latch_Blue__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Latch_Blue__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Latch_Blue__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Latch_Blue__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Latch_Blue__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Latch_Blue__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Latch_Blue__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Latch_Blue__PS EQU CYREG_PRT3_PS
Latch_Blue__SHIFT EQU 1
Latch_Blue__SLW EQU CYREG_PRT3_SLW

; SRCLK_Blue
SRCLK_Blue__0__MASK EQU 0x04
SRCLK_Blue__0__PC EQU CYREG_PRT3_PC2
SRCLK_Blue__0__PORT EQU 3
SRCLK_Blue__0__SHIFT EQU 2
SRCLK_Blue__AG EQU CYREG_PRT3_AG
SRCLK_Blue__AMUX EQU CYREG_PRT3_AMUX
SRCLK_Blue__BIE EQU CYREG_PRT3_BIE
SRCLK_Blue__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SRCLK_Blue__BYP EQU CYREG_PRT3_BYP
SRCLK_Blue__CTL EQU CYREG_PRT3_CTL
SRCLK_Blue__DM0 EQU CYREG_PRT3_DM0
SRCLK_Blue__DM1 EQU CYREG_PRT3_DM1
SRCLK_Blue__DM2 EQU CYREG_PRT3_DM2
SRCLK_Blue__DR EQU CYREG_PRT3_DR
SRCLK_Blue__INP_DIS EQU CYREG_PRT3_INP_DIS
SRCLK_Blue__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SRCLK_Blue__LCD_EN EQU CYREG_PRT3_LCD_EN
SRCLK_Blue__MASK EQU 0x04
SRCLK_Blue__PORT EQU 3
SRCLK_Blue__PRT EQU CYREG_PRT3_PRT
SRCLK_Blue__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SRCLK_Blue__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SRCLK_Blue__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SRCLK_Blue__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SRCLK_Blue__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SRCLK_Blue__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SRCLK_Blue__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SRCLK_Blue__PS EQU CYREG_PRT3_PS
SRCLK_Blue__SHIFT EQU 2
SRCLK_Blue__SLW EQU CYREG_PRT3_SLW

; UART_BUART
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB04_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB04_ST
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB04_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB04_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB04_MSK
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB05_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB05_ST
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB00_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB00_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB00_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB00_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB00_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB00_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB03_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB03_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB01_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB01_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB01_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB01_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB01_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB01_F1

; isr_flash
isr_flash__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_flash__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_flash__INTC_MASK EQU 0x10
isr_flash__INTC_NUMBER EQU 4
isr_flash__INTC_PRIOR_NUM EQU 7
isr_flash__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_flash__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_flash__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_sleep
isr_sleep__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_sleep__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_sleep__INTC_MASK EQU 0x20
isr_sleep__INTC_NUMBER EQU 5
isr_sleep__INTC_PRIOR_NUM EQU 7
isr_sleep__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_sleep__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_sleep__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Latch_Red
Latch_Red__0__MASK EQU 0x10
Latch_Red__0__PC EQU CYREG_PRT1_PC4
Latch_Red__0__PORT EQU 1
Latch_Red__0__SHIFT EQU 4
Latch_Red__AG EQU CYREG_PRT1_AG
Latch_Red__AMUX EQU CYREG_PRT1_AMUX
Latch_Red__BIE EQU CYREG_PRT1_BIE
Latch_Red__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Latch_Red__BYP EQU CYREG_PRT1_BYP
Latch_Red__CTL EQU CYREG_PRT1_CTL
Latch_Red__DM0 EQU CYREG_PRT1_DM0
Latch_Red__DM1 EQU CYREG_PRT1_DM1
Latch_Red__DM2 EQU CYREG_PRT1_DM2
Latch_Red__DR EQU CYREG_PRT1_DR
Latch_Red__INP_DIS EQU CYREG_PRT1_INP_DIS
Latch_Red__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Latch_Red__LCD_EN EQU CYREG_PRT1_LCD_EN
Latch_Red__MASK EQU 0x10
Latch_Red__PORT EQU 1
Latch_Red__PRT EQU CYREG_PRT1_PRT
Latch_Red__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Latch_Red__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Latch_Red__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Latch_Red__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Latch_Red__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Latch_Red__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Latch_Red__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Latch_Red__PS EQU CYREG_PRT1_PS
Latch_Red__SHIFT EQU 4
Latch_Red__SLW EQU CYREG_PRT1_SLW

; SRCLK_Red
SRCLK_Red__0__MASK EQU 0x40
SRCLK_Red__0__PC EQU CYREG_PRT1_PC6
SRCLK_Red__0__PORT EQU 1
SRCLK_Red__0__SHIFT EQU 6
SRCLK_Red__AG EQU CYREG_PRT1_AG
SRCLK_Red__AMUX EQU CYREG_PRT1_AMUX
SRCLK_Red__BIE EQU CYREG_PRT1_BIE
SRCLK_Red__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SRCLK_Red__BYP EQU CYREG_PRT1_BYP
SRCLK_Red__CTL EQU CYREG_PRT1_CTL
SRCLK_Red__DM0 EQU CYREG_PRT1_DM0
SRCLK_Red__DM1 EQU CYREG_PRT1_DM1
SRCLK_Red__DM2 EQU CYREG_PRT1_DM2
SRCLK_Red__DR EQU CYREG_PRT1_DR
SRCLK_Red__INP_DIS EQU CYREG_PRT1_INP_DIS
SRCLK_Red__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SRCLK_Red__LCD_EN EQU CYREG_PRT1_LCD_EN
SRCLK_Red__MASK EQU 0x40
SRCLK_Red__PORT EQU 1
SRCLK_Red__PRT EQU CYREG_PRT1_PRT
SRCLK_Red__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SRCLK_Red__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SRCLK_Red__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SRCLK_Red__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SRCLK_Red__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SRCLK_Red__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SRCLK_Red__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SRCLK_Red__PS EQU CYREG_PRT1_PS
SRCLK_Red__SHIFT EQU 6
SRCLK_Red__SLW EQU CYREG_PRT1_SLW

; isr_Sent
isr_Sent__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Sent__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Sent__INTC_MASK EQU 0x08
isr_Sent__INTC_NUMBER EQU 3
isr_Sent__INTC_PRIOR_NUM EQU 7
isr_Sent__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_Sent__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Sent__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SER_Blue
SER_Blue__0__MASK EQU 0x01
SER_Blue__0__PC EQU CYREG_PRT3_PC0
SER_Blue__0__PORT EQU 3
SER_Blue__0__SHIFT EQU 0
SER_Blue__AG EQU CYREG_PRT3_AG
SER_Blue__AMUX EQU CYREG_PRT3_AMUX
SER_Blue__BIE EQU CYREG_PRT3_BIE
SER_Blue__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SER_Blue__BYP EQU CYREG_PRT3_BYP
SER_Blue__CTL EQU CYREG_PRT3_CTL
SER_Blue__DM0 EQU CYREG_PRT3_DM0
SER_Blue__DM1 EQU CYREG_PRT3_DM1
SER_Blue__DM2 EQU CYREG_PRT3_DM2
SER_Blue__DR EQU CYREG_PRT3_DR
SER_Blue__INP_DIS EQU CYREG_PRT3_INP_DIS
SER_Blue__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SER_Blue__LCD_EN EQU CYREG_PRT3_LCD_EN
SER_Blue__MASK EQU 0x01
SER_Blue__PORT EQU 3
SER_Blue__PRT EQU CYREG_PRT3_PRT
SER_Blue__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SER_Blue__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SER_Blue__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SER_Blue__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SER_Blue__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SER_Blue__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SER_Blue__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SER_Blue__PS EQU CYREG_PRT3_PS
SER_Blue__SHIFT EQU 0
SER_Blue__SLW EQU CYREG_PRT3_SLW

; SER_Red
SER_Red__0__MASK EQU 0x04
SER_Red__0__PC EQU CYREG_PRT1_PC2
SER_Red__0__PORT EQU 1
SER_Red__0__SHIFT EQU 2
SER_Red__AG EQU CYREG_PRT1_AG
SER_Red__AMUX EQU CYREG_PRT1_AMUX
SER_Red__BIE EQU CYREG_PRT1_BIE
SER_Red__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SER_Red__BYP EQU CYREG_PRT1_BYP
SER_Red__CTL EQU CYREG_PRT1_CTL
SER_Red__DM0 EQU CYREG_PRT1_DM0
SER_Red__DM1 EQU CYREG_PRT1_DM1
SER_Red__DM2 EQU CYREG_PRT1_DM2
SER_Red__DR EQU CYREG_PRT1_DR
SER_Red__INP_DIS EQU CYREG_PRT1_INP_DIS
SER_Red__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SER_Red__LCD_EN EQU CYREG_PRT1_LCD_EN
SER_Red__MASK EQU 0x04
SER_Red__PORT EQU 1
SER_Red__PRT EQU CYREG_PRT1_PRT
SER_Red__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SER_Red__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SER_Red__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SER_Red__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SER_Red__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SER_Red__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SER_Red__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SER_Red__PS EQU CYREG_PRT1_PS
SER_Red__SHIFT EQU 2
SER_Red__SLW EQU CYREG_PRT1_SLW

; Latch
Latch__0__MASK EQU 0x40
Latch__0__PC EQU CYREG_PRT12_PC6
Latch__0__PORT EQU 12
Latch__0__SHIFT EQU 6
Latch__AG EQU CYREG_PRT12_AG
Latch__BIE EQU CYREG_PRT12_BIE
Latch__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Latch__BYP EQU CYREG_PRT12_BYP
Latch__DM0 EQU CYREG_PRT12_DM0
Latch__DM1 EQU CYREG_PRT12_DM1
Latch__DM2 EQU CYREG_PRT12_DM2
Latch__DR EQU CYREG_PRT12_DR
Latch__INP_DIS EQU CYREG_PRT12_INP_DIS
Latch__MASK EQU 0x40
Latch__PORT EQU 12
Latch__PRT EQU CYREG_PRT12_PRT
Latch__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Latch__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Latch__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Latch__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Latch__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Latch__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Latch__PS EQU CYREG_PRT12_PS
Latch__SHIFT EQU 6
Latch__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Latch__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Latch__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Latch__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Latch__SLW EQU CYREG_PRT12_SLW

; SRCLK
SRCLK__0__MASK EQU 0x20
SRCLK__0__PC EQU CYREG_PRT12_PC5
SRCLK__0__PORT EQU 12
SRCLK__0__SHIFT EQU 5
SRCLK__AG EQU CYREG_PRT12_AG
SRCLK__BIE EQU CYREG_PRT12_BIE
SRCLK__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SRCLK__BYP EQU CYREG_PRT12_BYP
SRCLK__DM0 EQU CYREG_PRT12_DM0
SRCLK__DM1 EQU CYREG_PRT12_DM1
SRCLK__DM2 EQU CYREG_PRT12_DM2
SRCLK__DR EQU CYREG_PRT12_DR
SRCLK__INP_DIS EQU CYREG_PRT12_INP_DIS
SRCLK__MASK EQU 0x20
SRCLK__PORT EQU 12
SRCLK__PRT EQU CYREG_PRT12_PRT
SRCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SRCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SRCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SRCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SRCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SRCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SRCLK__PS EQU CYREG_PRT12_PS
SRCLK__SHIFT EQU 5
SRCLK__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SRCLK__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SRCLK__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SRCLK__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SRCLK__SLW EQU CYREG_PRT12_SLW

; SRCLR
SRCLR__0__MASK EQU 0x10
SRCLR__0__PC EQU CYREG_PRT12_PC4
SRCLR__0__PORT EQU 12
SRCLR__0__SHIFT EQU 4
SRCLR__AG EQU CYREG_PRT12_AG
SRCLR__BIE EQU CYREG_PRT12_BIE
SRCLR__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SRCLR__BYP EQU CYREG_PRT12_BYP
SRCLR__DM0 EQU CYREG_PRT12_DM0
SRCLR__DM1 EQU CYREG_PRT12_DM1
SRCLR__DM2 EQU CYREG_PRT12_DM2
SRCLR__DR EQU CYREG_PRT12_DR
SRCLR__INP_DIS EQU CYREG_PRT12_INP_DIS
SRCLR__MASK EQU 0x10
SRCLR__PORT EQU 12
SRCLR__PRT EQU CYREG_PRT12_PRT
SRCLR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SRCLR__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SRCLR__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SRCLR__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SRCLR__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SRCLR__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SRCLR__PS EQU CYREG_PRT12_PS
SRCLR__SHIFT EQU 4
SRCLR__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SRCLR__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SRCLR__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SRCLR__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SRCLR__SLW EQU CYREG_PRT12_SLW

; Rx_1
Rx_1__0__MASK EQU 0x01
Rx_1__0__PC EQU CYREG_PRT0_PC0
Rx_1__0__PORT EQU 0
Rx_1__0__SHIFT EQU 0
Rx_1__AG EQU CYREG_PRT0_AG
Rx_1__AMUX EQU CYREG_PRT0_AMUX
Rx_1__BIE EQU CYREG_PRT0_BIE
Rx_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rx_1__BYP EQU CYREG_PRT0_BYP
Rx_1__CTL EQU CYREG_PRT0_CTL
Rx_1__DM0 EQU CYREG_PRT0_DM0
Rx_1__DM1 EQU CYREG_PRT0_DM1
Rx_1__DM2 EQU CYREG_PRT0_DM2
Rx_1__DR EQU CYREG_PRT0_DR
Rx_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Rx_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Rx_1__MASK EQU 0x01
Rx_1__PORT EQU 0
Rx_1__PRT EQU CYREG_PRT0_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rx_1__PS EQU CYREG_PRT0_PS
Rx_1__SHIFT EQU 0
Rx_1__SLW EQU CYREG_PRT0_SLW

; Tx_1
Tx_1__0__MASK EQU 0x02
Tx_1__0__PC EQU CYREG_PRT0_PC1
Tx_1__0__PORT EQU 0
Tx_1__0__SHIFT EQU 1
Tx_1__AG EQU CYREG_PRT0_AG
Tx_1__AMUX EQU CYREG_PRT0_AMUX
Tx_1__BIE EQU CYREG_PRT0_BIE
Tx_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Tx_1__BYP EQU CYREG_PRT0_BYP
Tx_1__CTL EQU CYREG_PRT0_CTL
Tx_1__DM0 EQU CYREG_PRT0_DM0
Tx_1__DM1 EQU CYREG_PRT0_DM1
Tx_1__DM2 EQU CYREG_PRT0_DM2
Tx_1__DR EQU CYREG_PRT0_DR
Tx_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Tx_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Tx_1__MASK EQU 0x02
Tx_1__PORT EQU 0
Tx_1__PRT EQU CYREG_PRT0_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Tx_1__PS EQU CYREG_PRT0_PS
Tx_1__SHIFT EQU 1
Tx_1__SLW EQU CYREG_PRT0_SLW

; SER
SER__0__MASK EQU 0x01
SER__0__PC EQU CYREG_PRT6_PC0
SER__0__PORT EQU 6
SER__0__SHIFT EQU 0
SER__AG EQU CYREG_PRT6_AG
SER__AMUX EQU CYREG_PRT6_AMUX
SER__BIE EQU CYREG_PRT6_BIE
SER__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SER__BYP EQU CYREG_PRT6_BYP
SER__CTL EQU CYREG_PRT6_CTL
SER__DM0 EQU CYREG_PRT6_DM0
SER__DM1 EQU CYREG_PRT6_DM1
SER__DM2 EQU CYREG_PRT6_DM2
SER__DR EQU CYREG_PRT6_DR
SER__INP_DIS EQU CYREG_PRT6_INP_DIS
SER__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SER__LCD_EN EQU CYREG_PRT6_LCD_EN
SER__MASK EQU 0x01
SER__PORT EQU 6
SER__PRT EQU CYREG_PRT6_PRT
SER__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SER__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SER__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SER__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SER__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SER__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SER__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SER__PS EQU CYREG_PRT6_PS
SER__SHIFT EQU 0
SER__SLW EQU CYREG_PRT6_SLW

; OE
OE__0__MASK EQU 0x80
OE__0__PC EQU CYREG_PRT12_PC7
OE__0__PORT EQU 12
OE__0__SHIFT EQU 7
OE__AG EQU CYREG_PRT12_AG
OE__BIE EQU CYREG_PRT12_BIE
OE__BIT_MASK EQU CYREG_PRT12_BIT_MASK
OE__BYP EQU CYREG_PRT12_BYP
OE__DM0 EQU CYREG_PRT12_DM0
OE__DM1 EQU CYREG_PRT12_DM1
OE__DM2 EQU CYREG_PRT12_DM2
OE__DR EQU CYREG_PRT12_DR
OE__INP_DIS EQU CYREG_PRT12_INP_DIS
OE__MASK EQU 0x80
OE__PORT EQU 12
OE__PRT EQU CYREG_PRT12_PRT
OE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
OE__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
OE__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
OE__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
OE__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
OE__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
OE__PS EQU CYREG_PRT12_PS
OE__SHIFT EQU 7
OE__SIO_CFG EQU CYREG_PRT12_SIO_CFG
OE__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
OE__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
OE__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
OE__SLW EQU CYREG_PRT12_SLW

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_MEMBER_5B EQU 3
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 3
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC5LP
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_5A EQU 2
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000001F
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
