

Microchip MPLAB XC8 Assembler V2.20 build 20200408173844 
                                                                                               Thu Aug 20 19:39:28 2020

Microchip MPLAB XC8 C Compiler v2.20 (Free license) build 20200408173844 Og1 
     1                           	processor	18F2550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F2550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     
    48                           ; #config settings
    49                           
    50                           	psect	cinit
    51  007FF2                     __pcinit:
    52                           	callstack 0
    53  007FF2                     start_initialization:
    54                           	callstack 0
    55  007FF2                     __initialization:
    56                           	callstack 0
    57  007FF2                     end_of_initialization:
    58                           	callstack 0
    59  007FF2                     __end_of__initialization:
    60                           	callstack 0
    61  007FF2  0100               	movlb	0
    62  007FF4  EFFC  F03F         	goto	_main	;jump to C main() function
    63                           
    64                           	psect	cstackCOMRAM
    65  000000                     __pcstackCOMRAM:
    66                           	callstack 0
    67  000000                     
    68                           ; 1 bytes @ 0x0
    69 ;;
    70 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    71 ;;
    72 ;; *************** function _main *****************
    73 ;; Defined at:
    74 ;;		line 50 in file "main.c"
    75 ;; Parameters:    Size  Location     Type
    76 ;;		None
    77 ;; Auto vars:     Size  Location     Type
    78 ;;		None
    79 ;; Return value:  Size  Location     Type
    80 ;;                  1    wreg      void 
    81 ;; Registers used:
    82 ;;		None
    83 ;; Tracked objects:
    84 ;;		On entry : 0/0
    85 ;;		On exit  : 0/0
    86 ;;		Unchanged: 0/0
    87 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    88 ;;      Params:         0       0       0       0       0       0       0       0       0
    89 ;;      Locals:         0       0       0       0       0       0       0       0       0
    90 ;;      Temps:          0       0       0       0       0       0       0       0       0
    91 ;;      Totals:         0       0       0       0       0       0       0       0       0
    92 ;;Total ram usage:        0 bytes
    93 ;; This function calls:
    94 ;;		Nothing
    95 ;; This function is called by:
    96 ;;		Startup code after reset
    97 ;; This function uses a non-reentrant model
    98 ;;
    99                           
   100                           	psect	text0
   101  007FF8                     __ptext0:
   102                           	callstack 0
   103  007FF8                     _main:
   104                           	callstack 31
   105  007FF8                     l5:
   106  007FF8  EFFC  F03F         	goto	l5
   107  007FFC  EF00  F000         	goto	start
   108  008000                     __end_of_main:
   109                           	callstack 0
   110  0000                     
   111                           	psect	rparam
   112  0000                     
   113                           	psect	idloc
   114                           
   115                           ;Config register IDLOC0 @ 0x200000
   116                           ;	unspecified, using default values
   117  200000                     	org	2097152
   118  200000  FF                 	db	255
   119                           
   120                           ;Config register IDLOC1 @ 0x200001
   121                           ;	unspecified, using default values
   122  200001                     	org	2097153
   123  200001  FF                 	db	255
   124                           
   125                           ;Config register IDLOC2 @ 0x200002
   126                           ;	unspecified, using default values
   127  200002                     	org	2097154
   128  200002  FF                 	db	255
   129                           
   130                           ;Config register IDLOC3 @ 0x200003
   131                           ;	unspecified, using default values
   132  200003                     	org	2097155
   133  200003  FF                 	db	255
   134                           
   135                           ;Config register IDLOC4 @ 0x200004
   136                           ;	unspecified, using default values
   137  200004                     	org	2097156
   138  200004  FF                 	db	255
   139                           
   140                           ;Config register IDLOC5 @ 0x200005
   141                           ;	unspecified, using default values
   142  200005                     	org	2097157
   143  200005  FF                 	db	255
   144                           
   145                           ;Config register IDLOC6 @ 0x200006
   146                           ;	unspecified, using default values
   147  200006                     	org	2097158
   148  200006  FF                 	db	255
   149                           
   150                           ;Config register IDLOC7 @ 0x200007
   151                           ;	unspecified, using default values
   152  200007                     	org	2097159
   153  200007  FF                 	db	255
   154                           
   155                           	psect	config
   156                           
   157                           ;Config register CONFIG1L @ 0x300000
   158                           ;	PLL Prescaler Selection bits
   159                           ;	PLLDIV = 5, Divide by 5 (20 MHz oscillator input)
   160                           ;	System Clock Postscaler Selection bits
   161                           ;	CPUDIV = OSC3_PLL4, [Primary Oscillator Src: /3][96 MHz PLL Src: /4]
   162                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   163                           ;	USBDIV = 2, USB clock source comes from the 96 MHz PLL divided by 2
   164  300000                     	org	3145728
   165  300000  34                 	db	52
   166                           
   167                           ;Config register CONFIG1H @ 0x300001
   168                           ;	Oscillator Selection bits
   169                           ;	FOSC = HSPLL_HS, HS oscillator, PLL enabled (HSPLL)
   170                           ;	Fail-Safe Clock Monitor Enable bit
   171                           ;	FCMEN = ON, Fail-Safe Clock Monitor enabled
   172                           ;	Internal/External Oscillator Switchover bit
   173                           ;	IESO = OFF, Oscillator Switchover mode disabled
   174  300001                     	org	3145729
   175  300001  4E                 	db	78
   176                           
   177                           ;Config register CONFIG2L @ 0x300002
   178                           ;	Power-up Timer Enable bit
   179                           ;	PWRT = ON, PWRT enabled
   180                           ;	Brown-out Reset Enable bits
   181                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   182                           ;	Brown-out Reset Voltage bits
   183                           ;	BORV = 1, Setting 2 4.33V
   184                           ;	USB Voltage Regulator Enable bit
   185                           ;	VREGEN = OFF, USB voltage regulator disabled
   186  300002                     	org	3145730
   187  300002  0E                 	db	14
   188                           
   189                           ;Config register CONFIG2H @ 0x300003
   190                           ;	Watchdog Timer Enable bit
   191                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   192                           ;	Watchdog Timer Postscale Select bits
   193                           ;	WDTPS = 0xF, unprogrammed default
   194  300003                     	org	3145731
   195  300003  1E                 	db	30
   196                           
   197                           ; Padding undefined space
   198  300004                     	org	3145732
   199  300004  FF                 	db	255
   200                           
   201                           ;Config register CONFIG3H @ 0x300005
   202                           ;	CCP2 MUX bit
   203                           ;	CCP2MX = 0x1, unprogrammed default
   204                           ;	PORTB A/D Enable bit
   205                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   206                           ;	Low-Power Timer 1 Oscillator Enable bit
   207                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   208                           ;	MCLR Pin Enable bit
   209                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   210  300005                     	org	3145733
   211  300005  81                 	db	129
   212                           
   213                           ;Config register CONFIG4L @ 0x300006
   214                           ;	Stack Full/Underflow Reset Enable bit
   215                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   216                           ;	Single-Supply ICSP Enable bit
   217                           ;	LVP = OFF, Single-Supply ICSP disabled
   218                           ;	Extended Instruction Set Enable bit
   219                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   220                           ;	Background Debugger Enable bit
   221                           ;	DEBUG = 0x1, unprogrammed default
   222  300006                     	org	3145734
   223  300006  80                 	db	128
   224                           
   225                           ; Padding undefined space
   226  300007                     	org	3145735
   227  300007  FF                 	db	255
   228                           
   229                           ;Config register CONFIG5L @ 0x300008
   230                           ;	Code Protection bit
   231                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   232                           ;	Code Protection bit
   233                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   234                           ;	Code Protection bit
   235                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   236                           ;	Code Protection bit
   237                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   238  300008                     	org	3145736
   239  300008  0F                 	db	15
   240                           
   241                           ;Config register CONFIG5H @ 0x300009
   242                           ;	Boot Block Code Protection bit
   243                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   244                           ;	Data EEPROM Code Protection bit
   245                           ;	CPD = OFF, Data EEPROM is not code-protected
   246  300009                     	org	3145737
   247  300009  C0                 	db	192
   248                           
   249                           ;Config register CONFIG6L @ 0x30000A
   250                           ;	Write Protection bit
   251                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   252                           ;	Write Protection bit
   253                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   254                           ;	Write Protection bit
   255                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   256                           ;	Write Protection bit
   257                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   258  30000A                     	org	3145738
   259  30000A  0F                 	db	15
   260                           
   261                           ;Config register CONFIG6H @ 0x30000B
   262                           ;	Configuration Register Write Protection bit
   263                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   264                           ;	Boot Block Write Protection bit
   265                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   266                           ;	Data EEPROM Write Protection bit
   267                           ;	WRTD = OFF, Data EEPROM is not write-protected
   268  30000B                     	org	3145739
   269  30000B  E0                 	db	224
   270                           
   271                           ;Config register CONFIG7L @ 0x30000C
   272                           ;	Table Read Protection bit
   273                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   274                           ;	Table Read Protection bit
   275                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   276                           ;	Table Read Protection bit
   277                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   278                           ;	Table Read Protection bit
   279                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   280  30000C                     	org	3145740
   281  30000C  0F                 	db	15
   282                           
   283                           ;Config register CONFIG7H @ 0x30000D
   284                           ;	Boot Block Table Read Protection bit
   285                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   286  30000D                     	org	3145741
   287  30000D  40                 	db	64
   288                           tosu	equ	0xFFF
   289                           tosh	equ	0xFFE
   290                           tosl	equ	0xFFD
   291                           stkptr	equ	0xFFC
   292                           pclatu	equ	0xFFB
   293                           pclath	equ	0xFFA
   294                           pcl	equ	0xFF9
   295                           tblptru	equ	0xFF8
   296                           tblptrh	equ	0xFF7
   297                           tblptrl	equ	0xFF6
   298                           tablat	equ	0xFF5
   299                           prodh	equ	0xFF4
   300                           prodl	equ	0xFF3
   301                           indf0	equ	0xFEF
   302                           postinc0	equ	0xFEE
   303                           postdec0	equ	0xFED
   304                           preinc0	equ	0xFEC
   305                           plusw0	equ	0xFEB
   306                           fsr0h	equ	0xFEA
   307                           fsr0l	equ	0xFE9
   308                           wreg	equ	0xFE8
   309                           indf1	equ	0xFE7
   310                           postinc1	equ	0xFE6
   311                           postdec1	equ	0xFE5
   312                           preinc1	equ	0xFE4
   313                           plusw1	equ	0xFE3
   314                           fsr1h	equ	0xFE2
   315                           fsr1l	equ	0xFE1
   316                           bsr	equ	0xFE0
   317                           indf2	equ	0xFDF
   318                           postinc2	equ	0xFDE
   319                           postdec2	equ	0xFDD
   320                           preinc2	equ	0xFDC
   321                           plusw2	equ	0xFDB
   322                           fsr2h	equ	0xFDA
   323                           fsr2l	equ	0xFD9
   324                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.20 build 20200408173844 
Symbol Table                                                                                   Thu Aug 20 19:39:28 2020

                      l5 7FF8                        l6 7FF8                     _main 7FF8  
                   start 0000             ___param_bank 000000                    ?_main 0000  
        __initialization 7FF2             __end_of_main 8000                   ??_main 0000  
          __activetblptr 000000               __accesstop 0060  __end_of__initialization 7FF2  
          ___rparam_used 000001           __pcstackCOMRAM 0000                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FF2                  __ramtop 0800  
                __ptext0 7FF8     end_of_initialization 7FF2      start_initialization 7FF2  
               __Hrparam 0000                 __Lrparam 0000            __size_of_main 0008  
