// Seed: 1408120472
module module_0 (
    input tri id_0,
    input wire id_1,
    output tri0 id_2,
    output wand id_3,
    input tri1 id_4,
    output wand id_5,
    output tri0 id_6,
    output wand id_7,
    input uwire id_8,
    output wor id_9,
    output uwire id_10,
    input tri0 id_11,
    output tri id_12,
    output wor id_13,
    output supply1 id_14,
    input uwire id_15
);
  assign id_12 = -1'd0;
  assign id_5 = -1;
  assign module_1.id_4 = 0;
endmodule
module module_0 (
    input tri id_0,
    input uwire module_1,
    input uwire id_2,
    output tri id_3,
    input tri1 id_4,
    input tri id_5,
    output wire id_6,
    input tri1 id_7,
    input supply1 id_8,
    output wor id_9,
    input uwire id_10,
    input wor id_11
    , id_25,
    output tri id_12,
    output tri id_13,
    output supply0 id_14,
    input uwire id_15,
    input wand id_16,
    output supply0 id_17,
    output uwire id_18,
    input tri0 id_19,
    input tri1 id_20,
    input tri0 id_21,
    input tri0 id_22,
    input supply1 id_23
);
  logic id_26;
  ;
  module_0 modCall_1 (
      id_21,
      id_10,
      id_3,
      id_9,
      id_23,
      id_13,
      id_3,
      id_18,
      id_4,
      id_9,
      id_3,
      id_5,
      id_18,
      id_13,
      id_17,
      id_22
  );
endmodule
