
<!-- SECTION ============================================================== -->
<assembly>
  <mnemonic id="ADC" name="ADC (ADd with Carry)" flags="NVZC">
<![CDATA[
<pre>
MODE          SYNTAX        HEX
Immediate     ADC #$44      $69
Zero Page     ADC $44       $65
Zero Page,X   ADC $44,X     $75
Absolute      ADC $4400     $6D
Absolute,X    ADC $4400,X   $7D
Absolute,Y    ADC $4400,Y   $79
Indirect,X    ADC ($44,X)   $61
Indirect,Y    ADC ($44),Y   $71

+ add 1 cycle if page boundary crossed
</pre>

<p>ADC results are dependant on the setting of the <a href="#DFLAG">decimal flag</a>.
In decimal mode, addition is carried out on the assumption that the values 
involved are packed BCD (Binary Coded Decimal).</p>
<p>There is no way to add without carry.</p>
]]>
</mnemonic>
  <!-- SECTION ============================================================== -->
  <mnemonic id="AND" name="AND (bitwise AND with accumulator)" flags="NZ">
  <![CDATA[
<pre>
MODE          SYNTAX        HEX
Immediate     AND #$44      $29
Zero Page     AND $44       $25
Zero Page,X   AND $44,X     $35
Absolute      AND $4400     $2D
Absolute,X    AND $4400,X   $3D
Absolute,Y    AND $4400,Y   $39
Indirect,X    AND ($44,X)   $21
Indirect,Y    AND ($44),Y   $31

+ add 1 cycle if page boundary crossed
</pre>
]]>
</mnemonic>
  <!-- SECTION ============================================================== -->
  <mnemonic id="ASL" name="ASL (Arithmetic Shift Left)" flags="NZC">
<![CDATA[
<pre>
MODE          SYNTAX        HEX
Accumulator   ASL A         $0A
Zero Page     ASL $44       $06
Zero Page,X   ASL $44,X     $16
Absolute      ASL $4400     $0E
Absolute,X    ASL $4400,X   $1E
</pre>
<p>
<img src="images/asl.svg"/>
</p>
<p>ASL shifts all bits left one position. 0 is shifted into bit 0 and the
original bit 7 is shifted into the Carry.</p>
]]>
</mnemonic>
  <!-- SECTION ============================================================== -->
  <mnemonics name="Branch Instructions">
    <mnemonic id="BCC" />
    <mnemonic id="BCS" />
    <mnemonic id="BEQ" />
    <mnemonic id="BNE" />
    <mnemonic id="BMI" />
    <mnemonic id="BPL" />
    <mnemonic id="BVC" />
    <mnemonic id="BVS" />
    <mnemonic id="BRA" />
    <description>
<![CDATA[
<p>All branches are relative mode and have a length of two bytes. Syntax is "Bxx
Displacement" or (better) "Bxx Label". See the notes on the <a
href="#PC">Program Counter</a> for more on displacements.</p>

<p>Branches are dependant on the status of the flag bits when the op code is
encountered. A branch not taken requires two machine cycles. Add one if the
branch is taken and add one more if the branch crosses a page boundary.</p>

<pre>
MNEMONIC                       HEX
BPL (Branch on PLus)           $10
BMI (Branch on MInus)          $30
BVC (Branch on oVerflow Clear) $50
BVS (Branch on oVerflow Set)   $70
BCC (Branch on Carry Clear)    $90
BCS (Branch on Carry Set)      $B0
BNE (Branch on Not Equal)      $D0
BEQ (Branch on EQual)          $F0
</pre>

<p>There is no BRA (BRanch Always) instruction but it can be easily emulated
by branching on the basis of a known condition. One of the best flags to use for
this purpose is the <a href="#VFLAG">oVerflow</a> which is unchanged
by all but addition and subtraction operations.</p>

<p>A page boundary crossing occurs when the branch destination is on a different
page than the instruction AFTER the branch instruction. For example:</p>

<pre>
  SEC
  BCS LABEL
  NOP
</pre>

<p>A page boundary crossing occurs (i.e. the BCS takes 4 cycles) when (the
address of) LABEL and the NOP are on different pages. This means that</p>

<pre>
        CLV
        BVC LABEL
  LABEL NOP
</pre>

<p>the BVC instruction will take 3 cycles no matter what address it is located
at.</p>
]]>
</description>
  </mnemonics>
  <!-- SECTION ============================================================== -->
  <mnemonic id="BIT" name="BIT (test BITs)" flags="NVZ">
<![CDATA[
<pre>
MODE          SYNTAX        HEX
Zero Page     BIT $44       $24
Absolute      BIT $4400     $2C
</pre>

<p>BIT sets the Z flag as though the value in the address tested were ANDed
with the accumulator. The N and V flags are set to match bits 7 and 6
respectively in the value stored at the tested address.</p>

<p>BIT is often used to skip one or two following bytes as in:</p>

<pre>
  CLOSE1 LDX #$10   If entered here, we
         .BYTE $2C  effectively perform
  CLOSE2 LDX #$20   a BIT test on $20A2,
         .BYTE $2C  another one on $30A2,
  CLOSE3 LDX #$30   and end up with the X
  CLOSEX LDA #12    register still at $10
         STA ICCOM,X upon arrival here.
</pre>

<p>Beware: a BIT instruction used in this way as a NOP does have effects: the flags
may be modified, and the read of the absolute address, if it happens to access an
I/O device, may cause an unwanted action.</p>
]]>
</mnemonic>
  <!-- SECTION ============================================================== -->
  <mnemonic id="BRK" name="BRK (BReaK)" flags="B">
<![CDATA[
<pre>
MODE          SYNTAX        HEX
Implied       BRK           $00
</pre>

<p>BRK causes a non-maskable interrupt and increments the program counter by
one.  Therefore an <a href="#RTI">RTI</a> will go to the address of the BRK +2 
so that BRK may be used to replace a two-byte instruction for debugging and the
subsequent RTI will be correct.</p>
]]>
</mnemonic>
  <!-- SECTION ============================================================== -->
  <mnemonic id="CMP" name="CMP (CoMPare accumulator)" flags="NZC">
<![CDATA[
<pre>
MODE          SYNTAX        HEX
Immediate     CMP #$44      $C9
Zero Page     CMP $44       $C5
Zero Page,X   CMP $44,X     $D5
Absolute      CMP $4400     $CD
Absolute,X    CMP $4400,X   $DD
Absolute,Y    CMP $4400,Y   $D9
Indirect,X    CMP ($44,X)   $C1
Indirect,Y    CMP ($44),Y   $D1

+ add 1 cycle if page boundary crossed
</pre>

<p>Compare sets flags as if a subtraction had been carried out. If the value
in the accumulator is equal or greater than the compared value, the Carry will
be set. The equal (Z) and negative (N) flags will be set based on equality or
lack thereof and the sign (i.e. A&gt;=$80) of the accumulator.</p>
]]>
</mnemonic>
  <!-- SECTION ============================================================== -->
  <mnemonic id="CPX" name="CPX (ComPare X register)" flags="NZC">
<![CDATA[
<pre>
MODE          SYNTAX        HEX
Immediate     CPX #$44      $E0
Zero Page     CPX $44       $E4
Absolute      CPX $4400     $EC
</pre>

<p>Operation and flag results are identical to equivalent mode accumulator <a
href="#CMP">CMP</a> ops.</p>
]]>
</mnemonic>
  <!-- SECTION ============================================================== -->
  <mnemonic id="CPY" name="CPY (ComPare Y register)" flags="NZC">
<![CDATA[
<pre>
MODE          SYNTAX        HEX
Immediate     CPY #$44      $C0
Zero Page     CPY $44       $C4
Absolute      CPY $4400     $CC
</pre>

<p>Operation and flag results are identical to equivalent mode accumulator <a
href="#CMP">CMP</a> ops.</p>
]]>
</mnemonic>
  <!-- SECTION ============================================================== -->
  <mnemonic id="DEC" name="DEC (DECrement memory)" flags="NZ">
<![CDATA[
<pre>
MODE          SYNTAX        HEX
Zero Page     DEC $44       $C6
Zero Page,X   DEC $44,X     $D6
Absolute      DEC $4400     $CE
Absolute,X    DEC $4400,X   $DE
</pre>
]]>
</mnemonic>
  <!-- SECTION ============================================================== -->
  <mnemonic id="EOR" name="EOR (bitwise Exclusive OR)" flags="NZ">
<![CDATA[
<pre>
MODE          SYNTAX       HEX
Immediate     EOR #$44      $49
Zero Page     EOR $44       $45
Zero Page,X   EOR $44,X     $55
Absolute      EOR $4400     $4D
Absolute,X    EOR $4400,X   $5D
Absolute,Y    EOR $4400,Y   $59
Indirect,X    EOR ($44,X)   $41
Indirect,Y    EOR ($44),Y   $51

+ add 1 cycle if page boundary crossed
</pre>
]]>
</mnemonic>
  <!-- SECTION ============================================================== -->
  <mnemonics name="Flag (Processor Status) Instructions">
    <mnemonic id="CLC" />
    <mnemonic id="SEC" />
    <mnemonic ID="CLD" />
    <mnemonic id="SED" />
    <mnemonic id="CLI" />
    <mnemonic id="SEI" />
    <description>
<![CDATA[

<p>Affect Flags: as noted</p>

<p>These instructions are implied mode, have a length of one byte and require
two machine cycles.</p>

<pre>
MNEMONIC                       HEX
CLC (CLear Carry)              $18
SEC (SEt Carry)                $38
CLI (CLear Interrupt)          $58
SEI (SEt Interrupt)            $78
CLV (CLear oVerflow)           $B8
CLD (CLear Decimal)            $D8
SED (SEt Decimal)              $F8
</pre>

<p id="IFLAG">The Interrupt flag is used to prevent (SEI) or
enable (CLI) maskable interrupts (aka IRQ's). It does not signal the presence or
absence of an interrupt condition. The 6502 will set this flag automatically in
response to an interrupt and restore it to its prior status on completion of the
interrupt service routine. If you want your interrupt service routine to permit
other maskable interrupts, you must clear the I flag in your code.</p>

<p id="DFLAG">The Decimal flag controls how the 6502 adds and
subtracts. If set, arithmetic is carried out in packed binary coded decimal.
This flag is unchanged by interrupts and is unknown on power-up. The implication
is that a CLD should be included in boot or interrupt coding.</p>

<p id="VFLAG">The Overflow flag is generally misunderstood and
therefore under-utilised. After an ADC or SBC instruction, the overflow flag
will be set if the twos complement result is less than -128 or greater than
+127, and it will cleared otherwise. In twos complement, $80 through $FF
represents -128 through -1, and $00 through $7F represents 0 through +127.
Thus, after:</p>

<pre>
  CLC
  LDA #$7F ;   +127
  ADC #$01 ; +   +1
</pre>

<p>the overflow flag is 1 (+127 + +1 = +128), and after:</p>

<pre>
  CLC
  LDA #$81 ;   -127
  ADC #$FF ; +   -1
</pre>

<p>the overflow flag is 0 (-127 + -1 = -128). The overflow flag is not
affected by increments, decrements, shifts and logical operations i.e. only
ADC, BIT, CLV, PLP, RTI and SBC affect it. There is no op code to set the
overflow but a BIT test on an RTS instruction will do the trick.</p>
]]>
</description>
  </mnemonics>
  <!-- SECTION ============================================================== -->
  <mnemonic id="INC" name="INC (INCrement memory)" flags="NZ">
<![CDATA[
<pre>
MODE          SYNTAX        HEX
Zero Page     INC $44       $E6
Zero Page,X   INC $44,X     $F6
Absolute      INC $4400     $EE
Absolute,X    INC $4400,X   $FE
</pre>
]]>
</mnemonic>
  <!-- SECTION ============================================================== -->
  <mnemonic id="JMP" name="JMP (JuMP)">
<![CDATA[
<pre>
MODE          SYNTAX        HEX
Absolute      JMP $5597     $4C
Indirect      JMP ($5597)   $6C
</pre>

<p>JMP transfers program execution to the following address (absolute) or to
the location contained in the following address (indirect). Note that there is
no carry associated with the indirect jump so: <strong>AN INDIRECT JUMP MUST NEVER USE A
VECTOR BEGINNING ON THE LAST BYTE
OF A PAGE</strong></p>

<p>For example if address $3000 contains $40, $30FF contains $80, and $3100
contains $50, the result of JMP ($30FF) will be a transfer of control to $4080
rather than $5080 as you intended i.e. the 6502 took the low byte of the address
from $30FF and the high byte from $3000.</p>
]]>
</mnemonic>
  <!-- SECTION ============================================================== -->
  <mnemonic id="JSR" name="JSR (Jump to SubRoutine)">
  <![CDATA[
<pre>
MODE          SYNTAX        HEX
Absolute      JSR $5597     $20
</pre>

<p>JSR pushes the address-1 of the next operation on to the stack before
transferring program control to the following address. Subroutines are normally
terminated by a <a href="#RTS">RTS</a> opcode.</p>
]]>
</mnemonic>
  <!-- SECTION ============================================================== -->
  <mnemonic id="LDA" name="LDA (LoaD Accumulator)" flags="NZ">
  <![CDATA[
<pre>
MODE          SYNTAX        HEX
Immediate     LDA #$44      $A9
Zero Page     LDA $44       $A5
Zero Page,X   LDA $44,X     $B5
Absolute      LDA $4400     $AD
Absolute,X    LDA $4400,X   $BD
Absolute,Y    LDA $4400,Y   $B9
Indirect,X    LDA ($44,X)   $A1
Indirect,Y    LDA ($44),Y   $B1

+ add 1 cycle if page boundary crossed
</pre>
]]>
</mnemonic>
  <!-- SECTION ============================================================== -->
  <mnemonic id="LDX" name="LDX (LoaD X register)" flags="NZ">
  <![CDATA[
<pre>
MODE          SYNTAX        HEX
Immediate     LDX #$44      $A2
Zero Page     LDX $44       $A6
Zero Page,Y   LDX $44,Y     $B6
Absolute      LDX $4400     $AE
Absolute,Y    LDX $4400,Y   $BE

+ add 1 cycle if page boundary crossed
</pre>
]]>
</mnemonic>
  <!-- SECTION ============================================================== -->
  <mnemonic id="LDY" name="LDY (LoaD Y register)" flags="NZ">
  <![CDATA[
<pre>
MODE          SYNTAX        HEX
Immediate     LDY #$44      $A0
Zero Page     LDY $44       $A4
Zero Page,X   LDY $44,X     $B4
Absolute      LDY $4400     $AC
Absolute,X    LDY $4400,X   $BC

+ add 1 cycle if page boundary crossed
</pre>
]]>
</mnemonic>
  <!-- SECTION ============================================================== -->
  <mnemonic id="LSR" name="LSR (Logical Shift Right)" flags="NZC">
  <![CDATA[
<pre>
MODE          SYNTAX        HEX
Accumulator   LSR A         $4A
Zero Page     LSR $44       $46
Zero Page,X   LSR $44,X     $56
Absolute      LSR $4400     $4E
Absolute,X    LSR $4400,X   $5E
</pre>
<p>
<img src="images/lsr.svg"/>
</p>
<p>LSR shifts all bits right one position. 0 is shifted into bit 7 and the
original bit 0 is shifted into the Carry.</p>
]]>
</mnemonic>
  <!-- SECTION ============================================================== -->
  <mnemonic id="NOP" name="NOP (No OPeration)">
  <![CDATA[
<pre>MODE           SYNTAX       HEX LEN TIM
Implied       NOP           $EA  1   2
</pre>

<p>NOP is used to reserve space for future modifications or effectively REM
out existing code.</p>
]]>
</mnemonic>
  <!-- SECTION ============================================================== -->
  <mnemonic id="ORA" name="ORA (bitwise OR with Accumulator)" flags="NZ">
  <![CDATA[
<pre>
MODE          SYNTAX        HEX
Immediate     ORA #$44      $09
Zero Page     ORA $44       $05
Zero Page,X   ORA $44,X     $15
Absolute      ORA $4400     $0D
Absolute,X    ORA $4400,X   $1D
Absolute,Y    ORA $4400,Y   $19
Indirect,X    ORA ($44,X)   $01
Indirect,Y    ORA ($44),Y   $11

+ add 1 cycle if page boundary crossed
</pre>
]]>
</mnemonic>
  <!-- SECTION ============================================================== -->
  <mnemonics name="Register Instructions">
    <mnemonic id="TAX" flags="NZ" />
    <mnemonic id="TXA" flags="NZ" />
    <mnemonic id="TAY" flags="NZ" />
    <mnemonic id="TYA" flags="NZ" />
    <mnemonic id="INX" flags="NZ" />
    <mnemonic id="DEX" flags="NZ" />
    <mnemonic id="INY" flags="NZ" />
    <mnemonic id="DEY" flags="NZ" />
    <description>
<![CDATA[
<p>These instructions are implied mode, have a length of one byte and require
two machine cycles.</p>

<pre>
MNEMONIC                 HEX
TAX (Transfer A to X)    $AA
TXA (Transfer X to A)    $8A
DEX (DEcrement X)        $CA
INX (INcrement X)        $E8
TAY (Transfer A to Y)    $A8
TYA (Transfer Y to A)    $98
DEY (DEcrement Y)        $88
INY (INcrement Y)        $C8
</pre>
]]>
</description>
  </mnemonics>
  <!-- SECTION ============================================================== -->
  <mnemonic id="ROL" name="ROL (ROtate Left)" flags="NZC">
<![CDATA[
<pre>
MODE          SYNTAX        HEX
Accumulator   ROL A         $2A
Zero Page     ROL $44       $26
Zero Page,X   ROL $44,X     $36
Absolute      ROL $4400     $2E
Absolute,X    ROL $4400,X   $3E
</pre>
<p>
<img src="images/rol.svg"/>
</p>
<p>ROL shifts all bits left one position. The Carry is shifted into bit 0 and
the original bit 7 is shifted into the Carry.</p>

]]>
</mnemonic>
  <!-- SECTION ============================================================== -->
  <mnemonic id="ROR" name="ROR (ROtate Right)" flags="NZC">
<![CDATA[
<pre>
MODE          SYNTAX        HEX
Accumulator   ROR A         $6A
Zero Page     ROR $44       $66
Zero Page,X   ROR $44,X     $76
Absolute      ROR $4400     $6E
Absolute,X    ROR $4400,X   $7E
</pre>
<p>
<img src="images/ror.svg"/>
</p>
<p>ROR shifts all bits right one position. The Carry is shifted into bit 7
and the original bit 0 is shifted into the Carry.</p>
]]>
</mnemonic>
  <!-- SECTION ============================================================== -->

  <mnemonic id="RTI" name="RTI (ReTurn from Interrupt)">
<![CDATA[
<p>Affects Flags: all</p>

<pre>
MODE          SYNTAX        HEX
Implied       RTI           $40
</pre>

<p>RTI retrieves the Processor Status Word (flags) and the Program Counter
from the stack in that order (interrupts push the PC first and then the PSW).</p>
<p>Note that unlike RTS, the return address on the stack is the actual address
rather than the address-1.</p>
]]>
</mnemonic>
  <!-- SECTION ============================================================== -->
  <mnemonic id="RTS" name="RTS (ReTurn from Subroutine)">
<![CDATA[
<pre>
MODE          SYNTAX        HEX
Implied       RTS           $60
</pre>

<p>RTS pulls the top two bytes off the stack (low byte first) and transfers
program control to that address+1. It is used, as expected, to exit a subroutine
invoked via <a href="#JSR">JSR</a> which
pushed the address-1.</p>

<p>RTS is frequently used to implement a jump table where addresses-1 are pushed
onto the stack and accessed via RTS eg. to access the second of four routines:</p> 

<pre> LDX #1
 JSR EXEC
 JMP SOMEWHERE

LOBYTE
 .BYTE &lt;ROUTINE0-1,&lt;ROUTINE1-1
 .BYTE &lt;ROUTINE2-1,&lt;ROUTINE3-1

HIBYTE
 .BYTE &gt;ROUTINE0-1,&gt;ROUTINE1-1
 .BYTE &gt;ROUTINE2-1,&gt;ROUTINE3-1

EXEC
 LDA HIBYTE,X
 PHA
 LDA LOBYTE,X
 PHA
 RTS
</pre>
]]>
</mnemonic>
  <!-- SECTION ============================================================== -->

  <mnemonic id="SBC" name="SBC (SuBtract with Carry)" flags="NVZC">
<![CDATA[
<pre>
MODE          SYNTAX        HEX
Immediate     SBC #$44      $E9
Zero Page     SBC $44       $E5
Zero Page,X   SBC $44,X     $F5
Absolute      SBC $4400     $ED
Absolute,X    SBC $4400,X   $FD
Absolute,Y    SBC $4400,Y   $F9
Indirect,X    SBC ($44,X)   $E1
Indirect,Y    SBC ($44),Y   $F1

+ add 1 cycle if page boundary crossed
</pre>

<p>SBC results are dependant on the setting of the decimal flag. In decimal
mode, subtraction is carried out on the assumption that the values involved are
packed BCD (Binary Coded Decimal).</p>

<p>There is no way to subtract without the carry which works as an inverse
borrow. i.e, to subtract you set the carry before the operation. If the carry is
cleared by the operation, it indicates a borrow occurred.</p>
]]>
</mnemonic>
  <!-- SECTION ============================================================== -->
  <mnemonic id="STA" name="STA (STore Accumulator)">
<![CDATA[
<pre>
MODE          SYNTAX        HEX
Zero Page     STA $44       $85
Zero Page,X   STA $44,X     $95
Absolute      STA $4400     $8D
Absolute,X    STA $4400,X   $9D
Absolute,Y    STA $4400,Y   $99
Indirect,X    STA ($44,X)   $81
Indirect,Y    STA ($44),Y   $91
</pre>
]]>
</mnemonic>
  <!-- SECTION ============================================================== -->
  <mnemonics name="Stack Instructions">
    <mnemonic id="TXS" />
    <mnemonic id="TSX" />
    <mnemonic id="PHA" />
    <mnemonic id="PLA" />
    <mnemonic id="PHP" />
    <mnemonic id="PLP" />
    <mnemonic id="STACK" />
    <description>
<![CDATA[
<p>These instructions are implied mode, have a length of one byte and require
machine cycles as indicated. The "PuLl" operations are known as "POP" on most
other microprocessors. With the 6502, the stack is always on page one
($100-$1FF) and works top down.</p>
<pre>
MNEMONIC                        HEX
TXS (Transfer X to Stack ptr)   $9A
TSX (Transfer Stack ptr to X)   $BA
PHA (PusH Accumulator)          $48
PLA (PuLl Accumulator)          $68
PHP (PusH Processor status)     $08
PLP (PuLl Processor status)     $28
</pre>
]]>
</description>
  </mnemonics>
  <!-- SECTION ============================================================== -->
  <mnemonic id="STX" name="STX (STore X register)">
<![CDATA[
<pre>
MODE          SYNTAX        HEX
Zero Page     STX $44       $86
Zero Page,Y   STX $44,Y     $96
Absolute      STX $4400     $8E
</pre>
]]>
</mnemonic>
  <!-- SECTION ============================================================== -->
  <mnemonic id="STY" name="STY (STore Y register)">
<![CDATA[
<pre>
MODE          SYNTAX        HEX
Zero Page     STY $44       $84
Zero Page,X   STY $44,X     $94
Absolute      STY $4400     $8C
</pre>
]]>
</mnemonic>
</assembly>