==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'block_mmult.cc' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: block_mmult.cc:10:18
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: block_mmult.cc:12:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: block_mmult.cc:23:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: block_mmult.cc:32:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file block_mmult.cc
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1175.652 ; gain = 533.156 ; free physical = 3828 ; free virtual = 24523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1175.652 ; gain = 533.156 ; free physical = 3828 ; free virtual = 24523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1175.652 ; gain = 533.156 ; free physical = 3824 ; free virtual = 24520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1175.652 ; gain = 533.156 ; free physical = 3821 ; free virtual = 24517
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ARows.V.a' (block_mmult.cc:4) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'BCols.V.a' (block_mmult.cc:5) .
INFO: [XFORM 203-101] Partitioning array 'tmp.a' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ARows.V.a' (block_mmult.cc:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BCols.V.a' (block_mmult.cc:5) in dimension 1 completely.
INFO: [XFORM 203-721] Change variable 'A' to FIFO automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_writeoutput_proc' (block_mmult.cc:32) to a process function for dataflow in function 'block_mmul'.
WARNING: [XFORM 203-713] All the elements of global array 'AB' should be updated in process function 'Loop_memset_AB_proc9', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'block_mmul', detected/extracted 3 process function(s): 
	 'Block__proc8'
	 'Loop_memset_AB_proc9'
	 'Loop_writeoutput_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1175.652 ; gain = 533.156 ; free physical = 3799 ; free virtual = 24495
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loadA' (block_mmult.cc:13:42) in function 'Block__proc8' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_writeoutput_proc' to 'Loop_writeoutput_pro' (block_mmult.cc:32:36)
INFO: [HLS 200-472] Inferring partial write operation for 'AB' (block_mmult.cc:22:43)
INFO: [HLS 200-472] Inferring partial write operation for 'AB' (block_mmult.cc:27:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1175.652 ; gain = 533.156 ; free physical = 3770 ; free virtual = 24466
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'block_mmul' ...
WARNING: [SYN 201-103] Legalizing function name 'block_mmul.entry5' to 'block_mmul_entry5'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc8' to 'Block_proc8'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mmul_entry5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.26 seconds; current allocated memory: 163.853 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 163.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loadA.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 164.028 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 164.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_memset_AB_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 164.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 164.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_writeoutput_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 165.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 165.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 165.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'block_mmult.cc' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: block_mmult.cc:10:18
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: block_mmult.cc:12:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: block_mmult.cc:23:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: block_mmult.cc:32:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file block_mmult.cc
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1172.684 ; gain = 530.188 ; free physical = 3823 ; free virtual = 24519
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1172.684 ; gain = 530.188 ; free physical = 3823 ; free virtual = 24519
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1172.684 ; gain = 530.188 ; free physical = 3820 ; free virtual = 24517
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1172.684 ; gain = 530.188 ; free physical = 3818 ; free virtual = 24514
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ARows.V.a' (block_mmult.cc:4) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'BCols.V.a' (block_mmult.cc:5) .
INFO: [XFORM 203-101] Partitioning array 'tmp.a' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ARows.V.a' (block_mmult.cc:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BCols.V.a' (block_mmult.cc:5) in dimension 1 completely.
INFO: [XFORM 203-721] Change variable 'A' to FIFO automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_writeoutput_proc' (block_mmult.cc:32) to a process function for dataflow in function 'block_mmul'.
WARNING: [XFORM 203-713] All the elements of global array 'AB' should be updated in process function 'Loop_memset_AB_proc9', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'block_mmul', detected/extracted 3 process function(s): 
	 'Block__proc8'
	 'Loop_memset_AB_proc9'
	 'Loop_writeoutput_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1172.684 ; gain = 530.188 ; free physical = 3797 ; free virtual = 24494
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loadA' (block_mmult.cc:13:42) in function 'Block__proc8' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_writeoutput_proc' to 'Loop_writeoutput_pro' (block_mmult.cc:32:36)
INFO: [HLS 200-472] Inferring partial write operation for 'AB' (block_mmult.cc:22:43)
INFO: [HLS 200-472] Inferring partial write operation for 'AB' (block_mmult.cc:27:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1172.684 ; gain = 530.188 ; free physical = 3762 ; free virtual = 24459
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'block_mmul' ...
WARNING: [SYN 201-103] Legalizing function name 'block_mmul.entry5' to 'block_mmul_entry5'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc8' to 'Block_proc8'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mmul_entry5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.6 seconds; current allocated memory: 163.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 163.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loadA.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 164.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 164.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_memset_AB_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 164.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 165.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_writeoutput_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 165.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 165.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 165.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'block_mmult.cc' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: block_mmult.cc:10:18
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: block_mmult.cc:12:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: block_mmult.cc:23:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: block_mmult.cc:32:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file block_mmult.cc
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3821 ; free virtual = 24517
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3822 ; free virtual = 24517
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3813 ; free virtual = 24509
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3814 ; free virtual = 24510
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ARows.V.a' (block_mmult.cc:4) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'BCols.V.a' (block_mmult.cc:5) .
INFO: [XFORM 203-101] Partitioning array 'tmp.a' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ARows.V.a' (block_mmult.cc:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BCols.V.a' (block_mmult.cc:5) in dimension 1 completely.
INFO: [XFORM 203-721] Change variable 'A' to FIFO automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_writeoutput_proc' (block_mmult.cc:32) to a process function for dataflow in function 'block_mmul'.
WARNING: [XFORM 203-713] All the elements of global array 'AB' should be updated in process function 'Loop_memset_AB_proc9', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'block_mmul', detected/extracted 3 process function(s): 
	 'Block__proc8'
	 'Loop_memset_AB_proc9'
	 'Loop_writeoutput_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3784 ; free virtual = 24481
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loadA' (block_mmult.cc:13:42) in function 'Block__proc8' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_writeoutput_proc' to 'Loop_writeoutput_pro' (block_mmult.cc:32:36)
INFO: [HLS 200-472] Inferring partial write operation for 'AB' (block_mmult.cc:22:43)
INFO: [HLS 200-472] Inferring partial write operation for 'AB' (block_mmult.cc:27:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3759 ; free virtual = 24456
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'block_mmul' ...
WARNING: [SYN 201-103] Legalizing function name 'block_mmul.entry5' to 'block_mmul_entry5'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc8' to 'Block_proc8'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mmul_entry5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.39 seconds; current allocated memory: 165.717 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 165.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loadA.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 166.068 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 166.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_memset_AB_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 167.017 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 167.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_writeoutput_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 167.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 167.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 167.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'block_mmult.cc' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: block_mmult.cc:10:18
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: block_mmult.cc:12:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: block_mmult.cc:23:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: block_mmult.cc:32:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file block_mmult.cc
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3850 ; free virtual = 24546
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3851 ; free virtual = 24546
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3847 ; free virtual = 24543
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3846 ; free virtual = 24542
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ARows.V.a' (block_mmult.cc:4) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'BCols.V.a' (block_mmult.cc:5) .
INFO: [XFORM 203-101] Partitioning array 'tmp.a' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ARows.V.a' (block_mmult.cc:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BCols.V.a' (block_mmult.cc:5) in dimension 1 completely.
INFO: [XFORM 203-721] Change variable 'A' to FIFO automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_writeoutput_proc' (block_mmult.cc:32) to a process function for dataflow in function 'block_mmul'.
WARNING: [XFORM 203-713] All the elements of global array 'AB' should be updated in process function 'Loop_memset_AB_proc9', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'block_mmul', detected/extracted 3 process function(s): 
	 'Block__proc8'
	 'Loop_memset_AB_proc9'
	 'Loop_writeoutput_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3819 ; free virtual = 24515
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loadA' (block_mmult.cc:13:42) in function 'Block__proc8' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_writeoutput_proc' to 'Loop_writeoutput_pro' (block_mmult.cc:32:36)
INFO: [HLS 200-472] Inferring partial write operation for 'AB' (block_mmult.cc:22:43)
INFO: [HLS 200-472] Inferring partial write operation for 'AB' (block_mmult.cc:27:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3788 ; free virtual = 24485
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'block_mmul' ...
WARNING: [SYN 201-103] Legalizing function name 'block_mmul.entry5' to 'block_mmul_entry5'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc8' to 'Block_proc8'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mmul_entry5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.77 seconds; current allocated memory: 166.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 166.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loadA.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 166.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 167.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_memset_AB_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 167.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 168.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_writeoutput_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 168.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 168.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 168.644 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'block_mmult.cc' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: block_mmult.cc:10:18
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: block_mmult.cc:12:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: block_mmult.cc:23:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: block_mmult.cc:32:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file block_mmult.cc
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3835 ; free virtual = 24530
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3835 ; free virtual = 24530
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3832 ; free virtual = 24528
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3831 ; free virtual = 24528
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ARows.V.a' (block_mmult.cc:4) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'BCols.V.a' (block_mmult.cc:5) .
WARNING: [XFORM 203-104] Completely partitioning array 'tmp.a' accessed through non-constant indices on dimension 1 (block_mmult.cc:17:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'tmp.a' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'tmp.a.1' accessed through non-constant indices on dimension 1 (block_mmult.cc:27:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'tmp.a.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ARows.V.a' (block_mmult.cc:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BCols.V.a' (block_mmult.cc:5) in dimension 1 completely.
INFO: [XFORM 203-721] Change variable 'A' to FIFO automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_loadA_proc' (block_mmult.cc:13) to a process function for dataflow in function 'block_mmul'.
INFO: [XFORM 203-721] Changing loop 'Loop_writeoutput_proc' (block_mmult.cc:32) to a process function for dataflow in function 'block_mmul'.
WARNING: [XFORM 203-713] All the elements of global array 'AB' should be updated in process function 'Loop_memset_AB_proc10', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'block_mmul', detected/extracted 3 process function(s): 
	 'Loop_loadA_proc9'
	 'Loop_memset_AB_proc10'
	 'Loop_writeoutput_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3787 ; free virtual = 24484
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loadA' (block_mmult.cc:13:42) in function 'Loop_loadA_proc9' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_writeoutput_proc' to 'Loop_writeoutput_pro' (block_mmult.cc:32:36)
WARNING: [XFORM 203-631] Renaming function 'Loop_memset_AB_proc10' to 'Loop_memset_AB_proc1' (block_mmult.cc:22:42)
INFO: [HLS 200-472] Inferring partial write operation for 'AB' (block_mmult.cc:22:43)
INFO: [HLS 200-472] Inferring partial write operation for 'AB' (block_mmult.cc:27:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3764 ; free virtual = 24462
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'block_mmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_loadA_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loadA.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.96 seconds; current allocated memory: 170.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 171.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_memset_AB_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 172.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 173.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_writeoutput_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 173.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 173.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 174.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 176.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_loadA_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'block_mmul_mux_1007_32_1_1' to 'block_mmul_mux_10bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'block_mmul_mux_10bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_loadA_proc9'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 190.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_memset_AB_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'block_mmul_mux_10bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_memset_AB_proc1'.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 208.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_writeoutput_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_writeoutput_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 211.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_10' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_11' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_12' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_13' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_14' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_15' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_16' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_17' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_18' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_19' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_20' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_21' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_22' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_23' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_24' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_25' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_26' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_27' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_28' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_29' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_30' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_31' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_32' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_33' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_34' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_35' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_36' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_37' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_38' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_39' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_40' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_41' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_42' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_43' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_44' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_45' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_46' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_47' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_48' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_49' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_50' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_51' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_52' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_53' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_54' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_55' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_56' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_57' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_58' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_59' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_60' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_61' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_62' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_63' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_64' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_65' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_66' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_67' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_68' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_69' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_70' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_71' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_72' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_73' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_74' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_75' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_76' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_77' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_78' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_79' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_80' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_81' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_82' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_83' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_84' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_85' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_86' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_87' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_88' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_89' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_90' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_91' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_92' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_93' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_94' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_95' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_96' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_97' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_98' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_99' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_10' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_11' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_12' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_13' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_14' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_15' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_16' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_17' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_18' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_19' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_20' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_21' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_22' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_23' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_24' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_25' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_26' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_27' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_28' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_29' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_30' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_31' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_32' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_33' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_34' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_35' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_36' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_37' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_38' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_39' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_40' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_41' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_42' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_43' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_44' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_45' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_46' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_47' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_48' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_49' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_50' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_51' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_52' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_53' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_54' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_55' to 'ap_fifo'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'block_mmult.cc' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: block_mmult.cc:10:18
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: block_mmult.cc:12:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: block_mmult.cc:23:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: block_mmult.cc:33:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file block_mmult.cc
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3807 ; free virtual = 24509
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3807 ; free virtual = 24509
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3801 ; free virtual = 24504
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3801 ; free virtual = 24505
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loadA' (block_mmult.cc:13) in function 'block_mmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (block_mmult.cc:25) in function 'block_mmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'writeoutput' (block_mmult.cc:33) in function 'block_mmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (block_mmult.cc:16) in function 'block_mmul' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (block_mmult.cc:27) in function 'block_mmul' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (block_mmult.cc:35) in function 'block_mmul' completely with a factor of 100.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ARows.V.a' (block_mmult.cc:4) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'BCols.V.a' (block_mmult.cc:5) .
INFO: [XFORM 203-101] Partitioning array 'tmp.a' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ARows.V.a' (block_mmult.cc:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BCols.V.a' (block_mmult.cc:5) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_loadA_proc' (block_mmult.cc:13) to a process function for dataflow in function 'block_mmul'.
INFO: [XFORM 203-721] Changing loop 'Loop_writeoutput_proc' (block_mmult.cc:33) to a process function for dataflow in function 'block_mmul'.
WARNING: [XFORM 203-713] All the elements of global array 'AB' should be updated in process function 'Loop_memset_AB_proc10', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'block_mmul', detected/extracted 3 process function(s): 
	 'Loop_loadA_proc9'
	 'Loop_memset_AB_proc10'
	 'Loop_writeoutput_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3767 ; free virtual = 24471
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'partialsum' (block_mmult.cc:23:43) in function 'Loop_memset_AB_proc10' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_writeoutput_proc' to 'Loop_writeoutput_pro' (block_mmult.cc:33:47)
WARNING: [XFORM 203-631] Renaming function 'Loop_memset_AB_proc10' to 'Loop_memset_AB_proc1' (block_mmult.cc:22:17)
INFO: [HLS 200-472] Inferring partial write operation for 'AB' (block_mmult.cc:22:43)
INFO: [HLS 200-472] Inferring partial write operation for 'AB' (block_mmult.cc:28:17)
INFO: [HLS 200-472] Inferring partial write operation for 'A' (block_mmult.cc:17:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3732 ; free virtual = 24436
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'block_mmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_loadA_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loadA'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('A_addr_2_write_ln17', block_mmult.cc:17) of variable 'tmp_a_210_i', block_mmult.cc:15 on array 'A' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'A'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 51.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.2 seconds; current allocated memory: 182.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 184.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_memset_AB_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'partialsum.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('AB_load_101', block_mmult.cc:28) on array 'AB' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'AB'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 100, Depth = 200.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.07 seconds; current allocated memory: 187.728 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.64 seconds; current allocated memory: 192.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_writeoutput_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeoutput'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('AB_load_2', block_mmult.cc:36) on array 'AB' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'AB'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 51.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.89 seconds; current allocated memory: 194.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 196.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 197.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 200.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_loadA_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_loadA_proc9'.
INFO: [HLS 200-111]  Elapsed time: 2.1 seconds; current allocated memory: 217.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_memset_AB_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_memset_AB_proc1'.
INFO: [HLS 200-111]  Elapsed time: 2.7 seconds; current allocated memory: 247.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_writeoutput_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_writeoutput_pro'.
INFO: [HLS 200-111]  Elapsed time: 4.67 seconds; current allocated memory: 265.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_10' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_11' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_12' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_13' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_14' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_15' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_16' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_17' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_18' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_19' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_20' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_21' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_22' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_23' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_24' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_25' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_26' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_27' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_28' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_29' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_30' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_31' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_32' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_33' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_34' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_35' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_36' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_37' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_38' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_39' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_40' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_41' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_42' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_43' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_44' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_45' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_46' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_47' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_48' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_49' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_50' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_51' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_52' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_53' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_54' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_55' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_56' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_57' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_58' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_59' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_60' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_61' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_62' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_63' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_64' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_65' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_66' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_67' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_68' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_69' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_70' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_71' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_72' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_73' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_74' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_75' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_76' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_77' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_78' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_79' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_80' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_81' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_82' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_83' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_84' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_85' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_86' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_87' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_88' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_89' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_90' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_91' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_92' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_93' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_94' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_95' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_96' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_97' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_98' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_99' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_10' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_11' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_12' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_13' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_14' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_15' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_16' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_17' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_18' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_19' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_20' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_21' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_22' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_23' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_24' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_25' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_26' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_27' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_28' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_29' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_30' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_31' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_32' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_33' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_34' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_35' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_36' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_37' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_38' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_39' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_40' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_41' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_42' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_43' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_44' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_45' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_46' to 'ap_fifo'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'block_mmult.cc' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: block_mmult.cc:10:18
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: block_mmult.cc:12:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: block_mmult.cc:23:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: block_mmult.cc:33:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file block_mmult.cc
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3801 ; free virtual = 24504
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3801 ; free virtual = 24505
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3799 ; free virtual = 24503
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3797 ; free virtual = 24501
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loadA' (block_mmult.cc:13) in function 'block_mmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (block_mmult.cc:25) in function 'block_mmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'writeoutput' (block_mmult.cc:33) in function 'block_mmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (block_mmult.cc:16) in function 'block_mmul' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (block_mmult.cc:27) in function 'block_mmul' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (block_mmult.cc:35) in function 'block_mmul' completely with a factor of 20.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ARows.V.a' (block_mmult.cc:4) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'BCols.V.a' (block_mmult.cc:5) .
INFO: [XFORM 203-101] Partitioning array 'tmp.a' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ARows.V.a' (block_mmult.cc:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BCols.V.a' (block_mmult.cc:5) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_writeoutput_proc' (block_mmult.cc:33) to a process function for dataflow in function 'block_mmul'.
WARNING: [XFORM 203-713] All the elements of global array 'AB' should be updated in process function 'Loop_memset_AB_proc9', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'block_mmul', detected/extracted 3 process function(s): 
	 'Block__proc8'
	 'Loop_memset_AB_proc9'
	 'Loop_writeoutput_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3768 ; free virtual = 24473
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'partialsum' (block_mmult.cc:23:43) in function 'Loop_memset_AB_proc9' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_writeoutput_proc' to 'Loop_writeoutput_pro' (block_mmult.cc:33:47)
INFO: [HLS 200-472] Inferring partial write operation for 'AB' (block_mmult.cc:22:43)
INFO: [HLS 200-472] Inferring partial write operation for 'AB' (block_mmult.cc:28:17)
INFO: [HLS 200-472] Inferring partial write operation for 'A' (block_mmult.cc:17:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3738 ; free virtual = 24443
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'block_mmul' ...
WARNING: [SYN 201-103] Legalizing function name 'block_mmul.entry6' to 'block_mmul_entry6'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc8' to 'Block_proc8'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mmul_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.48 seconds; current allocated memory: 168.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 168.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loadA'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('A_addr_2_write_ln17', block_mmult.cc:17->block_mmult.cc:7) of variable 'tmp_a_23_i_i', block_mmult.cc:15->block_mmult.cc:7 on array 'A' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'A'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 168.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 169.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_memset_AB_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'partialsum.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('AB_load_21', block_mmult.cc:28) on array 'AB' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'AB'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 40.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 170.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 171.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_writeoutput_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeoutput'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('AB_load_2', block_mmult.cc:36) on array 'AB' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'AB'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 172.267 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 172.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 172.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 173.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_mmul_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'block_mmul_entry6'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 173.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'block_mmul_srem_32ns_4ns_4_36_seq_1' to 'block_mmul_srem_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'block_mmul_srem_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc8'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 175.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_memset_AB_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_memset_AB_proc9'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 180.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_writeoutput_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_writeoutput_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 185.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_10' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_11' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_12' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_13' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_14' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_15' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_16' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_17' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_18' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_19' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_10' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_11' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_12' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_13' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_14' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_15' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_16' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_17' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_18' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_19' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/abPartialSum_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/iteration' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'block_mmul' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'block_mmul'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 188.213 MB.
INFO: [HLS 200-790]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'block_mmult.cc' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: block_mmult.cc:10:18
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: block_mmult.cc:12:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: block_mmult.cc:23:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: block_mmult.cc:34:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file block_mmult.cc
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3778 ; free virtual = 24489
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3777 ; free virtual = 24488
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3770 ; free virtual = 24482
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3768 ; free virtual = 24480
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loadA' (block_mmult.cc:13) in function 'block_mmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'partialsum' (block_mmult.cc:23) in function 'block_mmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'writeoutput' (block_mmult.cc:34) in function 'block_mmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (block_mmult.cc:16) in function 'block_mmul' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (block_mmult.cc:26) in function 'block_mmul' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (block_mmult.cc:27) in function 'block_mmul' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (block_mmult.cc:36) in function 'block_mmul' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'A' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ARows.V.a' (block_mmult.cc:4) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'BCols.V.a' (block_mmult.cc:5) .
INFO: [XFORM 203-101] Partitioning array 'tmp.a' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ARows.V.a' (block_mmult.cc:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BCols.V.a' (block_mmult.cc:5) in dimension 1 completely.
INFO: [XFORM 203-721] Change variable 'A.9' to FIFO automatically.
INFO: [XFORM 203-721] Change variable 'A.8' to FIFO automatically.
INFO: [XFORM 203-721] Change variable 'A.7' to FIFO automatically.
INFO: [XFORM 203-721] Change variable 'A.6' to FIFO automatically.
INFO: [XFORM 203-721] Change variable 'A.5' to FIFO automatically.
INFO: [XFORM 203-721] Change variable 'A.4' to FIFO automatically.
INFO: [XFORM 203-721] Change variable 'A.3' to FIFO automatically.
INFO: [XFORM 203-721] Change variable 'A.2' to FIFO automatically.
INFO: [XFORM 203-721] Change variable 'A.19' to FIFO automatically.
INFO: [XFORM 203-721] Change variable 'A.18' to FIFO automatically.
INFO: [XFORM 203-721] Change variable 'A.17' to FIFO automatically.
INFO: [XFORM 203-721] Change variable 'A.16' to FIFO automatically.
INFO: [XFORM 203-721] Change variable 'A.15' to FIFO automatically.
INFO: [XFORM 203-721] Change variable 'A.14' to FIFO automatically.
INFO: [XFORM 203-721] Change variable 'A.13' to FIFO automatically.
INFO: [XFORM 203-721] Change variable 'A.12' to FIFO automatically.
INFO: [XFORM 203-721] Change variable 'A.11' to FIFO automatically.
INFO: [XFORM 203-721] Change variable 'A.10' to FIFO automatically.
INFO: [XFORM 203-721] Change variable 'A.1' to FIFO automatically.
INFO: [XFORM 203-721] Change variable 'A.0' to FIFO automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_writeoutput_proc' (block_mmult.cc:34) to a process function for dataflow in function 'block_mmul'.
WARNING: [XFORM 203-713] All the elements of global array 'AB' should be updated in process function 'Loop_memset_AB_proc9', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'block_mmul', detected/extracted 3 process function(s): 
	 'Block__proc8'
	 'Loop_memset_AB_proc9'
	 'Loop_writeoutput_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3740 ; free virtual = 24453
WARNING: [XFORM 203-631] Renaming function 'Loop_writeoutput_proc' to 'Loop_writeoutput_pro' (block_mmult.cc:34:47)
INFO: [HLS 200-472] Inferring partial write operation for 'AB' (block_mmult.cc:22:43)
INFO: [HLS 200-472] Inferring partial write operation for 'AB' (block_mmult.cc:28:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1297.715 ; gain = 655.219 ; free physical = 3564 ; free virtual = 24277
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'block_mmul' ...
WARNING: [SYN 201-103] Legalizing function name 'block_mmul.entry5' to 'block_mmul_entry5'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc8' to 'Block_proc8'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mmul_entry5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.38 seconds; current allocated memory: 183.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 183.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loadA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 183.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 184.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_memset_AB_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'partialsum'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_memset_AB_proc9' (Loop: partialsum): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('AB_addr_20_write_ln28', block_mmult.cc:28) of variable 'add_ln28', block_mmult.cc:28 on array 'AB' and 'load' operation ('AB_load', block_mmult.cc:28) on array 'AB'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('AB_load_23', block_mmult.cc:28) on array 'AB' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'AB'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 86.36 seconds; current allocated memory: 190.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.39 seconds; current allocated memory: 201.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_writeoutput_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeoutput'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('AB_load_2', block_mmult.cc:37) on array 'AB' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'AB'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.44 seconds; current allocated memory: 203.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 203.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 204.028 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.9 seconds; current allocated memory: 206.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_mmul_entry5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'block_mmul_entry5'.
INFO: [HLS 200-111]  Elapsed time: 2.2 seconds; current allocated memory: 207.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'block_mmul_srem_32ns_4ns_4_36_seq_1' to 'block_mmul_srem_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'block_mmul_srem_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc8'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 209.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_memset_AB_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_memset_AB_proc9' is 12864 from HDL expression: (1'b1 == ap_CS_fsm_state203)
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_memset_AB_proc9'.
INFO: [HLS 200-111]  Elapsed time: 3.02 seconds; current allocated memory: 234.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_writeoutput_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_writeoutput_pro'.
INFO: [HLS 200-111]  Elapsed time: 10.66 seconds; current allocated memory: 273.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_10' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_11' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_12' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_13' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_14' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_15' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_16' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_17' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_18' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_19' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_8' to 'ap_fifo'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'block_mmult.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3802 ; free virtual = 24513
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3803 ; free virtual = 24514
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3792 ; free virtual = 24504
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3794 ; free virtual = 24506
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'writeoutput' (block_mmult.cc:35) in function 'block_mmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (block_mmult.cc:37) in function 'block_mmul' completely with a factor of 20.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ARows.V.a' (block_mmult.cc:4) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'BCols.V.a' (block_mmult.cc:5) .
INFO: [XFORM 203-101] Partitioning array 'tmp.a' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ARows.V.a' (block_mmult.cc:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BCols.V.a' (block_mmult.cc:5) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3771 ; free virtual = 24484
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loadA' (block_mmult.cc:13:42) in function 'block_mmul' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (block_mmult.cc:26:22) in function 'block_mmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'partialsum' (block_mmult.cc:23:43) in function 'block_mmul' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'A' (block_mmult.cc:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'AB' (block_mmult.cc:22:43)
INFO: [HLS 200-472] Inferring partial write operation for 'AB' (block_mmult.cc:29:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3761 ; free virtual = 24474
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'block_mmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loadA.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'partialsum.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'writeoutput'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('AB_load_2', block_mmult.cc:38) on array 'AB', block_mmult.cc:22 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'AB'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 11.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'block_mmul' consists of the following:
	'mul' operation of DSP[268] ('mul_ln29_1', block_mmult.cc:29) [267]  (3.36 ns)
	'add' operation of DSP[268] ('add_ln29_1', block_mmult.cc:29) [268]  (3.02 ns)
	'getelementptr' operation ('A_addr_1', block_mmult.cc:29) [270]  (0 ns)
	'load' operation ('A_load', block_mmult.cc:29) on array 'A' [283]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.48 seconds; current allocated memory: 128.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 130.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_10' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_11' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_12' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_13' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_14' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_15' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_16' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_17' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_18' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_19' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_8' to 'ap_fifo'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'block_mmult.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3769 ; free virtual = 24481
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3769 ; free virtual = 24481
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3767 ; free virtual = 24479
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3761 ; free virtual = 24473
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'writeoutput' (block_mmult.cc:37) in function 'block_mmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (block_mmult.cc:39) in function 'block_mmul' completely with a factor of 20.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ARows.V.a' (block_mmult.cc:4) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'BCols.V.a' (block_mmult.cc:5) .
INFO: [XFORM 203-101] Partitioning array 'A'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'AB' (block_mmult.cc:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ARows.V.a' (block_mmult.cc:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BCols.V.a' (block_mmult.cc:5) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3737 ; free virtual = 24450
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loadA' (block_mmult.cc:14:42) in function 'block_mmul' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (block_mmult.cc:28:22) in function 'block_mmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'partialsum' (block_mmult.cc:25:40) in function 'block_mmul' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'A.0' (block_mmult.cc:18:2)
INFO: [HLS 200-472] Inferring partial write operation for 'AB[0]' (block_mmult.cc:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'AB[0]' (block_mmult.cc:23:43)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3730 ; free virtual = 24443
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'block_mmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loadA.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'partialsum.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'writeoutput'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('AB_0_load_2', block_mmult.cc:40) on array 'AB[0]', block_mmult.cc:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'AB_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.15 seconds; current allocated memory: 142.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.26 seconds; current allocated memory: 149.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_10' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_11' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_12' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_13' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_14' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_15' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_16' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_17' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_18' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_19' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_10' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_11' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_12' to 'ap_fifo'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'block_mmult.cc' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: block_mmult.cc:10:18
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: block_mmult.cc:13:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: block_mmult.cc:25:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: block_mmult.cc:37:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file block_mmult.cc
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3768 ; free virtual = 24480
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3768 ; free virtual = 24480
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3761 ; free virtual = 24473
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3760 ; free virtual = 24473
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'writeoutput' (block_mmult.cc:37) in function 'block_mmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (block_mmult.cc:39) in function 'block_mmul' completely with a factor of 20.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ARows.V.a' (block_mmult.cc:4) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'BCols.V.a' (block_mmult.cc:5) .
INFO: [XFORM 203-101] Partitioning array 'A'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'AB' (block_mmult.cc:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ARows.V.a' (block_mmult.cc:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BCols.V.a' (block_mmult.cc:5) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_memset_AB_proc' to a process function for dataflow in function 'block_mmul'.
INFO: [XFORM 203-721] Changing loop 'Loop_partialsum_proc' (block_mmult.cc:25) to a process function for dataflow in function 'block_mmul'.
INFO: [XFORM 203-721] Changing loop 'Loop_writeoutput_proc' (block_mmult.cc:37) to a process function for dataflow in function 'block_mmul'.
WARNING: [XFORM 203-713] All the elements of global array 'A.0'  should be updated in process function 'Block__proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'A.1'  should be updated in process function 'Block__proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'A.10'  should be updated in process function 'Block__proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'A.11'  should be updated in process function 'Block__proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'A.12'  should be updated in process function 'Block__proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'A.13'  should be updated in process function 'Block__proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'A.14'  should be updated in process function 'Block__proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'A.15'  should be updated in process function 'Block__proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'A.16'  should be updated in process function 'Block__proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'A.17'  should be updated in process function 'Block__proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'A.18'  should be updated in process function 'Block__proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'A.19'  should be updated in process function 'Block__proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'A.2'  should be updated in process function 'Block__proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'A.3'  should be updated in process function 'Block__proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'A.4'  should be updated in process function 'Block__proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'A.5'  should be updated in process function 'Block__proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'A.6'  should be updated in process function 'Block__proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'A.7'  should be updated in process function 'Block__proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'A.8'  should be updated in process function 'Block__proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'A.9'  should be updated in process function 'Block__proc10', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'AB[0]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'AB[0]' has write operations in process function 'Loop_memset_AB_proc'.
WARNING: [XFORM 203-713] Variable 'AB[0]' has read and write operations in process function 'Loop_partialsum_proc11'.
WARNING: [XFORM 203-713] All the elements of global array 'AB[0]' should be updated in process function 'Loop_memset_AB_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'AB[0]' should be updated in process function 'Loop_partialsum_proc11', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Array 'AB[0]' failed dataflow checking: it cannot be connected to more than 2 processes.
WARNING: [XFORM 203-713] Variable 'AB[0]' has write operations in process function 'Loop_memset_AB_proc'.
WARNING: [XFORM 203-713] Variable 'AB[0]' has read and write operations in process function 'Loop_partialsum_proc11'.
WARNING: [XFORM 203-713] Variable 'AB[0]' has read operations in process function 'Loop_writeoutput_proc'.
ERROR: [XFORM 203-711] Variable 'AB[1]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'AB[1]' has write operations in process function 'Loop_memset_AB_proc'.
WARNING: [XFORM 203-713] Variable 'AB[1]' has read and write operations in process function 'Loop_partialsum_proc11'.
WARNING: [XFORM 203-713] All the elements of global array 'AB[1]' should be updated in process function 'Loop_memset_AB_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'AB[1]' should be updated in process function 'Loop_partialsum_proc11', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Array 'AB[1]' failed dataflow checking: it cannot be connected to more than 2 processes.
WARNING: [XFORM 203-713] Variable 'AB[1]' has write operations in process function 'Loop_memset_AB_proc'.
WARNING: [XFORM 203-713] Variable 'AB[1]' has read and write operations in process function 'Loop_partialsum_proc11'.
WARNING: [XFORM 203-713] Variable 'AB[1]' has read operations in process function 'Loop_writeoutput_proc'.
ERROR: [XFORM 203-711] Variable 'AB[2]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'AB[2]' has write operations in process function 'Loop_memset_AB_proc'.
WARNING: [XFORM 203-713] Variable 'AB[2]' has read and write operations in process function 'Loop_partialsum_proc11'.
WARNING: [XFORM 203-713] All the elements of global array 'AB[2]' should be updated in process function 'Loop_memset_AB_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'AB[2]' should be updated in process function 'Loop_partialsum_proc11', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Array 'AB[2]' failed dataflow checking: it cannot be connected to more than 2 processes.
WARNING: [XFORM 203-713] Variable 'AB[2]' has write operations in process function 'Loop_memset_AB_proc'.
WARNING: [XFORM 203-713] Variable 'AB[2]' has read and write operations in process function 'Loop_partialsum_proc11'.
WARNING: [XFORM 203-713] Variable 'AB[2]' has read operations in process function 'Loop_writeoutput_proc'.
ERROR: [XFORM 203-711] Variable 'AB[3]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'AB[3]' has write operations in process function 'Loop_memset_AB_proc'.
WARNING: [XFORM 203-713] Variable 'AB[3]' has read and write operations in process function 'Loop_partialsum_proc11'.
WARNING: [XFORM 203-713] All the elements of global array 'AB[3]' should be updated in process function 'Loop_memset_AB_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'AB[3]' should be updated in process function 'Loop_partialsum_proc11', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Array 'AB[3]' failed dataflow checking: it cannot be connected to more than 2 processes.
WARNING: [XFORM 203-713] Variable 'AB[3]' has write operations in process function 'Loop_memset_AB_proc'.
WARNING: [XFORM 203-713] Variable 'AB[3]' has read and write operations in process function 'Loop_partialsum_proc11'.
WARNING: [XFORM 203-713] Variable 'AB[3]' has read operations in process function 'Loop_writeoutput_proc'.
ERROR: [XFORM 203-711] Variable 'AB[4]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'AB[4]' has write operations in process function 'Loop_memset_AB_proc'.
WARNING: [XFORM 203-713] Variable 'AB[4]' has read and write operations in process function 'Loop_partialsum_proc11'.
WARNING: [XFORM 203-713] All the elements of global array 'AB[4]' should be updated in process function 'Loop_memset_AB_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'AB[4]' should be updated in process function 'Loop_partialsum_proc11', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Array 'AB[4]' failed dataflow checking: it cannot be connected to more than 2 processes.
WARNING: [XFORM 203-713] Variable 'AB[4]' has write operations in process function 'Loop_memset_AB_proc'.
WARNING: [XFORM 203-713] Variable 'AB[4]' has read and write operations in process function 'Loop_partialsum_proc11'.
WARNING: [XFORM 203-713] Variable 'AB[4]' has read operations in process function 'Loop_writeoutput_proc'.
ERROR: [XFORM 203-711] Variable 'AB[5]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'AB[5]' has write operations in process function 'Loop_memset_AB_proc'.
WARNING: [XFORM 203-713] Variable 'AB[5]' has read and write operations in process function 'Loop_partialsum_proc11'.
WARNING: [XFORM 203-713] All the elements of global array 'AB[5]' should be updated in process function 'Loop_memset_AB_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'AB[5]' should be updated in process function 'Loop_partialsum_proc11', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Array 'AB[5]' failed dataflow checking: it cannot be connected to more than 2 processes.
WARNING: [XFORM 203-713] Variable 'AB[5]' has write operations in process function 'Loop_memset_AB_proc'.
WARNING: [XFORM 203-713] Variable 'AB[5]' has read and write operations in process function 'Loop_partialsum_proc11'.
WARNING: [XFORM 203-713] Variable 'AB[5]' has read operations in process function 'Loop_writeoutput_proc'.
ERROR: [XFORM 203-711] Variable 'AB[6]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'AB[6]' has write operations in process function 'Loop_memset_AB_proc'.
WARNING: [XFORM 203-713] Variable 'AB[6]' has read and write operations in process function 'Loop_partialsum_proc11'.
WARNING: [XFORM 203-713] All the elements of global array 'AB[6]' should be updated in process function 'Loop_memset_AB_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'AB[6]' should be updated in process function 'Loop_partialsum_proc11', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Array 'AB[6]' failed dataflow checking: it cannot be connected to more than 2 processes.
WARNING: [XFORM 203-713] Variable 'AB[6]' has write operations in process function 'Loop_memset_AB_proc'.
WARNING: [XFORM 203-713] Variable 'AB[6]' has read and write operations in process function 'Loop_partialsum_proc11'.
WARNING: [XFORM 203-713] Variable 'AB[6]' has read operations in process function 'Loop_writeoutput_proc'.
ERROR: [XFORM 203-711] Variable 'AB[7]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'AB[7]' has write operations in process function 'Loop_memset_AB_proc'.
WARNING: [XFORM 203-713] Variable 'AB[7]' has read and write operations in process function 'Loop_partialsum_proc11'.
WARNING: [XFORM 203-713] All the elements of global array 'AB[7]' should be updated in process function 'Loop_memset_AB_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'AB[7]' should be updated in process function 'Loop_partialsum_proc11', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Array 'AB[7]' failed dataflow checking: it cannot be connected to more than 2 processes.
WARNING: [XFORM 203-713] Variable 'AB[7]' has write operations in process function 'Loop_memset_AB_proc'.
WARNING: [XFORM 203-713] Variable 'AB[7]' has read and write operations in process function 'Loop_partialsum_proc11'.
WARNING: [XFORM 203-713] Variable 'AB[7]' has read operations in process function 'Loop_writeoutput_proc'.
ERROR: [XFORM 203-711] Variable 'AB[8]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'AB[8]' has write operations in process function 'Loop_memset_AB_proc'.
WARNING: [XFORM 203-713] Variable 'AB[8]' has read and write operations in process function 'Loop_partialsum_proc11'.
WARNING: [XFORM 203-713] All the elements of global array 'AB[8]' should be updated in process function 'Loop_memset_AB_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'AB[8]' should be updated in process function 'Loop_partialsum_proc11', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Array 'AB[8]' failed dataflow checking: it cannot be connected to more than 2 processes.
WARNING: [XFORM 203-713] Variable 'AB[8]' has write operations in process function 'Loop_memset_AB_proc'.
WARNING: [XFORM 203-713] Variable 'AB[8]' has read and write operations in process function 'Loop_partialsum_proc11'.
WARNING: [XFORM 203-713] Variable 'AB[8]' has read operations in process function 'Loop_writeoutput_proc'.
ERROR: [XFORM 203-711] Variable 'AB[9]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'AB[9]' has write operations in process function 'Loop_memset_AB_proc'.
WARNING: [XFORM 203-713] Variable 'AB[9]' has read and write operations in process function 'Loop_partialsum_proc11'.
WARNING: [XFORM 203-713] All the elements of global array 'AB[9]' should be updated in process function 'Loop_memset_AB_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'AB[9]' should be updated in process function 'Loop_partialsum_proc11', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Array 'AB[9]' failed dataflow checking: it cannot be connected to more than 2 processes.
WARNING: [XFORM 203-713] Variable 'AB[9]' has write operations in process function 'Loop_memset_AB_proc'.
WARNING: [XFORM 203-713] Variable 'AB[9]' has read and write operations in process function 'Loop_partialsum_proc11'.
WARNING: [XFORM 203-713] Variable 'AB[9]' has read operations in process function 'Loop_writeoutput_proc'.
ERROR: [XFORM 203-711] Variable 'AB[10]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'AB[10]' has write operations in process function 'Loop_memset_AB_proc'.
WARNING: [XFORM 203-713] Variable 'AB[10]' has read and write operations in process function 'Loop_partialsum_proc11'.
WARNING: [XFORM 203-713] All the elements of global array 'AB[10]' should be updated in process function 'Loop_memset_AB_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'AB[10]' should be updated in process function 'Loop_partialsum_proc11', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Array 'AB[10]' failed dataflow checking: it cannot be connected to more than 2 processes.
WARNING: [XFORM 203-713] Variable 'AB[10]' has write operations in process function 'Loop_memset_AB_proc'.
WARNING: [XFORM 203-713] Variable 'AB[10]' has read and write operations in process function 'Loop_partialsum_proc11'.
WARNING: [XFORM 203-713] Variable 'AB[10]' has read operations in process function 'Loop_writeoutput_proc'.
ERROR: [XFORM 203-711] Variable 'AB[11]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'AB[11]' has write operations in process function 'Loop_memset_AB_proc'.
WARNING: [XFORM 203-713] Variable 'AB[11]' has read and write operations in process function 'Loop_partialsum_proc11'.
WARNING: [XFORM 203-713] All the elements of global array 'AB[11]' should be updated in process function 'Loop_memset_AB_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'AB[11]' should be updated in process function 'Loop_partialsum_proc11', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Array 'AB[11]' failed dataflow checking: it cannot be connected to more than 2 processes.
WARNING: [XFORM 203-713] Variable 'AB[11]' has write operations in process function 'Loop_memset_AB_proc'.
WARNING: [XFORM 203-713] Variable 'AB[11]' has read and write operations in process function 'Loop_partialsum_proc11'.
WARNING: [XFORM 203-713] Variable 'AB[11]' has read operations in process function 'Loop_writeoutput_proc'.
ERROR: [XFORM 203-711] Variable 'AB[12]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'AB[12]' has write operations in process function 'Loop_memset_AB_proc'.
WARNING: [XFORM 203-713] Variable 'AB[12]' has read and write operations in process function 'Loop_partialsum_proc11'.
WARNING: [XFORM 203-713] All the elements of global array 'AB[12]' should be updated in process function 'Loop_memset_AB_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'AB[12]' should be updated in process function 'Loop_partialsum_proc11', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Array 'AB[12]' failed dataflow checking: it cannot be connected to more than 2 processes.
WARNING: [XFORM 203-713] Variable 'AB[12]' has write operations in process function 'Loop_memset_AB_proc'.
WARNING: [XFORM 203-713] Variable 'AB[12]' has read and write operations in process function 'Loop_partialsum_proc11'.
WARNING: [XFORM 203-713] Variable 'AB[12]' has read operations in process function 'Loop_writeoutput_proc'.
ERROR: [XFORM 203-711] Variable 'AB[13]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'AB[13]' has write operations in process function 'Loop_memset_AB_proc'.
WARNING: [XFORM 203-713] Variable 'AB[13]' has read and write operations in process function 'Loop_partialsum_proc11'.
WARNING: [XFORM 203-713] All the elements of global array 'AB[13]' should be updated in process function 'Loop_memset_AB_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'AB[13]' should be updated in process function 'Loop_partialsum_proc11', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Array 'AB[13]' failed dataflow checking: it cannot be connected to more than 2 processes.
WARNING: [XFORM 203-713] Variable 'AB[13]' has write operations in process function 'Loop_memset_AB_proc'.
WARNING: [XFORM 203-713] Variable 'AB[13]' has read and write operations in process function 'Loop_partialsum_proc11'.
WARNING: [XFORM 203-713] Variable 'AB[13]' has read operations in process function 'Loop_writeoutput_proc'.
ERROR: [XFORM 203-711] Variable 'AB[14]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'AB[14]' has write operations in process function 'Loop_memset_AB_proc'.
WARNING: [XFORM 203-713] Variable 'AB[14]' has read and write operations in process function 'Loop_partialsum_proc11'.
WARNING: [XFORM 203-713] All the elements of global array 'AB[14]' should be updated in process function 'Loop_memset_AB_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'AB[14]' should be updated in process function 'Loop_partialsum_proc11', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Array 'AB[14]' failed dataflow checking: it cannot be connected to more than 2 processes.
WARNING: [XFORM 203-713] Variable 'AB[14]' has write operations in process function 'Loop_memset_AB_proc'.
WARNING: [XFORM 203-713] Variable 'AB[14]' has read and write operations in process function 'Loop_partialsum_proc11'.
WARNING: [XFORM 203-713] Variable 'AB[14]' has read operations in process function 'Loop_writeoutput_proc'.
ERROR: [XFORM 203-711] Variable 'AB[15]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'AB[15]' has write operations in process function 'Loop_memset_AB_proc'.
WARNING: [XFORM 203-713] Variable 'AB[15]' has read and write operations in process function 'Loop_partialsum_proc11'.
WARNING: [XFORM 203-713] All the elements of global array 'AB[15]' should be updated in process function 'Loop_memset_AB_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'AB[15]' should be updated in process function 'Loop_partialsum_proc11', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Array 'AB[15]' failed dataflow checking: it cannot be connected to more than 2 processes.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'block_mmult.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3772 ; free virtual = 24484
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3772 ; free virtual = 24484
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3768 ; free virtual = 24480
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3765 ; free virtual = 24478
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'writeoutput' (block_mmult.cc:37) in function 'block_mmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (block_mmult.cc:39) in function 'block_mmul' completely with a factor of 50.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ARows.V.a' (block_mmult.cc:4) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'BCols.V.a' (block_mmult.cc:5) .
WARNING: [XFORM 203-104] Completely partitioning array 'A'  accessed through non-constant indices on dimension 1 (block_mmult.cc:31:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'A'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'tmp.a' accessed through non-constant indices on dimension 1 (block_mmult.cc:18:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'tmp.a' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'AB' (block_mmult.cc:23) accessed through non-constant indices on dimension 1 (block_mmult.cc:40:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'AB' (block_mmult.cc:23) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'tmp.a.1' accessed through non-constant indices on dimension 1 (block_mmult.cc:31:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'tmp.a.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ARows.V.a' (block_mmult.cc:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BCols.V.a' (block_mmult.cc:5) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3734 ; free virtual = 24448
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loadA' (block_mmult.cc:14:42) in function 'block_mmul' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (block_mmult.cc:28:22) in function 'block_mmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'partialsum' (block_mmult.cc:25:40) in function 'block_mmul' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'A.0' (block_mmult.cc:18:2)
INFO: [HLS 200-472] Inferring partial write operation for 'AB[0]' (block_mmult.cc:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'AB[0]' (block_mmult.cc:23:43)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3667 ; free virtual = 24381
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'block_mmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loadA.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'partialsum.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'writeoutput'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('AB_0_load_2', block_mmult.cc:40) on array 'AB[0]', block_mmult.cc:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'AB_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 82.64 seconds; current allocated memory: 205.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 40.65 seconds; current allocated memory: 230.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_10' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_11' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_12' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_13' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_14' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_15' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_16' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_17' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_18' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_19' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_20' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_21' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_22' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_23' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_24' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_25' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_26' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_27' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_28' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_29' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_30' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_31' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_32' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_33' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_34' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_35' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_36' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_37' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_38' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_39' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_40' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_41' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_42' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_43' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_44' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_45' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_46' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_47' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_48' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_49' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_10' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_11' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_12' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_13' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_14' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_15' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_16' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_17' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_18' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_19' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_20' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_21' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_22' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_23' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_24' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_25' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_26' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_27' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_28' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_29' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_30' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_31' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_32' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_33' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_34' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_35' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_36' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_37' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_38' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_39' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_40' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_41' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_42' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_43' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_44' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_45' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_46' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_47' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_48' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_49' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/abPartialSum_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/iteration' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'block_mmul' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'block_mmul_mux_506_32_1_1' to 'block_mmul_mux_50bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'block_mmul_mux_50bkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'block_mmul'.
INFO: [HLS 200-111]  Elapsed time: 20.78 seconds; current allocated memory: 254.955 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'block_mmult.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 3879 ; free virtual = 24588
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 3885 ; free virtual = 24593
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 3881 ; free virtual = 24590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 3878 ; free virtual = 24587
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loadA' (block_mmult.cc:14) in function 'block_mmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (block_mmult.cc:28) in function 'block_mmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'writeoutput' (block_mmult.cc:37) in function 'block_mmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (block_mmult.cc:17) in function 'block_mmul' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (block_mmult.cc:30) in function 'block_mmul' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (block_mmult.cc:39) in function 'block_mmul' completely with a factor of 20.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ARows.V.a' (block_mmult.cc:4) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'BCols.V.a' (block_mmult.cc:5) .
INFO: [XFORM 203-101] Partitioning array 'A'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'AB' (block_mmult.cc:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ARows.V.a' (block_mmult.cc:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BCols.V.a' (block_mmult.cc:5) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 3837 ; free virtual = 24547
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'partialsum' (block_mmult.cc:25:40) in function 'block_mmul' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'A.0' (block_mmult.cc:18:17)
INFO: [HLS 200-472] Inferring partial write operation for 'AB[0]' (block_mmult.cc:31:17)
INFO: [HLS 200-472] Inferring partial write operation for 'AB[0]' (block_mmult.cc:23:43)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 3818 ; free virtual = 24529
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'block_mmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loadA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'partialsum.1'.
WARNING: [SCHED 204-68] The II Violation in module 'block_mmul' (Loop: partialsum.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('AB_0_addr_1_write_ln31', block_mmult.cc:31) of variable 'add_ln31', block_mmult.cc:31 on array 'AB[0]', block_mmult.cc:23 and 'load' operation ('AB_0_load_20', block_mmult.cc:31) on array 'AB[0]', block_mmult.cc:23.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('AB_0_load_24', block_mmult.cc:31) on array 'AB[0]', block_mmult.cc:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'AB_0'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('AB_18_addr_19_write_ln31', block_mmult.cc:31) of variable 'add_ln31_18', block_mmult.cc:31 on array 'AB[18]', block_mmult.cc:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'AB_18'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 20.
INFO: [SCHED 204-61] Pipelining loop 'writeoutput'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('AB_0_load_2', block_mmult.cc:40) on array 'AB[0]', block_mmult.cc:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'AB_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.52 seconds; current allocated memory: 174.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.53 seconds; current allocated memory: 183.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_10' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_11' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_12' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_13' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_14' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_15' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_16' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_17' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_18' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_19' to 'ap_fifo'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'block_mmult.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 3878 ; free virtual = 24579
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 3878 ; free virtual = 24579
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 3873 ; free virtual = 24575
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 3863 ; free virtual = 24565
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loadA' (block_mmult.cc:14) in function 'block_mmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'partialsum' (block_mmult.cc:25) in function 'block_mmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'writeoutput' (block_mmult.cc:36) in function 'block_mmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (block_mmult.cc:17) in function 'block_mmul' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (block_mmult.cc:28) in function 'block_mmul' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (block_mmult.cc:29) in function 'block_mmul' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (block_mmult.cc:38) in function 'block_mmul' completely with a factor of 20.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ARows.V.a' (block_mmult.cc:4) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'BCols.V.a' (block_mmult.cc:5) .
INFO: [XFORM 203-101] Partitioning array 'A'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'AB' (block_mmult.cc:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ARows.V.a' (block_mmult.cc:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BCols.V.a' (block_mmult.cc:5) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 3827 ; free virtual = 24530
INFO: [HLS 200-472] Inferring partial write operation for 'A.0' (block_mmult.cc:18:17)
INFO: [HLS 200-472] Inferring partial write operation for 'AB[0]' (block_mmult.cc:30:17)
INFO: [HLS 200-472] Inferring partial write operation for 'AB[0]' (block_mmult.cc:23:43)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 3829 ; free virtual = 24532
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'block_mmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loadA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'partialsum'.
WARNING: [SCHED 204-68] The II Violation in module 'block_mmul' (Loop: partialsum): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('AB_0_addr_1_write_ln30', block_mmult.cc:30) of variable 'add_ln30', block_mmult.cc:30 on array 'AB[0]', block_mmult.cc:23 and 'load' operation ('AB_0_load', block_mmult.cc:30) on array 'AB[0]', block_mmult.cc:23.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('AB_0_load_4', block_mmult.cc:30) on array 'AB[0]', block_mmult.cc:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'AB_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 20.
INFO: [SCHED 204-61] Pipelining loop 'writeoutput'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('AB_0_load_22', block_mmult.cc:39) on array 'AB[0]', block_mmult.cc:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'AB_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 106.36 seconds; current allocated memory: 157.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.29 seconds; current allocated memory: 170.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_10' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_11' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_12' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_13' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_14' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_15' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_16' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_17' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_18' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_19' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_3' to 'ap_fifo'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'block_mmult.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 3818 ; free virtual = 24536
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 3818 ; free virtual = 24535
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 3813 ; free virtual = 24531
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 3810 ; free virtual = 24529
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loadA' (block_mmult.cc:14) in function 'block_mmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (block_mmult.cc:28) in function 'block_mmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'writeoutput' (block_mmult.cc:37) in function 'block_mmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (block_mmult.cc:17) in function 'block_mmul' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (block_mmult.cc:30) in function 'block_mmul' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (block_mmult.cc:39) in function 'block_mmul' completely with a factor of 20.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ARows.V.a' (block_mmult.cc:4) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'BCols.V.a' (block_mmult.cc:5) .
INFO: [XFORM 203-101] Partitioning array 'A'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'AB' (block_mmult.cc:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ARows.V.a' (block_mmult.cc:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BCols.V.a' (block_mmult.cc:5) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 3779 ; free virtual = 24498
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'partialsum' (block_mmult.cc:25:40) in function 'block_mmul' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'A.0' (block_mmult.cc:18:17)
INFO: [HLS 200-472] Inferring partial write operation for 'AB[0]' (block_mmult.cc:31:17)
INFO: [HLS 200-472] Inferring partial write operation for 'AB[0]' (block_mmult.cc:23:43)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 3762 ; free virtual = 24482
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'block_mmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loadA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'partialsum.1'.
WARNING: [SCHED 204-68] The II Violation in module 'block_mmul' (Loop: partialsum.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('AB_0_addr_1_write_ln31', block_mmult.cc:31) of variable 'add_ln31', block_mmult.cc:31 on array 'AB[0]', block_mmult.cc:23 and 'load' operation ('AB_0_load_20', block_mmult.cc:31) on array 'AB[0]', block_mmult.cc:23.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('AB_0_load_24', block_mmult.cc:31) on array 'AB[0]', block_mmult.cc:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'AB_0'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('AB_18_addr_19_write_ln31', block_mmult.cc:31) of variable 'add_ln31_18', block_mmult.cc:31 on array 'AB[18]', block_mmult.cc:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'AB_18'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 20.
INFO: [SCHED 204-61] Pipelining loop 'writeoutput'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('AB_0_load_2', block_mmult.cc:40) on array 'AB[0]', block_mmult.cc:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'AB_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.63 seconds; current allocated memory: 174.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.45 seconds; current allocated memory: 183.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_10' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_11' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_12' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_13' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_14' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_15' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_16' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_17' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_18' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_19' to 'ap_fifo'.
