Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Wed Nov 21 21:53:18 2018
| Host             : hubbery running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.545        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.402        |
| Device Static (W)        | 0.143        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 67.2         |
| Junction Temperature (C) | 42.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.022 |        8 |       --- |             --- |
| Slice Logic              |     0.003 |    13543 |       --- |             --- |
|   LUT as Logic           |     0.002 |     4368 |     53200 |            8.21 |
|   CARRY4                 |    <0.001 |      307 |     13300 |            2.31 |
|   Register               |    <0.001 |     5831 |    106400 |            5.48 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Distributed RAM |    <0.001 |       34 |     17400 |            0.20 |
|   LUT as Shift Register  |    <0.001 |     1001 |     17400 |            5.75 |
|   F7/F8 Muxes            |    <0.001 |       37 |     53200 |            0.07 |
|   Others                 |     0.000 |      760 |       --- |             --- |
| Signals                  |     0.004 |     9064 |       --- |             --- |
| Block RAM                |    <0.001 |     41.5 |       140 |           29.64 |
| MMCM                     |     0.106 |        1 |         4 |           25.00 |
| I/O                      |     0.005 |       22 |       125 |           17.60 |
| PS7                      |     1.261 |        1 |       --- |             --- |
| Static Power             |     0.143 |          |           |                 |
| Total                    |     1.545 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.046 |       0.031 |      0.015 |
| Vccaux    |       1.800 |     0.073 |       0.059 |      0.015 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.681 |       0.653 |      0.028 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------+-----------------------------------------------------------+-----------------+
| Clock                       | Domain                                                    | Constraint (ns) |
+-----------------------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0                  | system_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0                  | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_1                  | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |            40.0 |
| clk_out1_system_clk_wiz_0_0 | system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0       |            40.0 |
| clk_out2_system_clk_wiz_0_0 | system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0       |             8.0 |
| clkfbout_system_clk_wiz_0_0 | system_i/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0       |            10.0 |
+-----------------------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------+-----------+
| Name                                                                              | Power (W) |
+-----------------------------------------------------------------------------------+-----------+
| top                                                                               |     1.402 |
|   iic_0_scl_iobuf                                                                 |    <0.001 |
|   iic_0_sda_iobuf                                                                 |    <0.001 |
|   system_i                                                                        |     1.396 |
|     HDMI_FPGA_ML_0                                                                |     0.002 |
|       U0                                                                          |     0.002 |
|         Inst_DVITransmitter                                                       |     0.002 |
|           Inst_TMDSEncoder_blue                                                   |    <0.001 |
|           Inst_TMDSEncoder_green                                                  |    <0.001 |
|           Inst_TMDSEncoder_red                                                    |    <0.001 |
|           Inst_clk_serializer_10_1                                                |    <0.001 |
|           Inst_d0_serializer_10_1                                                 |    <0.001 |
|           Inst_d1_serializer_10_1                                                 |    <0.001 |
|           Inst_d2_serializer_10_1                                                 |    <0.001 |
|     OV_Sensor_ML_0                                                                |    <0.001 |
|       inst                                                                        |    <0.001 |
|         cmos_decode_u0                                                            |    <0.001 |
|         nolabel_line48                                                            |    <0.001 |
|     axi_dma_0                                                                     |     0.008 |
|       U0                                                                          |     0.008 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                            |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                 |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                      |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                    |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                            |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                 |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                      |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                    |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                      |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                           |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                  |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                  |    <0.001 |
|         I_PRMRY_DATAMOVER                                                         |     0.006 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                       |     0.002 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                      |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                           |    <0.001 |
|               I_DATA_FIFO                                                         |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                       |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                            |    <0.001 |
|                     xpm_fifo_base_inst                                            |    <0.001 |
|                       gen_fwft.rdpp1_inst                                         |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                             |    <0.001 |
|                       rdp_inst                                                    |    <0.001 |
|                       rdpp1_inst                                                  |    <0.001 |
|                       wrp_inst                                                    |    <0.001 |
|                       wrpp1_inst                                                  |    <0.001 |
|                       xpm_fifo_rst_inst                                           |    <0.001 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                       |    <0.001 |
|             I_ADDR_CNTL                                                           |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                       |    <0.001 |
|                     DYNSHREG_F_I                                                  |    <0.001 |
|             I_CMD_STATUS                                                          |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                  |    <0.001 |
|               I_CMD_FIFO                                                          |    <0.001 |
|             I_MSTR_PCC                                                            |    <0.001 |
|             I_RD_DATA_CNTL                                                        |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                       |    <0.001 |
|                     DYNSHREG_F_I                                                  |    <0.001 |
|             I_RD_STATUS_CNTLR                                                     |    <0.001 |
|             I_RESET                                                               |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                       |     0.004 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                 |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                   |    <0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                               |    <0.001 |
|               I_DATA_FIFO                                                         |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                       |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                            |    <0.001 |
|                     xpm_fifo_base_inst                                            |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                             |    <0.001 |
|                       rdp_inst                                                    |    <0.001 |
|                       rdpp1_inst                                                  |    <0.001 |
|                       wrp_inst                                                    |    <0.001 |
|                       wrpp1_inst                                                  |    <0.001 |
|                       xpm_fifo_rst_inst                                           |    <0.001 |
|               I_XD_FIFO                                                           |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                   |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                            |    <0.001 |
|                     xpm_fifo_base_inst                                            |    <0.001 |
|                       gen_fwft.rdpp1_inst                                         |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8                 |    <0.001 |
|                       rdp_inst                                                    |    <0.001 |
|                       rdpp1_inst                                                  |    <0.001 |
|                       wrp_inst                                                    |    <0.001 |
|                       wrpp1_inst                                                  |    <0.001 |
|                       xpm_fifo_rst_inst                                           |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                 |     0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                |     0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                  |    <0.001 |
|                 I_MSSAI_SKID_BUF                                                  |    <0.001 |
|                 I_TSTRB_FIFO                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                     |    <0.001 |
|                       DYNSHREG_F_I                                                |    <0.001 |
|                 SLICE_INSERTION                                                   |    <0.001 |
|               I_DRE_CNTL_FIFO                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                       |    <0.001 |
|                     DYNSHREG_F_I                                                  |    <0.001 |
|             I_ADDR_CNTL                                                           |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                       |    <0.001 |
|                     DYNSHREG_F_I                                                  |    <0.001 |
|             I_CMD_STATUS                                                          |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                  |    <0.001 |
|               I_CMD_FIFO                                                          |    <0.001 |
|             I_RESET                                                               |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                  |    <0.001 |
|             I_WR_DATA_CNTL                                                        |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                       |    <0.001 |
|                     DYNSHREG_F_I                                                  |    <0.001 |
|             I_WR_STATUS_CNTLR                                                     |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                       |    <0.001 |
|                     DYNSHREG_F_I                                                  |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                       |    <0.001 |
|                     DYNSHREG_F_I                                                  |    <0.001 |
|         I_RST_MODULE                                                              |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                              |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                              |    <0.001 |
|           REG_HRD_RST                                                             |    <0.001 |
|           REG_HRD_RST_OUT                                                         |    <0.001 |
|     axi_gpio_0                                                                    |    <0.001 |
|       U0                                                                          |    <0.001 |
|         AXI_LITE_IPIF_I                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                      |    <0.001 |
|             I_DECODER                                                             |    <0.001 |
|         gpio_core_1                                                               |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                             |    <0.001 |
|     axi_mem_intercon                                                              |     0.005 |
|       m00_couplers                                                                |     0.001 |
|         auto_pc                                                                   |     0.001 |
|           inst                                                                    |     0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                          |     0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                 |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                           |    <0.001 |
|                   inst                                                            |    <0.001 |
|                     fifo_gen_inst                                                 |    <0.001 |
|                       inst_fifo_gen                                               |    <0.001 |
|                         gconvfifo.rf                                              |    <0.001 |
|                           grf.rf                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                   |    <0.001 |
|                               grss.rsts                                           |    <0.001 |
|                               rpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                               gwss.wsts                                           |    <0.001 |
|                               wpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                 |    <0.001 |
|                               gdm.dm_gen.dm                                       |    <0.001 |
|                                 RAM_reg_0_31_0_0                                  |    <0.001 |
|                             rstblk                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                               |    <0.001 |
|               USE_WRITE.write_addr_inst                                           |    <0.001 |
|                 USE_BURSTS.cmd_queue                                              |    <0.001 |
|                   inst                                                            |    <0.001 |
|                     fifo_gen_inst                                                 |    <0.001 |
|                       inst_fifo_gen                                               |    <0.001 |
|                         gconvfifo.rf                                              |    <0.001 |
|                           grf.rf                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                   |    <0.001 |
|                               grss.rsts                                           |    <0.001 |
|                               rpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                               gwss.wsts                                           |    <0.001 |
|                               wpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                 |    <0.001 |
|                               gdm.dm_gen.dm                                       |    <0.001 |
|                                 RAM_reg_0_31_0_4                                  |    <0.001 |
|                             rstblk                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                         |    <0.001 |
|                   inst                                                            |    <0.001 |
|                     fifo_gen_inst                                                 |    <0.001 |
|                       inst_fifo_gen                                               |    <0.001 |
|                         gconvfifo.rf                                              |    <0.001 |
|                           grf.rf                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                   |    <0.001 |
|                               grss.rsts                                           |    <0.001 |
|                               rpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                               gwss.wsts                                           |    <0.001 |
|                               wpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                 |    <0.001 |
|                               gdm.dm_gen.dm                                       |    <0.001 |
|                                 RAM_reg_0_31_0_4                                  |    <0.001 |
|                             rstblk                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |    <0.001 |
|               USE_WRITE.write_data_inst                                           |    <0.001 |
|       s00_couplers                                                                |    <0.001 |
|         auto_us                                                                   |    <0.001 |
|           inst                                                                    |    <0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                         |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst              |    <0.001 |
|                 r.r_pipe                                                          |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                      |    <0.001 |
|               USE_READ.read_addr_inst                                             |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                           |    <0.001 |
|               si_register_slice_inst                                              |    <0.001 |
|                 ar.ar_pipe                                                        |    <0.001 |
|       s01_couplers                                                                |    <0.001 |
|         auto_us                                                                   |    <0.001 |
|           inst                                                                    |    <0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                         |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                    |    <0.001 |
|               USE_WRITE.write_addr_inst                                           |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                           |    <0.001 |
|               si_register_slice_inst                                              |    <0.001 |
|                 aw.aw_pipe                                                        |    <0.001 |
|       xbar                                                                        |     0.001 |
|         inst                                                                      |     0.001 |
|           gen_samd.crossbar_samd                                                  |     0.001 |
|             addr_arbiter_ar                                                       |    <0.001 |
|             addr_arbiter_aw                                                       |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                    |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                          |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                               |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                    |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                      |    <0.001 |
|               b.b_pipe                                                            |    <0.001 |
|               r.r_pipe                                                            |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                          |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                               |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                    |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                      |    <0.001 |
|               b.b_pipe                                                            |    <0.001 |
|               r.r_pipe                                                            |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                       |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                      |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                        |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                        |    <0.001 |
|               wrouter_aw_fifo                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                    |    <0.001 |
|             splitter_aw_mi                                                        |    <0.001 |
|     clk_wiz_0                                                                     |     0.107 |
|       inst                                                                        |     0.107 |
|     image_process_0                                                               |     0.006 |
|       inst                                                                        |     0.006 |
|         unit_2_2_matrix                                                           |    <0.001 |
|         unit_3_3_matrix                                                           |    <0.001 |
|         unit_average_value                                                        |    <0.001 |
|         unit_block_value_generator_av                                             |     0.002 |
|           unit_fifo_backframe                                                     |    <0.001 |
|             U0                                                                    |    <0.001 |
|               inst_fifo_gen                                                       |    <0.001 |
|                 gconvfifo.rf                                                      |    <0.001 |
|                   grf.rf                                                          |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                      |    <0.001 |
|                       grss.gdc.dc                                                 |    <0.001 |
|                         gsym_dc.dc                                                |    <0.001 |
|                       grss.rsts                                                   |    <0.001 |
|                         c1                                                        |    <0.001 |
|                         c2                                                        |    <0.001 |
|                       rpntr                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                      |    <0.001 |
|                       gwss.wsts                                                   |    <0.001 |
|                         c0                                                        |    <0.001 |
|                         c1                                                        |    <0.001 |
|                       wpntr                                                       |    <0.001 |
|                     gntv_or_sync_fifo.mem                                         |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                    |    <0.001 |
|                         inst_blk_mem_gen                                          |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                    |    <0.001 |
|                             valid.cstr                                            |    <0.001 |
|                               has_mux_b.B                                         |    <0.001 |
|                               ramloop[0].ram.r                                    |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[10].ram.r                                   |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[11].ram.r                                   |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[12].ram.r                                   |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[13].ram.r                                   |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[14].ram.r                                   |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[15].ram.r                                   |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[16].ram.r                                   |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[17].ram.r                                   |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[18].ram.r                                   |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[19].ram.r                                   |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[1].ram.r                                    |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[20].ram.r                                   |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[21].ram.r                                   |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[22].ram.r                                   |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[23].ram.r                                   |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[24].ram.r                                   |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[25].ram.r                                   |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[26].ram.r                                   |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[27].ram.r                                   |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[28].ram.r                                   |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[29].ram.r                                   |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[2].ram.r                                    |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[30].ram.r                                   |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[31].ram.r                                   |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[32].ram.r                                   |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[33].ram.r                                   |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[3].ram.r                                    |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[4].ram.r                                    |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[5].ram.r                                    |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[6].ram.r                                    |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[7].ram.r                                    |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[8].ram.r                                    |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|                               ramloop[9].ram.r                                    |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|           unit_fifo_block_av_gen                                                  |    <0.001 |
|             U0                                                                    |    <0.001 |
|               inst_fifo_gen                                                       |    <0.001 |
|                 gconvfifo.rf                                                      |    <0.001 |
|                   grf.rf                                                          |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                      |    <0.001 |
|                       grss.rsts                                                   |    <0.001 |
|                         c1                                                        |    <0.001 |
|                         c2                                                        |    <0.001 |
|                       rpntr                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                      |    <0.001 |
|                       gwss.wsts                                                   |    <0.001 |
|                         c0                                                        |    <0.001 |
|                         c1                                                        |    <0.001 |
|                       wpntr                                                       |    <0.001 |
|                     gntv_or_sync_fifo.mem                                         |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                    |    <0.001 |
|                         inst_blk_mem_gen                                          |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                    |    <0.001 |
|                             valid.cstr                                            |    <0.001 |
|                               ramloop[0].ram.r                                    |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|           unit_fifo_block_bf_gen                                                  |    <0.001 |
|             U0                                                                    |    <0.001 |
|               inst_fifo_gen                                                       |    <0.001 |
|                 gconvfifo.rf                                                      |    <0.001 |
|                   grf.rf                                                          |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                      |    <0.001 |
|                       grss.rsts                                                   |    <0.001 |
|                         c1                                                        |    <0.001 |
|                         c2                                                        |    <0.001 |
|                       rpntr                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                      |    <0.001 |
|                       gwss.wsts                                                   |    <0.001 |
|                         c0                                                        |    <0.001 |
|                         c1                                                        |    <0.001 |
|                       wpntr                                                       |    <0.001 |
|                     gntv_or_sync_fifo.mem                                         |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                    |    <0.001 |
|                         inst_blk_mem_gen                                          |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                    |    <0.001 |
|                             valid.cstr                                            |    <0.001 |
|                               ramloop[0].ram.r                                    |    <0.001 |
|                                 prim_noinit.ram                                   |    <0.001 |
|         unit_fifo_0                                                               |    <0.001 |
|           U0                                                                      |    <0.001 |
|             inst_fifo_gen                                                         |    <0.001 |
|               gconvfifo.rf                                                        |    <0.001 |
|                 grf.rf                                                            |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                     grss.rsts                                                     |    <0.001 |
|                     rpntr                                                         |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                     gwss.wsts                                                     |    <0.001 |
|                     wpntr                                                         |    <0.001 |
|                   gntv_or_sync_fifo.mem                                           |    <0.001 |
|                     gdm.dm_gen.dm                                                 |    <0.001 |
|                       RAM_reg_0_31_0_5                                            |    <0.001 |
|                       RAM_reg_0_31_12_17                                          |    <0.001 |
|                       RAM_reg_0_31_18_23                                          |    <0.001 |
|                       RAM_reg_0_31_6_11                                           |    <0.001 |
|         unit_gray_shift                                                           |    <0.001 |
|         unit_line_average_0                                                       |    <0.001 |
|           U0                                                                      |    <0.001 |
|             i_synth                                                               |    <0.001 |
|               i_bb_inst                                                           |    <0.001 |
|         unit_line_average_1                                                       |    <0.001 |
|           U0                                                                      |    <0.001 |
|             i_synth                                                               |    <0.001 |
|               i_bb_inst                                                           |    <0.001 |
|         unit_line_shift_register_0                                                |    <0.001 |
|           U0                                                                      |    <0.001 |
|             i_synth                                                               |    <0.001 |
|               i_bb_inst                                                           |    <0.001 |
|         unit_line_shift_register_1                                                |    <0.001 |
|           U0                                                                      |    <0.001 |
|             i_synth                                                               |    <0.001 |
|               i_bb_inst                                                           |    <0.001 |
|         unit_line_shift_register_2                                                |    <0.001 |
|           U0                                                                      |    <0.001 |
|             i_synth                                                               |    <0.001 |
|               i_bb_inst                                                           |    <0.001 |
|         unit_media_value                                                          |    <0.001 |
|           unit0                                                                   |    <0.001 |
|           unit1                                                                   |    <0.001 |
|           unit2                                                                   |    <0.001 |
|           unit3                                                                   |    <0.001 |
|           unit4                                                                   |    <0.001 |
|           unit5                                                                   |    <0.001 |
|           unit6                                                                   |    <0.001 |
|     processing_system7_0                                                          |     1.262 |
|       inst                                                                        |     1.262 |
|     processing_system7_0_axi_periph                                               |     0.005 |
|       s00_couplers                                                                |     0.004 |
|         auto_pc                                                                   |     0.004 |
|           inst                                                                    |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                  |     0.004 |
|               RD.ar_channel_0                                                     |    <0.001 |
|                 ar_cmd_fsm_0                                                      |    <0.001 |
|                 cmd_translator_0                                                  |    <0.001 |
|                   incr_cmd_0                                                      |    <0.001 |
|                   wrap_cmd_0                                                      |    <0.001 |
|               RD.r_channel_0                                                      |    <0.001 |
|                 rd_data_fifo_0                                                    |    <0.001 |
|                 transaction_fifo_0                                                |    <0.001 |
|               SI_REG                                                              |     0.001 |
|                 ar.ar_pipe                                                        |    <0.001 |
|                 aw.aw_pipe                                                        |    <0.001 |
|                 b.b_pipe                                                          |    <0.001 |
|                 r.r_pipe                                                          |    <0.001 |
|               WR.aw_channel_0                                                     |    <0.001 |
|                 aw_cmd_fsm_0                                                      |    <0.001 |
|                 cmd_translator_0                                                  |    <0.001 |
|                   incr_cmd_0                                                      |    <0.001 |
|                   wrap_cmd_0                                                      |    <0.001 |
|               WR.b_channel_0                                                      |    <0.001 |
|                 bid_fifo_0                                                        |    <0.001 |
|                 bresp_fifo_0                                                      |    <0.001 |
|       xbar                                                                        |    <0.001 |
|         inst                                                                      |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                |    <0.001 |
|             addr_arbiter_inst                                                     |    <0.001 |
|             gen_decerr.decerr_slave_inst                                          |    <0.001 |
|             reg_slice_r                                                           |    <0.001 |
|             splitter_ar                                                           |    <0.001 |
|             splitter_aw                                                           |    <0.001 |
|     rst_processing_system7_0_50M                                                  |    <0.001 |
|       U0                                                                          |    <0.001 |
|         EXT_LPF                                                                   |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                               |    <0.001 |
|         SEQ                                                                       |    <0.001 |
|           SEQ_COUNTER                                                             |    <0.001 |
|     v_axi4s_vid_out_0                                                             |     0.002 |
|       inst                                                                        |     0.002 |
|         COUPLER_INST                                                              |     0.001 |
|           generate_async_fifo.FIFO_INST                                           |     0.001 |
|             XPM_FIFO_ASYNC_INST                                                   |     0.001 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                |     0.001 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                     |    <0.001 |
|                 gen_cdc_pntr.rpw_gray_reg                                         |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg                                         |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg_dc                                      |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_dc_inst                                  |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                     |    <0.001 |
|                 gen_fwft.rdpp1_inst                                               |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst                                   |    <0.001 |
|                 rdp_inst                                                          |    <0.001 |
|                 rdpp1_inst                                                        |    <0.001 |
|                 rst_d1_inst                                                       |    <0.001 |
|                 wrp_inst                                                          |    <0.001 |
|                 wrpp1_inst                                                        |    <0.001 |
|                 wrpp2_inst                                                        |    <0.001 |
|                 xpm_fifo_rst_inst                                                 |    <0.001 |
|                   gen_rst_ic.rrst_rd_inst                                         |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                 |    <0.001 |
|                     gen_pipe_bit[2].pipe_bit_inst                                 |    <0.001 |
|                   gen_rst_ic.rrst_wr_inst                                         |    <0.001 |
|                   gen_rst_ic.wrst_rd_inst                                         |    <0.001 |
|                   gen_rst_ic.wrst_wr_inst                                         |    <0.001 |
|                     gen_pipe_bit[0].pipe_bit_inst                                 |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                 |    <0.001 |
|         FORMATTER_INST                                                            |    <0.001 |
|         SYNC_INST                                                                 |    <0.001 |
|     v_tc_0                                                                        |    <0.001 |
|       U0                                                                          |    <0.001 |
|         U_TC_TOP                                                                  |    <0.001 |
|           GEN_GENERATOR.U_TC_GEN                                                  |    <0.001 |
|         U_VIDEO_CTRL                                                              |     0.000 |
|     v_vid_in_axi4s_0                                                              |    <0.001 |
|       inst                                                                        |    <0.001 |
|         COUPLER_INST                                                              |    <0.001 |
|           generate_async_fifo.FIFO_INST                                           |    <0.001 |
|             XPM_FIFO_ASYNC_INST                                                   |    <0.001 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                |    <0.001 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                     |    <0.001 |
|                 gen_cdc_pntr.rpw_gray_reg                                         |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg                                         |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                     |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst                                   |    <0.001 |
|                 rdp_inst                                                          |    <0.001 |
|                 rdpp1_inst                                                        |    <0.001 |
|                 rst_d1_inst                                                       |    <0.001 |
|                 wrp_inst                                                          |    <0.001 |
|                 wrpp1_inst                                                        |    <0.001 |
|                 wrpp2_inst                                                        |    <0.001 |
|                 xpm_fifo_rst_inst                                                 |    <0.001 |
|                   gen_rst_ic.rrst_rd_inst                                         |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                 |    <0.001 |
|                     gen_pipe_bit[2].pipe_bit_inst                                 |    <0.001 |
|                   gen_rst_ic.rrst_wr_inst                                         |    <0.001 |
|                   gen_rst_ic.wrst_rd_inst                                         |    <0.001 |
|                   gen_rst_ic.wrst_wr_inst                                         |    <0.001 |
|                     gen_pipe_bit[0].pipe_bit_inst                                 |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                 |    <0.001 |
|         FORMATTER_INST                                                            |    <0.001 |
|     xlconcat_0                                                                    |     0.000 |
+-----------------------------------------------------------------------------------+-----------+


