// Seed: 1703822843
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    input id_4,
    output logic sample,
    input id_6,
    output id_7
);
  type_0 id_8 (
      .id_0 (1),
      .id_1 (id_6),
      .id_2 (id_0),
      .id_3 (~id_2),
      .id_4 (id_5),
      .id_5 (id_0),
      .id_6 (id_4),
      .id_7 (id_3),
      .id_8 (id_4),
      .id_9 (1),
      .id_10(1),
      .id_11(1),
      .id_12(id_6),
      .id_13(id_4),
      .id_14(1),
      .id_15(id_3),
      .id_16(id_5)
  );
endmodule
