$comment
	File created using the following command:
		vcd file seven_seg.msim.vcd -direction
$end
$date
	Fri Feb 21 10:20:00 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module seven_seg_vlg_vec_tst $end
$var reg 4 ! bininput [3:0] $end
$var wire 1 " cathodes [6] $end
$var wire 1 # cathodes [5] $end
$var wire 1 $ cathodes [4] $end
$var wire 1 % cathodes [3] $end
$var wire 1 & cathodes [2] $end
$var wire 1 ' cathodes [1] $end
$var wire 1 ( cathodes [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 cathodes[0]~output_o $end
$var wire 1 1 cathodes[1]~output_o $end
$var wire 1 2 cathodes[2]~output_o $end
$var wire 1 3 cathodes[3]~output_o $end
$var wire 1 4 cathodes[4]~output_o $end
$var wire 1 5 cathodes[5]~output_o $end
$var wire 1 6 cathodes[6]~output_o $end
$var wire 1 7 bininput[1]~input_o $end
$var wire 1 8 bininput[3]~input_o $end
$var wire 1 9 bininput[2]~input_o $end
$var wire 1 : bininput[0]~input_o $end
$var wire 1 ; cathodes~0_combout $end
$var wire 1 < cathodes~1_combout $end
$var wire 1 = cathodes~2_combout $end
$var wire 1 > cathodes~3_combout $end
$var wire 1 ? cathodes~4_combout $end
$var wire 1 @ cathodes~5_combout $end
$var wire 1 A cathodes~6_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0(
0'
0&
0%
0$
0#
1"
x)
0*
1+
x,
1-
1.
1/
00
01
02
03
04
05
16
07
08
09
0:
0;
0<
1=
0>
0?
0@
1A
$end
#1000000
