{
	"raw": {},
	"required": [
		"Filename",
		"Size"
	],
	"package": "yosys",
	"version": "0.52-2",
	"section": "universe/electronics",
	"priority": "optional",
	"architecture": "amd64",
	"depends": [
		"libc6 (>= 2.38)",
		"libffi8 (>= 3.4)",
		"libgcc-s1 (>= 3.3.1)",
		"libreadline8t64 (>= 6.0)",
		"libstdc++6 (>= 14)",
		"libtcl8.6 (>= 8.6.0)",
		"zlib1g (>= 1:1.2.0)",
		"python3:any",
		"python3-click",
		"yosys-abc (>= 0.32-1)"
	],
	"recommends": [
		"xdot"
	],
	"installedSize": 25743,
	"maintainer": "Ubuntu Developers <ubuntu-devel-discuss@lists.ubuntu.com>",
	"description": "Framework for Verilog RTL synthesis",
	"homepage": "https://github.com/YosysHQ/yosys",
	"filename": "pool/universe/y/yosys/yosys_0.52-2_amd64.deb",
	"size": 6600962,
	"md5": "5199032370db9640562a8697e5d71564",
	"sha1": "ad33c56d501bbfb9b0a6126abb02f0b694db7951",
	"sha256": "e435ad95e0599d6f7a69fb5b229c822bd826662678367bbea26003473d6a61ae",
	"sha512": "62a21e079b7d8bf1b3852f334f83c67be4f3e1bc630acf43a70e5f5c6d5c062c5013fac62728453f0457101dec4a5ede5e75cb456d025e377b6d7f7f142e63c1",
	"descriptionMd5": "b4a38d1bfabb13bedbd16816bf4105ab"
}