spice

.param P -1
.param I 1
.param qci1=1
.param in0=1

* test input

.verilog
load adms_cap.so
paramset mycap cap;
.c=1m;
endparamset
mycap #(.ic_p_n(qci1)) c1 (n1,0);
spice
*c1 n1 0 1m ic=qci1

R1 n1 n2 5k
V1 n2 0 vdd
.param vdd 1

.print dc v(nodes) ic(c1) ic_p_n(c1)
.print ddc v(nodes) dv(nodes) ddv(nodes) qci1

.echo dc
.dc v1 0 1 .5 uic
.echo ddc
.ddc vdd 0 1 .5

.end
