
---------- Begin Simulation Statistics ----------
final_tick                               2541826743500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 203648                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744068                       # Number of bytes of host memory used
host_op_rate                                   203647                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.60                       # Real time elapsed on the host
host_tick_rate                              573534928                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195854                       # Number of instructions simulated
sim_ops                                       4195854                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011817                       # Number of seconds simulated
sim_ticks                                 11816898500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.524463                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  376823                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               846328                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2418                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             74727                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            804983                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52817                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279600                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226783                       # Number of indirect misses.
system.cpu.branchPred.lookups                  977107                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63940                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26747                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195854                       # Number of instructions committed
system.cpu.committedOps                       4195854                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.629408                       # CPI: cycles per instruction
system.cpu.discardedOps                        189592                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607024                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1451687                       # DTB hits
system.cpu.dtb.data_misses                       7721                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405537                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848971                       # DTB read hits
system.cpu.dtb.read_misses                       6920                       # DTB read misses
system.cpu.dtb.write_accesses                  201487                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      602716                       # DTB write hits
system.cpu.dtb.write_misses                       801                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18032                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3375234                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1027207                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658532                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16728252                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177639                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  953208                       # ITB accesses
system.cpu.itb.fetch_acv                          669                       # ITB acv
system.cpu.itb.fetch_hits                      946831                       # ITB hits
system.cpu.itb.fetch_misses                      6377                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.43%      9.43% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.84% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4222     69.38%     79.23% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.02% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.08% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.13% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.72%     94.86% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6085                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14428                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2435     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2683     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5135                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2422     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2422     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4861                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10911857000     92.31%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9212000      0.08%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17654500      0.15%     92.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               882557500      7.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11821281000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994661                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902721                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946641                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592517                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744126                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7984688000     67.55%     67.55% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3836593000     32.45%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23620173                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85414      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541307     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839321     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592617     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104867      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195854                       # Class of committed instruction
system.cpu.quiesceCycles                        13624                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6891921                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155627                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312855                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22823455                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22823455                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22823455                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22823455                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117043.358974                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117043.358974                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117043.358974                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117043.358974                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13060489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13060489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13060489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13060489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66976.866667                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66976.866667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66976.866667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66976.866667                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22473958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22473958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117051.864583                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117051.864583                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12860992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12860992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66984.333333                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66984.333333                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.270768                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539410020000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.270768                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204423                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204423                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128141                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34846                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86515                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34243                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29009                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29009                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87105                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40930                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260662                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260662                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208793                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11107648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11107648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6694656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6695089                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17814001                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157458                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002794                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052788                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157018     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     440      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157458                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820604037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376218750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461802750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5570688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4475776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10046464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5570688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5570688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34846                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34846                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471417098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378760637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850177735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471417098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471417098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188724986                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188724986                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188724986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471417098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378760637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038902721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118793.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000140959750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7317                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7317                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406737                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111554                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156976                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121140                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156976                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121140                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10291                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2347                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5847                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2009123000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733425000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4759466750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13696.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32446.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104027                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80128                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156976                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121140                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81284                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.963732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.563401                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.528091                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34239     42.12%     42.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24369     29.98%     72.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9914     12.20%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4644      5.71%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2340      2.88%     92.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1441      1.77%     94.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          903      1.11%     95.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          628      0.77%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2806      3.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81284                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.046057                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.435400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.678315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1284     17.55%     17.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5557     75.95%     93.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           281      3.84%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            93      1.27%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            38      0.52%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            26      0.36%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           15      0.21%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            6      0.08%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.14%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7317                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.231789                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.216720                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.732074                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6566     89.74%     89.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      1.28%     91.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              442      6.04%     97.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              145      1.98%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               67      0.92%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7317                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9387840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  658624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7601152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10046464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7752960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11816893500                       # Total gap between requests
system.mem_ctrls.avgGap                      42489.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4941632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4446208                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7601152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418183502.210838139057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376258457.327021956444                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643244248.903381824493                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87042                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69934                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121140                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2512958250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2246508500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290657129750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28870.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32123.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2399348.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315245280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167526480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560946960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309384180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5172276330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        182088000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7639876110                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.521260                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    421767000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11000711500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            265222440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            140946300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486383940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          310584780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5117965020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        227823840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7481335200                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.104803                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    539777000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10882701500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1005455                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11809698500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1626681                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1626681                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1626681                       # number of overall hits
system.cpu.icache.overall_hits::total         1626681                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87106                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87106                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87106                       # number of overall misses
system.cpu.icache.overall_misses::total         87106                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5363211000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5363211000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5363211000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5363211000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1713787                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1713787                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1713787                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1713787                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050827                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050827                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050827                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050827                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61571.085804                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61571.085804                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61571.085804                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61571.085804                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86515                       # number of writebacks
system.cpu.icache.writebacks::total             86515                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87106                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87106                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87106                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87106                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5276106000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5276106000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5276106000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5276106000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050827                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050827                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050827                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050827                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60571.097284                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60571.097284                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60571.097284                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60571.097284                       # average overall mshr miss latency
system.cpu.icache.replacements                  86515                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1626681                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1626681                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87106                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87106                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5363211000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5363211000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1713787                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1713787                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050827                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050827                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61571.085804                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61571.085804                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87106                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87106                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5276106000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5276106000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050827                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050827                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60571.097284                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60571.097284                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.803900                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1650110                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86593                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.055928                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.803900                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995711                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995711                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3514679                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3514679                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312419                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312419                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312419                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312419                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105743                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105743                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105743                       # number of overall misses
system.cpu.dcache.overall_misses::total        105743                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6776273000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6776273000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6776273000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6776273000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418162                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418162                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418162                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418162                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074563                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074563                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074563                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074563                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64082.473544                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64082.473544                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64082.473544                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64082.473544                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34670                       # number of writebacks
system.cpu.dcache.writebacks::total             34670                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36689                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36689                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36689                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36689                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69054                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69054                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69054                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69054                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4395514000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4395514000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4395514000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4395514000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048693                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048693                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048693                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048693                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63653.285834                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63653.285834                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63653.285834                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63653.285834                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68910                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781535                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781535                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49246                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49246                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3297601000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3297601000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830781                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830781                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059277                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059277                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66961.804004                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66961.804004                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9214                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9214                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40032                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40032                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2672590000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2672590000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048186                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048186                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66761.340927                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66761.340927                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530884                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530884                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56497                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56497                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3478672000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3478672000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587381                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587381                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096185                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096185                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61572.685275                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61572.685275                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27475                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27475                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29022                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29022                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722924000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722924000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049409                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049409                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59366.136035                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59366.136035                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10293                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10293                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          897                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          897                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     65101500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     65101500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080161                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080161                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72576.923077                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72576.923077                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          897                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          897                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     64204500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     64204500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080161                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080161                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71576.923077                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71576.923077                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11123                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11123                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11123                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11123                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541826743500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.473378                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1374221                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68910                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.942258                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.473378                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978978                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978978                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          741                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2950884                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2950884                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548392718500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 946671                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747140                       # Number of bytes of host memory used
host_op_rate                                   946654                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.56                       # Real time elapsed on the host
host_tick_rate                              657173757                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6211291                       # Number of instructions simulated
sim_ops                                       6211291                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004312                       # Number of seconds simulated
sim_ticks                                  4311935000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             33.866462                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   99161                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               292800                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                842                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23967                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            269464                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              19271                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          132322                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           113051                       # Number of indirect misses.
system.cpu.branchPred.lookups                  336778                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27040                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10933                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1274294                       # Number of instructions committed
system.cpu.committedOps                       1274294                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.706839                       # CPI: cycles per instruction
system.cpu.discardedOps                         62237                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    56999                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       414276                       # DTB hits
system.cpu.dtb.data_misses                       1542                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    36555                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       248508                       # DTB read hits
system.cpu.dtb.read_misses                       1285                       # DTB read misses
system.cpu.dtb.write_accesses                   20444                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      165768                       # DTB write hits
system.cpu.dtb.write_misses                       257                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 686                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1022983                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            291715                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           180487                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6439561                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.149102                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  160638                       # ITB accesses
system.cpu.itb.fetch_acv                          109                       # ITB acv
system.cpu.itb.fetch_hits                      159290                       # ITB hits
system.cpu.itb.fetch_misses                      1348                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   161      4.30%      4.30% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2982     79.63%     84.14% # number of callpals executed
system.cpu.kern.callpal::rdps                     104      2.78%     86.92% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     86.94% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     86.97% # number of callpals executed
system.cpu.kern.callpal::rti                      231      6.17%     93.14% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.20%     94.34% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.45% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.53%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3745                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5445                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1321     40.77%     40.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.48% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       4      0.12%     41.60% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1892     58.40%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3240                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1320     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        4      0.15%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1320     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2667                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2860771000     66.30%     66.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                39755000      0.92%     67.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 5523000      0.13%     67.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1408939000     32.65%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4314988000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999243                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.697674                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.823148                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 205                      
system.cpu.kern.mode_good::user                   205                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               392                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 205                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.522959                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.686767                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3799631000     88.06%     88.06% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            515357000     11.94%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      161                       # number of times the context was actually changed
system.cpu.numCycles                          8546485                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21435      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  802080     62.94%     64.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2330      0.18%     64.81% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.81% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   497      0.04%     64.85% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::MemRead                 250612     19.67%     84.52% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165213     12.97%     97.48% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               791      0.06%     97.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              798      0.06%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30516      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1274294                       # Class of committed instruction
system.cpu.quiesceCycles                        77385                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2106924                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          118                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        74694                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        149290                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2202891176                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2202891176                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2202891176                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2202891176                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118022.565015                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118022.565015                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118022.565015                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118022.565015                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           110                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    27.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1268583070                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1268583070                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1268583070                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1268583070                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67965.875703                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67965.875703                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67965.875703                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67965.875703                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4719483                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4719483                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115109.341463                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115109.341463                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2669483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2669483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65109.341463                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65109.341463                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2198171693                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2198171693                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118028.978361                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118028.978361                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1265913587                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1265913587                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67972.164250                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67972.164250                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              50040                       # Transaction distribution
system.membus.trans_dist::WriteReq                420                       # Transaction distribution
system.membus.trans_dist::WriteResp               420                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27233                       # Transaction distribution
system.membus.trans_dist::WritebackClean        41320                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6041                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6400                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6400                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          41321                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8250                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       123962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       123962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        43830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        45608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 206900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5289024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5289024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1479                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1485824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1487303                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7968263                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             75489                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001510                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038832                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   75375     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     114      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               75489                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1511000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           430075403                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              10.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           80294000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          219516500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2644544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         934848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3579392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2644544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2644544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1742912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1742912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           41321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14607                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               55928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27233                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27233                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         613307946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         216804752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             830112699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    613307946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        613307946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      404206464                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            404206464                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      404206464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        613307946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        216804752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1234319163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     67731.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     38501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000092488750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4157                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4157                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              152619                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64137                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       55928                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68513                       # Number of write requests accepted
system.mem_ctrls.readBursts                     55928                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68513                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2863                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   782                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3314                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    828772750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  265325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1823741500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15618.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34368.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        96                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    37879                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48022                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 55928                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68513                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    352                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        34892                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    221.547633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.298731                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   242.348882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14134     40.51%     40.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10495     30.08%     70.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4469     12.81%     83.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1895      5.43%     88.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1038      2.97%     91.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          552      1.58%     93.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          365      1.05%     94.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          262      0.75%     95.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1682      4.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        34892                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.764975                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.728374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.343639                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1179     28.36%     28.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              26      0.63%     28.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            102      2.45%     31.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           435     10.46%     41.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          1976     47.53%     89.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           276      6.64%     96.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            76      1.83%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            31      0.75%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            18      0.43%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            19      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             5      0.12%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             4      0.10%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             3      0.07%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             3      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4157                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.293000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.273512                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.850342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3549     85.37%     85.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              223      5.36%     90.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              249      5.99%     96.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               97      2.33%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               24      0.58%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.10%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.10%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.05%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.10%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4157                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3396160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  183232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4334720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3579392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4384832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       787.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1005.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    830.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1016.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4311935000                       # Total gap between requests
system.mem_ctrls.avgGap                      34650.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2464064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       932096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4334720                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 571452027.917860507965                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 216166523.846022725105                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1005284170.563795566559                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        41321                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14607                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        68513                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1310828500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    512913000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 109267311750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31723.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35114.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1594840.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            142907100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             75937950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           215199600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          185706720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     339895920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1875644280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         76643040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2911934610                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        675.319691                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    182382500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    143780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3986683500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            106321740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             56496165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           163777320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          167927400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     339895920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1853068290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         95526240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2783013075                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.420925                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    232378750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    143780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3936354250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19044                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19044                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1778                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1479                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193743                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               110500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1358000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97231176                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.3                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              796000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              539500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6525175000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       459727                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           459727                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       459727                       # number of overall hits
system.cpu.icache.overall_hits::total          459727                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        41321                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          41321                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        41321                       # number of overall misses
system.cpu.icache.overall_misses::total         41321                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2693015000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2693015000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2693015000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2693015000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       501048                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       501048                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       501048                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       501048                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.082469                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.082469                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.082469                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.082469                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65173.035503                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65173.035503                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65173.035503                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65173.035503                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        41320                       # number of writebacks
system.cpu.icache.writebacks::total             41320                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        41321                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        41321                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        41321                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        41321                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2651694000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2651694000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2651694000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2651694000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.082469                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.082469                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.082469                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.082469                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64173.035503                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64173.035503                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64173.035503                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64173.035503                       # average overall mshr miss latency
system.cpu.icache.replacements                  41320                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       459727                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          459727                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        41321                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         41321                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2693015000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2693015000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       501048                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       501048                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.082469                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.082469                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65173.035503                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65173.035503                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        41321                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        41321                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2651694000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2651694000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.082469                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.082469                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64173.035503                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64173.035503                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997416                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              521414                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             41320                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.618925                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997416                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          270                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1043417                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1043417                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       379228                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           379228                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       379228                       # number of overall hits
system.cpu.dcache.overall_hits::total          379228                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21540                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21540                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21540                       # number of overall misses
system.cpu.dcache.overall_misses::total         21540                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1421353500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1421353500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1421353500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1421353500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       400768                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       400768                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       400768                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       400768                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053747                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053747                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053747                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053747                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65986.699164                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65986.699164                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65986.699164                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65986.699164                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8609                       # number of writebacks
system.cpu.dcache.writebacks::total              8609                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7233                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7233                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7233                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7233                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14307                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14307                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    955367000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    955367000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    955367000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    955367000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91336000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91336000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035699                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035699                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035699                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035699                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66776.193472                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66776.193472                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66776.193472                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66776.193472                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102740.157480                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102740.157480                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14609                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       232178                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          232178                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9312                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9312                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    667443000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    667443000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       241490                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       241490                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038561                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038561                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71675.579897                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71675.579897                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1409                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1409                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7903                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7903                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    571224500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    571224500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91336000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91336000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032726                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032726                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72279.450841                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72279.450841                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194746.268657                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194746.268657                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147050                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147050                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12228                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12228                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    753910500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    753910500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159278                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159278                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.076771                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.076771                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61654.440628                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61654.440628                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5824                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5824                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6404                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6404                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    384142500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    384142500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040206                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040206                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59984.775141                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59984.775141                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5005                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5005                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          307                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          307                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23474500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23474500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.057794                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057794                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76464.169381                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76464.169381                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          307                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          307                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23167500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23167500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.057794                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.057794                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75464.169381                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75464.169381                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5193                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5193                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5193                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5193                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6565975000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              362782                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14609                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.832774                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          290                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          625                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           83                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            837155                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           837155                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2833628634500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 247464                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747140                       # Number of bytes of host memory used
host_op_rate                                   247464                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1767.09                       # Real time elapsed on the host
host_tick_rate                              161415199                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   437291573                       # Number of instructions simulated
sim_ops                                     437291573                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.285236                       # Number of seconds simulated
sim_ticks                                285235916000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             18.653419                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                24781809                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            132853975                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1842                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1598619                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         134983286                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            9782338                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        78453706                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         68671368                       # Number of indirect misses.
system.cpu.branchPred.lookups               146007328                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 4883027                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       226342                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   431080282                       # Number of instructions committed
system.cpu.committedOps                     431080282                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.322911                       # CPI: cycles per instruction
system.cpu.discardedOps                      19238636                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                150638967                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    153085644                       # DTB hits
system.cpu.dtb.data_misses                       1885                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 99859011                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    101206691                       # DTB read hits
system.cpu.dtb.read_misses                        666                       # DTB read misses
system.cpu.dtb.write_accesses                50779956                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    51878953                       # DTB write hits
system.cpu.dtb.write_misses                      1219                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1484                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          247092780                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         111591214                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         56425277                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        65639134                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.755909                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               126388967                       # ITB accesses
system.cpu.itb.fetch_acv                          126                       # ITB acv
system.cpu.itb.fetch_hits                   126388702                       # ITB hits
system.cpu.itb.fetch_misses                       265                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    22      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 12018      0.25%      0.25% # number of callpals executed
system.cpu.kern.callpal::rdps                     789      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::rti                     1891      0.04%      0.31% # number of callpals executed
system.cpu.kern.callpal::callsys                  976      0.02%      0.33% # number of callpals executed
system.cpu.kern.callpal::rdunique             4788024     99.67%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                4803721                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    4805703                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      126                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     5137     36.06%     36.06% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      44      0.31%     36.37% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     292      2.05%     38.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    8771     61.58%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                14244                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5136     48.41%     48.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       44      0.41%     48.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      292      2.75%     51.58% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5137     48.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 10609                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             278684317000     97.72%     97.72% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                81388000      0.03%     97.75% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               308178000      0.11%     97.86% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              6114583500      2.14%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         285188466500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999805                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.585680                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.744805                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1826                      
system.cpu.kern.mode_good::user                  1826                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1913                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1826                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.954522                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.976732                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        26457162500      9.28%      9.28% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         258731304000     90.72%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       22                       # number of times the context was actually changed
system.cpu.numCycles                        570280706                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       126                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            19792264      4.59%      4.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               240211952     55.72%     60.31% # Class of committed instruction
system.cpu.op_class_0::IntMult                  11917      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1155      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     3      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     1      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::MemRead              114301082     26.52%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              51879692     12.03%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               465      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              451      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              4881300      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                431080282                       # Class of committed instruction
system.cpu.quiesceCycles                       191126                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       504641572                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4124672                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 503                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        504                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          122                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       609745                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1219295                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        64581                       # number of demand (read+write) misses
system.iocache.demand_misses::total             64581                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        64581                       # number of overall misses
system.iocache.overall_misses::total            64581                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   7605798441                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   7605798441                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   7605798441                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   7605798441                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        64581                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           64581                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        64581                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          64581                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117771.456636                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117771.456636                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117771.456636                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117771.456636                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           120                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    9                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    13.333333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          64448                       # number of writebacks
system.iocache.writebacks::total                64448                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        64581                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        64581                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        64581                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        64581                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4373105015                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4373105015                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4373105015                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4373105015                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67715.040260                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67715.040260                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67715.040260                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67715.040260                       # average overall mshr miss latency
system.iocache.replacements                     64581                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          133                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              133                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     16551457                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     16551457                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          133                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            133                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 124447.045113                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 124447.045113                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          133                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          133                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      9901457                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      9901457                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 74447.045113                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 74447.045113                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        64448                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        64448                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   7589246984                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   7589246984                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        64448                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        64448                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117757.680362                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117757.680362                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        64448                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        64448                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4363203558                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4363203558                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67701.147561                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67701.147561                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  64597                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                64597                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               581229                       # Number of tag accesses
system.iocache.tags.data_accesses              581229                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 432                       # Transaction distribution
system.membus.trans_dist::ReadResp             444103                       # Transaction distribution
system.membus.trans_dist::WriteReq               1017                       # Transaction distribution
system.membus.trans_dist::WriteResp              1017                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       298049                       # Transaction distribution
system.membus.trans_dist::WritebackClean       197566                       # Transaction distribution
system.membus.trans_dist::CleanEvict           113935                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq            101431                       # Transaction distribution
system.membus.trans_dist::ReadExResp           101431                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         197566                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        246105                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         64448                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       129174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       129174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       592698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       592698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1042217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1045115                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1766987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4125440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4125440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     25288448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     25288448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         4648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     37184256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     37188904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                66602792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              121                       # Total snoops (count)
system.membus.snoopTraffic                       7744                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            611007                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000200                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014129                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  610885     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     122      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              611007                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2947500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3270129866                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             712208                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1870846250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1054119000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       12644224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       22233792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           34878784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     12644224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12644224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19075136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19075136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          197566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          347403                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              544981                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       298049                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             298049                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          44329004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          77948781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             122280477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     44329004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         44329004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       66874944                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             66874944                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       66874944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         44329004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         77948781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            189155422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    494526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    186637.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    337955.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000623249750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        29790                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        29790                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1516612                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             466444                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      544981                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     495615                       # Number of write requests accepted
system.mem_ctrls.readBursts                    544981                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   495615                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  20377                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1089                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             26632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             38232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             22703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             32559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             30230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             33942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             31998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            40818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            51335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            36663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            43932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            30224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             27334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             25208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             29259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             43713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             34829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            42385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            32283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            39353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            26523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24848                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8154476000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2623020000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17990801000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15544.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34294.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       187                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   309425                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  341349                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                544981                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               495615                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  475591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   47621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  29061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  30303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  29630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  29747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  29892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  29977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  30312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  30438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    616                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       368360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    177.069389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.699228                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   210.937475                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       187672     50.95%     50.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       107180     29.10%     80.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33267      9.03%     89.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        13299      3.61%     92.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6695      1.82%     94.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3601      0.98%     95.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2320      0.63%     96.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1662      0.45%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12664      3.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       368360                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        29790                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.609533                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.543534                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            3724     12.50%     12.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              55      0.18%     12.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            276      0.93%     13.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15          2833      9.51%     23.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19         13912     46.70%     69.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23          3936     13.21%     83.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27          2019      6.78%     89.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31          1393      4.68%     94.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35           812      2.73%     97.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39           419      1.41%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43           206      0.69%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47            92      0.31%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51            55      0.18%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55            26      0.09%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59            11      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63            12      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-107            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         29790                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        29790                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.600235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.508121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.771164                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         29247     98.18%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           405      1.36%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            48      0.16%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            11      0.04%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            16      0.05%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             4      0.01%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             7      0.02%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             5      0.02%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             5      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             4      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      0.00%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             3      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             7      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             2      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             5      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             3      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             3      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             5      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         29790                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33574656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1304128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                31649344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                34878784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             31719360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       117.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       110.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    122.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    111.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  285230962000                       # Total gap between requests
system.mem_ctrls.avgGap                     274103.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     11944768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     21629120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     31649344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 41876802.078459158540                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 75828879.838540390134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2692.508050073189                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 110958481.119186982512                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       197566                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       347403                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       495615                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   6522266000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11467555500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       979500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6761143376500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33013.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33009.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     81625.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13641926.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1596639660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            848653080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2132196780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1400917500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     22516721760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      88761306870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34784228160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       152040663810                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        533.034780                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  89605219250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9524840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 186105856750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1033386480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            549273120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1613475780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1180482120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     22516721760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      55297904760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      62963935200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       145155179220                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.895167                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 163130433250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9524840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 112580642750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  565                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 565                       # Transaction distribution
system.iobus.trans_dist::WriteReq               65465                       # Transaction distribution
system.iobus.trans_dist::WriteResp              65465                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          842                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2020                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2898                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       129162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       129162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  132060                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4125736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4125736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4130384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               955500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            64714000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1881000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           336704441                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1960500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 252                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           126                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283971.829589                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          126    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             126                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    285135116000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    100800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    129072087                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        129072087                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    129072087                       # number of overall hits
system.cpu.icache.overall_hits::total       129072087                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       197565                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         197565                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       197565                       # number of overall misses
system.cpu.icache.overall_misses::total        197565                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  13136373500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  13136373500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  13136373500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  13136373500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    129269652                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    129269652                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    129269652                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    129269652                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001528                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001528                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001528                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001528                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66491.400299                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66491.400299                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66491.400299                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66491.400299                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       197566                       # number of writebacks
system.cpu.icache.writebacks::total            197566                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       197565                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       197565                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       197565                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       197565                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  12938807500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12938807500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  12938807500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12938807500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001528                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001528                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001528                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001528                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65491.395237                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65491.395237                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65491.395237                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65491.395237                       # average overall mshr miss latency
system.cpu.icache.replacements                 197566                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    129072087                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       129072087                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       197565                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        197565                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  13136373500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  13136373500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    129269652                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    129269652                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001528                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001528                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66491.400299                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66491.400299                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       197565                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       197565                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  12938807500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12938807500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001528                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001528                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65491.395237                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65491.395237                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           129278070                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            198078                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            652.662436                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         258736870                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        258736870                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    138058752                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        138058752                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    138058752                       # number of overall hits
system.cpu.dcache.overall_hits::total       138058752                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       430164                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         430164                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       430164                       # number of overall misses
system.cpu.dcache.overall_misses::total        430164                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  27761521000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27761521000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  27761521000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27761521000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    138488916                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    138488916                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    138488916                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    138488916                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003106                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003106                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003106                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003106                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64537.062609                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64537.062609                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64537.062609                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64537.062609                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       233601                       # number of writebacks
system.cpu.dcache.writebacks::total            233601                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        85176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        85176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        85176                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        85176                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       344988                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       344988                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       344988                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       344988                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1449                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1449                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22207446500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22207446500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22207446500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22207446500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     67394500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     67394500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002491                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002491                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002491                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002491                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64371.649159                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64371.649159                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64371.649159                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64371.649159                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 46511.042098                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 46511.042098                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 347403                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     95966712                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        95966712                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       243967                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        243967                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16568801500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16568801500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     96210679                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     96210679                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002536                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002536                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67914.109285                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67914.109285                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          418                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          418                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       243549                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       243549                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          432                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          432                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  16296854500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16296854500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     67394500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     67394500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002531                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002531                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66914.068627                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66914.068627                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 156005.787037                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 156005.787037                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     42092040                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       42092040                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       186197                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       186197                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  11192719500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11192719500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     42278237                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     42278237                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004404                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004404                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60112.244021                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60112.244021                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        84758                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        84758                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       101439                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       101439                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1017                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1017                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5910592000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5910592000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002399                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002399                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58267.451375                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58267.451375                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      9593099                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      9593099                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2428                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2428                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    190177000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    190177000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      9595527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      9595527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000253                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000253                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78326.606260                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78326.606260                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         2423                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2423                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    187241000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    187241000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000253                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000253                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77276.516715                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77276.516715                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      9595500                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      9595500                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      9595500                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      9595500                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 285235916000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           157665593                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            348427                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            452.506818                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          266                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          447                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          280                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         315707289                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        315707289                       # Number of data accesses

---------- End Simulation Statistics   ----------
