{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639695749636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639695749684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 16 23:02:29 2021 " "Processing started: Thu Dec 16 23:02:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639695749684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639695749684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off challenge6 -c challenge6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off challenge6 -c challenge6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639695749684 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639695754602 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639695754602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_vc.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_vc.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_VC " "Found entity 1: fsm_VC" {  } { { "fsm_VC.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/fsm_VC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639695784002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639695784002 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 counter_VCFSM.v(11) " "Verilog HDL Expression warning at counter_VCFSM.v(11): truncated literal to match 9 bits" {  } { { "counter_VCFSM.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/counter_VCFSM.v" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639695784034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_vcfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_vcfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_VCFSM " "Found entity 1: counter_VCFSM" {  } { { "counter_VCFSM.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/counter_VCFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639695784044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639695784044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctr_vc.v 1 1 " "Found 1 design units, including 1 entities, in source file ctr_vc.v" { { "Info" "ISGN_ENTITY_NAME" "1 CTR_VC " "Found entity 1: CTR_VC" {  } { { "CTR_VC.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/CTR_VC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639695784073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639695784073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gain_vc.v 1 1 " "Found 1 design units, including 1 entities, in source file gain_vc.v" { { "Info" "ISGN_ENTITY_NAME" "1 GAIN_VC " "Found entity 1: GAIN_VC" {  } { { "GAIN_VC.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/GAIN_VC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639695784106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639695784106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_vc.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_vc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_vc " "Found entity 1: ram_vc" {  } { { "ram_vc.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/ram_vc.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639695784141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639695784141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_vc.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_vc.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_vc " "Found entity 1: processor_vc" {  } { { "processor_vc.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/processor_vc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639695784173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639695784173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g_a_b.v 1 1 " "Found 1 design units, including 1 entities, in source file g_a_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 G_A_B " "Found entity 1: G_A_B" {  } { { "G_A_B.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/G_A_B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639695784217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639695784217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18_2/projects/mylib/spi2dac.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18_2/projects/mylib/spi2dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi2dac " "Found entity 1: spi2dac" {  } { { "../mylib/spi2dac.v" "" { Text "C:/intelFPGA_lite/18_2/projects/mylib/spi2dac.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639695784255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639695784255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18_2/projects/mylib/spi2adc.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18_2/projects/mylib/spi2adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi2adc " "Found entity 1: spi2adc" {  } { { "../mylib/spi2adc.v" "" { Text "C:/intelFPGA_lite/18_2/projects/mylib/spi2adc.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639695784286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639695784286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18_2/projects/mylib/pulse_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18_2/projects/mylib/pulse_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_gen " "Found entity 1: pulse_gen" {  } { { "../mylib/pulse_gen.v" "" { Text "C:/intelFPGA_lite/18_2/projects/mylib/pulse_gen.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639695784315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639695784315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18_2/projects/mylib/hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18_2/projects/mylib/hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "../mylib/hex_to_7seg.v" "" { Text "C:/intelFPGA_lite/18_2/projects/mylib/hex_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639695784351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639695784351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18_2/projects/mylib/clktick_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18_2/projects/mylib/clktick_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 clktick_16 " "Found entity 1: clktick_16" {  } { { "../mylib/clktick_16.v" "" { Text "C:/intelFPGA_lite/18_2/projects/mylib/clktick_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639695784389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639695784389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18_2/projects/mylib/bin2bcd_16_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18_2/projects/mylib/bin2bcd_16_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_16_2 " "Found entity 1: bin2bcd_16_2" {  } { { "../mylib/bin2bcd_16_2.v" "" { Text "C:/intelFPGA_lite/18_2/projects/mylib/bin2bcd_16_2.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639695784421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639695784421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18_2/projects/challenge5/ctr_13.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18_2/projects/challenge5/ctr_13.v" { { "Info" "ISGN_ENTITY_NAME" "1 CTR_13 " "Found entity 1: CTR_13" {  } { { "../challenge5/CTR_13.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge5/CTR_13.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639695784468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639695784468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g_vc.v 1 1 " "Found 1 design units, including 1 entities, in source file g_vc.v" { { "Info" "ISGN_ENTITY_NAME" "1 G_VC " "Found entity 1: G_VC" {  } { { "G_VC.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/G_VC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639695784517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639695784517 ""}
{ "Warning" "WSGN_SEARCH_FILE" "challenge6.v 1 1 " "Using design file challenge6.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 challenge6 " "Found entity 1: challenge6" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639695785116 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1639695785116 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "challenge6 " "Elaborating entity \"challenge6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639695785146 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 challenge6.v(16) " "Output port \"HEX0\" at challenge6.v(16) has no driver" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639695785152 "|challenge6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 challenge6.v(16) " "Output port \"HEX1\" at challenge6.v(16) has no driver" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639695785152 "|challenge6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 challenge6.v(16) " "Output port \"HEX2\" at challenge6.v(16) has no driver" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639695785152 "|challenge6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 challenge6.v(17) " "Output port \"HEX3\" at challenge6.v(17) has no driver" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639695785152 "|challenge6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clktick_16 clktick_16:GEN_10K " "Elaborating entity \"clktick_16\" for hierarchy \"clktick_16:GEN_10K\"" {  } { { "challenge6.v" "GEN_10K" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639695785163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi2dac spi2dac:SPI_DAC_INTERFACE " "Elaborating entity \"spi2dac\" for hierarchy \"spi2dac:SPI_DAC_INTERFACE\"" {  } { { "challenge6.v" "SPI_DAC_INTERFACE" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639695785182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi2adc spi2adc:SPI_ADC_INTERFACE " "Elaborating entity \"spi2adc\" for hierarchy \"spi2adc:SPI_ADC_INTERFACE\"" {  } { { "challenge6.v" "SPI_ADC_INTERFACE" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639695785207 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 spi2adc.v(131) " "Verilog HDL assignment warning at spi2adc.v(131): truncated value with size 12 to match size of target (10)" {  } { { "../mylib/spi2adc.v" "" { Text "C:/intelFPGA_lite/18_2/projects/mylib/spi2adc.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639695785212 "|challenge6|spi2adc:SPI_ADC_INTERFACE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_vc processor_vc:VC " "Elaborating entity \"processor_vc\" for hierarchy \"processor_vc:VC\"" {  } { { "challenge6.v" "VC" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639695785227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_gen processor_vc:VC\|pulse_gen:PULSE " "Elaborating entity \"pulse_gen\" for hierarchy \"processor_vc:VC\|pulse_gen:PULSE\"" {  } { { "processor_vc.v" "PULSE" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/processor_vc.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639695785280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTR_13 processor_vc:VC\|CTR_13:CTR " "Elaborating entity \"CTR_13\" for hierarchy \"processor_vc:VC\|CTR_13:CTR\"" {  } { { "processor_vc.v" "CTR" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/processor_vc.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639695785303 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 CTR_13.v(17) " "Verilog HDL assignment warning at CTR_13.v(17): truncated value with size 32 to match size of target (13)" {  } { { "../challenge5/CTR_13.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge5/CTR_13.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639695785309 "|challenge6|processor_vc:VC|CTR_13:CTR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_VC processor_vc:VC\|fsm_VC:FSM " "Elaborating entity \"fsm_VC\" for hierarchy \"processor_vc:VC\|fsm_VC:FSM\"" {  } { { "processor_vc.v" "FSM" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/processor_vc.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639695785322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_VCFSM processor_vc:VC\|counter_VCFSM:CTA " "Elaborating entity \"counter_VCFSM\" for hierarchy \"processor_vc:VC\|counter_VCFSM:CTA\"" {  } { { "processor_vc.v" "CTA" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/processor_vc.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639695785332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTR_VC processor_vc:VC\|CTR_VC:CTRKA " "Elaborating entity \"CTR_VC\" for hierarchy \"processor_vc:VC\|CTR_VC:CTRKA\"" {  } { { "processor_vc.v" "CTRKA" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/processor_vc.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639695785348 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 CTR_VC.v(18) " "Verilog HDL assignment warning at CTR_VC.v(18): truncated value with size 32 to match size of target (13)" {  } { { "CTR_VC.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/CTR_VC.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639695785353 "|challenge6|processor_vc:VC|CTR_VC:CTRKA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 CTR_VC.v(24) " "Verilog HDL assignment warning at CTR_VC.v(24): truncated value with size 32 to match size of target (13)" {  } { { "CTR_VC.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/CTR_VC.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639695785353 "|challenge6|processor_vc:VC|CTR_VC:CTRKA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 CTR_VC.v(30) " "Verilog HDL assignment warning at CTR_VC.v(30): truncated value with size 32 to match size of target (13)" {  } { { "CTR_VC.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/CTR_VC.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639695785353 "|challenge6|processor_vc:VC|CTR_VC:CTRKA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_vc processor_vc:VC\|ram_vc:ram_vc_inst_KA " "Elaborating entity \"ram_vc\" for hierarchy \"processor_vc:VC\|ram_vc:ram_vc_inst_KA\"" {  } { { "processor_vc.v" "ram_vc_inst_KA" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/processor_vc.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639695785376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor_vc:VC\|ram_vc:ram_vc_inst_KA\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor_vc:VC\|ram_vc:ram_vc_inst_KA\|altsyncram:altsyncram_component\"" {  } { { "ram_vc.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/ram_vc.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639695785849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_vc:VC\|ram_vc:ram_vc_inst_KA\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor_vc:VC\|ram_vc:ram_vc_inst_KA\|altsyncram:altsyncram_component\"" {  } { { "ram_vc.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/ram_vc.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639695785855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_vc:VC\|ram_vc:ram_vc_inst_KA\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor_vc:VC\|ram_vc:ram_vc_inst_KA\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639695785857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639695785857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639695785857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639695785857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639695785857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639695785857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639695785857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639695785857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639695785857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639695785857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639695785857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639695785857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639695785857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639695785857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639695785857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639695785857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639695785857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639695785857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639695785857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639695785857 ""}  } { { "ram_vc.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/ram_vc.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639695785857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_otp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_otp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_otp1 " "Found entity 1: altsyncram_otp1" {  } { { "db/altsyncram_otp1.tdf" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/db/altsyncram_otp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639695786097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639695786097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_otp1 processor_vc:VC\|ram_vc:ram_vc_inst_KA\|altsyncram:altsyncram_component\|altsyncram_otp1:auto_generated " "Elaborating entity \"altsyncram_otp1\" for hierarchy \"processor_vc:VC\|ram_vc:ram_vc_inst_KA\|altsyncram:altsyncram_component\|altsyncram_otp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18_2/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639695786108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GAIN_VC processor_vc:VC\|GAIN_VC:gainKA " "Elaborating entity \"GAIN_VC\" for hierarchy \"processor_vc:VC\|GAIN_VC:gainKA\"" {  } { { "processor_vc.v" "gainKA" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/processor_vc.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639695786296 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 GAIN_VC.v(36) " "Verilog HDL assignment warning at GAIN_VC.v(36): truncated value with size 32 to match size of target (8)" {  } { { "GAIN_VC.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/GAIN_VC.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639695786303 "|challenge6|processor_vc:VC|GAIN_VC:gainKA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "G_VC processor_vc:VC\|G_VC:GVC1 " "Elaborating entity \"G_VC\" for hierarchy \"processor_vc:VC\|G_VC:GVC1\"" {  } { { "processor_vc.v" "GVC1" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/processor_vc.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639695786313 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1639695788499 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639695789525 "|challenge6|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639695789525 "|challenge6|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639695789525 "|challenge6|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639695789525 "|challenge6|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639695789525 "|challenge6|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639695789525 "|challenge6|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639695789525 "|challenge6|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639695789525 "|challenge6|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639695789525 "|challenge6|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639695789525 "|challenge6|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639695789525 "|challenge6|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639695789525 "|challenge6|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639695789525 "|challenge6|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639695789525 "|challenge6|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639695789525 "|challenge6|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639695789525 "|challenge6|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639695789525 "|challenge6|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639695789525 "|challenge6|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639695789525 "|challenge6|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639695789525 "|challenge6|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639695789525 "|challenge6|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639695789525 "|challenge6|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639695789525 "|challenge6|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639695789525 "|challenge6|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639695789525 "|challenge6|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639695789525 "|challenge6|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639695789525 "|challenge6|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639695789525 "|challenge6|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "challenge6.v" "" { Text "C:/intelFPGA_lite/18_2/projects/challenge6/challenge6.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639695789525 "|challenge6|HEX3[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639695789525 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639695789731 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639695791125 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639695791751 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639695791751 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "771 " "Implemented 771 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639695792107 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639695792107 ""} { "Info" "ICUT_CUT_TM_LCELLS" "717 " "Implemented 717 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639695792107 ""} { "Info" "ICUT_CUT_TM_RAMS" "18 " "Implemented 18 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1639695792107 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639695792107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639695792154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 16 23:03:12 2021 " "Processing ended: Thu Dec 16 23:03:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639695792154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639695792154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639695792154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639695792154 ""}
