$date
	Fri Sep 01 23:41:18 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_rise_det $end
$var wire 1 ! out_dat $end
$var parameter 32 " PERIOD $end
$var reg 1 # clk $end
$var reg 1 $ in_dat $end
$var reg 1 % rst_n $end
$scope module u_rise_det $end
$var wire 1 # clk $end
$var wire 1 $ in_dat $end
$var wire 1 % rst_n $end
$var reg 1 ! out_dat $end
$var reg 2 & tmp [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
b0 &
0%
0$
0#
0!
$end
#5000
1#
#10000
0#
#15000
1#
#20000
1%
0#
#25000
1#
#30000
0#
#35000
1$
1#
#40000
0#
#45000
b1 &
1#
#50000
0#
#55000
b11 &
1!
1#
#60000
0#
#65000
0!
0$
1#
#70000
0#
#75000
b10 &
1#
#80000
0#
#85000
b0 &
1#
#90000
0#
#95000
1$
1#
#100000
0#
#105000
b1 &
1#
#110000
0#
#115000
b11 &
1!
1#
#120000
0#
#125000
0!
0$
1#
#130000
0#
#135000
b10 &
1#
#140000
0#
#145000
b0 &
1#
#150000
0#
#155000
1#
