#-----------------------------------------------------------
# Webtalk v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Sun Aug 20 04:30:59 2017
# Process ID: 12588
# Current directory: D:/verilog/myproject/myproject/myproject.sim/sim_1/synth/timing
# Command line: wbtcv.exe -mode batch -source D:/verilog/myproject/myproject/myproject.sim/sim_1/synth/timing/xsim.dir/cpu_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
# Log file: D:/verilog/myproject/myproject/myproject.sim/sim_1/synth/timing/webtalk.log
# Journal file: D:/verilog/myproject/myproject/myproject.sim/sim_1/synth/timing\webtalk.jou
#-----------------------------------------------------------
source D:/verilog/myproject/myproject/myproject.sim/sim_1/synth/timing/xsim.dir/cpu_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/verilog/myproject/myproject/myproject.sim/sim_1/synth/timing/xsim.dir/cpu_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Aug 20 04:31:02 2017. For additional details about this file, please refer to the WebTalk help file at E:/Vivado/Vivado/2017.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Aug 20 04:31:02 2017...
