// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kp_502_7_sqrt_fixed_32_32_s (
        ap_clk,
        ap_rst,
        x,
        ap_return
);


input   ap_clk;
input   ap_rst;
input  [30:0] x;
output  [15:0] ap_return;

wire   [34:0] x_l_I_V_33_fu_422_p3;
reg   [34:0] x_l_I_V_33_reg_1485;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_11001;
wire   [15:0] res_I_V_34_fu_430_p3;
reg   [15:0] res_I_V_34_reg_1491;
wire   [0:0] icmp_ln443_2_fu_470_p2;
reg   [0:0] icmp_ln443_2_reg_1497;
wire   [5:0] sub_ln219_2_fu_476_p2;
reg   [5:0] sub_ln219_2_reg_1503;
wire   [34:0] x_l_I_V_36_fu_661_p3;
reg   [34:0] x_l_I_V_36_reg_1508;
wire   [15:0] res_I_V_37_fu_669_p3;
reg   [15:0] res_I_V_37_reg_1514;
wire   [0:0] icmp_ln443_5_fu_709_p2;
reg   [0:0] icmp_ln443_5_reg_1520;
wire   [8:0] sub_ln219_5_fu_715_p2;
reg   [8:0] sub_ln219_5_reg_1526;
wire   [34:0] x_l_I_V_38_fu_900_p3;
reg   [34:0] x_l_I_V_38_reg_1531;
wire   [15:0] res_I_V_39_fu_908_p3;
reg   [15:0] res_I_V_39_reg_1537;
wire   [0:0] icmp_ln443_8_fu_948_p2;
reg   [0:0] icmp_ln443_8_reg_1543;
wire   [11:0] sub_ln219_8_fu_954_p2;
reg   [11:0] sub_ln219_8_reg_1549;
wire   [34:0] x_l_I_V_41_fu_1139_p3;
reg   [34:0] x_l_I_V_41_reg_1554;
wire   [15:0] res_I_V_42_fu_1147_p3;
reg   [15:0] res_I_V_42_reg_1560;
wire   [0:0] icmp_ln443_11_fu_1187_p2;
reg   [0:0] icmp_ln443_11_reg_1566;
wire   [14:0] sub_ln219_11_fu_1193_p2;
reg   [14:0] sub_ln219_11_reg_1572;
wire   [34:0] x_l_I_V_43_fu_1296_p3;
reg   [34:0] x_l_I_V_43_reg_1577;
wire   [15:0] res_I_V_44_fu_1304_p3;
reg   [15:0] res_I_V_44_reg_1583;
wire   [0:0] icmp_ln443_13_fu_1344_p2;
reg   [0:0] icmp_ln443_13_reg_1589;
wire   [16:0] sub_ln219_13_fu_1350_p2;
reg   [16:0] sub_ln219_13_reg_1595;
wire    ap_block_pp0_stage0;
wire   [0:0] tmp_fu_224_p3;
wire   [0:0] xor_ln219_fu_232_p2;
wire   [34:0] zext_ln666_fu_220_p1;
wire   [2:0] select_ln277_fu_238_p3;
wire   [34:0] p_Result_49_fu_246_p5;
wire   [15:0] res_I_V_32_fu_266_p3;
wire   [1:0] p_Result_s_fu_274_p4;
wire   [34:0] x_l_I_V_31_fu_258_p3;
wire   [2:0] tmp_1_fu_284_p3;
wire   [3:0] p_Result_50_fu_292_p4;
wire   [3:0] zext_ln443_fu_302_p1;
wire   [3:0] sub_ln219_fu_312_p2;
wire   [0:0] icmp_ln443_fu_306_p2;
wire   [34:0] p_Result_51_fu_318_p5;
wire   [15:0] p_Result_52_fu_330_p4;
wire   [15:0] res_I_V_33_fu_348_p3;
wire   [2:0] p_Result_4_fu_356_p4;
wire   [34:0] x_l_I_V_32_fu_340_p3;
wire   [3:0] tmp_2_fu_366_p3;
wire   [4:0] p_Result_53_fu_374_p4;
wire   [4:0] zext_ln443_1_fu_384_p1;
wire   [4:0] sub_ln219_1_fu_394_p2;
wire   [0:0] icmp_ln443_1_fu_388_p2;
wire   [34:0] p_Result_54_fu_400_p5;
wire   [15:0] p_Result_55_fu_412_p4;
wire   [3:0] p_Result_8_fu_438_p4;
wire   [4:0] tmp_3_fu_448_p3;
wire   [5:0] p_Result_56_fu_456_p4;
wire   [5:0] zext_ln443_2_fu_466_p1;
wire   [34:0] p_Result_57_fu_482_p5;
wire   [15:0] p_Result_58_fu_492_p4;
wire   [15:0] res_I_V_35_fu_507_p3;
wire   [4:0] p_Result_9_fu_513_p4;
wire   [34:0] x_l_I_V_34_fu_501_p3;
wire   [5:0] tmp_4_fu_523_p3;
wire   [6:0] p_Result_59_fu_531_p4;
wire   [6:0] zext_ln443_3_fu_541_p1;
wire   [6:0] sub_ln219_3_fu_551_p2;
wire   [0:0] icmp_ln443_3_fu_545_p2;
wire   [34:0] p_Result_60_fu_557_p5;
wire   [15:0] p_Result_61_fu_569_p4;
wire   [15:0] res_I_V_36_fu_587_p3;
wire   [5:0] p_Result_13_fu_595_p4;
wire   [34:0] x_l_I_V_35_fu_579_p3;
wire   [6:0] tmp_5_fu_605_p3;
wire   [7:0] p_Result_62_fu_613_p4;
wire   [7:0] zext_ln443_4_fu_623_p1;
wire   [7:0] sub_ln219_4_fu_633_p2;
wire   [0:0] icmp_ln443_4_fu_627_p2;
wire   [34:0] p_Result_63_fu_639_p5;
wire   [15:0] p_Result_64_fu_651_p4;
wire   [6:0] p_Result_16_fu_677_p4;
wire   [7:0] tmp_6_fu_687_p3;
wire   [8:0] p_Result_65_fu_695_p4;
wire   [8:0] zext_ln443_5_fu_705_p1;
wire   [34:0] p_Result_66_fu_721_p5;
wire   [15:0] p_Result_67_fu_731_p4;
wire   [15:0] res_I_V_38_fu_746_p3;
wire   [7:0] p_Result_19_fu_752_p4;
wire   [34:0] x_l_I_V_fu_740_p3;
wire   [8:0] tmp_7_fu_762_p3;
wire   [9:0] p_Result_68_fu_770_p4;
wire   [9:0] zext_ln443_6_fu_780_p1;
wire   [9:0] sub_ln219_6_fu_790_p2;
wire   [0:0] icmp_ln443_6_fu_784_p2;
wire   [34:0] p_Result_69_fu_796_p5;
wire   [15:0] p_Result_70_fu_808_p4;
wire   [15:0] res_I_V_fu_826_p3;
wire   [8:0] p_Result_22_fu_834_p4;
wire   [34:0] x_l_I_V_37_fu_818_p3;
wire   [9:0] tmp_8_fu_844_p3;
wire   [10:0] p_Result_71_fu_852_p4;
wire   [10:0] zext_ln443_7_fu_862_p1;
wire   [10:0] sub_ln219_7_fu_872_p2;
wire   [0:0] icmp_ln443_7_fu_866_p2;
wire   [34:0] p_Result_72_fu_878_p5;
wire   [15:0] p_Result_73_fu_890_p4;
wire   [9:0] p_Result_25_fu_916_p4;
wire   [10:0] tmp_9_fu_926_p3;
wire   [11:0] p_Result_74_fu_934_p4;
wire   [11:0] zext_ln443_8_fu_944_p1;
wire   [34:0] p_Result_75_fu_960_p5;
wire   [15:0] p_Result_76_fu_970_p4;
wire   [15:0] res_I_V_40_fu_985_p3;
wire   [10:0] p_Result_28_fu_991_p4;
wire   [34:0] x_l_I_V_39_fu_979_p3;
wire   [11:0] tmp_s_fu_1001_p3;
wire   [12:0] p_Result_77_fu_1009_p4;
wire   [12:0] zext_ln443_9_fu_1019_p1;
wire   [12:0] sub_ln219_9_fu_1029_p2;
wire   [0:0] icmp_ln443_9_fu_1023_p2;
wire   [34:0] p_Result_78_fu_1035_p5;
wire   [15:0] p_Result_79_fu_1047_p4;
wire   [15:0] res_I_V_41_fu_1065_p3;
wire   [11:0] p_Result_31_fu_1073_p4;
wire   [34:0] x_l_I_V_40_fu_1057_p3;
wire   [12:0] tmp_10_fu_1083_p3;
wire   [13:0] p_Result_80_fu_1091_p4;
wire   [13:0] zext_ln443_10_fu_1101_p1;
wire   [13:0] sub_ln219_10_fu_1111_p2;
wire   [0:0] icmp_ln443_10_fu_1105_p2;
wire   [34:0] p_Result_81_fu_1117_p5;
wire   [15:0] p_Result_82_fu_1129_p4;
wire   [12:0] p_Result_34_fu_1155_p4;
wire   [13:0] tmp_11_fu_1165_p3;
wire   [14:0] p_Result_83_fu_1173_p4;
wire   [14:0] zext_ln443_11_fu_1183_p1;
wire   [34:0] p_Result_84_fu_1199_p5;
wire   [15:0] p_Result_85_fu_1209_p4;
wire   [15:0] res_I_V_43_fu_1224_p3;
wire   [13:0] p_Result_37_fu_1230_p4;
wire   [34:0] x_l_I_V_42_fu_1218_p3;
wire   [14:0] tmp_12_fu_1240_p3;
wire   [15:0] p_Result_86_fu_1248_p4;
wire   [15:0] zext_ln443_12_fu_1258_p1;
wire   [15:0] sub_ln219_12_fu_1268_p2;
wire   [0:0] icmp_ln443_12_fu_1262_p2;
wire   [34:0] p_Result_87_fu_1274_p5;
wire   [15:0] p_Result_88_fu_1286_p4;
wire   [14:0] p_Result_40_fu_1312_p4;
wire   [15:0] tmp_13_fu_1322_p3;
wire   [16:0] p_Result_89_fu_1330_p4;
wire   [16:0] zext_ln443_13_fu_1340_p1;
wire   [34:0] p_Result_90_fu_1356_p5;
wire   [15:0] p_Result_91_fu_1366_p4;
wire   [15:0] res_I_V_45_fu_1381_p3;
wire   [34:0] x_l_I_V_44_fu_1375_p3;
wire   [16:0] tmp_14_fu_1387_p3;
wire   [17:0] p_Result_92_fu_1395_p1;
wire   [17:0] zext_ln443_14_fu_1399_p1;
wire   [17:0] sub_ln219_14_fu_1409_p2;
wire   [0:0] icmp_ln443_14_fu_1403_p2;
wire   [34:0] p_Result_93_fu_1415_p5;
wire   [15:0] p_Result_94_fu_1427_p4;
wire   [15:0] res_I_V_46_fu_1445_p3;
wire   [32:0] mul_I_V_fu_1453_p3;
wire   [34:0] x_l_I_V_45_fu_1437_p3;
wire   [34:0] zext_ln671_fu_1461_p1;
wire   [0:0] p_Result_s_58_fu_1465_p2;
wire   [15:0] res_I_V_30_fu_1471_p2;
reg   [30:0] x_int_reg;
wire    ap_ce_reg;

always @ (posedge ap_clk) begin
    x_int_reg <= x;
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln443_11_reg_1566 <= icmp_ln443_11_fu_1187_p2;
        icmp_ln443_13_reg_1589 <= icmp_ln443_13_fu_1344_p2;
        icmp_ln443_2_reg_1497 <= icmp_ln443_2_fu_470_p2;
        icmp_ln443_5_reg_1520 <= icmp_ln443_5_fu_709_p2;
        icmp_ln443_8_reg_1543 <= icmp_ln443_8_fu_948_p2;
        res_I_V_34_reg_1491 <= res_I_V_34_fu_430_p3;
        res_I_V_37_reg_1514 <= res_I_V_37_fu_669_p3;
        res_I_V_39_reg_1537 <= res_I_V_39_fu_908_p3;
        res_I_V_42_reg_1560 <= res_I_V_42_fu_1147_p3;
        res_I_V_44_reg_1583 <= res_I_V_44_fu_1304_p3;
        sub_ln219_11_reg_1572 <= sub_ln219_11_fu_1193_p2;
        sub_ln219_13_reg_1595 <= sub_ln219_13_fu_1350_p2;
        sub_ln219_2_reg_1503 <= sub_ln219_2_fu_476_p2;
        sub_ln219_5_reg_1526 <= sub_ln219_5_fu_715_p2;
        sub_ln219_8_reg_1549 <= sub_ln219_8_fu_954_p2;
        x_l_I_V_33_reg_1485 <= x_l_I_V_33_fu_422_p3;
        x_l_I_V_36_reg_1508 <= x_l_I_V_36_fu_661_p3;
        x_l_I_V_38_reg_1531 <= x_l_I_V_38_fu_900_p3;
        x_l_I_V_41_reg_1554 <= x_l_I_V_41_fu_1139_p3;
        x_l_I_V_43_reg_1577 <= x_l_I_V_43_fu_1296_p3;
    end
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_return = ((p_Result_s_58_fu_1465_p2[0:0] == 1'b1) ? res_I_V_30_fu_1471_p2 : res_I_V_46_fu_1445_p3);

assign icmp_ln443_10_fu_1105_p2 = ((p_Result_80_fu_1091_p4 < zext_ln443_10_fu_1101_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_11_fu_1187_p2 = ((p_Result_83_fu_1173_p4 < zext_ln443_11_fu_1183_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_12_fu_1262_p2 = ((p_Result_86_fu_1248_p4 < zext_ln443_12_fu_1258_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_13_fu_1344_p2 = ((p_Result_89_fu_1330_p4 < zext_ln443_13_fu_1340_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_14_fu_1403_p2 = ((p_Result_92_fu_1395_p1 < zext_ln443_14_fu_1399_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_1_fu_388_p2 = ((p_Result_53_fu_374_p4 < zext_ln443_1_fu_384_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_2_fu_470_p2 = ((p_Result_56_fu_456_p4 < zext_ln443_2_fu_466_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_3_fu_545_p2 = ((p_Result_59_fu_531_p4 < zext_ln443_3_fu_541_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_4_fu_627_p2 = ((p_Result_62_fu_613_p4 < zext_ln443_4_fu_623_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_5_fu_709_p2 = ((p_Result_65_fu_695_p4 < zext_ln443_5_fu_705_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_6_fu_784_p2 = ((p_Result_68_fu_770_p4 < zext_ln443_6_fu_780_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_7_fu_866_p2 = ((p_Result_71_fu_852_p4 < zext_ln443_7_fu_862_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_8_fu_948_p2 = ((p_Result_74_fu_934_p4 < zext_ln443_8_fu_944_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_9_fu_1023_p2 = ((p_Result_77_fu_1009_p4 < zext_ln443_9_fu_1019_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_fu_306_p2 = ((p_Result_50_fu_292_p4 < zext_ln443_fu_302_p1) ? 1'b1 : 1'b0);

assign mul_I_V_fu_1453_p3 = {{17'd0}, {res_I_V_46_fu_1445_p3}};

assign p_Result_13_fu_595_p4 = {{res_I_V_36_fu_587_p3[15:10]}};

assign p_Result_16_fu_677_p4 = {{res_I_V_37_fu_669_p3[15:9]}};

assign p_Result_19_fu_752_p4 = {{res_I_V_38_fu_746_p3[15:8]}};

assign p_Result_22_fu_834_p4 = {{res_I_V_fu_826_p3[15:7]}};

assign p_Result_25_fu_916_p4 = {{res_I_V_39_fu_908_p3[15:6]}};

assign p_Result_28_fu_991_p4 = {{res_I_V_40_fu_985_p3[15:5]}};

assign p_Result_31_fu_1073_p4 = {{res_I_V_41_fu_1065_p3[15:4]}};

assign p_Result_34_fu_1155_p4 = {{res_I_V_42_fu_1147_p3[15:3]}};

assign p_Result_37_fu_1230_p4 = {{res_I_V_43_fu_1224_p3[15:2]}};

assign p_Result_40_fu_1312_p4 = {{res_I_V_44_fu_1304_p3[15:1]}};

assign p_Result_49_fu_246_p5 = {{zext_ln666_fu_220_p1[34:33]}, {select_ln277_fu_238_p3}, {zext_ln666_fu_220_p1[29:0]}};

assign p_Result_4_fu_356_p4 = {{res_I_V_33_fu_348_p3[15:13]}};

assign p_Result_50_fu_292_p4 = {{x_l_I_V_31_fu_258_p3[31:28]}};

assign p_Result_51_fu_318_p5 = {{x_l_I_V_31_fu_258_p3[34:32]}, {sub_ln219_fu_312_p2}, {x_l_I_V_31_fu_258_p3[27:0]}};

assign p_Result_52_fu_330_p4 = {res_I_V_32_fu_266_p3[16 - 1:15], |(1'd1), res_I_V_32_fu_266_p3[13:0]};

assign p_Result_53_fu_374_p4 = {{x_l_I_V_32_fu_340_p3[30:26]}};

assign p_Result_54_fu_400_p5 = {{x_l_I_V_32_fu_340_p3[34:31]}, {sub_ln219_1_fu_394_p2}, {x_l_I_V_32_fu_340_p3[25:0]}};

assign p_Result_55_fu_412_p4 = {res_I_V_33_fu_348_p3[16 - 1:14], |(1'd1), res_I_V_33_fu_348_p3[12:0]};

assign p_Result_56_fu_456_p4 = {{x_l_I_V_33_fu_422_p3[29:24]}};

assign p_Result_57_fu_482_p5 = {{x_l_I_V_33_reg_1485[34:30]}, {sub_ln219_2_reg_1503}, {x_l_I_V_33_reg_1485[23:0]}};

assign p_Result_58_fu_492_p4 = {res_I_V_34_reg_1491[16 - 1:13], |(1'd1), res_I_V_34_reg_1491[11:0]};

assign p_Result_59_fu_531_p4 = {{x_l_I_V_34_fu_501_p3[28:22]}};

assign p_Result_60_fu_557_p5 = {{x_l_I_V_34_fu_501_p3[34:29]}, {sub_ln219_3_fu_551_p2}, {x_l_I_V_34_fu_501_p3[21:0]}};

assign p_Result_61_fu_569_p4 = {res_I_V_35_fu_507_p3[16 - 1:12], |(1'd1), res_I_V_35_fu_507_p3[10:0]};

assign p_Result_62_fu_613_p4 = {{x_l_I_V_35_fu_579_p3[27:20]}};

assign p_Result_63_fu_639_p5 = {{x_l_I_V_35_fu_579_p3[34:28]}, {sub_ln219_4_fu_633_p2}, {x_l_I_V_35_fu_579_p3[19:0]}};

assign p_Result_64_fu_651_p4 = {res_I_V_36_fu_587_p3[16 - 1:11], |(1'd1), res_I_V_36_fu_587_p3[9:0]};

assign p_Result_65_fu_695_p4 = {{x_l_I_V_36_fu_661_p3[26:18]}};

assign p_Result_66_fu_721_p5 = {{x_l_I_V_36_reg_1508[34:27]}, {sub_ln219_5_reg_1526}, {x_l_I_V_36_reg_1508[17:0]}};

assign p_Result_67_fu_731_p4 = {res_I_V_37_reg_1514[16 - 1:10], |(1'd1), res_I_V_37_reg_1514[8:0]};

assign p_Result_68_fu_770_p4 = {{x_l_I_V_fu_740_p3[25:16]}};

assign p_Result_69_fu_796_p5 = {{x_l_I_V_fu_740_p3[34:26]}, {sub_ln219_6_fu_790_p2}, {x_l_I_V_fu_740_p3[15:0]}};

assign p_Result_70_fu_808_p4 = {res_I_V_38_fu_746_p3[16 - 1:9], |(1'd1), res_I_V_38_fu_746_p3[7:0]};

assign p_Result_71_fu_852_p4 = {{x_l_I_V_37_fu_818_p3[24:14]}};

assign p_Result_72_fu_878_p5 = {{x_l_I_V_37_fu_818_p3[34:25]}, {sub_ln219_7_fu_872_p2}, {x_l_I_V_37_fu_818_p3[13:0]}};

assign p_Result_73_fu_890_p4 = {res_I_V_fu_826_p3[16 - 1:8], |(1'd1), res_I_V_fu_826_p3[6:0]};

assign p_Result_74_fu_934_p4 = {{x_l_I_V_38_fu_900_p3[23:12]}};

assign p_Result_75_fu_960_p5 = {{x_l_I_V_38_reg_1531[34:24]}, {sub_ln219_8_reg_1549}, {x_l_I_V_38_reg_1531[11:0]}};

assign p_Result_76_fu_970_p4 = {res_I_V_39_reg_1537[16 - 1:7], |(1'd1), res_I_V_39_reg_1537[5:0]};

assign p_Result_77_fu_1009_p4 = {{x_l_I_V_39_fu_979_p3[22:10]}};

assign p_Result_78_fu_1035_p5 = {{x_l_I_V_39_fu_979_p3[34:23]}, {sub_ln219_9_fu_1029_p2}, {x_l_I_V_39_fu_979_p3[9:0]}};

assign p_Result_79_fu_1047_p4 = {res_I_V_40_fu_985_p3[16 - 1:6], |(1'd1), res_I_V_40_fu_985_p3[4:0]};

assign p_Result_80_fu_1091_p4 = {{x_l_I_V_40_fu_1057_p3[21:8]}};

assign p_Result_81_fu_1117_p5 = {{x_l_I_V_40_fu_1057_p3[34:22]}, {sub_ln219_10_fu_1111_p2}, {x_l_I_V_40_fu_1057_p3[7:0]}};

assign p_Result_82_fu_1129_p4 = {res_I_V_41_fu_1065_p3[16 - 1:5], |(1'd1), res_I_V_41_fu_1065_p3[3:0]};

assign p_Result_83_fu_1173_p4 = {{x_l_I_V_41_fu_1139_p3[20:6]}};

assign p_Result_84_fu_1199_p5 = {{x_l_I_V_41_reg_1554[34:21]}, {sub_ln219_11_reg_1572}, {x_l_I_V_41_reg_1554[5:0]}};

assign p_Result_85_fu_1209_p4 = {res_I_V_42_reg_1560[16 - 1:4], |(1'd1), res_I_V_42_reg_1560[2:0]};

assign p_Result_86_fu_1248_p4 = {{x_l_I_V_42_fu_1218_p3[19:4]}};

assign p_Result_87_fu_1274_p5 = {{x_l_I_V_42_fu_1218_p3[34:20]}, {sub_ln219_12_fu_1268_p2}, {x_l_I_V_42_fu_1218_p3[3:0]}};

assign p_Result_88_fu_1286_p4 = {res_I_V_43_fu_1224_p3[16 - 1:3], |(1'd1), res_I_V_43_fu_1224_p3[1:0]};

assign p_Result_89_fu_1330_p4 = {{x_l_I_V_43_fu_1296_p3[18:2]}};

assign p_Result_8_fu_438_p4 = {{res_I_V_34_fu_430_p3[15:12]}};

assign p_Result_90_fu_1356_p5 = {{x_l_I_V_43_reg_1577[34:19]}, {sub_ln219_13_reg_1595}, {x_l_I_V_43_reg_1577[1:0]}};

assign p_Result_91_fu_1366_p4 = {res_I_V_44_reg_1583[16 - 1:2], |(1'd1), res_I_V_44_reg_1583[0:0]};

assign p_Result_92_fu_1395_p1 = x_l_I_V_44_fu_1375_p3[17:0];

assign p_Result_93_fu_1415_p5 = {{x_l_I_V_44_fu_1375_p3[34:18]}, {sub_ln219_14_fu_1409_p2}};

assign p_Result_94_fu_1427_p4 = {res_I_V_45_fu_1381_p3[16-1:1], |(1'd1)};

assign p_Result_9_fu_513_p4 = {{res_I_V_35_fu_507_p3[15:11]}};

assign p_Result_s_58_fu_1465_p2 = ((x_l_I_V_45_fu_1437_p3 > zext_ln671_fu_1461_p1) ? 1'b1 : 1'b0);

assign p_Result_s_fu_274_p4 = {{res_I_V_32_fu_266_p3[15:14]}};

assign res_I_V_30_fu_1471_p2 = (res_I_V_46_fu_1445_p3 + 16'd1);

assign res_I_V_32_fu_266_p3 = ((tmp_fu_224_p3[0:0] == 1'b1) ? 16'd32768 : 16'd0);

assign res_I_V_33_fu_348_p3 = ((icmp_ln443_fu_306_p2[0:0] == 1'b1) ? res_I_V_32_fu_266_p3 : p_Result_52_fu_330_p4);

assign res_I_V_34_fu_430_p3 = ((icmp_ln443_1_fu_388_p2[0:0] == 1'b1) ? res_I_V_33_fu_348_p3 : p_Result_55_fu_412_p4);

assign res_I_V_35_fu_507_p3 = ((icmp_ln443_2_reg_1497[0:0] == 1'b1) ? res_I_V_34_reg_1491 : p_Result_58_fu_492_p4);

assign res_I_V_36_fu_587_p3 = ((icmp_ln443_3_fu_545_p2[0:0] == 1'b1) ? res_I_V_35_fu_507_p3 : p_Result_61_fu_569_p4);

assign res_I_V_37_fu_669_p3 = ((icmp_ln443_4_fu_627_p2[0:0] == 1'b1) ? res_I_V_36_fu_587_p3 : p_Result_64_fu_651_p4);

assign res_I_V_38_fu_746_p3 = ((icmp_ln443_5_reg_1520[0:0] == 1'b1) ? res_I_V_37_reg_1514 : p_Result_67_fu_731_p4);

assign res_I_V_39_fu_908_p3 = ((icmp_ln443_7_fu_866_p2[0:0] == 1'b1) ? res_I_V_fu_826_p3 : p_Result_73_fu_890_p4);

assign res_I_V_40_fu_985_p3 = ((icmp_ln443_8_reg_1543[0:0] == 1'b1) ? res_I_V_39_reg_1537 : p_Result_76_fu_970_p4);

assign res_I_V_41_fu_1065_p3 = ((icmp_ln443_9_fu_1023_p2[0:0] == 1'b1) ? res_I_V_40_fu_985_p3 : p_Result_79_fu_1047_p4);

assign res_I_V_42_fu_1147_p3 = ((icmp_ln443_10_fu_1105_p2[0:0] == 1'b1) ? res_I_V_41_fu_1065_p3 : p_Result_82_fu_1129_p4);

assign res_I_V_43_fu_1224_p3 = ((icmp_ln443_11_reg_1566[0:0] == 1'b1) ? res_I_V_42_reg_1560 : p_Result_85_fu_1209_p4);

assign res_I_V_44_fu_1304_p3 = ((icmp_ln443_12_fu_1262_p2[0:0] == 1'b1) ? res_I_V_43_fu_1224_p3 : p_Result_88_fu_1286_p4);

assign res_I_V_45_fu_1381_p3 = ((icmp_ln443_13_reg_1589[0:0] == 1'b1) ? res_I_V_44_reg_1583 : p_Result_91_fu_1366_p4);

assign res_I_V_46_fu_1445_p3 = ((icmp_ln443_14_fu_1403_p2[0:0] == 1'b1) ? res_I_V_45_fu_1381_p3 : p_Result_94_fu_1427_p4);

assign res_I_V_fu_826_p3 = ((icmp_ln443_6_fu_784_p2[0:0] == 1'b1) ? res_I_V_38_fu_746_p3 : p_Result_70_fu_808_p4);

assign select_ln277_fu_238_p3 = ((xor_ln219_fu_232_p2[0:0] == 1'b1) ? 3'd7 : 3'd0);

assign sub_ln219_10_fu_1111_p2 = (p_Result_80_fu_1091_p4 - zext_ln443_10_fu_1101_p1);

assign sub_ln219_11_fu_1193_p2 = (p_Result_83_fu_1173_p4 - zext_ln443_11_fu_1183_p1);

assign sub_ln219_12_fu_1268_p2 = (p_Result_86_fu_1248_p4 - zext_ln443_12_fu_1258_p1);

assign sub_ln219_13_fu_1350_p2 = (p_Result_89_fu_1330_p4 - zext_ln443_13_fu_1340_p1);

assign sub_ln219_14_fu_1409_p2 = (p_Result_92_fu_1395_p1 - zext_ln443_14_fu_1399_p1);

assign sub_ln219_1_fu_394_p2 = (p_Result_53_fu_374_p4 - zext_ln443_1_fu_384_p1);

assign sub_ln219_2_fu_476_p2 = (p_Result_56_fu_456_p4 - zext_ln443_2_fu_466_p1);

assign sub_ln219_3_fu_551_p2 = (p_Result_59_fu_531_p4 - zext_ln443_3_fu_541_p1);

assign sub_ln219_4_fu_633_p2 = (p_Result_62_fu_613_p4 - zext_ln443_4_fu_623_p1);

assign sub_ln219_5_fu_715_p2 = (p_Result_65_fu_695_p4 - zext_ln443_5_fu_705_p1);

assign sub_ln219_6_fu_790_p2 = (p_Result_68_fu_770_p4 - zext_ln443_6_fu_780_p1);

assign sub_ln219_7_fu_872_p2 = (p_Result_71_fu_852_p4 - zext_ln443_7_fu_862_p1);

assign sub_ln219_8_fu_954_p2 = (p_Result_74_fu_934_p4 - zext_ln443_8_fu_944_p1);

assign sub_ln219_9_fu_1029_p2 = (p_Result_77_fu_1009_p4 - zext_ln443_9_fu_1019_p1);

assign sub_ln219_fu_312_p2 = (p_Result_50_fu_292_p4 - zext_ln443_fu_302_p1);

assign tmp_10_fu_1083_p3 = {{p_Result_31_fu_1073_p4}, {1'd1}};

assign tmp_11_fu_1165_p3 = {{p_Result_34_fu_1155_p4}, {1'd1}};

assign tmp_12_fu_1240_p3 = {{p_Result_37_fu_1230_p4}, {1'd1}};

assign tmp_13_fu_1322_p3 = {{p_Result_40_fu_1312_p4}, {1'd1}};

assign tmp_14_fu_1387_p3 = {{res_I_V_45_fu_1381_p3}, {1'd1}};

assign tmp_1_fu_284_p3 = {{p_Result_s_fu_274_p4}, {1'd1}};

assign tmp_2_fu_366_p3 = {{p_Result_4_fu_356_p4}, {1'd1}};

assign tmp_3_fu_448_p3 = {{p_Result_8_fu_438_p4}, {1'd1}};

assign tmp_4_fu_523_p3 = {{p_Result_9_fu_513_p4}, {1'd1}};

assign tmp_5_fu_605_p3 = {{p_Result_13_fu_595_p4}, {1'd1}};

assign tmp_6_fu_687_p3 = {{p_Result_16_fu_677_p4}, {1'd1}};

assign tmp_7_fu_762_p3 = {{p_Result_19_fu_752_p4}, {1'd1}};

assign tmp_8_fu_844_p3 = {{p_Result_22_fu_834_p4}, {1'd1}};

assign tmp_9_fu_926_p3 = {{p_Result_25_fu_916_p4}, {1'd1}};

assign tmp_fu_224_p3 = x_int_reg[32'd30];

assign tmp_s_fu_1001_p3 = {{p_Result_28_fu_991_p4}, {1'd1}};

assign x_l_I_V_31_fu_258_p3 = ((tmp_fu_224_p3[0:0] == 1'b1) ? p_Result_49_fu_246_p5 : zext_ln666_fu_220_p1);

assign x_l_I_V_32_fu_340_p3 = ((icmp_ln443_fu_306_p2[0:0] == 1'b1) ? x_l_I_V_31_fu_258_p3 : p_Result_51_fu_318_p5);

assign x_l_I_V_33_fu_422_p3 = ((icmp_ln443_1_fu_388_p2[0:0] == 1'b1) ? x_l_I_V_32_fu_340_p3 : p_Result_54_fu_400_p5);

assign x_l_I_V_34_fu_501_p3 = ((icmp_ln443_2_reg_1497[0:0] == 1'b1) ? x_l_I_V_33_reg_1485 : p_Result_57_fu_482_p5);

assign x_l_I_V_35_fu_579_p3 = ((icmp_ln443_3_fu_545_p2[0:0] == 1'b1) ? x_l_I_V_34_fu_501_p3 : p_Result_60_fu_557_p5);

assign x_l_I_V_36_fu_661_p3 = ((icmp_ln443_4_fu_627_p2[0:0] == 1'b1) ? x_l_I_V_35_fu_579_p3 : p_Result_63_fu_639_p5);

assign x_l_I_V_37_fu_818_p3 = ((icmp_ln443_6_fu_784_p2[0:0] == 1'b1) ? x_l_I_V_fu_740_p3 : p_Result_69_fu_796_p5);

assign x_l_I_V_38_fu_900_p3 = ((icmp_ln443_7_fu_866_p2[0:0] == 1'b1) ? x_l_I_V_37_fu_818_p3 : p_Result_72_fu_878_p5);

assign x_l_I_V_39_fu_979_p3 = ((icmp_ln443_8_reg_1543[0:0] == 1'b1) ? x_l_I_V_38_reg_1531 : p_Result_75_fu_960_p5);

assign x_l_I_V_40_fu_1057_p3 = ((icmp_ln443_9_fu_1023_p2[0:0] == 1'b1) ? x_l_I_V_39_fu_979_p3 : p_Result_78_fu_1035_p5);

assign x_l_I_V_41_fu_1139_p3 = ((icmp_ln443_10_fu_1105_p2[0:0] == 1'b1) ? x_l_I_V_40_fu_1057_p3 : p_Result_81_fu_1117_p5);

assign x_l_I_V_42_fu_1218_p3 = ((icmp_ln443_11_reg_1566[0:0] == 1'b1) ? x_l_I_V_41_reg_1554 : p_Result_84_fu_1199_p5);

assign x_l_I_V_43_fu_1296_p3 = ((icmp_ln443_12_fu_1262_p2[0:0] == 1'b1) ? x_l_I_V_42_fu_1218_p3 : p_Result_87_fu_1274_p5);

assign x_l_I_V_44_fu_1375_p3 = ((icmp_ln443_13_reg_1589[0:0] == 1'b1) ? x_l_I_V_43_reg_1577 : p_Result_90_fu_1356_p5);

assign x_l_I_V_45_fu_1437_p3 = ((icmp_ln443_14_fu_1403_p2[0:0] == 1'b1) ? x_l_I_V_44_fu_1375_p3 : p_Result_93_fu_1415_p5);

assign x_l_I_V_fu_740_p3 = ((icmp_ln443_5_reg_1520[0:0] == 1'b1) ? x_l_I_V_36_reg_1508 : p_Result_66_fu_721_p5);

assign xor_ln219_fu_232_p2 = (tmp_fu_224_p3 ^ 1'd1);

assign zext_ln443_10_fu_1101_p1 = tmp_10_fu_1083_p3;

assign zext_ln443_11_fu_1183_p1 = tmp_11_fu_1165_p3;

assign zext_ln443_12_fu_1258_p1 = tmp_12_fu_1240_p3;

assign zext_ln443_13_fu_1340_p1 = tmp_13_fu_1322_p3;

assign zext_ln443_14_fu_1399_p1 = tmp_14_fu_1387_p3;

assign zext_ln443_1_fu_384_p1 = tmp_2_fu_366_p3;

assign zext_ln443_2_fu_466_p1 = tmp_3_fu_448_p3;

assign zext_ln443_3_fu_541_p1 = tmp_4_fu_523_p3;

assign zext_ln443_4_fu_623_p1 = tmp_5_fu_605_p3;

assign zext_ln443_5_fu_705_p1 = tmp_6_fu_687_p3;

assign zext_ln443_6_fu_780_p1 = tmp_7_fu_762_p3;

assign zext_ln443_7_fu_862_p1 = tmp_8_fu_844_p3;

assign zext_ln443_8_fu_944_p1 = tmp_9_fu_926_p3;

assign zext_ln443_9_fu_1019_p1 = tmp_s_fu_1001_p3;

assign zext_ln443_fu_302_p1 = tmp_1_fu_284_p3;

assign zext_ln666_fu_220_p1 = x_int_reg;

assign zext_ln671_fu_1461_p1 = mul_I_V_fu_1453_p3;

endmodule //kp_502_7_sqrt_fixed_32_32_s
