// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module MatrixMult_matrixSlicer (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_matrix_b_0_AWVALID,
        m_axi_matrix_b_0_AWREADY,
        m_axi_matrix_b_0_AWADDR,
        m_axi_matrix_b_0_AWID,
        m_axi_matrix_b_0_AWLEN,
        m_axi_matrix_b_0_AWSIZE,
        m_axi_matrix_b_0_AWBURST,
        m_axi_matrix_b_0_AWLOCK,
        m_axi_matrix_b_0_AWCACHE,
        m_axi_matrix_b_0_AWPROT,
        m_axi_matrix_b_0_AWQOS,
        m_axi_matrix_b_0_AWREGION,
        m_axi_matrix_b_0_AWUSER,
        m_axi_matrix_b_0_WVALID,
        m_axi_matrix_b_0_WREADY,
        m_axi_matrix_b_0_WDATA,
        m_axi_matrix_b_0_WSTRB,
        m_axi_matrix_b_0_WLAST,
        m_axi_matrix_b_0_WID,
        m_axi_matrix_b_0_WUSER,
        m_axi_matrix_b_0_ARVALID,
        m_axi_matrix_b_0_ARREADY,
        m_axi_matrix_b_0_ARADDR,
        m_axi_matrix_b_0_ARID,
        m_axi_matrix_b_0_ARLEN,
        m_axi_matrix_b_0_ARSIZE,
        m_axi_matrix_b_0_ARBURST,
        m_axi_matrix_b_0_ARLOCK,
        m_axi_matrix_b_0_ARCACHE,
        m_axi_matrix_b_0_ARPROT,
        m_axi_matrix_b_0_ARQOS,
        m_axi_matrix_b_0_ARREGION,
        m_axi_matrix_b_0_ARUSER,
        m_axi_matrix_b_0_RVALID,
        m_axi_matrix_b_0_RREADY,
        m_axi_matrix_b_0_RDATA,
        m_axi_matrix_b_0_RLAST,
        m_axi_matrix_b_0_RID,
        m_axi_matrix_b_0_RFIFONUM,
        m_axi_matrix_b_0_RUSER,
        m_axi_matrix_b_0_RRESP,
        m_axi_matrix_b_0_BVALID,
        m_axi_matrix_b_0_BREADY,
        m_axi_matrix_b_0_BRESP,
        m_axi_matrix_b_0_BID,
        m_axi_matrix_b_0_BUSER,
        m_axi_matrix_a_0_AWVALID,
        m_axi_matrix_a_0_AWREADY,
        m_axi_matrix_a_0_AWADDR,
        m_axi_matrix_a_0_AWID,
        m_axi_matrix_a_0_AWLEN,
        m_axi_matrix_a_0_AWSIZE,
        m_axi_matrix_a_0_AWBURST,
        m_axi_matrix_a_0_AWLOCK,
        m_axi_matrix_a_0_AWCACHE,
        m_axi_matrix_a_0_AWPROT,
        m_axi_matrix_a_0_AWQOS,
        m_axi_matrix_a_0_AWREGION,
        m_axi_matrix_a_0_AWUSER,
        m_axi_matrix_a_0_WVALID,
        m_axi_matrix_a_0_WREADY,
        m_axi_matrix_a_0_WDATA,
        m_axi_matrix_a_0_WSTRB,
        m_axi_matrix_a_0_WLAST,
        m_axi_matrix_a_0_WID,
        m_axi_matrix_a_0_WUSER,
        m_axi_matrix_a_0_ARVALID,
        m_axi_matrix_a_0_ARREADY,
        m_axi_matrix_a_0_ARADDR,
        m_axi_matrix_a_0_ARID,
        m_axi_matrix_a_0_ARLEN,
        m_axi_matrix_a_0_ARSIZE,
        m_axi_matrix_a_0_ARBURST,
        m_axi_matrix_a_0_ARLOCK,
        m_axi_matrix_a_0_ARCACHE,
        m_axi_matrix_a_0_ARPROT,
        m_axi_matrix_a_0_ARQOS,
        m_axi_matrix_a_0_ARREGION,
        m_axi_matrix_a_0_ARUSER,
        m_axi_matrix_a_0_RVALID,
        m_axi_matrix_a_0_RREADY,
        m_axi_matrix_a_0_RDATA,
        m_axi_matrix_a_0_RLAST,
        m_axi_matrix_a_0_RID,
        m_axi_matrix_a_0_RFIFONUM,
        m_axi_matrix_a_0_RUSER,
        m_axi_matrix_a_0_RRESP,
        m_axi_matrix_a_0_BVALID,
        m_axi_matrix_a_0_BREADY,
        m_axi_matrix_a_0_BRESP,
        m_axi_matrix_a_0_BID,
        m_axi_matrix_a_0_BUSER,
        ap_ce,
        matrix_in_1,
        matrix_in_2,
        size,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31,
        matrix_a_blk_n_AR,
        matrix_a_blk_n_R,
        matrix_b_blk_n_AR,
        matrix_b_blk_n_R
);

parameter    ap_ST_fsm_pp0_stage0 = 16'd1;
parameter    ap_ST_fsm_pp0_stage1 = 16'd2;
parameter    ap_ST_fsm_pp0_stage2 = 16'd4;
parameter    ap_ST_fsm_pp0_stage3 = 16'd8;
parameter    ap_ST_fsm_pp0_stage4 = 16'd16;
parameter    ap_ST_fsm_pp0_stage5 = 16'd32;
parameter    ap_ST_fsm_pp0_stage6 = 16'd64;
parameter    ap_ST_fsm_pp0_stage7 = 16'd128;
parameter    ap_ST_fsm_pp0_stage8 = 16'd256;
parameter    ap_ST_fsm_pp0_stage9 = 16'd512;
parameter    ap_ST_fsm_pp0_stage10 = 16'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 16'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 16'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 16'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 16'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_matrix_b_0_AWVALID;
input   m_axi_matrix_b_0_AWREADY;
output  [63:0] m_axi_matrix_b_0_AWADDR;
output  [0:0] m_axi_matrix_b_0_AWID;
output  [31:0] m_axi_matrix_b_0_AWLEN;
output  [2:0] m_axi_matrix_b_0_AWSIZE;
output  [1:0] m_axi_matrix_b_0_AWBURST;
output  [1:0] m_axi_matrix_b_0_AWLOCK;
output  [3:0] m_axi_matrix_b_0_AWCACHE;
output  [2:0] m_axi_matrix_b_0_AWPROT;
output  [3:0] m_axi_matrix_b_0_AWQOS;
output  [3:0] m_axi_matrix_b_0_AWREGION;
output  [0:0] m_axi_matrix_b_0_AWUSER;
output   m_axi_matrix_b_0_WVALID;
input   m_axi_matrix_b_0_WREADY;
output  [15:0] m_axi_matrix_b_0_WDATA;
output  [1:0] m_axi_matrix_b_0_WSTRB;
output   m_axi_matrix_b_0_WLAST;
output  [0:0] m_axi_matrix_b_0_WID;
output  [0:0] m_axi_matrix_b_0_WUSER;
output   m_axi_matrix_b_0_ARVALID;
input   m_axi_matrix_b_0_ARREADY;
output  [63:0] m_axi_matrix_b_0_ARADDR;
output  [0:0] m_axi_matrix_b_0_ARID;
output  [31:0] m_axi_matrix_b_0_ARLEN;
output  [2:0] m_axi_matrix_b_0_ARSIZE;
output  [1:0] m_axi_matrix_b_0_ARBURST;
output  [1:0] m_axi_matrix_b_0_ARLOCK;
output  [3:0] m_axi_matrix_b_0_ARCACHE;
output  [2:0] m_axi_matrix_b_0_ARPROT;
output  [3:0] m_axi_matrix_b_0_ARQOS;
output  [3:0] m_axi_matrix_b_0_ARREGION;
output  [0:0] m_axi_matrix_b_0_ARUSER;
input   m_axi_matrix_b_0_RVALID;
output   m_axi_matrix_b_0_RREADY;
input  [15:0] m_axi_matrix_b_0_RDATA;
input   m_axi_matrix_b_0_RLAST;
input  [0:0] m_axi_matrix_b_0_RID;
input  [12:0] m_axi_matrix_b_0_RFIFONUM;
input  [0:0] m_axi_matrix_b_0_RUSER;
input  [1:0] m_axi_matrix_b_0_RRESP;
input   m_axi_matrix_b_0_BVALID;
output   m_axi_matrix_b_0_BREADY;
input  [1:0] m_axi_matrix_b_0_BRESP;
input  [0:0] m_axi_matrix_b_0_BID;
input  [0:0] m_axi_matrix_b_0_BUSER;
output   m_axi_matrix_a_0_AWVALID;
input   m_axi_matrix_a_0_AWREADY;
output  [63:0] m_axi_matrix_a_0_AWADDR;
output  [0:0] m_axi_matrix_a_0_AWID;
output  [31:0] m_axi_matrix_a_0_AWLEN;
output  [2:0] m_axi_matrix_a_0_AWSIZE;
output  [1:0] m_axi_matrix_a_0_AWBURST;
output  [1:0] m_axi_matrix_a_0_AWLOCK;
output  [3:0] m_axi_matrix_a_0_AWCACHE;
output  [2:0] m_axi_matrix_a_0_AWPROT;
output  [3:0] m_axi_matrix_a_0_AWQOS;
output  [3:0] m_axi_matrix_a_0_AWREGION;
output  [0:0] m_axi_matrix_a_0_AWUSER;
output   m_axi_matrix_a_0_WVALID;
input   m_axi_matrix_a_0_WREADY;
output  [15:0] m_axi_matrix_a_0_WDATA;
output  [1:0] m_axi_matrix_a_0_WSTRB;
output   m_axi_matrix_a_0_WLAST;
output  [0:0] m_axi_matrix_a_0_WID;
output  [0:0] m_axi_matrix_a_0_WUSER;
output   m_axi_matrix_a_0_ARVALID;
input   m_axi_matrix_a_0_ARREADY;
output  [63:0] m_axi_matrix_a_0_ARADDR;
output  [0:0] m_axi_matrix_a_0_ARID;
output  [31:0] m_axi_matrix_a_0_ARLEN;
output  [2:0] m_axi_matrix_a_0_ARSIZE;
output  [1:0] m_axi_matrix_a_0_ARBURST;
output  [1:0] m_axi_matrix_a_0_ARLOCK;
output  [3:0] m_axi_matrix_a_0_ARCACHE;
output  [2:0] m_axi_matrix_a_0_ARPROT;
output  [3:0] m_axi_matrix_a_0_ARQOS;
output  [3:0] m_axi_matrix_a_0_ARREGION;
output  [0:0] m_axi_matrix_a_0_ARUSER;
input   m_axi_matrix_a_0_RVALID;
output   m_axi_matrix_a_0_RREADY;
input  [15:0] m_axi_matrix_a_0_RDATA;
input   m_axi_matrix_a_0_RLAST;
input  [0:0] m_axi_matrix_a_0_RID;
input  [12:0] m_axi_matrix_a_0_RFIFONUM;
input  [0:0] m_axi_matrix_a_0_RUSER;
input  [1:0] m_axi_matrix_a_0_RRESP;
input   m_axi_matrix_a_0_BVALID;
output   m_axi_matrix_a_0_BREADY;
input  [1:0] m_axi_matrix_a_0_BRESP;
input  [0:0] m_axi_matrix_a_0_BID;
input  [0:0] m_axi_matrix_a_0_BUSER;
input   ap_ce;
input  [63:0] matrix_in_1;
input  [63:0] matrix_in_2;
input  [15:0] size;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;
output  [15:0] ap_return_16;
output  [15:0] ap_return_17;
output  [15:0] ap_return_18;
output  [15:0] ap_return_19;
output  [15:0] ap_return_20;
output  [15:0] ap_return_21;
output  [15:0] ap_return_22;
output  [15:0] ap_return_23;
output  [15:0] ap_return_24;
output  [15:0] ap_return_25;
output  [15:0] ap_return_26;
output  [15:0] ap_return_27;
output  [15:0] ap_return_28;
output  [15:0] ap_return_29;
output  [15:0] ap_return_30;
output  [15:0] ap_return_31;
output   matrix_a_blk_n_AR;
output   matrix_a_blk_n_R;
output   matrix_b_blk_n_AR;
output   matrix_b_blk_n_R;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_matrix_b_0_ARVALID;
reg[63:0] m_axi_matrix_b_0_ARADDR;
reg m_axi_matrix_b_0_RREADY;
reg m_axi_matrix_a_0_ARVALID;
reg[63:0] m_axi_matrix_a_0_ARADDR;
reg m_axi_matrix_a_0_RREADY;
reg matrix_a_blk_n_AR;
reg matrix_a_blk_n_R;
reg matrix_b_blk_n_AR;
reg matrix_b_blk_n_R;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage15;
reg    ap_block_pp0_stage15_subdone_grp26_done_reg;
reg    ap_block_pp0_stage15_subdone_grp26;
reg    ap_block_pp0_stage15_subdone;
reg    ap_block_pp0_stage15_subdone_grp27_done_reg;
reg    ap_block_pp0_stage15_subdone_grp27;
reg    ap_block_pp0_stage15_subdone_grp28_done_reg;
reg    ap_block_pp0_stage15_subdone_grp28;
reg    ap_block_pp0_stage15_subdone_grp29_done_reg;
reg    ap_block_pp0_stage15_subdone_grp29;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [12:0] arow;
reg   [12:0] offset_a;
reg   [12:0] bcol;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_grp1;
reg    ap_block_pp0_stage5_subdone_grp1_done_reg;
reg    ap_block_pp0_stage5_subdone_grp1;
reg    ap_block_pp0_stage5_subdone;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_grp3;
reg    ap_block_pp0_stage6_subdone_grp3_done_reg;
reg    ap_block_pp0_stage6_subdone_grp3;
reg    ap_block_pp0_stage6_subdone;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12_grp15;
reg    ap_block_pp0_stage12_subdone_grp15_done_reg;
reg    ap_block_pp0_stage12_subdone_grp15;
reg    ap_block_pp0_stage12_subdone;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_grp5;
reg    ap_block_pp0_stage7_subdone_grp5_done_reg;
reg    ap_block_pp0_stage7_subdone_grp5;
reg    ap_block_pp0_stage7_subdone;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13_grp19;
reg    ap_block_pp0_stage13_subdone_grp19_done_reg;
reg    ap_block_pp0_stage13_subdone_grp19;
reg    ap_block_pp0_stage13_subdone;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_grp7;
reg    ap_block_pp0_stage8_subdone_grp7_done_reg;
reg    ap_block_pp0_stage8_subdone_grp7;
reg    ap_block_pp0_stage8_subdone;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14_grp23;
reg    ap_block_pp0_stage14_subdone_grp23_done_reg;
reg    ap_block_pp0_stage14_subdone_grp23;
reg    ap_block_pp0_stage14_subdone;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_grp9;
reg    ap_block_pp0_stage9_subdone_grp9_done_reg;
reg    ap_block_pp0_stage9_subdone_grp9;
reg    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage15_grp27;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_grp11;
reg    ap_block_pp0_stage10_subdone_grp11_done_reg;
reg    ap_block_pp0_stage10_subdone_grp11;
reg    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage0_grp31;
reg    ap_block_pp0_stage0_subdone_grp31_done_reg;
reg    ap_block_pp0_stage0_subdone_grp31;
reg    ap_block_pp0_stage0_subdone;
wire    ap_block_pp0_stage11_grp13;
reg    ap_block_pp0_stage11_subdone_grp13_done_reg;
reg    ap_block_pp0_stage11_subdone_grp13;
reg    ap_block_pp0_stage11_subdone;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_grp35;
reg    ap_block_pp0_stage1_subdone_grp35_done_reg;
reg    ap_block_pp0_stage1_subdone_grp35;
reg    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage12_grp17;
reg    ap_block_pp0_stage12_subdone_grp17_done_reg;
reg    ap_block_pp0_stage12_subdone_grp17;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_grp39;
reg    ap_block_pp0_stage2_subdone_grp39_done_reg;
reg    ap_block_pp0_stage2_subdone_grp39;
reg    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage13_grp21;
reg    ap_block_pp0_stage13_subdone_grp21_done_reg;
reg    ap_block_pp0_stage13_subdone_grp21;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_grp43;
reg    ap_block_pp0_stage3_subdone_grp43_done_reg;
reg    ap_block_pp0_stage3_subdone_grp43;
reg    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage14_grp25;
reg    ap_block_pp0_stage14_subdone_grp25_done_reg;
reg    ap_block_pp0_stage14_subdone_grp25;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_grp47;
reg    ap_block_pp0_stage4_subdone_grp47_done_reg;
reg    ap_block_pp0_stage4_subdone_grp47;
reg    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage15_grp29;
wire    ap_block_pp0_stage5_grp51;
reg    ap_block_pp0_stage5_subdone_grp51_done_reg;
reg    ap_block_pp0_stage5_subdone_grp51;
wire    ap_block_pp0_stage0_grp33;
reg    ap_block_pp0_stage0_subdone_grp33_done_reg;
reg    ap_block_pp0_stage0_subdone_grp33;
wire    ap_block_pp0_stage6_grp54;
reg    ap_block_pp0_stage6_subdone_grp54_done_reg;
reg    ap_block_pp0_stage6_subdone_grp54;
wire    ap_block_pp0_stage1_grp37;
reg    ap_block_pp0_stage1_subdone_grp37_done_reg;
reg    ap_block_pp0_stage1_subdone_grp37;
wire    ap_block_pp0_stage7_grp56;
reg    ap_block_pp0_stage7_subdone_grp56_done_reg;
reg    ap_block_pp0_stage7_subdone_grp56;
wire    ap_block_pp0_stage2_grp41;
reg    ap_block_pp0_stage2_subdone_grp41_done_reg;
reg    ap_block_pp0_stage2_subdone_grp41;
wire    ap_block_pp0_stage8_grp58;
reg    ap_block_pp0_stage8_subdone_grp58_done_reg;
reg    ap_block_pp0_stage8_subdone_grp58;
wire    ap_block_pp0_stage3_grp45;
reg    ap_block_pp0_stage3_subdone_grp45_done_reg;
reg    ap_block_pp0_stage3_subdone_grp45;
wire    ap_block_pp0_stage9_grp60;
reg    ap_block_pp0_stage9_subdone_grp60_done_reg;
reg    ap_block_pp0_stage9_subdone_grp60;
wire    ap_block_pp0_stage4_grp49;
reg    ap_block_pp0_stage4_subdone_grp49_done_reg;
reg    ap_block_pp0_stage4_subdone_grp49;
wire    ap_block_pp0_stage10_grp62;
reg    ap_block_pp0_stage10_subdone_grp62_done_reg;
reg    ap_block_pp0_stage10_subdone_grp62;
wire    ap_block_pp0_stage6_grp2;
reg    ap_block_pp0_stage6_subdone_grp2_done_reg;
reg    ap_block_pp0_stage6_subdone_grp2;
wire    ap_block_pp0_stage12_grp14;
reg    ap_block_pp0_stage12_subdone_grp14_done_reg;
reg    ap_block_pp0_stage12_subdone_grp14;
wire    ap_block_pp0_stage7_grp4;
reg    ap_block_pp0_stage7_subdone_grp4_done_reg;
reg    ap_block_pp0_stage7_subdone_grp4;
wire    ap_block_pp0_stage13_grp18;
reg    ap_block_pp0_stage13_subdone_grp18_done_reg;
reg    ap_block_pp0_stage13_subdone_grp18;
wire    ap_block_pp0_stage8_grp6;
reg    ap_block_pp0_stage8_subdone_grp6_done_reg;
reg    ap_block_pp0_stage8_subdone_grp6;
wire    ap_block_pp0_stage14_grp22;
reg    ap_block_pp0_stage14_subdone_grp22_done_reg;
reg    ap_block_pp0_stage14_subdone_grp22;
wire    ap_block_pp0_stage9_grp8;
reg    ap_block_pp0_stage9_subdone_grp8_done_reg;
reg    ap_block_pp0_stage9_subdone_grp8;
wire    ap_block_pp0_stage15_grp26;
wire    ap_block_pp0_stage10_grp10;
reg    ap_block_pp0_stage10_subdone_grp10_done_reg;
reg    ap_block_pp0_stage10_subdone_grp10;
wire    ap_block_pp0_stage0_grp30;
reg    ap_block_pp0_stage0_subdone_grp30_done_reg;
reg    ap_block_pp0_stage0_subdone_grp30;
wire    ap_block_pp0_stage11_grp12;
reg    ap_block_pp0_stage11_subdone_grp12_done_reg;
reg    ap_block_pp0_stage11_subdone_grp12;
wire    ap_block_pp0_stage1_grp34;
reg    ap_block_pp0_stage1_subdone_grp34_done_reg;
reg    ap_block_pp0_stage1_subdone_grp34;
wire    ap_block_pp0_stage12_grp16;
reg    ap_block_pp0_stage12_subdone_grp16_done_reg;
reg    ap_block_pp0_stage12_subdone_grp16;
wire    ap_block_pp0_stage2_grp38;
reg    ap_block_pp0_stage2_subdone_grp38_done_reg;
reg    ap_block_pp0_stage2_subdone_grp38;
wire    ap_block_pp0_stage13_grp20;
reg    ap_block_pp0_stage13_subdone_grp20_done_reg;
reg    ap_block_pp0_stage13_subdone_grp20;
wire    ap_block_pp0_stage3_grp42;
reg    ap_block_pp0_stage3_subdone_grp42_done_reg;
reg    ap_block_pp0_stage3_subdone_grp42;
wire    ap_block_pp0_stage14_grp24;
reg    ap_block_pp0_stage14_subdone_grp24_done_reg;
reg    ap_block_pp0_stage14_subdone_grp24;
wire    ap_block_pp0_stage4_grp46;
reg    ap_block_pp0_stage4_subdone_grp46_done_reg;
reg    ap_block_pp0_stage4_subdone_grp46;
wire    ap_block_pp0_stage15_grp28;
wire    ap_block_pp0_stage5_grp50;
reg    ap_block_pp0_stage5_subdone_grp50_done_reg;
reg    ap_block_pp0_stage5_subdone_grp50;
wire    ap_block_pp0_stage0_grp32;
reg    ap_block_pp0_stage0_subdone_grp32_done_reg;
reg    ap_block_pp0_stage0_subdone_grp32;
wire    ap_block_pp0_stage6_grp53;
reg    ap_block_pp0_stage6_subdone_grp53_done_reg;
reg    ap_block_pp0_stage6_subdone_grp53;
wire    ap_block_pp0_stage1_grp36;
reg    ap_block_pp0_stage1_subdone_grp36_done_reg;
reg    ap_block_pp0_stage1_subdone_grp36;
wire    ap_block_pp0_stage7_grp55;
reg    ap_block_pp0_stage7_subdone_grp55_done_reg;
reg    ap_block_pp0_stage7_subdone_grp55;
wire    ap_block_pp0_stage2_grp40;
reg    ap_block_pp0_stage2_subdone_grp40_done_reg;
reg    ap_block_pp0_stage2_subdone_grp40;
wire    ap_block_pp0_stage8_grp57;
reg    ap_block_pp0_stage8_subdone_grp57_done_reg;
reg    ap_block_pp0_stage8_subdone_grp57;
wire    ap_block_pp0_stage3_grp44;
reg    ap_block_pp0_stage3_subdone_grp44_done_reg;
reg    ap_block_pp0_stage3_subdone_grp44;
wire    ap_block_pp0_stage9_grp59;
reg    ap_block_pp0_stage9_subdone_grp59_done_reg;
reg    ap_block_pp0_stage9_subdone_grp59;
wire    ap_block_pp0_stage4_grp48;
reg    ap_block_pp0_stage4_subdone_grp48_done_reg;
reg    ap_block_pp0_stage4_subdone_grp48;
wire    ap_block_pp0_stage10_grp61;
reg    ap_block_pp0_stage10_subdone_grp61_done_reg;
reg    ap_block_pp0_stage10_subdone_grp61;
wire    ap_block_pp0_stage5_grp52;
reg    ap_block_pp0_stage5_subdone_grp52_done_reg;
reg    ap_block_pp0_stage5_subdone_grp52;
reg   [15:0] size_read_reg_1855;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp0;
reg   [12:0] arow_load_reg_1862;
wire   [29:0] size_cast3_fu_156_p1;
reg   [29:0] size_cast3_reg_1867;
wire   [28:0] size_cast1_fu_160_p1;
reg   [28:0] size_cast1_reg_1877;
reg   [12:0] offset_a_load_reg_1883;
wire   [13:0] arow_load_cast17_fu_178_p1;
reg   [13:0] arow_load_cast17_reg_1895;
wire   [12:0] add_ln32_fu_182_p2;
reg   [12:0] add_ln32_reg_1901;
reg   [12:0] bcol_load_reg_1907;
wire    ap_block_pp0_stage1_11001_grp0;
reg    ap_block_pp0_stage1_subdone_grp0_done_reg;
reg    ap_block_pp0_stage1_subdone_grp0;
wire   [28:0] grp_fu_172_p2;
reg   [28:0] mul_i_i172_reg_1914;
wire   [28:0] offset_a_load_cast_fu_192_p1;
reg   [28:0] offset_a_load_cast_reg_1922;
wire   [13:0] zext_ln27_2_fu_200_p1;
reg   [13:0] zext_ln27_2_reg_1929;
wire   [13:0] add_ln27_2_fu_203_p2;
reg   [13:0] add_ln27_2_reg_1935;
wire   [0:0] icmp_ln33_fu_212_p2;
reg   [0:0] icmp_ln33_reg_1941;
wire   [12:0] add_ln35_fu_217_p2;
reg   [12:0] add_ln35_reg_1945;
wire   [28:0] grp_fu_195_p2;
reg   [28:0] mul_i_i_reg_1951;
wire    ap_block_pp0_stage2_11001_grp0;
reg    ap_block_pp0_stage2_subdone_grp0_done_reg;
reg    ap_block_pp0_stage2_subdone_grp0;
wire   [28:0] add_ln27_fu_223_p2;
reg   [28:0] add_ln27_reg_1959;
wire   [29:0] zext_ln27_3_fu_227_p1;
reg   [29:0] zext_ln27_3_reg_1964;
wire   [13:0] add_ln27_5_fu_230_p2;
reg   [13:0] add_ln27_5_reg_1972;
wire   [13:0] add_ln27_8_fu_235_p2;
reg   [13:0] add_ln27_8_reg_1978;
wire   [0:0] icmp_ln36_fu_248_p2;
reg   [0:0] icmp_ln36_reg_1984;
wire   [12:0] add_ln38_fu_253_p2;
reg   [12:0] add_ln38_reg_1988;
reg   [63:0] matrix_in_1_read_reg_1994;
wire    ap_block_pp0_stage3_11001_grp0;
reg    ap_block_pp0_stage3_subdone_grp0_done_reg;
reg    ap_block_pp0_stage3_subdone_grp0;
wire   [28:0] zext_ln28_1_fu_275_p1;
reg   [28:0] zext_ln28_1_reg_2019;
wire   [28:0] add_ln28_fu_278_p2;
reg   [28:0] add_ln28_reg_2024;
wire   [28:0] add_ln27_3_fu_286_p2;
reg   [28:0] add_ln27_3_reg_2029;
wire   [13:0] zext_ln28_2_fu_291_p1;
reg   [13:0] zext_ln28_2_reg_2034;
wire   [13:0] add_ln28_2_fu_294_p2;
reg   [13:0] add_ln28_2_reg_2040;
wire   [29:0] zext_ln27_6_fu_300_p1;
reg   [29:0] zext_ln27_6_reg_2046;
wire   [28:0] add_ln27_6_fu_306_p2;
reg   [28:0] add_ln27_6_reg_2054;
wire   [28:0] add_ln27_9_fu_314_p2;
reg   [28:0] add_ln27_9_reg_2059;
wire  signed [29:0] grp_fu_1834_p3;
reg   [29:0] mul_i_i172_1_reg_2064;
wire   [28:0] empty_fu_319_p1;
reg   [28:0] empty_reg_2071;
wire   [29:0] grp_fu_240_p2;
reg   [29:0] mul_i_i_1_reg_2076;
wire   [28:0] trunc_ln27_fu_322_p1;
reg   [28:0] trunc_ln27_reg_2083;
reg   [63:0] matrix_in_2_read_reg_2088;
wire    ap_block_pp0_stage4_11001_grp0;
reg    ap_block_pp0_stage4_subdone_grp0_done_reg;
reg    ap_block_pp0_stage4_subdone_grp0;
reg   [63:0] matrix_a_addr_reg_2108;
wire   [28:0] add_ln28_3_fu_420_p2;
reg   [28:0] add_ln28_3_reg_2124;
wire   [13:0] add_ln28_5_fu_441_p2;
reg   [13:0] add_ln28_5_reg_2134;
wire   [29:0] zext_ln27_9_fu_446_p1;
reg   [29:0] zext_ln27_9_reg_2140;
wire   [13:0] add_ln28_8_fu_465_p2;
reg   [13:0] add_ln28_8_reg_2153;
wire   [28:0] add_ln27_11_fu_470_p2;
reg   [28:0] add_ln27_11_reg_2159;
wire   [28:0] add_ln28_11_fu_474_p2;
reg   [28:0] add_ln28_11_reg_2164;
wire  signed [29:0] grp_fu_1843_p3;
reg   [29:0] mul_i_i172_2_reg_2169;
wire   [29:0] grp_fu_326_p2;
reg   [29:0] mul_i_i_2_reg_2177;
reg   [63:0] matrix_b_addr_reg_2185;
wire    ap_block_pp0_stage5_11001_grp0;
reg    ap_block_pp0_stage5_subdone_grp0_done_reg;
reg    ap_block_pp0_stage5_subdone_grp0;
reg   [63:0] matrix_a_addr_1_reg_2191;
reg   [63:0] matrix_a_addr_2_reg_2202;
wire   [28:0] add_ln28_6_fu_568_p2;
reg   [28:0] add_ln28_6_reg_2208;
reg   [63:0] matrix_a_addr_3_reg_2213;
wire   [28:0] add_ln28_9_fu_596_p2;
reg   [28:0] add_ln28_9_reg_2219;
wire  signed [29:0] grp_fu_1849_p3;
reg   [29:0] mul_i_i172_3_reg_2234;
wire   [29:0] grp_fu_478_p2;
reg   [29:0] mul_i_i_3_reg_2242;
reg   [63:0] matrix_b_addr_1_reg_2250;
wire    ap_block_pp0_stage6_11001_grp0;
reg    ap_block_pp0_stage6_subdone_grp0_done_reg;
reg    ap_block_pp0_stage6_subdone_grp0;
reg   [63:0] matrix_a_addr_4_reg_2266;
reg   [63:0] matrix_b_addr_4_reg_2272;
(* use_dsp48 = "no" *) wire   [29:0] add_ln27_13_fu_740_p2;
reg   [29:0] add_ln27_13_reg_2278;
wire   [29:0] add_ln28_13_fu_744_p2;
reg   [29:0] add_ln28_13_reg_2283;
(* use_dsp48 = "no" *) wire   [29:0] add_ln27_15_fu_749_p2;
reg   [29:0] add_ln27_15_reg_2288;
wire   [29:0] add_ln28_15_fu_753_p2;
reg   [29:0] add_ln28_15_reg_2293;
(* use_dsp48 = "no" *) wire   [29:0] add_ln27_17_fu_758_p2;
reg   [29:0] add_ln27_17_reg_2298;
wire   [29:0] add_ln28_17_fu_762_p2;
reg   [29:0] add_ln28_17_reg_2303;
(* use_dsp48 = "no" *) wire   [29:0] add_ln27_19_fu_767_p2;
reg   [29:0] add_ln27_19_reg_2308;
wire   [29:0] add_ln28_19_fu_772_p2;
reg   [29:0] add_ln28_19_reg_2313;
(* use_dsp48 = "no" *) wire   [29:0] add_ln27_21_fu_777_p2;
reg   [29:0] add_ln27_21_reg_2318;
wire   [29:0] add_ln28_21_fu_781_p2;
reg   [29:0] add_ln28_21_reg_2323;
(* use_dsp48 = "no" *) wire   [29:0] add_ln27_23_fu_786_p2;
reg   [29:0] add_ln27_23_reg_2328;
wire   [29:0] add_ln28_23_fu_790_p2;
reg   [29:0] add_ln28_23_reg_2333;
(* use_dsp48 = "no" *) wire   [29:0] add_ln27_25_fu_795_p2;
reg   [29:0] add_ln27_25_reg_2338;
wire   [29:0] add_ln28_25_fu_799_p2;
reg   [29:0] add_ln28_25_reg_2343;
(* use_dsp48 = "no" *) wire   [29:0] add_ln27_27_fu_804_p2;
reg   [29:0] add_ln27_27_reg_2348;
wire   [29:0] add_ln28_27_fu_809_p2;
reg   [29:0] add_ln28_27_reg_2353;
(* use_dsp48 = "no" *) wire   [29:0] add_ln27_29_fu_814_p2;
reg   [29:0] add_ln27_29_reg_2358;
wire   [29:0] add_ln28_29_fu_818_p2;
reg   [29:0] add_ln28_29_reg_2363;
(* use_dsp48 = "no" *) wire   [29:0] add_ln27_31_fu_823_p2;
reg   [29:0] add_ln27_31_reg_2368;
wire   [29:0] add_ln28_31_fu_827_p2;
reg   [29:0] add_ln28_31_reg_2373;
(* use_dsp48 = "no" *) wire   [29:0] add_ln27_33_fu_832_p2;
reg   [29:0] add_ln27_33_reg_2378;
wire   [29:0] add_ln28_33_fu_836_p2;
reg   [29:0] add_ln28_33_reg_2383;
reg   [63:0] matrix_b_addr_2_reg_2388;
wire    ap_block_pp0_stage7_11001_grp0;
reg    ap_block_pp0_stage7_subdone_grp0_done_reg;
reg    ap_block_pp0_stage7_subdone_grp0;
reg   [63:0] matrix_b_addr_3_reg_2394;
reg   [63:0] matrix_a_addr_5_reg_2510;
wire    ap_block_pp0_stage8_11001_grp0;
reg    ap_block_pp0_stage8_subdone_grp0_done_reg;
reg    ap_block_pp0_stage8_subdone_grp0;
reg   [63:0] matrix_b_addr_5_reg_2516;
reg   [63:0] matrix_a_addr_6_reg_2522;
reg   [63:0] matrix_b_addr_6_reg_2528;
reg   [63:0] matrix_a_addr_7_reg_2534;
reg   [63:0] matrix_b_addr_7_reg_2540;
reg   [63:0] matrix_a_addr_8_reg_2546;
reg   [63:0] matrix_b_addr_8_reg_2552;
reg   [63:0] matrix_a_addr_9_reg_2558;
reg   [63:0] matrix_b_addr_9_reg_2564;
reg   [63:0] matrix_a_addr_10_reg_2570;
reg   [63:0] matrix_b_addr_10_reg_2576;
reg   [63:0] matrix_a_addr_11_reg_2582;
reg   [63:0] matrix_b_addr_11_reg_2588;
reg   [63:0] matrix_a_addr_12_reg_2594;
reg   [63:0] matrix_b_addr_12_reg_2600;
reg    ap_block_pp0_stage8_11001_grp57;
reg   [63:0] matrix_a_addr_13_reg_2606;
reg    ap_block_pp0_stage8_11001_grp58;
reg   [63:0] matrix_b_addr_13_reg_2612;
reg   [63:0] matrix_a_addr_14_reg_2618;
reg   [63:0] matrix_b_addr_14_reg_2624;
reg   [63:0] matrix_a_addr_15_reg_2630;
reg   [63:0] matrix_b_addr_15_reg_2636;
reg   [15:0] matrix_a_addr_read_reg_2642;
reg    ap_block_state28_pp0_stage11_iter1;
reg    ap_block_pp0_stage11_11001;
reg   [15:0] matrix_b_addr_read_reg_2647;
reg    ap_block_pp0_stage12_11001_grp14;
reg   [15:0] matrix_a_addr_1_read_reg_2652;
reg    ap_block_pp0_stage12_11001_grp15;
reg   [15:0] matrix_b_addr_1_read_reg_2657;
reg    ap_block_pp0_stage13_11001_grp18;
reg   [15:0] matrix_a_addr_2_read_reg_2662;
reg    ap_block_pp0_stage13_11001_grp19;
reg   [15:0] matrix_b_addr_2_read_reg_2667;
reg    ap_block_pp0_stage14_11001_grp22;
reg   [15:0] matrix_a_addr_3_read_reg_2672;
reg    ap_block_pp0_stage14_11001_grp23;
reg   [15:0] matrix_b_addr_3_read_reg_2677;
reg    ap_block_pp0_stage15_11001_grp26;
reg   [15:0] matrix_a_addr_4_read_reg_2682;
reg    ap_block_pp0_stage15_11001_grp27;
reg   [15:0] matrix_b_addr_4_read_reg_2687;
reg    ap_block_pp0_stage0_11001_grp30;
reg   [15:0] matrix_a_addr_5_read_reg_2692;
reg    ap_block_pp0_stage0_11001_grp31;
reg   [15:0] matrix_b_addr_5_read_reg_2697;
reg    ap_block_pp0_stage1_11001_grp34;
reg   [15:0] matrix_a_addr_6_read_reg_2702;
reg    ap_block_pp0_stage1_11001_grp35;
reg   [15:0] matrix_b_addr_6_read_reg_2707;
reg    ap_block_pp0_stage2_11001_grp38;
reg   [15:0] matrix_a_addr_7_read_reg_2712;
reg    ap_block_pp0_stage2_11001_grp39;
reg   [15:0] matrix_b_addr_7_read_reg_2717;
reg    ap_block_pp0_stage3_11001_grp42;
reg   [15:0] matrix_a_addr_8_read_reg_2722;
reg    ap_block_pp0_stage3_11001_grp43;
reg   [15:0] matrix_b_addr_8_read_reg_2727;
reg    ap_block_pp0_stage4_11001_grp46;
reg   [15:0] matrix_a_addr_9_read_reg_2732;
reg    ap_block_pp0_stage4_11001_grp47;
reg   [15:0] matrix_b_addr_9_read_reg_2737;
reg    ap_block_pp0_stage5_11001_grp50;
reg   [15:0] matrix_a_addr_10_read_reg_2742;
reg    ap_block_pp0_stage5_11001_grp51;
reg   [15:0] matrix_b_addr_10_read_reg_2747;
reg    ap_block_pp0_stage6_11001_grp53;
reg   [15:0] matrix_a_addr_11_read_reg_2752;
reg    ap_block_pp0_stage6_11001_grp54;
reg   [15:0] matrix_b_addr_11_read_reg_2757;
reg    ap_block_pp0_stage7_11001_grp55;
reg   [15:0] matrix_a_addr_12_read_reg_2762;
reg    ap_block_pp0_stage7_11001_grp56;
reg   [15:0] matrix_b_addr_12_read_reg_2767;
reg   [15:0] matrix_a_addr_13_read_reg_2772;
reg   [15:0] matrix_b_addr_13_read_reg_2777;
reg    ap_block_pp0_stage9_11001_grp59;
reg   [15:0] matrix_a_addr_14_read_reg_2782;
reg    ap_block_pp0_stage9_11001_grp60;
reg   [15:0] matrix_b_addr_14_read_reg_2787;
reg    ap_block_pp0_stage10_11001_grp61;
reg   [15:0] matrix_a_addr_15_read_reg_2792;
reg    ap_block_pp0_stage10_11001_grp62;
reg   [63:0] ap_port_reg_matrix_in_1;
reg    ap_block_pp0_stage0_11001;
reg   [63:0] ap_port_reg_matrix_in_2;
reg   [12:0] ap_phi_reg_pp0_iter0_offset_a_new_0_reg_130;
reg   [12:0] ap_phi_reg_pp0_iter0_bcol_new_0_reg_141;
wire  signed [63:0] sext_ln27_fu_374_p1;
wire    ap_block_pp0_stage4_grp0;
wire  signed [63:0] sext_ln28_fu_499_p1;
wire    ap_block_pp0_stage5_grp0;
wire  signed [63:0] sext_ln27_1_fu_519_p1;
wire  signed [63:0] sext_ln27_2_fu_555_p1;
wire  signed [63:0] sext_ln27_3_fu_583_p1;
wire  signed [63:0] sext_ln28_1_fu_652_p1;
wire    ap_block_pp0_stage6_grp0;
wire  signed [63:0] sext_ln27_4_fu_710_p1;
wire  signed [63:0] sext_ln28_4_fu_730_p1;
wire  signed [63:0] sext_ln28_2_fu_851_p1;
wire    ap_block_pp0_stage7_grp0;
wire  signed [63:0] sext_ln28_3_fu_871_p1;
wire  signed [63:0] sext_ln27_5_fu_1243_p1;
wire    ap_block_pp0_stage8_grp0;
wire  signed [63:0] sext_ln28_5_fu_1263_p1;
wire  signed [63:0] sext_ln27_6_fu_1283_p1;
wire  signed [63:0] sext_ln28_6_fu_1303_p1;
wire  signed [63:0] sext_ln27_7_fu_1323_p1;
wire  signed [63:0] sext_ln28_7_fu_1343_p1;
wire  signed [63:0] sext_ln27_8_fu_1363_p1;
wire  signed [63:0] sext_ln28_8_fu_1383_p1;
wire  signed [63:0] sext_ln27_9_fu_1403_p1;
wire  signed [63:0] sext_ln28_9_fu_1423_p1;
wire  signed [63:0] sext_ln27_10_fu_1443_p1;
wire  signed [63:0] sext_ln28_10_fu_1463_p1;
wire  signed [63:0] sext_ln27_11_fu_1483_p1;
wire  signed [63:0] sext_ln28_11_fu_1503_p1;
wire  signed [63:0] sext_ln27_12_fu_1523_p1;
wire  signed [63:0] sext_ln28_12_fu_1543_p1;
wire  signed [63:0] sext_ln27_13_fu_1563_p1;
wire  signed [63:0] sext_ln28_13_fu_1583_p1;
wire  signed [63:0] sext_ln27_14_fu_1603_p1;
wire  signed [63:0] sext_ln28_14_fu_1623_p1;
wire  signed [63:0] sext_ln27_15_fu_1643_p1;
wire  signed [63:0] sext_ln28_15_fu_1663_p1;
reg    ap_block_pp0_stage5_11001_grp1;
reg    ap_block_pp0_stage6_11001_grp3;
reg    ap_block_pp0_stage7_11001_grp5;
reg    ap_block_pp0_stage8_11001_grp7;
reg    ap_block_pp0_stage9_11001_grp9;
reg    ap_block_pp0_stage10_11001_grp11;
reg    ap_block_pp0_stage11_11001_grp13;
reg    ap_block_pp0_stage12_11001_grp17;
reg    ap_block_pp0_stage13_11001_grp21;
reg    ap_block_pp0_stage14_11001_grp25;
reg    ap_block_pp0_stage15_11001_grp29;
reg    ap_block_pp0_stage0_11001_grp33;
reg    ap_block_pp0_stage1_11001_grp37;
reg    ap_block_pp0_stage2_11001_grp41;
reg    ap_block_pp0_stage3_11001_grp45;
reg    ap_block_pp0_stage4_11001_grp49;
reg    ap_block_pp0_stage6_11001_grp2;
reg    ap_block_pp0_stage7_11001_grp4;
reg    ap_block_pp0_stage8_11001_grp6;
reg    ap_block_pp0_stage9_11001_grp8;
reg    ap_block_pp0_stage10_11001_grp10;
reg    ap_block_pp0_stage11_11001_grp12;
reg    ap_block_pp0_stage12_11001_grp16;
reg    ap_block_pp0_stage13_11001_grp20;
reg    ap_block_pp0_stage14_11001_grp24;
reg    ap_block_pp0_stage15_11001_grp28;
reg    ap_block_pp0_stage0_11001_grp32;
reg    ap_block_pp0_stage1_11001_grp36;
reg    ap_block_pp0_stage2_11001_grp40;
reg    ap_block_pp0_stage3_11001_grp44;
reg    ap_block_pp0_stage4_11001_grp48;
reg    ap_block_pp0_stage5_11001_grp52;
wire   [12:0] select_ln39_fu_345_p3;
wire    ap_block_pp0_stage0_grp0;
wire    ap_block_pp0_stage1_grp0;
wire   [15:0] grp_fu_172_p0;
wire   [12:0] grp_fu_172_p1;
wire   [15:0] grp_fu_195_p0;
wire   [12:0] grp_fu_195_p1;
wire   [15:0] zext_ln33_fu_209_p1;
wire    ap_block_pp0_stage2_grp0;
wire   [15:0] grp_fu_240_p0;
wire   [13:0] grp_fu_240_p1;
wire   [15:0] zext_ln36_fu_245_p1;
wire    ap_block_pp0_stage3_grp0;
wire   [29:0] shl_ln_fu_258_p3;
wire   [63:0] grp_fu_269_p0;
wire   [28:0] zext_ln27_4_fu_283_p1;
wire   [28:0] zext_ln27_7_fu_303_p1;
wire   [28:0] zext_ln27_10_fu_311_p1;
wire   [29:0] empty_fu_319_p0;
wire   [15:0] grp_fu_326_p0;
wire   [13:0] grp_fu_326_p1;
wire   [15:0] zext_ln39_fu_331_p1;
wire   [0:0] icmp_ln39_fu_334_p2;
wire   [0:0] xor_ln39_fu_339_p2;
wire   [63:0] grp_fu_269_p2;
wire   [62:0] trunc_ln_fu_364_p4;
wire   [29:0] shl_ln1_fu_384_p3;
wire   [63:0] grp_fu_395_p0;
wire   [29:0] shl_ln27_1_fu_401_p3;
wire   [63:0] grp_fu_412_p0;
wire   [28:0] zext_ln28_5_fu_417_p1;
wire   [29:0] shl_ln27_2_fu_425_p3;
wire   [63:0] grp_fu_436_p0;
wire   [29:0] shl_ln27_3_fu_449_p3;
wire   [63:0] grp_fu_460_p0;
wire   [15:0] grp_fu_478_p0;
wire   [13:0] grp_fu_478_p1;
wire   [63:0] grp_fu_395_p2;
wire   [62:0] trunc_ln2_fu_489_p4;
wire   [63:0] grp_fu_412_p2;
wire   [62:0] trunc_ln27_1_fu_509_p4;
wire   [29:0] shl_ln28_1_fu_529_p3;
wire   [63:0] grp_fu_540_p0;
wire   [63:0] grp_fu_436_p2;
wire   [62:0] trunc_ln27_2_fu_545_p4;
wire   [28:0] zext_ln28_8_fu_565_p1;
wire   [63:0] grp_fu_460_p2;
wire   [62:0] trunc_ln27_3_fu_573_p4;
wire   [28:0] zext_ln28_11_fu_593_p1;
wire   [29:0] shl_ln27_4_fu_601_p3;
wire   [63:0] grp_fu_612_p0;
wire   [29:0] shl_ln28_4_fu_617_p3;
wire   [63:0] grp_fu_628_p0;
wire   [63:0] grp_fu_540_p2;
wire   [62:0] trunc_ln28_1_fu_642_p4;
wire   [29:0] shl_ln28_2_fu_665_p3;
wire   [63:0] grp_fu_676_p0;
wire   [29:0] shl_ln28_3_fu_684_p3;
wire   [63:0] grp_fu_695_p0;
wire   [63:0] grp_fu_612_p2;
wire   [62:0] trunc_ln27_4_fu_700_p4;
wire   [63:0] grp_fu_628_p2;
wire   [62:0] trunc_ln28_4_fu_720_p4;
wire   [29:0] zext_ln28_4_fu_639_p1;
wire   [29:0] zext_ln28_7_fu_662_p1;
wire   [29:0] zext_ln28_10_fu_681_p1;
wire   [29:0] zext_ln27_fu_633_p1;
wire   [29:0] zext_ln28_fu_636_p1;
wire   [63:0] grp_fu_676_p2;
wire   [62:0] trunc_ln28_2_fu_841_p4;
wire   [63:0] grp_fu_695_p2;
wire   [62:0] trunc_ln28_3_fu_861_p4;
wire   [30:0] shl_ln27_5_fu_881_p3;
wire   [63:0] grp_fu_892_p0;
wire   [30:0] shl_ln28_5_fu_897_p3;
wire   [63:0] grp_fu_908_p0;
wire   [30:0] shl_ln27_6_fu_913_p3;
wire   [63:0] grp_fu_924_p0;
wire   [30:0] shl_ln28_6_fu_929_p3;
wire   [63:0] grp_fu_940_p0;
wire   [30:0] shl_ln27_7_fu_945_p3;
wire   [63:0] grp_fu_956_p0;
wire   [30:0] shl_ln28_7_fu_961_p3;
wire   [63:0] grp_fu_972_p0;
wire   [30:0] shl_ln27_8_fu_977_p3;
wire   [63:0] grp_fu_988_p0;
wire   [30:0] shl_ln28_8_fu_993_p3;
wire   [63:0] grp_fu_1004_p0;
wire   [30:0] shl_ln27_9_fu_1009_p3;
wire   [63:0] grp_fu_1020_p0;
wire   [30:0] shl_ln28_9_fu_1025_p3;
wire   [63:0] grp_fu_1036_p0;
wire   [30:0] shl_ln27_s_fu_1041_p3;
wire   [63:0] grp_fu_1052_p0;
wire   [30:0] shl_ln28_s_fu_1057_p3;
wire   [63:0] grp_fu_1068_p0;
wire   [30:0] shl_ln27_10_fu_1073_p3;
wire   [63:0] grp_fu_1084_p0;
wire   [30:0] shl_ln28_10_fu_1089_p3;
wire   [63:0] grp_fu_1100_p0;
wire   [30:0] shl_ln27_11_fu_1105_p3;
wire   [63:0] grp_fu_1116_p0;
wire   [30:0] shl_ln28_11_fu_1121_p3;
wire   [63:0] grp_fu_1132_p0;
wire   [30:0] shl_ln27_12_fu_1137_p3;
wire   [63:0] grp_fu_1148_p0;
wire   [30:0] shl_ln28_12_fu_1153_p3;
wire   [63:0] grp_fu_1164_p0;
wire   [30:0] shl_ln27_13_fu_1169_p3;
wire   [63:0] grp_fu_1180_p0;
wire   [30:0] shl_ln28_13_fu_1185_p3;
wire   [63:0] grp_fu_1196_p0;
wire   [30:0] shl_ln27_14_fu_1201_p3;
wire   [63:0] grp_fu_1212_p0;
wire   [30:0] shl_ln28_14_fu_1217_p3;
wire   [63:0] grp_fu_1228_p0;
wire   [63:0] grp_fu_892_p2;
wire   [62:0] trunc_ln27_5_fu_1233_p4;
wire   [63:0] grp_fu_908_p2;
wire   [62:0] trunc_ln28_5_fu_1253_p4;
wire   [63:0] grp_fu_924_p2;
wire   [62:0] trunc_ln27_6_fu_1273_p4;
wire   [63:0] grp_fu_940_p2;
wire   [62:0] trunc_ln28_6_fu_1293_p4;
wire   [63:0] grp_fu_956_p2;
wire   [62:0] trunc_ln27_7_fu_1313_p4;
wire   [63:0] grp_fu_972_p2;
wire   [62:0] trunc_ln28_7_fu_1333_p4;
wire   [63:0] grp_fu_988_p2;
wire   [62:0] trunc_ln27_8_fu_1353_p4;
wire   [63:0] grp_fu_1004_p2;
wire   [62:0] trunc_ln28_8_fu_1373_p4;
wire   [63:0] grp_fu_1020_p2;
wire   [62:0] trunc_ln27_9_fu_1393_p4;
wire   [63:0] grp_fu_1036_p2;
wire   [62:0] trunc_ln28_9_fu_1413_p4;
wire   [63:0] grp_fu_1052_p2;
wire   [62:0] trunc_ln27_s_fu_1433_p4;
wire   [63:0] grp_fu_1068_p2;
wire   [62:0] trunc_ln28_s_fu_1453_p4;
wire   [63:0] grp_fu_1084_p2;
wire   [62:0] trunc_ln27_10_fu_1473_p4;
wire   [63:0] grp_fu_1100_p2;
wire   [62:0] trunc_ln28_10_fu_1493_p4;
wire   [63:0] grp_fu_1116_p2;
wire   [62:0] trunc_ln27_11_fu_1513_p4;
wire   [63:0] grp_fu_1132_p2;
wire   [62:0] trunc_ln28_11_fu_1533_p4;
wire   [63:0] grp_fu_1148_p2;
wire   [62:0] trunc_ln27_12_fu_1553_p4;
wire   [63:0] grp_fu_1164_p2;
wire   [62:0] trunc_ln28_12_fu_1573_p4;
wire   [63:0] grp_fu_1180_p2;
wire   [62:0] trunc_ln27_13_fu_1593_p4;
wire   [63:0] grp_fu_1196_p2;
wire   [62:0] trunc_ln28_13_fu_1613_p4;
wire   [63:0] grp_fu_1212_p2;
wire   [62:0] trunc_ln27_14_fu_1633_p4;
wire   [63:0] grp_fu_1228_p2;
wire   [62:0] trunc_ln28_14_fu_1653_p4;
wire   [12:0] grp_fu_1834_p0;
wire   [0:0] grp_fu_1834_p1;
wire   [15:0] grp_fu_1834_p2;
wire   [12:0] grp_fu_1843_p0;
wire   [1:0] grp_fu_1843_p1;
wire   [15:0] grp_fu_1843_p2;
wire   [12:0] grp_fu_1849_p0;
wire   [1:0] grp_fu_1849_p1;
wire   [15:0] grp_fu_1849_p2;
reg    grp_fu_172_ce;
reg    ap_block_pp0_stage1_11001;
reg    grp_fu_195_ce;
reg    ap_block_pp0_stage2_11001;
reg    grp_fu_240_ce;
reg    ap_block_pp0_stage3_11001;
reg    grp_fu_269_ce;
reg    ap_block_pp0_stage4_11001;
reg    grp_fu_326_ce;
reg    grp_fu_395_ce;
reg    ap_block_pp0_stage5_11001;
reg    grp_fu_412_ce;
reg    grp_fu_436_ce;
reg    grp_fu_460_ce;
reg    grp_fu_478_ce;
reg    grp_fu_540_ce;
reg    ap_block_pp0_stage6_11001;
reg    grp_fu_612_ce;
reg    grp_fu_628_ce;
reg    grp_fu_676_ce;
reg    ap_block_pp0_stage7_11001;
reg    grp_fu_695_ce;
reg    grp_fu_892_ce;
reg    ap_block_pp0_stage8_11001;
reg    grp_fu_908_ce;
reg    grp_fu_924_ce;
reg    grp_fu_940_ce;
reg    grp_fu_956_ce;
reg    grp_fu_972_ce;
reg    grp_fu_988_ce;
reg    grp_fu_1004_ce;
reg    grp_fu_1020_ce;
reg    grp_fu_1036_ce;
reg    grp_fu_1052_ce;
reg    grp_fu_1068_ce;
reg    grp_fu_1084_ce;
reg    grp_fu_1100_ce;
reg    grp_fu_1116_ce;
reg    grp_fu_1132_ce;
reg    grp_fu_1148_ce;
reg    grp_fu_1164_ce;
reg    grp_fu_1180_ce;
reg    grp_fu_1196_ce;
reg    grp_fu_1212_ce;
reg    grp_fu_1228_ce;
reg    grp_fu_1834_ce;
reg    grp_fu_1843_ce;
reg    grp_fu_1849_ce;
reg   [15:0] ap_NS_fsm;
reg    ap_idle_pp0_1to1;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [28:0] grp_fu_172_p00;
wire   [28:0] grp_fu_172_p10;
wire   [13:0] grp_fu_1834_p00;
wire   [29:0] grp_fu_1834_p20;
wire   [28:0] grp_fu_195_p10;
wire   [29:0] grp_fu_240_p10;
wire   [29:0] grp_fu_326_p10;
wire   [29:0] grp_fu_478_p10;
reg    ap_condition_5553;
reg    ap_condition_5557;
reg    ap_condition_5561;
reg    ap_condition_5565;
reg    ap_condition_5569;
reg    ap_condition_5573;
reg    ap_condition_5577;
reg    ap_condition_5581;
reg    ap_condition_5585;
reg    ap_condition_5589;
reg    ap_condition_5593;
reg    ap_condition_5597;
reg    ap_condition_5600;
reg    ap_condition_5604;
reg    ap_condition_5608;
reg    ap_condition_5612;
reg    ap_condition_5616;
reg    ap_condition_5620;
reg    ap_condition_5624;
reg    ap_condition_5628;
reg    ap_condition_5632;
reg    ap_condition_5636;
reg    ap_condition_5640;
reg    ap_condition_5644;
reg    ap_condition_5648;
reg    ap_condition_5652;
reg    ap_condition_5656;
reg    ap_condition_5659;
reg    ap_condition_5663;
reg    ap_condition_5667;
reg    ap_condition_5671;
reg    ap_condition_5675;
reg    ap_condition_5678;
reg    ap_condition_5681;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_block_pp0_stage15_subdone_grp26_done_reg = 1'b0;
#0 ap_block_pp0_stage15_subdone_grp27_done_reg = 1'b0;
#0 ap_block_pp0_stage15_subdone_grp28_done_reg = 1'b0;
#0 ap_block_pp0_stage15_subdone_grp29_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 arow = 13'd0;
#0 offset_a = 13'd0;
#0 bcol = 13'd0;
#0 ap_block_pp0_stage5_subdone_grp1_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp3_done_reg = 1'b0;
#0 ap_block_pp0_stage12_subdone_grp15_done_reg = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp5_done_reg = 1'b0;
#0 ap_block_pp0_stage13_subdone_grp19_done_reg = 1'b0;
#0 ap_block_pp0_stage8_subdone_grp7_done_reg = 1'b0;
#0 ap_block_pp0_stage14_subdone_grp23_done_reg = 1'b0;
#0 ap_block_pp0_stage9_subdone_grp9_done_reg = 1'b0;
#0 ap_block_pp0_stage10_subdone_grp11_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp31_done_reg = 1'b0;
#0 ap_block_pp0_stage11_subdone_grp13_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp35_done_reg = 1'b0;
#0 ap_block_pp0_stage12_subdone_grp17_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp39_done_reg = 1'b0;
#0 ap_block_pp0_stage13_subdone_grp21_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp43_done_reg = 1'b0;
#0 ap_block_pp0_stage14_subdone_grp25_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp47_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp51_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp33_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp54_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp37_done_reg = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp56_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp41_done_reg = 1'b0;
#0 ap_block_pp0_stage8_subdone_grp58_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp45_done_reg = 1'b0;
#0 ap_block_pp0_stage9_subdone_grp60_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp49_done_reg = 1'b0;
#0 ap_block_pp0_stage10_subdone_grp62_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp2_done_reg = 1'b0;
#0 ap_block_pp0_stage12_subdone_grp14_done_reg = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp4_done_reg = 1'b0;
#0 ap_block_pp0_stage13_subdone_grp18_done_reg = 1'b0;
#0 ap_block_pp0_stage8_subdone_grp6_done_reg = 1'b0;
#0 ap_block_pp0_stage14_subdone_grp22_done_reg = 1'b0;
#0 ap_block_pp0_stage9_subdone_grp8_done_reg = 1'b0;
#0 ap_block_pp0_stage10_subdone_grp10_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp30_done_reg = 1'b0;
#0 ap_block_pp0_stage11_subdone_grp12_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp34_done_reg = 1'b0;
#0 ap_block_pp0_stage12_subdone_grp16_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp38_done_reg = 1'b0;
#0 ap_block_pp0_stage13_subdone_grp20_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp42_done_reg = 1'b0;
#0 ap_block_pp0_stage14_subdone_grp24_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp46_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp50_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp32_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp53_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp36_done_reg = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp55_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp40_done_reg = 1'b0;
#0 ap_block_pp0_stage8_subdone_grp57_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp44_done_reg = 1'b0;
#0 ap_block_pp0_stage9_subdone_grp59_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp48_done_reg = 1'b0;
#0 ap_block_pp0_stage10_subdone_grp61_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp52_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage8_subdone_grp0_done_reg = 1'b0;
end

MatrixMult_mul_16ns_13ns_29_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
mul_16ns_13ns_29_2_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_172_p0),
    .din1(grp_fu_172_p1),
    .ce(grp_fu_172_ce),
    .dout(grp_fu_172_p2)
);

MatrixMult_mul_16ns_13ns_29_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
mul_16ns_13ns_29_2_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_195_p0),
    .din1(grp_fu_195_p1),
    .ce(grp_fu_195_ce),
    .dout(grp_fu_195_p2)
);

MatrixMult_mul_16ns_14ns_30_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_16ns_14ns_30_2_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_240_p0),
    .din1(grp_fu_240_p1),
    .ce(grp_fu_240_ce),
    .dout(grp_fu_240_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_269_p0),
    .din1(ap_port_reg_matrix_in_1),
    .ce(grp_fu_269_ce),
    .dout(grp_fu_269_p2)
);

MatrixMult_mul_16ns_14ns_30_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_16ns_14ns_30_2_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_326_p0),
    .din1(grp_fu_326_p1),
    .ce(grp_fu_326_ce),
    .dout(grp_fu_326_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_395_p0),
    .din1(ap_port_reg_matrix_in_2),
    .ce(grp_fu_395_ce),
    .dout(grp_fu_395_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_412_p0),
    .din1(matrix_in_1_read_reg_1994),
    .ce(grp_fu_412_ce),
    .dout(grp_fu_412_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_436_p0),
    .din1(matrix_in_1_read_reg_1994),
    .ce(grp_fu_436_ce),
    .dout(grp_fu_436_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_460_p0),
    .din1(matrix_in_1_read_reg_1994),
    .ce(grp_fu_460_ce),
    .dout(grp_fu_460_p2)
);

MatrixMult_mul_16ns_14ns_30_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_16ns_14ns_30_2_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_478_p0),
    .din1(grp_fu_478_p1),
    .ce(grp_fu_478_ce),
    .dout(grp_fu_478_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_540_p0),
    .din1(matrix_in_2_read_reg_2088),
    .ce(grp_fu_540_ce),
    .dout(grp_fu_540_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_612_p0),
    .din1(matrix_in_1_read_reg_1994),
    .ce(grp_fu_612_ce),
    .dout(grp_fu_612_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_628_p0),
    .din1(matrix_in_2_read_reg_2088),
    .ce(grp_fu_628_ce),
    .dout(grp_fu_628_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_676_p0),
    .din1(matrix_in_2_read_reg_2088),
    .ce(grp_fu_676_ce),
    .dout(grp_fu_676_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_695_p0),
    .din1(matrix_in_2_read_reg_2088),
    .ce(grp_fu_695_ce),
    .dout(grp_fu_695_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_892_p0),
    .din1(matrix_in_1_read_reg_1994),
    .ce(grp_fu_892_ce),
    .dout(grp_fu_892_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_908_p0),
    .din1(matrix_in_2_read_reg_2088),
    .ce(grp_fu_908_ce),
    .dout(grp_fu_908_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_924_p0),
    .din1(matrix_in_1_read_reg_1994),
    .ce(grp_fu_924_ce),
    .dout(grp_fu_924_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_940_p0),
    .din1(matrix_in_2_read_reg_2088),
    .ce(grp_fu_940_ce),
    .dout(grp_fu_940_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_956_p0),
    .din1(matrix_in_1_read_reg_1994),
    .ce(grp_fu_956_ce),
    .dout(grp_fu_956_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_972_p0),
    .din1(matrix_in_2_read_reg_2088),
    .ce(grp_fu_972_ce),
    .dout(grp_fu_972_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_988_p0),
    .din1(matrix_in_1_read_reg_1994),
    .ce(grp_fu_988_ce),
    .dout(grp_fu_988_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1004_p0),
    .din1(matrix_in_2_read_reg_2088),
    .ce(grp_fu_1004_ce),
    .dout(grp_fu_1004_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1020_p0),
    .din1(matrix_in_1_read_reg_1994),
    .ce(grp_fu_1020_ce),
    .dout(grp_fu_1020_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1036_p0),
    .din1(matrix_in_2_read_reg_2088),
    .ce(grp_fu_1036_ce),
    .dout(grp_fu_1036_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1052_p0),
    .din1(matrix_in_1_read_reg_1994),
    .ce(grp_fu_1052_ce),
    .dout(grp_fu_1052_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1068_p0),
    .din1(matrix_in_2_read_reg_2088),
    .ce(grp_fu_1068_ce),
    .dout(grp_fu_1068_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1084_p0),
    .din1(matrix_in_1_read_reg_1994),
    .ce(grp_fu_1084_ce),
    .dout(grp_fu_1084_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1100_p0),
    .din1(matrix_in_2_read_reg_2088),
    .ce(grp_fu_1100_ce),
    .dout(grp_fu_1100_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1116_p0),
    .din1(matrix_in_1_read_reg_1994),
    .ce(grp_fu_1116_ce),
    .dout(grp_fu_1116_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1132_p0),
    .din1(matrix_in_2_read_reg_2088),
    .ce(grp_fu_1132_ce),
    .dout(grp_fu_1132_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1148_p0),
    .din1(matrix_in_1_read_reg_1994),
    .ce(grp_fu_1148_ce),
    .dout(grp_fu_1148_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1164_p0),
    .din1(matrix_in_2_read_reg_2088),
    .ce(grp_fu_1164_ce),
    .dout(grp_fu_1164_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1180_p0),
    .din1(matrix_in_1_read_reg_1994),
    .ce(grp_fu_1180_ce),
    .dout(grp_fu_1180_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1196_p0),
    .din1(matrix_in_2_read_reg_2088),
    .ce(grp_fu_1196_ce),
    .dout(grp_fu_1196_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1212_p0),
    .din1(matrix_in_1_read_reg_1994),
    .ce(grp_fu_1212_ce),
    .dout(grp_fu_1212_p2)
);

MatrixMult_add_64ns_64ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
add_64ns_64ns_64_2_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1228_p0),
    .din1(matrix_in_2_read_reg_2088),
    .ce(grp_fu_1228_ce),
    .dout(grp_fu_1228_p2)
);

MatrixMult_am_addmul_13ns_1ns_16ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
am_addmul_13ns_1ns_16ns_30_4_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1834_p0),
    .din1(grp_fu_1834_p1),
    .din2(grp_fu_1834_p2),
    .ce(grp_fu_1834_ce),
    .dout(grp_fu_1834_p3)
);

MatrixMult_am_addmul_13ns_2ns_16ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
am_addmul_13ns_2ns_16ns_30_4_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1843_p0),
    .din1(grp_fu_1843_p1),
    .din2(grp_fu_1843_p2),
    .ce(grp_fu_1843_ce),
    .dout(grp_fu_1843_p3)
);

MatrixMult_am_addmul_13ns_2ns_16ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
am_addmul_13ns_2ns_16ns_30_4_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1849_p0),
    .din1(grp_fu_1849_p1),
    .din2(grp_fu_1849_p2),
    .ce(grp_fu_1849_ce),
    .dout(grp_fu_1849_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp30_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp30_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp30)) begin
                ap_block_pp0_stage0_subdone_grp30_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp31_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp31_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp31)) begin
                ap_block_pp0_stage0_subdone_grp31_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp32_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp32_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp32)) begin
                ap_block_pp0_stage0_subdone_grp32_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp33_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp33_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp33)) begin
                ap_block_pp0_stage0_subdone_grp33_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage10_subdone_grp10_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_block_pp0_stage10_subdone_grp10_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage10_subdone_grp10)) begin
                ap_block_pp0_stage10_subdone_grp10_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage10_subdone_grp11_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_block_pp0_stage10_subdone_grp11_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage10_subdone_grp11)) begin
                ap_block_pp0_stage10_subdone_grp11_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage10_subdone_grp61_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_block_pp0_stage10_subdone_grp61_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage10_subdone_grp61)) begin
                ap_block_pp0_stage10_subdone_grp61_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage10_subdone_grp62_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_block_pp0_stage10_subdone_grp62_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage10_subdone_grp62)) begin
                ap_block_pp0_stage10_subdone_grp62_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage11_subdone_grp12_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_block_pp0_stage11_subdone_grp12_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage11_subdone_grp12)) begin
                ap_block_pp0_stage11_subdone_grp12_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage11_subdone_grp13_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_block_pp0_stage11_subdone_grp13_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage11_subdone_grp13)) begin
                ap_block_pp0_stage11_subdone_grp13_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage12_subdone_grp14_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_block_pp0_stage12_subdone_grp14_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage12_subdone_grp14)) begin
                ap_block_pp0_stage12_subdone_grp14_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage12_subdone_grp15_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_block_pp0_stage12_subdone_grp15_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage12_subdone_grp15)) begin
                ap_block_pp0_stage12_subdone_grp15_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage12_subdone_grp16_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_block_pp0_stage12_subdone_grp16_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage12_subdone_grp16)) begin
                ap_block_pp0_stage12_subdone_grp16_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage12_subdone_grp17_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_block_pp0_stage12_subdone_grp17_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage12_subdone_grp17)) begin
                ap_block_pp0_stage12_subdone_grp17_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage13_subdone_grp18_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_block_pp0_stage13_subdone_grp18_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage13_subdone_grp18)) begin
                ap_block_pp0_stage13_subdone_grp18_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage13_subdone_grp19_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_block_pp0_stage13_subdone_grp19_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage13_subdone_grp19)) begin
                ap_block_pp0_stage13_subdone_grp19_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage13_subdone_grp20_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_block_pp0_stage13_subdone_grp20_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage13_subdone_grp20)) begin
                ap_block_pp0_stage13_subdone_grp20_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage13_subdone_grp21_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_block_pp0_stage13_subdone_grp21_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage13_subdone_grp21)) begin
                ap_block_pp0_stage13_subdone_grp21_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage14_subdone_grp22_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_block_pp0_stage14_subdone_grp22_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage14_subdone_grp22)) begin
                ap_block_pp0_stage14_subdone_grp22_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage14_subdone_grp23_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_block_pp0_stage14_subdone_grp23_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage14_subdone_grp23)) begin
                ap_block_pp0_stage14_subdone_grp23_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage14_subdone_grp24_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_block_pp0_stage14_subdone_grp24_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage14_subdone_grp24)) begin
                ap_block_pp0_stage14_subdone_grp24_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage14_subdone_grp25_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_block_pp0_stage14_subdone_grp25_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage14_subdone_grp25)) begin
                ap_block_pp0_stage14_subdone_grp25_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage15_subdone_grp26_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_block_pp0_stage15_subdone_grp26_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage15_subdone_grp26)) begin
                ap_block_pp0_stage15_subdone_grp26_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage15_subdone_grp27_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_block_pp0_stage15_subdone_grp27_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage15_subdone_grp27)) begin
                ap_block_pp0_stage15_subdone_grp27_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage15_subdone_grp28_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_block_pp0_stage15_subdone_grp28_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage15_subdone_grp28)) begin
                ap_block_pp0_stage15_subdone_grp28_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage15_subdone_grp29_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_block_pp0_stage15_subdone_grp29_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage15_subdone_grp29)) begin
                ap_block_pp0_stage15_subdone_grp29_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp0)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp34_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp34_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp34)) begin
                ap_block_pp0_stage1_subdone_grp34_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp35_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp35_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp35)) begin
                ap_block_pp0_stage1_subdone_grp35_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp36_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp36_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp36)) begin
                ap_block_pp0_stage1_subdone_grp36_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp37_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp37_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp37)) begin
                ap_block_pp0_stage1_subdone_grp37_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp0)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp38_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp38_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp38)) begin
                ap_block_pp0_stage2_subdone_grp38_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp39_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp39_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp39)) begin
                ap_block_pp0_stage2_subdone_grp39_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp40_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp40_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp40)) begin
                ap_block_pp0_stage2_subdone_grp40_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp41_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp41_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp41)) begin
                ap_block_pp0_stage2_subdone_grp41_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp0)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp42_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp42_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp42)) begin
                ap_block_pp0_stage3_subdone_grp42_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp43_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp43_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp43)) begin
                ap_block_pp0_stage3_subdone_grp43_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp44_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp44_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp44)) begin
                ap_block_pp0_stage3_subdone_grp44_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp45_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp45_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp45)) begin
                ap_block_pp0_stage3_subdone_grp45_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp0)) begin
                ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp46_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp46_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp46)) begin
                ap_block_pp0_stage4_subdone_grp46_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp47_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp47_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp47)) begin
                ap_block_pp0_stage4_subdone_grp47_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp48_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp48_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp48)) begin
                ap_block_pp0_stage4_subdone_grp48_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp49_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp49_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp49)) begin
                ap_block_pp0_stage4_subdone_grp49_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp0)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp1_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp1_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp1)) begin
                ap_block_pp0_stage5_subdone_grp1_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp50_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp50_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp50)) begin
                ap_block_pp0_stage5_subdone_grp50_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp51_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp51_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp51)) begin
                ap_block_pp0_stage5_subdone_grp51_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp52_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp52_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp52)) begin
                ap_block_pp0_stage5_subdone_grp52_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp0)) begin
                ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp2_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp2_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp2)) begin
                ap_block_pp0_stage6_subdone_grp2_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp3_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp3_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp3)) begin
                ap_block_pp0_stage6_subdone_grp3_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp53_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp53_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp53)) begin
                ap_block_pp0_stage6_subdone_grp53_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp54_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp54_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp54)) begin
                ap_block_pp0_stage6_subdone_grp54_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp0)) begin
                ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp4_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp4_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp4)) begin
                ap_block_pp0_stage7_subdone_grp4_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp55_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp55_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp55)) begin
                ap_block_pp0_stage7_subdone_grp55_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp56_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp56_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp56)) begin
                ap_block_pp0_stage7_subdone_grp56_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp5_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp5_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp5)) begin
                ap_block_pp0_stage7_subdone_grp5_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage8_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_block_pp0_stage8_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage8_subdone_grp0)) begin
                ap_block_pp0_stage8_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage8_subdone_grp57_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_block_pp0_stage8_subdone_grp57_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage8_subdone_grp57)) begin
                ap_block_pp0_stage8_subdone_grp57_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage8_subdone_grp58_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_block_pp0_stage8_subdone_grp58_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage8_subdone_grp58)) begin
                ap_block_pp0_stage8_subdone_grp58_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage8_subdone_grp6_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_block_pp0_stage8_subdone_grp6_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage8_subdone_grp6)) begin
                ap_block_pp0_stage8_subdone_grp6_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage8_subdone_grp7_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_block_pp0_stage8_subdone_grp7_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage8_subdone_grp7)) begin
                ap_block_pp0_stage8_subdone_grp7_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage9_subdone_grp59_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_block_pp0_stage9_subdone_grp59_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage9_subdone_grp59)) begin
                ap_block_pp0_stage9_subdone_grp59_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage9_subdone_grp60_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_block_pp0_stage9_subdone_grp60_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage9_subdone_grp60)) begin
                ap_block_pp0_stage9_subdone_grp60_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage9_subdone_grp8_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_block_pp0_stage9_subdone_grp8_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage9_subdone_grp8)) begin
                ap_block_pp0_stage9_subdone_grp8_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage9_subdone_grp9_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_block_pp0_stage9_subdone_grp9_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage9_subdone_grp9)) begin
                ap_block_pp0_stage9_subdone_grp9_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_5553)) begin
        if ((icmp_ln36_reg_1984 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_bcol_new_0_reg_141 <= 13'd0;
        end else if ((icmp_ln36_reg_1984 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_bcol_new_0_reg_141 <= add_ln35_reg_1945;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_5557)) begin
        if ((icmp_ln33_reg_1941 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_offset_a_new_0_reg_130 <= 13'd0;
        end else if ((icmp_ln33_reg_1941 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_offset_a_new_0_reg_130 <= add_ln32_reg_1901;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))) begin
        add_ln27_11_reg_2159 <= add_ln27_11_fu_470_p2;
        add_ln28_11_reg_2164 <= add_ln28_11_fu_474_p2;
        add_ln28_3_reg_2124 <= add_ln28_3_fu_420_p2;
        add_ln28_5_reg_2134 <= add_ln28_5_fu_441_p2;
        add_ln28_8_reg_2153 <= add_ln28_8_fu_465_p2;
        matrix_a_addr_reg_2108 <= sext_ln27_fu_374_p1;
        matrix_in_2_read_reg_2088 <= ap_port_reg_matrix_in_2;
        mul_i_i_2_reg_2177 <= grp_fu_326_p2;
        zext_ln27_9_reg_2140[13 : 0] <= zext_ln27_9_fu_446_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0))) begin
        add_ln27_13_reg_2278 <= add_ln27_13_fu_740_p2;
        add_ln27_15_reg_2288 <= add_ln27_15_fu_749_p2;
        add_ln27_17_reg_2298 <= add_ln27_17_fu_758_p2;
        add_ln27_19_reg_2308 <= add_ln27_19_fu_767_p2;
        add_ln27_21_reg_2318 <= add_ln27_21_fu_777_p2;
        add_ln27_23_reg_2328 <= add_ln27_23_fu_786_p2;
        add_ln27_25_reg_2338 <= add_ln27_25_fu_795_p2;
        add_ln27_27_reg_2348 <= add_ln27_27_fu_804_p2;
        add_ln27_29_reg_2358 <= add_ln27_29_fu_814_p2;
        add_ln27_31_reg_2368 <= add_ln27_31_fu_823_p2;
        add_ln27_33_reg_2378 <= add_ln27_33_fu_832_p2;
        add_ln28_13_reg_2283 <= add_ln28_13_fu_744_p2;
        add_ln28_15_reg_2293 <= add_ln28_15_fu_753_p2;
        add_ln28_17_reg_2303 <= add_ln28_17_fu_762_p2;
        add_ln28_19_reg_2313 <= add_ln28_19_fu_772_p2;
        add_ln28_21_reg_2323 <= add_ln28_21_fu_781_p2;
        add_ln28_23_reg_2333 <= add_ln28_23_fu_790_p2;
        add_ln28_25_reg_2343 <= add_ln28_25_fu_799_p2;
        add_ln28_27_reg_2353 <= add_ln28_27_fu_809_p2;
        add_ln28_29_reg_2363 <= add_ln28_29_fu_818_p2;
        add_ln28_31_reg_2373 <= add_ln28_31_fu_827_p2;
        add_ln28_33_reg_2383 <= add_ln28_33_fu_836_p2;
        matrix_a_addr_4_reg_2266 <= sext_ln27_4_fu_710_p1;
        matrix_b_addr_1_reg_2250 <= sext_ln28_1_fu_652_p1;
        matrix_b_addr_4_reg_2272 <= sext_ln28_4_fu_730_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        add_ln27_2_reg_1935 <= add_ln27_2_fu_203_p2;
        add_ln35_reg_1945 <= add_ln35_fu_217_p2;
        bcol_load_reg_1907 <= bcol;
        icmp_ln33_reg_1941 <= icmp_ln33_fu_212_p2;
        mul_i_i172_reg_1914 <= grp_fu_172_p2;
        offset_a_load_cast_reg_1922[12 : 0] <= offset_a_load_cast_fu_192_p1[12 : 0];
        zext_ln27_2_reg_1929[12 : 0] <= zext_ln27_2_fu_200_p1[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        add_ln27_3_reg_2029 <= add_ln27_3_fu_286_p2;
        add_ln27_6_reg_2054 <= add_ln27_6_fu_306_p2;
        add_ln27_9_reg_2059 <= add_ln27_9_fu_314_p2;
        add_ln28_2_reg_2040 <= add_ln28_2_fu_294_p2;
        add_ln28_reg_2024 <= add_ln28_fu_278_p2;
        empty_reg_2071 <= empty_fu_319_p1;
        matrix_in_1_read_reg_1994 <= ap_port_reg_matrix_in_1;
        mul_i_i_1_reg_2076 <= grp_fu_240_p2;
        trunc_ln27_reg_2083 <= trunc_ln27_fu_322_p1;
        zext_ln27_6_reg_2046[13 : 0] <= zext_ln27_6_fu_300_p1[13 : 0];
        zext_ln28_1_reg_2019[12 : 0] <= zext_ln28_1_fu_275_p1[12 : 0];
        zext_ln28_2_reg_2034[12 : 0] <= zext_ln28_2_fu_291_p1[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        add_ln27_5_reg_1972 <= add_ln27_5_fu_230_p2;
        add_ln27_8_reg_1978 <= add_ln27_8_fu_235_p2;
        add_ln27_reg_1959 <= add_ln27_fu_223_p2;
        add_ln38_reg_1988 <= add_ln38_fu_253_p2;
        icmp_ln36_reg_1984 <= icmp_ln36_fu_248_p2;
        mul_i_i_reg_1951 <= grp_fu_195_p2;
        zext_ln27_3_reg_1964[13 : 0] <= zext_ln27_3_fu_227_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        add_ln28_6_reg_2208 <= add_ln28_6_fu_568_p2;
        add_ln28_9_reg_2219 <= add_ln28_9_fu_596_p2;
        matrix_a_addr_1_reg_2191 <= sext_ln27_1_fu_519_p1;
        matrix_a_addr_2_reg_2202 <= sext_ln27_2_fu_555_p1;
        matrix_a_addr_3_reg_2213 <= sext_ln27_3_fu_583_p1;
        matrix_b_addr_reg_2185 <= sext_ln28_fu_499_p1;
        mul_i_i_3_reg_2242 <= grp_fu_478_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        add_ln32_reg_1901 <= add_ln32_fu_182_p2;
        arow_load_cast17_reg_1895[12 : 0] <= arow_load_cast17_fu_178_p1[12 : 0];
        arow_load_reg_1862 <= arow;
        offset_a_load_reg_1883 <= offset_a;
        size_cast1_reg_1877[15 : 0] <= size_cast1_fu_160_p1[15 : 0];
        size_cast3_reg_1867[15 : 0] <= size_cast3_fu_156_p1[15 : 0];
        size_read_reg_1855 <= size;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_port_reg_matrix_in_1 <= matrix_in_1;
        ap_port_reg_matrix_in_2 <= matrix_in_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln36_reg_1984 == 1'd0) & (icmp_ln33_reg_1941 == 1'd0))) begin
        arow <= select_ln39_fu_345_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (icmp_ln33_reg_1941 == 1'd0))) begin
        bcol <= ap_phi_reg_pp0_iter0_bcol_new_0_reg_141;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_subdone_grp51_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp51))) begin
        matrix_a_addr_10_read_reg_2742 <= m_axi_matrix_a_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0))) begin
        matrix_a_addr_10_reg_2570 <= sext_ln27_10_fu_1443_p1;
        matrix_a_addr_11_reg_2582 <= sext_ln27_11_fu_1483_p1;
        matrix_a_addr_12_reg_2594 <= sext_ln27_12_fu_1523_p1;
        matrix_a_addr_14_reg_2618 <= sext_ln27_14_fu_1603_p1;
        matrix_a_addr_15_reg_2630 <= sext_ln27_15_fu_1643_p1;
        matrix_a_addr_5_reg_2510 <= sext_ln27_5_fu_1243_p1;
        matrix_a_addr_6_reg_2522 <= sext_ln27_6_fu_1283_p1;
        matrix_a_addr_7_reg_2534 <= sext_ln27_7_fu_1323_p1;
        matrix_a_addr_8_reg_2546 <= sext_ln27_8_fu_1363_p1;
        matrix_a_addr_9_reg_2558 <= sext_ln27_9_fu_1403_p1;
        matrix_b_addr_10_reg_2576 <= sext_ln28_10_fu_1463_p1;
        matrix_b_addr_11_reg_2588 <= sext_ln28_11_fu_1503_p1;
        matrix_b_addr_13_reg_2612 <= sext_ln28_13_fu_1583_p1;
        matrix_b_addr_14_reg_2624 <= sext_ln28_14_fu_1623_p1;
        matrix_b_addr_15_reg_2636 <= sext_ln28_15_fu_1663_p1;
        matrix_b_addr_5_reg_2516 <= sext_ln28_5_fu_1263_p1;
        matrix_b_addr_6_reg_2528 <= sext_ln28_6_fu_1303_p1;
        matrix_b_addr_7_reg_2540 <= sext_ln28_7_fu_1343_p1;
        matrix_b_addr_8_reg_2552 <= sext_ln28_8_fu_1383_p1;
        matrix_b_addr_9_reg_2564 <= sext_ln28_9_fu_1423_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage6_subdone_grp54_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp54))) begin
        matrix_a_addr_11_read_reg_2752 <= m_axi_matrix_a_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_subdone_grp56_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp56))) begin
        matrix_a_addr_12_read_reg_2762 <= m_axi_matrix_a_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_subdone_grp58_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp58))) begin
        matrix_a_addr_13_read_reg_2772 <= m_axi_matrix_a_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_subdone_grp58_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp58))) begin
        matrix_a_addr_13_reg_2606 <= sext_ln27_13_fu_1563_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage9_subdone_grp60_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp60))) begin
        matrix_a_addr_14_read_reg_2782 <= m_axi_matrix_a_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_subdone_grp62_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_grp62))) begin
        matrix_a_addr_15_read_reg_2792 <= m_axi_matrix_a_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp15_done_reg) & (1'b0 == ap_block_pp0_stage12_11001_grp15))) begin
        matrix_a_addr_1_read_reg_2652 <= m_axi_matrix_a_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp19_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_grp19))) begin
        matrix_a_addr_2_read_reg_2662 <= m_axi_matrix_a_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp23_done_reg) & (1'b0 == ap_block_pp0_stage14_11001_grp23))) begin
        matrix_a_addr_3_read_reg_2672 <= m_axi_matrix_a_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp27_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp27))) begin
        matrix_a_addr_4_read_reg_2682 <= m_axi_matrix_a_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_subdone_grp31_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp31))) begin
        matrix_a_addr_5_read_reg_2692 <= m_axi_matrix_a_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_subdone_grp35_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp35))) begin
        matrix_a_addr_6_read_reg_2702 <= m_axi_matrix_a_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_subdone_grp39_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp39))) begin
        matrix_a_addr_7_read_reg_2712 <= m_axi_matrix_a_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_subdone_grp43_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp43))) begin
        matrix_a_addr_8_read_reg_2722 <= m_axi_matrix_a_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_subdone_grp47_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp47))) begin
        matrix_a_addr_9_read_reg_2732 <= m_axi_matrix_a_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001))) begin
        matrix_a_addr_read_reg_2642 <= m_axi_matrix_a_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage6_subdone_grp53_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp53))) begin
        matrix_b_addr_10_read_reg_2747 <= m_axi_matrix_b_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_subdone_grp55_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp55))) begin
        matrix_b_addr_11_read_reg_2757 <= m_axi_matrix_b_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_subdone_grp57_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp57))) begin
        matrix_b_addr_12_read_reg_2767 <= m_axi_matrix_b_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_subdone_grp57_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp57))) begin
        matrix_b_addr_12_reg_2600 <= sext_ln28_12_fu_1543_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage9_11001_grp59) & (1'b0 == ap_block_pp0_stage9_subdone_grp59_done_reg))) begin
        matrix_b_addr_13_read_reg_2777 <= m_axi_matrix_b_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001_grp61) & (1'b0 == ap_block_pp0_stage10_subdone_grp61_done_reg))) begin
        matrix_b_addr_14_read_reg_2787 <= m_axi_matrix_b_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp18_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_grp18))) begin
        matrix_b_addr_1_read_reg_2657 <= m_axi_matrix_b_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp22_done_reg) & (1'b0 == ap_block_pp0_stage14_11001_grp22))) begin
        matrix_b_addr_2_read_reg_2667 <= m_axi_matrix_b_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
        matrix_b_addr_2_reg_2388 <= sext_ln28_2_fu_851_p1;
        matrix_b_addr_3_reg_2394 <= sext_ln28_3_fu_871_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp26_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp26))) begin
        matrix_b_addr_3_read_reg_2677 <= m_axi_matrix_b_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_subdone_grp30_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp30))) begin
        matrix_b_addr_4_read_reg_2687 <= m_axi_matrix_b_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_subdone_grp34_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp34))) begin
        matrix_b_addr_5_read_reg_2697 <= m_axi_matrix_b_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_subdone_grp38_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp38))) begin
        matrix_b_addr_6_read_reg_2707 <= m_axi_matrix_b_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_subdone_grp42_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp42))) begin
        matrix_b_addr_7_read_reg_2717 <= m_axi_matrix_b_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_subdone_grp46_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp46))) begin
        matrix_b_addr_8_read_reg_2727 <= m_axi_matrix_b_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_subdone_grp50_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp50))) begin
        matrix_b_addr_9_read_reg_2737 <= m_axi_matrix_b_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp14_done_reg) & (1'b0 == ap_block_pp0_stage12_11001_grp14))) begin
        matrix_b_addr_read_reg_2647 <= m_axi_matrix_b_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        mul_i_i172_1_reg_2064 <= grp_fu_1834_p3;
        offset_a <= ap_phi_reg_pp0_iter0_offset_a_new_0_reg_130;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))) begin
        mul_i_i172_2_reg_2169 <= grp_fu_1843_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        mul_i_i172_3_reg_2234 <= grp_fu_1849_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))))) begin
        grp_fu_1004_ce = 1'b1;
    end else begin
        grp_fu_1004_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))))) begin
        grp_fu_1020_ce = 1'b1;
    end else begin
        grp_fu_1020_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))))) begin
        grp_fu_1036_ce = 1'b1;
    end else begin
        grp_fu_1036_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))))) begin
        grp_fu_1052_ce = 1'b1;
    end else begin
        grp_fu_1052_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))))) begin
        grp_fu_1068_ce = 1'b1;
    end else begin
        grp_fu_1068_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))))) begin
        grp_fu_1084_ce = 1'b1;
    end else begin
        grp_fu_1084_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))))) begin
        grp_fu_1100_ce = 1'b1;
    end else begin
        grp_fu_1100_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))))) begin
        grp_fu_1116_ce = 1'b1;
    end else begin
        grp_fu_1116_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp57_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp57)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))))) begin
        grp_fu_1132_ce = 1'b1;
    end else begin
        grp_fu_1132_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp58_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp58)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))))) begin
        grp_fu_1148_ce = 1'b1;
    end else begin
        grp_fu_1148_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))))) begin
        grp_fu_1164_ce = 1'b1;
    end else begin
        grp_fu_1164_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))))) begin
        grp_fu_1180_ce = 1'b1;
    end else begin
        grp_fu_1180_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))))) begin
        grp_fu_1196_ce = 1'b1;
    end else begin
        grp_fu_1196_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))))) begin
        grp_fu_1212_ce = 1'b1;
    end else begin
        grp_fu_1212_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))))) begin
        grp_fu_1228_ce = 1'b1;
    end else begin
        grp_fu_1228_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp0))))) begin
        grp_fu_172_ce = 1'b1;
    end else begin
        grp_fu_172_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp0))))) begin
        grp_fu_1834_ce = 1'b1;
    end else begin
        grp_fu_1834_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))))) begin
        grp_fu_1843_ce = 1'b1;
    end else begin
        grp_fu_1843_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))))) begin
        grp_fu_1849_ce = 1'b1;
    end else begin
        grp_fu_1849_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))))) begin
        grp_fu_195_ce = 1'b1;
    end else begin
        grp_fu_195_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))))) begin
        grp_fu_240_ce = 1'b1;
    end else begin
        grp_fu_240_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))))) begin
        grp_fu_269_ce = 1'b1;
    end else begin
        grp_fu_269_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))))) begin
        grp_fu_326_ce = 1'b1;
    end else begin
        grp_fu_326_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))))) begin
        grp_fu_395_ce = 1'b1;
    end else begin
        grp_fu_395_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))))) begin
        grp_fu_412_ce = 1'b1;
    end else begin
        grp_fu_412_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))))) begin
        grp_fu_436_ce = 1'b1;
    end else begin
        grp_fu_436_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))))) begin
        grp_fu_460_ce = 1'b1;
    end else begin
        grp_fu_460_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))))) begin
        grp_fu_478_ce = 1'b1;
    end else begin
        grp_fu_478_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))))) begin
        grp_fu_540_ce = 1'b1;
    end else begin
        grp_fu_540_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))))) begin
        grp_fu_612_ce = 1'b1;
    end else begin
        grp_fu_612_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))))) begin
        grp_fu_628_ce = 1'b1;
    end else begin
        grp_fu_628_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0))))) begin
        grp_fu_676_ce = 1'b1;
    end else begin
        grp_fu_676_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0))))) begin
        grp_fu_695_ce = 1'b1;
    end else begin
        grp_fu_695_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))))) begin
        grp_fu_892_ce = 1'b1;
    end else begin
        grp_fu_892_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))))) begin
        grp_fu_908_ce = 1'b1;
    end else begin
        grp_fu_908_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))))) begin
        grp_fu_924_ce = 1'b1;
    end else begin
        grp_fu_924_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))))) begin
        grp_fu_940_ce = 1'b1;
    end else begin
        grp_fu_940_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))))) begin
        grp_fu_956_ce = 1'b1;
    end else begin
        grp_fu_956_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))))) begin
        grp_fu_972_ce = 1'b1;
    end else begin
        grp_fu_972_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))))) begin
        grp_fu_988_ce = 1'b1;
    end else begin
        grp_fu_988_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_5620)) begin
            m_axi_matrix_a_0_ARADDR = matrix_a_addr_15_reg_2630;
        end else if ((1'b1 == ap_condition_5616)) begin
            m_axi_matrix_a_0_ARADDR = matrix_a_addr_14_reg_2618;
        end else if ((1'b1 == ap_condition_5612)) begin
            m_axi_matrix_a_0_ARADDR = matrix_a_addr_13_reg_2606;
        end else if ((1'b1 == ap_condition_5608)) begin
            m_axi_matrix_a_0_ARADDR = matrix_a_addr_12_reg_2594;
        end else if ((1'b1 == ap_condition_5604)) begin
            m_axi_matrix_a_0_ARADDR = matrix_a_addr_11_reg_2582;
        end else if ((1'b1 == ap_condition_5600)) begin
            m_axi_matrix_a_0_ARADDR = matrix_a_addr_10_reg_2570;
        end else if ((1'b1 == ap_condition_5597)) begin
            m_axi_matrix_a_0_ARADDR = matrix_a_addr_9_reg_2558;
        end else if ((1'b1 == ap_condition_5593)) begin
            m_axi_matrix_a_0_ARADDR = matrix_a_addr_8_reg_2546;
        end else if ((1'b1 == ap_condition_5589)) begin
            m_axi_matrix_a_0_ARADDR = matrix_a_addr_7_reg_2534;
        end else if ((1'b1 == ap_condition_5585)) begin
            m_axi_matrix_a_0_ARADDR = matrix_a_addr_6_reg_2522;
        end else if ((1'b1 == ap_condition_5581)) begin
            m_axi_matrix_a_0_ARADDR = matrix_a_addr_5_reg_2510;
        end else if ((1'b1 == ap_condition_5577)) begin
            m_axi_matrix_a_0_ARADDR = matrix_a_addr_4_reg_2266;
        end else if ((1'b1 == ap_condition_5573)) begin
            m_axi_matrix_a_0_ARADDR = matrix_a_addr_3_reg_2213;
        end else if ((1'b1 == ap_condition_5569)) begin
            m_axi_matrix_a_0_ARADDR = matrix_a_addr_2_reg_2202;
        end else if ((1'b1 == ap_condition_5565)) begin
            m_axi_matrix_a_0_ARADDR = matrix_a_addr_1_reg_2191;
        end else if ((1'b1 == ap_condition_5561)) begin
            m_axi_matrix_a_0_ARADDR = matrix_a_addr_reg_2108;
        end else begin
            m_axi_matrix_a_0_ARADDR = 'bx;
        end
    end else begin
        m_axi_matrix_a_0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001_grp29) & (1'b0 == ap_block_pp0_stage15_subdone_grp29_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_subdone_grp49_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp49)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_subdone_grp45_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp45)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_subdone_grp41_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp41)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_subdone_grp37_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp37)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 
    ap_ce) & (1'b0 == ap_block_pp0_stage0_subdone_grp33_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp33)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone_grp11_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_grp11)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_subdone_grp9_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp9)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp25_done_reg) & (1'b0 == ap_block_pp0_stage14_11001_grp25)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp7_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp7)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp21_done_reg) 
    & (1'b0 == ap_block_pp0_stage13_11001_grp21)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp5_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp5)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp17_done_reg) & (1'b0 == ap_block_pp0_stage12_11001_grp17)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp3)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone_grp13_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_grp13)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp1)))) begin
        m_axi_matrix_a_0_ARVALID = 1'b1;
    end else begin
        m_axi_matrix_a_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp27_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp27)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_subdone_grp47_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp47)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_subdone_grp43_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp43)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_subdone_grp39_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp39)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_subdone_grp35_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp35)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 
    == ap_ce) & (1'b0 == ap_block_pp0_stage10_subdone_grp62_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_grp62)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage9_subdone_grp60_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp60)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_subdone_grp58_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp58)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_subdone_grp56_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp56)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_subdone_grp31_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp31)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage6_subdone_grp54_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp54)) 
    | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_subdone_grp51_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp51)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp23_done_reg) & (1'b0 == ap_block_pp0_stage14_11001_grp23)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp19_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_grp19)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp15_done_reg) & (1'b0 == ap_block_pp0_stage12_11001_grp15)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001)))) begin
        m_axi_matrix_a_0_RREADY = 1'b1;
    end else begin
        m_axi_matrix_a_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_5681)) begin
            m_axi_matrix_b_0_ARADDR = matrix_b_addr_15_reg_2636;
        end else if ((1'b1 == ap_condition_5678)) begin
            m_axi_matrix_b_0_ARADDR = matrix_b_addr_14_reg_2624;
        end else if ((1'b1 == ap_condition_5675)) begin
            m_axi_matrix_b_0_ARADDR = matrix_b_addr_13_reg_2612;
        end else if ((1'b1 == ap_condition_5671)) begin
            m_axi_matrix_b_0_ARADDR = matrix_b_addr_12_reg_2600;
        end else if ((1'b1 == ap_condition_5667)) begin
            m_axi_matrix_b_0_ARADDR = matrix_b_addr_11_reg_2588;
        end else if ((1'b1 == ap_condition_5663)) begin
            m_axi_matrix_b_0_ARADDR = matrix_b_addr_10_reg_2576;
        end else if ((1'b1 == ap_condition_5659)) begin
            m_axi_matrix_b_0_ARADDR = matrix_b_addr_9_reg_2564;
        end else if ((1'b1 == ap_condition_5656)) begin
            m_axi_matrix_b_0_ARADDR = matrix_b_addr_8_reg_2552;
        end else if ((1'b1 == ap_condition_5652)) begin
            m_axi_matrix_b_0_ARADDR = matrix_b_addr_7_reg_2540;
        end else if ((1'b1 == ap_condition_5648)) begin
            m_axi_matrix_b_0_ARADDR = matrix_b_addr_6_reg_2528;
        end else if ((1'b1 == ap_condition_5644)) begin
            m_axi_matrix_b_0_ARADDR = matrix_b_addr_5_reg_2516;
        end else if ((1'b1 == ap_condition_5640)) begin
            m_axi_matrix_b_0_ARADDR = matrix_b_addr_4_reg_2272;
        end else if ((1'b1 == ap_condition_5636)) begin
            m_axi_matrix_b_0_ARADDR = matrix_b_addr_3_reg_2394;
        end else if ((1'b1 == ap_condition_5632)) begin
            m_axi_matrix_b_0_ARADDR = matrix_b_addr_2_reg_2388;
        end else if ((1'b1 == ap_condition_5628)) begin
            m_axi_matrix_b_0_ARADDR = matrix_b_addr_1_reg_2250;
        end else if ((1'b1 == ap_condition_5624)) begin
            m_axi_matrix_b_0_ARADDR = matrix_b_addr_reg_2185;
        end else begin
            m_axi_matrix_b_0_ARADDR = 'bx;
        end
    end else begin
        m_axi_matrix_b_0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001_grp28) & (1'b0 == ap_block_pp0_stage15_subdone_grp28_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001_grp48) & (1'b0 == ap_block_pp0_stage4_subdone_grp48_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_subdone_grp44_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp44)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_subdone_grp40_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp40)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_subdone_grp36_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp36)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 
    ap_ce) & (1'b0 == ap_block_pp0_stage0_subdone_grp32_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp32)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001_grp52) & (1'b0 == ap_block_pp0_stage5_subdone_grp52_done_reg)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone_grp10_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_grp10)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_subdone_grp8_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp8)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp24_done_reg) & (1'b0 == ap_block_pp0_stage14_11001_grp24)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp6_done_reg) & (1'b0 
    == ap_block_pp0_stage8_11001_grp6)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp20_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_grp20)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp4_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp4)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp16_done_reg) & (1'b0 == ap_block_pp0_stage12_11001_grp16)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp2)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone_grp12_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_grp12)))) begin
        m_axi_matrix_b_0_ARVALID = 1'b1;
    end else begin
        m_axi_matrix_b_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp26_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp26)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_subdone_grp46_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp46)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_subdone_grp42_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp42)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_subdone_grp38_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp38)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_subdone_grp34_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp34)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 
    == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001_grp61) & (1'b0 == ap_block_pp0_stage10_subdone_grp61_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage9_11001_grp59) & (1'b0 == ap_block_pp0_stage9_subdone_grp59_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_subdone_grp57_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp57)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_subdone_grp55_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp55)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_subdone_grp30_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp30)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage6_subdone_grp53_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp53)) 
    | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage11_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_subdone_grp50_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp50)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp22_done_reg) & (1'b0 == ap_block_pp0_stage14_11001_grp22)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp18_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_grp18)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp14_done_reg) & (1'b0 == ap_block_pp0_stage12_11001_grp14)))) begin
        m_axi_matrix_b_0_RREADY = 1'b1;
    end else begin
        m_axi_matrix_b_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_grp29) & (1'b0 == ap_block_pp0_stage15_subdone_grp29_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp49_done_reg) & (1'b0 == ap_block_pp0_stage4_grp49)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp45_done_reg) & (1'b0 == ap_block_pp0_stage3_grp45)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp41_done_reg) & (1'b0 == ap_block_pp0_stage2_grp41)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp37_done_reg) & (1'b0 == ap_block_pp0_stage1_grp37)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp33_done_reg) & (1'b0 == ap_block_pp0_stage0_grp33)) | ((1'b1 == ap_CS_fsm_pp0_stage10) 
    & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone_grp11_done_reg) & (1'b0 == ap_block_pp0_stage10_grp11)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_subdone_grp9_done_reg) & (1'b0 == ap_block_pp0_stage9_grp9)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp25_done_reg) & (1'b0 == ap_block_pp0_stage14_grp25)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp7_done_reg) & (1'b0 == ap_block_pp0_stage8_grp7)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp21_done_reg) & (1'b0 == ap_block_pp0_stage13_grp21)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp5_done_reg) & (1'b0 == ap_block_pp0_stage7_grp5)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp17_done_reg) & (1'b0 == ap_block_pp0_stage12_grp17)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage6_grp3)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone_grp13_done_reg) & (1'b0 == ap_block_pp0_stage11_grp13)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage5_grp1)))) begin
        matrix_a_blk_n_AR = m_axi_matrix_a_0_ARREADY;
    end else begin
        matrix_a_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_grp27) & (1'b0 == ap_block_pp0_stage15_subdone_grp27_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp47_done_reg) & (1'b0 == ap_block_pp0_stage4_grp47)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp43_done_reg) & (1'b0 == ap_block_pp0_stage3_grp43)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp39_done_reg) & (1'b0 == ap_block_pp0_stage2_grp39)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp35_done_reg) & (1'b0 == ap_block_pp0_stage1_grp35)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_subdone_grp62_done_reg) & (1'b0 == ap_block_pp0_stage10_grp62)) | ((ap_enable_reg_pp0_iter1 == 1'b1) 
    & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_subdone_grp60_done_reg) & (1'b0 == ap_block_pp0_stage9_grp60)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp58_done_reg) & (1'b0 == ap_block_pp0_stage8_grp58)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp56_done_reg) & (1'b0 == ap_block_pp0_stage7_grp56)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp31_done_reg) & (1'b0 == ap_block_pp0_stage0_grp31)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp54_done_reg) & (1'b0 == ap_block_pp0_stage6_grp54)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp51_done_reg) & (1'b0 == ap_block_pp0_stage5_grp51)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 
    == ap_block_pp0_stage14_subdone_grp23_done_reg) & (1'b0 == ap_block_pp0_stage14_grp23)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp19_done_reg) & (1'b0 == ap_block_pp0_stage13_grp19)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp15_done_reg) & (1'b0 == ap_block_pp0_stage12_grp15)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11)))) begin
        matrix_a_blk_n_R = m_axi_matrix_a_0_RVALID;
    end else begin
        matrix_a_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_grp28) & (1'b0 == ap_block_pp0_stage15_subdone_grp28_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp48_done_reg) & (1'b0 == ap_block_pp0_stage4_grp48)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp44_done_reg) & (1'b0 == ap_block_pp0_stage3_grp44)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp40_done_reg) & (1'b0 == ap_block_pp0_stage2_grp40)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp36_done_reg) & (1'b0 == ap_block_pp0_stage1_grp36)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp32_done_reg) & (1'b0 == ap_block_pp0_stage0_grp32)) | ((ap_enable_reg_pp0_iter1 == 1'b1) 
    & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp52_done_reg) & (1'b0 == ap_block_pp0_stage5_grp52)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone_grp10_done_reg) & (1'b0 == ap_block_pp0_stage10_grp10)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_subdone_grp8_done_reg) & (1'b0 == ap_block_pp0_stage9_grp8)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp24_done_reg) & (1'b0 == ap_block_pp0_stage14_grp24)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp6_done_reg) & (1'b0 == ap_block_pp0_stage8_grp6)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp20_done_reg) & (1'b0 == ap_block_pp0_stage13_grp20)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp4_done_reg) & (1'b0 == ap_block_pp0_stage7_grp4)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp16_done_reg) & (1'b0 == ap_block_pp0_stage12_grp16)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage6_grp2)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone_grp12_done_reg) & (1'b0 == ap_block_pp0_stage11_grp12)))) begin
        matrix_b_blk_n_AR = m_axi_matrix_b_0_ARREADY;
    end else begin
        matrix_b_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_grp26) & (1'b0 == ap_block_pp0_stage15_subdone_grp26_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp46_done_reg) & (1'b0 == ap_block_pp0_stage4_grp46)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp42_done_reg) & (1'b0 == ap_block_pp0_stage3_grp42)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp38_done_reg) & (1'b0 == ap_block_pp0_stage2_grp38)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp34_done_reg) & (1'b0 == ap_block_pp0_stage1_grp34)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_subdone_grp61_done_reg) & (1'b0 == ap_block_pp0_stage10_grp61)) | ((ap_enable_reg_pp0_iter1 == 1'b1) 
    & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_subdone_grp59_done_reg) & (1'b0 == ap_block_pp0_stage9_grp59)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp57_done_reg) & (1'b0 == ap_block_pp0_stage8_grp57)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp55_done_reg) & (1'b0 == ap_block_pp0_stage7_grp55)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp30_done_reg) & (1'b0 == ap_block_pp0_stage0_grp30)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp53_done_reg) & (1'b0 == ap_block_pp0_stage6_grp53)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp50_done_reg) & (1'b0 == ap_block_pp0_stage5_grp50)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp22_done_reg) & (1'b0 == ap_block_pp0_stage14_grp22)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp18_done_reg) & (1'b0 == ap_block_pp0_stage13_grp18)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp14_done_reg) & (1'b0 == ap_block_pp0_stage12_grp14)))) begin
        matrix_b_blk_n_R = m_axi_matrix_b_0_RVALID;
    end else begin
        matrix_b_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_idle_pp0_1to1 == 1'b1) & (ap_start == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if (((ap_reset_idle_pp0 == 1'b0) & (1'b0 == ap_block_pp0_stage11_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else if (((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln27_11_fu_470_p2 = (empty_reg_2071 + offset_a_load_cast_reg_1922);

assign add_ln27_13_fu_740_p2 = (mul_i_i172_1_reg_2064 + zext_ln27_3_reg_1964);

assign add_ln27_15_fu_749_p2 = (mul_i_i172_1_reg_2064 + zext_ln27_6_reg_2046);

assign add_ln27_17_fu_758_p2 = (mul_i_i172_1_reg_2064 + zext_ln27_9_reg_2140);

assign add_ln27_19_fu_767_p2 = (mul_i_i172_2_reg_2169 + zext_ln27_fu_633_p1);

assign add_ln27_21_fu_777_p2 = (mul_i_i172_2_reg_2169 + zext_ln27_3_reg_1964);

assign add_ln27_23_fu_786_p2 = (mul_i_i172_2_reg_2169 + zext_ln27_6_reg_2046);

assign add_ln27_25_fu_795_p2 = (mul_i_i172_2_reg_2169 + zext_ln27_9_reg_2140);

assign add_ln27_27_fu_804_p2 = (mul_i_i172_3_reg_2234 + zext_ln27_fu_633_p1);

assign add_ln27_29_fu_814_p2 = (mul_i_i172_3_reg_2234 + zext_ln27_3_reg_1964);

assign add_ln27_2_fu_203_p2 = (zext_ln27_2_fu_200_p1 + 14'd1);

assign add_ln27_31_fu_823_p2 = (mul_i_i172_3_reg_2234 + zext_ln27_6_reg_2046);

assign add_ln27_33_fu_832_p2 = (mul_i_i172_3_reg_2234 + zext_ln27_9_reg_2140);

assign add_ln27_3_fu_286_p2 = (mul_i_i172_reg_1914 + zext_ln27_4_fu_283_p1);

assign add_ln27_5_fu_230_p2 = (zext_ln27_2_reg_1929 + 14'd2);

assign add_ln27_6_fu_306_p2 = (mul_i_i172_reg_1914 + zext_ln27_7_fu_303_p1);

assign add_ln27_8_fu_235_p2 = (zext_ln27_2_reg_1929 + 14'd3);

assign add_ln27_9_fu_314_p2 = (mul_i_i172_reg_1914 + zext_ln27_10_fu_311_p1);

assign add_ln27_fu_223_p2 = (mul_i_i172_reg_1914 + offset_a_load_cast_reg_1922);

assign add_ln28_11_fu_474_p2 = (trunc_ln27_reg_2083 + zext_ln28_1_reg_2019);

assign add_ln28_13_fu_744_p2 = (mul_i_i_1_reg_2076 + zext_ln28_4_fu_639_p1);

assign add_ln28_15_fu_753_p2 = (mul_i_i_1_reg_2076 + zext_ln28_7_fu_662_p1);

assign add_ln28_17_fu_762_p2 = (mul_i_i_1_reg_2076 + zext_ln28_10_fu_681_p1);

assign add_ln28_19_fu_772_p2 = (mul_i_i_2_reg_2177 + zext_ln28_fu_636_p1);

assign add_ln28_21_fu_781_p2 = (mul_i_i_2_reg_2177 + zext_ln28_4_fu_639_p1);

assign add_ln28_23_fu_790_p2 = (mul_i_i_2_reg_2177 + zext_ln28_7_fu_662_p1);

assign add_ln28_25_fu_799_p2 = (mul_i_i_2_reg_2177 + zext_ln28_10_fu_681_p1);

assign add_ln28_27_fu_809_p2 = (mul_i_i_3_reg_2242 + zext_ln28_fu_636_p1);

assign add_ln28_29_fu_818_p2 = (mul_i_i_3_reg_2242 + zext_ln28_4_fu_639_p1);

assign add_ln28_2_fu_294_p2 = (zext_ln28_2_fu_291_p1 + 14'd1);

assign add_ln28_31_fu_827_p2 = (mul_i_i_3_reg_2242 + zext_ln28_7_fu_662_p1);

assign add_ln28_33_fu_836_p2 = (mul_i_i_3_reg_2242 + zext_ln28_10_fu_681_p1);

assign add_ln28_3_fu_420_p2 = (mul_i_i_reg_1951 + zext_ln28_5_fu_417_p1);

assign add_ln28_5_fu_441_p2 = (zext_ln28_2_reg_2034 + 14'd2);

assign add_ln28_6_fu_568_p2 = (mul_i_i_reg_1951 + zext_ln28_8_fu_565_p1);

assign add_ln28_8_fu_465_p2 = (zext_ln28_2_reg_2034 + 14'd3);

assign add_ln28_9_fu_596_p2 = (mul_i_i_reg_1951 + zext_ln28_11_fu_593_p1);

assign add_ln28_fu_278_p2 = (mul_i_i_reg_1951 + zext_ln28_1_fu_275_p1);

assign add_ln32_fu_182_p2 = (offset_a + 13'd4);

assign add_ln35_fu_217_p2 = (bcol + 13'd4);

assign add_ln38_fu_253_p2 = (arow_load_reg_1862 + 13'd4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage0_subdone_grp33_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp31_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone_grp32_done_reg)) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone_grp30_done_reg))));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp30 = ((m_axi_matrix_b_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp30_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp31 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp31_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp32 = ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp32_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp33 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp33_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp30 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp31 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp32 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp33 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage0_subdone_grp33_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp31_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone_grp32_done_reg)) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone_grp30_done_reg)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp0 = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp30 = ((1'b0 == ap_ce) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp30_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp31 = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp31_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp32 = ((1'b0 == ap_ce) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp32_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp33 = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp33_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage10_11001_grp10 = ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone_grp10_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage10_11001_grp11 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone_grp11_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage10_11001_grp61 = ((m_axi_matrix_b_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone_grp61_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage10_11001_grp62 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone_grp62_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0));
end

assign ap_block_pp0_stage10_grp10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_grp11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_grp61 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_grp62 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage10_subdone_grp62_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage10_subdone_grp61_done_reg)))) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b0 == ap_block_pp0_stage10_subdone_grp11_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage10_subdone_grp10_done_reg)))));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone_grp10 = ((1'b0 == ap_ce) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone_grp10_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone_grp11 = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone_grp11_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone_grp61 = ((1'b0 == ap_ce) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone_grp61_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone_grp62 = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone_grp62_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state28_pp0_stage11_iter1)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & ((m_axi_matrix_a_0_RVALID == 1'b0) | ((1'b0 == ap_block_pp0_stage11_subdone_grp13_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage11_subdone_grp12_done_reg)))));
end

always @ (*) begin
    ap_block_pp0_stage11_11001_grp12 = ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone_grp12_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage11_11001_grp13 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone_grp13_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0));
end

assign ap_block_pp0_stage11_grp12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_grp13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state28_pp0_stage11_iter1)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & ((m_axi_matrix_a_0_RVALID == 1'b0) | ((1'b0 == ap_block_pp0_stage11_subdone_grp13_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage11_subdone_grp12_done_reg)))));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone_grp12 = ((1'b0 == ap_ce) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone_grp12_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone_grp13 = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone_grp13_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage12_11001_grp14 = ((m_axi_matrix_b_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp14_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage12_11001_grp15 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp15_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage12_11001_grp16 = ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp16_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage12_11001_grp17 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp17_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0));
end

assign ap_block_pp0_stage12_grp14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_grp15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_grp16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_grp17 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b0 == ap_block_pp0_stage12_subdone_grp17_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)) | ((1'b0 == ap_block_pp0_stage12_subdone_grp15_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage12_subdone_grp16_done_reg)) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage12_subdone_grp14_done_reg)))));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone_grp14 = ((1'b0 == ap_ce) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp14_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone_grp15 = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp15_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone_grp16 = ((1'b0 == ap_ce) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp16_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone_grp17 = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp17_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage13_11001_grp18 = ((m_axi_matrix_b_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp18_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage13_11001_grp19 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp19_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage13_11001_grp20 = ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp20_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage13_11001_grp21 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp21_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0));
end

assign ap_block_pp0_stage13_grp18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_grp19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_grp20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_grp21 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b0 == ap_block_pp0_stage13_subdone_grp21_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)) | ((1'b0 == ap_block_pp0_stage13_subdone_grp19_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage13_subdone_grp20_done_reg)) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage13_subdone_grp18_done_reg)))));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone_grp18 = ((1'b0 == ap_ce) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp18_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone_grp19 = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp19_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone_grp20 = ((1'b0 == ap_ce) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp20_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone_grp21 = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp21_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage14_11001_grp22 = ((m_axi_matrix_b_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp22_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage14_11001_grp23 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp23_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage14_11001_grp24 = ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp24_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage14_11001_grp25 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp25_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0));
end

assign ap_block_pp0_stage14_grp22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_grp23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_grp24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_grp25 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b0 == ap_block_pp0_stage14_subdone_grp25_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)) | ((1'b0 == ap_block_pp0_stage14_subdone_grp23_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage14_subdone_grp24_done_reg)) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage14_subdone_grp22_done_reg)))));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone_grp22 = ((1'b0 == ap_ce) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp22_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone_grp23 = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp23_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone_grp24 = ((1'b0 == ap_ce) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp24_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone_grp25 = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp25_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage15_11001_grp26 = ((m_axi_matrix_b_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp26_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage15_11001_grp27 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp27_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage15_11001_grp28 = ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp28_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage15_11001_grp29 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp29_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0));
end

assign ap_block_pp0_stage15_grp26 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_grp27 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_grp28 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_grp29 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b0 == ap_block_pp0_stage15_subdone_grp29_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage15_subdone_grp28_done_reg)) | ((1'b0 == ap_block_pp0_stage15_subdone_grp27_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage15_subdone_grp26_done_reg)))));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone_grp26 = ((1'b0 == ap_ce) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp26_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone_grp27 = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp27_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone_grp28 = ((1'b0 == ap_ce) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp28_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone_grp29 = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp29_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage1_subdone_grp37_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp35_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone_grp36_done_reg)) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone_grp34_done_reg))));
end

assign ap_block_pp0_stage1_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001_grp34 = ((m_axi_matrix_b_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp34_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_grp35 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp35_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_grp36 = ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp36_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_grp37 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp37_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0));
end

assign ap_block_pp0_stage1_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp34 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp35 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp36 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp37 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage1_subdone_grp37_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp35_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone_grp36_done_reg)) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone_grp34_done_reg)))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp0 = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp34 = ((1'b0 == ap_ce) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp34_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp35 = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp35_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp36 = ((1'b0 == ap_ce) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp36_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp37 = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp37_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage2_subdone_grp41_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp39_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage2_subdone_grp40_done_reg)) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage2_subdone_grp38_done_reg))));
end

assign ap_block_pp0_stage2_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001_grp38 = ((m_axi_matrix_b_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp38_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_grp39 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp39_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_grp40 = ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp40_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_grp41 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp41_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0));
end

assign ap_block_pp0_stage2_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp38 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp39 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp40 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp41 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage2_subdone_grp41_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp39_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage2_subdone_grp40_done_reg)) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage2_subdone_grp38_done_reg)))));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone_grp0 = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_pp0_stage2_subdone_grp38 = ((1'b0 == ap_ce) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp38_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone_grp39 = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp39_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone_grp40 = ((1'b0 == ap_ce) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp40_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone_grp41 = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp41_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage3_subdone_grp45_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp43_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage3_subdone_grp44_done_reg)) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage3_subdone_grp42_done_reg))));
end

assign ap_block_pp0_stage3_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001_grp42 = ((m_axi_matrix_b_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp42_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_grp43 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp43_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_grp44 = ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp44_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_grp45 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp45_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0));
end

assign ap_block_pp0_stage3_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp42 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp43 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp44 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp45 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage3_subdone_grp45_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp43_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage3_subdone_grp44_done_reg)) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage3_subdone_grp42_done_reg)))));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone_grp0 = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_pp0_stage3_subdone_grp42 = ((1'b0 == ap_ce) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp42_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone_grp43 = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp43_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone_grp44 = ((1'b0 == ap_ce) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp44_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone_grp45 = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp45_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage4_subdone_grp49_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp47_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage4_subdone_grp48_done_reg)) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage4_subdone_grp46_done_reg))));
end

assign ap_block_pp0_stage4_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001_grp46 = ((m_axi_matrix_b_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp46_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_grp47 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp47_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_grp48 = ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp48_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_grp49 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp49_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0));
end

assign ap_block_pp0_stage4_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp46 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp47 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp48 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp49 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage4_subdone_grp49_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp47_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage4_subdone_grp48_done_reg)) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage4_subdone_grp46_done_reg)))));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone_grp0 = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_pp0_stage4_subdone_grp46 = ((1'b0 == ap_ce) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp46_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone_grp47 = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp47_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone_grp48 = ((1'b0 == ap_ce) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp48_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone_grp49 = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp49_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage5_subdone_grp51_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage5_subdone_grp52_done_reg)) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage5_subdone_grp50_done_reg)))) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp1_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)));
end

assign ap_block_pp0_stage5_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001_grp1 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp1_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_grp50 = ((m_axi_matrix_b_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp50_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_grp51 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp51_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_grp52 = ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp52_done_reg));
end

assign ap_block_pp0_stage5_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp50 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp51 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp52 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage5_subdone_grp51_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage5_subdone_grp52_done_reg)) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage5_subdone_grp50_done_reg)))) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp1_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone_grp0 = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_pp0_stage5_subdone_grp1 = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp1_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone_grp50 = ((1'b0 == ap_ce) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp50_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone_grp51 = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp51_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone_grp52 = ((1'b0 == ap_ce) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp52_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage6_subdone_grp54_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage6_subdone_grp53_done_reg)))) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b0 == ap_block_pp0_stage6_subdone_grp3_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage6_subdone_grp2_done_reg)))));
end

assign ap_block_pp0_stage6_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001_grp2 = ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp2_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage6_11001_grp3 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp3_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage6_11001_grp53 = ((m_axi_matrix_b_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp53_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage6_11001_grp54 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp54_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0));
end

assign ap_block_pp0_stage6_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_grp2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_grp3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_grp53 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_grp54 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage6_subdone_grp54_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage6_subdone_grp53_done_reg)))) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b0 == ap_block_pp0_stage6_subdone_grp3_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage6_subdone_grp2_done_reg)))));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone_grp0 = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_pp0_stage6_subdone_grp2 = ((1'b0 == ap_ce) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp2_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone_grp3 = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp3_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone_grp53 = ((1'b0 == ap_ce) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp53_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone_grp54 = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp54_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage7_subdone_grp56_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage7_subdone_grp55_done_reg)))) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b0 == ap_block_pp0_stage7_subdone_grp5_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage7_subdone_grp4_done_reg)))));
end

assign ap_block_pp0_stage7_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001_grp4 = ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp4_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage7_11001_grp5 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp5_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage7_11001_grp55 = ((m_axi_matrix_b_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp55_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage7_11001_grp56 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp56_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0));
end

assign ap_block_pp0_stage7_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_grp4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_grp5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_grp55 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_grp56 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage7_subdone_grp56_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage7_subdone_grp55_done_reg)))) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b0 == ap_block_pp0_stage7_subdone_grp5_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage7_subdone_grp4_done_reg)))));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone_grp0 = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_pp0_stage7_subdone_grp4 = ((1'b0 == ap_ce) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp4_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone_grp5 = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp5_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone_grp55 = ((1'b0 == ap_ce) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp55_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone_grp56 = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp56_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage8_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage8_subdone_grp58_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage8_subdone_grp57_done_reg)))) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b0 == ap_block_pp0_stage8_subdone_grp7_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage8_subdone_grp6_done_reg)))));
end

assign ap_block_pp0_stage8_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001_grp57 = ((m_axi_matrix_b_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp57_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage8_11001_grp58 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp58_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage8_11001_grp6 = ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp6_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage8_11001_grp7 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp7_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0));
end

assign ap_block_pp0_stage8_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_grp57 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_grp58 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_grp6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_grp7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage8_subdone_grp58_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage8_subdone_grp57_done_reg)))) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b0 == ap_block_pp0_stage8_subdone_grp7_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage8_subdone_grp6_done_reg)))));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone_grp0 = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_pp0_stage8_subdone_grp57 = ((1'b0 == ap_ce) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp57_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone_grp58 = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp58_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone_grp6 = ((1'b0 == ap_ce) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp6_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone_grp7 = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp7_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage9_11001_grp59 = ((m_axi_matrix_b_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage9_subdone_grp59_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage9_11001_grp60 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage9_subdone_grp60_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage9_11001_grp8 = ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_subdone_grp8_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage9_11001_grp9 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_subdone_grp9_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0));
end

assign ap_block_pp0_stage9_grp59 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_grp60 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_grp8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_grp9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage9_subdone_grp60_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage9_subdone_grp59_done_reg)))) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b0 == ap_block_pp0_stage9_subdone_grp9_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage9_subdone_grp8_done_reg)))));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone_grp59 = ((1'b0 == ap_ce) | ((m_axi_matrix_b_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage9_subdone_grp59_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone_grp60 = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage9_subdone_grp60_done_reg) & (m_axi_matrix_a_0_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone_grp8 = ((1'b0 == ap_ce) | ((m_axi_matrix_b_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_subdone_grp8_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone_grp9 = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_subdone_grp9_done_reg) & (m_axi_matrix_a_0_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_state28_pp0_stage11_iter1 = (m_axi_matrix_b_0_RVALID == 1'b0);
end

always @ (*) begin
    ap_condition_5553 = ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln33_reg_1941 == 1'd0));
end

always @ (*) begin
    ap_condition_5557 = ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0));
end

always @ (*) begin
    ap_condition_5561 = ((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp1));
end

always @ (*) begin
    ap_condition_5565 = ((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp3));
end

always @ (*) begin
    ap_condition_5569 = ((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp5_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp5));
end

always @ (*) begin
    ap_condition_5573 = ((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp7_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp7));
end

always @ (*) begin
    ap_condition_5577 = ((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_subdone_grp9_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp9));
end

always @ (*) begin
    ap_condition_5581 = ((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone_grp11_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_grp11));
end

always @ (*) begin
    ap_condition_5585 = ((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone_grp13_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_grp13));
end

always @ (*) begin
    ap_condition_5589 = ((1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp17_done_reg) & (1'b0 == ap_block_pp0_stage12_11001_grp17));
end

always @ (*) begin
    ap_condition_5593 = ((1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp21_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_grp21));
end

always @ (*) begin
    ap_condition_5597 = ((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp25_done_reg) & (1'b0 == ap_block_pp0_stage14_11001_grp25));
end

always @ (*) begin
    ap_condition_5600 = ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001_grp29) & (1'b0 == ap_block_pp0_stage15_subdone_grp29_done_reg));
end

always @ (*) begin
    ap_condition_5604 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp33_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp33));
end

always @ (*) begin
    ap_condition_5608 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp37_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp37));
end

always @ (*) begin
    ap_condition_5612 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp41_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp41));
end

always @ (*) begin
    ap_condition_5616 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp45_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp45));
end

always @ (*) begin
    ap_condition_5620 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp49_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp49));
end

always @ (*) begin
    ap_condition_5624 = ((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp2));
end

always @ (*) begin
    ap_condition_5628 = ((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp4_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp4));
end

always @ (*) begin
    ap_condition_5632 = ((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp6_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp6));
end

always @ (*) begin
    ap_condition_5636 = ((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_subdone_grp8_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp8));
end

always @ (*) begin
    ap_condition_5640 = ((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone_grp10_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_grp10));
end

always @ (*) begin
    ap_condition_5644 = ((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone_grp12_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_grp12));
end

always @ (*) begin
    ap_condition_5648 = ((1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp16_done_reg) & (1'b0 == ap_block_pp0_stage12_11001_grp16));
end

always @ (*) begin
    ap_condition_5652 = ((1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp20_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_grp20));
end

always @ (*) begin
    ap_condition_5656 = ((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp24_done_reg) & (1'b0 == ap_block_pp0_stage14_11001_grp24));
end

always @ (*) begin
    ap_condition_5659 = ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001_grp28) & (1'b0 == ap_block_pp0_stage15_subdone_grp28_done_reg));
end

always @ (*) begin
    ap_condition_5663 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp32_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp32));
end

always @ (*) begin
    ap_condition_5667 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp36_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp36));
end

always @ (*) begin
    ap_condition_5671 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp40_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp40));
end

always @ (*) begin
    ap_condition_5675 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp44_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp44));
end

always @ (*) begin
    ap_condition_5678 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_grp48) & (1'b0 == ap_block_pp0_stage4_subdone_grp48_done_reg));
end

always @ (*) begin
    ap_condition_5681 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_grp52) & (1'b0 == ap_block_pp0_stage5_subdone_grp52_done_reg));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return_0 = matrix_a_addr_read_reg_2642;

assign ap_return_1 = matrix_a_addr_1_read_reg_2652;

assign ap_return_10 = matrix_a_addr_10_read_reg_2742;

assign ap_return_11 = matrix_a_addr_11_read_reg_2752;

assign ap_return_12 = matrix_a_addr_12_read_reg_2762;

assign ap_return_13 = matrix_a_addr_13_read_reg_2772;

assign ap_return_14 = matrix_a_addr_14_read_reg_2782;

assign ap_return_15 = matrix_a_addr_15_read_reg_2792;

assign ap_return_16 = matrix_b_addr_read_reg_2647;

assign ap_return_17 = matrix_b_addr_1_read_reg_2657;

assign ap_return_18 = matrix_b_addr_2_read_reg_2667;

assign ap_return_19 = matrix_b_addr_3_read_reg_2677;

assign ap_return_2 = matrix_a_addr_2_read_reg_2662;

assign ap_return_20 = matrix_b_addr_4_read_reg_2687;

assign ap_return_21 = matrix_b_addr_5_read_reg_2697;

assign ap_return_22 = matrix_b_addr_6_read_reg_2707;

assign ap_return_23 = matrix_b_addr_7_read_reg_2717;

assign ap_return_24 = matrix_b_addr_8_read_reg_2727;

assign ap_return_25 = matrix_b_addr_9_read_reg_2737;

assign ap_return_26 = matrix_b_addr_10_read_reg_2747;

assign ap_return_27 = matrix_b_addr_11_read_reg_2757;

assign ap_return_28 = matrix_b_addr_12_read_reg_2767;

assign ap_return_29 = matrix_b_addr_13_read_reg_2777;

assign ap_return_3 = matrix_a_addr_3_read_reg_2672;

assign ap_return_30 = matrix_b_addr_14_read_reg_2787;

assign ap_return_31 = m_axi_matrix_b_0_RDATA;

assign ap_return_4 = matrix_a_addr_4_read_reg_2682;

assign ap_return_5 = matrix_a_addr_5_read_reg_2692;

assign ap_return_6 = matrix_a_addr_6_read_reg_2702;

assign ap_return_7 = matrix_a_addr_7_read_reg_2712;

assign ap_return_8 = matrix_a_addr_8_read_reg_2722;

assign ap_return_9 = matrix_a_addr_9_read_reg_2732;

assign arow_load_cast17_fu_178_p1 = arow;

assign empty_fu_319_p0 = grp_fu_1834_p3;

assign empty_fu_319_p1 = empty_fu_319_p0[28:0];

assign grp_fu_1004_p0 = shl_ln28_8_fu_993_p3;

assign grp_fu_1020_p0 = shl_ln27_9_fu_1009_p3;

assign grp_fu_1036_p0 = shl_ln28_9_fu_1025_p3;

assign grp_fu_1052_p0 = shl_ln27_s_fu_1041_p3;

assign grp_fu_1068_p0 = shl_ln28_s_fu_1057_p3;

assign grp_fu_1084_p0 = shl_ln27_10_fu_1073_p3;

assign grp_fu_1100_p0 = shl_ln28_10_fu_1089_p3;

assign grp_fu_1116_p0 = shl_ln27_11_fu_1105_p3;

assign grp_fu_1132_p0 = shl_ln28_11_fu_1121_p3;

assign grp_fu_1148_p0 = shl_ln27_12_fu_1137_p3;

assign grp_fu_1164_p0 = shl_ln28_12_fu_1153_p3;

assign grp_fu_1180_p0 = shl_ln27_13_fu_1169_p3;

assign grp_fu_1196_p0 = shl_ln28_13_fu_1185_p3;

assign grp_fu_1212_p0 = shl_ln27_14_fu_1201_p3;

assign grp_fu_1228_p0 = shl_ln28_14_fu_1217_p3;

assign grp_fu_172_p0 = grp_fu_172_p00;

assign grp_fu_172_p00 = size;

assign grp_fu_172_p1 = grp_fu_172_p10;

assign grp_fu_172_p10 = arow;

assign grp_fu_1834_p0 = grp_fu_1834_p00;

assign grp_fu_1834_p00 = arow;

assign grp_fu_1834_p1 = 14'd1;

assign grp_fu_1834_p2 = grp_fu_1834_p20;

assign grp_fu_1834_p20 = size;

assign grp_fu_1843_p0 = arow_load_cast17_reg_1895;

assign grp_fu_1843_p1 = 14'd2;

assign grp_fu_1843_p2 = size_cast3_reg_1867;

assign grp_fu_1849_p0 = arow_load_cast17_reg_1895;

assign grp_fu_1849_p1 = 14'd3;

assign grp_fu_1849_p2 = size_cast3_reg_1867;

assign grp_fu_195_p0 = size_cast1_reg_1877;

assign grp_fu_195_p1 = grp_fu_195_p10;

assign grp_fu_195_p10 = offset_a_load_reg_1883;

assign grp_fu_240_p0 = size_cast3_reg_1867;

assign grp_fu_240_p1 = grp_fu_240_p10;

assign grp_fu_240_p10 = add_ln27_2_reg_1935;

assign grp_fu_269_p0 = shl_ln_fu_258_p3;

assign grp_fu_326_p0 = size_cast3_reg_1867;

assign grp_fu_326_p1 = grp_fu_326_p10;

assign grp_fu_326_p10 = add_ln27_5_reg_1972;

assign grp_fu_395_p0 = shl_ln1_fu_384_p3;

assign grp_fu_412_p0 = shl_ln27_1_fu_401_p3;

assign grp_fu_436_p0 = shl_ln27_2_fu_425_p3;

assign grp_fu_460_p0 = shl_ln27_3_fu_449_p3;

assign grp_fu_478_p0 = size_cast3_reg_1867;

assign grp_fu_478_p1 = grp_fu_478_p10;

assign grp_fu_478_p10 = add_ln27_8_reg_1978;

assign grp_fu_540_p0 = shl_ln28_1_fu_529_p3;

assign grp_fu_612_p0 = shl_ln27_4_fu_601_p3;

assign grp_fu_628_p0 = shl_ln28_4_fu_617_p3;

assign grp_fu_676_p0 = shl_ln28_2_fu_665_p3;

assign grp_fu_695_p0 = shl_ln28_3_fu_684_p3;

assign grp_fu_892_p0 = shl_ln27_5_fu_881_p3;

assign grp_fu_908_p0 = shl_ln28_5_fu_897_p3;

assign grp_fu_924_p0 = shl_ln27_6_fu_913_p3;

assign grp_fu_940_p0 = shl_ln28_6_fu_929_p3;

assign grp_fu_956_p0 = shl_ln27_7_fu_945_p3;

assign grp_fu_972_p0 = shl_ln28_7_fu_961_p3;

assign grp_fu_988_p0 = shl_ln27_8_fu_977_p3;

assign icmp_ln33_fu_212_p2 = ((zext_ln33_fu_209_p1 < size_read_reg_1855) ? 1'b1 : 1'b0);

assign icmp_ln36_fu_248_p2 = ((zext_ln36_fu_245_p1 < size_read_reg_1855) ? 1'b1 : 1'b0);

assign icmp_ln39_fu_334_p2 = ((zext_ln39_fu_331_p1 < size_read_reg_1855) ? 1'b1 : 1'b0);

assign m_axi_matrix_a_0_ARBURST = 2'd0;

assign m_axi_matrix_a_0_ARCACHE = 4'd0;

assign m_axi_matrix_a_0_ARID = 1'd0;

assign m_axi_matrix_a_0_ARLEN = 64'd1;

assign m_axi_matrix_a_0_ARLOCK = 2'd0;

assign m_axi_matrix_a_0_ARPROT = 3'd0;

assign m_axi_matrix_a_0_ARQOS = 4'd0;

assign m_axi_matrix_a_0_ARREGION = 4'd0;

assign m_axi_matrix_a_0_ARSIZE = 3'd0;

assign m_axi_matrix_a_0_ARUSER = 1'd0;

assign m_axi_matrix_a_0_AWADDR = 64'd0;

assign m_axi_matrix_a_0_AWBURST = 2'd0;

assign m_axi_matrix_a_0_AWCACHE = 4'd0;

assign m_axi_matrix_a_0_AWID = 1'd0;

assign m_axi_matrix_a_0_AWLEN = 32'd0;

assign m_axi_matrix_a_0_AWLOCK = 2'd0;

assign m_axi_matrix_a_0_AWPROT = 3'd0;

assign m_axi_matrix_a_0_AWQOS = 4'd0;

assign m_axi_matrix_a_0_AWREGION = 4'd0;

assign m_axi_matrix_a_0_AWSIZE = 3'd0;

assign m_axi_matrix_a_0_AWUSER = 1'd0;

assign m_axi_matrix_a_0_AWVALID = 1'b0;

assign m_axi_matrix_a_0_BREADY = 1'b0;

assign m_axi_matrix_a_0_WDATA = 16'd0;

assign m_axi_matrix_a_0_WID = 1'd0;

assign m_axi_matrix_a_0_WLAST = 1'b0;

assign m_axi_matrix_a_0_WSTRB = 2'd0;

assign m_axi_matrix_a_0_WUSER = 1'd0;

assign m_axi_matrix_a_0_WVALID = 1'b0;

assign m_axi_matrix_b_0_ARBURST = 2'd0;

assign m_axi_matrix_b_0_ARCACHE = 4'd0;

assign m_axi_matrix_b_0_ARID = 1'd0;

assign m_axi_matrix_b_0_ARLEN = 64'd1;

assign m_axi_matrix_b_0_ARLOCK = 2'd0;

assign m_axi_matrix_b_0_ARPROT = 3'd0;

assign m_axi_matrix_b_0_ARQOS = 4'd0;

assign m_axi_matrix_b_0_ARREGION = 4'd0;

assign m_axi_matrix_b_0_ARSIZE = 3'd0;

assign m_axi_matrix_b_0_ARUSER = 1'd0;

assign m_axi_matrix_b_0_AWADDR = 64'd0;

assign m_axi_matrix_b_0_AWBURST = 2'd0;

assign m_axi_matrix_b_0_AWCACHE = 4'd0;

assign m_axi_matrix_b_0_AWID = 1'd0;

assign m_axi_matrix_b_0_AWLEN = 32'd0;

assign m_axi_matrix_b_0_AWLOCK = 2'd0;

assign m_axi_matrix_b_0_AWPROT = 3'd0;

assign m_axi_matrix_b_0_AWQOS = 4'd0;

assign m_axi_matrix_b_0_AWREGION = 4'd0;

assign m_axi_matrix_b_0_AWSIZE = 3'd0;

assign m_axi_matrix_b_0_AWUSER = 1'd0;

assign m_axi_matrix_b_0_AWVALID = 1'b0;

assign m_axi_matrix_b_0_BREADY = 1'b0;

assign m_axi_matrix_b_0_WDATA = 16'd0;

assign m_axi_matrix_b_0_WID = 1'd0;

assign m_axi_matrix_b_0_WLAST = 1'b0;

assign m_axi_matrix_b_0_WSTRB = 2'd0;

assign m_axi_matrix_b_0_WUSER = 1'd0;

assign m_axi_matrix_b_0_WVALID = 1'b0;

assign offset_a_load_cast_fu_192_p1 = offset_a_load_reg_1883;

assign select_ln39_fu_345_p3 = ((xor_ln39_fu_339_p2[0:0] == 1'b1) ? 13'd0 : add_ln38_reg_1988);

assign sext_ln27_10_fu_1443_p1 = $signed(trunc_ln27_s_fu_1433_p4);

assign sext_ln27_11_fu_1483_p1 = $signed(trunc_ln27_10_fu_1473_p4);

assign sext_ln27_12_fu_1523_p1 = $signed(trunc_ln27_11_fu_1513_p4);

assign sext_ln27_13_fu_1563_p1 = $signed(trunc_ln27_12_fu_1553_p4);

assign sext_ln27_14_fu_1603_p1 = $signed(trunc_ln27_13_fu_1593_p4);

assign sext_ln27_15_fu_1643_p1 = $signed(trunc_ln27_14_fu_1633_p4);

assign sext_ln27_1_fu_519_p1 = $signed(trunc_ln27_1_fu_509_p4);

assign sext_ln27_2_fu_555_p1 = $signed(trunc_ln27_2_fu_545_p4);

assign sext_ln27_3_fu_583_p1 = $signed(trunc_ln27_3_fu_573_p4);

assign sext_ln27_4_fu_710_p1 = $signed(trunc_ln27_4_fu_700_p4);

assign sext_ln27_5_fu_1243_p1 = $signed(trunc_ln27_5_fu_1233_p4);

assign sext_ln27_6_fu_1283_p1 = $signed(trunc_ln27_6_fu_1273_p4);

assign sext_ln27_7_fu_1323_p1 = $signed(trunc_ln27_7_fu_1313_p4);

assign sext_ln27_8_fu_1363_p1 = $signed(trunc_ln27_8_fu_1353_p4);

assign sext_ln27_9_fu_1403_p1 = $signed(trunc_ln27_9_fu_1393_p4);

assign sext_ln27_fu_374_p1 = $signed(trunc_ln_fu_364_p4);

assign sext_ln28_10_fu_1463_p1 = $signed(trunc_ln28_s_fu_1453_p4);

assign sext_ln28_11_fu_1503_p1 = $signed(trunc_ln28_10_fu_1493_p4);

assign sext_ln28_12_fu_1543_p1 = $signed(trunc_ln28_11_fu_1533_p4);

assign sext_ln28_13_fu_1583_p1 = $signed(trunc_ln28_12_fu_1573_p4);

assign sext_ln28_14_fu_1623_p1 = $signed(trunc_ln28_13_fu_1613_p4);

assign sext_ln28_15_fu_1663_p1 = $signed(trunc_ln28_14_fu_1653_p4);

assign sext_ln28_1_fu_652_p1 = $signed(trunc_ln28_1_fu_642_p4);

assign sext_ln28_2_fu_851_p1 = $signed(trunc_ln28_2_fu_841_p4);

assign sext_ln28_3_fu_871_p1 = $signed(trunc_ln28_3_fu_861_p4);

assign sext_ln28_4_fu_730_p1 = $signed(trunc_ln28_4_fu_720_p4);

assign sext_ln28_5_fu_1263_p1 = $signed(trunc_ln28_5_fu_1253_p4);

assign sext_ln28_6_fu_1303_p1 = $signed(trunc_ln28_6_fu_1293_p4);

assign sext_ln28_7_fu_1343_p1 = $signed(trunc_ln28_7_fu_1333_p4);

assign sext_ln28_8_fu_1383_p1 = $signed(trunc_ln28_8_fu_1373_p4);

assign sext_ln28_9_fu_1423_p1 = $signed(trunc_ln28_9_fu_1413_p4);

assign sext_ln28_fu_499_p1 = $signed(trunc_ln2_fu_489_p4);

assign shl_ln1_fu_384_p3 = {{add_ln28_reg_2024}, {1'd0}};

assign shl_ln27_10_fu_1073_p3 = {{add_ln27_25_reg_2338}, {1'd0}};

assign shl_ln27_11_fu_1105_p3 = {{add_ln27_27_reg_2348}, {1'd0}};

assign shl_ln27_12_fu_1137_p3 = {{add_ln27_29_reg_2358}, {1'd0}};

assign shl_ln27_13_fu_1169_p3 = {{add_ln27_31_reg_2368}, {1'd0}};

assign shl_ln27_14_fu_1201_p3 = {{add_ln27_33_reg_2378}, {1'd0}};

assign shl_ln27_1_fu_401_p3 = {{add_ln27_3_reg_2029}, {1'd0}};

assign shl_ln27_2_fu_425_p3 = {{add_ln27_6_reg_2054}, {1'd0}};

assign shl_ln27_3_fu_449_p3 = {{add_ln27_9_reg_2059}, {1'd0}};

assign shl_ln27_4_fu_601_p3 = {{add_ln27_11_reg_2159}, {1'd0}};

assign shl_ln27_5_fu_881_p3 = {{add_ln27_13_reg_2278}, {1'd0}};

assign shl_ln27_6_fu_913_p3 = {{add_ln27_15_reg_2288}, {1'd0}};

assign shl_ln27_7_fu_945_p3 = {{add_ln27_17_reg_2298}, {1'd0}};

assign shl_ln27_8_fu_977_p3 = {{add_ln27_19_reg_2308}, {1'd0}};

assign shl_ln27_9_fu_1009_p3 = {{add_ln27_21_reg_2318}, {1'd0}};

assign shl_ln27_s_fu_1041_p3 = {{add_ln27_23_reg_2328}, {1'd0}};

assign shl_ln28_10_fu_1089_p3 = {{add_ln28_25_reg_2343}, {1'd0}};

assign shl_ln28_11_fu_1121_p3 = {{add_ln28_27_reg_2353}, {1'd0}};

assign shl_ln28_12_fu_1153_p3 = {{add_ln28_29_reg_2363}, {1'd0}};

assign shl_ln28_13_fu_1185_p3 = {{add_ln28_31_reg_2373}, {1'd0}};

assign shl_ln28_14_fu_1217_p3 = {{add_ln28_33_reg_2383}, {1'd0}};

assign shl_ln28_1_fu_529_p3 = {{add_ln28_3_reg_2124}, {1'd0}};

assign shl_ln28_2_fu_665_p3 = {{add_ln28_6_reg_2208}, {1'd0}};

assign shl_ln28_3_fu_684_p3 = {{add_ln28_9_reg_2219}, {1'd0}};

assign shl_ln28_4_fu_617_p3 = {{add_ln28_11_reg_2164}, {1'd0}};

assign shl_ln28_5_fu_897_p3 = {{add_ln28_13_reg_2283}, {1'd0}};

assign shl_ln28_6_fu_929_p3 = {{add_ln28_15_reg_2293}, {1'd0}};

assign shl_ln28_7_fu_961_p3 = {{add_ln28_17_reg_2303}, {1'd0}};

assign shl_ln28_8_fu_993_p3 = {{add_ln28_19_reg_2313}, {1'd0}};

assign shl_ln28_9_fu_1025_p3 = {{add_ln28_21_reg_2323}, {1'd0}};

assign shl_ln28_s_fu_1057_p3 = {{add_ln28_23_reg_2333}, {1'd0}};

assign shl_ln_fu_258_p3 = {{add_ln27_reg_1959}, {1'd0}};

assign size_cast1_fu_160_p1 = size;

assign size_cast3_fu_156_p1 = size;

assign trunc_ln27_10_fu_1473_p4 = {{grp_fu_1084_p2[63:1]}};

assign trunc_ln27_11_fu_1513_p4 = {{grp_fu_1116_p2[63:1]}};

assign trunc_ln27_12_fu_1553_p4 = {{grp_fu_1148_p2[63:1]}};

assign trunc_ln27_13_fu_1593_p4 = {{grp_fu_1180_p2[63:1]}};

assign trunc_ln27_14_fu_1633_p4 = {{grp_fu_1212_p2[63:1]}};

assign trunc_ln27_1_fu_509_p4 = {{grp_fu_412_p2[63:1]}};

assign trunc_ln27_2_fu_545_p4 = {{grp_fu_436_p2[63:1]}};

assign trunc_ln27_3_fu_573_p4 = {{grp_fu_460_p2[63:1]}};

assign trunc_ln27_4_fu_700_p4 = {{grp_fu_612_p2[63:1]}};

assign trunc_ln27_5_fu_1233_p4 = {{grp_fu_892_p2[63:1]}};

assign trunc_ln27_6_fu_1273_p4 = {{grp_fu_924_p2[63:1]}};

assign trunc_ln27_7_fu_1313_p4 = {{grp_fu_956_p2[63:1]}};

assign trunc_ln27_8_fu_1353_p4 = {{grp_fu_988_p2[63:1]}};

assign trunc_ln27_9_fu_1393_p4 = {{grp_fu_1020_p2[63:1]}};

assign trunc_ln27_fu_322_p1 = grp_fu_240_p2[28:0];

assign trunc_ln27_s_fu_1433_p4 = {{grp_fu_1052_p2[63:1]}};

assign trunc_ln28_10_fu_1493_p4 = {{grp_fu_1100_p2[63:1]}};

assign trunc_ln28_11_fu_1533_p4 = {{grp_fu_1132_p2[63:1]}};

assign trunc_ln28_12_fu_1573_p4 = {{grp_fu_1164_p2[63:1]}};

assign trunc_ln28_13_fu_1613_p4 = {{grp_fu_1196_p2[63:1]}};

assign trunc_ln28_14_fu_1653_p4 = {{grp_fu_1228_p2[63:1]}};

assign trunc_ln28_1_fu_642_p4 = {{grp_fu_540_p2[63:1]}};

assign trunc_ln28_2_fu_841_p4 = {{grp_fu_676_p2[63:1]}};

assign trunc_ln28_3_fu_861_p4 = {{grp_fu_695_p2[63:1]}};

assign trunc_ln28_4_fu_720_p4 = {{grp_fu_628_p2[63:1]}};

assign trunc_ln28_5_fu_1253_p4 = {{grp_fu_908_p2[63:1]}};

assign trunc_ln28_6_fu_1293_p4 = {{grp_fu_940_p2[63:1]}};

assign trunc_ln28_7_fu_1333_p4 = {{grp_fu_972_p2[63:1]}};

assign trunc_ln28_8_fu_1373_p4 = {{grp_fu_1004_p2[63:1]}};

assign trunc_ln28_9_fu_1413_p4 = {{grp_fu_1036_p2[63:1]}};

assign trunc_ln28_s_fu_1453_p4 = {{grp_fu_1068_p2[63:1]}};

assign trunc_ln2_fu_489_p4 = {{grp_fu_395_p2[63:1]}};

assign trunc_ln_fu_364_p4 = {{grp_fu_269_p2[63:1]}};

assign xor_ln39_fu_339_p2 = (icmp_ln39_fu_334_p2 ^ 1'd1);

assign zext_ln27_10_fu_311_p1 = add_ln27_8_reg_1978;

assign zext_ln27_2_fu_200_p1 = offset_a_load_reg_1883;

assign zext_ln27_3_fu_227_p1 = add_ln27_2_reg_1935;

assign zext_ln27_4_fu_283_p1 = add_ln27_2_reg_1935;

assign zext_ln27_6_fu_300_p1 = add_ln27_5_reg_1972;

assign zext_ln27_7_fu_303_p1 = add_ln27_5_reg_1972;

assign zext_ln27_9_fu_446_p1 = add_ln27_8_reg_1978;

assign zext_ln27_fu_633_p1 = offset_a_load_reg_1883;

assign zext_ln28_10_fu_681_p1 = add_ln28_8_reg_2153;

assign zext_ln28_11_fu_593_p1 = add_ln28_8_reg_2153;

assign zext_ln28_1_fu_275_p1 = bcol_load_reg_1907;

assign zext_ln28_2_fu_291_p1 = bcol_load_reg_1907;

assign zext_ln28_4_fu_639_p1 = add_ln28_2_reg_2040;

assign zext_ln28_5_fu_417_p1 = add_ln28_2_reg_2040;

assign zext_ln28_7_fu_662_p1 = add_ln28_5_reg_2134;

assign zext_ln28_8_fu_565_p1 = add_ln28_5_reg_2134;

assign zext_ln28_fu_636_p1 = bcol_load_reg_1907;

assign zext_ln33_fu_209_p1 = add_ln32_reg_1901;

assign zext_ln36_fu_245_p1 = add_ln35_reg_1945;

assign zext_ln39_fu_331_p1 = add_ln38_reg_1988;

always @ (posedge ap_clk) begin
    size_cast3_reg_1867[29:16] <= 14'b00000000000000;
    size_cast1_reg_1877[28:16] <= 13'b0000000000000;
    arow_load_cast17_reg_1895[13] <= 1'b0;
    offset_a_load_cast_reg_1922[28:13] <= 16'b0000000000000000;
    zext_ln27_2_reg_1929[13] <= 1'b0;
    zext_ln27_3_reg_1964[29:14] <= 16'b0000000000000000;
    zext_ln28_1_reg_2019[28:13] <= 16'b0000000000000000;
    zext_ln28_2_reg_2034[13] <= 1'b0;
    zext_ln27_6_reg_2046[29:14] <= 16'b0000000000000000;
    zext_ln27_9_reg_2140[29:14] <= 16'b0000000000000000;
end

endmodule //MatrixMult_matrixSlicer
