// Seed: 1313895473
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
  tri1 id_9;
  assign id_9 = id_1;
  wire id_10;
  integer id_11 (
      id_4 >= 1'b0,
      id_9,
      id_7
  );
  wire id_12;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    input tri0 id_2,
    output tri0 id_3,
    output tri id_4,
    output tri0 id_5,
    input wand id_6
);
  wire id_8;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8, id_8
  );
  reg id_9;
  initial begin
    id_9 <= 1'b0;
    fork
      $display;
    join
  end
endmodule
