

================================================================
== Vivado HLS Report for 'targeted_function'
================================================================
* Date:           Fri Jan 22 12:31:48 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        hls
* Solution:       multiplier
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.08|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|    5|    6|    6|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      4|     182|    296|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      1|
|Register         |        -|      -|       6|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     188|    297|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+-------+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------------+------------------------------------+---------+-------+-----+-----+
    |targeted_function_mul_32s_32s_32_6_U0  |targeted_function_mul_32s_32s_32_6  |        0|      4|    0|    0|
    |targeted_function_rm_s_axi_U           |targeted_function_rm_s_axi          |        0|      0|  182|  296|
    +---------------------------------------+------------------------------------+---------+-------+-----+-----+
    |Total                                  |                                    |        0|      4|  182|  296|
    +---------------------------------------+------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          7|    1|          7|
    +-----------+----+-----------+-----+-----------+
    |Total      |   1|          7|    1|          7|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  6|   0|    6|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  6|   0|    6|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------+-----+-----+------------+-------------------+--------------+
|s_axi_rm_AWVALID  |  in |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_AWREADY  | out |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_AWADDR   |  in |    6|    s_axi   |         rm        |    pointer   |
|s_axi_rm_WVALID   |  in |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_WREADY   | out |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_WDATA    |  in |   32|    s_axi   |         rm        |    pointer   |
|s_axi_rm_WSTRB    |  in |    4|    s_axi   |         rm        |    pointer   |
|s_axi_rm_ARVALID  |  in |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_ARREADY  | out |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_ARADDR   |  in |    6|    s_axi   |         rm        |    pointer   |
|s_axi_rm_RVALID   | out |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_RREADY   |  in |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_RDATA    | out |   32|    s_axi   |         rm        |    pointer   |
|s_axi_rm_RRESP    | out |    2|    s_axi   |         rm        |    pointer   |
|s_axi_rm_BVALID   | out |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_BREADY   |  in |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_BRESP    | out |    2|    s_axi   |         rm        |    pointer   |
|ap_clk            |  in |    1| ap_ctrl_hs | targeted_function | return value |
|ap_rst_n          |  in |    1| ap_ctrl_hs | targeted_function | return value |
|interrupt         | out |    1| ap_ctrl_hs | targeted_function | return value |
+------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 7.08ns
ST_1: input_001_read [1/1] 1.00ns
:5  %input_001_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_001) nounwind

ST_1: input_000_read [1/1] 1.00ns
:6  %input_000_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_000) nounwind

ST_1: output_000_assign [6/6] 6.08ns
:11  %output_000_assign = mul nsw i32 %input_001_read, %input_000_read


 <State 2>: 6.08ns
ST_2: output_000_assign [5/6] 6.08ns
:11  %output_000_assign = mul nsw i32 %input_001_read, %input_000_read


 <State 3>: 6.08ns
ST_3: output_000_assign [4/6] 6.08ns
:11  %output_000_assign = mul nsw i32 %input_001_read, %input_000_read


 <State 4>: 6.08ns
ST_4: output_000_assign [3/6] 6.08ns
:11  %output_000_assign = mul nsw i32 %input_001_read, %input_000_read


 <State 5>: 6.08ns
ST_5: output_000_assign [2/6] 6.08ns
:11  %output_000_assign = mul nsw i32 %input_001_read, %input_000_read


 <State 6>: 7.08ns
ST_6: stg_14 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %input_000) nounwind, !map !0

ST_6: stg_15 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %input_001) nounwind, !map !6

ST_6: stg_16 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_000) nounwind, !map !10

ST_6: stg_17 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !16

ST_6: stg_18 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @targeted_function_str) nounwind

ST_6: stg_19 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i32* %output_000, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [3 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_6: stg_20 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i32 %input_001, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [3 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_6: stg_21 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i32 %input_000, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [3 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_6: stg_22 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [3 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_6: output_000_assign [1/6] 6.08ns
:11  %output_000_assign = mul nsw i32 %input_001_read, %input_000_read

ST_6: stg_24 [1/1] 1.00ns
:12  call void @_ssdm_op_Write.s_axilite.i32P(i32* %output_000, i32 %output_000_assign) nounwind

ST_6: stg_25 [1/1] 0.00ns
:13  ret i32 0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_000]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xc6019caff0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_001]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xc6019c9850; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_000]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xc6019cab70; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_001_read    (read         ) [ 0011111]
input_000_read    (read         ) [ 0011111]
stg_14            (specbitsmap  ) [ 0000000]
stg_15            (specbitsmap  ) [ 0000000]
stg_16            (specbitsmap  ) [ 0000000]
stg_17            (specbitsmap  ) [ 0000000]
stg_18            (spectopmodule) [ 0000000]
stg_19            (specinterface) [ 0000000]
stg_20            (specinterface) [ 0000000]
stg_21            (specinterface) [ 0000000]
stg_22            (specinterface) [ 0000000]
output_000_assign (mul          ) [ 0000000]
stg_24            (write        ) [ 0000000]
stg_25            (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_000">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_000"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_001">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_001"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_000">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_000"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="targeted_function_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="input_001_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_001_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="input_000_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_000_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="stg_24_write_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="0" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="0" index="2" bw="32" slack="0"/>
<pin id="42" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_24/6 "/>
</bind>
</comp>

<comp id="45" class="1004" name="grp_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="32" slack="0"/>
<pin id="47" dir="0" index="1" bw="32" slack="0"/>
<pin id="48" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="output_000_assign/1 "/>
</bind>
</comp>

<comp id="52" class="1005" name="input_001_read_reg_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="1"/>
<pin id="54" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_001_read "/>
</bind>
</comp>

<comp id="57" class="1005" name="input_000_read_reg_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="1"/>
<pin id="59" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_000_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="6" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="2" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="43"><net_src comp="24" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="4" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="45" pin="2"/><net_sink comp="38" pin=2"/></net>

<net id="50"><net_src comp="26" pin="2"/><net_sink comp="45" pin=0"/></net>

<net id="51"><net_src comp="32" pin="2"/><net_sink comp="45" pin=1"/></net>

<net id="55"><net_src comp="26" pin="2"/><net_sink comp="52" pin=0"/></net>

<net id="56"><net_src comp="52" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="60"><net_src comp="32" pin="2"/><net_sink comp="57" pin=0"/></net>

<net id="61"><net_src comp="57" pin="1"/><net_sink comp="45" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_000 | {6 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
		stg_24 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|    mul   |         grp_fu_45         |    4    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   read   | input_001_read_read_fu_26 |    0    |    0    |    0    |
|          | input_000_read_read_fu_32 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |     stg_24_write_fu_38    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    4    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|input_000_read_reg_57|   32   |
|input_001_read_reg_52|   32   |
+---------------------+--------+
|        Total        |   64   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_45 |  p0  |   2  |  32  |   64   ||    32   |
| grp_fu_45 |  p1  |   2  |  32  |   64   ||    32   |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   128  ||  3.142  ||    64   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |    0   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   64   |
|  Register |    -   |    -   |   64   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    3   |   64   |   64   |
+-----------+--------+--------+--------+--------+
