{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port ddr3_sdram -pg 1 -y 290 -defaultsOSRD
preplace port sys_clock -pg 1 -y -50 -defaultsOSRD
preplace port usb_uart -pg 1 -y 540 -defaultsOSRD
preplace port reset -pg 1 -y -100 -defaultsOSRD
preplace inst rst_clk_wiz_0_100M -pg 1 -lvl 4 -y -20 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 5 -y 330 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 5 -y 60 -defaultsOSRD
preplace inst Smallpond_axi4_master_interface_0 -pg 1 -lvl 2 -y 400 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -y 750 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 5 -y 550 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 3 -y -60 -defaultsOSRD
preplace inst sp_axi4_interface_tb_0 -pg 1 -lvl 1 -y 390 -defaultsOSRD
preplace netloc Smallpond_axi4_master_interface_0_sp_data_out 1 0 3 -270 260 NJ 260 460
preplace netloc mig_7series_0_mmcm_locked 1 4 2 1310 150 1680
preplace netloc clk_wiz_0_locked 1 3 1 740
preplace netloc mig_7series_0_DDR3 1 5 1 N
preplace netloc sp_axi4_interface_tb_0_sp_data_out 1 1 1 60
preplace netloc Smallpond_axi4_master_interface_0_M00_AXI 1 2 2 NJ 370 710
preplace netloc sp_axi4_interface_tb_0_sp_read 1 1 1 60
preplace netloc sys_clock_1 1 0 3 NJ -50 N -50 N
preplace netloc sp_axi4_interface_tb_0_sp_addr 1 1 1 60
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 3 3 750 1170 1310J 430 1700
preplace netloc mig_7series_0_ui_clk 1 3 3 740 900 1280 420 1670
preplace netloc Smallpond_axi4_master_interface_0_sp_error 1 0 3 -280 270 NJ 270 470
preplace netloc clk_wiz_0_clk_out1 1 1 4 60 520 N 520 720 910 1300
preplace netloc axi_uartlite_0_UART 1 5 1 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 1270
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 4 2 1310 160 1690
preplace netloc axi_interconnect_0_M01_AXI 1 4 1 1290
preplace netloc Smallpond_axi4_master_interface_0_sp_over 1 0 3 -260 280 NJ 280 450
preplace netloc rst_clk_wiz_0_100M_interconnect_aresetn 1 3 2 740 80 1250
preplace netloc rst_clk_wiz_0_100M_peripheral_aresetn 1 1 4 70 750 N 750 730 890 1260
preplace netloc reset_1 1 0 5 N -100 N -100 470 -120 750 70 1300
preplace netloc sp_axi4_interface_tb_0_sp_op_len 1 1 1 60
preplace netloc sp_axi4_interface_tb_0_sp_write 1 1 1 60
preplace netloc sp_axi4_interface_tb_0_sp_sign_extend 1 1 1 60
levelinfo -pg 1 -300 -100 290 610 1070 1490 1720 -top -540 -bot 1440
",
}
{
   da_board_cnt: "1",
   da_clkrst_cnt: "11",
}
