#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Nov  5 20:27:47 2024
# Process ID: 1748
# Current directory: C:/My Xillinx/Vivado/afe7225/project_adc_capture
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7872 C:\My Xillinx\Vivado\afe7225\project_adc_capture\project_adc_capture.xpr
# Log file: C:/My Xillinx/Vivado/afe7225/project_adc_capture/vivado.log
# Journal file: C:/My Xillinx/Vivado/afe7225/project_adc_capture\vivado.jou
# Running On: DESKTOP-KKO2LTN, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 17096 MB
#-----------------------------------------------------------
start_gui
open_project {C:/My Xillinx/Vivado/afe7225/project_adc_capture/project_adc_capture.xpr}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/muoin/OneDrive - Hanoi University of Science and Technology/Desktop/DATA_processing/vivado/adc_capture_ip/component.xml}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/muoin/OneDrive - Hanoi University of Science and Technology/Desktop/DATA_processing/vivado/adc_capture_ip/component.xml}}
create_bd_design "ILA"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
endgroup
set_property -dict [list CONFIG.C_PROBE1_WIDTH {12} CONFIG.C_PROBE0_WIDTH {12} CONFIG.C_DATA_DEPTH {65536} CONFIG.C_NUM_OF_PROBES {4} CONFIG.C_ENABLE_ILA_AXI_MON {false} CONFIG.C_MONITOR_TYPE {Native}] [get_bd_cells ila_0]
startgroup
make_bd_pins_external  [get_bd_cells ila_0]
make_bd_intf_pins_external  [get_bd_cells ila_0]
endgroup
set_property name CLK [get_bd_ports clk_0]
set_property NAME DA_out [get_bd_ports /probe0_0]
set_property NAME DB_out [get_bd_ports /probe1_0]
set_property NAME DCLK_done [get_bd_ports /probe2_0]
set_property NAME FCLK_done [get_bd_ports /probe3_0]
generate_target all [get_files  {{C:/My Xillinx/Vivado/afe7225/project_adc_capture/project_adc_capture.srcs/sources_1/bd/ILA/ILA.bd}}]
catch { config_ip_cache -export [get_ips -all ILA_ila_0_0] }
export_ip_user_files -of_objects [get_files {{C:/My Xillinx/Vivado/afe7225/project_adc_capture/project_adc_capture.srcs/sources_1/bd/ILA/ILA.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/My Xillinx/Vivado/afe7225/project_adc_capture/project_adc_capture.srcs/sources_1/bd/ILA/ILA.bd}}]
launch_runs ILA_ila_0_0_synth_1 -jobs 4 -scripts_only
wait_on_run ILA_ila_0_0_synth_1
export_simulation -of_objects [get_files {{C:/My Xillinx/Vivado/afe7225/project_adc_capture/project_adc_capture.srcs/sources_1/bd/ILA/ILA.bd}}] -directory {C:/My Xillinx/Vivado/afe7225/project_adc_capture/project_adc_capture.ip_user_files/sim_scripts} -ip_user_files_dir {C:/My Xillinx/Vivado/afe7225/project_adc_capture/project_adc_capture.ip_user_files} -ipstatic_source_dir {C:/My Xillinx/Vivado/afe7225/project_adc_capture/project_adc_capture.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/My Xillinx/Vivado/afe7225/project_adc_capture/project_adc_capture.cache/compile_simlib/modelsim} {questa=C:/My Xillinx/Vivado/afe7225/project_adc_capture/project_adc_capture.cache/compile_simlib/questa} {riviera=C:/My Xillinx/Vivado/afe7225/project_adc_capture/project_adc_capture.cache/compile_simlib/riviera} {activehdl=C:/My Xillinx/Vivado/afe7225/project_adc_capture/project_adc_capture.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
make_wrapper -files [get_files {{C:/My Xillinx/Vivado/afe7225/project_adc_capture/project_adc_capture.srcs/sources_1/bd/ILA/ILA.bd}}] -top
add_files -norecurse {{c:/My Xillinx/Vivado/afe7225/project_adc_capture/project_adc_capture.gen/sources_1/bd/ILA/hdl/ILA_wrapper.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{c:/My Xillinx/Vivado/afe7225/project_adc_capture/project_adc_capture.gen/sources_1/bd/ILA/hdl/ILA_wrapper.vhd}}] -no_script -reset -force -quiet
remove_files  {{c:/My Xillinx/Vivado/afe7225/project_adc_capture/project_adc_capture.gen/sources_1/bd/ILA/hdl/ILA_wrapper.vhd}}
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
import_files -norecurse {{C:/My Xillinx/Vivado/afe7225/Final_adc_capture - Copy/Final_adc_capture.srcs/sources_1/new/TOP_ADC_DATA_CAPTURING.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
