;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 04/04/2014 04:26:23 a.m.
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x1FFC2000  	536879100
0x0004	0x0F850000  	3973
0x0008	0x0F7D0000  	3965
0x000C	0x0F7D0000  	3965
0x0010	0x0F7D0000  	3965
0x0014	0x0F7D0000  	3965
0x0018	0x0F7D0000  	3965
0x001C	0x0F7D0000  	3965
0x0020	0x0F7D0000  	3965
0x0024	0x0F7D0000  	3965
0x0028	0x0F7D0000  	3965
0x002C	0x0F7D0000  	3965
0x0030	0x0F7D0000  	3965
0x0034	0x0F7D0000  	3965
0x0038	0x0F7D0000  	3965
0x003C	0x0F7D0000  	3965
0x0040	0x0F7D0000  	3965
0x0044	0x0F7D0000  	3965
0x0048	0x0F7D0000  	3965
0x004C	0x0F7D0000  	3965
0x0050	0x0F7D0000  	3965
0x0054	0x0F7D0000  	3965
0x0058	0x0F7D0000  	3965
0x005C	0x0F7D0000  	3965
0x0060	0x0F7D0000  	3965
0x0064	0x0F7D0000  	3965
0x0068	0x0F7D0000  	3965
0x006C	0x0F7D0000  	3965
0x0070	0x0F7D0000  	3965
0x0074	0x0F7D0000  	3965
0x0078	0x0F7D0000  	3965
0x007C	0x0F7D0000  	3965
0x0080	0x0F7D0000  	3965
0x0084	0x0F7D0000  	3965
0x0088	0x0F7D0000  	3965
0x008C	0x0F7D0000  	3965
0x0090	0x0F7D0000  	3965
0x0094	0x0F7D0000  	3965
0x0098	0x0F7D0000  	3965
0x009C	0x0F7D0000  	3965
0x00A0	0x0F7D0000  	3965
0x00A4	0x0F7D0000  	3965
0x00A8	0x0F7D0000  	3965
0x00AC	0x0F7D0000  	3965
0x00B0	0x0F7D0000  	3965
0x00B4	0x0F7D0000  	3965
0x00B8	0x0F7D0000  	3965
0x00BC	0x0F7D0000  	3965
0x00C0	0x0F7D0000  	3965
0x00C4	0x0F7D0000  	3965
0x00C8	0x0F7D0000  	3965
0x00CC	0x0F7D0000  	3965
0x00D0	0x0F7D0000  	3965
0x00D4	0x0F7D0000  	3965
0x00D8	0x0F7D0000  	3965
0x00DC	0x0F7D0000  	3965
0x00E0	0x0F7D0000  	3965
0x00E4	0x0F7D0000  	3965
0x00E8	0x0F7D0000  	3965
0x00EC	0x0F7D0000  	3965
0x00F0	0x0F7D0000  	3965
0x00F4	0x0F7D0000  	3965
0x00F8	0x0F7D0000  	3965
0x00FC	0x0F7D0000  	3965
0x0100	0x0F7D0000  	3965
0x0104	0x0F7D0000  	3965
0x0108	0x0F7D0000  	3965
0x010C	0x0F7D0000  	3965
0x0110	0x0F7D0000  	3965
0x0114	0x0F7D0000  	3965
0x0118	0x0F7D0000  	3965
0x011C	0x0F7D0000  	3965
0x0120	0x0F7D0000  	3965
0x0124	0x0F7D0000  	3965
0x0128	0x0F7D0000  	3965
0x012C	0x0F7D0000  	3965
0x0130	0x0F7D0000  	3965
; end of ____SysVT
_main:
;Practica5.c, 19 :: 		void main(){
0x0F84	0xF000F81E  BL	4036
0x0F88	0xF000F8BC  BL	4356
0x0F8C	0xF7FFFFEC  BL	3944
0x0F90	0xF000F878  BL	4228
;Practica5.c, 20 :: 		Lcd_Init();
0x0F94	0xF7FFFDF4  BL	_Lcd_Init+0
;Practica5.c, 21 :: 		Config_ptos();
0x0F98	0xF7FFFDD8  BL	_Config_ptos+0
;Practica5.c, 22 :: 		Config_adc();
0x0F9C	0xF7FFFDC8  BL	_Config_adc+0
;Practica5.c, 23 :: 		Lcd_Cmd(_LCD_CLEAR);               // Clear display
0x0FA0	0x2001    MOVS	R0, #1
0x0FA2	0xF7FFFF7B  BL	_Lcd_Cmd+0
;Practica5.c, 24 :: 		Lcd_Cmd(_LCD_CURSOR_OFF);
0x0FA6	0x200C    MOVS	R0, #12
0x0FA8	0xF7FFFF78  BL	_Lcd_Cmd+0
;Practica5.c, 25 :: 		Lcd_Out(1, 1, "Voltaje:");
0x0FAC	0x4804    LDR	R0, [PC, #16]
0x0FAE	0x4602    MOV	R2, R0
0x0FB0	0x2101    MOVS	R1, #1
0x0FB2	0x2001    MOVS	R0, #1
0x0FB4	0xF7FFFF38  BL	_Lcd_Out+0
;Practica5.c, 26 :: 		while(1){
L_main0:
;Practica5.c, 27 :: 		Proceso();
0x0FB8	0xF7FFFF08  BL	_Proceso+0
;Practica5.c, 28 :: 		}
0x0FBC	0xE7FC    B	L_main0
;Practica5.c, 29 :: 		}
L_end_main:
L__main_end_loop:
0x0FBE	0xE7FE    B	L__main_end_loop
0x0FC0	0x00092000  	?lstr1_Practica5+0
; end of _main
_Lcd_Init:
;__Lib_Lcd.c, 77 :: 		
0x0B80	0xB086    SUB	SP, SP, #24
0x0B82	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Lcd.c, 80 :: 		
0x0B86	0xF640400C  MOVW	R0, #lo_addr(LCD_EN+0)
;__Lib_Lcd.c, 81 :: 		
0x0B8A	0xF2C40001  MOVT	R0, #hi_addr(LCD_EN+0)
;__Lib_Lcd.c, 82 :: 		
0x0B8E	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 83 :: 		
0x0B92	0xEA4F21C1  LSL	R1, R1, BitPos(LCD_EN+0)
;__Lib_Lcd.c, 85 :: 		
0x0B96	0x4A85    LDR	R2, [PC, #532]
0x0B98	0xB289    UXTH	R1, R1
0x0B9A	0xF7FFFDEB  BL	_GPIO_Config+0
;__Lib_Lcd.c, 88 :: 		
0x0B9E	0xF640400C  MOVW	R0, #lo_addr(LCD_RS+0)
;__Lib_Lcd.c, 89 :: 		
0x0BA2	0xF2C40001  MOVT	R0, #hi_addr(LCD_RS+0)
;__Lib_Lcd.c, 90 :: 		
0x0BA6	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 91 :: 		
0x0BAA	0xEA4F2181  LSL	R1, R1, BitPos(LCD_RS+0)
;__Lib_Lcd.c, 93 :: 		
0x0BAE	0x4A7F    LDR	R2, [PC, #508]
0x0BB0	0xB289    UXTH	R1, R1
0x0BB2	0xF7FFFDDF  BL	_GPIO_Config+0
;__Lib_Lcd.c, 96 :: 		
0x0BB6	0xF640400C  MOVW	R0, #lo_addr(LCD_D4+0)
;__Lib_Lcd.c, 97 :: 		
0x0BBA	0xF2C40001  MOVT	R0, #hi_addr(LCD_D4+0)
;__Lib_Lcd.c, 98 :: 		
0x0BBE	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 99 :: 		
0x0BC2	0xEA4F3101  LSL	R1, R1, BitPos(LCD_D4+0)
;__Lib_Lcd.c, 101 :: 		
0x0BC6	0x4A79    LDR	R2, [PC, #484]
0x0BC8	0xB289    UXTH	R1, R1
0x0BCA	0xF7FFFDD3  BL	_GPIO_Config+0
;__Lib_Lcd.c, 104 :: 		
0x0BCE	0xF640400C  MOVW	R0, #lo_addr(LCD_D5+0)
;__Lib_Lcd.c, 105 :: 		
0x0BD2	0xF2C40001  MOVT	R0, #hi_addr(LCD_D5+0)
;__Lib_Lcd.c, 106 :: 		
0x0BD6	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 107 :: 		
0x0BDA	0xEA4F3141  LSL	R1, R1, BitPos(LCD_D5+0)
;__Lib_Lcd.c, 109 :: 		
0x0BDE	0x4A73    LDR	R2, [PC, #460]
0x0BE0	0xB289    UXTH	R1, R1
0x0BE2	0xF7FFFDC7  BL	_GPIO_Config+0
;__Lib_Lcd.c, 112 :: 		
0x0BE6	0xF640400C  MOVW	R0, #lo_addr(LCD_D6+0)
;__Lib_Lcd.c, 113 :: 		
0x0BEA	0xF2C40001  MOVT	R0, #hi_addr(LCD_D6+0)
;__Lib_Lcd.c, 114 :: 		
0x0BEE	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 115 :: 		
0x0BF2	0xEA4F3181  LSL	R1, R1, BitPos(LCD_D6+0)
;__Lib_Lcd.c, 117 :: 		
0x0BF6	0x4A6D    LDR	R2, [PC, #436]
0x0BF8	0xB289    UXTH	R1, R1
0x0BFA	0xF7FFFDBB  BL	_GPIO_Config+0
;__Lib_Lcd.c, 120 :: 		
0x0BFE	0xF640400C  MOVW	R0, #lo_addr(LCD_D7+0)
;__Lib_Lcd.c, 121 :: 		
0x0C02	0xF2C40001  MOVT	R0, #hi_addr(LCD_D7+0)
;__Lib_Lcd.c, 122 :: 		
0x0C06	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 123 :: 		
0x0C0A	0xEA4F31C1  LSL	R1, R1, BitPos(LCD_D7+0)
;__Lib_Lcd.c, 125 :: 		
0x0C0E	0x4A67    LDR	R2, [PC, #412]
0x0C10	0xB289    UXTH	R1, R1
0x0C12	0xF7FFFDAF  BL	_GPIO_Config+0
;__Lib_Lcd.c, 127 :: 		
0x0C16	0x2100    MOVS	R1, #0
0x0C18	0xB249    SXTB	R1, R1
0x0C1A	0x4865    LDR	R0, [PC, #404]
0x0C1C	0x9005    STR	R0, [SP, #20]
0x0C1E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 128 :: 		
0x0C20	0x4864    LDR	R0, [PC, #400]
0x0C22	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 129 :: 		
0x0C24	0x4864    LDR	R0, [PC, #400]
0x0C26	0x9004    STR	R0, [SP, #16]
0x0C28	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 130 :: 		
0x0C2A	0x4864    LDR	R0, [PC, #400]
0x0C2C	0x9003    STR	R0, [SP, #12]
0x0C2E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 131 :: 		
0x0C30	0x4863    LDR	R0, [PC, #396]
0x0C32	0x9002    STR	R0, [SP, #8]
0x0C34	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 132 :: 		
0x0C36	0x4863    LDR	R0, [PC, #396]
0x0C38	0x9001    STR	R0, [SP, #4]
0x0C3A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 134 :: 		
0x0C3C	0xF7FFFE94  BL	_Delay_5500us+0
;__Lib_Lcd.c, 135 :: 		
0x0C40	0xF7FFFE92  BL	_Delay_5500us+0
;__Lib_Lcd.c, 136 :: 		
0x0C44	0xF7FFFE90  BL	_Delay_5500us+0
;__Lib_Lcd.c, 139 :: 		
0x0C48	0x2101    MOVS	R1, #1
0x0C4A	0xB249    SXTB	R1, R1
0x0C4C	0x485C    LDR	R0, [PC, #368]
0x0C4E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 140 :: 		
0x0C50	0x9801    LDR	R0, [SP, #4]
0x0C52	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 141 :: 		
0x0C54	0x9805    LDR	R0, [SP, #20]
0x0C56	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 142 :: 		
0x0C58	0xF7FFFD68  BL	_Delay_1us+0
;__Lib_Lcd.c, 143 :: 		
0x0C5C	0x2100    MOVS	R1, #0
0x0C5E	0xB249    SXTB	R1, R1
0x0C60	0x4853    LDR	R0, [PC, #332]
0x0C62	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 144 :: 		
0x0C64	0xF7FFFE80  BL	_Delay_5500us+0
;__Lib_Lcd.c, 146 :: 		
0x0C68	0x2101    MOVS	R1, #1
0x0C6A	0xB249    SXTB	R1, R1
0x0C6C	0x4850    LDR	R0, [PC, #320]
0x0C6E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 147 :: 		
0x0C70	0xF7FFFD5C  BL	_Delay_1us+0
;__Lib_Lcd.c, 148 :: 		
0x0C74	0x2100    MOVS	R1, #0
0x0C76	0xB249    SXTB	R1, R1
0x0C78	0x484D    LDR	R0, [PC, #308]
0x0C7A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 149 :: 		
0x0C7C	0xF7FFFE74  BL	_Delay_5500us+0
;__Lib_Lcd.c, 151 :: 		
0x0C80	0x2101    MOVS	R1, #1
0x0C82	0xB249    SXTB	R1, R1
0x0C84	0x484A    LDR	R0, [PC, #296]
0x0C86	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 152 :: 		
0x0C88	0xF7FFFD50  BL	_Delay_1us+0
;__Lib_Lcd.c, 153 :: 		
0x0C8C	0x2100    MOVS	R1, #0
0x0C8E	0xB249    SXTB	R1, R1
0x0C90	0x4847    LDR	R0, [PC, #284]
0x0C92	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 154 :: 		
0x0C94	0xF7FFFE68  BL	_Delay_5500us+0
;__Lib_Lcd.c, 157 :: 		
0x0C98	0x2100    MOVS	R1, #0
0x0C9A	0xB249    SXTB	R1, R1
0x0C9C	0x4849    LDR	R0, [PC, #292]
0x0C9E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 158 :: 		
0x0CA0	0x2101    MOVS	R1, #1
0x0CA2	0xB249    SXTB	R1, R1
0x0CA4	0x9805    LDR	R0, [SP, #20]
0x0CA6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 159 :: 		
0x0CA8	0xF7FFFD40  BL	_Delay_1us+0
;__Lib_Lcd.c, 160 :: 		
0x0CAC	0x2100    MOVS	R1, #0
0x0CAE	0xB249    SXTB	R1, R1
0x0CB0	0x483F    LDR	R0, [PC, #252]
0x0CB2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 161 :: 		
0x0CB4	0xF7FFFE58  BL	_Delay_5500us+0
;__Lib_Lcd.c, 164 :: 		
0x0CB8	0x2101    MOVS	R1, #1
0x0CBA	0xB249    SXTB	R1, R1
0x0CBC	0x483C    LDR	R0, [PC, #240]
0x0CBE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 165 :: 		
0x0CC0	0xF7FFFD34  BL	_Delay_1us+0
;__Lib_Lcd.c, 166 :: 		
0x0CC4	0x2100    MOVS	R1, #0
0x0CC6	0xB249    SXTB	R1, R1
0x0CC8	0x4839    LDR	R0, [PC, #228]
0x0CCA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 168 :: 		
0x0CCC	0x9802    LDR	R0, [SP, #8]
0x0CCE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 169 :: 		
0x0CD0	0x2101    MOVS	R1, #1
0x0CD2	0xB249    SXTB	R1, R1
0x0CD4	0x9804    LDR	R0, [SP, #16]
0x0CD6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 170 :: 		
0x0CD8	0x9805    LDR	R0, [SP, #20]
0x0CDA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 171 :: 		
0x0CDC	0xF7FFFD26  BL	_Delay_1us+0
;__Lib_Lcd.c, 172 :: 		
0x0CE0	0x2100    MOVS	R1, #0
0x0CE2	0xB249    SXTB	R1, R1
0x0CE4	0x4832    LDR	R0, [PC, #200]
0x0CE6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 173 :: 		
0x0CE8	0xF7FFFE3E  BL	_Delay_5500us+0
;__Lib_Lcd.c, 176 :: 		
0x0CEC	0x2100    MOVS	R1, #0
0x0CEE	0xB249    SXTB	R1, R1
0x0CF0	0x4831    LDR	R0, [PC, #196]
0x0CF2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 177 :: 		
0x0CF4	0x2101    MOVS	R1, #1
0x0CF6	0xB249    SXTB	R1, R1
0x0CF8	0x9801    LDR	R0, [SP, #4]
0x0CFA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 178 :: 		
0x0CFC	0x9805    LDR	R0, [SP, #20]
0x0CFE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 179 :: 		
0x0D00	0xF7FFFD14  BL	_Delay_1us+0
;__Lib_Lcd.c, 180 :: 		
0x0D04	0x2100    MOVS	R1, #0
0x0D06	0xB249    SXTB	R1, R1
0x0D08	0x4829    LDR	R0, [PC, #164]
0x0D0A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 182 :: 		
0x0D0C	0x9801    LDR	R0, [SP, #4]
0x0D0E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 183 :: 		
0x0D10	0x2101    MOVS	R1, #1
0x0D12	0xB249    SXTB	R1, R1
0x0D14	0x9805    LDR	R0, [SP, #20]
0x0D16	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 184 :: 		
0x0D18	0xF7FFFD08  BL	_Delay_1us+0
;__Lib_Lcd.c, 185 :: 		
0x0D1C	0x2100    MOVS	R1, #0
0x0D1E	0xB249    SXTB	R1, R1
0x0D20	0x4823    LDR	R0, [PC, #140]
0x0D22	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 186 :: 		
0x0D24	0xF7FFFE20  BL	_Delay_5500us+0
;__Lib_Lcd.c, 189 :: 		
0x0D28	0x2101    MOVS	R1, #1
0x0D2A	0xB249    SXTB	R1, R1
0x0D2C	0x4820    LDR	R0, [PC, #128]
0x0D2E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 190 :: 		
0x0D30	0xF7FFFCFC  BL	_Delay_1us+0
;__Lib_Lcd.c, 191 :: 		
0x0D34	0x2100    MOVS	R1, #0
0x0D36	0xB249    SXTB	R1, R1
0x0D38	0x481D    LDR	R0, [PC, #116]
0x0D3A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 193 :: 		
0x0D3C	0x2101    MOVS	R1, #1
0x0D3E	0xB249    SXTB	R1, R1
0x0D40	0x9801    LDR	R0, [SP, #4]
0x0D42	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 194 :: 		
0x0D44	0x9805    LDR	R0, [SP, #20]
0x0D46	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 195 :: 		
0x0D48	0xF7FFFCF0  BL	_Delay_1us+0
;__Lib_Lcd.c, 196 :: 		
0x0D4C	0x2100    MOVS	R1, #0
0x0D4E	0xB249    SXTB	R1, R1
0x0D50	0x4817    LDR	R0, [PC, #92]
0x0D52	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 197 :: 		
0x0D54	0xF7FFFE08  BL	_Delay_5500us+0
;__Lib_Lcd.c, 200 :: 		
0x0D58	0x2100    MOVS	R1, #0
0x0D5A	0xB249    SXTB	R1, R1
0x0D5C	0x4819    LDR	R0, [PC, #100]
0x0D5E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 201 :: 		
0x0D60	0x2101    MOVS	R1, #1
0x0D62	0xB249    SXTB	R1, R1
0x0D64	0x9805    LDR	R0, [SP, #20]
0x0D66	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 202 :: 		
0x0D68	0xF7FFFCE0  BL	_Delay_1us+0
;__Lib_Lcd.c, 203 :: 		
0x0D6C	0x2100    MOVS	R1, #0
0x0D6E	0xB249    SXTB	R1, R1
0x0D70	0x480F    LDR	R0, [PC, #60]
0x0D72	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 205 :: 		
0x0D74	0x2101    MOVS	R1, #1
0x0D76	0xB249    SXTB	R1, R1
0x0D78	0x9804    LDR	R0, [SP, #16]
0x0D7A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 206 :: 		
0x0D7C	0x9803    LDR	R0, [SP, #12]
0x0D7E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 207 :: 		
0x0D80	0x9802    LDR	R0, [SP, #8]
0x0D82	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 208 :: 		
0x0D84	0x9801    LDR	R0, [SP, #4]
0x0D86	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 209 :: 		
0x0D88	0x9805    LDR	R0, [SP, #20]
0x0D8A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 210 :: 		
0x0D8C	0xF7FFFCCE  BL	_Delay_1us+0
;__Lib_Lcd.c, 211 :: 		
0x0D90	0x2100    MOVS	R1, #0
0x0D92	0xB249    SXTB	R1, R1
0x0D94	0x4806    LDR	R0, [PC, #24]
0x0D96	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 213 :: 		
0x0D98	0xF7FFFDE6  BL	_Delay_5500us+0
;__Lib_Lcd.c, 215 :: 		
0x0D9C	0x2101    MOVS	R1, #1
0x0D9E	0xB249    SXTB	R1, R1
0x0DA0	0x4809    LDR	R0, [PC, #36]
0x0DA2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 216 :: 		
L_end_Lcd_Init:
0x0DA4	0xF8DDE000  LDR	LR, [SP, #0]
0x0DA8	0xB006    ADD	SP, SP, #24
0x0DAA	0x4770    BX	LR
0x0DAC	0x00140008  	#524308
0x0DB0	0x81AC4221  	LCD_EN+0
0x0DB4	0x81A84221  	LCD_RS+0
0x0DB8	0x81BC4221  	LCD_D7+0
0x0DBC	0x81B84221  	LCD_D6+0
0x0DC0	0x81B44221  	LCD_D5+0
0x0DC4	0x81B04221  	LCD_D4+0
0x0DC8	0x03C02200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Init
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 891 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
0x0774	0xB081    SUB	SP, SP, #4
0x0776	0xF8CDE000  STR	LR, [SP, #0]
0x077A	0xB28C    UXTH	R4, R1
0x077C	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 896 :: 		
0x077E	0x4B77    LDR	R3, [PC, #476]
0x0780	0xEA000303  AND	R3, R0, R3, LSL #0
; port start address is: 24 (R6)
0x0784	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 898 :: 		
0x0786	0x4618    MOV	R0, R3
0x0788	0xF7FFFD64  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 901 :: 		
0x078C	0xF1B40FFF  CMP	R4, #255
0x0790	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 902 :: 		
0x0792	0x4B73    LDR	R3, [PC, #460]
0x0794	0x429D    CMP	R5, R3
0x0796	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 903 :: 		
0x0798	0xF04F3333  MOV	R3, #858993459
0x079C	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 904 :: 		
0x079E	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 905 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 906 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x07A0	0x2D42    CMP	R5, #66
0x07A2	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 907 :: 		
0x07A4	0xF04F3344  MOV	R3, #1145324612
0x07A8	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 908 :: 		
0x07AA	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 909 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 910 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 912 :: 		
0x07AC	0xF64F73FF  MOVW	R3, #65535
0x07B0	0x429C    CMP	R4, R3
0x07B2	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 913 :: 		
0x07B4	0x4B6A    LDR	R3, [PC, #424]
0x07B6	0x429D    CMP	R5, R3
0x07B8	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 914 :: 		
0x07BA	0xF04F3333  MOV	R3, #858993459
0x07BE	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 915 :: 		
0x07C0	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x07C2	0xF04F3333  MOV	R3, #858993459
0x07C6	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 916 :: 		
0x07C8	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 917 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 918 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x07CA	0x2D42    CMP	R5, #66
0x07CC	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 919 :: 		
0x07CE	0xF04F3344  MOV	R3, #1145324612
0x07D2	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 920 :: 		
0x07D4	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x07D6	0xF04F3344  MOV	R3, #1145324612
0x07DA	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 921 :: 		
0x07DC	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 922 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 923 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 925 :: 		
; currentmode start address is: 4 (R1)
0x07DE	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 926 :: 		
0x07E0	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 928 :: 		
0x07E2	0xF0050301  AND	R3, R5, #1
0x07E6	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 929 :: 		
0x07E8	0x2100    MOVS	R1, #0
0x07EA	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 930 :: 		
0x07EC	0xF0050302  AND	R3, R5, #2
0x07F0	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 931 :: 		
0x07F2	0xF40573C0  AND	R3, R5, #384
0x07F6	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 932 :: 		
; currentmode start address is: 4 (R1)
0x07F8	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x07FA	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 934 :: 		
; currentmode start address is: 4 (R1)
0x07FC	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 935 :: 		
; currentmode start address is: 4 (R1)
0x07FE	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 936 :: 		
0x0800	0xF0050304  AND	R3, R5, #4
0x0804	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 937 :: 		
0x0806	0xF0050320  AND	R3, R5, #32
0x080A	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 938 :: 		
; currentmode start address is: 4 (R1)
0x080C	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x080E	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 940 :: 		
; currentmode start address is: 4 (R1)
0x0810	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 941 :: 		
; currentmode start address is: 4 (R1)
0x0812	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 942 :: 		
0x0814	0xF0050308  AND	R3, R5, #8
0x0818	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 943 :: 		
0x081A	0xF0050320  AND	R3, R5, #32
0x081E	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 944 :: 		
; currentmode start address is: 4 (R1)
0x0820	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x0822	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 946 :: 		
; currentmode start address is: 4 (R1)
0x0824	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 947 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x0826	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 942 :: 		
;__Lib_GPIO_32F10x.c, 947 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 949 :: 		
; currentmode start address is: 4 (R1)
0x0828	0x4B4E    LDR	R3, [PC, #312]
0x082A	0xEA050303  AND	R3, R5, R3, LSL #0
0x082E	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 950 :: 		
0x0830	0x2003    MOVS	R0, #3
0x0832	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 951 :: 		
0x0834	0xF4057300  AND	R3, R5, #512
0x0838	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 952 :: 		
0x083A	0x2002    MOVS	R0, #2
0x083C	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 953 :: 		
0x083E	0xF4056380  AND	R3, R5, #1024
0x0842	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 954 :: 		
0x0844	0x2001    MOVS	R0, #1
0x0846	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 953 :: 		
;__Lib_GPIO_32F10x.c, 954 :: 		
L_GPIO_Config41:
L_GPIO_Config40:
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 956 :: 		
;__Lib_GPIO_32F10x.c, 962 :: 		
0x0848	0xF005030C  AND	R3, R5, #12
0x084C	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 965 :: 		
0x084E	0x4301    ORRS	R1, R0
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 966 :: 		
0x0850	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 962 :: 		
;__Lib_GPIO_32F10x.c, 966 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 968 :: 		
; currentmode start address is: 4 (R1)
0x0852	0xF00403FF  AND	R3, R4, #255
0x0856	0xB29B    UXTH	R3, R3
0x0858	0x2B00    CMP	R3, #0
0x085A	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 969 :: 		
0x085C	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 971 :: 		
0x085E	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; port end address is: 24 (R6)
0x0860	0xFA1FF884  UXTH	R8, R4
0x0864	0x4632    MOV	R2, R6
0x0866	0x462E    MOV	R6, R5
L_GPIO_Config44:
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x0868	0x2808    CMP	R0, #8
0x086A	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 973 :: 		
0x086C	0xF04F0301  MOV	R3, #1
0x0870	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 975 :: 		
0x0874	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 977 :: 		
0x0878	0x42A3    CMP	R3, R4
0x087A	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 979 :: 		
0x087C	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 981 :: 		
0x087E	0xF04F030F  MOV	R3, #15
0x0882	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 982 :: 		
0x0884	0x43DB    MVN	R3, R3
0x0886	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 985 :: 		
0x088A	0xFA01F305  LSL	R3, R1, R5
0x088E	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0892	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 988 :: 		
0x0894	0xF4067381  AND	R3, R6, #258
0x0898	0xF5B37F81  CMP	R3, #258
0x089C	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 990 :: 		
0x089E	0xF2020414  ADDW	R4, R2, #20
0x08A2	0xF04F0301  MOV	R3, #1
0x08A6	0x4083    LSLS	R3, R0
0x08A8	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 991 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 993 :: 		
0x08AA	0xF0060382  AND	R3, R6, #130
0x08AE	0x2B82    CMP	R3, #130
0x08B0	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 995 :: 		
0x08B2	0xF2020410  ADDW	R4, R2, #16
0x08B6	0xF04F0301  MOV	R3, #1
0x08BA	0x4083    LSLS	R3, R0
0x08BC	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 996 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 997 :: 		
0x08BE	0x462F    MOV	R7, R5
0x08C0	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 977 :: 		
;__Lib_GPIO_32F10x.c, 997 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 971 :: 		
; tmpreg start address is: 28 (R7)
0x08C2	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 998 :: 		
0x08C4	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 999 :: 		
0x08C6	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x08C8	0xFA1FF088  UXTH	R0, R8
0x08CC	0x460F    MOV	R7, R1
0x08CE	0x4631    MOV	R1, R6
0x08D0	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 1001 :: 		
0x08D2	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 968 :: 		
0x08D4	0x460F    MOV	R7, R1
0x08D6	0x4629    MOV	R1, R5
0x08D8	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 1001 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 1005 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
0x08DA	0xF1B00FFF  CMP	R0, #255
0x08DE	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 1007 :: 		
0x08E0	0x1D33    ADDS	R3, R6, #4
0x08E2	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 1008 :: 		
; pinpos start address is: 8 (R2)
0x08E6	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x08E8	0x2A08    CMP	R2, #8
0x08EA	0xD230    BCS	L_GPIO_Config52
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 1010 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
0x08EC	0xF2020408  ADDW	R4, R2, #8
0x08F0	0xF04F0301  MOV	R3, #1
0x08F4	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 1012 :: 		
0x08F8	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 1013 :: 		
0x08FC	0x42A3    CMP	R3, R4
0x08FE	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 1015 :: 		
0x0900	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 1017 :: 		
0x0902	0xF04F030F  MOV	R3, #15
0x0906	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 1018 :: 		
0x0908	0x43DB    MVN	R3, R3
0x090A	0xEA080403  AND	R4, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 1021 :: 		
0x090E	0xFA07F305  LSL	R3, R7, R5
0x0912	0xEA440803  ORR	R8, R4, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 1024 :: 		
0x0916	0xF4017381  AND	R3, R1, #258
0x091A	0xF5B37F81  CMP	R3, #258
0x091E	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 1026 :: 		
0x0920	0xF2060514  ADDW	R5, R6, #20
0x0924	0xF2020408  ADDW	R4, R2, #8
0x0928	0xF04F0301  MOV	R3, #1
0x092C	0x40A3    LSLS	R3, R4
0x092E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 1027 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 1029 :: 		
0x0930	0xF0010382  AND	R3, R1, #130
0x0934	0x2B82    CMP	R3, #130
0x0936	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 1031 :: 		
0x0938	0xF2060510  ADDW	R5, R6, #16
0x093C	0xF2020408  ADDW	R4, R2, #8
0x0940	0xF04F0301  MOV	R3, #1
0x0944	0x40A3    LSLS	R3, R4
0x0946	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 1032 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 1033 :: 		
0x0948	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 1013 :: 		
;__Lib_GPIO_32F10x.c, 1033 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 1008 :: 		
; tmpreg start address is: 32 (R8)
0x094A	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 1034 :: 		
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x094C	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 1035 :: 		
0x094E	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0950	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 1036 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 1037 :: 		
L_end_GPIO_Config:
0x0954	0xF8DDE000  LDR	LR, [SP, #0]
0x0958	0xB001    ADD	SP, SP, #4
0x095A	0x4770    BX	LR
0x095C	0xFC00FFFF  	#-1024
0x0960	0x00140008  	#524308
0x0964	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 850 :: 		
0x0254	0xB081    SUB	SP, SP, #4
;__Lib_GPIO_32F10x.c, 852 :: 		
0x0256	0x4919    LDR	R1, [PC, #100]
0x0258	0xEA000101  AND	R1, R0, R1, LSL #0
0x025C	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 853 :: 		
; pos start address is: 8 (R2)
0x025E	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 854 :: 		
0x0260	0xE00E    B	L_GPIO_Clk_Enable0
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 855 :: 		
L_GPIO_Clk_Enable2:
0x0262	0x2004    MOVS	R0, #4
0x0264	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 856 :: 		
L_GPIO_Clk_Enable3:
0x0266	0x2008    MOVS	R0, #8
0x0268	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 857 :: 		
L_GPIO_Clk_Enable4:
0x026A	0x2010    MOVS	R0, #16
0x026C	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 858 :: 		
L_GPIO_Clk_Enable5:
0x026E	0x2020    MOVS	R0, #32
0x0270	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 859 :: 		
L_GPIO_Clk_Enable6:
0x0272	0x2040    MOVS	R0, #64
0x0274	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 860 :: 		
L_GPIO_Clk_Enable7:
0x0276	0x2080    MOVS	R0, #128
0x0278	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 861 :: 		
L_GPIO_Clk_Enable8:
0x027A	0xF2401000  MOVW	R0, #256
0x027E	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 862 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
0x0280	0x490F    LDR	R1, [PC, #60]
0x0282	0x4288    CMP	R0, R1
0x0284	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0286	0x490F    LDR	R1, [PC, #60]
0x0288	0x4288    CMP	R0, R1
0x028A	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x028C	0x490E    LDR	R1, [PC, #56]
0x028E	0x4288    CMP	R0, R1
0x0290	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x0292	0x490E    LDR	R1, [PC, #56]
0x0294	0x4288    CMP	R0, R1
0x0296	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0298	0x490D    LDR	R1, [PC, #52]
0x029A	0x4288    CMP	R0, R1
0x029C	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x029E	0x490D    LDR	R1, [PC, #52]
0x02A0	0x4288    CMP	R0, R1
0x02A2	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x02A4	0x490C    LDR	R1, [PC, #48]
0x02A6	0x4288    CMP	R0, R1
0x02A8	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; pos end address is: 8 (R2)
0x02AA	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 864 :: 		
0x02AC	0x490B    LDR	R1, [PC, #44]
0x02AE	0x6809    LDR	R1, [R1, #0]
0x02B0	0xEA410200  ORR	R2, R1, R0, LSL #0
0x02B4	0x4909    LDR	R1, [PC, #36]
0x02B6	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 865 :: 		
L_end_GPIO_Clk_Enable:
0x02B8	0xB001    ADD	SP, SP, #4
0x02BA	0x4770    BX	LR
0x02BC	0xFC00FFFF  	#-1024
0x02C0	0x08004001  	#1073809408
0x02C4	0x0C004001  	#1073810432
0x02C8	0x10004001  	#1073811456
0x02CC	0x14004001  	#1073812480
0x02D0	0x18004001  	#1073813504
0x02D4	0x1C004001  	#1073814528
0x02D8	0x20004001  	#1073815552
0x02DC	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_Delay_5500us:
;__Lib_Delays.c, 37 :: 		void Delay_5500us() {
;__Lib_Delays.c, 38 :: 		Delay_us(5500);
0x0968	0xF6431749  MOVW	R7, #14665
0x096C	0xF2C00700  MOVT	R7, #0
0x0970	0xBF00    NOP
0x0972	0xBF00    NOP
L_Delay_5500us12:
0x0974	0x1E7F    SUBS	R7, R7, #1
0x0976	0xD1FD    BNE	L_Delay_5500us12
0x0978	0xBF00    NOP
0x097A	0xBF00    NOP
;__Lib_Delays.c, 39 :: 		}
L_end_Delay_5500us:
0x097C	0x4770    BX	LR
; end of _Delay_5500us
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x072C	0xF2400701  MOVW	R7, #1
0x0730	0xF2C00700  MOVT	R7, #0
0x0734	0xBF00    NOP
0x0736	0xBF00    NOP
L_Delay_1us0:
0x0738	0x1E7F    SUBS	R7, R7, #1
0x073A	0xD1FD    BNE	L_Delay_1us0
0x073C	0xBF00    NOP
0x073E	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x0740	0x4770    BX	LR
; end of _Delay_1us
_Config_ptos:
;Practica5.c, 31 :: 		void Config_ptos(void){
0x0B4C	0xB081    SUB	SP, SP, #4
0x0B4E	0xF8CDE000  STR	LR, [SP, #0]
;Practica5.c, 32 :: 		GPIO_Digital_Output(&GPIOB_BASE,_GPIO_PINMASK_10|_GPIO_PINMASK_11|_GPIO_PINMASK_12);
0x0B52	0xF6414100  MOVW	R1, #7168
0x0B56	0x4808    LDR	R0, [PC, #32]
0x0B58	0xF7FFFFA8  BL	_GPIO_Digital_Output+0
;Practica5.c, 33 :: 		GPIO_Digital_Output(&GPIOB_BASE,_GPIO_PINMASK_13|_GPIO_PINMASK_14|_GPIO_PINMASK_15);
0x0B5C	0xF24E0100  MOVW	R1, #57344
0x0B60	0x4805    LDR	R0, [PC, #20]
0x0B62	0xF7FFFFA3  BL	_GPIO_Digital_Output+0
;Practica5.c, 34 :: 		GPIO_Analog_input(&GPIOC_BASE,_GPIO_PINMASK_0); //PC0 = Canal 10 del ADC1
0x0B66	0xF2400101  MOVW	R1, #1
0x0B6A	0x4804    LDR	R0, [PC, #16]
0x0B6C	0xF7FFFFAC  BL	_GPIO_Analog_Input+0
;Practica5.c, 35 :: 		}
L_end_Config_ptos:
0x0B70	0xF8DDE000  LDR	LR, [SP, #0]
0x0B74	0xB001    ADD	SP, SP, #4
0x0B76	0x4770    BX	LR
0x0B78	0x0C004001  	GPIOB_BASE+0
0x0B7C	0x10004001  	GPIOC_BASE+0
; end of _Config_ptos
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 1132 :: 		
; pin_mask start address is: 4 (R1)
0x0AAC	0xB081    SUB	SP, SP, #4
0x0AAE	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 1133 :: 		
0x0AB2	0x4A04    LDR	R2, [PC, #16]
0x0AB4	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
0x0AB6	0xF7FFFE5D  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 1134 :: 		
L_end_GPIO_Digital_Output:
0x0ABA	0xF8DDE000  LDR	LR, [SP, #0]
0x0ABE	0xB001    ADD	SP, SP, #4
0x0AC0	0x4770    BX	LR
0x0AC2	0xBF00    NOP
0x0AC4	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Analog_Input:
;__Lib_GPIO_32F10x.c, 1140 :: 		
; pin_mask start address is: 4 (R1)
0x0AC8	0xB081    SUB	SP, SP, #4
0x0ACA	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 1141 :: 		
0x0ACE	0xF04F0201  MOV	R2, #1
0x0AD2	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
0x0AD4	0xF7FFFE4E  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 1142 :: 		
L_end_GPIO_Analog_Input:
0x0AD8	0xF8DDE000  LDR	LR, [SP, #0]
0x0ADC	0xB001    ADD	SP, SP, #4
0x0ADE	0x4770    BX	LR
; end of _GPIO_Analog_Input
_Config_adc:
;Practica5.c, 36 :: 		void Config_adc(void){
0x0B30	0xB081    SUB	SP, SP, #4
0x0B32	0xF8CDE000  STR	LR, [SP, #0]
;Practica5.c, 37 :: 		ADC_Set_Input_Channel(_ADC_CHANNEL_10); // Seleciona el canal 10 como entrada de
0x0B36	0xF2404000  MOVW	R0, #1024
0x0B3A	0xF7FFFF27  BL	_ADC_Set_Input_Channel+0
;Practica5.c, 38 :: 		ADC1_Init();
0x0B3E	0xF7FFFCAF  BL	_ADC1_Init+0
;Practica5.c, 39 :: 		}
L_end_Config_adc:
0x0B42	0xF8DDE000  LDR	LR, [SP, #0]
0x0B46	0xB001    ADD	SP, SP, #4
0x0B48	0x4770    BX	LR
; end of _Config_adc
_ADC_Set_Input_Channel:
;__Lib_ADC_32F10x_16ch.c, 41 :: 		
0x098C	0xB081    SUB	SP, SP, #4
0x098E	0xF8CDE000  STR	LR, [SP, #0]
0x0992	0xFA1FF980  UXTH	R9, R0
; input_mask start address is: 36 (R9)
;__Lib_ADC_32F10x_16ch.c, 42 :: 		
0x0996	0xF3C90100  UBFX	R1, R9, #0, #1
0x099A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_32F10x_16ch.c, 43 :: 		
0x099C	0xF2400101  MOVW	R1, #1
0x09A0	0x483F    LDR	R0, [PC, #252]
0x09A2	0xF000F891  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel0:
;__Lib_ADC_32F10x_16ch.c, 44 :: 		
0x09A6	0xF3C90140  UBFX	R1, R9, #1, #1
0x09AA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_32F10x_16ch.c, 45 :: 		
0x09AC	0xF2400102  MOVW	R1, #2
0x09B0	0x483B    LDR	R0, [PC, #236]
0x09B2	0xF000F889  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel1:
;__Lib_ADC_32F10x_16ch.c, 46 :: 		
0x09B6	0xF3C90180  UBFX	R1, R9, #2, #1
0x09BA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_32F10x_16ch.c, 47 :: 		
0x09BC	0xF2400104  MOVW	R1, #4
0x09C0	0x4837    LDR	R0, [PC, #220]
0x09C2	0xF000F881  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel2:
;__Lib_ADC_32F10x_16ch.c, 48 :: 		
0x09C6	0xF3C901C0  UBFX	R1, R9, #3, #1
0x09CA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_32F10x_16ch.c, 49 :: 		
0x09CC	0xF2400108  MOVW	R1, #8
0x09D0	0x4833    LDR	R0, [PC, #204]
0x09D2	0xF000F879  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel3:
;__Lib_ADC_32F10x_16ch.c, 50 :: 		
0x09D6	0xF3C91100  UBFX	R1, R9, #4, #1
0x09DA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_32F10x_16ch.c, 51 :: 		
0x09DC	0xF2400110  MOVW	R1, #16
0x09E0	0x482F    LDR	R0, [PC, #188]
0x09E2	0xF000F871  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel4:
;__Lib_ADC_32F10x_16ch.c, 52 :: 		
0x09E6	0xF3C91140  UBFX	R1, R9, #5, #1
0x09EA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_32F10x_16ch.c, 53 :: 		
0x09EC	0xF2400120  MOVW	R1, #32
0x09F0	0x482B    LDR	R0, [PC, #172]
0x09F2	0xF000F869  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel5:
;__Lib_ADC_32F10x_16ch.c, 54 :: 		
0x09F6	0xF3C91180  UBFX	R1, R9, #6, #1
0x09FA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_32F10x_16ch.c, 55 :: 		
0x09FC	0xF2400140  MOVW	R1, #64
0x0A00	0x4827    LDR	R0, [PC, #156]
0x0A02	0xF000F861  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel6:
;__Lib_ADC_32F10x_16ch.c, 56 :: 		
0x0A06	0xF3C911C0  UBFX	R1, R9, #7, #1
0x0A0A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_32F10x_16ch.c, 57 :: 		
0x0A0C	0xF2400180  MOVW	R1, #128
0x0A10	0x4823    LDR	R0, [PC, #140]
0x0A12	0xF000F859  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel7:
;__Lib_ADC_32F10x_16ch.c, 58 :: 		
0x0A16	0xF3C92100  UBFX	R1, R9, #8, #1
0x0A1A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_32F10x_16ch.c, 59 :: 		
0x0A1C	0xF2400101  MOVW	R1, #1
0x0A20	0x4820    LDR	R0, [PC, #128]
0x0A22	0xF000F851  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel8:
;__Lib_ADC_32F10x_16ch.c, 60 :: 		
0x0A26	0xF3C92140  UBFX	R1, R9, #9, #1
0x0A2A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_32F10x_16ch.c, 61 :: 		
0x0A2C	0xF2400102  MOVW	R1, #2
0x0A30	0x481C    LDR	R0, [PC, #112]
0x0A32	0xF000F849  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel9:
;__Lib_ADC_32F10x_16ch.c, 62 :: 		
0x0A36	0xF3C92180  UBFX	R1, R9, #10, #1
0x0A3A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel10
;__Lib_ADC_32F10x_16ch.c, 63 :: 		
0x0A3C	0xF2400101  MOVW	R1, #1
0x0A40	0x4819    LDR	R0, [PC, #100]
0x0A42	0xF000F841  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel10:
;__Lib_ADC_32F10x_16ch.c, 64 :: 		
0x0A46	0xF3C921C0  UBFX	R1, R9, #11, #1
0x0A4A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel11
;__Lib_ADC_32F10x_16ch.c, 65 :: 		
0x0A4C	0xF2400102  MOVW	R1, #2
0x0A50	0x4815    LDR	R0, [PC, #84]
0x0A52	0xF000F839  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel11:
;__Lib_ADC_32F10x_16ch.c, 66 :: 		
0x0A56	0xF3C93100  UBFX	R1, R9, #12, #1
0x0A5A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel12
;__Lib_ADC_32F10x_16ch.c, 67 :: 		
0x0A5C	0xF2400104  MOVW	R1, #4
0x0A60	0x4811    LDR	R0, [PC, #68]
0x0A62	0xF000F831  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel12:
;__Lib_ADC_32F10x_16ch.c, 68 :: 		
0x0A66	0xF3C93140  UBFX	R1, R9, #13, #1
0x0A6A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel13
;__Lib_ADC_32F10x_16ch.c, 69 :: 		
0x0A6C	0xF2400108  MOVW	R1, #8
0x0A70	0x480D    LDR	R0, [PC, #52]
0x0A72	0xF000F829  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel13:
;__Lib_ADC_32F10x_16ch.c, 70 :: 		
0x0A76	0xF3C93180  UBFX	R1, R9, #14, #1
0x0A7A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel14
;__Lib_ADC_32F10x_16ch.c, 71 :: 		
0x0A7C	0xF2400110  MOVW	R1, #16
0x0A80	0x4809    LDR	R0, [PC, #36]
0x0A82	0xF000F821  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel14:
;__Lib_ADC_32F10x_16ch.c, 72 :: 		
0x0A86	0xF3C931C0  UBFX	R1, R9, #15, #1
; input_mask end address is: 36 (R9)
0x0A8A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel15
;__Lib_ADC_32F10x_16ch.c, 73 :: 		
0x0A8C	0xF2400120  MOVW	R1, #32
0x0A90	0x4805    LDR	R0, [PC, #20]
0x0A92	0xF000F819  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel15:
;__Lib_ADC_32F10x_16ch.c, 74 :: 		
L_end_ADC_Set_Input_Channel:
0x0A96	0xF8DDE000  LDR	LR, [SP, #0]
0x0A9A	0xB001    ADD	SP, SP, #4
0x0A9C	0x4770    BX	LR
0x0A9E	0xBF00    NOP
0x0AA0	0x08004001  	GPIOA_BASE+0
0x0AA4	0x0C004001  	GPIOB_BASE+0
0x0AA8	0x10004001  	GPIOC_BASE+0
; end of _ADC_Set_Input_Channel
_ADC1_Init:
;__Lib_ADC_32F10x_16ch.c, 146 :: 		
0x04A0	0xB081    SUB	SP, SP, #4
0x04A2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_32F10x_16ch.c, 147 :: 		
0x04A6	0x4907    LDR	R1, [PC, #28]
0x04A8	0x4807    LDR	R0, [PC, #28]
0x04AA	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_32F10x_16ch.c, 149 :: 		
0x04AC	0x2101    MOVS	R1, #1
0x04AE	0xB249    SXTB	R1, R1
0x04B0	0x4806    LDR	R0, [PC, #24]
0x04B2	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_32F10x_16ch.c, 151 :: 		
0x04B4	0x4806    LDR	R0, [PC, #24]
0x04B6	0xF7FFFF5F  BL	__Lib_ADC_32F10x_16ch_ADCx_Init+0
;__Lib_ADC_32F10x_16ch.c, 184 :: 		
L_end_ADC1_Init:
0x04BA	0xF8DDE000  LDR	LR, [SP, #0]
0x04BE	0xB001    ADD	SP, SP, #4
0x04C0	0x4770    BX	LR
0x04C2	0xBF00    NOP
0x04C4	0x06E90000  	_ADC1_Get_Sample+0
0x04C8	0x00202000  	_ADC_Get_Sample_Ptr+0
0x04CC	0x03244242  	RCC_APB2ENRbits+0
0x04D0	0x24004001  	ADC1_SR+0
; end of _ADC1_Init
__Lib_ADC_32F10x_16ch_ADCx_Init:
;__Lib_ADC_32F10x_16ch.c, 76 :: 		
0x0378	0xB081    SUB	SP, SP, #4
;__Lib_ADC_32F10x_16ch.c, 80 :: 		
0x037A	0x1D03    ADDS	R3, R0, #4
0x037C	0x681A    LDR	R2, [R3, #0]
0x037E	0x4946    LDR	R1, [PC, #280]
0x0380	0xEA020101  AND	R1, R2, R1, LSL #0
0x0384	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 82 :: 		
0x0386	0xF2000308  ADDW	R3, R0, #8
0x038A	0x681A    LDR	R2, [R3, #0]
0x038C	0x4943    LDR	R1, [PC, #268]
0x038E	0xEA020101  AND	R1, R2, R1, LSL #0
0x0392	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 84 :: 		
0x0394	0x1D03    ADDS	R3, R0, #4
0x0396	0x2200    MOVS	R2, #0
0x0398	0x6819    LDR	R1, [R3, #0]
0x039A	0xF3624110  BFI	R1, R2, #16, #1
0x039E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 85 :: 		
0x03A0	0x1D03    ADDS	R3, R0, #4
0x03A2	0x2200    MOVS	R2, #0
0x03A4	0x6819    LDR	R1, [R3, #0]
0x03A6	0xF3624151  BFI	R1, R2, #17, #1
0x03AA	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 86 :: 		
0x03AC	0x1D03    ADDS	R3, R0, #4
0x03AE	0x2200    MOVS	R2, #0
0x03B0	0x6819    LDR	R1, [R3, #0]
0x03B2	0xF3624192  BFI	R1, R2, #18, #1
0x03B6	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 87 :: 		
0x03B8	0x1D03    ADDS	R3, R0, #4
0x03BA	0x2200    MOVS	R2, #0
0x03BC	0x6819    LDR	R1, [R3, #0]
0x03BE	0xF36241D3  BFI	R1, R2, #19, #1
0x03C2	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 89 :: 		
0x03C4	0x1D03    ADDS	R3, R0, #4
0x03C6	0x2200    MOVS	R2, #0
0x03C8	0x6819    LDR	R1, [R3, #0]
0x03CA	0xF3622108  BFI	R1, R2, #8, #1
0x03CE	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 92 :: 		
0x03D0	0xF2000308  ADDW	R3, R0, #8
0x03D4	0x2200    MOVS	R2, #0
0x03D6	0x6819    LDR	R1, [R3, #0]
0x03D8	0xF3620141  BFI	R1, R2, #1, #1
0x03DC	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 94 :: 		
0x03DE	0xF2000308  ADDW	R3, R0, #8
0x03E2	0x2200    MOVS	R2, #0
0x03E4	0x6819    LDR	R1, [R3, #0]
0x03E6	0xF36221CB  BFI	R1, R2, #11, #1
0x03EA	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 96 :: 		
0x03EC	0xF2000308  ADDW	R3, R0, #8
0x03F0	0x2201    MOVS	R2, #1
0x03F2	0x6819    LDR	R1, [R3, #0]
0x03F4	0xF3624151  BFI	R1, R2, #17, #1
0x03F8	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 97 :: 		
0x03FA	0xF2000308  ADDW	R3, R0, #8
0x03FE	0x2201    MOVS	R2, #1
0x0400	0x6819    LDR	R1, [R3, #0]
0x0402	0xF3624192  BFI	R1, R2, #18, #1
0x0406	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 98 :: 		
0x0408	0xF2000308  ADDW	R3, R0, #8
0x040C	0x2201    MOVS	R2, #1
0x040E	0x6819    LDR	R1, [R3, #0]
0x0410	0xF36241D3  BFI	R1, R2, #19, #1
0x0414	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 101 :: 		
0x0416	0xF200032C  ADDW	R3, R0, #44
0x041A	0x2200    MOVS	R2, #0
0x041C	0x6819    LDR	R1, [R3, #0]
0x041E	0xF3625114  BFI	R1, R2, #20, #1
0x0422	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 102 :: 		
0x0424	0xF200032C  ADDW	R3, R0, #44
0x0428	0x2200    MOVS	R2, #0
0x042A	0x6819    LDR	R1, [R3, #0]
0x042C	0xF3625155  BFI	R1, R2, #21, #1
0x0430	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 103 :: 		
0x0432	0xF200032C  ADDW	R3, R0, #44
0x0436	0x2200    MOVS	R2, #0
0x0438	0x6819    LDR	R1, [R3, #0]
0x043A	0xF3625196  BFI	R1, R2, #22, #1
0x043E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 104 :: 		
0x0440	0xF200032C  ADDW	R3, R0, #44
0x0444	0x2200    MOVS	R2, #0
0x0446	0x6819    LDR	R1, [R3, #0]
0x0448	0xF36251D7  BFI	R1, R2, #23, #1
0x044C	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 110 :: 		
0x044E	0xF2000308  ADDW	R3, R0, #8
0x0452	0x2201    MOVS	R2, #1
0x0454	0x6819    LDR	R1, [R3, #0]
0x0456	0xF3620100  BFI	R1, R2, #0, #1
0x045A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 113 :: 		
0x045C	0xF2000308  ADDW	R3, R0, #8
0x0460	0x2201    MOVS	R2, #1
0x0462	0x6819    LDR	R1, [R3, #0]
0x0464	0xF36201C3  BFI	R1, R2, #3, #1
0x0468	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 114 :: 		
L___Lib_ADC_32F10x_16ch_ADCx_Init16:
0x046A	0xF2000108  ADDW	R1, R0, #8
0x046E	0x680A    LDR	R2, [R1, #0]
0x0470	0xF3C201C0  UBFX	R1, R2, #3, #1
0x0474	0xB101    CBZ	R1, L___Lib_ADC_32F10x_16ch_ADCx_Init17
0x0476	0xE7F8    B	L___Lib_ADC_32F10x_16ch_ADCx_Init16
L___Lib_ADC_32F10x_16ch_ADCx_Init17:
;__Lib_ADC_32F10x_16ch.c, 117 :: 		
0x0478	0xF2000308  ADDW	R3, R0, #8
0x047C	0x2201    MOVS	R2, #1
0x047E	0x6819    LDR	R1, [R3, #0]
0x0480	0xF3620182  BFI	R1, R2, #2, #1
0x0484	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 118 :: 		
L___Lib_ADC_32F10x_16ch_ADCx_Init18:
0x0486	0xF2000108  ADDW	R1, R0, #8
0x048A	0x680A    LDR	R2, [R1, #0]
0x048C	0xF3C20180  UBFX	R1, R2, #2, #1
0x0490	0xB101    CBZ	R1, L___Lib_ADC_32F10x_16ch_ADCx_Init19
0x0492	0xE7F8    B	L___Lib_ADC_32F10x_16ch_ADCx_Init18
L___Lib_ADC_32F10x_16ch_ADCx_Init19:
;__Lib_ADC_32F10x_16ch.c, 120 :: 		
L_end_ADCx_Init:
0x0494	0xB001    ADD	SP, SP, #4
0x0496	0x4770    BX	LR
0x0498	0xFEFFFFF0  	#-983297
0x049C	0xF7FDFFF1  	#-919555
; end of __Lib_ADC_32F10x_16ch_ADCx_Init
_Lcd_Cmd:
;__Lib_Lcd.c, 11 :: 		
0x0E9C	0xB088    SUB	SP, SP, #32
0x0E9E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Lcd.c, 13 :: 		
0x0EA2	0xF3C012C0  UBFX	R2, R0, #7, #1
0x0EA6	0x4929    LDR	R1, [PC, #164]
0x0EA8	0x9107    STR	R1, [SP, #28]
0x0EAA	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 14 :: 		
0x0EAC	0xF3C01280  UBFX	R2, R0, #6, #1
0x0EB0	0x4927    LDR	R1, [PC, #156]
0x0EB2	0x9106    STR	R1, [SP, #24]
0x0EB4	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 15 :: 		
0x0EB6	0xF3C01240  UBFX	R2, R0, #5, #1
0x0EBA	0x4926    LDR	R1, [PC, #152]
0x0EBC	0x9105    STR	R1, [SP, #20]
0x0EBE	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 16 :: 		
0x0EC0	0xF3C01200  UBFX	R2, R0, #4, #1
0x0EC4	0x4924    LDR	R1, [PC, #144]
0x0EC6	0x9104    STR	R1, [SP, #16]
0x0EC8	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 18 :: 		
0x0ECA	0x4A24    LDR	R2, [PC, #144]
0x0ECC	0x9203    STR	R2, [SP, #12]
0x0ECE	0x6811    LDR	R1, [R2, #0]
0x0ED0	0xF0810201  EOR	R2, R1, #1
0x0ED4	0x4922    LDR	R1, [PC, #136]
0x0ED6	0x9102    STR	R1, [SP, #8]
0x0ED8	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 21 :: 		
0x0EDA	0x2201    MOVS	R2, #1
0x0EDC	0xB252    SXTB	R2, R2
0x0EDE	0x4921    LDR	R1, [PC, #132]
0x0EE0	0x9101    STR	R1, [SP, #4]
0x0EE2	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 22 :: 		
0x0EE4	0xF7FFFC22  BL	_Delay_1us+0
;__Lib_Lcd.c, 23 :: 		
0x0EE8	0x2200    MOVS	R2, #0
0x0EEA	0xB252    SXTB	R2, R2
0x0EEC	0x491D    LDR	R1, [PC, #116]
0x0EEE	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 26 :: 		
0x0EF0	0xF3C002C0  UBFX	R2, R0, #3, #1
0x0EF4	0x9907    LDR	R1, [SP, #28]
0x0EF6	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 27 :: 		
0x0EF8	0xF3C00280  UBFX	R2, R0, #2, #1
0x0EFC	0x9906    LDR	R1, [SP, #24]
0x0EFE	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 28 :: 		
0x0F00	0xF3C00240  UBFX	R2, R0, #1, #1
0x0F04	0x9905    LDR	R1, [SP, #20]
0x0F06	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 29 :: 		
0x0F08	0xF3C00200  UBFX	R2, R0, #0, #1
0x0F0C	0x9904    LDR	R1, [SP, #16]
0x0F0E	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 31 :: 		
0x0F10	0x9903    LDR	R1, [SP, #12]
0x0F12	0x460A    MOV	R2, R1
0x0F14	0x6811    LDR	R1, [R2, #0]
0x0F16	0xF0810201  EOR	R2, R1, #1
0x0F1A	0x9902    LDR	R1, [SP, #8]
0x0F1C	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 33 :: 		
0x0F1E	0x2201    MOVS	R2, #1
0x0F20	0xB252    SXTB	R2, R2
0x0F22	0x9901    LDR	R1, [SP, #4]
0x0F24	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 34 :: 		
0x0F26	0xF7FFFC01  BL	_Delay_1us+0
;__Lib_Lcd.c, 35 :: 		
0x0F2A	0x2200    MOVS	R2, #0
0x0F2C	0xB252    SXTB	R2, R2
0x0F2E	0x490D    LDR	R1, [PC, #52]
0x0F30	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 37 :: 		
0x0F32	0x9903    LDR	R1, [SP, #12]
0x0F34	0x460A    MOV	R2, R1
0x0F36	0x6811    LDR	R1, [R2, #0]
0x0F38	0xB111    CBZ	R1, L_Lcd_Cmd0
;__Lib_Lcd.c, 38 :: 		
0x0F3A	0xF7FFFD15  BL	_Delay_5500us+0
0x0F3E	0xE001    B	L_Lcd_Cmd1
L_Lcd_Cmd0:
;__Lib_Lcd.c, 40 :: 		
0x0F40	0xF7FFFAC8  BL	_Delay_50us+0
L_Lcd_Cmd1:
;__Lib_Lcd.c, 41 :: 		
L_end_Lcd_Cmd:
0x0F44	0xF8DDE000  LDR	LR, [SP, #0]
0x0F48	0xB008    ADD	SP, SP, #32
0x0F4A	0x4770    BX	LR
0x0F4C	0x81BC4221  	LCD_D7+0
0x0F50	0x81B84221  	LCD_D6+0
0x0F54	0x81B44221  	LCD_D5+0
0x0F58	0x81B04221  	LCD_D4+0
0x0F5C	0x03C02200  	__Lib_Lcd_cmd_status+0
0x0F60	0x81A84221  	LCD_RS+0
0x0F64	0x81AC4221  	LCD_EN+0
; end of _Lcd_Cmd
_Delay_50us:
;__Lib_Delays.c, 25 :: 		void Delay_50us() {
;__Lib_Delays.c, 26 :: 		Delay_us(50);
0x04D4	0xF2400783  MOVW	R7, #131
0x04D8	0xF2C00700  MOVT	R7, #0
0x04DC	0xBF00    NOP
0x04DE	0xBF00    NOP
L_Delay_50us6:
0x04E0	0x1E7F    SUBS	R7, R7, #1
0x04E2	0xD1FD    BNE	L_Delay_50us6
0x04E4	0xBF00    NOP
0x04E6	0xBF00    NOP
0x04E8	0xBF00    NOP
0x04EA	0xBF00    NOP
;__Lib_Delays.c, 27 :: 		}
L_end_Delay_50us:
0x04EC	0x4770    BX	LR
; end of _Delay_50us
_Lcd_Out:
;__Lib_Lcd.c, 218 :: 		
; text start address is: 8 (R2)
; column start address is: 4 (R1)
0x0E28	0xB081    SUB	SP, SP, #4
0x0E2A	0xF8CDE000  STR	LR, [SP, #0]
0x0E2E	0x4615    MOV	R5, R2
; text end address is: 8 (R2)
; column end address is: 4 (R1)
; column start address is: 4 (R1)
; text start address is: 20 (R5)
;__Lib_Lcd.c, 221 :: 		
0x0E30	0xE009    B	L_Lcd_Out11
;__Lib_Lcd.c, 222 :: 		
L_Lcd_Out13:
0x0E32	0x2080    MOVS	R0, #128
0x0E34	0xE010    B	L_Lcd_Out12
;__Lib_Lcd.c, 223 :: 		
L_Lcd_Out14:
0x0E36	0x20C0    MOVS	R0, #192
0x0E38	0xE00E    B	L_Lcd_Out12
;__Lib_Lcd.c, 224 :: 		
L_Lcd_Out15:
0x0E3A	0x2094    MOVS	R0, #148
0x0E3C	0xE00C    B	L_Lcd_Out12
;__Lib_Lcd.c, 225 :: 		
L_Lcd_Out16:
0x0E3E	0x20D4    MOVS	R0, #212
0x0E40	0xE00A    B	L_Lcd_Out12
;__Lib_Lcd.c, 226 :: 		
L_Lcd_Out17:
0x0E42	0x2080    MOVS	R0, #128
;__Lib_Lcd.c, 227 :: 		
0x0E44	0xE008    B	L_Lcd_Out12
L_Lcd_Out11:
0x0E46	0x2801    CMP	R0, #1
0x0E48	0xD0F3    BEQ	L_Lcd_Out13
0x0E4A	0x2802    CMP	R0, #2
0x0E4C	0xD0F3    BEQ	L_Lcd_Out14
0x0E4E	0x2803    CMP	R0, #3
0x0E50	0xD0F3    BEQ	L_Lcd_Out15
0x0E52	0x2804    CMP	R0, #4
0x0E54	0xD0F3    BEQ	L_Lcd_Out16
0x0E56	0xE7F4    B	L_Lcd_Out17
L_Lcd_Out12:
;__Lib_Lcd.c, 228 :: 		
0x0E58	0x1E4B    SUBS	R3, R1, #1
0x0E5A	0xB21B    SXTH	R3, R3
; column end address is: 4 (R1)
0x0E5C	0x18C3    ADDS	R3, R0, R3
;__Lib_Lcd.c, 230 :: 		
0x0E5E	0xB2D8    UXTB	R0, R3
0x0E60	0xF000F81C  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 231 :: 		
0x0E64	0x2400    MOVS	R4, #0
0x0E66	0xB264    SXTB	R4, R4
0x0E68	0x4B0B    LDR	R3, [PC, #44]
0x0E6A	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 232 :: 		
0x0E6C	0x2000    MOVS	R0, #0
; text end address is: 20 (R5)
0x0E6E	0x462C    MOV	R4, R5
0x0E70	0xB2C5    UXTB	R5, R0
;__Lib_Lcd.c, 233 :: 		
L_Lcd_Out18:
; i start address is: 20 (R5)
; text start address is: 16 (R4)
0x0E72	0x1963    ADDS	R3, R4, R5
0x0E74	0x781B    LDRB	R3, [R3, #0]
0x0E76	0xB13B    CBZ	R3, L_Lcd_Out19
;__Lib_Lcd.c, 234 :: 		
0x0E78	0x1963    ADDS	R3, R4, R5
0x0E7A	0x781B    LDRB	R3, [R3, #0]
0x0E7C	0xB2D8    UXTB	R0, R3
0x0E7E	0xF7FFFC41  BL	_Lcd_Chr_CP+0
0x0E82	0x1C6D    ADDS	R5, R5, #1
0x0E84	0xB2ED    UXTB	R5, R5
; text end address is: 16 (R4)
; i end address is: 20 (R5)
0x0E86	0xE7F4    B	L_Lcd_Out18
L_Lcd_Out19:
;__Lib_Lcd.c, 235 :: 		
0x0E88	0x2401    MOVS	R4, #1
0x0E8A	0xB264    SXTB	R4, R4
0x0E8C	0x4B02    LDR	R3, [PC, #8]
0x0E8E	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 236 :: 		
L_end_Lcd_Out:
0x0E90	0xF8DDE000  LDR	LR, [SP, #0]
0x0E94	0xB001    ADD	SP, SP, #4
0x0E96	0x4770    BX	LR
0x0E98	0x03C02200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Out
_Lcd_Chr_CP:
;__Lib_Lcd.c, 43 :: 		
0x0704	0xB081    SUB	SP, SP, #4
0x0706	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Lcd.c, 45 :: 		
0x070A	0x2200    MOVS	R2, #0
0x070C	0xB252    SXTB	R2, R2
0x070E	0x4906    LDR	R1, [PC, #24]
0x0710	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 46 :: 		
0x0712	0xF000FBC3  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 47 :: 		
0x0716	0x2201    MOVS	R2, #1
0x0718	0xB252    SXTB	R2, R2
0x071A	0x4903    LDR	R1, [PC, #12]
0x071C	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 48 :: 		
L_end_Lcd_Chr_CP:
0x071E	0xF8DDE000  LDR	LR, [SP, #0]
0x0722	0xB001    ADD	SP, SP, #4
0x0724	0x4770    BX	LR
0x0726	0xBF00    NOP
0x0728	0x03C02200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Chr_CP
_Proceso:
;Practica5.c, 41 :: 		void Proceso(void){
0x0DCC	0xB083    SUB	SP, SP, #12
0x0DCE	0xF8CDE000  STR	LR, [SP, #0]
;Practica5.c, 44 :: 		adc_value = ADC1_Get_Sample(10);//valores para lectura directa en leds con anodo comn
0x0DD2	0x200A    MOVS	R0, #10
0x0DD4	0xF7FFFC88  BL	_ADC1_Get_Sample+0
0x0DD8	0x490F    LDR	R1, [PC, #60]
0x0DDA	0x8008    STRH	R0, [R1, #0]
;Practica5.c, 45 :: 		volts = R*adc_value;
0x0DDC	0xF7FFFCB2  BL	__UnsignedIntegralToFloat+0
0x0DE0	0x4A0E    LDR	R2, [PC, #56]
0x0DE2	0xF7FFF9BB  BL	__Mul_FP+0
;Practica5.c, 46 :: 		FloatToStr(volts,val);
0x0DE6	0xA901    ADD	R1, SP, #4
0x0DE8	0xF7FFFB82  BL	_FloatToStr+0
;Practica5.c, 48 :: 		Lcd_Out(1, 1, "Voltaje:");
0x0DEC	0x480C    LDR	R0, [PC, #48]
0x0DEE	0x4602    MOV	R2, R0
0x0DF0	0x2101    MOVS	R1, #1
0x0DF2	0x2001    MOVS	R0, #1
0x0DF4	0xF000F818  BL	_Lcd_Out+0
;Practica5.c, 49 :: 		Lcd_Out(2, 3, val);
0x0DF8	0xA801    ADD	R0, SP, #4
0x0DFA	0x4602    MOV	R2, R0
0x0DFC	0x2103    MOVS	R1, #3
0x0DFE	0x2002    MOVS	R0, #2
0x0E00	0xF000F812  BL	_Lcd_Out+0
;Practica5.c, 50 :: 		delay(0xFFFFF);
0x0E04	0x4807    LDR	R0, [PC, #28]
0x0E06	0xF7FFFDBB  BL	_delay+0
;Practica5.c, 51 :: 		Lcd_Cmd(_LCD_CLEAR);
0x0E0A	0x2001    MOVS	R0, #1
0x0E0C	0xF000F846  BL	_Lcd_Cmd+0
;Practica5.c, 52 :: 		}
L_end_Proceso:
0x0E10	0xF8DDE000  LDR	LR, [SP, #0]
0x0E14	0xB003    ADD	SP, SP, #12
0x0E16	0x4770    BX	LR
0x0E18	0x001C2000  	_adc_value+0
0x0E1C	0x40673A53  	#978534503
0x0E20	0x00002000  	?lstr2_Practica5+0
0x0E24	0xFFFF000F  	#1048575
; end of _Proceso
_ADC1_Get_Sample:
;__Lib_ADC_32F10x_16ch.c, 136 :: 		
0x06E8	0xB081    SUB	SP, SP, #4
0x06EA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_32F10x_16ch.c, 137 :: 		
0x06EE	0xB281    UXTH	R1, R0
0x06F0	0x4803    LDR	R0, [PC, #12]
0x06F2	0xF7FFFDF5  BL	__Lib_ADC_32F10x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_32F10x_16ch.c, 144 :: 		
L_end_ADC1_Get_Sample:
0x06F6	0xF8DDE000  LDR	LR, [SP, #0]
0x06FA	0xB001    ADD	SP, SP, #4
0x06FC	0x4770    BX	LR
0x06FE	0xBF00    NOP
0x0700	0x24004001  	ADC1_SR+0
; end of _ADC1_Get_Sample
__Lib_ADC_32F10x_16ch_ADCx_Get_Sample:
;__Lib_ADC_32F10x_16ch.c, 122 :: 		
; channel start address is: 4 (R1)
0x02E0	0xB081    SUB	SP, SP, #4
0x02E2	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; channel start address is: 4 (R1)
;__Lib_ADC_32F10x_16ch.c, 123 :: 		
0x02E6	0xF2000434  ADDW	R4, R0, #52
0x02EA	0x090A    LSRS	R2, R1, #4
0x02EC	0xB292    UXTH	R2, R2
0x02EE	0xB293    UXTH	R3, R2
0x02F0	0x6822    LDR	R2, [R4, #0]
0x02F2	0xF3631204  BFI	R2, R3, #4, #1
0x02F6	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_32F10x_16ch.c, 124 :: 		
0x02F8	0xF2000434  ADDW	R4, R0, #52
0x02FC	0x08CA    LSRS	R2, R1, #3
0x02FE	0xB292    UXTH	R2, R2
0x0300	0xB293    UXTH	R3, R2
0x0302	0x6822    LDR	R2, [R4, #0]
0x0304	0xF36302C3  BFI	R2, R3, #3, #1
0x0308	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_32F10x_16ch.c, 125 :: 		
0x030A	0xF2000434  ADDW	R4, R0, #52
0x030E	0x088A    LSRS	R2, R1, #2
0x0310	0xB292    UXTH	R2, R2
0x0312	0xB293    UXTH	R3, R2
0x0314	0x6822    LDR	R2, [R4, #0]
0x0316	0xF3630282  BFI	R2, R3, #2, #1
0x031A	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_32F10x_16ch.c, 126 :: 		
0x031C	0xF2000434  ADDW	R4, R0, #52
0x0320	0x084A    LSRS	R2, R1, #1
0x0322	0xB292    UXTH	R2, R2
0x0324	0xB293    UXTH	R3, R2
0x0326	0x6822    LDR	R2, [R4, #0]
0x0328	0xF3630241  BFI	R2, R3, #1, #1
0x032C	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_32F10x_16ch.c, 127 :: 		
0x032E	0xF2000434  ADDW	R4, R0, #52
0x0332	0xB28B    UXTH	R3, R1
; channel end address is: 4 (R1)
0x0334	0x6822    LDR	R2, [R4, #0]
0x0336	0xF3630200  BFI	R2, R3, #0, #1
0x033A	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_32F10x_16ch.c, 128 :: 		
0x033C	0xF2000408  ADDW	R4, R0, #8
0x0340	0x2301    MOVS	R3, #1
0x0342	0x6822    LDR	R2, [R4, #0]
0x0344	0xF3630200  BFI	R2, R3, #0, #1
0x0348	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_32F10x_16ch.c, 129 :: 		
0x034A	0xF2000408  ADDW	R4, R0, #8
0x034E	0x2301    MOVS	R3, #1
0x0350	0x6822    LDR	R2, [R4, #0]
0x0352	0xF3635296  BFI	R2, R3, #22, #1
0x0356	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_32F10x_16ch.c, 130 :: 		
0x0358	0xF000F9E8  BL	_Delay_1us+0
;__Lib_ADC_32F10x_16ch.c, 131 :: 		
L___Lib_ADC_32F10x_16ch_ADCx_Get_Sample20:
0x035C	0x6803    LDR	R3, [R0, #0]
0x035E	0xF3C30240  UBFX	R2, R3, #1, #1
0x0362	0xB902    CBNZ	R2, L___Lib_ADC_32F10x_16ch_ADCx_Get_Sample21
0x0364	0xE7FA    B	L___Lib_ADC_32F10x_16ch_ADCx_Get_Sample20
L___Lib_ADC_32F10x_16ch_ADCx_Get_Sample21:
;__Lib_ADC_32F10x_16ch.c, 132 :: 		
0x0366	0xF200024C  ADDW	R2, R0, #76
0x036A	0x6812    LDR	R2, [R2, #0]
0x036C	0xB290    UXTH	R0, R2
;__Lib_ADC_32F10x_16ch.c, 133 :: 		
L_end_ADCx_Get_Sample:
0x036E	0xF8DDE000  LDR	LR, [SP, #0]
0x0372	0xB001    ADD	SP, SP, #4
0x0374	0x4770    BX	LR
; end of __Lib_ADC_32F10x_16ch_ADCx_Get_Sample
_FloatToStr:
;__Lib_Conversions.c, 582 :: 		
; str start address is: 4 (R1)
0x04F0	0xB082    SUB	SP, SP, #8
0x04F2	0xF8CDE000  STR	LR, [SP, #0]
0x04F6	0x4602    MOV	R2, R0
0x04F8	0x460C    MOV	R4, R1
; str end address is: 4 (R1)
; fnum start address is: 8 (R2)
; str start address is: 16 (R4)
;__Lib_Conversions.c, 584 :: 		
0x04FA	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 586 :: 		
; dexpon start address is: 4 (R1)
0x04FC	0x2100    MOVS	R1, #0
0x04FE	0xB249    SXTB	R1, R1
;__Lib_Conversions.c, 589 :: 		
0x0500	0x9201    STR	R2, [SP, #4]
; fnum end address is: 8 (R2)
;__Lib_Conversions.c, 590 :: 		
0x0502	0x9A01    LDR	R2, [SP, #4]
0x0504	0xF1B23FFF  CMP	R2, #-1
0x0508	0xD106    BNE	L_FloatToStr103
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 591 :: 		
0x050A	0x4A72    LDR	R2, [PC, #456]
0x050C	0x4611    MOV	R1, R2
0x050E	0x4620    MOV	R0, R4
; str end address is: 16 (R4)
0x0510	0xF7FFFE10  BL	_strcpy+0
;__Lib_Conversions.c, 592 :: 		
0x0514	0x2003    MOVS	R0, #3
0x0516	0xE0D9    B	L_end_FloatToStr
;__Lib_Conversions.c, 593 :: 		
L_FloatToStr103:
;__Lib_Conversions.c, 594 :: 		
; str start address is: 16 (R4)
; i start address is: 20 (R5)
; dexpon start address is: 4 (R1)
0x0518	0x2501    MOVS	R5, #1
;__Lib_Conversions.c, 595 :: 		
0x051A	0xAA01    ADD	R2, SP, #4
0x051C	0x1CD2    ADDS	R2, R2, #3
0x051E	0x7812    LDRB	R2, [R2, #0]
0x0520	0xF0020280  AND	R2, R2, #128
0x0524	0xB2D2    UXTB	R2, R2
0x0526	0xB172    CBZ	R2, L__FloatToStr165
;__Lib_Conversions.c, 596 :: 		
0x0528	0xAA01    ADD	R2, SP, #4
0x052A	0x1CD3    ADDS	R3, R2, #3
0x052C	0x781A    LDRB	R2, [R3, #0]
0x052E	0xF0820280  EOR	R2, R2, #128
0x0532	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 597 :: 		
0x0534	0x1C6A    ADDS	R2, R5, #1
; i end address is: 20 (R5)
; i start address is: 12 (R3)
0x0536	0xB2D3    UXTB	R3, R2
;__Lib_Conversions.c, 598 :: 		
0x0538	0x222D    MOVS	R2, #45
0x053A	0x7022    STRB	R2, [R4, #0]
0x053C	0x1C62    ADDS	R2, R4, #1
0x053E	0x4614    MOV	R4, R2
; i end address is: 12 (R3)
; str end address is: 16 (R4)
0x0540	0xB2DE    UXTB	R6, R3
0x0542	0x46A2    MOV	R10, R4
;__Lib_Conversions.c, 599 :: 		
0x0544	0xE001    B	L_FloatToStr104
L__FloatToStr165:
;__Lib_Conversions.c, 595 :: 		
0x0546	0x46A2    MOV	R10, R4
0x0548	0xB2EE    UXTB	R6, R5
;__Lib_Conversions.c, 599 :: 		
L_FloatToStr104:
;__Lib_Conversions.c, 600 :: 		
; str start address is: 40 (R10)
; i start address is: 24 (R6)
0x054A	0x9A01    LDR	R2, [SP, #4]
0x054C	0xB932    CBNZ	R2, L_FloatToStr105
; dexpon end address is: 4 (R1)
; i end address is: 24 (R6)
;__Lib_Conversions.c, 601 :: 		
0x054E	0x4A62    LDR	R2, [PC, #392]
0x0550	0x4611    MOV	R1, R2
0x0552	0x4650    MOV	R0, R10
; str end address is: 40 (R10)
0x0554	0xF7FFFDEE  BL	_strcpy+0
;__Lib_Conversions.c, 602 :: 		
0x0558	0x2000    MOVS	R0, #0
0x055A	0xE0B7    B	L_end_FloatToStr
;__Lib_Conversions.c, 603 :: 		
L_FloatToStr105:
;__Lib_Conversions.c, 604 :: 		
; str start address is: 40 (R10)
; i start address is: 24 (R6)
; dexpon start address is: 4 (R1)
0x055C	0x9A01    LDR	R2, [SP, #4]
0x055E	0xF1B24FFF  CMP	R2, #2139095040
0x0562	0xD106    BNE	L_FloatToStr106
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 605 :: 		
0x0564	0x4A5D    LDR	R2, [PC, #372]
0x0566	0x4611    MOV	R1, R2
0x0568	0x4650    MOV	R0, R10
; str end address is: 40 (R10)
0x056A	0xF7FFFDE3  BL	_strcpy+0
;__Lib_Conversions.c, 606 :: 		
0x056E	0xB2F0    UXTB	R0, R6
; i end address is: 24 (R6)
0x0570	0xE0AC    B	L_end_FloatToStr
;__Lib_Conversions.c, 607 :: 		
L_FloatToStr106:
;__Lib_Conversions.c, 615 :: 		
; str start address is: 40 (R10)
; dexpon start address is: 4 (R1)
0x0572	0xFA5FF980  UXTB	R9, R0
; dexpon end address is: 4 (R1)
; str end address is: 40 (R10)
0x0576	0xFA4FF881  SXTB	R8, R1
L_FloatToStr107:
; str start address is: 40 (R10)
; dexpon start address is: 32 (R8)
; bpoint start address is: 36 (R9)
0x057A	0x9A01    LDR	R2, [SP, #4]
0x057C	0xF04F507E  MOV	R0, #1065353216
0x0580	0xF7FFFE34  BL	__Compare_FP+0
0x0584	0xF2400000  MOVW	R0, #0
0x0588	0xDD00    BLE	L__FloatToStr223
0x058A	0x2001    MOVS	R0, #1
L__FloatToStr223:
0x058C	0xB2C0    UXTB	R0, R0
0x058E	0xB148    CBZ	R0, L_FloatToStr108
;__Lib_Conversions.c, 616 :: 		
0x0590	0x9A01    LDR	R2, [SP, #4]
0x0592	0x4853    LDR	R0, [PC, #332]
0x0594	0xF7FFFDE2  BL	__Mul_FP+0
0x0598	0x9001    STR	R0, [SP, #4]
;__Lib_Conversions.c, 617 :: 		
0x059A	0xF1A80801  SUB	R8, R8, #1
0x059E	0xFA4FF888  SXTB	R8, R8
;__Lib_Conversions.c, 618 :: 		
0x05A2	0xE7EA    B	L_FloatToStr107
L_FloatToStr108:
;__Lib_Conversions.c, 623 :: 		
; str end address is: 40 (R10)
; dexpon end address is: 32 (R8)
L_FloatToStr109:
; bpoint end address is: 36 (R9)
; bpoint start address is: 36 (R9)
; dexpon start address is: 32 (R8)
; str start address is: 40 (R10)
0x05A4	0x9A01    LDR	R2, [SP, #4]
0x05A6	0x484E    LDR	R0, [PC, #312]
0x05A8	0xF7FFFE20  BL	__Compare_FP+0
0x05AC	0xF2400000  MOVW	R0, #0
0x05B0	0xDC00    BGT	L__FloatToStr224
0x05B2	0x2001    MOVS	R0, #1
L__FloatToStr224:
0x05B4	0xB2C0    UXTB	R0, R0
0x05B6	0xB148    CBZ	R0, L_FloatToStr110
;__Lib_Conversions.c, 624 :: 		
0x05B8	0x9A01    LDR	R2, [SP, #4]
0x05BA	0x484A    LDR	R0, [PC, #296]
0x05BC	0xF7FFFDCE  BL	__Mul_FP+0
0x05C0	0x9001    STR	R0, [SP, #4]
;__Lib_Conversions.c, 625 :: 		
0x05C2	0xF1080801  ADD	R8, R8, #1
0x05C6	0xFA4FF888  SXTB	R8, R8
;__Lib_Conversions.c, 626 :: 		
0x05CA	0xE7EB    B	L_FloatToStr109
L_FloatToStr110:
;__Lib_Conversions.c, 631 :: 		
0x05CC	0x9A01    LDR	R2, [SP, #4]
0x05CE	0x0052    LSLS	R2, R2, #1
0x05D0	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 640 :: 		
0x05D2	0xAA01    ADD	R2, SP, #4
0x05D4	0x1CD2    ADDS	R2, R2, #3
0x05D6	0x7812    LDRB	R2, [R2, #0]
0x05D8	0x3A7F    SUBS	R2, #127
0x05DA	0xB2D0    UXTB	R0, R2
;__Lib_Conversions.c, 643 :: 		
0x05DC	0xAA01    ADD	R2, SP, #4
0x05DE	0x1CD3    ADDS	R3, R2, #3
0x05E0	0x2201    MOVS	R2, #1
0x05E2	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 644 :: 		
0x05E4	0x9A01    LDR	R2, [SP, #4]
0x05E6	0x4082    LSLS	R2, R0
0x05E8	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 645 :: 		
0x05EA	0xAA01    ADD	R2, SP, #4
0x05EC	0x1CD2    ADDS	R2, R2, #3
0x05EE	0x7812    LDRB	R2, [R2, #0]
0x05F0	0x3230    ADDS	R2, #48
0x05F2	0xF88A2000  STRB	R2, [R10, #0]
0x05F6	0xF10A0001  ADD	R0, R10, #1
; str end address is: 40 (R10)
;__Lib_Conversions.c, 646 :: 		
0x05FA	0xF1B80F01  CMP	R8, #1
0x05FE	0xDB06    BLT	L__FloatToStr164
0x0600	0xF1B80F06  CMP	R8, #6
0x0604	0xDC03    BGT	L__FloatToStr163
0x0606	0x4605    MOV	R5, R0
; bpoint end address is: 36 (R9)
0x0608	0xFA5FF189  UXTB	R1, R9
0x060C	0xE003    B	L_FloatToStr113
L__FloatToStr164:
L__FloatToStr163:
;__Lib_Conversions.c, 647 :: 		
0x060E	0x222E    MOVS	R2, #46
0x0610	0x7002    STRB	R2, [R0, #0]
0x0612	0x1C45    ADDS	R5, R0, #1
; str start address is: 20 (R5)
;__Lib_Conversions.c, 648 :: 		
; bpoint start address is: 4 (R1)
0x0614	0x2101    MOVS	R1, #1
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 649 :: 		
L_FloatToStr113:
;__Lib_Conversions.c, 650 :: 		
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
0x0616	0x2006    MOVS	R0, #6
; dexpon end address is: 32 (R8)
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
0x0618	0xFA4FF488  SXTB	R4, R8
L_FloatToStr114:
; str start address is: 20 (R5)
; bpoint start address is: 4 (R1)
; dexpon start address is: 16 (R4)
0x061C	0xB300    CBZ	R0, L_FloatToStr115
;__Lib_Conversions.c, 651 :: 		
0x061E	0xAA01    ADD	R2, SP, #4
0x0620	0x1CD3    ADDS	R3, R2, #3
0x0622	0x2200    MOVS	R2, #0
0x0624	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 652 :: 		
0x0626	0x9A01    LDR	R2, [SP, #4]
0x0628	0x0093    LSLS	R3, R2, #2
0x062A	0x9A01    LDR	R2, [SP, #4]
0x062C	0x18D2    ADDS	R2, R2, R3
0x062E	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 653 :: 		
0x0630	0x9A01    LDR	R2, [SP, #4]
0x0632	0x0052    LSLS	R2, R2, #1
0x0634	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 654 :: 		
0x0636	0xAA01    ADD	R2, SP, #4
0x0638	0x1CD2    ADDS	R2, R2, #3
0x063A	0x7812    LDRB	R2, [R2, #0]
0x063C	0x3230    ADDS	R2, #48
0x063E	0x702A    STRB	R2, [R5, #0]
0x0640	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 655 :: 		
0x0642	0xB951    CBNZ	R1, L__FloatToStr167
;__Lib_Conversions.c, 656 :: 		
0x0644	0x1E62    SUBS	R2, R4, #1
0x0646	0xB252    SXTB	R2, R2
; dexpon end address is: 16 (R4)
; dexpon start address is: 12 (R3)
0x0648	0xB253    SXTB	R3, R2
0x064A	0xB922    CBNZ	R2, L__FloatToStr166
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 657 :: 		
0x064C	0x222E    MOVS	R2, #46
0x064E	0x702A    STRB	R2, [R5, #0]
0x0650	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 658 :: 		
; bpoint start address is: 4 (R1)
0x0652	0x2101    MOVS	R1, #1
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 659 :: 		
0x0654	0xE7FF    B	L_FloatToStr118
L__FloatToStr166:
;__Lib_Conversions.c, 656 :: 		
;__Lib_Conversions.c, 659 :: 		
L_FloatToStr118:
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
0x0656	0xB25C    SXTB	R4, R3
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
; dexpon end address is: 12 (R3)
0x0658	0xE7FF    B	L_FloatToStr117
L__FloatToStr167:
;__Lib_Conversions.c, 655 :: 		
;__Lib_Conversions.c, 659 :: 		
L_FloatToStr117:
;__Lib_Conversions.c, 650 :: 		
; str start address is: 20 (R5)
; bpoint start address is: 4 (R1)
; dexpon start address is: 16 (R4)
0x065A	0x1E40    SUBS	R0, R0, #1
0x065C	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 660 :: 		
; bpoint end address is: 4 (R1)
0x065E	0xE7DD    B	L_FloatToStr114
L_FloatToStr115:
;__Lib_Conversions.c, 661 :: 		
0x0660	0x4629    MOV	R1, R5
; dexpon end address is: 16 (R4)
0x0662	0xB260    SXTB	R0, R4
L_FloatToStr119:
; str end address is: 20 (R5)
; str start address is: 4 (R1)
0x0664	0x1E4A    SUBS	R2, R1, #1
0x0666	0x7812    LDRB	R2, [R2, #0]
0x0668	0x2A30    CMP	R2, #48
0x066A	0xD101    BNE	L_FloatToStr120
;__Lib_Conversions.c, 662 :: 		
0x066C	0x1E49    SUBS	R1, R1, #1
0x066E	0xE7F9    B	L_FloatToStr119
L_FloatToStr120:
;__Lib_Conversions.c, 663 :: 		
0x0670	0x1E4A    SUBS	R2, R1, #1
0x0672	0x7812    LDRB	R2, [R2, #0]
0x0674	0x2A2E    CMP	R2, #46
0x0676	0xD101    BNE	L__FloatToStr168
;__Lib_Conversions.c, 664 :: 		
0x0678	0x1E49    SUBS	R1, R1, #1
; str end address is: 4 (R1)
0x067A	0xE7FF    B	L_FloatToStr121
L__FloatToStr168:
;__Lib_Conversions.c, 663 :: 		
;__Lib_Conversions.c, 664 :: 		
L_FloatToStr121:
;__Lib_Conversions.c, 665 :: 		
; str start address is: 4 (R1)
0x067C	0xB310    CBZ	R0, L__FloatToStr171
;__Lib_Conversions.c, 666 :: 		
0x067E	0x2265    MOVS	R2, #101
0x0680	0x700A    STRB	R2, [R1, #0]
0x0682	0x1C49    ADDS	R1, R1, #1
;__Lib_Conversions.c, 667 :: 		
0x0684	0x2800    CMP	R0, #0
0x0686	0xDA06    BGE	L__FloatToStr169
;__Lib_Conversions.c, 668 :: 		
0x0688	0x222D    MOVS	R2, #45
0x068A	0x700A    STRB	R2, [R1, #0]
0x068C	0x1C49    ADDS	R1, R1, #1
;__Lib_Conversions.c, 669 :: 		
0x068E	0x4242    RSBS	R2, R0, #0
0x0690	0xB250    SXTB	R0, R2
; str end address is: 4 (R1)
0x0692	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 670 :: 		
0x0694	0xE000    B	L_FloatToStr123
L__FloatToStr169:
;__Lib_Conversions.c, 667 :: 		
0x0696	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 670 :: 		
L_FloatToStr123:
;__Lib_Conversions.c, 671 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 4 (R1)
0x0698	0xB2D8    UXTB	R0, R3
;__Lib_Conversions.c, 672 :: 		
0x069A	0xB2DA    UXTB	R2, R3
; dexpon end address is: 12 (R3)
0x069C	0x2A09    CMP	R2, #9
0x069E	0xD907    BLS	L__FloatToStr170
;__Lib_Conversions.c, 673 :: 		
0x06A0	0x220A    MOVS	R2, #10
0x06A2	0xFBB0F2F2  UDIV	R2, R0, R2
0x06A6	0xB2D2    UXTB	R2, R2
0x06A8	0x3230    ADDS	R2, #48
0x06AA	0x700A    STRB	R2, [R1, #0]
0x06AC	0x1C49    ADDS	R1, R1, #1
; str end address is: 4 (R1)
0x06AE	0xE7FF    B	L_FloatToStr124
L__FloatToStr170:
;__Lib_Conversions.c, 672 :: 		
;__Lib_Conversions.c, 673 :: 		
L_FloatToStr124:
;__Lib_Conversions.c, 674 :: 		
; str start address is: 4 (R1)
0x06B0	0x230A    MOVS	R3, #10
0x06B2	0xFBB0F2F3  UDIV	R2, R0, R3
0x06B6	0xFB030212  MLS	R2, R3, R2, R0
0x06BA	0xB2D2    UXTB	R2, R2
0x06BC	0x3230    ADDS	R2, #48
0x06BE	0x700A    STRB	R2, [R1, #0]
0x06C0	0x1C48    ADDS	R0, R1, #1
; str end address is: 4 (R1)
;__Lib_Conversions.c, 675 :: 		
0x06C2	0xE000    B	L_FloatToStr122
L__FloatToStr171:
;__Lib_Conversions.c, 665 :: 		
0x06C4	0x4608    MOV	R0, R1
;__Lib_Conversions.c, 675 :: 		
L_FloatToStr122:
;__Lib_Conversions.c, 676 :: 		
0x06C6	0x2200    MOVS	R2, #0
0x06C8	0x7002    STRB	R2, [R0, #0]
;__Lib_Conversions.c, 677 :: 		
0x06CA	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 678 :: 		
L_end_FloatToStr:
0x06CC	0xF8DDE000  LDR	LR, [SP, #0]
0x06D0	0xB002    ADD	SP, SP, #8
0x06D2	0x4770    BX	LR
0x06D4	0x00122000  	?lstr1___Lib_Conversions+0
0x06D8	0x00162000  	?lstr2___Lib_Conversions+0
0x06DC	0x00182000  	?lstr3___Lib_Conversions+0
0x06E0	0x00004120  	#1092616192
0x06E4	0xCCCD3DCC  	#1036831949
; end of _FloatToStr
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
0x0134	0xB081    SUB	SP, SP, #4
0x0136	0x9100    STR	R1, [SP, #0]
0x0138	0x4601    MOV	R1, R0
0x013A	0x9800    LDR	R0, [SP, #0]
; from end address is: 4 (R1)
; to start address is: 4 (R1)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0x013C	0x460B    MOV	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; to start address is: 4 (R1)
0x013E	0x461C    MOV	R4, R3
0x0140	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x0142	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x0144	0x4603    MOV	R3, R0
0x0146	0x1C42    ADDS	R2, R0, #1
0x0148	0x4610    MOV	R0, R2
0x014A	0x781A    LDRB	R2, [R3, #0]
0x014C	0x7022    STRB	R2, [R4, #0]
0x014E	0x7822    LDRB	R2, [R4, #0]
0x0150	0xB10A    CBZ	R2, L_strcpy35
; cp end address is: 20 (R5)
;__Lib_CString.c, 138 :: 		
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
0x0152	0x462B    MOV	R3, R5
0x0154	0xE7F3    B	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0x0156	0x4608    MOV	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0x0158	0xB001    ADD	SP, SP, #4
0x015A	0x4770    BX	LR
; end of _strcpy
__Compare_FP:
;__Lib_MathDouble.c, 838 :: 		
0x01EC	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 840 :: 		
0x01EE	0xB510    PUSH	(R4, R14)
;__Lib_MathDouble.c, 842 :: 		
0x01F0	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 843 :: 		
0x01F2	0xBF08    IT	EQ
;__Lib_MathDouble.c, 845 :: 		
0x01F4	0xE02A    BEQ	__me_lab_end
;__Lib_MathDouble.c, 847 :: 		
0x01F6	0xEA400402  ORR	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 848 :: 		
0x01FA	0xEA4F0444  LSL	R4, R4, #1
;__Lib_MathDouble.c, 849 :: 		
0x01FE	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 850 :: 		
0x0200	0xBF08    IT	EQ
;__Lib_MathDouble.c, 852 :: 		
0x0202	0xE023    BEQ	__me_lab_end
;__Lib_MathDouble.c, 854 :: 		
0x0204	0x0044    LSLS	R4, R0, #1
;__Lib_MathDouble.c, 855 :: 		
0x0206	0xD104    BNE	__me_ct2_
;__Lib_MathDouble.c, 857 :: 		
0x0208	0x4294    CMP	R4, R2
;__Lib_MathDouble.c, 858 :: 		
0x020A	0xD401    BMI	__me_labop2_pos
;__Lib_MathDouble.c, 859 :: 		
0x020C	0x1CA4    ADDS	R4, R4, #2
;__Lib_MathDouble.c, 860 :: 		
0x020E	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 861 :: 		
__me_labop2_pos:
;__Lib_MathDouble.c, 863 :: 		
0x0210	0xE01C    B	__me_lab_end
;__Lib_MathDouble.c, 865 :: 		
__me_ct2_:
0x0212	0xEA4F0440  LSL	R4, R0, #1
;__Lib_MathDouble.c, 866 :: 		
0x0216	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 867 :: 		
0x021A	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 868 :: 		
0x021C	0xD10A    BNE	__me_ct1_
;__Lib_MathDouble.c, 869 :: 		
0x021E	0xEA4F0442  LSL	R4, R2, #1
;__Lib_MathDouble.c, 870 :: 		
0x0222	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 871 :: 		
0x0226	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 872 :: 		
0x0228	0xD104    BNE	__me_ct1_
;__Lib_MathDouble.c, 874 :: 		
0x022A	0xEA4F74D2  LSR	R4, R2, #31
;__Lib_MathDouble.c, 875 :: 		
0x022E	0xEBB434D0  SUBS	R4, R4, R0, LSR #31
;__Lib_MathDouble.c, 877 :: 		
0x0232	0xE00B    B	__me_lab_end
;__Lib_MathDouble.c, 879 :: 		
__me_ct1_:
0x0234	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 880 :: 		
0x0236	0xD406    BMI	__me_op2_m
;__Lib_MathDouble.c, 882 :: 		
0x0238	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 883 :: 		
0x023A	0xDC02    BGT	__me_labop1_pos
;__Lib_MathDouble.c, 884 :: 		
0x023C	0x2400    MOVS	R4, #0
;__Lib_MathDouble.c, 885 :: 		
0x023E	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 887 :: 		
0x0240	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 888 :: 		
__me_labop1_pos:
;__Lib_MathDouble.c, 889 :: 		
0x0242	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 891 :: 		
0x0244	0xE002    B	__me_lab_end
;__Lib_MathDouble.c, 892 :: 		
__me_op2_m:
0x0246	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 893 :: 		
0x0248	0xBF48    IT	MI
;__Lib_MathDouble.c, 894 :: 		
0x024A	0x4282    CMPMI	R2, R0
;__Lib_MathDouble.c, 895 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 896 :: 		
0x024C	0xE8BD4010  POP	(R4, R14)
;__Lib_MathDouble.c, 898 :: 		
L_end__Compare_FP:
0x0250	0xB001    ADD	SP, SP, #4
0x0252	0x4770    BX	LR
; end of __Compare_FP
__Mul_FP:
;__Lib_MathDouble.c, 665 :: 		
0x015C	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 667 :: 		
0x015E	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 669 :: 		
0x0160	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 670 :: 		
0x0164	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 671 :: 		
0x0166	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 672 :: 		
0x016A	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 674 :: 		
0x016E	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 675 :: 		
0x0172	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 676 :: 		
0x0176	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 677 :: 		
0x0178	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 678 :: 		
0x017A	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 680 :: 		
0x017E	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 682 :: 		
0x0182	0xE02F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 684 :: 		
0x0184	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 685 :: 		
0x0186	0xD029    BEQ	__me_ovfl
;__Lib_MathDouble.c, 687 :: 		
0x0188	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 688 :: 		
0x018C	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 689 :: 		
0x0190	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 690 :: 		
0x0192	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 691 :: 		
0x0194	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 693 :: 		
0x0198	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 695 :: 		
0x019C	0xE022    BEQ	__me_lab_end
;__Lib_MathDouble.c, 697 :: 		
0x019E	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 698 :: 		
0x01A0	0xD01C    BEQ	__me_ovfl
;__Lib_MathDouble.c, 700 :: 		
0x01A2	0x195B    ADDS	R3, R3, R5
;__Lib_MathDouble.c, 702 :: 		
0x01A4	0xFBA15404  UMULL	R5, R4, R1, R4
;__Lib_MathDouble.c, 704 :: 		
0x01A8	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 705 :: 		
0x01AA	0xBF5C    ITT	PL
;__Lib_MathDouble.c, 706 :: 		
0x01AC	0x0064    LSLPL	R4, R4, #1
;__Lib_MathDouble.c, 707 :: 		
0x01AE	0x1E5B    SUBPL	R3, R3, #1
;__Lib_MathDouble.c, 709 :: 		
0x01B0	0xF1140480  ADDS	R4, R4, #128
;__Lib_MathDouble.c, 710 :: 		
0x01B4	0xBF24    ITT	CS
;__Lib_MathDouble.c, 711 :: 		
0x01B6	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 712 :: 		
0x01B8	0x0864    LSRCS	R4, R4, #1
;__Lib_MathDouble.c, 714 :: 		
0x01BA	0xF1B3037E  SUBS	R3, R3, #126
;__Lib_MathDouble.c, 715 :: 		
0x01BE	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 716 :: 		
0x01C0	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 718 :: 		
0x01C4	0xE00E    BLE	__me_lab_end
;__Lib_MathDouble.c, 720 :: 		
0x01C6	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 721 :: 		
0x01C8	0xD208    BCS	__me_ovfl
;__Lib_MathDouble.c, 723 :: 		
0x01CA	0xEA4F2014  LSR	R0, R4, #8
;__Lib_MathDouble.c, 724 :: 		
0x01CE	0xF4300000  BICS	R0, R0, #8388608
;__Lib_MathDouble.c, 725 :: 		
0x01D2	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 726 :: 		
0x01D6	0xEA500006  ORRS	R0, R0, R6, LSL #0
;__Lib_MathDouble.c, 729 :: 		
0x01DA	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 731 :: 		
__me_ovfl:
0x01DC	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 732 :: 		
0x01DE	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 733 :: 		
0x01E0	0xEA460007  ORR	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 734 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 735 :: 		
0x01E4	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 737 :: 		
L_end__Mul_FP:
0x01E8	0xB001    ADD	SP, SP, #4
0x01EA	0x4770    BX	LR
; end of __Mul_FP
_delay:
;Practica5.c, 54 :: 		void delay(unsigned long contador) // Funcin para generar retardo
;Practica5.c, 56 :: 		while(--contador);
L_delay2:
0x0980	0x1E41    SUBS	R1, R0, #1
0x0982	0x4608    MOV	R0, R1
0x0984	0xB101    CBZ	R1, L_delay3
0x0986	0xE7FB    B	L_delay2
L_delay3:
;Practica5.c, 57 :: 		}
L_end_delay:
0x0988	0x4770    BX	LR
; end of _delay
__UnsignedIntegralToFloat:
;__Lib_MathDouble.c, 262 :: 		
0x0744	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 264 :: 		
0x0746	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 265 :: 		
0x0748	0xBF08    IT	EQ
;__Lib_MathDouble.c, 267 :: 		
0x074A	0xE010    BEQ	__me_lab_end
;__Lib_MathDouble.c, 269 :: 		
0x074C	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 271 :: 		
0x074E	0xF04F029E  MOV	R2, #158
;__Lib_MathDouble.c, 272 :: 		
0x0752	0xD402    BMI	__me_label_cont
;__Lib_MathDouble.c, 274 :: 		
__me_loop:
0x0754	0x1E52    SUBS	R2, R2, #1
;__Lib_MathDouble.c, 275 :: 		
0x0756	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 277 :: 		
0x0758	0xD5FC    BPL	__me_loop
;__Lib_MathDouble.c, 279 :: 		
__me_label_cont:
0x075A	0xF1100080  ADDS	R0, R0, #128
;__Lib_MathDouble.c, 280 :: 		
0x075E	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 281 :: 		
0x0760	0x1C52    ADDCS	R2, R2, #1
;__Lib_MathDouble.c, 282 :: 		
0x0762	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 284 :: 		
0x0764	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 285 :: 		
0x0766	0xEA4050C2  ORR	R0, R0, R2, LSL #23
;__Lib_MathDouble.c, 287 :: 		
0x076A	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 288 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 290 :: 		
L_end__UnsignedIntegralToFloat:
0x076E	0xB001    ADD	SP, SP, #4
0x0770	0x4770    BX	LR
; end of __UnsignedIntegralToFloat
___CC2DW:
;__Lib_System_100.c, 21 :: 		
0x0B1C	0xB081    SUB	SP, SP, #4
;__Lib_System_100.c, 23 :: 		
L_loopDW:
;__Lib_System_100.c, 24 :: 		
0x0B1E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_100.c, 25 :: 		
0x0B22	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_100.c, 26 :: 		
0x0B26	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_100.c, 27 :: 		
0x0B2A	0xD1F8    BNE	L_loopDW
;__Lib_System_100.c, 29 :: 		
L_end___CC2DW:
0x0B2C	0xB001    ADD	SP, SP, #4
0x0B2E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_100.c, 63 :: 		
0x0AE0	0xB081    SUB	SP, SP, #4
;__Lib_System_100.c, 65 :: 		
0x0AE2	0xF04F0900  MOV	R9, #0
;__Lib_System_100.c, 66 :: 		
0x0AE6	0xF04F0C00  MOV	R12, #0
;__Lib_System_100.c, 67 :: 		
0x0AEA	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_100.c, 68 :: 		
0x0AEE	0xDC04    BGT	L_loopFZs
;__Lib_System_100.c, 69 :: 		
0x0AF0	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_100.c, 70 :: 		
0x0AF4	0xDB01    BLT	L_loopFZs
;__Lib_System_100.c, 71 :: 		
0x0AF6	0x46D4    MOV	R12, R10
;__Lib_System_100.c, 72 :: 		
0x0AF8	0x46EA    MOV	R10, SP
;__Lib_System_100.c, 73 :: 		
L_loopFZs:
;__Lib_System_100.c, 74 :: 		
0x0AFA	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_100.c, 75 :: 		
0x0AFE	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_100.c, 76 :: 		
0x0B02	0xD1FA    BNE	L_loopFZs
;__Lib_System_100.c, 77 :: 		
0x0B04	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_100.c, 78 :: 		
0x0B08	0xDD05    BLE	L_norep
;__Lib_System_100.c, 79 :: 		
0x0B0A	0x46E2    MOV	R10, R12
;__Lib_System_100.c, 80 :: 		
0x0B0C	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_100.c, 81 :: 		
0x0B10	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_100.c, 82 :: 		
0x0B14	0xE7F1    B	L_loopFZs
;__Lib_System_100.c, 83 :: 		
L_norep:
;__Lib_System_100.c, 85 :: 		
L_end___FillZeros:
0x0B16	0xB001    ADD	SP, SP, #4
0x0B18	0x4770    BX	LR
; end of ___FillZeros
__Lib_System_100_InitialSetUpRCCRCC2:
;__Lib_System_100.c, 298 :: 		
0x0FC4	0xB082    SUB	SP, SP, #8
;__Lib_System_100.c, 300 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0FC6	0x4A21    LDR	R2, [PC, #132]
;__Lib_System_100.c, 301 :: 		
0x0FC8	0x4821    LDR	R0, [PC, #132]
0x0FCA	0x9001    STR	R0, [SP, #4]
;__Lib_System_100.c, 302 :: 		
; ulRCC_CFGR2 start address is: 12 (R3)
0x0FCC	0x4B21    LDR	R3, [PC, #132]
;__Lib_System_100.c, 304 :: 		
0x0FCE	0x9901    LDR	R1, [SP, #4]
0x0FD0	0x4821    LDR	R0, [PC, #132]
0x0FD2	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 305 :: 		
0x0FD4	0x4821    LDR	R0, [PC, #132]
0x0FD6	0x6003    STR	R3, [R0, #0]
; ulRCC_CFGR2 end address is: 12 (R3)
;__Lib_System_100.c, 306 :: 		
0x0FD8	0x4821    LDR	R0, [PC, #132]
0x0FDA	0xEA020100  AND	R1, R2, R0, LSL #0
0x0FDE	0x4821    LDR	R0, [PC, #132]
0x0FE0	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 308 :: 		
0x0FE2	0xF0020001  AND	R0, R2, #1
0x0FE6	0xB140    CBZ	R0, L___Lib_System_100_InitialSetUpRCCRCC239
; ulRCC_CR end address is: 8 (R2)
0x0FE8	0x4611    MOV	R1, R2
;__Lib_System_100.c, 309 :: 		
L___Lib_System_100_InitialSetUpRCCRCC229:
; ulRCC_CR start address is: 4 (R1)
0x0FEA	0x481E    LDR	R0, [PC, #120]
0x0FEC	0x6800    LDR	R0, [R0, #0]
0x0FEE	0xF0000002  AND	R0, R0, #2
0x0FF2	0xB900    CBNZ	R0, L___Lib_System_100_InitialSetUpRCCRCC230
;__Lib_System_100.c, 310 :: 		
0x0FF4	0xE7F9    B	L___Lib_System_100_InitialSetUpRCCRCC229
L___Lib_System_100_InitialSetUpRCCRCC230:
;__Lib_System_100.c, 311 :: 		
0x0FF6	0x460A    MOV	R2, R1
0x0FF8	0xE7FF    B	L___Lib_System_100_InitialSetUpRCCRCC228
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_100_InitialSetUpRCCRCC239:
;__Lib_System_100.c, 308 :: 		
;__Lib_System_100.c, 311 :: 		
L___Lib_System_100_InitialSetUpRCCRCC228:
;__Lib_System_100.c, 313 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0FFA	0xF4023080  AND	R0, R2, #65536
0x0FFE	0xB140    CBZ	R0, L___Lib_System_100_InitialSetUpRCCRCC240
; ulRCC_CR end address is: 8 (R2)
0x1000	0x4611    MOV	R1, R2
;__Lib_System_100.c, 314 :: 		
L___Lib_System_100_InitialSetUpRCCRCC232:
; ulRCC_CR start address is: 4 (R1)
0x1002	0x4818    LDR	R0, [PC, #96]
0x1004	0x6800    LDR	R0, [R0, #0]
0x1006	0xF4003000  AND	R0, R0, #131072
0x100A	0x2800    CMP	R0, #0
0x100C	0xD100    BNE	L___Lib_System_100_InitialSetUpRCCRCC233
;__Lib_System_100.c, 315 :: 		
0x100E	0xE7F8    B	L___Lib_System_100_InitialSetUpRCCRCC232
L___Lib_System_100_InitialSetUpRCCRCC233:
;__Lib_System_100.c, 316 :: 		
0x1010	0xE000    B	L___Lib_System_100_InitialSetUpRCCRCC231
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_100_InitialSetUpRCCRCC240:
;__Lib_System_100.c, 313 :: 		
0x1012	0x4611    MOV	R1, R2
;__Lib_System_100.c, 316 :: 		
L___Lib_System_100_InitialSetUpRCCRCC231:
;__Lib_System_100.c, 318 :: 		
; ulRCC_CR start address is: 4 (R1)
0x1014	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x1018	0xB158    CBZ	R0, L___Lib_System_100_InitialSetUpRCCRCC234
;__Lib_System_100.c, 319 :: 		
0x101A	0x4812    LDR	R0, [PC, #72]
0x101C	0x6800    LDR	R0, [R0, #0]
0x101E	0xF0407180  ORR	R1, R0, #16777216
0x1022	0x4810    LDR	R0, [PC, #64]
0x1024	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 320 :: 		
L___Lib_System_100_InitialSetUpRCCRCC235:
0x1026	0x480F    LDR	R0, [PC, #60]
0x1028	0x6800    LDR	R0, [R0, #0]
0x102A	0xF0007000  AND	R0, R0, #33554432
0x102E	0xB900    CBNZ	R0, L___Lib_System_100_InitialSetUpRCCRCC236
;__Lib_System_100.c, 321 :: 		
0x1030	0xE7F9    B	L___Lib_System_100_InitialSetUpRCCRCC235
L___Lib_System_100_InitialSetUpRCCRCC236:
;__Lib_System_100.c, 322 :: 		
L___Lib_System_100_InitialSetUpRCCRCC234:
;__Lib_System_100.c, 325 :: 		
L___Lib_System_100_InitialSetUpRCCRCC237:
0x1032	0x4809    LDR	R0, [PC, #36]
0x1034	0x6800    LDR	R0, [R0, #0]
0x1036	0xF000010C  AND	R1, R0, #12
0x103A	0x9801    LDR	R0, [SP, #4]
0x103C	0x0080    LSLS	R0, R0, #2
0x103E	0xF000000C  AND	R0, R0, #12
0x1042	0x4281    CMP	R1, R0
0x1044	0xD000    BEQ	L___Lib_System_100_InitialSetUpRCCRCC238
;__Lib_System_100.c, 326 :: 		
0x1046	0xE7F4    B	L___Lib_System_100_InitialSetUpRCCRCC237
L___Lib_System_100_InitialSetUpRCCRCC238:
;__Lib_System_100.c, 328 :: 		
L_end_InitialSetUpRCCRCC2:
0x1048	0xB002    ADD	SP, SP, #8
0x104A	0x4770    BX	LR
0x104C	0x00810000  	#129
0x1050	0x00000000  	#0
0x1054	0x00000000  	#0
0x1058	0x10044002  	RCC_CFGR+0
0x105C	0x102C4002  	RCC_CFGR2+0
0x1060	0xFFFF000F  	#1048575
0x1064	0x10004002  	RCC_CR+0
; end of __Lib_System_100_InitialSetUpRCCRCC2
__Lib_System_100_InitialSetUpFosc:
;__Lib_System_100.c, 330 :: 		
0x0F68	0xB081    SUB	SP, SP, #4
;__Lib_System_100.c, 331 :: 		
0x0F6A	0x4902    LDR	R1, [PC, #8]
0x0F6C	0x4802    LDR	R0, [PC, #8]
0x0F6E	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 332 :: 		
L_end_InitialSetUpFosc:
0x0F70	0xB001    ADD	SP, SP, #4
0x0F72	0x4770    BX	LR
0x0F74	0x1F400000  	#8000
0x0F78	0x00242000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_100_InitialSetUpFosc
___GenExcept:
;__Lib_System_100.c, 262 :: 		
0x0F7C	0xB081    SUB	SP, SP, #4
;__Lib_System_100.c, 263 :: 		
L___GenExcept24:
0x0F7E	0xE7FE    B	L___GenExcept24
;__Lib_System_100.c, 264 :: 		
L_end___GenExcept:
0x0F80	0xB001    ADD	SP, SP, #4
0x0F82	0x4770    BX	LR
; end of ___GenExcept
0x1084	0xB500    PUSH	(R14)
0x1086	0xF2400B00  MOVW	R11, #0
0x108A	0xF2C20B00  MOVT	R11, #8192
0x108E	0xF2400A1C  MOVW	R10, #28
0x1092	0xF2C20A00  MOVT	R10, #8192
0x1096	0xF2410C68  MOVW	R12, #4200
0x109A	0xF2C00C00  MOVT	R12, #0
0x109E	0xF7FFFD3D  BL	2844
0x10A2	0xBD00    POP	(R15)
0x10A4	0x4770    BX	LR
0x1104	0xB500    PUSH	(R14)
0x1106	0xF2400B00  MOVW	R11, #0
0x110A	0xF2C20B00  MOVT	R11, #8192
0x110E	0xF2400A28  MOVW	R10, #40
0x1112	0xF2C20A00  MOVT	R10, #8192
0x1116	0xF7FFFCE3  BL	2784
0x111A	0xBD00    POP	(R15)
0x111C	0x4770    BX	LR
;,0 :: _initBlock_0 [18]
; Containing: ?ICS?lstr2_Practica5 [9]
;             ?ICS?lstr1_Practica5 [9]
0x1068	0x746C6F56 ;_initBlock_0+0 : ?ICS?lstr2_Practica5 at 0x1068
0x106C	0x3A656A61 ;_initBlock_0+4
0x1070	0x6C6F5600 ;_initBlock_0+8 : ?ICS?lstr1_Practica5 at 0x1071
0x1074	0x656A6174 ;_initBlock_0+12
0x1078	0x003A ;_initBlock_0+16
; end of _initBlock_0
;__Lib_Conversions.c,0 :: ?ICS?lstr1___Lib_Conversions [4]
0x107A	0x004E614E ;?ICS?lstr1___Lib_Conversions+0
; end of ?ICS?lstr1___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr2___Lib_Conversions [2]
0x107E	0x0030 ;?ICS?lstr2___Lib_Conversions+0
; end of ?ICS?lstr2___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr3___Lib_Conversions [4]
0x1080	0x00464E49 ;?ICS?lstr3___Lib_Conversions+0
; end of ?ICS?lstr3___Lib_Conversions
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0134      [40]    _strcpy
0x015C     [144]    __Mul_FP
0x01EC     [104]    __Compare_FP
0x0254     [140]    _GPIO_Clk_Enable
0x02E0     [150]    __Lib_ADC_32F10x_16ch_ADCx_Get_Sample
0x0378     [296]    __Lib_ADC_32F10x_16ch_ADCx_Init
0x04A0      [52]    _ADC1_Init
0x04D4      [26]    _Delay_50us
0x04F0     [504]    _FloatToStr
0x06E8      [28]    _ADC1_Get_Sample
0x0704      [40]    _Lcd_Chr_CP
0x072C      [22]    _Delay_1us
0x0744      [46]    __UnsignedIntegralToFloat
0x0774     [500]    _GPIO_Config
0x0968      [22]    _Delay_5500us
0x0980      [10]    _delay
0x098C     [288]    _ADC_Set_Input_Channel
0x0AAC      [28]    _GPIO_Digital_Output
0x0AC8      [24]    _GPIO_Analog_Input
0x0AE0      [58]    ___FillZeros
0x0B1C      [20]    ___CC2DW
0x0B30      [26]    _Config_adc
0x0B4C      [52]    _Config_ptos
0x0B80     [588]    _Lcd_Init
0x0DCC      [92]    _Proceso
0x0E28     [116]    _Lcd_Out
0x0E9C     [204]    _Lcd_Cmd
0x0F68      [20]    __Lib_System_100_InitialSetUpFosc
0x0F7C       [8]    ___GenExcept
0x0F84      [64]    _main
0x0FC4     [164]    __Lib_System_100_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [9]    ?lstr2_Practica5
0x20000009       [9]    ?lstr1_Practica5
0x20000012       [4]    ?lstr1___Lib_Conversions
0x20000016       [2]    ?lstr2___Lib_Conversions
0x20000018       [4]    ?lstr3___Lib_Conversions
0x2000001C       [2]    _adc_value
0x2000001E       [0]    __Lib_Lcd_cmd_status
0x20000020       [4]    _ADC_Get_Sample_Ptr
0x20000024       [4]    ___System_CLOCK_IN_KHZ
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x1068       [9]    ?ICS?lstr2_Practica5
0x1071       [9]    ?ICS?lstr1_Practica5
0x107A       [4]    ?ICS?lstr1___Lib_Conversions
0x107E       [2]    ?ICS?lstr2___Lib_Conversions
0x1080       [4]    ?ICS?lstr3___Lib_Conversions
