{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 04 10:14:12 2014 " "Info: Processing started: Thu Dec 04 10:14:12 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off IF -c eIF --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off IF -c eIF --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "pClock " "Info: Assuming node \"pClock\" is an undefined clock" {  } { { "../MIPS 실습/if/IF/eIF.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/eIF.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pClock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "pClock register ePC:cPC\|pOut\[7\] register ePC:cPC\|pOut\[25\] 248.45 MHz 4.025 ns Internal " "Info: Clock \"pClock\" has Internal fmax of 248.45 MHz between source register \"ePC:cPC\|pOut\[7\]\" and destination register \"ePC:cPC\|pOut\[25\]\" (period= 4.025 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.859 ns + Longest register register " "Info: + Longest register to register delay is 3.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ePC:cPC\|pOut\[7\] 1 REG LC_X36_Y25_N5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X36_Y25_N5; Fanout = 6; REG Node = 'ePC:cPC\|pOut\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ePC:cPC|pOut[7] } "NODE_NAME" } } { "../MIPS 실습/pc/PC/PC.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/pc/PC/PC.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.443 ns) 1.476 ns eAdd4:cadd4\|pOut\[7\]~27 2 COMB LC_X35_Y26_N5 2 " "Info: 2: + IC(1.033 ns) + CELL(0.443 ns) = 1.476 ns; Loc. = LC_X35_Y26_N5; Fanout = 2; COMB Node = 'eAdd4:cadd4\|pOut\[7\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { ePC:cPC|pOut[7] eAdd4:cadd4|pOut[7]~27 } "NODE_NAME" } } { "../MIPS 실습/add4/Add4/eAdd4.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/add4/Add4/eAdd4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.534 ns eAdd4:cadd4\|pOut\[8\]~32 3 COMB LC_X35_Y26_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.058 ns) = 1.534 ns; Loc. = LC_X35_Y26_N6; Fanout = 2; COMB Node = 'eAdd4:cadd4\|pOut\[8\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { eAdd4:cadd4|pOut[7]~27 eAdd4:cadd4|pOut[8]~32 } "NODE_NAME" } } { "../MIPS 실습/add4/Add4/eAdd4.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/add4/Add4/eAdd4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.592 ns eAdd4:cadd4\|pOut\[9\]~37 4 COMB LC_X35_Y26_N7 2 " "Info: 4: + IC(0.000 ns) + CELL(0.058 ns) = 1.592 ns; Loc. = LC_X35_Y26_N7; Fanout = 2; COMB Node = 'eAdd4:cadd4\|pOut\[9\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { eAdd4:cadd4|pOut[8]~32 eAdd4:cadd4|pOut[9]~37 } "NODE_NAME" } } { "../MIPS 실습/add4/Add4/eAdd4.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/add4/Add4/eAdd4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.650 ns eAdd4:cadd4\|pOut\[10\]~42 5 COMB LC_X35_Y26_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.058 ns) = 1.650 ns; Loc. = LC_X35_Y26_N8; Fanout = 2; COMB Node = 'eAdd4:cadd4\|pOut\[10\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { eAdd4:cadd4|pOut[9]~37 eAdd4:cadd4|pOut[10]~42 } "NODE_NAME" } } { "../MIPS 실습/add4/Add4/eAdd4.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/add4/Add4/eAdd4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.214 ns) 1.864 ns eAdd4:cadd4\|pOut\[11\]~47 6 COMB LC_X35_Y26_N9 6 " "Info: 6: + IC(0.000 ns) + CELL(0.214 ns) = 1.864 ns; Loc. = LC_X35_Y26_N9; Fanout = 6; COMB Node = 'eAdd4:cadd4\|pOut\[11\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.214 ns" { eAdd4:cadd4|pOut[10]~42 eAdd4:cadd4|pOut[11]~47 } "NODE_NAME" } } { "../MIPS 실습/add4/Add4/eAdd4.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/add4/Add4/eAdd4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 1.962 ns eAdd4:cadd4\|pOut\[16\]~72 7 COMB LC_X35_Y25_N4 6 " "Info: 7: + IC(0.000 ns) + CELL(0.098 ns) = 1.962 ns; Loc. = LC_X35_Y25_N4; Fanout = 6; COMB Node = 'eAdd4:cadd4\|pOut\[16\]~72'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.098 ns" { eAdd4:cadd4|pOut[11]~47 eAdd4:cadd4|pOut[16]~72 } "NODE_NAME" } } { "../MIPS 실습/add4/Add4/eAdd4.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/add4/Add4/eAdd4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.142 ns) 2.104 ns eAdd4:cadd4\|pOut\[21\]~97 8 COMB LC_X35_Y25_N9 6 " "Info: 8: + IC(0.000 ns) + CELL(0.142 ns) = 2.104 ns; Loc. = LC_X35_Y25_N9; Fanout = 6; COMB Node = 'eAdd4:cadd4\|pOut\[21\]~97'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { eAdd4:cadd4|pOut[16]~72 eAdd4:cadd4|pOut[21]~97 } "NODE_NAME" } } { "../MIPS 실습/add4/Add4/eAdd4.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/add4/Add4/eAdd4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.469 ns) 2.573 ns eAdd4:cadd4\|pOut\[25\]~115 9 COMB LC_X35_Y24_N3 1 " "Info: 9: + IC(0.000 ns) + CELL(0.469 ns) = 2.573 ns; Loc. = LC_X35_Y24_N3; Fanout = 1; COMB Node = 'eAdd4:cadd4\|pOut\[25\]~115'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { eAdd4:cadd4|pOut[21]~97 eAdd4:cadd4|pOut[25]~115 } "NODE_NAME" } } { "../MIPS 실습/add4/Add4/eAdd4.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/add4/Add4/eAdd4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.223 ns) 3.859 ns ePC:cPC\|pOut\[25\] 10 REG LC_X34_Y25_N4 4 " "Info: 10: + IC(1.063 ns) + CELL(0.223 ns) = 3.859 ns; Loc. = LC_X34_Y25_N4; Fanout = 4; REG Node = 'ePC:cPC\|pOut\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { eAdd4:cadd4|pOut[25]~115 ePC:cPC|pOut[25] } "NODE_NAME" } } { "../MIPS 실습/pc/PC/PC.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/pc/PC/PC.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.763 ns ( 45.69 % ) " "Info: Total cell delay = 1.763 ns ( 45.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.096 ns ( 54.31 % ) " "Info: Total interconnect delay = 2.096 ns ( 54.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.859 ns" { ePC:cPC|pOut[7] eAdd4:cadd4|pOut[7]~27 eAdd4:cadd4|pOut[8]~32 eAdd4:cadd4|pOut[9]~37 eAdd4:cadd4|pOut[10]~42 eAdd4:cadd4|pOut[11]~47 eAdd4:cadd4|pOut[16]~72 eAdd4:cadd4|pOut[21]~97 eAdd4:cadd4|pOut[25]~115 ePC:cPC|pOut[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.859 ns" { ePC:cPC|pOut[7] {} eAdd4:cadd4|pOut[7]~27 {} eAdd4:cadd4|pOut[8]~32 {} eAdd4:cadd4|pOut[9]~37 {} eAdd4:cadd4|pOut[10]~42 {} eAdd4:cadd4|pOut[11]~47 {} eAdd4:cadd4|pOut[16]~72 {} eAdd4:cadd4|pOut[21]~97 {} eAdd4:cadd4|pOut[25]~115 {} ePC:cPC|pOut[25] {} } { 0.000ns 1.033ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.063ns } { 0.000ns 0.443ns 0.058ns 0.058ns 0.058ns 0.214ns 0.098ns 0.142ns 0.469ns 0.223ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pClock destination 2.888 ns + Shortest register " "Info: + Shortest clock path from clock \"pClock\" to destination register is 2.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns pClock 1 CLK PIN_M20 48 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 48; CLK Node = 'pClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pClock } "NODE_NAME" } } { "../MIPS 실습/if/IF/eIF.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/eIF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.542 ns) 2.888 ns ePC:cPC\|pOut\[25\] 2 REG LC_X34_Y25_N4 4 " "Info: 2: + IC(1.518 ns) + CELL(0.542 ns) = 2.888 ns; Loc. = LC_X34_Y25_N4; Fanout = 4; REG Node = 'ePC:cPC\|pOut\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.060 ns" { pClock ePC:cPC|pOut[25] } "NODE_NAME" } } { "../MIPS 실습/pc/PC/PC.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/pc/PC/PC.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 47.44 % ) " "Info: Total cell delay = 1.370 ns ( 47.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.518 ns ( 52.56 % ) " "Info: Total interconnect delay = 1.518 ns ( 52.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.888 ns" { pClock ePC:cPC|pOut[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.888 ns" { pClock {} pClock~out0 {} ePC:cPC|pOut[25] {} } { 0.000ns 0.000ns 1.518ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pClock source 2.888 ns - Longest register " "Info: - Longest clock path from clock \"pClock\" to source register is 2.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns pClock 1 CLK PIN_M20 48 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 48; CLK Node = 'pClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pClock } "NODE_NAME" } } { "../MIPS 실습/if/IF/eIF.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/eIF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.542 ns) 2.888 ns ePC:cPC\|pOut\[7\] 2 REG LC_X36_Y25_N5 6 " "Info: 2: + IC(1.518 ns) + CELL(0.542 ns) = 2.888 ns; Loc. = LC_X36_Y25_N5; Fanout = 6; REG Node = 'ePC:cPC\|pOut\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.060 ns" { pClock ePC:cPC|pOut[7] } "NODE_NAME" } } { "../MIPS 실습/pc/PC/PC.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/pc/PC/PC.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 47.44 % ) " "Info: Total cell delay = 1.370 ns ( 47.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.518 ns ( 52.56 % ) " "Info: Total interconnect delay = 1.518 ns ( 52.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.888 ns" { pClock ePC:cPC|pOut[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.888 ns" { pClock {} pClock~out0 {} ePC:cPC|pOut[7] {} } { 0.000ns 0.000ns 1.518ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.888 ns" { pClock ePC:cPC|pOut[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.888 ns" { pClock {} pClock~out0 {} ePC:cPC|pOut[25] {} } { 0.000ns 0.000ns 1.518ns } { 0.000ns 0.828ns 0.542ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.888 ns" { pClock ePC:cPC|pOut[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.888 ns" { pClock {} pClock~out0 {} ePC:cPC|pOut[7] {} } { 0.000ns 0.000ns 1.518ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "../MIPS 실습/pc/PC/PC.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/pc/PC/PC.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "../MIPS 실습/pc/PC/PC.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/pc/PC/PC.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.859 ns" { ePC:cPC|pOut[7] eAdd4:cadd4|pOut[7]~27 eAdd4:cadd4|pOut[8]~32 eAdd4:cadd4|pOut[9]~37 eAdd4:cadd4|pOut[10]~42 eAdd4:cadd4|pOut[11]~47 eAdd4:cadd4|pOut[16]~72 eAdd4:cadd4|pOut[21]~97 eAdd4:cadd4|pOut[25]~115 ePC:cPC|pOut[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.859 ns" { ePC:cPC|pOut[7] {} eAdd4:cadd4|pOut[7]~27 {} eAdd4:cadd4|pOut[8]~32 {} eAdd4:cadd4|pOut[9]~37 {} eAdd4:cadd4|pOut[10]~42 {} eAdd4:cadd4|pOut[11]~47 {} eAdd4:cadd4|pOut[16]~72 {} eAdd4:cadd4|pOut[21]~97 {} eAdd4:cadd4|pOut[25]~115 {} ePC:cPC|pOut[25] {} } { 0.000ns 1.033ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.063ns } { 0.000ns 0.443ns 0.058ns 0.058ns 0.058ns 0.214ns 0.098ns 0.142ns 0.469ns 0.223ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.888 ns" { pClock ePC:cPC|pOut[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.888 ns" { pClock {} pClock~out0 {} ePC:cPC|pOut[25] {} } { 0.000ns 0.000ns 1.518ns } { 0.000ns 0.828ns 0.542ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.888 ns" { pClock ePC:cPC|pOut[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.888 ns" { pClock {} pClock~out0 {} ePC:cPC|pOut[7] {} } { 0.000ns 0.000ns 1.518ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ePC:cPC\|pOut\[1\] pJSelect pClock 4.263 ns register " "Info: tsu for register \"ePC:cPC\|pOut\[1\]\" (data pin = \"pJSelect\", clock pin = \"pClock\") is 4.263 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.150 ns + Longest pin register " "Info: + Longest pin to register delay is 7.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns pJSelect 1 PIN PIN_J9 28 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_J9; Fanout = 28; PIN Node = 'pJSelect'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pJSelect } "NODE_NAME" } } { "../MIPS 실습/if/IF/eIF.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/eIF.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.205 ns) + CELL(0.366 ns) 5.658 ns ePC:cPC\|pOut\[0\]~1 2 COMB LC_X36_Y24_N1 2 " "Info: 2: + IC(4.205 ns) + CELL(0.366 ns) = 5.658 ns; Loc. = LC_X36_Y24_N1; Fanout = 2; COMB Node = 'ePC:cPC\|pOut\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.571 ns" { pJSelect ePC:cPC|pOut[0]~1 } "NODE_NAME" } } { "../MIPS 실습/pc/PC/PC.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/pc/PC/PC.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.705 ns) 7.150 ns ePC:cPC\|pOut\[1\] 3 REG LC_X34_Y24_N2 1 " "Info: 3: + IC(0.787 ns) + CELL(0.705 ns) = 7.150 ns; Loc. = LC_X34_Y24_N2; Fanout = 1; REG Node = 'ePC:cPC\|pOut\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { ePC:cPC|pOut[0]~1 ePC:cPC|pOut[1] } "NODE_NAME" } } { "../MIPS 실습/pc/PC/PC.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/pc/PC/PC.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.158 ns ( 30.18 % ) " "Info: Total cell delay = 2.158 ns ( 30.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.992 ns ( 69.82 % ) " "Info: Total interconnect delay = 4.992 ns ( 69.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.150 ns" { pJSelect ePC:cPC|pOut[0]~1 ePC:cPC|pOut[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.150 ns" { pJSelect {} pJSelect~out0 {} ePC:cPC|pOut[0]~1 {} ePC:cPC|pOut[1] {} } { 0.000ns 0.000ns 4.205ns 0.787ns } { 0.000ns 1.087ns 0.366ns 0.705ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "../MIPS 실습/pc/PC/PC.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/pc/PC/PC.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pClock destination 2.897 ns - Shortest register " "Info: - Shortest clock path from clock \"pClock\" to destination register is 2.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns pClock 1 CLK PIN_M20 48 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 48; CLK Node = 'pClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pClock } "NODE_NAME" } } { "../MIPS 실습/if/IF/eIF.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/eIF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.542 ns) 2.897 ns ePC:cPC\|pOut\[1\] 2 REG LC_X34_Y24_N2 1 " "Info: 2: + IC(1.527 ns) + CELL(0.542 ns) = 2.897 ns; Loc. = LC_X34_Y24_N2; Fanout = 1; REG Node = 'ePC:cPC\|pOut\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { pClock ePC:cPC|pOut[1] } "NODE_NAME" } } { "../MIPS 실습/pc/PC/PC.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/pc/PC/PC.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 47.29 % ) " "Info: Total cell delay = 1.370 ns ( 47.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.527 ns ( 52.71 % ) " "Info: Total interconnect delay = 1.527 ns ( 52.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.897 ns" { pClock ePC:cPC|pOut[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.897 ns" { pClock {} pClock~out0 {} ePC:cPC|pOut[1] {} } { 0.000ns 0.000ns 1.527ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.150 ns" { pJSelect ePC:cPC|pOut[0]~1 ePC:cPC|pOut[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.150 ns" { pJSelect {} pJSelect~out0 {} ePC:cPC|pOut[0]~1 {} ePC:cPC|pOut[1] {} } { 0.000ns 0.000ns 4.205ns 0.787ns } { 0.000ns 1.087ns 0.366ns 0.705ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.897 ns" { pClock ePC:cPC|pOut[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.897 ns" { pClock {} pClock~out0 {} ePC:cPC|pOut[1] {} } { 0.000ns 0.000ns 1.527ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "pClock pInstruction\[17\] eImem:cimem\|lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|ram_block1a0~porta_address_reg0 12.386 ns memory " "Info: tco from clock \"pClock\" to destination pin \"pInstruction\[17\]\" through memory \"eImem:cimem\|lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|ram_block1a0~porta_address_reg0\" is 12.386 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pClock source 2.867 ns + Longest memory " "Info: + Longest clock path from clock \"pClock\" to source memory is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns pClock 1 CLK PIN_M20 48 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 48; CLK Node = 'pClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pClock } "NODE_NAME" } } { "../MIPS 실습/if/IF/eIF.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/eIF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.512 ns) 2.867 ns eImem:cimem\|lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|ram_block1a0~porta_address_reg0 2 MEM M4K_X37_Y24 18 " "Info: 2: + IC(1.527 ns) + CELL(0.512 ns) = 2.867 ns; Loc. = M4K_X37_Y24; Fanout = 18; MEM Node = 'eImem:cimem\|lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.039 ns" { pClock eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_unv.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/temp/db/altsyncram_unv.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.340 ns ( 46.74 % ) " "Info: Total cell delay = 1.340 ns ( 46.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.527 ns ( 53.26 % ) " "Info: Total interconnect delay = 1.527 ns ( 53.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { pClock eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { pClock {} pClock~out0 {} eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.527ns } { 0.000ns 0.828ns 0.512ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.420 ns + " "Info: + Micro clock to output delay of source is 0.420 ns" {  } { { "db/altsyncram_unv.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/temp/db/altsyncram_unv.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.099 ns + Longest memory pin " "Info: + Longest memory to pin delay is 9.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns eImem:cimem\|lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X37_Y24 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X37_Y24; Fanout = 18; MEM Node = 'eImem:cimem\|lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_unv.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/temp/db/altsyncram_unv.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.069 ns) 3.069 ns eImem:cimem\|lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|q_a\[17\] 2 MEM M4K_X37_Y24 1 " "Info: 2: + IC(0.000 ns) + CELL(3.069 ns) = 3.069 ns; Loc. = M4K_X37_Y24; Fanout = 1; MEM Node = 'eImem:cimem\|lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|q_a\[17\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.069 ns" { eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg0 eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|q_a[17] } "NODE_NAME" } } { "db/altsyncram_unv.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/temp/db/altsyncram_unv.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.366 ns) 4.182 ns pInstruction~17 3 COMB LC_X39_Y24_N6 1 " "Info: 3: + IC(0.747 ns) + CELL(0.366 ns) = 4.182 ns; Loc. = LC_X39_Y24_N6; Fanout = 1; COMB Node = 'pInstruction~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|q_a[17] pInstruction~17 } "NODE_NAME" } } { "../MIPS 실습/if/IF/eIF.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/eIF.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.513 ns) + CELL(2.404 ns) 9.099 ns pInstruction\[17\] 4 PIN PIN_U8 0 " "Info: 4: + IC(2.513 ns) + CELL(2.404 ns) = 9.099 ns; Loc. = PIN_U8; Fanout = 0; PIN Node = 'pInstruction\[17\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.917 ns" { pInstruction~17 pInstruction[17] } "NODE_NAME" } } { "../MIPS 실습/if/IF/eIF.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/eIF.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.839 ns ( 64.17 % ) " "Info: Total cell delay = 5.839 ns ( 64.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.260 ns ( 35.83 % ) " "Info: Total interconnect delay = 3.260 ns ( 35.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.099 ns" { eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg0 eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|q_a[17] pInstruction~17 pInstruction[17] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.099 ns" { eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg0 {} eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|q_a[17] {} pInstruction~17 {} pInstruction[17] {} } { 0.000ns 0.000ns 0.747ns 2.513ns } { 0.000ns 3.069ns 0.366ns 2.404ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { pClock eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { pClock {} pClock~out0 {} eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.527ns } { 0.000ns 0.828ns 0.512ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.099 ns" { eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg0 eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|q_a[17] pInstruction~17 pInstruction[17] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.099 ns" { eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg0 {} eImem:cimem|lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|q_a[17] {} pInstruction~17 {} pInstruction[17] {} } { 0.000ns 0.000ns 0.747ns 2.513ns } { 0.000ns 3.069ns 0.366ns 2.404ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "pReset pInstruction\[13\] 10.362 ns Longest " "Info: Longest tpd from source pin \"pReset\" to destination pin \"pInstruction\[13\]\" is 10.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns pReset 1 PIN PIN_E8 62 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_E8; Fanout = 62; PIN Node = 'pReset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pReset } "NODE_NAME" } } { "../MIPS 실습/if/IF/eIF.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/eIF.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.252 ns) + CELL(0.075 ns) 5.414 ns pInstruction~13 2 COMB LC_X39_Y24_N2 1 " "Info: 2: + IC(4.252 ns) + CELL(0.075 ns) = 5.414 ns; Loc. = LC_X39_Y24_N2; Fanout = 1; COMB Node = 'pInstruction~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.327 ns" { pReset pInstruction~13 } "NODE_NAME" } } { "../MIPS 실습/if/IF/eIF.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/eIF.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.544 ns) + CELL(2.404 ns) 10.362 ns pInstruction\[13\] 3 PIN PIN_V8 0 " "Info: 3: + IC(2.544 ns) + CELL(2.404 ns) = 10.362 ns; Loc. = PIN_V8; Fanout = 0; PIN Node = 'pInstruction\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.948 ns" { pInstruction~13 pInstruction[13] } "NODE_NAME" } } { "../MIPS 실습/if/IF/eIF.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/eIF.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.566 ns ( 34.41 % ) " "Info: Total cell delay = 3.566 ns ( 34.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.796 ns ( 65.59 % ) " "Info: Total interconnect delay = 6.796 ns ( 65.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.362 ns" { pReset pInstruction~13 pInstruction[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.362 ns" { pReset {} pReset~out0 {} pInstruction~13 {} pInstruction[13] {} } { 0.000ns 0.000ns 4.252ns 2.544ns } { 0.000ns 1.087ns 0.075ns 2.404ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ePC:cPC\|pOut\[15\] pNextpc\[15\] pClock -2.159 ns register " "Info: th for register \"ePC:cPC\|pOut\[15\]\" (data pin = \"pNextpc\[15\]\", clock pin = \"pClock\") is -2.159 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pClock destination 2.888 ns + Longest register " "Info: + Longest clock path from clock \"pClock\" to destination register is 2.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns pClock 1 CLK PIN_M20 48 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 48; CLK Node = 'pClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pClock } "NODE_NAME" } } { "../MIPS 실습/if/IF/eIF.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/eIF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.542 ns) 2.888 ns ePC:cPC\|pOut\[15\] 2 REG LC_X34_Y25_N9 4 " "Info: 2: + IC(1.518 ns) + CELL(0.542 ns) = 2.888 ns; Loc. = LC_X34_Y25_N9; Fanout = 4; REG Node = 'ePC:cPC\|pOut\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.060 ns" { pClock ePC:cPC|pOut[15] } "NODE_NAME" } } { "../MIPS 실습/pc/PC/PC.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/pc/PC/PC.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 47.44 % ) " "Info: Total cell delay = 1.370 ns ( 47.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.518 ns ( 52.56 % ) " "Info: Total interconnect delay = 1.518 ns ( 52.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.888 ns" { pClock ePC:cPC|pOut[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.888 ns" { pClock {} pClock~out0 {} ePC:cPC|pOut[15] {} } { 0.000ns 0.000ns 1.518ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "../MIPS 실습/pc/PC/PC.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/pc/PC/PC.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.147 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.972 ns) 0.972 ns pNextpc\[15\] 1 PIN PIN_B11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.972 ns) = 0.972 ns; Loc. = PIN_B11; Fanout = 1; PIN Node = 'pNextpc\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pNextpc[15] } "NODE_NAME" } } { "../MIPS 실습/if/IF/eIF.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/if/IF/eIF.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.090 ns) + CELL(0.085 ns) 5.147 ns ePC:cPC\|pOut\[15\] 2 REG LC_X34_Y25_N9 4 " "Info: 2: + IC(4.090 ns) + CELL(0.085 ns) = 5.147 ns; Loc. = LC_X34_Y25_N9; Fanout = 4; REG Node = 'ePC:cPC\|pOut\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.175 ns" { pNextpc[15] ePC:cPC|pOut[15] } "NODE_NAME" } } { "../MIPS 실습/pc/PC/PC.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/pc/PC/PC.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.057 ns ( 20.54 % ) " "Info: Total cell delay = 1.057 ns ( 20.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.090 ns ( 79.46 % ) " "Info: Total interconnect delay = 4.090 ns ( 79.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.147 ns" { pNextpc[15] ePC:cPC|pOut[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.147 ns" { pNextpc[15] {} pNextpc[15]~out0 {} ePC:cPC|pOut[15] {} } { 0.000ns 0.000ns 4.090ns } { 0.000ns 0.972ns 0.085ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.888 ns" { pClock ePC:cPC|pOut[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.888 ns" { pClock {} pClock~out0 {} ePC:cPC|pOut[15] {} } { 0.000ns 0.000ns 1.518ns } { 0.000ns 0.828ns 0.542ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.147 ns" { pNextpc[15] ePC:cPC|pOut[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.147 ns" { pNextpc[15] {} pNextpc[15]~out0 {} ePC:cPC|pOut[15] {} } { 0.000ns 0.000ns 4.090ns } { 0.000ns 0.972ns 0.085ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 04 10:14:13 2014 " "Info: Processing ended: Thu Dec 04 10:14:13 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
