\doxysection{EXTI\+\_\+\+Type\+Def Struct Reference}
\label{struct_e_x_t_i___type_def}\index{EXTI\_TypeDef@{EXTI\_TypeDef}}


Asynch Interrupt/\+Event Controller (EXTI)  




{\ttfamily \#include $<$stm32g030xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ RTSR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ FTSR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SWIER1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ RPR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ FPR1}
\item 
uint32\+\_\+t \textbf{ RESERVED1} [3]
\item 
uint32\+\_\+t \textbf{ RESERVED2} [5]
\item 
uint32\+\_\+t \textbf{ RESERVED3} [11]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ EXTICR} [4]
\item 
uint32\+\_\+t \textbf{ RESERVED4} [4]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ IMR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ EMR1}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Asynch Interrupt/\+Event Controller (EXTI) 

\doxysubsection{Field Documentation}
\label{struct_e_x_t_i___type_def_a35cb1cf342522c35163ca68d129225bb} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!EMR1@{EMR1}}
\index{EMR1@{EMR1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{EMR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t EMR1}

EXTI Event Mask Register 1, Address offset\+: 0x84 \label{struct_e_x_t_i___type_def_a52f7bf8003ba69d66a4e86dea6eeab65} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!EXTICR@{EXTICR}}
\index{EXTICR@{EXTICR}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{EXTICR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t EXTICR[4]}

EXTI External Interrupt Configuration Register, 0x60 -- 0x6C \label{struct_e_x_t_i___type_def_a4a8f8dd71bbf5746ce38d7c02e3dd974} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!FPR1@{FPR1}}
\index{FPR1@{FPR1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{FPR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t FPR1}

EXTI Falling Pending Register 1, Address offset\+: 0x10 \label{struct_e_x_t_i___type_def_af19a6271cc16f9052ca5b8933fdedec2} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!FTSR1@{FTSR1}}
\index{FTSR1@{FTSR1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{FTSR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t FTSR1}

EXTI Falling Trigger Selection Register 1, Address offset\+: 0x04 \label{struct_e_x_t_i___type_def_a86124759eb82b2816e3b8e19e578ae23} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!IMR1@{IMR1}}
\index{IMR1@{IMR1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{IMR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t IMR1}

EXTI Interrupt Mask Register 1, Address offset\+: 0x80 \label{struct_e_x_t_i___type_def_a3fbace6e037136ce066518ee2fade33d} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{RESERVED1}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1[3]}

Reserved 1, 0x14 -- 0x1C \label{struct_e_x_t_i___type_def_a8b8603b7573b23b95e0c28befdeb5617} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{RESERVED2}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2[5]}

Reserved 2, 0x20 -- 0x30 \label{struct_e_x_t_i___type_def_ae1f33f18c990a746caf5279546feab17} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{RESERVED3}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3[11]}

Reserved 3, 0x34 -- 0x5C \label{struct_e_x_t_i___type_def_a352d7134e44ad898333c77f8f7c6ca58} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{RESERVED4}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED4[4]}

Reserved 4, 0x70 -- 0x7C \label{struct_e_x_t_i___type_def_a1eb631cba78cb1fd8e5ec3dcb7973650} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RPR1@{RPR1}}
\index{RPR1@{RPR1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{RPR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t RPR1}

EXTI Rising Pending Register 1, Address offset\+: 0x0C \label{struct_e_x_t_i___type_def_a9977ed8528793541e579a317b264e657} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RTSR1@{RTSR1}}
\index{RTSR1@{RTSR1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{RTSR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t RTSR1}

EXTI Rising Trigger Selection Register 1, Address offset\+: 0x00 \label{struct_e_x_t_i___type_def_a1505a648822329eafa565c3fd5589b6c} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!SWIER1@{SWIER1}}
\index{SWIER1@{SWIER1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{SWIER1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SWIER1}

EXTI Software Interrupt event Register 1, Address offset\+: 0x08 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G0xx/\+Include/\textbf{ stm32g030xx.\+h}\end{DoxyCompactItemize}
