{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655683683387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655683683387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 20 01:08:03 2022 " "Processing started: Mon Jun 20 01:08:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655683683387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655683683387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WashingMachine_v3 -c WashingMachine_v3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off WashingMachine_v3 -c WashingMachine_v3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655683683387 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655683683650 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655683683650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaydecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displaydecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayDecoder-Behavioral " "Found design unit 1: DisplayDecoder-Behavioral" {  } { { "DisplayDecoder.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/DisplayDecoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655683690476 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayDecoder " "Found entity 1: DisplayDecoder" {  } { { "DisplayDecoder.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/DisplayDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655683690476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655683690476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timerauxfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timerauxfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerAuxFSM-Behavioral " "Found design unit 1: TimerAuxFSM-Behavioral" {  } { { "TimerAuxFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/TimerAuxFSM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655683690477 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerAuxFSM " "Found entity 1: TimerAuxFSM" {  } { { "TimerAuxFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/TimerAuxFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655683690477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655683690477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "washmachinefsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file washmachinefsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WashMachineFSM-Behavioral " "Found design unit 1: WashMachineFSM-Behavioral" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655683690479 ""} { "Info" "ISGN_ENTITY_NAME" "1 WashMachineFSM " "Found entity 1: WashMachineFSM" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655683690479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655683690479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behavioral " "Found design unit 1: ClkDividerN-Behavioral" {  } { { "ClkDividerN.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655683690480 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655683690480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655683690480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "washingmachine_v3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file washingmachine_v3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WashingMachine_v3-Shell " "Found design unit 1: WashingMachine_v3-Shell" {  } { { "WashingMachine_v3.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashingMachine_v3.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655683690481 ""} { "Info" "ISGN_ENTITY_NAME" "1 WashingMachine_v3 " "Found entity 1: WashingMachine_v3" {  } { { "WashingMachine_v3.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashingMachine_v3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655683690481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655683690481 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "WashingMachine_v3 " "Elaborating entity \"WashingMachine_v3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655683690508 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[1\] WashingMachine_v3.vhd(8) " "Using initial value X (don't care) for net \"LEDR\[1\]\" at WashingMachine_v3.vhd(8)" {  } { { "WashingMachine_v3.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashingMachine_v3.vhd" 8 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655683690509 "|WashingMachine_v3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "WashMachineFSM WashMachineFSM:top_level A:behavioral " "Elaborating entity \"WashMachineFSM\" using architecture \"A:behavioral\" for hierarchy \"WashMachineFSM:top_level\"" {  } { { "WashingMachine_v3.vhd" "top_level" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashingMachine_v3.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655683690509 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_mode WashMachineFSM.vhd(68) " "VHDL Process Statement warning at WashMachineFSM.vhd(68): signal \"s_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690511 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_mode WashMachineFSM.vhd(70) " "VHDL Process Statement warning at WashMachineFSM.vhd(70): signal \"s_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690511 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_mode WashMachineFSM.vhd(72) " "VHDL Process Statement warning at WashMachineFSM.vhd(72): signal \"s_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690511 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_mode WashMachineFSM.vhd(87) " "VHDL Process Statement warning at WashMachineFSM.vhd(87): signal \"s_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690511 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_stop WashMachineFSM.vhd(89) " "VHDL Process Statement warning at WashMachineFSM.vhd(89): signal \"start_stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690511 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_mode WashMachineFSM.vhd(101) " "VHDL Process Statement warning at WashMachineFSM.vhd(101): signal \"s_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690511 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_stop WashMachineFSM.vhd(103) " "VHDL Process Statement warning at WashMachineFSM.vhd(103): signal \"start_stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690511 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_mode WashMachineFSM.vhd(115) " "VHDL Process Statement warning at WashMachineFSM.vhd(115): signal \"s_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690511 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_stop WashMachineFSM.vhd(117) " "VHDL Process Statement warning at WashMachineFSM.vhd(117): signal \"start_stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690511 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_mode WashMachineFSM.vhd(124) " "VHDL Process Statement warning at WashMachineFSM.vhd(124): signal \"s_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690511 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_stop WashMachineFSM.vhd(130) " "VHDL Process Statement warning at WashMachineFSM.vhd(130): signal \"start_stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690511 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_timeEnable WashMachineFSM.vhd(131) " "VHDL Process Statement warning at WashMachineFSM.vhd(131): signal \"s_timeEnable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690511 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_mode WashMachineFSM.vhd(141) " "VHDL Process Statement warning at WashMachineFSM.vhd(141): signal \"s_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690511 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_stop WashMachineFSM.vhd(147) " "VHDL Process Statement warning at WashMachineFSM.vhd(147): signal \"start_stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690511 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_timeEnable WashMachineFSM.vhd(148) " "VHDL Process Statement warning at WashMachineFSM.vhd(148): signal \"s_timeEnable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690511 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_mode WashMachineFSM.vhd(158) " "VHDL Process Statement warning at WashMachineFSM.vhd(158): signal \"s_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690511 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_stop WashMachineFSM.vhd(164) " "VHDL Process Statement warning at WashMachineFSM.vhd(164): signal \"start_stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690511 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_timeEnable WashMachineFSM.vhd(165) " "VHDL Process Statement warning at WashMachineFSM.vhd(165): signal \"s_timeEnable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690511 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_mode WashMachineFSM.vhd(175) " "VHDL Process Statement warning at WashMachineFSM.vhd(175): signal \"s_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690511 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_stop WashMachineFSM.vhd(181) " "VHDL Process Statement warning at WashMachineFSM.vhd(181): signal \"start_stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690511 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_timeEnable WashMachineFSM.vhd(182) " "VHDL Process Statement warning at WashMachineFSM.vhd(182): signal \"s_timeEnable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690511 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_mode WashMachineFSM.vhd(185) " "VHDL Process Statement warning at WashMachineFSM.vhd(185): signal \"s_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690511 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_nextStateAUX WashMachineFSM.vhd(186) " "VHDL Process Statement warning at WashMachineFSM.vhd(186): signal \"s_nextStateAUX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690511 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_nextStateAUX WashMachineFSM.vhd(188) " "VHDL Process Statement warning at WashMachineFSM.vhd(188): signal \"s_nextStateAUX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690511 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_nextStateAUX WashMachineFSM.vhd(189) " "VHDL Process Statement warning at WashMachineFSM.vhd(189): signal \"s_nextStateAUX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690511 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_nextStateAUX WashMachineFSM.vhd(192) " "VHDL Process Statement warning at WashMachineFSM.vhd(192): signal \"s_nextStateAUX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690511 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_mode WashMachineFSM.vhd(195) " "VHDL Process Statement warning at WashMachineFSM.vhd(195): signal \"s_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_nextStateAUX WashMachineFSM.vhd(196) " "VHDL Process Statement warning at WashMachineFSM.vhd(196): signal \"s_nextStateAUX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_nextStateAUX WashMachineFSM.vhd(199) " "VHDL Process Statement warning at WashMachineFSM.vhd(199): signal \"s_nextStateAUX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_mode WashMachineFSM.vhd(209) " "VHDL Process Statement warning at WashMachineFSM.vhd(209): signal \"s_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_stop WashMachineFSM.vhd(215) " "VHDL Process Statement warning at WashMachineFSM.vhd(215): signal \"start_stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_timeEnable WashMachineFSM.vhd(216) " "VHDL Process Statement warning at WashMachineFSM.vhd(216): signal \"s_timeEnable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_timeEnable WashMachineFSM.vhd(225) " "VHDL Process Statement warning at WashMachineFSM.vhd(225): signal \"s_timeEnable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_nextStateAUX WashMachineFSM.vhd(55) " "VHDL Process Statement warning at WashMachineFSM.vhd(55): inferring latch(es) for signal or variable \"s_nextStateAUX\", which holds its previous value in one or more paths through the process" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_mode WashMachineFSM.vhd(55) " "VHDL Process Statement warning at WashMachineFSM.vhd(55): inferring latch(es) for signal or variable \"s_mode\", which holds its previous value in one or more paths through the process" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_nextState WashMachineFSM.vhd(55) " "VHDL Process Statement warning at WashMachineFSM.vhd(55): inferring latch(es) for signal or variable \"s_nextState\", which holds its previous value in one or more paths through the process" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "display_out WashMachineFSM.vhd(55) " "VHDL Process Statement warning at WashMachineFSM.vhd(55): inferring latch(es) for signal or variable \"display_out\", which holds its previous value in one or more paths through the process" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "time_value WashMachineFSM.vhd(55) " "VHDL Process Statement warning at WashMachineFSM.vhd(55): inferring latch(es) for signal or variable \"time_value\", which holds its previous value in one or more paths through the process" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_timeEnable WashMachineFSM.vhd(55) " "VHDL Process Statement warning at WashMachineFSM.vhd(55): inferring latch(es) for signal or variable \"s_timeEnable\", which holds its previous value in one or more paths through the process" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_timeEnable WashMachineFSM.vhd(55) " "Inferred latch for \"s_timeEnable\" at WashMachineFSM.vhd(55)" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_value\[0\] WashMachineFSM.vhd(55) " "Inferred latch for \"time_value\[0\]\" at WashMachineFSM.vhd(55)" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_value\[1\] WashMachineFSM.vhd(55) " "Inferred latch for \"time_value\[1\]\" at WashMachineFSM.vhd(55)" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_value\[2\] WashMachineFSM.vhd(55) " "Inferred latch for \"time_value\[2\]\" at WashMachineFSM.vhd(55)" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_value\[3\] WashMachineFSM.vhd(55) " "Inferred latch for \"time_value\[3\]\" at WashMachineFSM.vhd(55)" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_out\[0\] WashMachineFSM.vhd(55) " "Inferred latch for \"display_out\[0\]\" at WashMachineFSM.vhd(55)" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_out\[1\] WashMachineFSM.vhd(55) " "Inferred latch for \"display_out\[1\]\" at WashMachineFSM.vhd(55)" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.Tfinished WashMachineFSM.vhd(55) " "Inferred latch for \"s_nextState.Tfinished\" at WashMachineFSM.vhd(55)" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.Tspin WashMachineFSM.vhd(55) " "Inferred latch for \"s_nextState.Tspin\" at WashMachineFSM.vhd(55)" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.Trm_water WashMachineFSM.vhd(55) " "Inferred latch for \"s_nextState.Trm_water\" at WashMachineFSM.vhd(55)" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.Trinse WashMachineFSM.vhd(55) " "Inferred latch for \"s_nextState.Trinse\" at WashMachineFSM.vhd(55)" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.Tsoak WashMachineFSM.vhd(55) " "Inferred latch for \"s_nextState.Tsoak\" at WashMachineFSM.vhd(55)" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.Tp3 WashMachineFSM.vhd(55) " "Inferred latch for \"s_nextState.Tp3\" at WashMachineFSM.vhd(55)" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.Tp2 WashMachineFSM.vhd(55) " "Inferred latch for \"s_nextState.Tp2\" at WashMachineFSM.vhd(55)" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.Tp1 WashMachineFSM.vhd(55) " "Inferred latch for \"s_nextState.Tp1\" at WashMachineFSM.vhd(55)" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.Tidle WashMachineFSM.vhd(55) " "Inferred latch for \"s_nextState.Tidle\" at WashMachineFSM.vhd(55)" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_mode\[0\] WashMachineFSM.vhd(55) " "Inferred latch for \"s_mode\[0\]\" at WashMachineFSM.vhd(55)" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_mode\[1\] WashMachineFSM.vhd(55) " "Inferred latch for \"s_mode\[1\]\" at WashMachineFSM.vhd(55)" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextStateAUX\[0\] WashMachineFSM.vhd(55) " "Inferred latch for \"s_nextStateAUX\[0\]\" at WashMachineFSM.vhd(55)" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextStateAUX\[1\] WashMachineFSM.vhd(55) " "Inferred latch for \"s_nextStateAUX\[1\]\" at WashMachineFSM.vhd(55)" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655683690512 "|WashingMachine_v3|WashMachineFSM:top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DisplayDecoder DisplayDecoder:display_decoder A:behavioral " "Elaborating entity \"DisplayDecoder\" using architecture \"A:behavioral\" for hierarchy \"DisplayDecoder:display_decoder\"" {  } { { "WashingMachine_v3.vhd" "display_decoder" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashingMachine_v3.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655683690513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TimerAuxFSM TimerAuxFSM:timer_aux A:behavioral " "Elaborating entity \"TimerAuxFSM\" using architecture \"A:behavioral\" for hierarchy \"TimerAuxFSM:timer_aux\"" {  } { { "WashingMachine_v3.vhd" "timer_aux" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashingMachine_v3.vhd" 50 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655683690521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ClkDividerN ClkDividerN:divisor A:behavioral " "Elaborating entity \"ClkDividerN\" using architecture \"A:behavioral\" for hierarchy \"ClkDividerN:divisor\"" {  } { { "WashingMachine_v3.vhd" "divisor" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashingMachine_v3.vhd" 59 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655683690522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WashMachineFSM:top_level\|display_out\[1\] " "Latch WashMachineFSM:top_level\|display_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WashMachineFSM:top_level\|s_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal WashMachineFSM:top_level\|s_mode\[1\]" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655683690859 ""}  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655683690859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WashMachineFSM:top_level\|display_out\[0\] " "Latch WashMachineFSM:top_level\|display_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WashMachineFSM:top_level\|s_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal WashMachineFSM:top_level\|s_mode\[0\]" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655683690859 ""}  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655683690859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WashMachineFSM:top_level\|s_timeEnable " "Latch WashMachineFSM:top_level\|s_timeEnable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WashMachineFSM:top_level\|s_currentState.Tfinished " "Ports D and ENA on the latch are fed by the same signal WashMachineFSM:top_level\|s_currentState.Tfinished" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655683690859 ""}  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655683690859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WashMachineFSM:top_level\|s_nextState.Tidle_587 " "Latch WashMachineFSM:top_level\|s_nextState.Tidle_587 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TimerAuxFSM:timer_aux\|s_cntZero " "Ports D and ENA on the latch are fed by the same signal TimerAuxFSM:timer_aux\|s_cntZero" {  } { { "TimerAuxFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/TimerAuxFSM.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655683690860 ""}  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655683690860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WashMachineFSM:top_level\|s_nextState.Tp1_569 " "Latch WashMachineFSM:top_level\|s_nextState.Tp1_569 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WashMachineFSM:top_level\|s_currentState.Tidle " "Ports D and ENA on the latch are fed by the same signal WashMachineFSM:top_level\|s_currentState.Tidle" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655683690860 ""}  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655683690860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WashMachineFSM:top_level\|s_nextState.Tp2_551 " "Latch WashMachineFSM:top_level\|s_nextState.Tp2_551 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WashMachineFSM:top_level\|s_currentState.Tidle " "Ports D and ENA on the latch are fed by the same signal WashMachineFSM:top_level\|s_currentState.Tidle" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655683690860 ""}  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655683690860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WashMachineFSM:top_level\|s_nextState.Tsoak_515 " "Latch WashMachineFSM:top_level\|s_nextState.Tsoak_515 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WashMachineFSM:top_level\|s_currentState.Tp1 " "Ports D and ENA on the latch are fed by the same signal WashMachineFSM:top_level\|s_currentState.Tp1" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655683690860 ""}  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655683690860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WashMachineFSM:top_level\|s_nextState.Trinse_497 " "Latch WashMachineFSM:top_level\|s_nextState.Trinse_497 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TimerAuxFSM:timer_aux\|s_cntZero " "Ports D and ENA on the latch are fed by the same signal TimerAuxFSM:timer_aux\|s_cntZero" {  } { { "TimerAuxFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/TimerAuxFSM.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655683690860 ""}  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655683690860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WashMachineFSM:top_level\|s_nextState.Tspin_461 " "Latch WashMachineFSM:top_level\|s_nextState.Tspin_461 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WashMachineFSM:top_level\|s_currentState.Trm_water " "Ports D and ENA on the latch are fed by the same signal WashMachineFSM:top_level\|s_currentState.Trm_water" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655683690860 ""}  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655683690860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WashMachineFSM:top_level\|s_nextState.Trm_water_479 " "Latch WashMachineFSM:top_level\|s_nextState.Trm_water_479 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TimerAuxFSM:timer_aux\|s_cntZero " "Ports D and ENA on the latch are fed by the same signal TimerAuxFSM:timer_aux\|s_cntZero" {  } { { "TimerAuxFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/TimerAuxFSM.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655683690860 ""}  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655683690860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WashMachineFSM:top_level\|time_value\[2\] " "Latch WashMachineFSM:top_level\|time_value\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WashMachineFSM:top_level\|s_currentState.Tidle " "Ports D and ENA on the latch are fed by the same signal WashMachineFSM:top_level\|s_currentState.Tidle" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655683690860 ""}  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655683690860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WashMachineFSM:top_level\|s_nextStateAUX\[0\] " "Latch WashMachineFSM:top_level\|s_nextStateAUX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WashMachineFSM:top_level\|s_nextStateAUX\[0\] " "Ports D and ENA on the latch are fed by the same signal WashMachineFSM:top_level\|s_nextStateAUX\[0\]" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655683690860 ""}  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655683690860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WashMachineFSM:top_level\|s_nextStateAUX\[1\] " "Latch WashMachineFSM:top_level\|s_nextStateAUX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WashMachineFSM:top_level\|s_currentState.Trm_water " "Ports D and ENA on the latch are fed by the same signal WashMachineFSM:top_level\|s_currentState.Trm_water" {  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655683690860 ""}  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655683690860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WashMachineFSM:top_level\|s_nextState.Tfinished_443 " "Latch WashMachineFSM:top_level\|s_nextState.Tfinished_443 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TimerAuxFSM:timer_aux\|s_cntZero " "Ports D and ENA on the latch are fed by the same signal TimerAuxFSM:timer_aux\|s_cntZero" {  } { { "TimerAuxFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/TimerAuxFSM.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655683690860 ""}  } { { "WashMachineFSM.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashMachineFSM.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655683690860 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "WashingMachine_v3.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashingMachine_v3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655683690905 "|WashingMachine_v3|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "WashingMachine_v3.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashingMachine_v3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655683690905 "|WashingMachine_v3|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "WashingMachine_v3.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashingMachine_v3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655683690905 "|WashingMachine_v3|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "WashingMachine_v3.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashingMachine_v3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655683690905 "|WashingMachine_v3|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "WashingMachine_v3.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashingMachine_v3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655683690905 "|WashingMachine_v3|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "WashingMachine_v3.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashingMachine_v3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655683690905 "|WashingMachine_v3|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "WashingMachine_v3.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashingMachine_v3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655683690905 "|WashingMachine_v3|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "WashingMachine_v3.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashingMachine_v3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655683690905 "|WashingMachine_v3|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "WashingMachine_v3.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashingMachine_v3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655683690905 "|WashingMachine_v3|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "WashingMachine_v3.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashingMachine_v3.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655683690905 "|WashingMachine_v3|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "WashingMachine_v3.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashingMachine_v3.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655683690905 "|WashingMachine_v3|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "WashingMachine_v3.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashingMachine_v3.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655683690905 "|WashingMachine_v3|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "WashingMachine_v3.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashingMachine_v3.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655683690905 "|WashingMachine_v3|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "WashingMachine_v3.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashingMachine_v3.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655683690905 "|WashingMachine_v3|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "WashingMachine_v3.vhd" "" { Text "C:/Users/ruben/Documents/UA/UA_rep/LSD/projeto/WashingMachine_v3/WashingMachine_v3.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655683690905 "|WashingMachine_v3|HEX4[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1655683690905 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655683690957 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1655683691213 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655683691385 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655683691385 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "183 " "Implemented 183 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655683691418 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655683691418 ""} { "Info" "ICUT_CUT_TM_LCELLS" "136 " "Implemented 136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655683691418 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655683691418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655683691433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 20 01:08:11 2022 " "Processing ended: Mon Jun 20 01:08:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655683691433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655683691433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655683691433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655683691433 ""}
