{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639572096756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639572096756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 15 21:41:36 2021 " "Processing started: Wed Dec 15 21:41:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639572096756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572096756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CNN -c CNN " "Command: quartus_map --read_settings_files=on --write_settings_files=off CNN -c CNN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572096756 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639572097329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639572097329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wieght_fc3_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file wieght_fc3_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wieght_fc3_rom " "Found entity 1: wieght_fc3_rom" {  } { { "wieght_fc3_rom.sv" "" { Text "C:/CNN/wieght_fc3_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572105247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572105247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wieght_fc2_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file wieght_fc2_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wieght_fc2_rom " "Found entity 1: wieght_fc2_rom" {  } { { "wieght_fc2_rom.sv" "" { Text "C:/CNN/wieght_fc2_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572105251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572105251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wieght_fc1_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file wieght_fc1_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wieght_fc1_rom " "Found entity 1: wieght_fc1_rom" {  } { { "wieght_fc1_rom.sv" "" { Text "C:/CNN/wieght_fc1_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572105271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572105271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wieght_conv2_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file wieght_conv2_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wieght_conv2_rom " "Found entity 1: wieght_conv2_rom" {  } { { "wieght_conv2_rom.sv" "" { Text "C:/CNN/wieght_conv2_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572105278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572105278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wieght_conv1_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file wieght_conv1_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wieght_conv1_rom " "Found entity 1: wieght_conv1_rom" {  } { { "wieght_conv1_rom.sv" "" { Text "C:/CNN/wieght_conv1_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572105281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572105281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timescale.sv 0 0 " "Found 0 design units, including 0 entities, in source file timescale.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572105283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file text_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 text_lcd " "Found entity 1: text_lcd" {  } { { "text_lcd.v" "" { Text "C:/CNN/text_lcd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572105289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572105289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file src_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 src_rom " "Found entity 1: src_rom" {  } { { "src_rom.v" "" { Text "C:/CNN/src_rom.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572105292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572105292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relu.sv 1 1 " "Found 1 design units, including 1 entities, in source file relu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 relu " "Found entity 1: relu" {  } { { "relu.sv" "" { Text "C:/CNN/relu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572105295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572105295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max_pool.sv 1 1 " "Found 1 design units, including 1 entities, in source file max_pool.sv" { { "Info" "ISGN_ENTITY_NAME" "1 max_pool " "Found entity 1: max_pool" {  } { { "max_pool.sv" "" { Text "C:/CNN/max_pool.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572105298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572105298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.sv 1 1 " "Found 1 design units, including 1 entities, in source file mac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "mac.sv" "" { Text "C:/CNN/mac.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572105301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572105301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lenet.v 1 1 " "Found 1 design units, including 1 entities, in source file lenet.v" { { "Info" "ISGN_ENTITY_NAME" "1 lenet " "Found entity 1: lenet" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572105306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572105306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iterator_pooling.sv 1 1 " "Found 1 design units, including 1 entities, in source file iterator_pooling.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iterator_pooling " "Found entity 1: iterator_pooling" {  } { { "iterator_pooling.sv" "" { Text "C:/CNN/iterator_pooling.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572105308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572105308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iterator_conv.sv 1 1 " "Found 1 design units, including 1 entities, in source file iterator_conv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iterator_conv " "Found entity 1: iterator_conv" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572105310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572105310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "global.sv 0 0 " "Found 0 design units, including 0 entities, in source file global.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572105311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv.sv 1 1 " "Found 1 design units, including 1 entities, in source file conv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conv " "Found entity 1: conv" {  } { { "conv.sv" "" { Text "C:/CNN/conv.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572105312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572105312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "buffer.sv" "" { Text "C:/CNN/buffer.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572105313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572105313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bias_fc3_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bias_fc3_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bias_fc3_rom " "Found entity 1: bias_fc3_rom" {  } { { "bias_fc3_rom.sv" "" { Text "C:/CNN/bias_fc3_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572105315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572105315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bias_fc2_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bias_fc2_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bias_fc2_rom " "Found entity 1: bias_fc2_rom" {  } { { "bias_fc2_rom.sv" "" { Text "C:/CNN/bias_fc2_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572105316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572105316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bias_fc1_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bias_fc1_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bias_fc1_rom " "Found entity 1: bias_fc1_rom" {  } { { "bias_fc1_rom.sv" "" { Text "C:/CNN/bias_fc1_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572105317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572105317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bias_conv2_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bias_conv2_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bias_conv2_rom " "Found entity 1: bias_conv2_rom" {  } { { "bias_conv2_rom.sv" "" { Text "C:/CNN/bias_conv2_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572105318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572105318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bias_conv1_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bias_conv1_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bias_conv1_rom " "Found entity 1: bias_conv1_rom" {  } { { "bias_conv1_rom.sv" "" { Text "C:/CNN/bias_conv1_rom.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572105319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572105319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc.sv 1 1 " "Found 1 design units, including 1 entities, in source file acc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acc " "Found entity 1: acc" {  } { { "acc.sv" "" { Text "C:/CNN/acc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572105320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572105320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_r.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_R " "Found entity 1: clk_R" {  } { { "clk_R.v" "" { Text "C:/CNN/clk_R.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572105322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572105322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnn_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cnn_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_block " "Found entity 1: CNN_block" {  } { { "CNN_block.bdf" "" { Schematic "C:/CNN/CNN_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572105322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572105322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram.v 1 1 " "Found 1 design units, including 1 entities, in source file dpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram " "Found entity 1: dpram" {  } { { "dpram.v" "" { Text "C:/CNN/dpram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572105324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572105324 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "first_data lenet.v(54) " "Verilog HDL Implicit Net warning at lenet.v(54): created implicit net for \"first_data\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105324 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_data lenet.v(55) " "Verilog HDL Implicit Net warning at lenet.v(55): created implicit net for \"last_data\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105324 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "conv1_ready lenet.v(60) " "Verilog HDL Implicit Net warning at lenet.v(60): created implicit net for \"conv1_ready\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105324 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_conv1_en lenet.v(116) " "Verilog HDL Implicit Net warning at lenet.v(116): created implicit net for \"q_conv1_en\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105324 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "first_data_pooling1 lenet.v(184) " "Verilog HDL Implicit Net warning at lenet.v(184): created implicit net for \"first_data_pooling1\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105324 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_data_pooling1 lenet.v(185) " "Verilog HDL Implicit Net warning at lenet.v(185): created implicit net for \"last_data_pooling1\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105324 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pooling1_ready lenet.v(186) " "Verilog HDL Implicit Net warning at lenet.v(186): created implicit net for \"pooling1_ready\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105325 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qa_pooling1_en lenet.v(234) " "Verilog HDL Implicit Net warning at lenet.v(234): created implicit net for \"qa_pooling1_en\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 234 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105325 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qa_relu1_en lenet.v(248) " "Verilog HDL Implicit Net warning at lenet.v(248): created implicit net for \"qa_relu1_en\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 248 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105325 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "first_data_conv2 lenet.v(343) " "Verilog HDL Implicit Net warning at lenet.v(343): created implicit net for \"first_data_conv2\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 343 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105325 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_data_conv2 lenet.v(344) " "Verilog HDL Implicit Net warning at lenet.v(344): created implicit net for \"last_data_conv2\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 344 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105325 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "conv2_ready lenet.v(349) " "Verilog HDL Implicit Net warning at lenet.v(349): created implicit net for \"conv2_ready\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 349 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105325 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_conv2_en lenet.v(406) " "Verilog HDL Implicit Net warning at lenet.v(406): created implicit net for \"q_conv2_en\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 406 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105325 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "first_data_pooling2 lenet.v(476) " "Verilog HDL Implicit Net warning at lenet.v(476): created implicit net for \"first_data_pooling2\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 476 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105325 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_data_pooling2 lenet.v(477) " "Verilog HDL Implicit Net warning at lenet.v(477): created implicit net for \"last_data_pooling2\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 477 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105325 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pooling2_ready lenet.v(478) " "Verilog HDL Implicit Net warning at lenet.v(478): created implicit net for \"pooling2_ready\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 478 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105325 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qa_pooling2_en lenet.v(526) " "Verilog HDL Implicit Net warning at lenet.v(526): created implicit net for \"qa_pooling2_en\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 526 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105325 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qa_relu2_en lenet.v(540) " "Verilog HDL Implicit Net warning at lenet.v(540): created implicit net for \"qa_relu2_en\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 540 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105326 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "first_data_FC1 lenet.v(638) " "Verilog HDL Implicit Net warning at lenet.v(638): created implicit net for \"first_data_FC1\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 638 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105326 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_data_FC1 lenet.v(639) " "Verilog HDL Implicit Net warning at lenet.v(639): created implicit net for \"last_data_FC1\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 639 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105326 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fc1_ready lenet.v(644) " "Verilog HDL Implicit Net warning at lenet.v(644): created implicit net for \"fc1_ready\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 644 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105326 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_fc1_en lenet.v(699) " "Verilog HDL Implicit Net warning at lenet.v(699): created implicit net for \"q_fc1_en\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 699 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105326 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qa_relu_fc1_en lenet.v(712) " "Verilog HDL Implicit Net warning at lenet.v(712): created implicit net for \"qa_relu_fc1_en\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 712 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105326 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "first_data_fc2 lenet.v(806) " "Verilog HDL Implicit Net warning at lenet.v(806): created implicit net for \"first_data_fc2\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 806 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105326 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_data_fc2 lenet.v(807) " "Verilog HDL Implicit Net warning at lenet.v(807): created implicit net for \"last_data_fc2\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 807 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105326 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fc2_ready lenet.v(812) " "Verilog HDL Implicit Net warning at lenet.v(812): created implicit net for \"fc2_ready\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 812 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105326 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_fc2_en lenet.v(867) " "Verilog HDL Implicit Net warning at lenet.v(867): created implicit net for \"q_fc2_en\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 867 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105326 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qa_relu_fc2_en lenet.v(880) " "Verilog HDL Implicit Net warning at lenet.v(880): created implicit net for \"qa_relu_fc2_en\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 880 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105327 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "first_data_fc3 lenet.v(975) " "Verilog HDL Implicit Net warning at lenet.v(975): created implicit net for \"first_data_fc3\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 975 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105327 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_data_fc3 lenet.v(976) " "Verilog HDL Implicit Net warning at lenet.v(976): created implicit net for \"last_data_fc3\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 976 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105327 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fc3_ready lenet.v(981) " "Verilog HDL Implicit Net warning at lenet.v(981): created implicit net for \"fc3_ready\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 981 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105327 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_fc3_en lenet.v(1037) " "Verilog HDL Implicit Net warning at lenet.v(1037): created implicit net for \"q_fc3_en\"" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 1037 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105327 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_mac_en_b1 acc.sv(110) " "Verilog HDL Implicit Net warning at acc.sv(110): created implicit net for \"q_mac_en_b1\"" {  } { { "acc.sv" "" { Text "C:/CNN/acc.sv" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105327 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "mac mac.sv(21) " "Verilog HDL Parameter Declaration warning at mac.sv(21): Parameter Declaration in module \"mac\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "mac.sv" "" { Text "C:/CNN/mac.sv" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1639572105382 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CNN_block " "Elaborating entity \"CNN_block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639572105473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_lcd text_lcd:inst2 " "Elaborating entity \"text_lcd\" for hierarchy \"text_lcd:inst2\"" {  } { { "CNN_block.bdf" "inst2" { Schematic "C:/CNN/CNN_block.bdf" { { 0 816 1008 144 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_R clk_R:inst " "Elaborating entity \"clk_R\" for hierarchy \"clk_R:inst\"" {  } { { "CNN_block.bdf" "inst" { Schematic "C:/CNN/CNN_block.bdf" { { 56 200 352 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lenet lenet:inst6 " "Elaborating entity \"lenet\" for hierarchy \"lenet:inst6\"" {  } { { "CNN_block.bdf" "inst6" { Schematic "C:/CNN/CNN_block.bdf" { { 72 584 784 216 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105576 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(70) " "Verilog HDL assignment warning at lenet.v(70): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105593 "|CNN_block|lenet:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(80) " "Verilog HDL assignment warning at lenet.v(80): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105593 "|CNN_block|lenet:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(90) " "Verilog HDL assignment warning at lenet.v(90): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105593 "|CNN_block|lenet:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lenet.v(165) " "Verilog HDL assignment warning at lenet.v(165): truncated value with size 32 to match size of target (12)" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105593 "|CNN_block|lenet:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(196) " "Verilog HDL assignment warning at lenet.v(196): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105593 "|CNN_block|lenet:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(206) " "Verilog HDL assignment warning at lenet.v(206): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105593 "|CNN_block|lenet:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(216) " "Verilog HDL assignment warning at lenet.v(216): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105593 "|CNN_block|lenet:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lenet.v(299) " "Verilog HDL assignment warning at lenet.v(299): truncated value with size 32 to match size of target (12)" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105593 "|CNN_block|lenet:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(359) " "Verilog HDL assignment warning at lenet.v(359): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105593 "|CNN_block|lenet:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(369) " "Verilog HDL assignment warning at lenet.v(369): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105593 "|CNN_block|lenet:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(379) " "Verilog HDL assignment warning at lenet.v(379): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105593 "|CNN_block|lenet:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lenet.v(456) " "Verilog HDL assignment warning at lenet.v(456): truncated value with size 32 to match size of target (12)" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105593 "|CNN_block|lenet:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(488) " "Verilog HDL assignment warning at lenet.v(488): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105593 "|CNN_block|lenet:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(498) " "Verilog HDL assignment warning at lenet.v(498): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105593 "|CNN_block|lenet:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(508) " "Verilog HDL assignment warning at lenet.v(508): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105593 "|CNN_block|lenet:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lenet.v(593) " "Verilog HDL assignment warning at lenet.v(593): truncated value with size 32 to match size of target (12)" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105593 "|CNN_block|lenet:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(654) " "Verilog HDL assignment warning at lenet.v(654): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105593 "|CNN_block|lenet:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(664) " "Verilog HDL assignment warning at lenet.v(664): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105593 "|CNN_block|lenet:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(674) " "Verilog HDL assignment warning at lenet.v(674): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105593 "|CNN_block|lenet:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lenet.v(762) " "Verilog HDL assignment warning at lenet.v(762): truncated value with size 32 to match size of target (12)" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105593 "|CNN_block|lenet:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(822) " "Verilog HDL assignment warning at lenet.v(822): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105593 "|CNN_block|lenet:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(832) " "Verilog HDL assignment warning at lenet.v(832): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105593 "|CNN_block|lenet:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(842) " "Verilog HDL assignment warning at lenet.v(842): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105594 "|CNN_block|lenet:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lenet.v(930) " "Verilog HDL assignment warning at lenet.v(930): truncated value with size 32 to match size of target (12)" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105594 "|CNN_block|lenet:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(991) " "Verilog HDL assignment warning at lenet.v(991): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105594 "|CNN_block|lenet:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(1001) " "Verilog HDL assignment warning at lenet.v(1001): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 1001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105594 "|CNN_block|lenet:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(1011) " "Verilog HDL assignment warning at lenet.v(1011): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 1011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105594 "|CNN_block|lenet:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lenet.v(1049) " "Verilog HDL assignment warning at lenet.v(1049): truncated value with size 32 to match size of target (6)" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 1049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105594 "|CNN_block|lenet:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 lenet.v(1059) " "Verilog HDL assignment warning at lenet.v(1059): truncated value with size 32 to match size of target (26)" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 1059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105594 "|CNN_block|lenet:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(1096) " "Verilog HDL assignment warning at lenet.v(1096): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/CNN/lenet.v" 1096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105594 "|CNN_block|lenet:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wieght_conv1_rom lenet:inst6\|wieght_conv1_rom:wieght_conv1_rom " "Elaborating entity \"wieght_conv1_rom\" for hierarchy \"lenet:inst6\|wieght_conv1_rom:wieght_conv1_rom\"" {  } { { "lenet.v" "wieght_conv1_rom" { Text "C:/CNN/lenet.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105595 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639572105597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bias_conv1_rom lenet:inst6\|bias_conv1_rom:bias_conv1_rom " "Elaborating entity \"bias_conv1_rom\" for hierarchy \"lenet:inst6\|bias_conv1_rom:bias_conv1_rom\"" {  } { { "lenet.v" "bias_conv1_rom" { Text "C:/CNN/lenet.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105598 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639572105599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iterator_conv lenet:inst6\|iterator_conv:iterator_conv1 " "Elaborating entity \"iterator_conv\" for hierarchy \"lenet:inst6\|iterator_conv:iterator_conv1\"" {  } { { "lenet.v" "iterator_conv1" { Text "C:/CNN/lenet.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105600 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(52) " "Verilog HDL assignment warning at iterator_conv.sv(52): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105601 "|CNN_block|lenet:inst6|iterator_conv:iterator_conv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(64) " "Verilog HDL assignment warning at iterator_conv.sv(64): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105601 "|CNN_block|lenet:inst6|iterator_conv:iterator_conv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(77) " "Verilog HDL assignment warning at iterator_conv.sv(77): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105601 "|CNN_block|lenet:inst6|iterator_conv:iterator_conv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(90) " "Verilog HDL assignment warning at iterator_conv.sv(90): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105601 "|CNN_block|lenet:inst6|iterator_conv:iterator_conv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(103) " "Verilog HDL assignment warning at iterator_conv.sv(103): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105601 "|CNN_block|lenet:inst6|iterator_conv:iterator_conv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(119) " "Verilog HDL assignment warning at iterator_conv.sv(119): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105601 "|CNN_block|lenet:inst6|iterator_conv:iterator_conv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(127) " "Verilog HDL assignment warning at iterator_conv.sv(127): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105601 "|CNN_block|lenet:inst6|iterator_conv:iterator_conv1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv lenet:inst6\|conv:conv1 " "Elaborating entity \"conv\" for hierarchy \"lenet:inst6\|conv:conv1\"" {  } { { "lenet.v" "conv1" { Text "C:/CNN/lenet.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105602 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639572105603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc lenet:inst6\|conv:conv1\|acc:out_num\[0\].acc " "Elaborating entity \"acc\" for hierarchy \"lenet:inst6\|conv:conv1\|acc:out_num\[0\].acc\"" {  } { { "conv.sv" "out_num\[0\].acc" { Text "C:/CNN/conv.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105603 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(36) " "Verilog HDL assignment warning at acc.sv(36): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/CNN/acc.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105604 "|CNN_block|lenet:inst6|conv:conv1|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(46) " "Verilog HDL assignment warning at acc.sv(46): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/CNN/acc.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105604 "|CNN_block|lenet:inst6|conv:conv1|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "416 390 acc.sv(56) " "Verilog HDL assignment warning at acc.sv(56): truncated value with size 416 to match size of target (390)" {  } { { "acc.sv" "" { Text "C:/CNN/acc.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105604 "|CNN_block|lenet:inst6|conv:conv1|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(66) " "Verilog HDL assignment warning at acc.sv(66): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/CNN/acc.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105604 "|CNN_block|lenet:inst6|conv:conv1|acc:out_num[0].acc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac lenet:inst6\|conv:conv1\|acc:out_num\[0\].acc\|mac:mac " "Elaborating entity \"mac\" for hierarchy \"lenet:inst6\|conv:conv1\|acc:out_num\[0\].acc\|mac:mac\"" {  } { { "acc.sv" "mac" { Text "C:/CNN/acc.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105605 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 mac.sv(35) " "Verilog HDL assignment warning at mac.sv(35): truncated value with size 16 to match size of target (15)" {  } { { "mac.sv" "" { Text "C:/CNN/mac.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105605 "|CNN_block|lenet:inst6|conv:conv1|acc:out_num[0].acc|mac:mac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer lenet:inst6\|buffer:buffer_conv1 " "Elaborating entity \"buffer\" for hierarchy \"lenet:inst6\|buffer:buffer_conv1\"" {  } { { "lenet.v" "buffer_conv1" { Text "C:/CNN/lenet.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iterator_pooling lenet:inst6\|iterator_pooling:iterator_pooling1 " "Elaborating entity \"iterator_pooling\" for hierarchy \"lenet:inst6\|iterator_pooling:iterator_pooling1\"" {  } { { "lenet.v" "iterator_pooling1" { Text "C:/CNN/lenet.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105610 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_pooling.sv(50) " "Verilog HDL assignment warning at iterator_pooling.sv(50): truncated value with size 32 to match size of target (4)" {  } { { "iterator_pooling.sv" "" { Text "C:/CNN/iterator_pooling.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105611 "|CNN_block|lenet:inst6|iterator_pooling:iterator_pooling1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_pooling.sv(62) " "Verilog HDL assignment warning at iterator_pooling.sv(62): truncated value with size 32 to match size of target (4)" {  } { { "iterator_pooling.sv" "" { Text "C:/CNN/iterator_pooling.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105611 "|CNN_block|lenet:inst6|iterator_pooling:iterator_pooling1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_pooling.sv(75) " "Verilog HDL assignment warning at iterator_pooling.sv(75): truncated value with size 32 to match size of target (5)" {  } { { "iterator_pooling.sv" "" { Text "C:/CNN/iterator_pooling.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105611 "|CNN_block|lenet:inst6|iterator_pooling:iterator_pooling1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_pooling.sv(88) " "Verilog HDL assignment warning at iterator_pooling.sv(88): truncated value with size 32 to match size of target (5)" {  } { { "iterator_pooling.sv" "" { Text "C:/CNN/iterator_pooling.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105612 "|CNN_block|lenet:inst6|iterator_pooling:iterator_pooling1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_pooling.sv(101) " "Verilog HDL assignment warning at iterator_pooling.sv(101): truncated value with size 32 to match size of target (12)" {  } { { "iterator_pooling.sv" "" { Text "C:/CNN/iterator_pooling.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105612 "|CNN_block|lenet:inst6|iterator_pooling:iterator_pooling1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_pooling.sv(117) " "Verilog HDL assignment warning at iterator_pooling.sv(117): truncated value with size 32 to match size of target (12)" {  } { { "iterator_pooling.sv" "" { Text "C:/CNN/iterator_pooling.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105612 "|CNN_block|lenet:inst6|iterator_pooling:iterator_pooling1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_pool lenet:inst6\|max_pool:max_pooling1 " "Elaborating entity \"max_pool\" for hierarchy \"lenet:inst6\|max_pool:max_pooling1\"" {  } { { "lenet.v" "max_pooling1" { Text "C:/CNN/lenet.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relu lenet:inst6\|relu:relu1 " "Elaborating entity \"relu\" for hierarchy \"lenet:inst6\|relu:relu1\"" {  } { { "lenet.v" "relu1" { Text "C:/CNN/lenet.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer lenet:inst6\|buffer:buffer_relu1 " "Elaborating entity \"buffer\" for hierarchy \"lenet:inst6\|buffer:buffer_relu1\"" {  } { { "lenet.v" "buffer_relu1" { Text "C:/CNN/lenet.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wieght_conv2_rom lenet:inst6\|wieght_conv2_rom:wieght_conv2_rom " "Elaborating entity \"wieght_conv2_rom\" for hierarchy \"lenet:inst6\|wieght_conv2_rom:wieght_conv2_rom\"" {  } { { "lenet.v" "wieght_conv2_rom" { Text "C:/CNN/lenet.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105617 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639572105643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bias_conv2_rom lenet:inst6\|bias_conv2_rom:bias_conv2_rom " "Elaborating entity \"bias_conv2_rom\" for hierarchy \"lenet:inst6\|bias_conv2_rom:bias_conv2_rom\"" {  } { { "lenet.v" "bias_conv2_rom" { Text "C:/CNN/lenet.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105644 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639572105648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iterator_conv lenet:inst6\|iterator_conv:iterator_conv2 " "Elaborating entity \"iterator_conv\" for hierarchy \"lenet:inst6\|iterator_conv:iterator_conv2\"" {  } { { "lenet.v" "iterator_conv2" { Text "C:/CNN/lenet.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105648 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(52) " "Verilog HDL assignment warning at iterator_conv.sv(52): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105649 "|CNN_block|lenet:inst6|iterator_conv:iterator_conv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(64) " "Verilog HDL assignment warning at iterator_conv.sv(64): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105649 "|CNN_block|lenet:inst6|iterator_conv:iterator_conv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(77) " "Verilog HDL assignment warning at iterator_conv.sv(77): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105649 "|CNN_block|lenet:inst6|iterator_conv:iterator_conv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(90) " "Verilog HDL assignment warning at iterator_conv.sv(90): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105650 "|CNN_block|lenet:inst6|iterator_conv:iterator_conv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(103) " "Verilog HDL assignment warning at iterator_conv.sv(103): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105650 "|CNN_block|lenet:inst6|iterator_conv:iterator_conv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(119) " "Verilog HDL assignment warning at iterator_conv.sv(119): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105650 "|CNN_block|lenet:inst6|iterator_conv:iterator_conv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(127) " "Verilog HDL assignment warning at iterator_conv.sv(127): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105650 "|CNN_block|lenet:inst6|iterator_conv:iterator_conv2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv lenet:inst6\|conv:conv2 " "Elaborating entity \"conv\" for hierarchy \"lenet:inst6\|conv:conv2\"" {  } { { "lenet.v" "conv2" { Text "C:/CNN/lenet.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105650 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639572105660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc lenet:inst6\|conv:conv2\|acc:out_num\[0\].acc " "Elaborating entity \"acc\" for hierarchy \"lenet:inst6\|conv:conv2\|acc:out_num\[0\].acc\"" {  } { { "conv.sv" "out_num\[0\].acc" { Text "C:/CNN/conv.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105661 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(36) " "Verilog HDL assignment warning at acc.sv(36): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/CNN/acc.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105664 "|CNN_block|lenet:inst6|conv:conv2|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(46) " "Verilog HDL assignment warning at acc.sv(46): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/CNN/acc.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105664 "|CNN_block|lenet:inst6|conv:conv2|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "544 510 acc.sv(56) " "Verilog HDL assignment warning at acc.sv(56): truncated value with size 544 to match size of target (510)" {  } { { "acc.sv" "" { Text "C:/CNN/acc.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105664 "|CNN_block|lenet:inst6|conv:conv2|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(66) " "Verilog HDL assignment warning at acc.sv(66): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/CNN/acc.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105664 "|CNN_block|lenet:inst6|conv:conv2|acc:out_num[0].acc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac lenet:inst6\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac " "Elaborating entity \"mac\" for hierarchy \"lenet:inst6\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\"" {  } { { "acc.sv" "mac" { Text "C:/CNN/acc.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105665 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 mac.sv(35) " "Verilog HDL assignment warning at mac.sv(35): truncated value with size 16 to match size of target (15)" {  } { { "mac.sv" "" { Text "C:/CNN/mac.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105668 "|CNN_block|lenet:inst6|conv:conv2|acc:out_num[0].acc|mac:mac"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sum " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sum\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639572105668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer lenet:inst6\|buffer:buffer_conv2 " "Elaborating entity \"buffer\" for hierarchy \"lenet:inst6\|buffer:buffer_conv2\"" {  } { { "lenet.v" "buffer_conv2" { Text "C:/CNN/lenet.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iterator_pooling lenet:inst6\|iterator_pooling:iterator_pooling2 " "Elaborating entity \"iterator_pooling\" for hierarchy \"lenet:inst6\|iterator_pooling:iterator_pooling2\"" {  } { { "lenet.v" "iterator_pooling2" { Text "C:/CNN/lenet.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105710 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_pooling.sv(50) " "Verilog HDL assignment warning at iterator_pooling.sv(50): truncated value with size 32 to match size of target (4)" {  } { { "iterator_pooling.sv" "" { Text "C:/CNN/iterator_pooling.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105711 "|CNN_block|lenet:inst6|iterator_pooling:iterator_pooling2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_pooling.sv(62) " "Verilog HDL assignment warning at iterator_pooling.sv(62): truncated value with size 32 to match size of target (4)" {  } { { "iterator_pooling.sv" "" { Text "C:/CNN/iterator_pooling.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105711 "|CNN_block|lenet:inst6|iterator_pooling:iterator_pooling2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_pooling.sv(75) " "Verilog HDL assignment warning at iterator_pooling.sv(75): truncated value with size 32 to match size of target (5)" {  } { { "iterator_pooling.sv" "" { Text "C:/CNN/iterator_pooling.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105711 "|CNN_block|lenet:inst6|iterator_pooling:iterator_pooling2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_pooling.sv(88) " "Verilog HDL assignment warning at iterator_pooling.sv(88): truncated value with size 32 to match size of target (5)" {  } { { "iterator_pooling.sv" "" { Text "C:/CNN/iterator_pooling.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105711 "|CNN_block|lenet:inst6|iterator_pooling:iterator_pooling2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_pooling.sv(101) " "Verilog HDL assignment warning at iterator_pooling.sv(101): truncated value with size 32 to match size of target (12)" {  } { { "iterator_pooling.sv" "" { Text "C:/CNN/iterator_pooling.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105711 "|CNN_block|lenet:inst6|iterator_pooling:iterator_pooling2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_pooling.sv(117) " "Verilog HDL assignment warning at iterator_pooling.sv(117): truncated value with size 32 to match size of target (12)" {  } { { "iterator_pooling.sv" "" { Text "C:/CNN/iterator_pooling.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105711 "|CNN_block|lenet:inst6|iterator_pooling:iterator_pooling2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_pool lenet:inst6\|max_pool:max_pooling2 " "Elaborating entity \"max_pool\" for hierarchy \"lenet:inst6\|max_pool:max_pooling2\"" {  } { { "lenet.v" "max_pooling2" { Text "C:/CNN/lenet.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relu lenet:inst6\|relu:relu2 " "Elaborating entity \"relu\" for hierarchy \"lenet:inst6\|relu:relu2\"" {  } { { "lenet.v" "relu2" { Text "C:/CNN/lenet.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer lenet:inst6\|buffer:buffer_relu2 " "Elaborating entity \"buffer\" for hierarchy \"lenet:inst6\|buffer:buffer_relu2\"" {  } { { "lenet.v" "buffer_relu2" { Text "C:/CNN/lenet.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wieght_fc1_rom lenet:inst6\|wieght_fc1_rom:wieght_fc1_rom " "Elaborating entity \"wieght_fc1_rom\" for hierarchy \"lenet:inst6\|wieght_fc1_rom:wieght_fc1_rom\"" {  } { { "lenet.v" "wieght_fc1_rom" { Text "C:/CNN/lenet.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105722 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 wieght_fc1_rom.sv(11) " "Verilog HDL Declaration warning at wieght_fc1_rom.sv(11): vector has more than 2**16 bits" {  } { { "wieght_fc1_rom.sv" "" { Text "C:/CNN/wieght_fc1_rom.sv" 11 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639572105775 "|CNN_block|lenet:inst6|wieght_fc1_rom:wieght_fc1_rom"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 wieght_fc1_rom.sv(12) " "Verilog HDL Declaration warning at wieght_fc1_rom.sv(12): vector has more than 2**16 bits" {  } { { "wieght_fc1_rom.sv" "" { Text "C:/CNN/wieght_fc1_rom.sv" 12 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639572105775 "|CNN_block|lenet:inst6|wieght_fc1_rom:wieght_fc1_rom"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639572105775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bias_fc1_rom lenet:inst6\|bias_fc1_rom:bias_fc1_rom " "Elaborating entity \"bias_fc1_rom\" for hierarchy \"lenet:inst6\|bias_fc1_rom:bias_fc1_rom\"" {  } { { "lenet.v" "bias_fc1_rom" { Text "C:/CNN/lenet.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105775 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639572105777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iterator_conv lenet:inst6\|iterator_conv:iterator_FC1 " "Elaborating entity \"iterator_conv\" for hierarchy \"lenet:inst6\|iterator_conv:iterator_FC1\"" {  } { { "lenet.v" "iterator_FC1" { Text "C:/CNN/lenet.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105778 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(52) " "Verilog HDL assignment warning at iterator_conv.sv(52): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105780 "|CNN_block|lenet:inst6|iterator_conv:iterator_FC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(64) " "Verilog HDL assignment warning at iterator_conv.sv(64): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105780 "|CNN_block|lenet:inst6|iterator_conv:iterator_FC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(77) " "Verilog HDL assignment warning at iterator_conv.sv(77): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105780 "|CNN_block|lenet:inst6|iterator_conv:iterator_FC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(90) " "Verilog HDL assignment warning at iterator_conv.sv(90): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105780 "|CNN_block|lenet:inst6|iterator_conv:iterator_FC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(103) " "Verilog HDL assignment warning at iterator_conv.sv(103): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105780 "|CNN_block|lenet:inst6|iterator_conv:iterator_FC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(119) " "Verilog HDL assignment warning at iterator_conv.sv(119): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105780 "|CNN_block|lenet:inst6|iterator_conv:iterator_FC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(127) " "Verilog HDL assignment warning at iterator_conv.sv(127): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105780 "|CNN_block|lenet:inst6|iterator_conv:iterator_FC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv lenet:inst6\|conv:conv_fc1 " "Elaborating entity \"conv\" for hierarchy \"lenet:inst6\|conv:conv_fc1\"" {  } { { "lenet.v" "conv_fc1" { Text "C:/CNN/lenet.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105781 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639572105785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc " "Elaborating entity \"acc\" for hierarchy \"lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\"" {  } { { "conv.sv" "out_num\[0\].acc" { Text "C:/CNN/conv.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105786 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(36) " "Verilog HDL assignment warning at acc.sv(36): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/CNN/acc.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105794 "|CNN_block|lenet:inst6|conv:conv_fc1|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(46) " "Verilog HDL assignment warning at acc.sv(46): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/CNN/acc.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105795 "|CNN_block|lenet:inst6|conv:conv_fc1|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "544 510 acc.sv(56) " "Verilog HDL assignment warning at acc.sv(56): truncated value with size 544 to match size of target (510)" {  } { { "acc.sv" "" { Text "C:/CNN/acc.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105795 "|CNN_block|lenet:inst6|conv:conv_fc1|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(66) " "Verilog HDL assignment warning at acc.sv(66): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/CNN/acc.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105795 "|CNN_block|lenet:inst6|conv:conv_fc1|acc:out_num[0].acc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac " "Elaborating entity \"mac\" for hierarchy \"lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\"" {  } { { "acc.sv" "mac" { Text "C:/CNN/acc.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105796 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 mac.sv(35) " "Verilog HDL assignment warning at mac.sv(35): truncated value with size 16 to match size of target (15)" {  } { { "mac.sv" "" { Text "C:/CNN/mac.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105803 "|CNN_block|lenet:inst6|conv:conv_fc1|acc:out_num[0].acc|mac:mac"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sum " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sum\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639572105804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relu lenet:inst6\|relu:relu_fc1 " "Elaborating entity \"relu\" for hierarchy \"lenet:inst6\|relu:relu_fc1\"" {  } { { "lenet.v" "relu_fc1" { Text "C:/CNN/lenet.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer lenet:inst6\|buffer:buffer_relu_fc1 " "Elaborating entity \"buffer\" for hierarchy \"lenet:inst6\|buffer:buffer_relu_fc1\"" {  } { { "lenet.v" "buffer_relu_fc1" { Text "C:/CNN/lenet.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wieght_fc2_rom lenet:inst6\|wieght_fc2_rom:wieght_fc2_rom " "Elaborating entity \"wieght_fc2_rom\" for hierarchy \"lenet:inst6\|wieght_fc2_rom:wieght_fc2_rom\"" {  } { { "lenet.v" "wieght_fc2_rom" { Text "C:/CNN/lenet.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105806 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639572105817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bias_fc2_rom lenet:inst6\|bias_fc2_rom:bias_fc2_rom " "Elaborating entity \"bias_fc2_rom\" for hierarchy \"lenet:inst6\|bias_fc2_rom:bias_fc2_rom\"" {  } { { "lenet.v" "bias_fc2_rom" { Text "C:/CNN/lenet.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105817 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639572105818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iterator_conv lenet:inst6\|iterator_conv:iterator_fc2 " "Elaborating entity \"iterator_conv\" for hierarchy \"lenet:inst6\|iterator_conv:iterator_fc2\"" {  } { { "lenet.v" "iterator_fc2" { Text "C:/CNN/lenet.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105819 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(52) " "Verilog HDL assignment warning at iterator_conv.sv(52): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105820 "|CNN_block|lenet:inst6|iterator_conv:iterator_fc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(64) " "Verilog HDL assignment warning at iterator_conv.sv(64): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105820 "|CNN_block|lenet:inst6|iterator_conv:iterator_fc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(77) " "Verilog HDL assignment warning at iterator_conv.sv(77): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105820 "|CNN_block|lenet:inst6|iterator_conv:iterator_fc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(90) " "Verilog HDL assignment warning at iterator_conv.sv(90): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105820 "|CNN_block|lenet:inst6|iterator_conv:iterator_fc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(103) " "Verilog HDL assignment warning at iterator_conv.sv(103): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105820 "|CNN_block|lenet:inst6|iterator_conv:iterator_fc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(119) " "Verilog HDL assignment warning at iterator_conv.sv(119): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105820 "|CNN_block|lenet:inst6|iterator_conv:iterator_fc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(127) " "Verilog HDL assignment warning at iterator_conv.sv(127): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105820 "|CNN_block|lenet:inst6|iterator_conv:iterator_fc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv lenet:inst6\|conv:conv_fc2 " "Elaborating entity \"conv\" for hierarchy \"lenet:inst6\|conv:conv_fc2\"" {  } { { "lenet.v" "conv_fc2" { Text "C:/CNN/lenet.v" 868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105820 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639572105821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc lenet:inst6\|conv:conv_fc2\|acc:out_num\[0\].acc " "Elaborating entity \"acc\" for hierarchy \"lenet:inst6\|conv:conv_fc2\|acc:out_num\[0\].acc\"" {  } { { "conv.sv" "out_num\[0\].acc" { Text "C:/CNN/conv.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105821 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(36) " "Verilog HDL assignment warning at acc.sv(36): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/CNN/acc.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105823 "|CNN_block|lenet:inst6|conv:conv_fc2|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(46) " "Verilog HDL assignment warning at acc.sv(46): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/CNN/acc.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105823 "|CNN_block|lenet:inst6|conv:conv_fc2|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "544 510 acc.sv(56) " "Verilog HDL assignment warning at acc.sv(56): truncated value with size 544 to match size of target (510)" {  } { { "acc.sv" "" { Text "C:/CNN/acc.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105823 "|CNN_block|lenet:inst6|conv:conv_fc2|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(66) " "Verilog HDL assignment warning at acc.sv(66): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/CNN/acc.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105823 "|CNN_block|lenet:inst6|conv:conv_fc2|acc:out_num[0].acc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac lenet:inst6\|conv:conv_fc2\|acc:out_num\[0\].acc\|mac:mac " "Elaborating entity \"mac\" for hierarchy \"lenet:inst6\|conv:conv_fc2\|acc:out_num\[0\].acc\|mac:mac\"" {  } { { "acc.sv" "mac" { Text "C:/CNN/acc.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105823 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 mac.sv(35) " "Verilog HDL assignment warning at mac.sv(35): truncated value with size 16 to match size of target (15)" {  } { { "mac.sv" "" { Text "C:/CNN/mac.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105824 "|CNN_block|lenet:inst6|conv:conv_fc2|acc:out_num[0].acc|mac:mac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relu lenet:inst6\|relu:relu_fc2 " "Elaborating entity \"relu\" for hierarchy \"lenet:inst6\|relu:relu_fc2\"" {  } { { "lenet.v" "relu_fc2" { Text "C:/CNN/lenet.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer lenet:inst6\|buffer:buffer_relu_fc2 " "Elaborating entity \"buffer\" for hierarchy \"lenet:inst6\|buffer:buffer_relu_fc2\"" {  } { { "lenet.v" "buffer_relu_fc2" { Text "C:/CNN/lenet.v" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wieght_fc3_rom lenet:inst6\|wieght_fc3_rom:wieght_fc3_rom " "Elaborating entity \"wieght_fc3_rom\" for hierarchy \"lenet:inst6\|wieght_fc3_rom:wieght_fc3_rom\"" {  } { { "lenet.v" "wieght_fc3_rom" { Text "C:/CNN/lenet.v" 949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105826 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639572105830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bias_fc3_rom lenet:inst6\|bias_fc3_rom:bias_fc3_rom " "Elaborating entity \"bias_fc3_rom\" for hierarchy \"lenet:inst6\|bias_fc3_rom:bias_fc3_rom\"" {  } { { "lenet.v" "bias_fc3_rom" { Text "C:/CNN/lenet.v" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105830 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639572105831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iterator_conv lenet:inst6\|iterator_conv:iterator_fc3 " "Elaborating entity \"iterator_conv\" for hierarchy \"lenet:inst6\|iterator_conv:iterator_fc3\"" {  } { { "lenet.v" "iterator_fc3" { Text "C:/CNN/lenet.v" 982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105831 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(52) " "Verilog HDL assignment warning at iterator_conv.sv(52): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105832 "|CNN_block|lenet:inst6|iterator_conv:iterator_fc3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(64) " "Verilog HDL assignment warning at iterator_conv.sv(64): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105833 "|CNN_block|lenet:inst6|iterator_conv:iterator_fc3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(77) " "Verilog HDL assignment warning at iterator_conv.sv(77): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105833 "|CNN_block|lenet:inst6|iterator_conv:iterator_fc3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(90) " "Verilog HDL assignment warning at iterator_conv.sv(90): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105833 "|CNN_block|lenet:inst6|iterator_conv:iterator_fc3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(103) " "Verilog HDL assignment warning at iterator_conv.sv(103): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105833 "|CNN_block|lenet:inst6|iterator_conv:iterator_fc3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(119) " "Verilog HDL assignment warning at iterator_conv.sv(119): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105833 "|CNN_block|lenet:inst6|iterator_conv:iterator_fc3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(127) " "Verilog HDL assignment warning at iterator_conv.sv(127): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105833 "|CNN_block|lenet:inst6|iterator_conv:iterator_fc3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv lenet:inst6\|conv:conv_fc3 " "Elaborating entity \"conv\" for hierarchy \"lenet:inst6\|conv:conv_fc3\"" {  } { { "lenet.v" "conv_fc3" { Text "C:/CNN/lenet.v" 1038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105833 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639572105834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc lenet:inst6\|conv:conv_fc3\|acc:out_num\[0\].acc " "Elaborating entity \"acc\" for hierarchy \"lenet:inst6\|conv:conv_fc3\|acc:out_num\[0\].acc\"" {  } { { "conv.sv" "out_num\[0\].acc" { Text "C:/CNN/conv.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105834 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(36) " "Verilog HDL assignment warning at acc.sv(36): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/CNN/acc.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105835 "|CNN_block|lenet:inst6|conv:conv_fc3|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(46) " "Verilog HDL assignment warning at acc.sv(46): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/CNN/acc.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105835 "|CNN_block|lenet:inst6|conv:conv_fc3|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "544 510 acc.sv(56) " "Verilog HDL assignment warning at acc.sv(56): truncated value with size 544 to match size of target (510)" {  } { { "acc.sv" "" { Text "C:/CNN/acc.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105835 "|CNN_block|lenet:inst6|conv:conv_fc3|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(66) " "Verilog HDL assignment warning at acc.sv(66): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/CNN/acc.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105835 "|CNN_block|lenet:inst6|conv:conv_fc3|acc:out_num[0].acc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac lenet:inst6\|conv:conv_fc3\|acc:out_num\[0\].acc\|mac:mac " "Elaborating entity \"mac\" for hierarchy \"lenet:inst6\|conv:conv_fc3\|acc:out_num\[0\].acc\|mac:mac\"" {  } { { "acc.sv" "mac" { Text "C:/CNN/acc.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105836 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 mac.sv(35) " "Verilog HDL assignment warning at mac.sv(35): truncated value with size 16 to match size of target (15)" {  } { { "mac.sv" "" { Text "C:/CNN/mac.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105836 "|CNN_block|lenet:inst6|conv:conv_fc3|acc:out_num[0].acc|mac:mac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "src_rom src_rom:inst3 " "Elaborating entity \"src_rom\" for hierarchy \"src_rom:inst3\"" {  } { { "CNN_block.bdf" "inst3" { Schematic "C:/CNN/CNN_block.bdf" { { 136 376 544 312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105838 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 src_rom.v(69) " "Verilog HDL assignment warning at src_rom.v(69): truncated value with size 32 to match size of target (1)" {  } { { "src_rom.v" "" { Text "C:/CNN/src_rom.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105838 "|CNN_block|src_rom:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 src_rom.v(78) " "Verilog HDL assignment warning at src_rom.v(78): truncated value with size 32 to match size of target (1)" {  } { { "src_rom.v" "" { Text "C:/CNN/src_rom.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105839 "|CNN_block|src_rom:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 src_rom.v(87) " "Verilog HDL assignment warning at src_rom.v(87): truncated value with size 32 to match size of target (1)" {  } { { "src_rom.v" "" { Text "C:/CNN/src_rom.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639572105839 "|CNN_block|src_rom:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram src_rom:inst3\|dpram:U0 " "Elaborating entity \"dpram\" for hierarchy \"src_rom:inst3\|dpram:U0\"" {  } { { "src_rom.v" "U0" { Text "C:/CNN/src_rom.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram src_rom:inst3\|dpram:U0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"src_rom:inst3\|dpram:U0\|altsyncram:altsyncram_component\"" {  } { { "dpram.v" "altsyncram_component" { Text "C:/CNN/dpram.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "src_rom:inst3\|dpram:U0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"src_rom:inst3\|dpram:U0\|altsyncram:altsyncram_component\"" {  } { { "dpram.v" "" { Text "C:/CNN/dpram.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "src_rom:inst3\|dpram:U0\|altsyncram:altsyncram_component " "Instantiated megafunction \"src_rom:inst3\|dpram:U0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572105885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572105885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572105885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572105885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572105885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572105885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572105885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572105885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572105885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572105885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572105885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572105885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572105885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572105885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572105885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572105885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572105885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572105885 ""}  } { { "dpram.v" "" { Text "C:/CNN/dpram.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639572105885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ck1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ck1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ck1 " "Found entity 1: altsyncram_4ck1" {  } { { "db/altsyncram_4ck1.tdf" "" { Text "C:/CNN/db/altsyncram_4ck1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572105923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572105923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ck1 src_rom:inst3\|dpram:U0\|altsyncram:altsyncram_component\|altsyncram_4ck1:auto_generated " "Elaborating entity \"altsyncram_4ck1\" for hierarchy \"src_rom:inst3\|dpram:U0\|altsyncram:altsyncram_component\|altsyncram_4ck1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572105923 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lenet:inst6\|buffer:buffer_relu_fc2\|mem_rtl_0 " "Inferred RAM node \"lenet:inst6\|buffer:buffer_relu_fc2\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1639572145082 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lenet:inst6\|buffer:buffer_relu_fc1\|mem_rtl_0 " "Inferred RAM node \"lenet:inst6\|buffer:buffer_relu_fc1\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1639572145084 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lenet:inst6\|buffer:buffer_relu2\|mem_rtl_0 " "Inferred RAM node \"lenet:inst6\|buffer:buffer_relu2\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1639572145088 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lenet:inst6\|buffer:buffer_conv2\|mem_rtl_0 " "Inferred RAM node \"lenet:inst6\|buffer:buffer_conv2\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1639572145104 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lenet:inst6\|buffer:buffer_relu1\|mem_rtl_0 " "Inferred RAM node \"lenet:inst6\|buffer:buffer_relu1\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1639572145123 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lenet:inst6\|buffer:buffer_conv1\|mem_rtl_0 " "Inferred RAM node \"lenet:inst6\|buffer:buffer_conv1\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1639572145128 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lenet:inst6\|buffer:buffer_relu_fc2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lenet:inst6\|buffer:buffer_relu_fc2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 23 " "Parameter WIDTH_A set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 33 " "Parameter NUMWORDS_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 23 " "Parameter WIDTH_B set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 33 " "Parameter NUMWORDS_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lenet:inst6\|buffer:buffer_relu_fc1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lenet:inst6\|buffer:buffer_relu_fc1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 21 " "Parameter WIDTH_A set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65 " "Parameter NUMWORDS_A set to 65" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 21 " "Parameter WIDTH_B set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65 " "Parameter NUMWORDS_B set to 65" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lenet:inst6\|buffer:buffer_relu2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lenet:inst6\|buffer:buffer_relu2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 304 " "Parameter WIDTH_A set to 304" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 304 " "Parameter WIDTH_B set to 304" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lenet:inst6\|buffer:buffer_conv2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lenet:inst6\|buffer:buffer_conv2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 320 " "Parameter WIDTH_A set to 320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65 " "Parameter NUMWORDS_A set to 65" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 320 " "Parameter WIDTH_B set to 320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65 " "Parameter NUMWORDS_B set to 65" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lenet:inst6\|buffer:buffer_relu1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lenet:inst6\|buffer:buffer_relu1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 102 " "Parameter WIDTH_A set to 102" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 145 " "Parameter NUMWORDS_A set to 145" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 102 " "Parameter WIDTH_B set to 102" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 145 " "Parameter NUMWORDS_B set to 145" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lenet:inst6\|buffer:buffer_conv1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lenet:inst6\|buffer:buffer_conv1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 108 " "Parameter WIDTH_A set to 108" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 577 " "Parameter NUMWORDS_A set to 577" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 108 " "Parameter WIDTH_B set to 108" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 577 " "Parameter NUMWORDS_B set to 577" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|bias_d_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|bias_d_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 34 " "Parameter WIDTH set to 34" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639572510588 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510588 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1639572510587 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "120 " "Inferred 120 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv1\|acc:out_num\[5\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv1\|acc:out_num\[5\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv1\|acc:out_num\[4\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv1\|acc:out_num\[4\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv1\|acc:out_num\[3\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv1\|acc:out_num\[3\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv1\|acc:out_num\[2\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv1\|acc:out_num\[2\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv1\|acc:out_num\[1\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv1\|acc:out_num\[1\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv1\|acc:out_num\[0\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv1\|acc:out_num\[0\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv_fc3\|acc:out_num\[0\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv_fc3\|acc:out_num\[0\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv_fc2\|acc:out_num\[0\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv_fc2\|acc:out_num\[0\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult15\"" {  } { { "mac.sv" "Mult15" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult14\"" {  } { { "mac.sv" "Mult14" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult13\"" {  } { { "mac.sv" "Mult13" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult12\"" {  } { { "mac.sv" "Mult12" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult11\"" {  } { { "mac.sv" "Mult11" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult10\"" {  } { { "mac.sv" "Mult10" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult9\"" {  } { { "mac.sv" "Mult9" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult8\"" {  } { { "mac.sv" "Mult8" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult7\"" {  } { { "mac.sv" "Mult7" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult6\"" {  } { { "mac.sv" "Mult6" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639572510643 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1639572510643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst6\|buffer:buffer_relu_fc2\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lenet:inst6\|buffer:buffer_relu_fc2\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572510719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst6\|buffer:buffer_relu_fc2\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lenet:inst6\|buffer:buffer_relu_fc2\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572510719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 23 " "Parameter \"WIDTH_A\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572510719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572510719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 33 " "Parameter \"NUMWORDS_A\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572510719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 23 " "Parameter \"WIDTH_B\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572510719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572510719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 33 " "Parameter \"NUMWORDS_B\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572510719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572510719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572510719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572510719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572510719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572510719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572510719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572510719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572510719 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639572510719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_isg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_isg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_isg1 " "Found entity 1: altsyncram_isg1" {  } { { "db/altsyncram_isg1.tdf" "" { Text "C:/CNN/db/altsyncram_isg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572510855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572510855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst6\|buffer:buffer_relu_fc1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lenet:inst6\|buffer:buffer_relu_fc1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572510876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst6\|buffer:buffer_relu_fc1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lenet:inst6\|buffer:buffer_relu_fc1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572510877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 21 " "Parameter \"WIDTH_A\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572510877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572510877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65 " "Parameter \"NUMWORDS_A\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572510877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 21 " "Parameter \"WIDTH_B\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572510877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572510877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65 " "Parameter \"NUMWORDS_B\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572510877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572510877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572510877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572510877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572510877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572510877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572510877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572510877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572510877 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639572510877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qsg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qsg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qsg1 " "Found entity 1: altsyncram_qsg1" {  } { { "db/altsyncram_qsg1.tdf" "" { Text "C:/CNN/db/altsyncram_qsg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572511001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572511001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst6\|buffer:buffer_relu2\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lenet:inst6\|buffer:buffer_relu2\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572511026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst6\|buffer:buffer_relu2\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lenet:inst6\|buffer:buffer_relu2\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 304 " "Parameter \"WIDTH_A\" = \"304\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 17 " "Parameter \"NUMWORDS_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 304 " "Parameter \"WIDTH_B\" = \"304\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 17 " "Parameter \"NUMWORDS_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511026 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639572511026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ovg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ovg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ovg1 " "Found entity 1: altsyncram_ovg1" {  } { { "db/altsyncram_ovg1.tdf" "" { Text "C:/CNN/db/altsyncram_ovg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572511343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572511343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst6\|buffer:buffer_conv2\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lenet:inst6\|buffer:buffer_conv2\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572511378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst6\|buffer:buffer_conv2\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lenet:inst6\|buffer:buffer_conv2\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 320 " "Parameter \"WIDTH_A\" = \"320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65 " "Parameter \"NUMWORDS_A\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 320 " "Parameter \"WIDTH_B\" = \"320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65 " "Parameter \"NUMWORDS_B\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511379 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639572511379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uvg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uvg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uvg1 " "Found entity 1: altsyncram_uvg1" {  } { { "db/altsyncram_uvg1.tdf" "" { Text "C:/CNN/db/altsyncram_uvg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572511624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572511624 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst6\|buffer:buffer_relu1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lenet:inst6\|buffer:buffer_relu1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572511663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst6\|buffer:buffer_relu1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lenet:inst6\|buffer:buffer_relu1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 102 " "Parameter \"WIDTH_A\" = \"102\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 145 " "Parameter \"NUMWORDS_A\" = \"145\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 102 " "Parameter \"WIDTH_B\" = \"102\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 145 " "Parameter \"NUMWORDS_B\" = \"145\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511664 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639572511664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q2h1 " "Found entity 1: altsyncram_q2h1" {  } { { "db/altsyncram_q2h1.tdf" "" { Text "C:/CNN/db/altsyncram_q2h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572511828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572511828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst6\|buffer:buffer_conv1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lenet:inst6\|buffer:buffer_conv1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572511857 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst6\|buffer:buffer_conv1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lenet:inst6\|buffer:buffer_conv1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 108 " "Parameter \"WIDTH_A\" = \"108\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 577 " "Parameter \"NUMWORDS_A\" = \"577\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 108 " "Parameter \"WIDTH_B\" = \"108\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 577 " "Parameter \"NUMWORDS_B\" = \"577\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572511857 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639572511857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a6h1 " "Found entity 1: altsyncram_a6h1" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "C:/CNN/db/altsyncram_a6h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572512020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572512020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|altshift_taps:bias_d_rtl_0 " "Elaborated megafunction instantiation \"lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|altshift_taps:bias_d_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572512303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|altshift_taps:bias_d_rtl_0 " "Instantiated megafunction \"lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|altshift_taps:bias_d_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572512303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572512303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 34 " "Parameter \"WIDTH\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572512303 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639572512303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_hkm " "Found entity 1: shift_taps_hkm" {  } { { "db/shift_taps_hkm.tdf" "" { Text "C:/CNN/db/shift_taps_hkm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572512417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572512417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_22b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_22b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_22b1 " "Found entity 1: altsyncram_22b1" {  } { { "db/altsyncram_22b1.tdf" "" { Text "C:/CNN/db/altsyncram_22b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572512551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572512551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7pf " "Found entity 1: cntr_7pf" {  } { { "db/cntr_7pf.tdf" "" { Text "C:/CNN/db/cntr_7pf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572512675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572512675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8h " "Found entity 1: cntr_u8h" {  } { { "db/cntr_u8h.tdf" "" { Text "C:/CNN/db/cntr_u8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572512798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572512798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst6\|conv:conv1\|acc:out_num\[5\].acc\|mac:mac\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lenet:inst6\|conv:conv1\|acc:out_num\[5\].acc\|mac:mac\|lpm_mult:Mult0\"" {  } { { "mac.sv" "" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572512868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst6\|conv:conv1\|acc:out_num\[5\].acc\|mac:mac\|lpm_mult:Mult0 " "Instantiated megafunction \"lenet:inst6\|conv:conv1\|acc:out_num\[5\].acc\|mac:mac\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572512869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572512869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572512869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572512869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572512869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572512869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572512869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572512869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572512869 ""}  } { { "mac.sv" "" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639572512869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o4t " "Found entity 1: mult_o4t" {  } { { "db/mult_o4t.tdf" "" { Text "C:/CNN/db/mult_o4t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572512985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572512985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst6\|conv:conv1\|acc:out_num\[4\].acc\|mac:mac\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lenet:inst6\|conv:conv1\|acc:out_num\[4\].acc\|mac:mac\|lpm_mult:Mult0\"" {  } { { "mac.sv" "" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572513001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst6\|conv:conv1\|acc:out_num\[4\].acc\|mac:mac\|lpm_mult:Mult0 " "Instantiated megafunction \"lenet:inst6\|conv:conv1\|acc:out_num\[4\].acc\|mac:mac\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513002 ""}  } { { "mac.sv" "" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639572513002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l4t " "Found entity 1: mult_l4t" {  } { { "db/mult_l4t.tdf" "" { Text "C:/CNN/db/mult_l4t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572513131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572513131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst6\|conv:conv_fc3\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lenet:inst6\|conv:conv_fc3\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult0\"" {  } { { "mac.sv" "" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572513212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst6\|conv:conv_fc3\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult0 " "Instantiated megafunction \"lenet:inst6\|conv:conv_fc3\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 42 " "Parameter \"LPM_WIDTHP\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 42 " "Parameter \"LPM_WIDTHR\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513213 ""}  } { { "mac.sv" "" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639572513213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_56t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_56t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_56t " "Found entity 1: mult_56t" {  } { { "db/mult_56t.tdf" "" { Text "C:/CNN/db/mult_56t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572513351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572513351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst6\|conv:conv_fc2\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lenet:inst6\|conv:conv_fc2\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult0\"" {  } { { "mac.sv" "" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572513365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst6\|conv:conv_fc2\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult0 " "Instantiated megafunction \"lenet:inst6\|conv:conv_fc2\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 22 " "Parameter \"LPM_WIDTHA\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513365 ""}  } { { "mac.sv" "" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639572513365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_96t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_96t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_96t " "Found entity 1: mult_96t" {  } { { "db/mult_96t.tdf" "" { Text "C:/CNN/db/mult_96t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572513483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572513483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst6\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"lenet:inst6\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|lpm_mult:Mult5\"" {  } { { "mac.sv" "" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572513498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst6\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|lpm_mult:Mult5 " "Instantiated megafunction \"lenet:inst6\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513498 ""}  } { { "mac.sv" "" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639572513498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_a6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a6t " "Found entity 1: mult_a6t" {  } { { "db/mult_a6t.tdf" "" { Text "C:/CNN/db/mult_a6t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572513616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572513616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst6\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"lenet:inst6\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|lpm_mult:Mult4\"" {  } { { "mac.sv" "" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572513630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst6\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|lpm_mult:Mult4 " "Instantiated megafunction \"lenet:inst6\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513631 ""}  } { { "mac.sv" "" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639572513631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_86t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_86t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_86t " "Found entity 1: mult_86t" {  } { { "db/mult_86t.tdf" "" { Text "C:/CNN/db/mult_86t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572513756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572513756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst6\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"lenet:inst6\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|lpm_mult:Mult4\"" {  } { { "mac.sv" "" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572513821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst6\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|lpm_mult:Mult4 " "Instantiated megafunction \"lenet:inst6\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572513822 ""}  } { { "mac.sv" "" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639572513822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_66t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_66t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_66t " "Found entity 1: mult_66t" {  } { { "db/mult_66t.tdf" "" { Text "C:/CNN/db/mult_66t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572513938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572513938 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst6\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"lenet:inst6\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|lpm_mult:Mult4\"" {  } { { "mac.sv" "" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572514062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst6\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|lpm_mult:Mult4 " "Instantiated megafunction \"lenet:inst6\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572514063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572514063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572514063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572514063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572514063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572514063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572514063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572514063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572514063 ""}  } { { "mac.sv" "" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639572514063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_76t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_76t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_76t " "Found entity 1: mult_76t" {  } { { "db/mult_76t.tdf" "" { Text "C:/CNN/db/mult_76t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572514180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572514180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst6\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"lenet:inst6\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|lpm_mult:Mult5\"" {  } { { "mac.sv" "" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572514355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst6\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|lpm_mult:Mult5 " "Instantiated megafunction \"lenet:inst6\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572514356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572514356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572514356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572514356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572514356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572514356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572514356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572514356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572514356 ""}  } { { "mac.sv" "" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639572514356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c6t " "Found entity 1: mult_c6t" {  } { { "db/mult_c6t.tdf" "" { Text "C:/CNN/db/mult_c6t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572514483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572514483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult15\"" {  } { { "mac.sv" "" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572515108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult15 " "Instantiated megafunction \"lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572515108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572515108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572515108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572515108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572515108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572515108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572515108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572515108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572515108 ""}  } { { "mac.sv" "" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639572515108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "C:/CNN/db/mult_46t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572515285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572515285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult14\"" {  } { { "mac.sv" "" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572515307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult14 " "Instantiated megafunction \"lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572515308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572515308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572515308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572515308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572515308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572515308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572515308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572515308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572515308 ""}  } { { "mac.sv" "" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639572515308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_26t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_26t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_26t " "Found entity 1: mult_26t" {  } { { "db/mult_26t.tdf" "" { Text "C:/CNN/db/mult_26t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572515433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572515433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult12\"" {  } { { "mac.sv" "" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639572515457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult12 " "Instantiated megafunction \"lenet:inst6\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572515458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572515458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572515458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572515458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572515458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572515458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572515458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572515458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639572515458 ""}  } { { "mac.sv" "" { Text "C:/CNN/mac.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639572515458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_06t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_06t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_06t " "Found entity 1: mult_06t" {  } { { "db/mult_06t.tdf" "" { Text "C:/CNN/db/mult_06t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639572515576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639572515576 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1639572523410 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "764 " "Ignored 764 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "764 " "Ignored 764 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1639572524356 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1639572524356 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "clk_R.v" "" { Text "C:/CNN/clk_R.v" 12 -1 0 } } { "lenet.v" "" { Text "C:/CNN/lenet.v" 10 -1 0 } } { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 19 -1 0 } } { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 15 -1 0 } } { "iterator_conv.sv" "" { Text "C:/CNN/iterator_conv.sv" 14 -1 0 } } { "lenet.v" "" { Text "C:/CNN/lenet.v" 887 -1 0 } } { "lenet.v" "" { Text "C:/CNN/lenet.v" 719 -1 0 } } { "db/shift_taps_hkm.tdf" "" { Text "C:/CNN/db/shift_taps_hkm.tdf" 39 2 0 } } { "lenet.v" "" { Text "C:/CNN/lenet.v" 549 -1 0 } } { "iterator_pooling.sv" "" { Text "C:/CNN/iterator_pooling.sv" 17 -1 0 } } { "iterator_pooling.sv" "" { Text "C:/CNN/iterator_pooling.sv" 14 -1 0 } } { "iterator_pooling.sv" "" { Text "C:/CNN/iterator_pooling.sv" 15 -1 0 } } { "lenet.v" "" { Text "C:/CNN/lenet.v" 413 -1 0 } } { "lenet.v" "" { Text "C:/CNN/lenet.v" 256 -1 0 } } { "lenet.v" "" { Text "C:/CNN/lenet.v" 122 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1639572525073 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1639572525074 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "CNN_block.bdf" "" { Schematic "C:/CNN/CNN_block.bdf" { { 56 1008 1184 72 "lcd_rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639572556267 "|CNN_block|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639572556267 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639572561374 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lenet:inst6\|iterator_conv:iterator_fc3\|Add8~0 " "Logic cell \"lenet:inst6\|iterator_conv:iterator_fc3\|Add8~0\"" {  } { { "iterator_conv.sv" "Add8~0" { Text "C:/CNN/iterator_conv.sv" 127 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639573276649 ""} { "Info" "ISCL_SCL_CELL_NAME" "lenet:inst6\|iterator_conv:iterator_fc3\|Add8~2 " "Logic cell \"lenet:inst6\|iterator_conv:iterator_fc3\|Add8~2\"" {  } { { "iterator_conv.sv" "Add8~2" { Text "C:/CNN/iterator_conv.sv" 127 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639573276649 ""} { "Info" "ISCL_SCL_CELL_NAME" "lenet:inst6\|iterator_conv:iterator_fc3\|Add8~4 " "Logic cell \"lenet:inst6\|iterator_conv:iterator_fc3\|Add8~4\"" {  } { { "iterator_conv.sv" "Add8~4" { Text "C:/CNN/iterator_conv.sv" 127 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639573276649 ""} { "Info" "ISCL_SCL_CELL_NAME" "lenet:inst6\|iterator_conv:iterator_fc3\|Add8~6 " "Logic cell \"lenet:inst6\|iterator_conv:iterator_fc3\|Add8~6\"" {  } { { "iterator_conv.sv" "Add8~6" { Text "C:/CNN/iterator_conv.sv" 127 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639573276649 ""} { "Info" "ISCL_SCL_CELL_NAME" "lenet:inst6\|iterator_conv:iterator_fc3\|Add8~8 " "Logic cell \"lenet:inst6\|iterator_conv:iterator_fc3\|Add8~8\"" {  } { { "iterator_conv.sv" "Add8~8" { Text "C:/CNN/iterator_conv.sv" 127 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639573276649 ""} { "Info" "ISCL_SCL_CELL_NAME" "lenet:inst6\|iterator_conv:iterator_fc2\|Add8~0 " "Logic cell \"lenet:inst6\|iterator_conv:iterator_fc2\|Add8~0\"" {  } { { "iterator_conv.sv" "Add8~0" { Text "C:/CNN/iterator_conv.sv" 127 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639573276649 ""} { "Info" "ISCL_SCL_CELL_NAME" "lenet:inst6\|iterator_conv:iterator_fc2\|Add8~2 " "Logic cell \"lenet:inst6\|iterator_conv:iterator_fc2\|Add8~2\"" {  } { { "iterator_conv.sv" "Add8~2" { Text "C:/CNN/iterator_conv.sv" 127 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639573276649 ""} { "Info" "ISCL_SCL_CELL_NAME" "lenet:inst6\|iterator_conv:iterator_fc2\|Add8~4 " "Logic cell \"lenet:inst6\|iterator_conv:iterator_fc2\|Add8~4\"" {  } { { "iterator_conv.sv" "Add8~4" { Text "C:/CNN/iterator_conv.sv" 127 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639573276649 ""} { "Info" "ISCL_SCL_CELL_NAME" "lenet:inst6\|iterator_conv:iterator_fc2\|Add8~6 " "Logic cell \"lenet:inst6\|iterator_conv:iterator_fc2\|Add8~6\"" {  } { { "iterator_conv.sv" "Add8~6" { Text "C:/CNN/iterator_conv.sv" 127 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639573276649 ""} { "Info" "ISCL_SCL_CELL_NAME" "lenet:inst6\|iterator_conv:iterator_fc2\|Add8~8 " "Logic cell \"lenet:inst6\|iterator_conv:iterator_fc2\|Add8~8\"" {  } { { "iterator_conv.sv" "Add8~8" { Text "C:/CNN/iterator_conv.sv" 127 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639573276649 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1639573276649 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639573279594 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639573279594 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56421 " "Implemented 56421 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639573282428 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639573282428 ""} { "Info" "ICUT_CUT_TM_LCELLS" "55172 " "Implemented 55172 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639573282428 ""} { "Info" "ICUT_CUT_TM_RAMS" "920 " "Implemented 920 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1639573282428 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "276 " "Implemented 276 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1639573282428 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639573282428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 151 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 151 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5176 " "Peak virtual memory: 5176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639573282553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 15 22:01:22 2021 " "Processing ended: Wed Dec 15 22:01:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639573282553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:19:46 " "Elapsed time: 00:19:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639573282553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:19:58 " "Total CPU time (on all processors): 00:19:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639573282553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639573282553 ""}
