INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bzhao30/ENGS128/Lab4/hw/hw.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bzhao30/ENGS128/Lab4/hw/hw.gen/sources_1/ip/clk_wiz_01/clk_wiz_01_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_01_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bzhao30/ENGS128/Lab4/hw/hw.gen/sources_1/ip/clk_wiz_01/clk_wiz_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_01
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bzhao30/ENGS128/Lab4/hw/hw.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
