Analysis & Synthesis report for MIPS_PROCESSOR
Fri Jan 28 17:39:15 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_6us3:auto_generated|altsyncram_kaq2:altsyncram1
 18. Source assignments for REGISTERS:U5|altsyncram:Registers_rtl_0|altsyncram_mpl1:auto_generated
 19. Source assignments for REGISTERS:U5|altsyncram:Registers_rtl_1|altsyncram_mpl1:auto_generated
 20. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_PROCESSOR
 21. Parameter Settings for User Entity Instance: PROGRAM_COUNTER:U1
 22. Parameter Settings for User Entity Instance: ADDER:U2
 23. Parameter Settings for User Entity Instance: IP_MEMORY:U4|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: REGISTERS:U5
 25. Parameter Settings for User Entity Instance: SIGN_EXTEND:U6
 26. Parameter Settings for User Entity Instance: MUX:U7
 27. Parameter Settings for User Entity Instance: ALU:U8
 28. Parameter Settings for User Entity Instance: MUX:U11
 29. Parameter Settings for User Entity Instance: LEFT_SHIFTER:U12
 30. Parameter Settings for User Entity Instance: ADDER_ALU:U13
 31. Parameter Settings for User Entity Instance: MUX:U14
 32. Parameter Settings for User Entity Instance: DATA_MEMORY:U16
 33. Parameter Settings for User Entity Instance: MUX:U17
 34. Parameter Settings for User Entity Instance: IF_ID:U18
 35. Parameter Settings for User Entity Instance: ID_EX:U19
 36. Parameter Settings for User Entity Instance: EX_MEM:U20
 37. Parameter Settings for User Entity Instance: MEM_WB:U21
 38. Parameter Settings for Inferred Entity Instance: REGISTERS:U5|altsyncram:Registers_rtl_0
 39. Parameter Settings for Inferred Entity Instance: REGISTERS:U5|altsyncram:Registers_rtl_1
 40. altsyncram Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "IP_MEMORY:U4"
 42. In-System Memory Content Editor Settings
 43. Post-Synthesis Netlist Statistics for Top Partition
 44. Elapsed Time Per Partition
 45. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jan 28 17:39:15 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; MIPS_PROCESSOR                              ;
; Top-level Entity Name              ; MIPS_PROCESSOR                              ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 2,391                                       ;
;     Total combinational functions  ; 1,202                                       ;
;     Dedicated logic registers      ; 1,401                                       ;
; Total registers                    ; 1401                                        ;
; Total pins                         ; 1                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 10,240                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; MIPS_PROCESSOR     ; MIPS_PROCESSOR     ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; LEFT_SHIFTER.vhd                                                   ; yes             ; User VHDL File                                        ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/LEFT_SHIFTER.vhd                                                   ;             ;
; DATA_MEMORY.vhd                                                    ; yes             ; User VHDL File                                        ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd                                                    ;             ;
; CONTROLLER.vhd                                                     ; yes             ; User VHDL File                                        ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/CONTROLLER.vhd                                                     ;             ;
; AND_GATE.vhd                                                       ; yes             ; User VHDL File                                        ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/AND_GATE.vhd                                                       ;             ;
; ADDER_ALU.vhd                                                      ; yes             ; User VHDL File                                        ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/ADDER_ALU.vhd                                                      ;             ;
; ALU_CONTROLLER.vhd                                                 ; yes             ; User VHDL File                                        ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/ALU_CONTROLLER.vhd                                                 ;             ;
; MIPS_PROCESSOR.vhd                                                 ; yes             ; User VHDL File                                        ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd                                                 ;             ;
; PROGRAM_COUNTER.vhd                                                ; yes             ; User VHDL File                                        ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/PROGRAM_COUNTER.vhd                                                ;             ;
; ADDER.vhd                                                          ; yes             ; User VHDL File                                        ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/ADDER.vhd                                                          ;             ;
; IP_MEMORY.vhd                                                      ; yes             ; User Wizard-Generated File                            ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/IP_MEMORY.vhd                                                      ;             ;
; ALU.vhd                                                            ; yes             ; User VHDL File                                        ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/ALU.vhd                                                            ;             ;
; MUX.vhd                                                            ; yes             ; User VHDL File                                        ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/MUX.vhd                                                            ;             ;
; SIGN_EXTEND.vhd                                                    ; yes             ; User VHDL File                                        ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/SIGN_EXTEND.vhd                                                    ;             ;
; REGISTERS.vhd                                                      ; yes             ; User VHDL File                                        ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/REGISTERS.vhd                                                      ;             ;
; IF_ID.vhd                                                          ; yes             ; User VHDL File                                        ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/IF_ID.vhd                                                          ;             ;
; ID_EX.vhd                                                          ; yes             ; User VHDL File                                        ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/ID_EX.vhd                                                          ;             ;
; EX_MEM.vhd                                                         ; yes             ; User VHDL File                                        ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/EX_MEM.vhd                                                         ;             ;
; MEM_WB.vhd                                                         ; yes             ; User VHDL File                                        ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/MEM_WB.vhd                                                         ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                 ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                          ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                    ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                 ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                                 ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                  ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                                     ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                                     ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                   ;             ;
; db/altsyncram_6us3.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/db/altsyncram_6us3.tdf                                             ;             ;
; db/altsyncram_kaq2.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf                                             ;             ;
; Assembly.mif                                                       ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/Assembly.mif                                                       ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                              ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                 ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                    ; altera_sld  ;
; db/ip/sld47796209/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/db/ip/sld47796209/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                               ;             ;
; db/altsyncram_mpl1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/db/altsyncram_mpl1.tdf                                             ;             ;
; db/MIPS_PROCESSOR.ram0_REGISTERS_7706e59f.hdl.mif                  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/db/MIPS_PROCESSOR.ram0_REGISTERS_7706e59f.hdl.mif                  ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,391     ;
;                                             ;           ;
; Total combinational functions               ; 1202      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 824       ;
;     -- 3 input functions                    ; 309       ;
;     -- <=2 input functions                  ; 69        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1140      ;
;     -- arithmetic mode                      ; 62        ;
;                                             ;           ;
; Total registers                             ; 1401      ;
;     -- Dedicated logic registers            ; 1401      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 1         ;
; Total memory bits                           ; 10240     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 1348      ;
; Total fan-out                               ; 9824      ;
; Average fan-out                             ; 3.63      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                        ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |MIPS_PROCESSOR                                                                                                                         ; 1202 (1)            ; 1401 (0)                  ; 10240       ; 0          ; 0            ; 0       ; 0         ; 1    ; 0            ; 0          ; |MIPS_PROCESSOR                                                                                                                                                                                                                                                                                                                                            ; MIPS_PROCESSOR                    ; work         ;
;    |ADDER:U2|                                                                                                                           ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|ADDER:U2                                                                                                                                                                                                                                                                                                                                   ; ADDER                             ; work         ;
;    |ALU:U8|                                                                                                                             ; 143 (143)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|ALU:U8                                                                                                                                                                                                                                                                                                                                     ; ALU                               ; work         ;
;    |ALU_CONTROLLER:U9|                                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|ALU_CONTROLLER:U9                                                                                                                                                                                                                                                                                                                          ; ALU_CONTROLLER                    ; work         ;
;    |CONTROLLER:U10|                                                                                                                     ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|CONTROLLER:U10                                                                                                                                                                                                                                                                                                                             ; CONTROLLER                        ; work         ;
;    |DATA_MEMORY:U16|                                                                                                                    ; 752 (752)           ; 1024 (1024)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|DATA_MEMORY:U16                                                                                                                                                                                                                                                                                                                            ; DATA_MEMORY                       ; work         ;
;    |EX_MEM:U20|                                                                                                                         ; 6 (6)               ; 80 (80)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|EX_MEM:U20                                                                                                                                                                                                                                                                                                                                 ; EX_MEM                            ; work         ;
;    |ID_EX:U19|                                                                                                                          ; 0 (0)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|ID_EX:U19                                                                                                                                                                                                                                                                                                                                  ; ID_EX                             ; work         ;
;    |IF_ID:U18|                                                                                                                          ; 0 (0)               ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|IF_ID:U18                                                                                                                                                                                                                                                                                                                                  ; IF_ID                             ; work         ;
;    |IP_MEMORY:U4|                                                                                                                       ; 86 (0)              ; 63 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|IP_MEMORY:U4                                                                                                                                                                                                                                                                                                                               ; IP_MEMORY                         ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 86 (0)              ; 63 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|IP_MEMORY:U4|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;          |altsyncram_6us3:auto_generated|                                                                                               ; 86 (0)              ; 63 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_6us3:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_6us3                   ; work         ;
;             |altsyncram_kaq2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_6us3:auto_generated|altsyncram_kaq2:altsyncram1                                                                                                                                                                                                                                    ; altsyncram_kaq2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 86 (70)             ; 63 (55)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_6us3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                      ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                                  ; 16 (16)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_6us3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                                ; sld_rom_sr                        ; work         ;
;    |MEM_WB:U21|                                                                                                                         ; 0 (0)               ; 71 (71)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|MEM_WB:U21                                                                                                                                                                                                                                                                                                                                 ; MEM_WB                            ; work         ;
;    |MUX:U11|                                                                                                                            ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|MUX:U11                                                                                                                                                                                                                                                                                                                                    ; MUX                               ; work         ;
;    |MUX:U14|                                                                                                                            ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|MUX:U14                                                                                                                                                                                                                                                                                                                                    ; MUX                               ; work         ;
;    |MUX:U17|                                                                                                                            ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|MUX:U17                                                                                                                                                                                                                                                                                                                                    ; MUX                               ; work         ;
;    |MUX:U7|                                                                                                                             ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|MUX:U7                                                                                                                                                                                                                                                                                                                                     ; MUX                               ; work         ;
;    |PROGRAM_COUNTER:U1|                                                                                                                 ; 0 (0)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|PROGRAM_COUNTER:U1                                                                                                                                                                                                                                                                                                                         ; PROGRAM_COUNTER                   ; work         ;
;    |REGISTERS:U5|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5                                                                                                                                                                                                                                                                                                                               ; REGISTERS                         ; work         ;
;       |altsyncram:Registers_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|altsyncram:Registers_rtl_0                                                                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;          |altsyncram_mpl1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|altsyncram:Registers_rtl_0|altsyncram_mpl1:auto_generated                                                                                                                                                                                                                                                                     ; altsyncram_mpl1                   ; work         ;
;       |altsyncram:Registers_rtl_1|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|altsyncram:Registers_rtl_1                                                                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;          |altsyncram_mpl1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|altsyncram:Registers_rtl_1|altsyncram_mpl1:auto_generated                                                                                                                                                                                                                                                                     ; altsyncram_mpl1                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 123 (1)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 122 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 122 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 122 (1)             ; 86 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 121 (0)             ; 81 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 121 (85)            ; 81 (53)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------------------------+
; Name                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                               ;
+--------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------------------------+
; IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_6us3:auto_generated|altsyncram_kaq2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192 ; Assembly.mif                                      ;
; REGISTERS:U5|altsyncram:Registers_rtl_0|altsyncram_mpl1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; db/MIPS_PROCESSOR.ram0_REGISTERS_7706e59f.hdl.mif ;
; REGISTERS:U5|altsyncram:Registers_rtl_1|altsyncram_mpl1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; db/MIPS_PROCESSOR.ram0_REGISTERS_7706e59f.hdl.mif ;
+--------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS_PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS_PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS_PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS_PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS_PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |MIPS_PROCESSOR|IP_MEMORY:U4                                                                                                                                                                                                                                                        ; IP_MEMORY.vhd   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; DATA_MEMORY:U16|READ_DATA[0]                        ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; DATA_MEMORY:U16|READ_DATA[1]                        ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; DATA_MEMORY:U16|READ_DATA[2]                        ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; DATA_MEMORY:U16|READ_DATA[3]                        ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; DATA_MEMORY:U16|READ_DATA[4]                        ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; DATA_MEMORY:U16|READ_DATA[5]                        ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; DATA_MEMORY:U16|READ_DATA[6]                        ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; DATA_MEMORY:U16|READ_DATA[7]                        ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; DATA_MEMORY:U16|READ_DATA[8]                        ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; DATA_MEMORY:U16|READ_DATA[9]                        ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; DATA_MEMORY:U16|READ_DATA[10]                       ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; DATA_MEMORY:U16|READ_DATA[11]                       ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; DATA_MEMORY:U16|READ_DATA[12]                       ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; DATA_MEMORY:U16|READ_DATA[13]                       ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; DATA_MEMORY:U16|READ_DATA[14]                       ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; DATA_MEMORY:U16|READ_DATA[15]                       ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; DATA_MEMORY:U16|READ_DATA[16]                       ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; DATA_MEMORY:U16|READ_DATA[17]                       ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; DATA_MEMORY:U16|READ_DATA[18]                       ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; DATA_MEMORY:U16|READ_DATA[19]                       ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; DATA_MEMORY:U16|READ_DATA[20]                       ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; DATA_MEMORY:U16|READ_DATA[21]                       ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; DATA_MEMORY:U16|READ_DATA[22]                       ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; DATA_MEMORY:U16|READ_DATA[23]                       ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; DATA_MEMORY:U16|READ_DATA[24]                       ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; DATA_MEMORY:U16|READ_DATA[25]                       ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; DATA_MEMORY:U16|READ_DATA[26]                       ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; DATA_MEMORY:U16|READ_DATA[27]                       ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; DATA_MEMORY:U16|READ_DATA[28]                       ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; DATA_MEMORY:U16|READ_DATA[29]                       ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; DATA_MEMORY:U16|READ_DATA[30]                       ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; DATA_MEMORY:U16|READ_DATA[31]                       ; EX_MEM:U20|M_OUT[1] ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+-----------------------------------------+--------------------------------------------+
; Register name                           ; Reason for Removal                         ;
+-----------------------------------------+--------------------------------------------+
; ID_EX:U19|SIGN_EXTEND_OUT[11]           ; Merged with ID_EX:U19|INST1511_OUT[0]      ;
; ID_EX:U19|SIGN_EXTEND_OUT[12]           ; Merged with ID_EX:U19|INST1511_OUT[1]      ;
; ID_EX:U19|SIGN_EXTEND_OUT[13]           ; Merged with ID_EX:U19|INST1511_OUT[2]      ;
; ID_EX:U19|SIGN_EXTEND_OUT[14]           ; Merged with ID_EX:U19|INST1511_OUT[3]      ;
; ID_EX:U19|SIGN_EXTEND_OUT[15..31]       ; Merged with ID_EX:U19|INST1511_OUT[4]      ;
; ID_EX:U19|EX_OUT[3]                     ; Merged with ID_EX:U19|EX_OUT[2]            ;
; PROGRAM_COUNTER:U1|ADDR_OUT[1]          ; Merged with PROGRAM_COUNTER:U1|ADDR_OUT[0] ;
; EX_MEM:U20|ADD_RESULT_OUT[1]            ; Merged with EX_MEM:U20|ADD_RESULT_OUT[0]   ;
; ID_EX:U19|PC_OUT[1]                     ; Merged with ID_EX:U19|PC_OUT[0]            ;
; ID_EX:U19|M_OUT[2]                      ; Merged with ID_EX:U19|EX_OUT[1]            ;
; IF_ID:U18|ADD_OUT[1]                    ; Merged with IF_ID:U18|ADD_OUT[0]           ;
; EX_MEM:U20|WB_OUT[0]                    ; Merged with EX_MEM:U20|M_OUT[1]            ;
; ID_EX:U19|WB_OUT[0]                     ; Merged with ID_EX:U19|M_OUT[1]             ;
; PROGRAM_COUNTER:U1|ADDR_OUT[0]          ; Stuck at GND due to stuck port data_in     ;
; IF_ID:U18|ADD_OUT[0]                    ; Stuck at GND due to stuck port data_in     ;
; ID_EX:U19|PC_OUT[0]                     ; Stuck at GND due to stuck port data_in     ;
; EX_MEM:U20|ADD_RESULT_OUT[0]            ; Stuck at GND due to stuck port data_in     ;
; PROGRAM_COUNTER:U1|ADDR_OUT[8..31]      ; Lost fanout                                ;
; ID_EX:U19|PC_OUT[8..31]                 ; Lost fanout                                ;
; IF_ID:U18|ADD_OUT[8..31]                ; Lost fanout                                ;
; Total Number of Removed Registers = 105 ;                                            ;
+-----------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                           ;
+---------------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; Register name                   ; Reason for Removal        ; Registers Removed due to This Register                                                  ;
+---------------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; PROGRAM_COUNTER:U1|ADDR_OUT[31] ; Lost Fanouts              ; PROGRAM_COUNTER:U1|ADDR_OUT[30], PROGRAM_COUNTER:U1|ADDR_OUT[29],                       ;
;                                 ;                           ; PROGRAM_COUNTER:U1|ADDR_OUT[28], PROGRAM_COUNTER:U1|ADDR_OUT[27],                       ;
;                                 ;                           ; PROGRAM_COUNTER:U1|ADDR_OUT[26], PROGRAM_COUNTER:U1|ADDR_OUT[25],                       ;
;                                 ;                           ; PROGRAM_COUNTER:U1|ADDR_OUT[24], PROGRAM_COUNTER:U1|ADDR_OUT[23],                       ;
;                                 ;                           ; PROGRAM_COUNTER:U1|ADDR_OUT[22], PROGRAM_COUNTER:U1|ADDR_OUT[21],                       ;
;                                 ;                           ; PROGRAM_COUNTER:U1|ADDR_OUT[20], PROGRAM_COUNTER:U1|ADDR_OUT[19],                       ;
;                                 ;                           ; PROGRAM_COUNTER:U1|ADDR_OUT[18], PROGRAM_COUNTER:U1|ADDR_OUT[17],                       ;
;                                 ;                           ; PROGRAM_COUNTER:U1|ADDR_OUT[16], PROGRAM_COUNTER:U1|ADDR_OUT[15],                       ;
;                                 ;                           ; PROGRAM_COUNTER:U1|ADDR_OUT[14], PROGRAM_COUNTER:U1|ADDR_OUT[13],                       ;
;                                 ;                           ; PROGRAM_COUNTER:U1|ADDR_OUT[12], PROGRAM_COUNTER:U1|ADDR_OUT[11],                       ;
;                                 ;                           ; PROGRAM_COUNTER:U1|ADDR_OUT[10], PROGRAM_COUNTER:U1|ADDR_OUT[9],                        ;
;                                 ;                           ; PROGRAM_COUNTER:U1|ADDR_OUT[8]                                                          ;
; PROGRAM_COUNTER:U1|ADDR_OUT[0]  ; Stuck at GND              ; IF_ID:U18|ADD_OUT[0], ID_EX:U19|PC_OUT[0], EX_MEM:U20|ADD_RESULT_OUT[0],                ;
;                                 ; due to stuck port data_in ; ID_EX:U19|PC_OUT[24], ID_EX:U19|PC_OUT[25], ID_EX:U19|PC_OUT[26], ID_EX:U19|PC_OUT[27], ;
;                                 ;                           ; ID_EX:U19|PC_OUT[28], ID_EX:U19|PC_OUT[29], ID_EX:U19|PC_OUT[30], ID_EX:U19|PC_OUT[31], ;
;                                 ;                           ; IF_ID:U18|ADD_OUT[24], IF_ID:U18|ADD_OUT[25], IF_ID:U18|ADD_OUT[26],                    ;
;                                 ;                           ; IF_ID:U18|ADD_OUT[27], IF_ID:U18|ADD_OUT[28], IF_ID:U18|ADD_OUT[29],                    ;
;                                 ;                           ; IF_ID:U18|ADD_OUT[30], IF_ID:U18|ADD_OUT[31]                                            ;
; ID_EX:U19|PC_OUT[8]             ; Lost Fanouts              ; IF_ID:U18|ADD_OUT[8]                                                                    ;
; ID_EX:U19|PC_OUT[9]             ; Lost Fanouts              ; IF_ID:U18|ADD_OUT[9]                                                                    ;
; ID_EX:U19|PC_OUT[10]            ; Lost Fanouts              ; IF_ID:U18|ADD_OUT[10]                                                                   ;
; ID_EX:U19|PC_OUT[11]            ; Lost Fanouts              ; IF_ID:U18|ADD_OUT[11]                                                                   ;
; ID_EX:U19|PC_OUT[12]            ; Lost Fanouts              ; IF_ID:U18|ADD_OUT[12]                                                                   ;
; ID_EX:U19|PC_OUT[13]            ; Lost Fanouts              ; IF_ID:U18|ADD_OUT[13]                                                                   ;
; ID_EX:U19|PC_OUT[14]            ; Lost Fanouts              ; IF_ID:U18|ADD_OUT[14]                                                                   ;
; ID_EX:U19|PC_OUT[15]            ; Lost Fanouts              ; IF_ID:U18|ADD_OUT[15]                                                                   ;
; ID_EX:U19|PC_OUT[16]            ; Lost Fanouts              ; IF_ID:U18|ADD_OUT[16]                                                                   ;
; ID_EX:U19|PC_OUT[17]            ; Lost Fanouts              ; IF_ID:U18|ADD_OUT[17]                                                                   ;
; ID_EX:U19|PC_OUT[18]            ; Lost Fanouts              ; IF_ID:U18|ADD_OUT[18]                                                                   ;
; ID_EX:U19|PC_OUT[19]            ; Lost Fanouts              ; IF_ID:U18|ADD_OUT[19]                                                                   ;
; ID_EX:U19|PC_OUT[20]            ; Lost Fanouts              ; IF_ID:U18|ADD_OUT[20]                                                                   ;
; ID_EX:U19|PC_OUT[21]            ; Lost Fanouts              ; IF_ID:U18|ADD_OUT[21]                                                                   ;
; ID_EX:U19|PC_OUT[22]            ; Lost Fanouts              ; IF_ID:U18|ADD_OUT[22]                                                                   ;
; ID_EX:U19|PC_OUT[23]            ; Lost Fanouts              ; IF_ID:U18|ADD_OUT[23]                                                                   ;
+---------------------------------+---------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1401  ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 56    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1137  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                           ;
+----------------------------------+------------------------------+------+
; Register Name                    ; Megafunction                 ; Type ;
+----------------------------------+------------------------------+------+
; ID_EX:U19|READ_DATA_1_OUT[0..31] ; REGISTERS:U5|Registers_rtl_0 ; RAM  ;
; ID_EX:U19|READ_DATA_2_OUT[0..31] ; REGISTERS:U5|Registers_rtl_1 ; RAM  ;
+----------------------------------+------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MIPS_PROCESSOR|IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_6us3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_6us3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIPS_PROCESSOR|IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_6us3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |MIPS_PROCESSOR|ID_EX:U19|EX_OUT[0]                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MIPS_PROCESSOR|IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_6us3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MIPS_PROCESSOR|IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_6us3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ;
; 18:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MIPS_PROCESSOR|IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_6us3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 8:1                ; 32 bits   ; 160 LEs       ; 96 LEs               ; 64 LEs                 ; No         ; |MIPS_PROCESSOR|ALU:U8|Mux23                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_6us3:auto_generated|altsyncram_kaq2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for REGISTERS:U5|altsyncram:Registers_rtl_0|altsyncram_mpl1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for REGISTERS:U5|altsyncram:Registers_rtl_1|altsyncram_mpl1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_PROCESSOR ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; SIZE           ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PROGRAM_COUNTER:U1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; size           ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADDER:U2 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; size           ; 32    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_MEMORY:U4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Signed Integer                ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; Assembly.mif         ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_6us3      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: REGISTERS:U5 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; size           ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SIGN_EXTEND:U6 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; size           ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX:U7 ;
+----------------+-------+----------------------------+
; Parameter Name ; Value ; Type                       ;
+----------------+-------+----------------------------+
; size           ; 32    ; Signed Integer             ;
+----------------+-------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:U8 ;
+----------------+-------+----------------------------+
; Parameter Name ; Value ; Type                       ;
+----------------+-------+----------------------------+
; size           ; 32    ; Signed Integer             ;
+----------------+-------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX:U11 ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; size           ; 5     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LEFT_SHIFTER:U12 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; size           ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADDER_ALU:U13 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; size           ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX:U14 ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; size           ; 32    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_MEMORY:U16 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; size           ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX:U17 ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; size           ; 32    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_ID:U18 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; size           ; 32    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX:U19 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; size           ; 32    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM:U20 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; size           ; 32    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB:U21 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; size           ; 32    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: REGISTERS:U5|altsyncram:Registers_rtl_0                ;
+------------------------------------+---------------------------------------------------+----------------+
; Parameter Name                     ; Value                                             ; Type           ;
+------------------------------------+---------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                         ; Untyped        ;
; WIDTH_A                            ; 32                                                ; Untyped        ;
; WIDTHAD_A                          ; 5                                                 ; Untyped        ;
; NUMWORDS_A                         ; 32                                                ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped        ;
; WIDTH_B                            ; 32                                                ; Untyped        ;
; WIDTHAD_B                          ; 5                                                 ; Untyped        ;
; NUMWORDS_B                         ; 32                                                ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                            ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped        ;
; BYTE_SIZE                          ; 8                                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped        ;
; INIT_FILE                          ; db/MIPS_PROCESSOR.ram0_REGISTERS_7706e59f.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10                                            ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_mpl1                                   ; Untyped        ;
+------------------------------------+---------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: REGISTERS:U5|altsyncram:Registers_rtl_1                ;
+------------------------------------+---------------------------------------------------+----------------+
; Parameter Name                     ; Value                                             ; Type           ;
+------------------------------------+---------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                         ; Untyped        ;
; WIDTH_A                            ; 32                                                ; Untyped        ;
; WIDTHAD_A                          ; 5                                                 ; Untyped        ;
; NUMWORDS_A                         ; 32                                                ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped        ;
; WIDTH_B                            ; 32                                                ; Untyped        ;
; WIDTHAD_B                          ; 5                                                 ; Untyped        ;
; NUMWORDS_B                         ; 32                                                ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                            ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped        ;
; BYTE_SIZE                          ; 8                                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped        ;
; INIT_FILE                          ; db/MIPS_PROCESSOR.ram0_REGISTERS_7706e59f.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10                                            ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_mpl1                                   ; Untyped        ;
+------------------------------------+---------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 3                                            ;
; Entity Instance                           ; IP_MEMORY:U4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 256                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 0                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; REGISTERS:U5|altsyncram:Registers_rtl_0      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 32                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 32                                           ;
;     -- NUMWORDS_B                         ; 32                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ;
; Entity Instance                           ; REGISTERS:U5|altsyncram:Registers_rtl_1      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 32                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 32                                           ;
;     -- NUMWORDS_B                         ; 32                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ;
+-------------------------------------------+----------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "IP_MEMORY:U4" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; data ; Input ; Info     ; Stuck at GND   ;
; wren ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                          ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------+
; 0              ; NONE        ; 32    ; 256   ; Read/Write ; IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_6us3:auto_generated ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 28                          ;
; cycloneiii_ff         ; 1315                        ;
;     CLR               ; 8                           ;
;     ENA               ; 1064                        ;
;     ENA CLR           ; 7                           ;
;     ENA CLR SLD       ; 8                           ;
;     plain             ; 228                         ;
; cycloneiii_lcell_comb ; 1079                        ;
;     arith             ; 54                          ;
;         2 data inputs ; 17                          ;
;         3 data inputs ; 37                          ;
;     normal            ; 1025                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 9                           ;
;         3 data inputs ; 241                         ;
;         4 data inputs ; 771                         ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 11.50                       ;
; Average LUT depth     ; 4.76                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Jan 28 17:38:42 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_PROCESSOR -c MIPS_PROCESSOR
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file left_shifter.vhd
    Info (12022): Found design unit 1: LEFT_SHIFTER-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/LEFT_SHIFTER.vhd Line: 16
    Info (12023): Found entity 1: LEFT_SHIFTER File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/LEFT_SHIFTER.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file data_memory.vhd
    Info (12022): Found design unit 1: DATA_MEMORY-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 19
    Info (12023): Found entity 1: DATA_MEMORY File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file controller.vhd
    Info (12022): Found design unit 1: CONTROLLER-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/CONTROLLER.vhd Line: 23
    Info (12023): Found entity 1: CONTROLLER File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/CONTROLLER.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file and_gate.vhd
    Info (12022): Found design unit 1: AND_GATE-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/AND_GATE.vhd Line: 15
    Info (12023): Found entity 1: AND_GATE File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/AND_GATE.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file adder_alu.vhd
    Info (12022): Found design unit 1: ADDER_ALU-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/ADDER_ALU.vhd Line: 19
    Info (12023): Found entity 1: ADDER_ALU File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/ADDER_ALU.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file alu_controller.vhd
    Info (12022): Found design unit 1: ALU_CONTROLLER-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/ALU_CONTROLLER.vhd Line: 13
    Info (12023): Found entity 1: ALU_CONTROLLER File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/ALU_CONTROLLER.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mips_processor.vhd
    Info (12022): Found design unit 1: MIPS_PROCESSOR-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 20
    Info (12023): Found entity 1: MIPS_PROCESSOR File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file program_counter.vhd
    Info (12022): Found design unit 1: PROGRAM_COUNTER-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/PROGRAM_COUNTER.vhd Line: 17
    Info (12023): Found entity 1: PROGRAM_COUNTER File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/PROGRAM_COUNTER.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file adder.vhd
    Info (12022): Found design unit 1: ADDER-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/ADDER.vhd Line: 18
    Info (12023): Found entity 1: ADDER File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/ADDER.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file instruction_register.vhd
    Info (12022): Found design unit 1: INSTRUCTION_REGISTER-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/INSTRUCTION_REGISTER.vhd Line: 21
    Info (12023): Found entity 1: INSTRUCTION_REGISTER File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/INSTRUCTION_REGISTER.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ip_memory.vhd
    Info (12022): Found design unit 1: ip_memory-SYN File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/IP_MEMORY.vhd Line: 55
    Info (12023): Found entity 1: IP_MEMORY File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/IP_MEMORY.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-BEHAVIOR File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/ALU.vhd Line: 16
    Info (12023): Found entity 1: ALU File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/ALU.vhd Line: 6
Warning (12019): Can't analyze file -- file 2_TO_1_MUX.vhd is missing
Warning (12090): Entity "MUX" obtained from "MUX.vhd" instead of from Quartus Prime megafunction library File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/MUX.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux.vhd
    Info (12022): Found design unit 1: MUX-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/MUX.vhd Line: 18
    Info (12023): Found entity 1: MUX File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/MUX.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sign_extend.vhd
    Info (12022): Found design unit 1: SIGN_EXTEND-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/SIGN_EXTEND.vhd Line: 14
    Info (12023): Found entity 1: SIGN_EXTEND File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/SIGN_EXTEND.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file registers.vhd
    Info (12022): Found design unit 1: REGISTERS-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/REGISTERS.vhd Line: 18
    Info (12023): Found entity 1: REGISTERS File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/REGISTERS.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file if_id.vhd
    Info (12022): Found design unit 1: IF_ID-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/IF_ID.vhd Line: 20
    Info (12023): Found entity 1: IF_ID File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/IF_ID.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file id_ex.vhd
    Info (12022): Found design unit 1: ID_EX-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/ID_EX.vhd Line: 33
    Info (12023): Found entity 1: ID_EX File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/ID_EX.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ex_mem.vhd
    Info (12022): Found design unit 1: EX_MEM-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/EX_MEM.vhd Line: 29
    Info (12023): Found entity 1: EX_MEM File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/EX_MEM.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mem_wb.vhd
    Info (12022): Found design unit 1: MEM_WB-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/MEM_WB.vhd Line: 23
    Info (12023): Found entity 1: MEM_WB File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/MEM_WB.vhd Line: 6
Info (12127): Elaborating entity "MIPS_PROCESSOR" for the top level hierarchy
Info (12128): Elaborating entity "PROGRAM_COUNTER" for hierarchy "PROGRAM_COUNTER:U1" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 80
Info (12128): Elaborating entity "ADDER" for hierarchy "ADDER:U2" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 81
Info (12128): Elaborating entity "IP_MEMORY" for hierarchy "IP_MEMORY:U4" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 82
Info (12128): Elaborating entity "altsyncram" for hierarchy "IP_MEMORY:U4|altsyncram:altsyncram_component" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/IP_MEMORY.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "IP_MEMORY:U4|altsyncram:altsyncram_component" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/IP_MEMORY.vhd Line: 62
Info (12133): Instantiated megafunction "IP_MEMORY:U4|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/IP_MEMORY.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "Assembly.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6us3.tdf
    Info (12023): Found entity 1: altsyncram_6us3 File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/db/altsyncram_6us3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6us3" for hierarchy "IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_6us3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kaq2.tdf
    Info (12023): Found entity 1: altsyncram_kaq2 File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kaq2" for hierarchy "IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_6us3:auto_generated|altsyncram_kaq2:altsyncram1" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/db/altsyncram_6us3.tdf Line: 37
Warning (113031): 4 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 4 warnings found, and 4 warnings are reported. File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/Assembly.mif Line: 1
    Warning (113030): Memory Initialization File address 0 is reinitialized File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/ Line: 10
    Warning (113030): Memory Initialization File address 4 is reinitialized File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/ Line: 11
    Warning (113030): Memory Initialization File address 8 is reinitialized File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/ Line: 12
    Warning (113030): Memory Initialization File address 12 is reinitialized File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/ Line: 13
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_6us3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/db/altsyncram_6us3.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_6us3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/db/altsyncram_6us3.tdf Line: 38
Info (12133): Instantiated megafunction "IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_6us3:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/db/altsyncram_6us3.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_6us3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_6us3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_6us3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 799
Info (12128): Elaborating entity "REGISTERS" for hierarchy "REGISTERS:U5" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 83
Info (12128): Elaborating entity "SIGN_EXTEND" for hierarchy "SIGN_EXTEND:U6" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 84
Info (12128): Elaborating entity "MUX" for hierarchy "MUX:U7" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 85
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:U8" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 86
Info (12128): Elaborating entity "ALU_CONTROLLER" for hierarchy "ALU_CONTROLLER:U9" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 87
Info (12128): Elaborating entity "CONTROLLER" for hierarchy "CONTROLLER:U10" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 88
Warning (10036): Verilog HDL or VHDL warning at CONTROLLER.vhd(24): object "BUFF" assigned a value but never read File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/CONTROLLER.vhd Line: 24
Info (12128): Elaborating entity "MUX" for hierarchy "MUX:U11" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 89
Info (12128): Elaborating entity "LEFT_SHIFTER" for hierarchy "LEFT_SHIFTER:U12" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 90
Info (12128): Elaborating entity "ADDER_ALU" for hierarchy "ADDER_ALU:U13" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 91
Info (12128): Elaborating entity "AND_GATE" for hierarchy "AND_GATE:U15" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 93
Info (12128): Elaborating entity "DATA_MEMORY" for hierarchy "DATA_MEMORY:U16" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 94
Warning (10492): VHDL Process Statement warning at DATA_MEMORY.vhd(38): signal "Registers" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 38
Warning (10631): VHDL Process Statement warning at DATA_MEMORY.vhd(35): inferring latch(es) for signal or variable "READ_DATA", which holds its previous value in one or more paths through the process File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[0]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[1]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[2]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[3]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[4]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[5]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[6]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[7]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[8]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[9]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[10]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[11]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[12]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[13]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[14]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[15]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[16]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[17]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[18]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[19]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[20]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[21]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[22]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[23]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[24]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[25]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[26]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[27]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[28]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[29]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[30]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (10041): Inferred latch for "READ_DATA[31]" at DATA_MEMORY.vhd(35) File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 35
Info (12128): Elaborating entity "IF_ID" for hierarchy "IF_ID:U18" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 99
Info (12128): Elaborating entity "ID_EX" for hierarchy "ID_EX:U19" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 100
Info (12128): Elaborating entity "EX_MEM" for hierarchy "EX_MEM:U20" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 101
Info (12128): Elaborating entity "MEM_WB" for hierarchy "MEM_WB:U21" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 102
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.01.28.17:39:02 Progress: Loading sld47796209/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld47796209/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/db/ip/sld47796209/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "DATA_MEMORY:U16|Registers" is uninferred due to asynchronous read logic File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 22
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "REGISTERS:U5|Registers_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MIPS_PROCESSOR.ram0_REGISTERS_7706e59f.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "REGISTERS:U5|Registers_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MIPS_PROCESSOR.ram0_REGISTERS_7706e59f.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "REGISTERS:U5|altsyncram:Registers_rtl_0"
Info (12133): Instantiated megafunction "REGISTERS:U5|altsyncram:Registers_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MIPS_PROCESSOR.ram0_REGISTERS_7706e59f.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mpl1.tdf
    Info (12023): Found entity 1: altsyncram_mpl1 File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Pipelined/MIPS_PROCESSOR/db/altsyncram_mpl1.tdf Line: 28
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 72 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2567 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 2465 logic cells
    Info (21064): Implemented 96 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4818 megabytes
    Info: Processing ended: Fri Jan 28 17:39:16 2022
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:01:07


