/*

Vivado v2014.2 (64-bit)
SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
Process ID: 9316

Current time: 	1/11/16 12:01:35 PM
Time zone: 	Pacific Standard Time (America/Los_Angeles)

OS: Windows 7
Version: 6.1
Architecture: amd64
Available processors (cores): 8

Screen size: 1680x1050
Screen resolution (DPI): 96
Available screens: 1

Java version: 	1.7.0_40 64-bit
Java home: 	C:/Xilinx/Vivado/2014.2/tps/win64/jre

User name: 	radar
User directory: D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp
User country: 	US
User language: 	en
User locale: 	en_US

Gui allocated memory:	122 mb
Gui max memory:		3,066 mb
Engine allocated memory: 416 mb

*/

// TclEventType: START_GUI
// TclEventType: START_PROGRESS_DIALOG
// co:P (cg:JFrame):  Opening project 'D:\Prager\KC705_DDS\Verilog\ethernet_mig_sp\ethernet_mig_sp.xpr' : addNotify
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_FAILED
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_CURRENT
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 475 MB. GUI used memory: 28 MB. Current time: 1/11/16 12:01:37 PM
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_NEW
// [GUI Memory]: 52 mb (+52302kb) [00:00:07]
// [Engine Memory]: 489 mb (+361232kb) [00:00:07]
// [Engine Memory]: 498 mb (+9891kb) [00:00:07]
// [GUI Memory]: 54 mb (+1472kb) [00:00:07]
// [Engine Memory]: 501 mb (+2961kb) [00:00:07]
// [Engine Memory]: 519 mb (+18931kb) [00:00:08]
// [GUI Memory]: 79 mb (+26416kb) [00:00:08]
// [Engine Memory]: 529 mb (+10199kb) [00:00:08]
// [GUI Memory]: 83 mb (+4025kb) [00:00:08]
// [GUI Memory]: 87 mb (+4137kb) [00:00:08]
// [Engine Memory]: 531 mb (+1859kb) [00:00:09]
// [Engine Memory]: 531 mb (+266kb) [00:00:09]
// [Engine Memory]: 531 mb (+237kb) [00:00:09]
// [Engine Memory]: 534 mb (+2899kb) [00:00:09]
// Tcl Message: open_project {D:\Prager\KC705_DDS\Verilog\ethernet_mig_sp\ethernet_mig_sp.xpr} 
// Tcl Message: INFO: [Project 1-313] Project file moved from 'C:/GitRepos/KC705_DDS/Verilog/ethernet_mig_sp' since last save. 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'. 
// [Engine Memory]: 542 mb (+8876kb) [00:00:09]
// Tcl Message: open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 876.367 ; gain = 75.250 
// TclEventType: STOP_PROGRESS_DIALOG
// [Engine Memory]: 544 mb (+1433kb) [00:00:09]
dismissDialog("Opening project 'D:\\Prager\\KC705_DDS\\Verilog\\ethernet_mig_sp\\ethernet_mig_sp.xpr'"); // co:P (cg:JFrame)
// TclEventType: STOP_PROGRESS_DIALOG
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
selectTab((HResource) null, (HResource) null, "Log", 2); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, cg:JFrame)
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 550 mb (+6537kb) [00:00:19]
// [Engine Memory]: 558 mb (+7811kb) [00:00:23]
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15, false); // w:X (v:w, cg:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// an:bF (cg:JFrame): OOC module run(s) is/are Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a:JButton (JPanel:JComponent, an:bF)
// co:P (cg:JFrame):  Resetting Runs : addNotify
dismissDialog("OOC module run(s) is/are Out-of-date"); // an:bF (cg:JFrame)
dismissDialog("OOC module run(s) is/are Out-of-date"); // an:bF (cg:JFrame)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run mig_7series_0_synth_1 
// co:P (cg:JFrame):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// [Engine Memory]: 559 mb (+1376kb) [00:00:26]
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// co:P (cg:JFrame):  Starting Design Runs : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Tcl Message: launch_runs synth_1 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 573 mb (+15319kb) [00:00:27]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 574 mb (+811kb) [00:00:28]
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Mon Jan 11 12:01:59 2016] Launched mig_7series_0_synth_1... Run output will be captured here: D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/mig_7series_0_synth_1/runme.log [Mon Jan 11 12:01:59 2016] Launched synth_1... Run output will be captured here: D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/synth_1/runme.log 
// 'r' command handler elapsed time: 5 seconds
dismissDialog("Starting Design Runs"); // co:P (cg:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// HMemoryUtils.trashcanNow. Engine heap size: 574 MB. GUI used memory: 35 MB. Current time: 1/11/16 12:02:02 PM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// N:an (cg:JFrame): Synthesis Completed: addNotify
// [GUI Memory]: 90 mb (+3845kb) [00:06:30]
// Elapsed time: 411 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, N:an)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// co:P (cg:JFrame):  Starting Design Runs : addNotify
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 
// Tcl Message: INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/kc705_ethernet_rgmii.xci INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/kc705_ethernet_rgmii.xci 
// Tcl Message: [Mon Jan 11 12:08:51 2016] Launched impl_1... Run output will be captured here: D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // co:P (cg:JFrame)
// [Engine Memory]: 577 mb (+2617kb) [00:07:35]
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 142 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 4); // u:k (w:JPanel, cg:JFrame)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 5); // u:k (w:JPanel, cg:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, kc705_ethernet_rgmii_example_design.xdc]", 6, false); // u:k (w:JPanel, cg:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, kc705_ethernet_rgmii_example_design.xdc]", 6, false, false, false, false, false, true); // u:k (w:JPanel, cg:JFrame) - Double Click
// [Engine Memory]: 577 mb (+86kb) [00:09:54]
// [Engine Memory]: 582 mb (+5468kb) [00:10:00]
// Elapsed time: 29 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
// [GUI Memory]: 94 mb (+3941kb) [00:10:15]
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_example_design.xdc", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_example_design.xdc", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
// [Engine Memory]: 587 mb (+5185kb) [00:10:30]
// TclEventType: RUN_COMPLETED
// N:an (cg:JFrame): Implementation Completed: addNotify
// Elapsed time: 65 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, N:an)
// Run Command: PAResourceCommand.PACommandNames_GOTO_IMPLEMENTED_DESIGN
// co:P (cg:JFrame):  Open Implemented Design : addNotify
// Tcl Message: open_run impl_1 
// HMemoryUtils.trashcanNow. Engine heap size: 729 MB. GUI used memory: 39 MB. Current time: 1/11/16 12:13:02 PM
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// [Engine Memory]: 1,012 mb (+445190kb) [00:11:38]
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: DCI_CASCADE_NEW
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// HMemoryUtils.trashcanNow. Engine heap size: 1,108 MB. GUI used memory: 38 MB. Current time: 1/11/16 12:13:17 PM
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: TIMING_RESULTS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// [Engine Memory]: 1,551 mb (+565440kb) [00:11:55]
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,551 MB. GUI used memory: 39 MB. Current time: 1/11/16 12:13:31 PM
// TclEventType: DESIGN_NEW
// [Engine Memory]: 1,554 mb (+3833kb) [00:12:01]
// [Engine Memory]: 1,565 mb (+11304kb) [00:12:01]
// [Engine Memory]: 1,608 mb (+44384kb) [00:12:01]
// [Engine Memory]: 1,664 mb (+58941kb) [00:12:01]
// [Engine Memory]: 1,677 mb (+13422kb) [00:12:01]
// [Engine Memory]: 1,678 mb (+1060kb) [00:12:02]
// [GUI Memory]: 95 mb (+672kb) [00:12:02]
// [Engine Memory]: 1,679 mb (+1675kb) [00:12:02]
// [GUI Memory]: 96 mb (+1035kb) [00:12:02]
// [GUI Memory]: 103 mb (+7954kb) [00:12:02]
// [GUI Memory]: 106 mb (+3353kb) [00:12:02]
// [Engine Memory]: 1,679 mb (+135kb) [00:12:02]
// [Engine Memory]: 1,693 mb (+14700kb) [00:12:02]
// Xgd.load filename: C:/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/kintex7/xc7k325t/xc7k325t.xgd; ZipEntry: xc7k325t_detail.xgd elapsed time: 0.7s
// [GUI Memory]: 107 mb (+507kb) [00:12:02]
// [GUI Memory]: 108 mb (+1230kb) [00:12:02]
// [GUI Memory]: 109 mb (+923kb) [00:12:02]
// [GUI Memory]: 110 mb (+922kb) [00:12:02]
// [GUI Memory]: 110 mb (+615kb) [00:12:02]
// [GUI Memory]: 111 mb (+923kb) [00:12:02]
// [GUI Memory]: 112 mb (+923kb) [00:12:02]
// [GUI Memory]: 113 mb (+615kb) [00:12:02]
// [GUI Memory]: 114 mb (+923kb) [00:12:02]
// [GUI Memory]: 115 mb (+923kb) [00:12:02]
// [GUI Memory]: 115 mb (+615kb) [00:12:02]
// [GUI Memory]: 116 mb (+843kb) [00:12:02]
// [GUI Memory]: 117 mb (+1222kb) [00:12:02]
// [GUI Memory]: 118 mb (+1299kb) [00:12:02]
// [Engine Memory]: 1,700 mb (+6852kb) [00:12:02]
// [Engine Memory]: 1,700 mb (+167kb) [00:12:03]
// [Engine Memory]: 1,701 mb (+1323kb) [00:12:03]
// [Engine Memory]: 1,702 mb (+745kb) [00:12:03]
// [GUI Memory]: 119 mb (+705kb) [00:12:03]
// [GUI Memory]: 120 mb (+1138kb) [00:12:03]
// [GUI Memory]: 121 mb (+569kb) [00:12:03]
// [GUI Memory]: 122 mb (+1138kb) [00:12:03]
// [GUI Memory]: 122 mb (+569kb) [00:12:03]
// [GUI Memory]: 123 mb (+1138kb) [00:12:03]
// [GUI Memory]: 125 mb (+1617kb) [00:12:03]
// [Engine Memory]: 1,705 mb (+3534kb) [00:12:03]
// [Engine Memory]: 1,705 mb (+139kb) [00:12:03]
// [Engine Memory]: 1,706 mb (+544kb) [00:12:03]
// [Engine Memory]: 1,706 mb (+65kb) [00:12:03]
// [Engine Memory]: 1,706 mb (+24kb) [00:12:03]
// [Engine Memory]: 1,707 mb (+1363kb) [00:12:03]
// [Engine Memory]: 1,707 mb (+40kb) [00:12:03]
// [Engine Memory]: 1,708 mb (+1048kb) [00:12:03]
// [Engine Memory]: 1,710 mb (+2027kb) [00:12:03]
// [Engine Memory]: 1,711 mb (+622kb) [00:12:03]
// [Engine Memory]: 1,711 mb (+114kb) [00:12:03]
// [GUI Memory]: 132 mb (+7176kb) [00:12:03]
// [Engine Memory]: 1,713 mb (+1638kb) [00:12:03]
// [Engine Memory]: 1,718 mb (+5586kb) [00:12:03]
// [Engine Memory]: 1,719 mb (+872kb) [00:12:04]
// Device: addNotify
// [Engine Memory]: 1,721 mb (+1994kb) [00:12:04]
// [Engine Memory]: 1,723 mb (+2093kb) [00:12:04]
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Netlist 29-17] Analyzing 971 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2014.2 
// Tcl Message: Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/dcp/kc705_ethernet_rgmii_example_design_early.xdc] Finished Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/dcp/kc705_ethernet_rgmii_example_design_early.xdc] Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/dcp/kc705_ethernet_rgmii_example_design.xdc] 
// Tcl Message: INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:140] INFO: [Timing 38-2] Deriving generated clocks [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:140] 
// Tcl Message: get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1779.020 ; gain = 451.938 
// Tcl Message: Finished Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/dcp/kc705_ethernet_rgmii_example_design.xdc] Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/dcp/kc705_ethernet_rgmii_example_design_late.xdc] 
// Tcl Message: INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'kc705_ethernet_rgmii_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/synth/kc705_ethernet_rgmii_clocks.xdc:30] 
// Tcl Message: Finished Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/dcp/kc705_ethernet_rgmii_example_design_late.xdc] Reading XDEF placement. Reading XDEF routing. 
// Tcl Message: Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1867.164 ; gain = 0.000 
// Tcl Message: Restoring placement. Restored 6149 out of 6149 XDEF sites from archive | CPU: 8.000000 secs | Memory: 0.000000 MB | 
// [GUI Memory]: 135 mb (+2992kb) [00:12:04]
// [Engine Memory]: 1,725 mb (+2269kb) [00:12:04]
// Tcl Message: open_run: Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 2052.273 ; gain = 1139.410 
// ExpRunCommands.openImplResults elapsed time: 37.5s
// [Engine Memory]: 1,731 mb (+6070kb) [00:12:04]
// RouteApi.initDelayMediator elapsed time: 0.3s
// 'dg' command handler elapsed time: 37 seconds
// [GUI Memory]: 136 mb (+1693kb) [00:12:05]
// [GUI Memory]: 137 mb (+868kb) [00:12:05]
// [GUI Memory]: 138 mb (+868kb) [00:12:05]
// Device view-level: 0.0
// Elapsed time: 38 seconds
dismissDialog("Open Implemented Design"); // co:P (cg:JFrame)
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi.loadEngineXgd elapsed time: 5s
// Device view-level: 0.0
// [GUI Memory]: 151 mb (+13259kb) [00:12:06]
// [Engine Memory]: 1,740 mb (+9302kb) [00:12:06]
// [Engine Memory]: 1,742 mb (+2523kb) [00:12:06]
// [Engine Memory]: 1,746 mb (+4079kb) [00:12:08]
// [Engine Memory]: 1,755 mb (+9936kb) [00:12:09]
// [Engine Memory]: 1,766 mb (+11378kb) [00:12:10]
// [GUI Memory]: 160 mb (+9465kb) [00:12:11]
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 32, false); // w:X (v:w, cg:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// HMemoryUtils.trashcanNow. Engine heap size: 1,766 MB. GUI used memory: 114 MB. Current time: 1/11/16 12:13:45 PM
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream 
// Tcl Message: INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/kc705_ethernet_rgmii.xci 
// Tcl Message: [Mon Jan 11 12:13:45 2016] Launched impl_1... Run output will be captured here: D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/runme.log 
// [GUI Memory]: 160 mb (+387kb) [00:12:18]
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager]", 33); // w:X (v:w, cg:JFrame)
// [Engine Memory]: 1,766 mb (+344kb) [00:12:20]
// [Engine Memory]: 1,767 mb (+81kb) [00:12:20]
// [Engine Memory]: 1,767 mb (+20kb) [00:12:20]
// [Engine Memory]: 1,767 mb (+626kb) [00:12:20]
// [Engine Memory]: 1,767 mb (+86kb) [00:12:21]
// [Engine Memory]: 1,767 mb (+69kb) [00:12:22]
// [Engine Memory]: 1,767 mb (+94kb) [00:12:22]
// [Engine Memory]: 1,768 mb (+266kb) [00:12:24]
// [GUI Memory]: 163 mb (+2902kb) [00:12:25]
// [Engine Memory]: 1,768 mb (+200kb) [00:12:27]
// [Engine Memory]: 1,768 mb (+208kb) [00:12:28]
// [Engine Memory]: 1,769 mb (+770kb) [00:12:28]
// [GUI Memory]: 166 mb (+3211kb) [00:12:28]
// Elapsed time: 17 seconds
selectGraphicalView(PAResourceOtoP.PAViews_DEVICE, 427161, 971040); // M:a (JViewport:JComponent, cg:JFrame)
// [GUI Memory]: 166 mb (+128kb) [00:12:36]
// Device select: 'Clock Region - X1Y1'
selectView(PAResourceOtoP.PAViews_DEVICE, "Device", 544, 459, 1046, 598); // U:B (TdiGroup:JideTabbedPane, cg:JFrame)
// [Engine Memory]: 1,769 mb (+20kb) [00:12:36]
// [Engine Memory]: 1,770 mb (+1585kb) [00:12:36]
// DeviceOracle::getDeviceDataByteArray length(bytes): 176006
// [Engine Memory]: 1,771 mb (+200kb) [00:12:36]
// [Engine Memory]: 1,771 mb (+8kb) [00:12:36]
// [Engine Memory]: 1,771 mb (+32kb) [00:12:36]
// [Engine Memory]: 1,771 mb (+36kb) [00:12:37]
// [Engine Memory]: 1,774 mb (+3190kb) [00:12:37]
// [Engine Memory]: 1,778 mb (+4161kb) [00:12:37]
// [Engine Memory]: 1,796 mb (+19582kb) [00:12:38]
selectGraphicalView(PAResourceOtoP.PAViews_DEVICE, 467357, 949884); // M:a (JViewport:JComponent, cg:JFrame)
// Device select: 'Clock Region - X1Y1'
selectView(PAResourceOtoP.PAViews_DEVICE, "Device", 563, 449, 1046, 598); // U:B (TdiGroup:JideTabbedPane, cg:JFrame)
selectGraphicalView(PAResourceOtoP.PAViews_DEVICE, 166948, 827182); // M:a (JViewport:JComponent, cg:JFrame)
// Device select: 'Clock Region - X0Y2'
selectView(PAResourceOtoP.PAViews_DEVICE, "Device", 421, 391, 1046, 598); // U:B (TdiGroup:JideTabbedPane, cg:JFrame)
// DeviceOracle::getDeviceDataByteArray length(bytes): 163319
// HMemoryUtils.trashcanNow. Engine heap size: 1,796 MB. GUI used memory: 108 MB. Current time: 1/11/16 12:14:10 PM
selectGraphicalView(PAResourceOtoP.PAViews_DEVICE, 433508, 761600); // M:a (JViewport:JComponent, cg:JFrame)
// Device select: 'Clock Region - X1Y2'
selectView(PAResourceOtoP.PAViews_DEVICE, "Device", 547, 360, 1046, 598); // U:B (TdiGroup:JideTabbedPane, cg:JFrame)
// DeviceOracle::getDeviceDataByteArray length(bytes): 176006
selectGraphicalView(PAResourceOtoP.PAViews_DEVICE, 450432, 964693); // M:a (JViewport:JComponent, cg:JFrame)
// Device select: 'Clock Region - X1Y1'
selectView(PAResourceOtoP.PAViews_DEVICE, "Device", 555, 456, 1046, 598); // U:B (TdiGroup:JideTabbedPane, cg:JFrame)
// DeviceOracle::getDeviceDataByteArray length(bytes): 176006
// TclEventType: RUN_FAILED
// N:an (cg:JFrame): Bitstream Generation Failed: addNotify
// Elapsed time: 31 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, N:an)
// Run Command: PAResourceCommand.PACommandNames_LOG_WINDOW
// HMemoryUtils.trashcanNow. Engine heap size: 1,796 MB. GUI used memory: 115 MB. Current time: 1/11/16 12:14:44 PM
dismissDialog("Bitstream Generation Failed"); // N:an (cg:JFrame)
selectTab((HResource) null, (HResource) null, "Messages", 1); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, cg:JFrame)
// Elapsed time: 212 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 2, false); // S:k (JViewport:JComponent, cg:JFrame)
// Elapsed time: 38 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager]", 0, true); // w:X (v:w, cg:JFrame) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_PROJECT_MANAGER
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v)]", 1); // u:k (w:JPanel, cg:JFrame)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), example_clocks - kc705_ethernet_rgmii_example_design_clocks (kc705_ethernet_rgmii_example_design_clocks.v)]", 3); // u:k (w:JPanel, cg:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), example_clocks - kc705_ethernet_rgmii_example_design_clocks (kc705_ethernet_rgmii_example_design_clocks.v), clock_generator - kc705_ethernet_rgmii_clk_wiz (kc705_ethernet_rgmii_clk_wiz.v)]", 6, false); // u:k (w:JPanel, cg:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), example_clocks - kc705_ethernet_rgmii_example_design_clocks (kc705_ethernet_rgmii_example_design_clocks.v), clock_generator - kc705_ethernet_rgmii_clk_wiz (kc705_ethernet_rgmii_clk_wiz.v)]", 6, false, false, false, false, false, true); // u:k (w:JPanel, cg:JFrame) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), example_clocks - kc705_ethernet_rgmii_example_design_clocks (kc705_ethernet_rgmii_example_design_clocks.v)]", 3, true); // u:k (w:JPanel, cg:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), example_clocks - kc705_ethernet_rgmii_example_design_clocks (kc705_ethernet_rgmii_example_design_clocks.v)]", 3, true, false, false, false, false, true); // u:k (w:JPanel, cg:JFrame) - Double Click - Node
// Elapsed time: 16 seconds
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // I:b
// [Engine Memory]: 1,807 mb (+11423kb) [00:18:05]
// Elapsed time: 15 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), example_clocks - kc705_ethernet_rgmii_example_design_clocks (kc705_ethernet_rgmii_example_design_clocks.v)]", 3); // u:k (w:JPanel, cg:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), example_clocks - kc705_ethernet_rgmii_example_design_clocks (kc705_ethernet_rgmii_example_design_clocks.v), clock_generator - kc705_ethernet_rgmii_clk_wiz (kc705_ethernet_rgmii_clk_wiz.v)]", 6, false); // u:k (w:JPanel, cg:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), example_clocks - kc705_ethernet_rgmii_example_design_clocks (kc705_ethernet_rgmii_example_design_clocks.v), clock_generator - kc705_ethernet_rgmii_clk_wiz (kc705_ethernet_rgmii_clk_wiz.v)]", 6, false, false, false, false, false, true); // u:k (w:JPanel, cg:JFrame) - Double Click
// HMemoryUtils.trashcanNow. Engine heap size: 1,833 MB. GUI used memory: 93 MB. Current time: 1/11/16 12:19:42 PM
// [Engine Memory]: 1,833 mb (+27082kb) [00:18:22]
// Elapsed time: 12 seconds
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // I:b
// Elapsed time: 20 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (RTRES-1) Backbone resources - 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.. ]", 3, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (RTRES-1) Backbone resources - 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.. ]", 3, false, false, false, false, false, true); // S:k (JViewport:JComponent, cg:JFrame) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 2, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 2, false, false, false, false, false, true); // S:k (JViewport:JComponent, cg:JFrame) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 2, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v)]", 1, true); // u:k (w:JPanel, cg:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v)]", 1, true, false, false, false, false, true); // u:k (w:JPanel, cg:JFrame) - Double Click - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (UCIO-1) Unconstrained Logical Port - 2 out of 152 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: tg_compare_error, init_calib_complete.. ]", 4, false); // S:k (JViewport:JComponent, cg:JFrame)
// Elapsed time: 29 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, kc705_ethernet_rgmii_example_design.xdc]", 6, false); // u:k (w:JPanel, cg:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, kc705_ethernet_rgmii_example_design.xdc]", 6, false, false, false, false, false, true); // u:k (w:JPanel, cg:JFrame) - Double Click
// Elapsed time: 49 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 2, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (RTRES-1) Backbone resources - 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.. ]", 3, false); // S:k (JViewport:JComponent, cg:JFrame)
// Elapsed time: 34 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (UCIO-1) Unconstrained Logical Port - 2 out of 152 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: tg_compare_error, init_calib_complete.. ]", 4, false); // S:k (JViewport:JComponent, cg:JFrame)
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_example_design.xdc", 2); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_example_design.v", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
// Elapsed time: 46 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_example_design.xdc", 2); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
// Elapsed time: 23 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_example_design.v", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
// Elapsed time: 15 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_example_design.xdc", 2); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, kc705_ethernet_rgmii_user_phytiming.xdc]", 7, false); // u:k (w:JPanel, cg:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, kc705_ethernet_rgmii_user_phytiming.xdc]", 7, false, false, false, false, false, true); // u:k (w:JPanel, cg:JFrame) - Double Click
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // I:b
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_example_design.v", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v)]", 1); // u:k (w:JPanel, cg:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), u_mig_example_top - mig_example_top (mig_example_top.v)]", 2, true); // u:k (w:JPanel, cg:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), u_mig_example_top - mig_example_top (mig_example_top.v)]", 2, true, false, false, false, false, true); // u:k (w:JPanel, cg:JFrame) - Double Click - Node
// Elapsed time: 18 seconds
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // I:b
// Elapsed time: 54 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Implemented Design, Constraints Wizard]", 21, false); // w:X (v:w, cg:JFrame)
// Run Command: PAResourceCommand.PACommandNames_TIMING_CONSTRAINTS_WIZARD
// cz:g (cg:JFrame): Timing Constraints Wizard: addNotify
// co:P (cz:g):  Timing Constraints Wizard : addNotify
// TclEventType: TIMING_CONSTRAINTS_WIZARD_CREATED
// co:P (cz:g):  Timing Constraints Wizard : addNotify
// co:P (cz:g):  Find Existing Clocks : addNotify
dismissDialog("Timing Constraints Wizard"); // co:P (cz:g)
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, cz:g)
dismissDialog("Find Existing Clocks"); // co:P (cz:g)
selectTab(PAResourceAtoD.ConstraintsBasePanel_PREVIEW, (HResource) null, "Existing Create Clock Constraints (5)", 1); // g:JideTabbedPane (JideSplitPane:JPanel, cz:g)
selectList(RDIResource.SelectableListPanel_SELECTABLE_LIST, "create_clock -period 5.000 -name clk_in_p [get_ports clk_in_p]", 2); // cR:v (JViewport:JComponent, cz:g)
selectList(RDIResource.SelectableListPanel_SELECTABLE_LIST, "create_clock -period 5.000 -name sys_clk_p [get_ports sys_clk_p]", 3); // cR:v (JViewport:JComponent, cz:g)
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, cz:g)
// co:P (cz:g):  Timing Constraints Wizard : addNotify
// co:P (cz:g):  Find Existing Clocks : addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 1,833 MB. GUI used memory: 111 MB. Current time: 1/11/16 12:26:15 PM
dismissDialog("Timing Constraints Wizard"); // co:P (cz:g)
dismissDialog("Find Existing Clocks"); // co:P (cz:g)
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, cz:g)
// co:P (cz:g):  Timing Constraints Wizard : addNotify
// co:P (cz:g):  Find Existing Clocks : addNotify
dismissDialog("Timing Constraints Wizard"); // co:P (cz:g)
dismissDialog("Find Existing Clocks"); // co:P (cz:g)
// Elapsed time: 30 seconds
selectTab(PAResourceAtoD.ConstraintsBasePanel_PREVIEW, (HResource) null, "Existing Create Generated Clock Constraints (1)", 1); // g:JideTabbedPane (JideSplitPane:JPanel, cz:g)
selectTab(PAResourceAtoD.ConstraintsBasePanel_PREVIEW, (HResource) null, "Tcl Command Preview (1)", 0); // g:JideTabbedPane (JideSplitPane:JPanel, cz:g)
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, cz:g)
// co:P (cz:g):  Apply XDC Constraints : addNotify
// TclEventType: TIMING_RESULTS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// co:P (cz:g):  Timing Constraints Wizard : addNotify
dismissDialog("Apply XDC Constraints"); // co:P (cz:g)
// HMemoryUtils.trashcanNow. Engine heap size: 1,833 MB. GUI used memory: 98 MB. Current time: 1/11/16 12:26:55 PM
dismissDialog("Timing Constraints Wizard"); // co:P (cz:g)
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, cz:g)
// co:P (cz:g):  Timing Constraints Wizard : addNotify
// co:P (cz:g):  Find Existing Clocks : addNotify
dismissDialog("Timing Constraints Wizard"); // co:P (cz:g)
dismissDialog("Find Existing Clocks"); // co:P (cz:g)
// [Engine Memory]: 1,835 mb (+2199kb) [00:25:35]
// Elapsed time: 14 seconds
selectTab(PAResourceAtoD.ConstraintsBasePanel_PREVIEW, (HResource) null, "Tcl Command Preview (10)", 0); // g:JideTabbedPane (JideSplitPane:JPanel, cz:g)
selectTab(PAResourceAtoD.ConstraintsBasePanel_PREVIEW, (HResource) null, "Existing Set Input Delay Constraints (5)", 1); // g:JideTabbedPane (JideSplitPane:JPanel, cz:g)
selectTab(PAResourceAtoD.ConstraintsBasePanel_PREVIEW, (HResource) null, "Waveform - System | Edge | Dual", 2); // g:JideTabbedPane (JideSplitPane:JPanel, cz:g)
// [Engine Memory]: 1,836 mb (+1413kb) [00:26:00]
// Elapsed time: 23 seconds
selectTab(PAResourceAtoD.ConstraintsBasePanel_PREVIEW, (HResource) null, "Existing Set Input Delay Constraints (5)", 1); // g:JideTabbedPane (JideSplitPane:JPanel, cz:g)
// [Engine Memory]: 1,837 mb (+126kb) [00:26:20]
// Elapsed time: 22 seconds
selectList(RDIResource.SelectableListPanel_SELECTABLE_LIST, "set_input_delay -clock [get_clocks kc705_ethernet_rgmii_rgmii_rx_clk] -min -2.8 [get_ports {rgmii_rxd[3] rgmii_rxd[2] rgmii_rxd[1] rgmii_rxd[0] rgmii_rx_ctl}]", 2); // cR:v (JViewport:JComponent, cz:g)
// [Engine Memory]: 1,837 mb (+626kb) [00:26:45]
// Elapsed time: 26 seconds
selectList(RDIResource.SelectableListPanel_SELECTABLE_LIST, "set_input_delay -clock [get_clocks kc705_ethernet_rgmii_rgmii_rx_clk] -max -1.5 [get_ports {rgmii_rxd[3] rgmii_rxd[2] rgmii_rxd[1] rgmii_rxd[0] rgmii_rx_ctl}]", 1); // cR:v (JViewport:JComponent, cz:g)
setText("trco_min:", "1.5"); // am:JTextField (aa:af, cz:g)
// Elapsed time: 22 seconds
setText("trco_max:", "1.5"); // am:JTextField (aa:af, cz:g)
// [Engine Memory]: 1,838 mb (+565kb) [00:27:35]
setText("trco_min:", (String) null); // am:JTextField (aa:af, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; mac_speed[*] ; kc705_ethernet_rgmii_rgmii_rx_clk ; System ; Edge ; Single Rise", 1, "kc705_ethernet_rgmii_rgmii_rx_clk", 2); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; mac_speed[*] ; VIRTUAL_clkout1 ; System ; Edge ; Single Rise", 2, "VIRTUAL_clkout1", 2); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_dq[*] ; VIRTUAL_iserdes_clk_8 ; System ; Edge ; Dual", 0, "VIRTUAL_iserdes_clk_8", 2); // bo:W (JViewport:JComponent, cz:g)
selectList(RDIResource.SelectableListPanel_SELECTABLE_LIST, "set_input_delay -clock [get_clocks -of [get_pins example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1]] 5.0 [get_ports mdio]", 0); // cR:v (JViewport:JComponent, cz:g)
selectList(RDIResource.SelectableListPanel_SELECTABLE_LIST, "set_input_delay -clock [get_clocks kc705_ethernet_rgmii_rgmii_rx_clk] -max -1.5 [get_ports {rgmii_rxd[3] rgmii_rxd[2] rgmii_rxd[1] rgmii_rxd[0] rgmii_rx_ctl}]", 1); // cR:v (JViewport:JComponent, cz:g)
selectList(RDIResource.SelectableListPanel_SELECTABLE_LIST, "set_input_delay -clock [get_clocks kc705_ethernet_rgmii_rgmii_rx_clk] -min -2.8 [get_ports {rgmii_rxd[3] rgmii_rxd[2] rgmii_rxd[1] rgmii_rxd[0] rgmii_rx_ctl}]", 2); // cR:v (JViewport:JComponent, cz:g)
selectList(RDIResource.SelectableListPanel_SELECTABLE_LIST, "set_input_delay -clock [get_clocks kc705_ethernet_rgmii_rgmii_rx_clk] -clock_fall -max -add_delay -1.5 [get_ports {rgmii_rxd[3] rgmii_rxd[2] rgmii_rxd[1] rgmii_rxd[0] rgmii_rx_ctl}]", 3); // cR:v (JViewport:JComponent, cz:g)
selectList(RDIResource.SelectableListPanel_SELECTABLE_LIST, "set_input_delay -clock [get_clocks kc705_ethernet_rgmii_rgmii_rx_clk] -clock_fall -min -add_delay -2.8 [get_ports {rgmii_rxd[3] rgmii_rxd[2] rgmii_rxd[1] rgmii_rxd[0] rgmii_rx_ctl}]", 4); // cR:v (JViewport:JComponent, cz:g)
selectTab(PAResourceAtoD.ConstraintsBasePanel_PREVIEW, (HResource) null, "Waveform - System | Edge | Dual", 2); // g:JideTabbedPane (JideSplitPane:JPanel, cz:g)
selectTab(PAResourceAtoD.ConstraintsBasePanel_PREVIEW, (HResource) null, "Tcl Command Preview (10)", 0); // g:JideTabbedPane (JideSplitPane:JPanel, cz:g)
// Elapsed time: 10 seconds
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; mac_speed[*] ; kc705_ethernet_rgmii_rgmii_rx_clk ; System ; Edge ; Single Rise", 1, "mac_speed[*]", 1); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; mac_speed[*] ; VIRTUAL_clkout1 ; System ; Edge ; Single Rise", 2, "mac_speed[*]", 1); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_dq[*] ; VIRTUAL_iserdes_clk_8 ; System ; Edge ; Dual", 0, "ddr3_dq[*]", 1); // bo:W (JViewport:JComponent, cz:g)
// HOptionPane Error: "There are 3 checked, recommended constraint rows which have undefined values.Please correct the delay parameters or uncheck the rows. (Input Constraints)"
// Elapsed time: 12 seconds
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, cz:g)
selectButton("PAResourceItoN.InputConstraintsTablePanel_INPUT_CONSTRAINTS_OK", "OK"); // BasicOptionPaneUI$ButtonFactory:JButton (JPanel:JComponent, Q:JDialog)
// [Engine Memory]: 1,839 mb (+1052kb) [00:28:20]
// Elapsed time: 66 seconds
selectButton(PAResourceTtoZ.TimingConstraintsWizard_REFERENCE_FOR_CONSTRAINT_AND_TCL_COMMAND, "Reference"); // a:JButton (ButtonPanel:JPanel, cz:g)
// dg:P (cz:g): Input Delays: addNotify
// Elapsed time: 12 seconds
selectTab(PAResourceTtoZ.WizardReferenceDialog_REFERENCE, PAResourceTtoZ.WizardReferenceDialog_TCL_COMMAND, "Tcl Command", 1); // g:JideTabbedPane (JPanel:JComponent, dg:P)
selectButton(RDIResource.BaseDialog_CLOSE, "Close"); // a:JButton (JPanel:JComponent, dg:P)
dismissDialog("Input Delays"); // dg:P (cz:g)
selectTab(PAResourceAtoD.ConstraintsBasePanel_PREVIEW, (HResource) null, "Existing Set Input Delay Constraints (5)", 1); // g:JideTabbedPane (JideSplitPane:JPanel, cz:g)
selectList(RDIResource.SelectableListPanel_SELECTABLE_LIST, "set_input_delay -clock [get_clocks kc705_ethernet_rgmii_rgmii_rx_clk] -max -1.5 [get_ports {rgmii_rxd[3] rgmii_rxd[2] rgmii_rxd[1] rgmii_rxd[0] rgmii_rx_ctl}]", 1); // cR:v (JViewport:JComponent, cz:g)
selectList(RDIResource.SelectableListPanel_SELECTABLE_LIST, "set_input_delay -clock [get_clocks -of [get_pins example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1]] 5.0 [get_ports mdio]", 0); // cR:v (JViewport:JComponent, cz:g)
// Elapsed time: 12 seconds
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; mac_speed[*] ; kc705_ethernet_rgmii_rgmii_rx_clk ; System ; Edge ; Single Rise", 1, "mac_speed[*]", 1); // bo:W (JViewport:JComponent, cz:g)
// dg:P (cz:g): Input Delays: addNotify
selectTab(PAResourceTtoZ.WizardReferenceDialog_REFERENCE, PAResourceTtoZ.WizardReferenceDialog_TCL_COMMAND, "Tcl Command", 1); // g:JideTabbedPane (JPanel:JComponent, dg:P)
selectTab(PAResourceTtoZ.WizardReferenceDialog_REFERENCE, PAResourceTtoZ.WizardReferenceDialog_DESCRIPTION, "Description", 0); // g:JideTabbedPane (JPanel:JComponent, dg:P)
selectButton(RDIResource.BaseDialog_CLOSE, "Close"); // a:JButton (JPanel:JComponent, dg:P)
dismissDialog("Input Delays"); // dg:P (cz:g)
selectButton(PAResourceAtoD.DelayValuesChooser_APPLY, "Apply"); // a:JButton (JPanel:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_dq[*] ; VIRTUAL_iserdes_clk_8 ; System ; Edge ; Dual", 0, "ddr3_dq[*]", 1); // bo:W (JViewport:JComponent, cz:g)
selectButton(PAResourceAtoD.DelayValuesChooser_APPLY, "Apply"); // a:JButton (JPanel:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; mac_speed[*] ; VIRTUAL_clkout1 ; System ; Edge ; Single Rise", 2, "VIRTUAL_clkout1", 2); // bo:W (JViewport:JComponent, cz:g)
selectButton(PAResourceAtoD.DelayValuesChooser_APPLY, "Apply"); // a:JButton (JPanel:JComponent, cz:g)
// HOptionPane Error: "There are 3 checked, recommended constraint rows which have undefined values.Please correct the delay parameters or uncheck the rows. (Input Constraints)"
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, cz:g)
selectButton("PAResourceItoN.InputConstraintsTablePanel_INPUT_CONSTRAINTS_OK", "OK"); // BasicOptionPaneUI$ButtonFactory:JButton (JPanel:JComponent, Q:JDialog)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_dq[*] ; VIRTUAL_iserdes_clk_8 ; System ; Edge ; Dual", 0, "VIRTUAL_iserdes_clk_8", 2); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_dq[*] ; VIRTUAL_iserdes_clk_8 ; System ; Edge ; Dual", 0, "VIRTUAL_iserdes_clk_8", 2); // bo:W (JViewport:JComponent, cz:g)
// HMemoryUtils.trashcanNow. Engine heap size: 1,839 MB. GUI used memory: 101 MB. Current time: 1/11/16 12:32:26 PM
// Elapsed time: 10 seconds
expandTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, u_mig_example_top (mig_example_top)]", 10); // aS:be (JViewport:JComponent, cg:JFrame)
// Elapsed time: 69 seconds
selectTab(PAResourceAtoD.ConstraintsBasePanel_PREVIEW, (HResource) null, "Waveform - System | Edge | Dual", 2); // g:JideTabbedPane (JideSplitPane:JPanel, cz:g)
// Elapsed time: 12 seconds
selectTab(PAResourceAtoD.ConstraintsBasePanel_PREVIEW, (HResource) null, "Existing Set Input Delay Constraints (5)", 1); // g:JideTabbedPane (JideSplitPane:JPanel, cz:g)
selectList(RDIResource.SelectableListPanel_SELECTABLE_LIST, "set_input_delay -clock [get_clocks kc705_ethernet_rgmii_rgmii_rx_clk] -max -1.5 [get_ports {rgmii_rxd[3] rgmii_rxd[2] rgmii_rxd[1] rgmii_rxd[0] rgmii_rx_ctl}]", 1); // cR:v (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; mac_speed[*] ; VIRTUAL_clkout1 ; System ; Edge ; Single Rise", 2, "VIRTUAL_clkout1", 2); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; mac_speed[*] ; kc705_ethernet_rgmii_rgmii_rx_clk ; System ; Edge ; Single Rise", 1, "kc705_ethernet_rgmii_rgmii_rx_clk", 2); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_dq[*] ; VIRTUAL_iserdes_clk_8 ; System ; Edge ; Dual", 0, "VIRTUAL_iserdes_clk_8", 2); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; mac_speed[*] ; VIRTUAL_clkout1 ; System ; Edge ; Single Rise", 2, "mac_speed[*]", 1); // bo:W (JViewport:JComponent, cz:g)
// HOptionPane Error: "There are 3 checked, recommended constraint rows which have undefined values.Please correct the delay parameters or uncheck the rows. (Input Constraints)"
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, cz:g)
selectButton("PAResourceItoN.InputConstraintsTablePanel_INPUT_CONSTRAINTS_OK", "OK"); // BasicOptionPaneUI$ButtonFactory:JButton (JPanel:JComponent, Q:JDialog)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_dq[*] ; VIRTUAL_iserdes_clk_8 ; System ; Edge ; Dual", 0, "VIRTUAL_iserdes_clk_8", 2); // bo:W (JViewport:JComponent, cz:g)
setText("trco_min:", "0"); // am:JTextField (aa:af, cz:g)
setText("tfco_min:", "0"); // am:JTextField (aa:af, cz:g)
setText("tfco_max:", "0"); // am:JTextField (aa:af, cz:g)
setText("trce_dly_min:", "0"); // am:JTextField (aa:af, cz:g)
// Elapsed time: 11 seconds
setText("trce_dly_max:", "1.5"); // am:JTextField (aa:af, cz:g)
setText("tfco_max:", "1.5"); // am:JTextField (aa:af, cz:g)
selectButton(PAResourceAtoD.DelayValuesChooser_APPLY, "Apply"); // a:JButton (JPanel:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; mac_speed[*] ; kc705_ethernet_rgmii_rgmii_rx_clk ; System ; Edge ; Single Rise", 1, "kc705_ethernet_rgmii_rgmii_rx_clk", 2); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_dq[*] ; VIRTUAL_iserdes_clk_8 ; System ; Edge ; Dual", 0, "VIRTUAL_iserdes_clk_8", 2); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; mac_speed[*] ; kc705_ethernet_rgmii_rgmii_rx_clk ; System ; Edge ; Single Rise", 1, "kc705_ethernet_rgmii_rgmii_rx_clk", 2); // bo:W (JViewport:JComponent, cz:g)
// [Engine Memory]: 1,839 mb (+405kb) [00:33:20]
setText("tco_min:", "0"); // am:JTextField (aa:af, cz:g)
setText("trce_dly_min:", "0"); // am:JTextField (aa:af, cz:g)
setText("tco_max:", "4"); // am:JTextField (aa:af, cz:g)
setText("trce_dly_max:", "4"); // am:JTextField (aa:af, cz:g)
selectButton(PAResourceAtoD.DelayValuesChooser_APPLY, "Apply"); // a:JButton (JPanel:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; mac_speed[*] ; VIRTUAL_clkout1 ; System ; Edge ; Single Rise", 2, "VIRTUAL_clkout1", 2); // bo:W (JViewport:JComponent, cz:g)
setText("tco_min:", "0"); // am:JTextField (aa:af, cz:g)
setText("trce_dly_min:", "0"); // am:JTextField (aa:af, cz:g)
setText("tco_max:", "5"); // am:JTextField (aa:af, cz:g)
setText("trce_dly_max:", "5"); // am:JTextField (aa:af, cz:g)
selectButton(PAResourceAtoD.DelayValuesChooser_APPLY, "Apply"); // a:JButton (JPanel:JComponent, cz:g)
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, cz:g)
// co:P (cz:g):  Apply XDC Constraints : addNotify
// TclEventType: TIMING_RESULTS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// co:P (cz:g):  Apply XDC Constraints : addNotify
dismissDialog("Apply XDC Constraints"); // co:P (cz:g)
// TclEventType: SDC_CONSTRAINT_ADD
// co:P (cz:g):  Timing Constraints Wizard : addNotify
dismissDialog("Apply XDC Constraints"); // co:P (cz:g)
// co:P (cz:g):  Find Existing Clocks : addNotify
dismissDialog("Timing Constraints Wizard"); // co:P (cz:g)
// [Engine Memory]: 1,845 mb (+6078kb) [00:33:45]
dismissDialog("Find Existing Clocks"); // co:P (cz:g)
selectTab(PAResourceAtoD.ConstraintsBasePanel_PREVIEW, (HResource) null, "Existing Set Output Delay Constraints (5)", 1); // g:JideTabbedPane (JideSplitPane:JPanel, cz:g)
// [Engine Memory]: 1,847 mb (+2265kb) [00:33:55]
// Elapsed time: 27 seconds
setText("tsu:", "0"); // am:JTextField (aa:af, cz:g)
setText("trce_dly_max:", "1.5"); // am:JTextField (aa:af, cz:g)
setText("thd:", "0"); // am:JTextField (aa:af, cz:g)
setText("trce_dly_min:", "0"); // am:JTextField (aa:af, cz:g)
selectButton(PAResourceAtoD.DelayValuesChooser_APPLY, "Apply"); // a:JButton (JPanel:JComponent, cz:g)
selectButton(PAResourceAtoD.DelayValuesChooser_APPLY, "Apply"); // a:JButton (JPanel:JComponent, cz:g)
// HOptionPane Error: "There are 19 checked, recommended constraint rows which have undefined values.Please correct the delay parameters or uncheck the rows. (Output Constraints)"
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, cz:g)
selectButton("PAResourceOtoP.OutputConstraintsTablePanel_OUTPUT_CONSTRAINTS_OK", "OK"); // BasicOptionPaneUI$ButtonFactory:JButton (JPanel:JComponent, Q:JDialog)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_ba[*] ; VIRTUAL_oserdes_clk_15 ; System ; Setup/Hold ; Single Rise", 1, "VIRTUAL_oserdes_clk_15", 2); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_dq[*] ; VIRTUAL_oserdes_clk_15 ; System ; Setup/Hold ; Single Rise", 3, "VIRTUAL_oserdes_clk_15", 2); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_addr[*] ; VIRTUAL_oserdes_clk_15 ; System ; Setup/Hold ; Single Rise", 0, "VIRTUAL_oserdes_clk_15", 2); // bo:W (JViewport:JComponent, cz:g)
selectTableHeader(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "Clock", 2); // bo:W (JViewport:JComponent, cz:g)
selectTableHeader(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "Clock", 2); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_ba[*] ; VIRTUAL_oserdes_clk_15 ; System ; Setup/Hold ; Single Rise", 1, "VIRTUAL_oserdes_clk_15", 2); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_dm[*] ; VIRTUAL_oserdes_clk_15 ; System ; Setup/Hold ; Single Rise", 2, "VIRTUAL_oserdes_clk_15", 2); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_ba[*] ; VIRTUAL_oserdes_clk_15 ; System ; Setup/Hold ; Single Rise", 1, "VIRTUAL_oserdes_clk_15", 2); // bo:W (JViewport:JComponent, cz:g)
selectTab(PAResourceAtoD.ConstraintsBasePanel_PREVIEW, (HResource) null, "Tcl Command Preview (60)", 0); // g:JideTabbedPane (JideSplitPane:JPanel, cz:g)
selectTab(PAResourceAtoD.ConstraintsBasePanel_PREVIEW, (HResource) null, "Existing Set Output Delay Constraints (5)", 1); // g:JideTabbedPane (JideSplitPane:JPanel, cz:g)
// Elapsed time: 12 seconds
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; rgmii_tx_ctl ; kc705_ethernet_rgmii_rgmii_rx_clk ; System ; Setup/Hold ; Dual", 19, "kc705_ethernet_rgmii_rgmii_rx_clk", 2, true, false, false, false, false); // bo:W (JViewport:JComponent, cz:g) - Shift Key
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; rgmii_tx_ctl ; kc705_ethernet_rgmii_rgmii_rx_clk ; System ; Setup/Hold ; Dual", 19, "kc705_ethernet_rgmii_rgmii_rx_clk", 2); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; activity_flashn ; kc705_ethernet_rgmii_rgmii_rx_clk ; System ; Setup/Hold ; Single Rise", 18, "kc705_ethernet_rgmii_rgmii_rx_clk", 2); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; activity_flash ; kc705_ethernet_rgmii_rgmii_rx_clk ; System ; Setup/Hold ; Single Rise", 17, "kc705_ethernet_rgmii_rgmii_rx_clk", 2); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; activity_flashn ; kc705_ethernet_rgmii_rgmii_rx_clk ; System ; Setup/Hold ; Single Rise", 18, "kc705_ethernet_rgmii_rgmii_rx_clk", 2, false, true, false, false, false); // bo:W (JViewport:JComponent, cz:g) - Control Key
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; tg_compare_error ; VIRTUAL_clkout1 ; System ; Setup/Hold ; Single Rise", 15, "Single Rise", 5, false, true, false, false, false); // bo:W (JViewport:JComponent, cz:g) - Control Key
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_cas_n ; VIRTUAL_oserdes_clk_15 ; System ; Setup/Hold ; Single Rise", 6, "Single Rise", 5, true, false, false, false, false); // bo:W (JViewport:JComponent, cz:g) - Shift Key
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; activity_flash ; kc705_ethernet_rgmii_rgmii_rx_clk ; System ; Setup/Hold ; Single Rise", 17, "Single Rise", 5, false, true, false, false, false); // bo:W (JViewport:JComponent, cz:g) - Control Key
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; activity_flashn ; kc705_ethernet_rgmii_rgmii_rx_clk ; System ; Setup/Hold ; Single Rise", 18, "Single Rise", 5, false, true, false, false, false); // bo:W (JViewport:JComponent, cz:g) - Control Key
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; activity_flashn ; kc705_ethernet_rgmii_rgmii_rx_clk ; System ; Setup/Hold ; Single Rise", 18, "Single Rise", 5); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; activity_flash ; kc705_ethernet_rgmii_rgmii_rx_clk ; System ; Setup/Hold ; Single Rise", 17, "Single Rise", 5, false, true, false, false, false); // bo:W (JViewport:JComponent, cz:g) - Control Key
// HOptionPane Error: "There are 19 checked, recommended constraint rows which have undefined values.Please correct the delay parameters or uncheck the rows. (Output Constraints)"
// Elapsed time: 10 seconds
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, cz:g)
selectButton("PAResourceOtoP.OutputConstraintsTablePanel_OUTPUT_CONSTRAINTS_OK", "OK"); // BasicOptionPaneUI$ButtonFactory:JButton (JPanel:JComponent, Q:JDialog)
selectButton(PAResourceTtoZ.TimingConstraintsWizard_GOTO_CONSTRAINTS_SUMMARY_PAGE, "Skip to Finish >>"); // a:JButton (ButtonPanel:JPanel, cz:g)
// HOptionPane Error: "There are 19 checked, recommended constraint rows which have undefined values.Please correct the delay parameters or uncheck the rows. (Output Constraints)"
selectButton("PAResourceOtoP.OutputConstraintsTablePanel_OUTPUT_CONSTRAINTS_OK", "OK"); // BasicOptionPaneUI$ButtonFactory:JButton (JPanel:JComponent, Q:JDialog)
setText("tsu:", "0"); // am:JTextField (aa:af, cz:g)
setText("trce_dly_max:", "4"); // am:JTextField (aa:af, cz:g)
setText("thd:", "0"); // am:JTextField (aa:af, cz:g)
setText("trce_dly_min:", "0"); // am:JTextField (aa:af, cz:g)
selectButton(PAResourceAtoD.DelayValuesChooser_APPLY, "Apply"); // a:JButton (JPanel:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; rgmii_txd[*] ; kc705_ethernet_rgmii_rgmii_rx_clk ; System ; Setup/Hold ; Dual", 16, "Setup/Hold", 4); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; rgmii_tx_ctl ; kc705_ethernet_rgmii_rgmii_rx_clk ; System ; Setup/Hold ; Dual", 19, "Setup/Hold", 4, false, true, false, false, false); // bo:W (JViewport:JComponent, cz:g) - Control Key
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_dqs_p[*] ; VIRTUAL_oserdes_clk_15 ; System ; Setup/Hold ; Dual", 5, "Setup/Hold", 4, false, true, false, false, false); // bo:W (JViewport:JComponent, cz:g) - Control Key
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_dqs_p[*] ; VIRTUAL_oserdes_clk_15 ; System ; Setup/Hold ; Dual", 5, "Setup/Hold", 4, false, true, false, false, false); // bo:W (JViewport:JComponent, cz:g) - Control Key
setText("tsu_r:", "0"); // am:JTextField (aa:af, cz:g)
setText("thd_r:", "0"); // am:JTextField (aa:af, cz:g)
setText("tsu_f:", "0"); // am:JTextField (aa:af, cz:g)
setText("thd_f:", "0"); // am:JTextField (aa:af, cz:g)
setText("trce_dly_max:", "4"); // am:JTextField (aa:af, cz:g)
setText("trce_dly_min:", "0"); // am:JTextField (aa:af, cz:g)
selectButton(PAResourceAtoD.DelayValuesChooser_APPLY, "Apply"); // a:JButton (JPanel:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; activity_flashn ; kc705_ethernet_rgmii_rgmii_rx_clk ; System ; Setup/Hold ; Single Rise", 18, "Setup/Hold", 4); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; activity_flash ; kc705_ethernet_rgmii_rgmii_rx_clk ; System ; Setup/Hold ; Single Rise", 17, "Setup/Hold", 4); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; tg_compare_error ; VIRTUAL_clkout1 ; System ; Setup/Hold ; Single Rise", 15, "Setup/Hold", 4); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; mdio ; VIRTUAL_clkout1 ; System ; Setup/Hold ; Single Rise", 14, "Setup/Hold", 4); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; tg_compare_error ; VIRTUAL_clkout1 ; System ; Setup/Hold ; Single Rise", 15, "Setup/Hold", 4); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_odt[0] ; VIRTUAL_oserdes_clk_15 ; System ; Setup/Hold ; Single Rise", 9, "Setup/Hold", 4); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; tg_compare_error ; VIRTUAL_clkout1 ; System ; Setup/Hold ; Single Rise", 15, "Setup/Hold", 4); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; mdio ; VIRTUAL_clkout1 ; System ; Setup/Hold ; Single Rise", 14, "Setup/Hold", 4); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; init_calib_complete ; VIRTUAL_clkout1 ; System ; Setup/Hold ; Single Rise", 13, "Setup/Hold", 4); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_reset_n ; VIRTUAL_clkout1 ; System ; Setup/Hold ; Single Rise", 12, "Setup/Hold", 4); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_ras_n ; VIRTUAL_oserdes_clk_15 ; System ; Setup/Hold ; Single Rise", 10, "Setup/Hold", 4); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_we_n ; VIRTUAL_oserdes_clk_15 ; System ; Setup/Hold ; Single Rise", 11, "Setup/Hold", 4); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_reset_n ; VIRTUAL_clkout1 ; System ; Setup/Hold ; Single Rise", 12, "Setup/Hold", 4); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; tg_compare_error ; VIRTUAL_clkout1 ; System ; Setup/Hold ; Single Rise", 15, "Setup/Hold", 4, true, false, false, false, false); // bo:W (JViewport:JComponent, cz:g) - Shift Key
setText("tsu:", "0"); // am:JTextField (aa:af, cz:g)
setText("trce_dly_max:", "5"); // am:JTextField (aa:af, cz:g)
setText("thd:", "0"); // am:JTextField (aa:af, cz:g)
setText("trce_dly_min:", "0"); // am:JTextField (aa:af, cz:g)
selectButton(PAResourceAtoD.DelayValuesChooser_APPLY, "Apply"); // a:JButton (JPanel:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_reset_n ; VIRTUAL_clkout1 ; System ; Setup/Hold ; Single Rise", 12, "Setup/Hold", 4); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_we_n ; VIRTUAL_oserdes_clk_15 ; System ; Setup/Hold ; Single Rise", 11, "Setup/Hold", 4); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_reset_n ; VIRTUAL_clkout1 ; System ; Setup/Hold ; Single Rise", 12, "Setup/Hold", 4); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_we_n ; VIRTUAL_oserdes_clk_15 ; System ; Setup/Hold ; Single Rise", 11, "Setup/Hold", 4); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_cas_n ; VIRTUAL_oserdes_clk_15 ; System ; Setup/Hold ; Single Rise", 6, "Setup/Hold", 4); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_we_n ; VIRTUAL_oserdes_clk_15 ; System ; Setup/Hold ; Single Rise", 11, "Setup/Hold", 4); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_reset_n ; VIRTUAL_clkout1 ; System ; Setup/Hold ; Single Rise", 12, "Setup/Hold", 4); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_we_n ; VIRTUAL_oserdes_clk_15 ; System ; Setup/Hold ; Single Rise", 11, "Setup/Hold", 4); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_cas_n ; VIRTUAL_oserdes_clk_15 ; System ; Setup/Hold ; Single Rise", 6, "Setup/Hold", 4, true, false, false, false, false); // bo:W (JViewport:JComponent, cz:g) - Shift Key
setText("tsu:", "0"); // am:JTextField (aa:af, cz:g)
setText("trce_dly_max:", "1.5"); // am:JTextField (aa:af, cz:g)
setText("thd:", "0"); // am:JTextField (aa:af, cz:g)
setText("trce_dly_min:", "0"); // am:JTextField (aa:af, cz:g)
selectButton(PAResourceAtoD.DelayValuesChooser_APPLY, "Apply"); // a:JButton (JPanel:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_dqs_p[*] ; VIRTUAL_oserdes_clk_15 ; System ; Setup/Hold ; Dual", 5, "Setup/Hold", 4); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_dqs_n[*] ; VIRTUAL_oserdes_clk_15 ; System ; Setup/Hold ; Dual", 4, "Setup/Hold", 4); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_dqs_p[*] ; VIRTUAL_oserdes_clk_15 ; System ; Setup/Hold ; Dual", 5, "Setup/Hold", 4); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_dqs_n[*] ; VIRTUAL_oserdes_clk_15 ; System ; Setup/Hold ; Dual", 4, "Setup/Hold", 4, true, false, false, false, false); // bo:W (JViewport:JComponent, cz:g) - Shift Key
setText("tsu_r:", "0"); // am:JTextField (aa:af, cz:g)
setText("thd_r:", "0"); // am:JTextField (aa:af, cz:g)
setText("tsu_f:", "0"); // am:JTextField (aa:af, cz:g)
setText("thd_f:", "0"); // am:JTextField (aa:af, cz:g)
setText("trce_dly_max:", "1.5"); // am:JTextField (aa:af, cz:g)
setText("trce_dly_min:", "0"); // am:JTextField (aa:af, cz:g)
selectButton(PAResourceAtoD.DelayValuesChooser_APPLY, "Apply"); // a:JButton (JPanel:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_dq[*] ; VIRTUAL_oserdes_clk_15 ; System ; Setup/Hold ; Single Rise", 3, "Setup/Hold", 4); // bo:W (JViewport:JComponent, cz:g)
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_addr[*] ; VIRTUAL_oserdes_clk_15 ; System ; Setup/Hold ; Single Rise", 0, "Setup/Hold", 4, true, false, false, false, false); // bo:W (JViewport:JComponent, cz:g) - Shift Key
selectButton(PAResourceAtoD.DelayValuesChooser_APPLY, "Apply"); // a:JButton (JPanel:JComponent, cz:g)
// [Engine Memory]: 1,848 mb (+667kb) [00:37:22]
selectTable(PAResourceItoN.InputOutputTablePanel_INPUT_CONSTRAINTS_TABLE, "true ; ddr3_dq[*] ; VIRTUAL_oserdes_clk_15 ; System ; Setup/Hold ; Single Rise", 3, "Setup/Hold", 4); // bo:W (JViewport:JComponent, cz:g)
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, cz:g)
// co:P (cz:g):  Apply XDC Constraints : addNotify
// TclEventType: SDC_CONSTRAINT_ADD
// co:P (cz:g):  Apply XDC Constraints : addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 1,848 MB. GUI used memory: 134 MB. Current time: 1/11/16 12:38:54 PM
dismissDialog("Apply XDC Constraints"); // co:P (cz:g)
// TclEventType: SDC_CONSTRAINT_ADD
// co:P (cz:g):  Timing Constraints Wizard : addNotify
dismissDialog("Apply XDC Constraints"); // co:P (cz:g)
dismissDialog("Timing Constraints Wizard"); // co:P (cz:g)
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, cz:g)
// co:P (cz:g):  Timing Constraints Wizard : addNotify
dismissDialog("Timing Constraints Wizard"); // co:P (cz:g)
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, cz:g)
// co:P (cz:g):  Timing Constraints Wizard : addNotify
dismissDialog("Timing Constraints Wizard"); // co:P (cz:g)
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, cz:g)
// co:P (cz:g):  Apply XDC Constraints : addNotify
// TclEventType: SDC_CONSTRAINT_ADD
// co:P (cz:g):  Timing Constraints Wizard : addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 1,848 MB. GUI used memory: 118 MB. Current time: 1/11/16 12:39:05 PM
dismissDialog("Apply XDC Constraints"); // co:P (cz:g)
dismissDialog("Timing Constraints Wizard"); // co:P (cz:g)
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, cz:g)
// co:P (cz:g):  Timing Constraints Wizard : addNotify
dismissDialog("Timing Constraints Wizard"); // co:P (cz:g)
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, cz:g)
// TclEventType: TIMING_CONSTRAINTS_WIZARD_CLOSED
// Elapsed time: 15 seconds
selectButton("FINISH", "Finish"); // JButton:AbstractButton (ButtonPanel:JPanel, cz:g)
dismissDialog("Find Existing Clocks"); // co:P (cz:g)
dismissDialog("Input Delays"); // dg:P (cz:g)
dismissDialog("Apply XDC Constraints"); // co:P (cz:g)
dismissDialog("Timing Constraints Wizard"); // co:P (cz:g)
dismissDialog("Find Existing Clocks"); // co:P (cz:g)
dismissDialog("Apply XDC Constraints"); // co:P (cz:g)
dismissDialog("Timing Constraints Wizard"); // co:P (cz:g)
dismissDialog("Timing Constraints Wizard"); // co:P (cz:g)
dismissDialog("Timing Constraints Wizard"); // co:P (cz:g)
dismissDialog("Timing Constraints Wizard"); // cz:g (cg:JFrame)
// [Engine Memory]: 1,849 mb (+1720kb) [00:37:55]
// HMemoryUtils.trashcanNow. Engine heap size: 1,886 MB. GUI used memory: 105 MB. Current time: 1/11/16 12:39:27 PM
// [Engine Memory]: 1,886 mb (+38555kb) [00:37:58]
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design]", 16); // w:X (v:w, cg:JFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Implemented Design, Report DRC]", 37, false); // w:X (v:w, cg:JFrame)
// Run Command: PAResourceCommand.PACommandNames_REPORT_DRC
// a:ae (cg:JFrame): Report DRC: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, a:ae)
// co:P (cg:JFrame):  Run DRC : addNotify
// Tcl Message: report_drc -name drc_1 
// Tcl Message: INFO: [Drc 23-27] Running DRC with 2 threads 
// TclEventType: DRC_ADDED
// 'bB' command handler elapsed time: 7 seconds
// [Engine Memory]: 1,949 mb (+66244kb) [00:38:14]
// HMemoryUtils.trashcanNow. Engine heap size: 1,949 MB. GUI used memory: 111 MB. Current time: 1/11/16 12:39:45 PM
dismissDialog("Run DRC"); // co:P (cg:JFrame)
selectTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "NSTD #1 ; Critical Warning ; 2 out of 152 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: tg_compare_error, init_calib_complete.", 4, "Critical Warning", 1, false); // u:aq (JViewport:JComponent, cg:JFrame)
// Device view-level: 4.0
// HMemoryUtils.trashcanNow. Engine heap size: 1,949 MB. GUI used memory: 112 MB. Current time: 1/11/16 12:40:03 PM
// Elapsed time: 15 seconds
selectTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "NSTD #1 ; Critical Warning ; 2 out of 152 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: tg_compare_error, init_calib_complete.", 4, "2 out of 152 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: tg_compare_error, init_calib_complete.", 2, false); // u:aq (JViewport:JComponent, cg:JFrame)
// Device view-level: 4.0
// HMemoryUtils.trashcanNow. Engine heap size: 1,949 MB. GUI used memory: 119 MB. Current time: 1/11/16 12:40:08 PM
expandTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "NSTD #1 ; Critical Warning ; 2 out of 152 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: tg_compare_error, init_calib_complete.", 4); // u:aq (JViewport:JComponent, cg:JFrame)
selectTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "NSTD #1 ; Critical Warning ; 2 out of 152 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: tg_compare_error, init_calib_complete.", 4, "2 out of 152 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: tg_compare_error, init_calib_complete.", 2, false, false, false, false, false, true); // u:aq (JViewport:JComponent, cg:JFrame) - Double Click
// Elapsed time: 26 seconds
expandTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, u_mig_example_top (mig_example_top), Nets (742)]", 11); // aS:be (JViewport:JComponent, cg:JFrame)
expandTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, u_mig_example_top (mig_example_top), Leaf Cells (5)]", 59); // aS:be (JViewport:JComponent, cg:JFrame)
expandTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, u_mig_example_top (mig_example_top), u_axi4_tg_inst (mig_7series_v2_1_axi4_tg)]", 65); // aS:be (JViewport:JComponent, cg:JFrame)
expandTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, u_mig_example_top (mig_example_top), u_mig_7series_0 (mig_7series_0)]", 69); // aS:be (JViewport:JComponent, cg:JFrame)
expandTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, u_mig_example_top (mig_example_top), u_mig_7series_0 (mig_7series_0), Nets (1298)]", 70); // aS:be (JViewport:JComponent, cg:JFrame)
// PAPropertyPanels.initPanels (init_calib_complete) elapsed time: 0.2s
// Elapsed time: 17 seconds
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, u_mig_example_top (mig_example_top), u_mig_7series_0 (mig_7series_0), Nets (1298), init_calib_complete]", 94, false); // aS:be (JViewport:JComponent, cg:JFrame)
// Device view-level: 0.6
// [GUI Memory]: 166 mb (+231kb) [00:39:35]
// [GUI Memory]: 167 mb (+800kb) [00:39:35]
// [GUI Memory]: 167 mb (+480kb) [00:39:35]
expandTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, u_mig_example_top (mig_example_top), u_axi4_tg_inst (mig_7series_v2_1_axi4_tg), Nets (849)]", 66); // aS:be (JViewport:JComponent, cg:JFrame)
// Elapsed time: 11 seconds
expandTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, u_mig_example_top (mig_example_top), u_axi4_tg_inst (mig_7series_v2_1_axi4_tg), traffic_gen_inst (mig_7series_v2_1_tg)]", 197); // aS:be (JViewport:JComponent, cg:JFrame)
// [GUI Memory]: 169 mb (+1579kb) [00:39:54]
expandTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, u_mig_example_top (mig_example_top), u_axi4_tg_inst (mig_7series_v2_1_axi4_tg), traffic_gen_inst (mig_7series_v2_1_tg), Nets (516)]", 198); // aS:be (JViewport:JComponent, cg:JFrame)
// [GUI Memory]: 172 mb (+3072kb) [00:39:56]
expandTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, Nets (650)]", 1); // aS:be (JViewport:JComponent, cg:JFrame)
// Elapsed time: 14 seconds
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, Nets (650), tg_compare_error]", 231, false); // aS:be (JViewport:JComponent, cg:JFrame)
// Device view-level: 4.6
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // g:JideTabbedPane (JPanel:JComponent, cg:JFrame)
// Elapsed time: 13 seconds
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, Nets (650), tg_compare_error]", 231, false); // aS:be (JViewport:JComponent, cg:JFrame)
// HMemoryUtils.trashcanNow. Engine heap size: 1,949 MB. GUI used memory: 135 MB. Current time: 1/11/16 12:42:09 PM
// Device view-level: 4.6
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, Nets (650), tg_compare_error]", 231, false, false, false, false, false, true); // aS:be (JViewport:JComponent, cg:JFrame) - Double Click
// Device view-level: 4.6
selectTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "NSTD #1 ; Critical Warning ; 2 out of 152 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: tg_compare_error, init_calib_complete.", 4, "Critical Warning", 1, false); // u:aq (JViewport:JComponent, cg:JFrame)
// Device view-level: 4.0
selectTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "NSTD #1 ; Critical Warning ; 2 out of 152 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: tg_compare_error, init_calib_complete.", 4, "Critical Warning", 1, false); // u:aq (JViewport:JComponent, cg:JFrame)
// HMemoryUtils.trashcanNow. Engine heap size: 1,949 MB. GUI used memory: 133 MB. Current time: 1/11/16 12:42:13 PM
selectTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "NSTD #1 ; Critical Warning ; 2 out of 152 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: tg_compare_error, init_calib_complete.", 4, "Critical Warning", 1, false, false, false, false, false, true); // u:aq (JViewport:JComponent, cg:JFrame) - Double Click
// [GUI Memory]: 172 mb (+325kb) [00:40:53]
// [GUI Memory]: 174 mb (+1761kb) [00:40:53]
// Device view-level: 4.7
// [GUI Memory]: 178 mb (+4121kb) [00:40:55]
// [GUI Memory]: 179 mb (+883kb) [00:40:55]
// [GUI Memory]: 179 mb (+882kb) [00:40:55]
// [GUI Memory]: 180 mb (+367kb) [00:40:55]
// Elapsed time: 14 seconds
selectMenuItem(RDIResourceCommand.RDICommands_PROPERTIES, "I/O Port Properties..."); // ab:JMenuItem (ag:JPopupMenu, cg:JFrame)
// Run Command: RDIResourceCommand.RDICommands_PROPERTIES
// PAPropertyPanels.initPanels (tg_compare_error) elapsed time: 0.2s
// HMemoryUtils.trashcanNow. Engine heap size: 1,949 MB. GUI used memory: 120 MB. Current time: 1/11/16 12:42:40 PM
// Elapsed time: 12 seconds
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // g:JideTabbedPane (JPanel:JComponent, cg:JFrame)
// TclEventType: TIMING_RESULTS_STALE
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS18 [get_ports tg_compare_error] 
// Elapsed time: 41 seconds
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, Nets (650), update_speed_IBUF]", 247, false); // aS:be (JViewport:JComponent, cg:JFrame)
// Device view-level: 2.9
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // g:JideTabbedPane (JPanel:JComponent, cg:JFrame)
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, Nets (650), tx_stats_toggle_sync_reg]", 245, false); // aS:be (JViewport:JComponent, cg:JFrame)
// Device view-level: 2.9
// HMemoryUtils.trashcanNow. Engine heap size: 1,949 MB. GUI used memory: 133 MB. Current time: 1/11/16 12:43:28 PM
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, Nets (650), update_speed]", 246, false); // aS:be (JViewport:JComponent, cg:JFrame)
// Device view-level: 4.7
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, Nets (650), pause_req_s_IBUF]", 194, false); // aS:be (JViewport:JComponent, cg:JFrame)
// Device view-level: 0.9
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, Nets (650), n_0_enable_address_swap_i_1]", 70, false); // aS:be (JViewport:JComponent, cg:JFrame)
// Device view-level: 4.8
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, Nets (650), activity_flash]", 32, false); // aS:be (JViewport:JComponent, cg:JFrame)
// Device view-level: 4.6
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, u_mig_example_top (mig_example_top), u_mig_7series_0 (mig_7series_0), Nets (1298), ui_clk_sync_rst]", 760, false); // aS:be (JViewport:JComponent, cg:JFrame)
// Device view-level: 0.8
// HMemoryUtils.trashcanNow. Engine heap size: 1,949 MB. GUI used memory: 180 MB. Current time: 1/11/16 12:43:55 PM
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Connectivity", 2); // g:JideTabbedPane (JPanel:JComponent, cg:JFrame)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // g:JideTabbedPane (JPanel:JComponent, cg:JFrame)
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, u_mig_example_top (mig_example_top), u_mig_7series_0 (mig_7series_0), Nets (1298), sys_rst]", 758, false); // aS:be (JViewport:JComponent, cg:JFrame)
// Device view-level: 0.8
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Connectivity", 2); // g:JideTabbedPane (JPanel:JComponent, cg:JFrame)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Power", 3); // g:JideTabbedPane (JPanel:JComponent, cg:JFrame)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // g:JideTabbedPane (JPanel:JComponent, cg:JFrame)
// [GUI Memory]: 181 mb (+1083kb) [00:42:44]
// [GUI Memory]: 183 mb (+1835kb) [00:42:44]
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, u_mig_example_top (mig_example_top), u_mig_7series_0 (mig_7series_0), Nets (1298), ui_clk_sync_rst]", 760, false); // aS:be (JViewport:JComponent, cg:JFrame)
// Device view-level: 0.8
// Elapsed time: 12 seconds
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, Nets (650), gen_tx_data]", 60, false); // aS:be (JViewport:JComponent, cg:JFrame)
// Device view-level: 4.7
// HMemoryUtils.trashcanNow. Engine heap size: 1,949 MB. GUI used memory: 141 MB. Current time: 1/11/16 12:44:27 PM
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, Nets (650), init_calib_complete]", 66, false); // aS:be (JViewport:JComponent, cg:JFrame)
// Device view-level: 4.6
// Elapsed time: 11 seconds
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, Nets (650), sys_clk_p]", 230, false); // aS:be (JViewport:JComponent, cg:JFrame)
// Device view-level: 4.7
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, Nets (650), tg_compare_error]", 231, false); // aS:be (JViewport:JComponent, cg:JFrame)
// Device view-level: 4.6
// [GUI Memory]: 184 mb (+1389kb) [00:43:16]
// [GUI Memory]: 186 mb (+1982kb) [00:43:16]
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "General", 0); // g:JideTabbedPane (JPanel:JComponent, cg:JFrame)
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, Nets (650), tg_compare_error]", 231, false); // aS:be (JViewport:JComponent, cg:JFrame)
// HMemoryUtils.trashcanNow. Engine heap size: 1,949 MB. GUI used memory: 114 MB. Current time: 1/11/16 12:44:50 PM
// Device view-level: 4.6
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, Nets (650), tg_compare_error]", 231, false, false, false, false, false, true); // aS:be (JViewport:JComponent, cg:JFrame) - Double Click
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // g:JideTabbedPane (JPanel:JComponent, cg:JFrame)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Connectivity", 2); // g:JideTabbedPane (JPanel:JComponent, cg:JFrame)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Power", 3); // g:JideTabbedPane (JPanel:JComponent, cg:JFrame)
selectTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "NSTD #1 ; Critical Warning ; 2 out of 152 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: tg_compare_error, init_calib_complete.", 4, "2 out of 152 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: tg_compare_error, init_calib_complete.", 2, false); // u:aq (JViewport:JComponent, cg:JFrame)
// Device view-level: 4.0
// HMemoryUtils.trashcanNow. Engine heap size: 1,949 MB. GUI used memory: 119 MB. Current time: 1/11/16 12:45:03 PM
// Device view-level: 4.7
// HMemoryUtils.trashcanNow. Engine heap size: 1,949 MB. GUI used memory: 112 MB. Current time: 1/11/16 12:45:06 PM
selectMenuItem(RDIResourceCommand.RDICommands_PROPERTIES, "I/O Port Properties..."); // ab:JMenuItem (ag:JPopupMenu, cg:JFrame)
// Run Command: RDIResourceCommand.RDICommands_PROPERTIES
selectTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "NSTD #1 ; Critical Warning ; 2 out of 152 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: tg_compare_error, init_calib_complete.", 4, "Critical Warning", 1, false); // u:aq (JViewport:JComponent, cg:JFrame)
// Device view-level: 4.0
// Device view-level: 4.7
// HMemoryUtils.trashcanNow. Engine heap size: 1,949 MB. GUI used memory: 119 MB. Current time: 1/11/16 12:45:16 PM
selectMenuItem(RDIResourceCommand.RDICommands_PROPERTIES, "I/O Port Properties..."); // ab:JMenuItem (ag:JPopupMenu, cg:JFrame)
// Run Command: RDIResourceCommand.RDICommands_PROPERTIES
// Elapsed time: 12 seconds
selectButton(RDIResource.PropertiesView_PREVIOUS_OBJECT, "Properties_backward"); // v:JideButton (CommandBar:DockableBar, cg:JFrame)
// Device view-level: 4.0
// Elapsed time: 14 seconds
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, Nets (650), gen_tx_data_IBUF]", 61, false); // aS:be (JViewport:JComponent, cg:JFrame)
// Device view-level: 1.6
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, Nets (650), gen_tx_data_IBUF]", 61, false, false, false, false, true, false); // aS:be (JViewport:JComponent, cg:JFrame) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_PROPERTIES, "Net Properties..."); // ab:JMenuItem (ag:JPopupMenu, cg:JFrame)
// Run Command: RDIResourceCommand.RDICommands_PROPERTIES
// HMemoryUtils.trashcanNow. Engine heap size: 1,949 MB. GUI used memory: 123 MB. Current time: 1/11/16 12:45:47 PM
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // g:JideTabbedPane (JPanel:JComponent, cg:JFrame)
collapseTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, Nets (650)]", 1); // aS:be (JViewport:JComponent, cg:JFrame)
expandTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[kc705_ethernet_rgmii_example_design, Leaf Cells (260)]", 2); // aS:be (JViewport:JComponent, cg:JFrame)
// Elapsed time: 25 seconds
selectTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "RTRES #1 ; Critical Warning ; 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.", 13, "Critical Warning", 1, false); // u:aq (JViewport:JComponent, cg:JFrame)
// Device view-level: 0.7
expandTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "RTRES #1 ; Critical Warning ; 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.", 13); // u:aq (JViewport:JComponent, cg:JFrame)
selectTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "RTRES #1 ; Critical Warning ; 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.", 13, "Critical Warning", 1, false, false, false, false, false, true); // u:aq (JViewport:JComponent, cg:JFrame) - Double Click
selectTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "NSTD #1 ; Critical Warning ; 2 out of 152 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: tg_compare_error, init_calib_complete.", 4, "NSTD #1", 0, false); // u:aq (JViewport:JComponent, cg:JFrame)
// Device view-level: 4.0
// HMemoryUtils.trashcanNow. Engine heap size: 1,949 MB. GUI used memory: 131 MB. Current time: 1/11/16 12:46:37 PM
// Elapsed time: 15 seconds
selectTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "UCIO #1 ; Critical Warning ; 2 out of 152 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: tg_compare_error, init_calib_complete.", 6, "Critical Warning", 1, false); // u:aq (JViewport:JComponent, cg:JFrame)
// Device view-level: 4.0
selectTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "UCIO #1 ; Critical Warning ; 2 out of 152 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: tg_compare_error, init_calib_complete.", 6, "2 out of 152 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: tg_compare_error, init_calib_complete.", 2, false); // u:aq (JViewport:JComponent, cg:JFrame)
expandTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "UCIO #1 ; Critical Warning ; 2 out of 152 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: tg_compare_error, init_calib_complete.", 6); // u:aq (JViewport:JComponent, cg:JFrame)
selectTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "UCIO #1 ; Critical Warning ; 2 out of 152 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: tg_compare_error, init_calib_complete.", 6, "2 out of 152 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: tg_compare_error, init_calib_complete.", 2, false, false, false, false, false, true); // u:aq (JViewport:JComponent, cg:JFrame) - Double Click
selectTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "NSTD #1 ; Critical Warning ; 2 out of 152 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: tg_compare_error, init_calib_complete.", 4, "2 out of 152 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: tg_compare_error, init_calib_complete.", 2, false); // u:aq (JViewport:JComponent, cg:JFrame)
// HMemoryUtils.trashcanNow. Engine heap size: 1,949 MB. GUI used memory: 162 MB. Current time: 1/11/16 12:46:53 PM
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager]", 0, true); // w:X (v:w, cg:JFrame) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_PROJECT_MANAGER
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_example_design.xdc", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
// Elapsed time: 94 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 2, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (UCIO-1) Unconstrained Logical Port - 2 out of 152 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: tg_compare_error, init_calib_complete.. ]", 4, false); // S:k (JViewport:JComponent, cg:JFrame)
// Elapsed time: 37 seconds
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 123, 236); // aU:J (JPanel:JComponent, cg:JFrame)
// Elapsed time: 38 seconds
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // w:X (v:w, cg:JFrame)
// Elapsed time: 257 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design]", 19, true, false, false, false, true, false); // w:X (v:w, cg:JFrame) - Popup Trigger - Node
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // g:JideTabbedPane (JPanel:JComponent, cg:JFrame)
selectMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // V:JideMenu (CommandMenuBar:CommandBar, cg:JFrame)
dismissMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // V:JideMenu (CommandMenuBar:CommandBar, cg:JFrame)
selectMenu(RDIResource.MainWinMenuMgr_LAYOUT, "Layout"); // V:JideMenu (CommandMenuBar:CommandBar, cg:JFrame)
dismissMenu(RDIResource.MainWinMenuMgr_LAYOUT, "Layout"); // V:JideMenu (CommandMenuBar:CommandBar, cg:JFrame)
selectMenu(PAResourceItoN.MainMenuMgr_VIEW, "View"); // V:JideMenu (CommandMenuBar:CommandBar, cg:JFrame)
dismissMenu(PAResourceItoN.MainMenuMgr_VIEW, "View"); // V:JideMenu (CommandMenuBar:CommandBar, cg:JFrame)
selectMenu(PAResourceItoN.MainMenuMgr_HELP, "Help"); // V:JideMenu (CommandMenuBar:CommandBar, cg:JFrame)
dismissMenu(PAResourceItoN.MainMenuMgr_HELP, "Help"); // V:JideMenu (CommandMenuBar:CommandBar, cg:JFrame)
selectMenu(PAResourceItoN.MainMenuMgr_VIEW, "View"); // V:JideMenu (CommandMenuBar:CommandBar, cg:JFrame)
dismissMenu(PAResourceItoN.MainMenuMgr_VIEW, "View"); // V:JideMenu (CommandMenuBar:CommandBar, cg:JFrame)
selectMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // V:JideMenu (CommandMenuBar:CommandBar, cg:JFrame)
dismissMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // V:JideMenu (CommandMenuBar:CommandBar, cg:JFrame)
selectMenu(RDIResource.MainWinMenuMgr_LAYOUT, "Layout"); // V:JideMenu (CommandMenuBar:CommandBar, cg:JFrame)
selectMenuItem(RDIResource.MainWinMenuMgr_LOAD, "Default Layout"); // ab:JMenuItem (JPopupMenu:JComponent, cg:JFrame)
dismissMenu(RDIResource.MainWinMenuMgr_LAYOUT, "Layout"); // V:JideMenu (CommandMenuBar:CommandBar, cg:JFrame)
// [GUI Memory]: 187 mb (+1717kb) [00:53:15]
// [GUI Memory]: 190 mb (+2920kb) [00:53:15]
// [GUI Memory]: 196 mb (+6173kb) [00:53:22]
// Elapsed time: 22 seconds
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "General", 0); // g:JideTabbedPane (JPanel:JComponent, cg:JFrame)
// Elapsed time: 14 seconds
selectMenu(PAResourceItoN.MainMenuMgr_VIEW, "View"); // V:JideMenu (CommandMenuBar:CommandBar, cg:JFrame)
dismissMenu(PAResourceItoN.MainMenuMgr_VIEW, "View"); // V:JideMenu (CommandMenuBar:CommandBar, cg:JFrame)
selectMenu(RDIResource.MainWinMenuMgr_LAYOUT, "Layout"); // V:JideMenu (CommandMenuBar:CommandBar, cg:JFrame)
dismissMenu(RDIResource.MainWinMenuMgr_LAYOUT, "Layout"); // V:JideMenu (CommandMenuBar:CommandBar, cg:JFrame)
selectMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // V:JideMenu (CommandMenuBar:CommandBar, cg:JFrame)
// [GUI Memory]: 197 mb (+717kb) [00:53:55]
selectMenuItem(PAResourceCommand.PACommandNames_DESIGN_RUNS_WINDOW, "Design Runs"); // ab:JMenuItem (JPopupMenu:JComponent, cg:JFrame)
dismissMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // V:JideMenu (CommandMenuBar:CommandBar, cg:JFrame)
// Run Command: PAResourceCommand.PACommandNames_DESIGN_RUNS_WINDOW
expandTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "mig_7series_0_synth_1 ; mig_7series_0 ;  ;  ;  ;  ;  ;  ; 5.815996170043945 ; 2.2342984676361084 ; 0.11235955357551575 ; 0.0 ; Mon Jan 11 12:01:59 PST 2016 ; 00:02:46 ; synth_design Complete! ; 100 ; Vivado Synthesis Defaults (Vivado Synthesis 2014) ; xc7k325tffg900-2 ; Vivado Synthesis Defaults", 3); // Y:aq (JViewport:JComponent, cg:JFrame)
// [GUI Memory]: 199 mb (+2853kb) [00:53:59]
expandTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "axi_interconnect_0_synth_1 ; axi_interconnect_0 ;  ;  ;  ;  ;  ;  ; 0.20363099873065948 ; 0.08464179933071136 ; 0.0 ; 0.0 ; Mon Jan 04 09:36:02 PST 2016 ; 00:00:00 ; Synthesis Out-of-date ; 100 ; Vivado Synthesis Defaults (Vivado Synthesis 2014) ; xc7k325tffg900-2 ; Vivado Synthesis Defaults", 5); // Y:aq (JViewport:JComponent, cg:JFrame)
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "axi_dma_0_synth_1 ; axi_dma_0 ;  ;  ;  ;  ;  ;  ; 1.307654619216919 ; 0.9006379246711731 ; 0.449438214302063 ; 0.0 ; Mon Jan 04 09:36:02 PST 2016 ; 00:00:00 ; Synthesis Out-of-date ; 100 ; Vivado Synthesis Defaults (Vivado Synthesis 2014) ; xc7k325tffg900-2 ; Vivado Synthesis Defaults", 7, "axi_dma_0_synth_1", 0, true); // Y:aq (JViewport:JComponent, cg:JFrame) - Node
// [GUI Memory]: 201 mb (+1269kb) [00:54:01]
// [GUI Memory]: 201 mb (+450kb) [00:54:02]
// [GUI Memory]: 203 mb (+2013kb) [00:54:02]
// [GUI Memory]: 206 mb (+3020kb) [00:54:02]
// [GUI Memory]: 208 mb (+2013kb) [00:54:02]
// [GUI Memory]: 210 mb (+2015kb) [00:54:02]
// [GUI Memory]: 218 mb (+8570kb) [00:54:08]
// Elapsed time: 12 seconds
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "IP Sources", 1); // g:JideTabbedPane (I:aC, cg:JFrame)
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Compile Order", 3); // g:JideTabbedPane (I:aC, cg:JFrame)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // u:k (w:JPanel, cg:JFrame)
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "IP Sources", 1); // g:JideTabbedPane (I:aC, cg:JFrame)
selectButton(RDIResource.PropertiesView_AUTOMATICALLY_UPDATE, "Properties_autoupdate"); // r:JideToggleButton (CommandBar:DockableBar, cg:JFrame): FALSE
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Options", 2); // g:JideTabbedPane (JPanel:JComponent, cg:JFrame)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // g:JideTabbedPane (JPanel:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 2, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 2, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 2, false, false, false, false, false, true); // S:k (JViewport:JComponent, cg:JFrame) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 2, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 2, false, false, false, false, false, true); // S:k (JViewport:JComponent, cg:JFrame) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (UCIO-1) Unconstrained Logical Port - 2 out of 152 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: tg_compare_error, init_calib_complete.. ]", 4, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (UCIO-1) Unconstrained Logical Port - 2 out of 152 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: tg_compare_error, init_calib_complete.. ]", 4, false, false, false, false, false, true); // S:k (JViewport:JComponent, cg:JFrame) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream]", 1, true); // S:k (JViewport:JComponent, cg:JFrame) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 2, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Messages", 5); // g:JideTabbedPane (JPanel:JComponent, cg:JFrame)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Reports", 4); // g:JideTabbedPane (JPanel:JComponent, cg:JFrame)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // g:JideTabbedPane (JPanel:JComponent, cg:JFrame)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "General", 0); // g:JideTabbedPane (JPanel:JComponent, cg:JFrame)
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // g:JideTabbedPane (I:aC, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 2, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 2, false, false, false, false, false, true); // S:k (JViewport:JComponent, cg:JFrame) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 2, false, false, false, false, true, false); // S:k (JViewport:JComponent, cg:JFrame) - Popup Trigger
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 2, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 2, false, false, false, false, false, true); // S:k (JViewport:JComponent, cg:JFrame) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 2, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 2, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 2, false, false, false, false, false, true); // S:k (JViewport:JComponent, cg:JFrame) - Double Click
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation]", 31, true); // w:X (v:w, cg:JFrame) - Node
// Run Command: PAResourceCommand.PACommandNames_SHOW_IMPLEMENTED_DESIGN
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis]", 16, true); // w:X (v:w, cg:JFrame) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis]", 16, true); // w:X (v:w, cg:JFrame) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis]", 16, true); // w:X (v:w, cg:JFrame) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis]", 16, true); // w:X (v:w, cg:JFrame) - Node
// [Engine Memory]: 1,956 mb (+7225kb) [00:55:05]
// [GUI Memory]: 223 mb (+5635kb) [00:55:10]
selectTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "NSTD #1 ; Critical Warning ; 2 out of 152 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: tg_compare_error, init_calib_complete.", 4, "2 out of 152 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: tg_compare_error, init_calib_complete.", 2, false); // u:aq (JViewport:JComponent, cg:JFrame)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Details", 1); // g:JideTabbedPane (JPanel:JComponent, cg:JFrame)
// Device view-level: 4.7
// HMemoryUtils.trashcanNow. Engine heap size: 1,956 MB. GUI used memory: 181 MB. Current time: 1/11/16 12:56:47 PM
selectMenuItem(RDIResourceCommand.RDICommands_PROPERTIES, "I/O Port Properties..."); // ab:JMenuItem (ag:JPopupMenu, cg:JFrame)
// Run Command: RDIResourceCommand.RDICommands_PROPERTIES
// TclEventType: SIGNAL_MODIFY
// [GUI Memory]: 229 mb (+5856kb) [00:55:36]
// HMemoryUtils.trashcanNow. Engine heap size: 1,956 MB. GUI used memory: 151 MB. Current time: 1/11/16 12:57:07 PM
// Tcl Message: set_property IOSTANDARD LVCMOS18 [get_ports tg_compare_error] 
// Elapsed time: 32 seconds
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Configure", 2); // g:JideTabbedPane (JPanel:JComponent, cg:JFrame)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Power", 3); // g:JideTabbedPane (JPanel:JComponent, cg:JFrame)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Configure", 2); // g:JideTabbedPane (JPanel:JComponent, cg:JFrame)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // g:JideTabbedPane (JPanel:JComponent, cg:JFrame)
selectTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "NSTD #1 ; Critical Warning ; 2 out of 152 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: tg_compare_error, init_calib_complete.", 4, "NSTD #1", 0, false); // u:aq (JViewport:JComponent, cg:JFrame)
// Device view-level: 4.0
// Device view-level: 4.7
// HMemoryUtils.trashcanNow. Engine heap size: 1,956 MB. GUI used memory: 180 MB. Current time: 1/11/16 12:57:36 PM
selectMenuItem(RDIResourceCommand.RDICommands_PROPERTIES, "I/O Port Properties..."); // ab:JMenuItem (ag:JPopupMenu, cg:JFrame)
// Run Command: RDIResourceCommand.RDICommands_PROPERTIES
// HMemoryUtils.trashcanNow. Engine heap size: 1,956 MB. GUI used memory: 158 MB. Current time: 1/11/16 12:57:38 PM
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS18 [get_ports init_calib_complete] 
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: set_property IS_LOC_FIXED 1 [get_ports init_calib_complete] 
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: set_property IS_LOC_FIXED 0 [get_ports init_calib_complete] 
// Elapsed time: 27 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 46, false); // w:X (v:w, cg:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// aR:ae (cg:JFrame): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:ae)
// co:P (cg:JFrame):  Save Constraints : addNotify
dismissDialog("Save Project"); // aR:ae (cg:JFrame)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_SAVE
// Tcl Message: save_constraints 
// an:bF (cg:JFrame): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a:JButton (JPanel:JComponent, an:bF)
// 'bJ' command handler elapsed time: 5 seconds
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // an:bF (cg:JFrame)
dismissDialog("Synthesis is Out-of-date"); // an:bF (cg:JFrame)
// Tcl Message: reset_run synth_1 
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// HMemoryUtils.trashcanNow. Engine heap size: 1,956 MB. GUI used memory: 163 MB. Current time: 1/11/16 12:58:11 PM
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream 
// Tcl Message: INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/kc705_ethernet_rgmii.xci INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/kc705_ethernet_rgmii.xci 
// Tcl Message: [Mon Jan 11 12:58:11 2016] Launched synth_1... Run output will be captured here: D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/synth_1/runme.log [Mon Jan 11 12:58:11 2016] Launched impl_1... Run output will be captured here: D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/runme.log 
// HMemoryUtils.trashcanNow. Engine heap size: 1,956 MB. GUI used memory: 148 MB. Current time: 1/11/16 12:58:14 PM
// TclEventType: RUN_COMPLETED
// [Engine Memory]: 1,961 mb (+5152kb) [00:57:45]
// [Engine Memory]: 1,967 mb (+5767kb) [00:57:46]
// Elapsed time: 65 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Implementation Settings]", 32, false); // w:X (v:w, cg:JFrame)
// Run Command: PAResourceCommand.PACommandNames_IMPL_SETTINGS
// Project Settings: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 1,967 MB. GUI used memory: 156 MB. Current time: 1/11/16 12:59:17 PM
// TclEventType: RUN_STEP_COMPLETED
// az:a (cg:JFrame): Launch Run Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // i:a (JPanel:JComponent, az:a)
dismissDialog("Launch Run Critical Messages"); // az:a (cg:JFrame)
selectButton("OK", "OK"); // JButton:AbstractButton (ButtonPanel:JPanel, k:bo)
dismissDialog("Project Settings"); // k:bo (cg:JFrame)
selectTab(PAResourceItoN.LogView_TABBED_PANE, (HResource) null, "Synthesis", 0); // g:JideTabbedPane (k:aC, cg:JFrame)
selectTab(PAResourceItoN.LogView_TABBED_PANE, (HResource) null, "Implementation", 1); // g:JideTabbedPane (k:aC, cg:JFrame)
selectTab(PAResourceItoN.LogView_TABBED_PANE, (HResource) null, "Simulation", 2); // g:JideTabbedPane (k:aC, cg:JFrame)
selectTab(PAResourceItoN.LogView_TABBED_PANE, (HResource) null, "Implementation", 1); // g:JideTabbedPane (k:aC, cg:JFrame)
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Implementation Settings]", 32, false); // w:X (v:w, cg:JFrame)
// Run Command: PAResourceCommand.PACommandNames_IMPL_SETTINGS
selectButton("OK", "OK"); // JButton:AbstractButton (ButtonPanel:JPanel, k:bo)Project Settings: addNotify
// Elapsed time: 13 seconds
selectButton("Bitstream", "Bitstream"); // JideButton:JButton (ScrollableButtonPanel:ButtonPanel, k:bo)
selectButton("IP", "IP"); // JideButton:JButton (ScrollableButtonPanel:ButtonPanel, k:bo)
selectButton("Synthesis", "Synthesis"); // JideButton:JButton (ScrollableButtonPanel:ButtonPanel, k:bo)
selectButton("CANCEL", "Cancel"); // JButton:AbstractButton (ButtonPanel:JPanel, k:bo)
dismissDialog("Project Settings"); // k:bo (cg:JFrame)
selectMenu(RDIResource.MainWinMenuMgr_LAYOUT, "Layout"); // V:JideMenu (CommandMenuBar:CommandBar, cg:JFrame)
selectMenuItem(RDIResource.MainWinMenuMgr_LOAD, "I/O Planning"); // ab:JMenuItem (JPopupMenu:JComponent, cg:JFrame)
dismissMenu(RDIResource.MainWinMenuMgr_LAYOUT, "Layout"); // V:JideMenu (CommandMenuBar:CommandBar, cg:JFrame)
// Package: addNotify
// [Engine Memory]: 1,967 mb (+724kb) [00:58:43]
// [Engine Memory]: 1,969 mb (+2052kb) [00:58:43]
// [Engine Memory]: 1,970 mb (+1019kb) [00:58:43]
// [Engine Memory]: 1,972 mb (+2215kb) [00:58:43]
// [Engine Memory]: 1,974 mb (+1437kb) [00:58:43]
// HMemoryUtils.trashcanNow. Engine heap size: 1,974 MB. GUI used memory: 154 MB. Current time: 1/11/16 1:00:17 PM
// [Engine Memory]: 1,975 mb (+1798kb) [00:58:47]
// Elapsed time: 52 seconds
selectMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // V:JideMenu (CommandMenuBar:CommandBar, cg:JFrame)
dismissMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // V:JideMenu (CommandMenuBar:CommandBar, cg:JFrame)
selectMenu(RDIResource.MainWinMenuMgr_LAYOUT, "Layout"); // V:JideMenu (CommandMenuBar:CommandBar, cg:JFrame)
dismissMenu(RDIResource.MainWinMenuMgr_LAYOUT, "Layout"); // V:JideMenu (CommandMenuBar:CommandBar, cg:JFrame)
// TclEventType: RUN_FAILED
// N:an (cg:JFrame): Bitstream Generation Failed: addNotify
// Elapsed time: 269 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, N:an)
// Run Command: PAResourceCommand.PACommandNames_LOG_WINDOW
dismissDialog("Bitstream Generation Failed"); // N:an (cg:JFrame)
selectTab((HResource) null, (HResource) null, "I/O Ports", 6); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, cg:JFrame)
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "init_calib_complete ; Output ;  ;  ;  ; G25 ; false ; 16 ; LVCMOS18 ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 133, "false", 6, false); // p:aq (JViewport:JComponent, cg:JFrame)
selectCheckBox((HResource) null, (String) null, true); // h:JCheckBox (p:aq, cg:JFrame): TRUE
// da:ae (cg:JFrame): Design Modified on Disk: addNotify
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // a:JButton (JPanel:JComponent, da:ae)
// co:P (cg:JFrame):  Reloading : addNotify
dismissDialog("Design Modified on Disk"); // da:ae (cg:JFrame)
// Tcl Message: refresh_design 
// TclEventType: DESIGN_REFRESH
// [Engine Memory]: 2,012 mb (+38129kb) [01:04:24]
// [Engine Memory]: 2,013 mb (+1126kb) [01:04:24]
// [Engine Memory]: 2,013 mb (+61kb) [01:04:24]
// HMemoryUtils.trashcanNow. Engine heap size: 2,013 MB. GUI used memory: 141 MB. Current time: 1/11/16 1:05:55 PM
// Engine heap size: 2,013 MB. GUI used memory: 143 MB. Current time: 1/11/16 1:05:55 PM
// [Engine Memory]: 2,013 mb (+131kb) [01:04:25]
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: DCI_CASCADE_NEW
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// Elapsed time: 17 seconds
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a:JButton (JPanel:JComponent, co:P)
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, false); // h:JCheckBox (JPanel:JComponent, cg:JFrame): FALSE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: TIMING_RESULTS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (RTRES-1) Backbone resources - 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.. ]", 2, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (RTRES-1) Backbone resources - 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.. ]", 2, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (RTRES-1) Backbone resources - 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.. ]", 2, false, false, false, false, false, true); // S:k (JViewport:JComponent, cg:JFrame) - Double Click
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,013 MB. GUI used memory: 99 MB. Current time: 1/11/16 1:06:24 PM
// Xgd.load filename: C:/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/kintex7/xc7k325t/xc7k325t.xgd; ZipEntry: xc7k325t_detail.xgd elapsed time: 0.5s
// Package: addNotify
// Device: addNotify
// Tcl Message: INFO: [Netlist 29-17] Analyzing 971 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2014.2 
// Tcl Message: Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/dcp/kc705_ethernet_rgmii_example_design_early.xdc] Finished Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/dcp/kc705_ethernet_rgmii_example_design_early.xdc] Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/dcp/kc705_ethernet_rgmii_example_design.xdc] 
// Tcl Message: INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:137] INFO: [Timing 38-2] Deriving generated clocks [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:137] 
// Tcl Message: get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2358.406 ; gain = 0.000 
// Tcl Message: Finished Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/dcp/kc705_ethernet_rgmii_example_design.xdc] Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/dcp/kc705_ethernet_rgmii_example_design_late.xdc] 
// Tcl Message: INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'kc705_ethernet_rgmii_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/synth/kc705_ethernet_rgmii_clocks.xdc:30] 
// Tcl Message: Finished Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/dcp/kc705_ethernet_rgmii_example_design_late.xdc] Reading XDEF placement. Reading XDEF routing. 
// Tcl Message: Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2358.406 ; gain = 0.000 
// Tcl Message: Restoring placement. Restored 6041 out of 6041 XDEF sites from archive | CPU: 8.000000 secs | Memory: 0.000000 MB | 
// RouteApi.initDelayMediator elapsed time: 0.2s
// Tcl Message: refresh_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:35 . Memory (MB): peak = 2358.406 ; gain = 30.027 
dismissDialog("Reloading"); // co:P (cg:JFrame)
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi.loadEngineXgd elapsed time: 4.7s
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (32) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 13); // p:aq (JViewport:JComponent, cg:JFrame)
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "init_calib_complete ; Output ;  ;  ;  ; G25 ; false ; 16 ; LVCMOS18 ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 28, "false", 6, false); // p:aq (JViewport:JComponent, cg:JFrame)
selectCheckBox((HResource) null, (String) null, true); // h:JCheckBox (p:aq, cg:JFrame): TRUE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: set_property is_loc_fixed true [get_ports [list  init_calib_complete]] 
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "tg_compare_error ; Output ;  ;  ;  ; G30 ; false ; 16 ; LVCMOS18 ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 41, "false", 6, false); // p:aq (JViewport:JComponent, cg:JFrame)
selectCheckBox((HResource) null, (String) null, true); // h:JCheckBox (p:aq, cg:JFrame): TRUE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: set_property is_loc_fixed true [get_ports [list  tg_compare_error]] 
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (RTRES-1) Backbone resources - 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.. ]", 2, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (RTRES-1) Backbone resources - 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.. ]", 2, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (RTRES-1) Backbone resources - 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.. ]", 2, false, false, false, false, false, true); // S:k (JViewport:JComponent, cg:JFrame) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (RTRES-1) Backbone resources - 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.. ]", 2, false, false, false, false, true, false); // S:k (JViewport:JComponent, cg:JFrame) - Popup Trigger
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (RTRES-1) Backbone resources - 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.. ]", 2, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (RTRES-1) Backbone resources - 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.. ]", 2, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (RTRES-1) Backbone resources - 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.. ]", 2, false, false, false, false, false, true); // S:k (JViewport:JComponent, cg:JFrame) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (UCIO-1) Unconstrained Logical Port - 2 out of 152 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: tg_compare_error, init_calib_complete.. ]", 3, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation]", 31, true); // w:X (v:w, cg:JFrame) - Node
// aR:ae (cg:JFrame): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, aR:ae)
dismissDialog("Save Project"); // aR:ae (cg:JFrame)
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation]", 31); // w:X (v:w, cg:JFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Implemented Design]", 34, true); // w:X (v:w, cg:JFrame) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation]", 31, true); // w:X (v:w, cg:JFrame) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (UCIO-1) Unconstrained Logical Port - 2 out of 152 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: tg_compare_error, init_calib_complete.. ]", 3, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (UCIO-1) Unconstrained Logical Port - 2 out of 152 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: tg_compare_error, init_calib_complete.. ]", 3, false, false, false, false, false, true); // S:k (JViewport:JComponent, cg:JFrame) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (UCIO-1) Unconstrained Logical Port - 2 out of 152 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: tg_compare_error, init_calib_complete.. ]", 3, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (UCIO-1) Unconstrained Logical Port - 2 out of 152 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: tg_compare_error, init_calib_complete.. ]", 3, false, false, false, false, false, true); // S:k (JViewport:JComponent, cg:JFrame) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (UCIO-1) Unconstrained Logical Port - 2 out of 152 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: tg_compare_error, init_calib_complete.. ]", 3, false, false, false, false, true, false); // S:k (JViewport:JComponent, cg:JFrame) - Popup Trigger
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (UCIO-1) Unconstrained Logical Port - 2 out of 152 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: tg_compare_error, init_calib_complete.. ]", 3, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (UCIO-1) Unconstrained Logical Port - 2 out of 152 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: tg_compare_error, init_calib_complete.. ]", 3, false, false, false, false, false, true); // S:k (JViewport:JComponent, cg:JFrame) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (UCIO-1) Unconstrained Logical Port - 2 out of 152 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: tg_compare_error, init_calib_complete.. ]", 3, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (RTRES-1) Backbone resources - 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.. ]", 2, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (RTRES-1) Backbone resources - 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.. ]", 2, false, false, false, false, true, false); // S:k (JViewport:JComponent, cg:JFrame) - Popup Trigger
// [GUI Memory]: 229 mb (+322kb) [01:09:30]
// Elapsed time: 324 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (UCIO-1) Unconstrained Logical Port - 2 out of 152 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: tg_compare_error, init_calib_complete.. ]", 3, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "tg_compare_error ; Output ;  ;  ;  ; G30 ; true ; 16 ; LVCMOS18 ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 41, "true", 6, false); // p:aq (JViewport:JComponent, cg:JFrame)
selectCheckBox((HResource) null, (String) null, false); // h:JCheckBox (p:aq, cg:JFrame): FALSE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: set_property is_loc_fixed false [get_ports [list  tg_compare_error]] 
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "init_calib_complete ; Output ;  ;  ;  ; G25 ; true ; 16 ; LVCMOS18 ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 28, "true", 6, false); // p:aq (JViewport:JComponent, cg:JFrame)
selectCheckBox((HResource) null, (String) null, false); // h:JCheckBox (p:aq, cg:JFrame): FALSE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: set_property is_loc_fixed false [get_ports [list  init_calib_complete]] 
// [GUI Memory]: 230 mb (+1049kb) [01:11:45]
// [GUI Memory]: 230 mb (+165kb) [01:13:05]
// Elapsed time: 90 seconds
selectTreeTableHeader(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Site", 5); // p:aq (JViewport:JComponent, cg:JFrame)
selectTreeTableHeader(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Site", 5); // p:aq (JViewport:JComponent, cg:JFrame)
// [GUI Memory]: 231 mb (+441kb) [01:13:59]
// Elapsed time: 49 seconds
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "glbl_rst ; Input ;  ;  ;  ; AB7 ; true ; 34 ; LVCMOS15 ; 1.5 ;  ;  ;  ; NONE ; NONE ; ", 26, (String) null, 4, false); // p:aq (JViewport:JComponent, cg:JFrame)
// Elapsed time: 18 seconds
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "pause_req_s ; Input ;  ;  ;  ; AB12 ; true ; 33 ; LVCMOS15 ; 1.5 ;  ;  ;  ; NONE ; NONE ; ", 31, (String) null, 4, false); // p:aq (JViewport:JComponent, cg:JFrame)
// [GUI Memory]: 232 mb (+1609kb) [01:14:17]
// [GUI Memory]: 233 mb (+253kb) [01:14:23]
// Elapsed time: 12 seconds
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "gen_tx_data ; Input ;  ;  ;  ; W29 ; true ; 13 ; LVCMOS25 ; 2.5 ;  ;  ;  ; NONE ; NONE ; ", 25, "W29", 5, false); // p:aq (JViewport:JComponent, cg:JFrame)
// [GUI Memory]: 233 mb (+866kb) [01:14:30]
// [GUI Memory]: 236 mb (+2287kb) [01:14:33]
// [GUI Memory]: 237 mb (+1593kb) [01:14:38]
// [GUI Memory]: 238 mb (+585kb) [01:14:49]
// [GUI Memory]: 238 mb (+266kb) [01:15:08]
// [GUI Memory]: 238 mb (+368kb) [01:16:22]
// Elapsed time: 119 seconds
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "init_calib_complete ; Output ;  ;  ;  ; G25 ; false ; 16 ; LVCMOS18 ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 28, "G25", 5, false); // p:aq (JViewport:JComponent, cg:JFrame)
// TclEventType: LOC_CONSTRAINT_REMOVE
// [GUI Memory]: 238 mb (+274kb) [01:16:43]
// TclEventType: LOC_CONSTRAINT_ADD
// [GUI Memory]: 239 mb (+988kb) [01:16:43]
// [GUI Memory]: 240 mb (+990kb) [01:16:43]
// Elapsed time: 13 seconds
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "tg_compare_error ; Output ;  ;  ;  ; G30 ; false ; 16 ; LVCMOS18 ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 41, "G30", 5, false); // p:aq (JViewport:JComponent, cg:JFrame)
// Tcl Message: startgroup 
// Tcl Message: set_property package_pin G19 [get_ports init_calib_complete] 
// Tcl Message: endgroup 
// [GUI Memory]: 242 mb (+2001kb) [01:16:57]
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// Elapsed time: 15 seconds
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "init_calib_complete ; Output ;  ;  ;  ; G19 ; true ; 17 ; LVCMOS18 ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 28, "LVCMOS18", 8, false); // p:aq (JViewport:JComponent, cg:JFrame)
// Tcl Message: startgroup 
// Tcl Message: set_property package_pin E19 [get_ports tg_compare_error] 
// Tcl Message: endgroup 
// TclEventType: SIGNAL_MODIFY
// Elapsed time: 16 seconds
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "tg_compare_error ; Output ;  ;  ;  ; E19 ; true ; 17 ; LVCMOS18 ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 41, "LVCMOS18", 8, false); // p:aq (JViewport:JComponent, cg:JFrame)
// Tcl Message: set_property iostandard LVCMOS25 [get_ports [list init_calib_complete]] 
// [GUI Memory]: 243 mb (+641kb) [01:17:15]
// [Engine Memory]: 2,014 mb (+815kb) [01:17:15]
// [Engine Memory]: 2,014 mb (+36kb) [01:17:15]
// [Engine Memory]: 2,014 mb (+12kb) [01:17:29]
// [Engine Memory]: 2,014 mb (+147kb) [01:17:35]
// [Engine Memory]: 2,014 mb (+376kb) [01:17:45]
// [GUI Memory]: 245 mb (+2430kb) [01:18:46]
// TclEventType: SIGNAL_MODIFY
// Elapsed time: 93 seconds
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "tg_compare_error ; Output ;  ;  ;  ; E19 ; true ; 17 ; LVCMOS25 ; 2.5 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 41, "2.5", 9, false); // p:aq (JViewport:JComponent, cg:JFrame)
// Tcl Message: set_property iostandard LVCMOS25 [get_ports [list tg_compare_error]] 
// [Engine Memory]: 2,017 mb (+3145kb) [01:18:59]
// [GUI Memory]: 245 mb (+52kb) [01:19:01]
// Elapsed time: 30 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (RTRES-1) Backbone resources - 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.. ]", 2, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (RTRES-1) Backbone resources - 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.. ]", 2, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (RTRES-1) Backbone resources - 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.. ]", 2, false, false, false, false, false, true); // S:k (JViewport:JComponent, cg:JFrame) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (RTRES-1) Backbone resources - 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.. ]", 2, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (RTRES-1) Backbone resources - 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.. ]", 2, false, false, false, false, true, false); // S:k (JViewport:JComponent, cg:JFrame) - Popup Trigger
// [GUI Memory]: 246 mb (+998kb) [01:19:58]
// [Engine Memory]: 2,018 mb (+241kb) [01:19:58]
// Elapsed time: 28 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 34, false); // w:X (v:w, cg:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// aR:ae (cg:JFrame): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:ae)
// co:P (cg:JFrame):  Save Constraints : addNotify
dismissDialog("Save Project"); // aR:ae (cg:JFrame)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_SAVE
// [Engine Memory]: 2,018 mb (+278kb) [01:20:03]
// TclEventType: FILESET_TARGET_UCF_CHANGE
// Tcl Message: save_constraints 
// an:bF (cg:JFrame): Implementation is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a:JButton (JPanel:JComponent, an:bF)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// 'bJ' command handler elapsed time: 4 seconds
// Tcl Message: reset_run impl_1 
dismissDialog("Implementation is Out-of-date"); // an:bF (cg:JFrame)
dismissDialog("Implementation is Out-of-date"); // an:bF (cg:JFrame)
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// [Engine Memory]: 2,021 mb (+3825kb) [01:20:04]
// [Engine Memory]: 2,023 mb (+1511kb) [01:20:05]
// TclEventType: RUN_MODIFY
// [Engine Memory]: 2,024 mb (+1646kb) [01:20:05]
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream 
// Tcl Message: INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/kc705_ethernet_rgmii.xci INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/kc705_ethernet_rgmii.xci 
// Tcl Message: [Mon Jan 11 13:21:35 2016] Launched impl_1... Run output will be captured here: D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/runme.log 
// co:P (cg:JFrame):  Generate Bitstream : addNotify
// [Engine Memory]: 2,025 mb (+159kb) [01:20:05]
dismissDialog("Generate Bitstream"); // co:P (cg:JFrame)
// TclEventType: RUN_STEP_COMPLETED
// [GUI Memory]: 252 mb (+6334kb) [01:20:40]
// Elapsed time: 162 seconds
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "tg_compare_error ; Output ;  ;  ;  ; E19 ; true ; 17 ; LVCMOS25 ; 2.5 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 41, (String) null, 4, false); // p:aq (JViewport:JComponent, cg:JFrame)
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "tg_compare_error ; Output ;  ;  ;  ; E19 ; true ; 17 ; LVCMOS25 ; 2.5 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 41, "E19", 5, false); // p:aq (JViewport:JComponent, cg:JFrame)
selectButton(PAResourceQtoS.StateMonitor_CANCEL, "Cancel"); // a:JButton (w:JPanel, cg:JFrame)
// bF:P (cg:JFrame): Cancel Implementation: addNotify
// Elapsed time: 11 seconds
selectButton(PAResourceQtoS.StateMonitor_RESET_STEP, "Reset Step"); // a:JButton (JPanel:JComponent, bF:P)
// TclEventType: RUN_MODIFY
// TclEventType: DESIGN_STALE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run impl_1 -prev_step  -noclean_dir  
dismissDialog("Cancel Implementation"); // bF:P (cg:JFrame)
// [Engine Memory]: 2,026 mb (+1155kb) [01:23:04]
// [GUI Memory]: 253 mb (+335kb) [01:23:09]
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: startgroup 
// Tcl Message: set_property package_pin E18 [get_ports tg_compare_error] 
// Tcl Message: endgroup 
// [GUI Memory]: 253 mb (+652kb) [01:23:13]
// Elapsed time: 10 seconds
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "init_calib_complete ; Output ;  ;  ;  ; G19 ; true ; 17 ; LVCMOS25 ; 2.5 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 28, (String) null, 4, false); // p:aq (JViewport:JComponent, cg:JFrame)
// [GUI Memory]: 255 mb (+1434kb) [01:23:17]
// [Engine Memory]: 2,026 mb (+282kb) [01:23:17]
// [Engine Memory]: 2,026 mb (+147kb) [01:23:18]
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "tg_compare_error ; Output ;  ;  ;  ; E18 ; true ; 17 ; LVCMOS25 ; 2.5 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 41, "E18", 5, false); // p:aq (JViewport:JComponent, cg:JFrame)
// [Engine Memory]: 2,026 mb (+53kb) [01:23:18]
// [Engine Memory]: 2,026 mb (+12kb) [01:23:18]
// [Engine Memory]: 2,026 mb (+53kb) [01:23:20]
// [Engine Memory]: 2,026 mb (+32kb) [01:23:21]
// [Engine Memory]: 2,030 mb (+4349kb) [01:23:30]
// [Engine Memory]: 2,031 mb (+421kb) [01:23:30]
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 34, false); // w:X (v:w, cg:JFrame)
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: startgroup 
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// aR:ae (cg:JFrame): Save Project: addNotify
// Tcl Message: set_property package_pin E18 [get_ports tg_compare_error] 
// Tcl Message: endgroup 
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:ae)
// co:P (cg:JFrame):  Save Constraints : addNotify
dismissDialog("Save Project"); // aR:ae (cg:JFrame)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_SAVE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// Tcl Message: save_constraints -force 
// an:bF (cg:JFrame): No Implementation Results Available: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a:JButton (JPanel:JComponent, an:bF)
// 'bJ' command handler elapsed time: 3 seconds
dismissDialog("No Implementation Results Available"); // an:bF (cg:JFrame)
dismissDialog("No Implementation Results Available"); // an:bF (cg:JFrame)
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream 
// Tcl Message: INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/kc705_ethernet_rgmii.xci 
// Tcl Message: [Mon Jan 11 13:25:06 2016] Launched impl_1... Run output will be captured here: D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/runme.log 
// [GUI Memory]: 255 mb (+722kb) [01:24:30]
// [Engine Memory]: 2,031 mb (+163kb) [01:24:55]
// TclEventType: RUN_FAILED
// N:an (cg:JFrame): Bitstream Generation Failed: addNotify
// Elapsed time: 159 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, N:an)
// [Engine Memory]: 2,031 mb (+94kb) [01:26:15]
// [GUI Memory]: 259 mb (+3630kb) [01:26:15]
// Run Command: PAResourceCommand.PACommandNames_LOG_WINDOW
// [Engine Memory]: 2,031 mb (+122kb) [01:26:15]
dismissDialog("Bitstream Generation Failed"); // N:an (cg:JFrame)
// [Engine Memory]: 2,031 mb (+180kb) [01:26:20]
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "phy_resetn ; Output ;  ;  ;  ; L20 ; true ; 15 ; LVCMOS25 ; 2.5 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 32, "phy_resetn", 0, false); // p:aq (JViewport:JComponent, cg:JFrame)
// [GUI Memory]: 260 mb (+1199kb) [01:26:24]
// [GUI Memory]: 263 mb (+3634kb) [01:26:29]
// [Engine Memory]: 2,036 mb (+4395kb) [01:26:29]
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "glbl_rst ; Input ;  ;  ;  ; AB7 ; true ; 34 ; LVCMOS15 ; 1.5 ;  ;  ;  ; NONE ; NONE ; ", 26, "glbl_rst", 0, false); // p:aq (JViewport:JComponent, cg:JFrame)
// [Engine Memory]: 2,036 mb (+65kb) [01:26:29]
// HMemoryUtils.trashcanNow. Engine heap size: 2,036 MB. GUI used memory: 160 MB. Current time: 1/11/16 1:28:02 PM
// [Engine Memory]: 2,036 mb (+274kb) [01:26:33]
// Elapsed time: 112 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (RTRES-1) Backbone resources - 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.. ]", 4, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Route Design, [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.. ]", 2, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Route Design, [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.. ]", 2, false, false, false, false, false, true); // S:k (JViewport:JComponent, cg:JFrame) - Double Click
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, false); // h:JCheckBox (JPanel:JComponent, cg:JFrame): FALSE
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, true); // h:JCheckBox (JPanel:JComponent, cg:JFrame): TRUE
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Route Design]", 1); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Route Design, [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.. ]", 2, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Route Design, [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.. ]", 2, false, false, false, false, false, true); // S:k (JViewport:JComponent, cg:JFrame) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Route Design, [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.. ]", 2, false, false, false, false, true, false); // S:k (JViewport:JComponent, cg:JFrame) - Popup Trigger
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Route Design, [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.. ]", 2, false); // S:k (JViewport:JComponent, cg:JFrame)
// Elapsed time: 21 seconds
selectTreeTable(PAResourceEtoH.ExpReportTreePanel_EXP_REPORT_TREE_TABLE, "Timing Summary Report ; Mon Jan 11 13:27:23 PST 2016 ; 974984", 17, "Timing Summary Report", 0, false); // C:aq (JViewport:JComponent, cg:JFrame)
expandTreeTable(PAResourceEtoH.ExpReportTreePanel_EXP_REPORT_TREE_TABLE, "Timing Summary Report ; Mon Jan 11 13:27:23 PST 2016 ; 974984", 17); // C:aq (JViewport:JComponent, cg:JFrame)
selectTreeTable(PAResourceEtoH.ExpReportTreePanel_EXP_REPORT_TREE_TABLE, "Timing Summary Report ; Mon Jan 11 13:27:23 PST 2016 ; 974984", 17, "Timing Summary Report", 0, false, false, false, false, false, true); // C:aq (JViewport:JComponent, cg:JFrame) - Double Click
// Elapsed time: 17 seconds
closeView(PAResourceOtoP.PAViews_PAR_REPORT, "PAR Report"); // c:I
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (RTRES-1) Backbone resources - 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.. ]", 4, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (RTRES-1) Backbone resources - 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.. ]", 4, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (RTRES-1) Backbone resources - 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.. ]", 4, false, false, false, false, false, true); // S:k (JViewport:JComponent, cg:JFrame) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (RTRES-1) Backbone resources - 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.. ]", 4, false, false, false, false, true, false); // S:k (JViewport:JComponent, cg:JFrame) - Popup Trigger
// Elapsed time: 23 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (RTRES-1) Backbone resources - 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.. ]", 4, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (RTRES-1) Backbone resources - 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.. ]", 4, false, false, false, false, true, false); // S:k (JViewport:JComponent, cg:JFrame) - Popup Trigger
// Elapsed time: 122 seconds
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation]", 31); // w:X (v:w, cg:JFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation]", 31, true); // w:X (v:w, cg:JFrame) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation]", 31, true); // w:X (v:w, cg:JFrame) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation]", 31, true, false, false, false, false, true); // w:X (v:w, cg:JFrame) - Double Click - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation]", 31, true); // w:X (v:w, cg:JFrame) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation]", 31, true, false, false, false, true, false); // w:X (v:w, cg:JFrame) - Popup Trigger - Node
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "report_drc -file pre_wa_drc_chk.rpt", true); // U:am (B:P, cg:JFrame)
// Tcl Command: 'report_drc -file pre_wa_drc_chk.rpt'
// Tcl Message: report_drc -file pre_wa_drc_chk.rpt 
// Tcl Message: INFO: [Drc 23-27] Running DRC with 2 threads 
// co:P (cg:JFrame):  Tcl Command Line : addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 2,123 MB. GUI used memory: 142 MB. Current time: 1/11/16 1:33:32 PM
// Tcl Message: INFO: [Coretcl 2-168] The results of DRC are in file D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/pre_wa_drc_chk.rpt. 
// Tcl Message: 0 
// [Engine Memory]: 2,123 mb (+91246kb) [01:32:03]
dismissDialog("Tcl Command Line"); // co:P (cg:JFrame)
// Elapsed time: 15 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "route_design -unroute", true); // U:am (B:P, cg:JFrame)
// Tcl Command: 'route_design -unroute'
// TclEventType: ROUTE_NET
// TclEventType: TIMING_RESULTS_STALE
// Tcl Message: route_design -unroute 
// Tcl Message: Command: route_design -unroute Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t' INFO: [Route 35-163] All nets in the design were unrouted. INFO: [Common 17-83] Releasing license: Implementation 
// Tcl Message: 3 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered. route_design completed successfully 
// Elapsed time: 20 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "route_design -nets [get_nets clk_in1]"); // U:am (B:P, cg:JFrame)
// Elapsed time: 12 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "route_design -nets [get_nets example_clocks/clk_in1]", true); // U:am (B:P, cg:JFrame)
// Tcl Command: 'route_design -nets [get_nets example_clocks/clk_in1]'
// Tcl Message: route_design -nets [get_nets example_clocks/clk_in1] 
// Tcl Message: Command: route_design -nets [get_nets example_clocks/clk_in1] Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t' 
// Tcl Message: Running DRC as a precondition to command route_design 
// Tcl Message: INFO: [Drc 23-27] Running DRC with 2 threads 
// co:P (cg:JFrame):  Tcl Command Line : addNotify
// Tcl Message: INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information. 
// Tcl Message: Empty tcl collection of nets. 
// Tcl Message: INFO: [Common 17-83] Releasing license: Implementation 
// Tcl Message: 5 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered. route_design completed successfully 
// [Engine Memory]: 2,123 mb (+311kb) [01:32:55]
dismissDialog("Tcl Command Line"); // co:P (cg:JFrame)
// Elapsed time: 19 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "set_property IS_ROUTE_FIXED 1 [get_nets example_clocks/clk_in1]", true); // U:am (B:P, cg:JFrame)
// Tcl Command: 'set_property IS_ROUTE_FIXED 1 [get_nets example_clocks/clk_in1]'
// Tcl Message: set_property IS_ROUTE_FIXED 1 [get_nets example_clocks/clk_in1] 
// Tcl Message: ERROR: [Common 17-55] 'set_property' expects at least one object. 
// Elapsed time: 20 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "route_design -nets [get_nets example_clocks/clk_in1]", true); // U:am (B:P, cg:JFrame)
// Tcl Command: 'route_design -nets [get_nets example_clocks/clk_in1]'
// TclEventType: DRC_REMOVED
// Tcl Message: route_design -nets [get_nets example_clocks/clk_in1] 
// Tcl Message: Command: route_design -nets [get_nets example_clocks/clk_in1] Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t' 
// Tcl Message: Running DRC as a precondition to command route_design 
// Tcl Message: INFO: [Drc 23-27] Running DRC with 2 threads 
// co:P (cg:JFrame):  Tcl Command Line : addNotify
// Tcl Message: INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information. 
// Tcl Message: Empty tcl collection of nets. 
// Tcl Message: INFO: [Common 17-83] Releasing license: Implementation 
// Tcl Message: 5 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered. route_design completed successfully 
// [Engine Memory]: 2,126 mb (+2580kb) [01:33:38]
dismissDialog("Tcl Command Line"); // co:P (cg:JFrame)
// Elapsed time: 14 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "set_property IS_ROUTE_FIXED 1 [get_nets example_clocks/clk_in1]", true); // U:am (B:P, cg:JFrame)
// Tcl Command: 'set_property IS_ROUTE_FIXED 1 [get_nets example_clocks/clk_in1]'
// Tcl Message: set_property IS_ROUTE_FIXED 1 [get_nets example_clocks/clk_in1] 
// Tcl Message: ERROR: [Common 17-55] 'set_property' expects at least one object. 
// Elapsed time: 21 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "set_property IS_ROUTE_FIXED 1 [get_nets clk_in1]"); // U:am (B:P, cg:JFrame)
// Elapsed time: 15 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "set_property IS_ROUTE_FIXED 1 [get_nets example_clocks/clk_in1]", true); // U:am (B:P, cg:JFrame)
// Tcl Command: 'set_property IS_ROUTE_FIXED 1 [get_nets example_clocks/clk_in1]'
// Tcl Message: set_property IS_ROUTE_FIXED 1 [get_nets example_clocks/clk_in1] 
// Tcl Message: ERROR: [Common 17-55] 'set_property' expects at least one object. 
// Elapsed time: 48 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "route_design -unroute", true); // U:am (B:P, cg:JFrame)
// Tcl Command: 'route_design -unroute'
// TclEventType: ROUTE_NET
// TclEventType: TIMING_RESULTS_STALE
// Tcl Message: route_design -unroute 
// Tcl Message: Command: route_design -unroute Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t' INFO: [Route 35-163] All nets in the design were unrouted. INFO: [Common 17-83] Releasing license: Implementation 
// Tcl Message: 3 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered. route_design completed successfully 
// Elapsed time: 11 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "route_design -nets [get_nets example_clocks/clkin1]"); // U:am (B:P, cg:JFrame)
// Elapsed time: 11 seconds
applyEnter(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "route_design -nets [get_nets example_clocks/clkin1]"); // U:am (B:P, cg:JFrame)
// Tcl Command: 'route_design -nets [get_nets example_clocks/clkin1]'
// TclEventType: DRC_REMOVED
// Tcl Message: route_design -nets [get_nets example_clocks/clkin1] 
// Tcl Message: Command: route_design -nets [get_nets example_clocks/clkin1] Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t' 
// Tcl Message: Running DRC as a precondition to command route_design 
// Tcl Message: INFO: [Drc 23-27] Running DRC with 2 threads 
// co:P (cg:JFrame):  Tcl Command Line : addNotify
// Tcl Message: INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information. 
// Tcl Message:  Starting Interactive Router Task  Phase 1 Build RT Design 
// HMemoryUtils.trashcanNow. Engine heap size: 2,270 MB. GUI used memory: 140 MB. Current time: 1/11/16 1:37:22 PM
// Elapsed time: 12 seconds
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a:JButton (JPanel:JComponent, co:P)
// [Engine Memory]: 2,306 mb (+189485kb) [01:35:54]
// [Engine Memory]: 2,308 mb (+1458kb) [01:35:54]
// [Engine Memory]: 2,310 mb (+2625kb) [01:36:10]
// [Engine Memory]: 2,314 mb (+4071kb) [01:36:29]
// [Engine Memory]: 2,315 mb (+413kb) [01:36:29]
// [Engine Memory]: 2,317 mb (+2297kb) [01:36:31]
// [Engine Memory]: 2,317 mb (+655kb) [01:36:31]
// TclEventType: TIMING_RESULTS_STALE
// TclEventType: ROUTE_NET
// Tcl Message: Phase 1 Build RT Design | Checksum: 10858551a  Time (s): cpu = 00:01:07 ; elapsed = 00:00:56 . Memory (MB): peak = 2624.680 ; gain = 187.820 
// Tcl Message: INFO: [Route 35-47] Routing for 1 net will be attempted. 
// Tcl Message:  Phase 2 Router Initialization Phase 2 Router Initialization | Checksum: 10858551a  Time (s): cpu = 00:01:08 ; elapsed = 00:00:56 . Memory (MB): peak = 2630.063 ; gain = 193.203 
// Tcl Message: INFO: [Route 35-58] 1 net was successfully routed. INFO: [Common 17-83] Releasing license: Implementation 
// Tcl Message: 7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered. route_design completed successfully 
// Tcl Message: route_design: Time (s): cpu = 00:01:13 ; elapsed = 00:00:58 . Memory (MB): peak = 2631.590 ; gain = 200.793 
// [Engine Memory]: 2,326 mb (+9269kb) [01:36:40]
// Elapsed time: 46 seconds
dismissDialog("Tcl Command Line"); // co:P (cg:JFrame)
// Elapsed time: 13 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "route_design -nets [get_nets example_clocks/clkin1]"); // U:am (B:P, cg:JFrame)
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "set_property IS_ROUTE_FIXED 1 [get_nets example_clocks/clkin1]", true); // U:am (B:P, cg:JFrame)
// Tcl Command: 'set_property IS_ROUTE_FIXED 1 [get_nets example_clocks/clkin1]'
// TclEventType: TIMING_RESULTS_STALE
// TclEventType: ROUTE_NET
// Tcl Message: set_property IS_ROUTE_FIXED 1 [get_nets example_clocks/clkin1] 
// Elapsed time: 17 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "route_design", true); // U:am (B:P, cg:JFrame)
// Tcl Command: 'route_design'
// TclEventType: DRC_REMOVED
// Tcl Message: route_design 
// Tcl Message: Command: route_design Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t' 
// Tcl Message: Running DRC as a precondition to command route_design 
// Tcl Message: INFO: [Drc 23-27] Running DRC with 2 threads 
// co:P (cg:JFrame):  Tcl Command Line : addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 2,404 MB. GUI used memory: 140 MB. Current time: 1/11/16 1:38:52 PM
// Tcl Message: INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information. 
// Tcl Message:  
// Tcl Message:  Starting Routing Task 
// Tcl Message: INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs 
// Tcl Message:  Starting Route Task  Phase 1 Build RT Design 
// TclEventType: TIMING_RESULTS_STALE
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a:JButton (JPanel:JComponent, co:P)
// [Engine Memory]: 2,404 mb (+81223kb) [01:37:26]
// Tcl Message: Phase 1 Build RT Design | Checksum: 153175b6c  Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2708.313 ; gain = 0.000  Phase 2 Router Initialization  Phase 2.1 Create Timer Phase 2.1 Create Timer | Checksum: 153175b6c  Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2708.313 ; gain = 0.000 
// Tcl Message:  Number of Nodes with overlaps = 0 
// Tcl Message:  Phase 2.2 Update Timing 
// Tcl Message: Phase 2.2 Update Timing | Checksum: 6f9f1c3b  Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2737.438 ; gain = 29.125 
// Tcl Message: INFO: [Route 35-57] Estimated Timing Summary | WNS=-11.6  | TNS=-936   | WHS=-3.55  | THS=-2.31e+03|  
// [Engine Memory]: 2,431 mb (+29159kb) [01:37:40]
// Tcl Message: Phase 2 Router Initialization | Checksum: 6f9f1c3b  Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2737.438 ; gain = 29.125  Phase 3 Initial Routing 
// Tcl Message: Phase 3 Initial Routing | Checksum: f6d069c4  Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2737.438 ; gain = 29.125  Phase 4 Rip-up And Reroute  Phase 4.1 Global Iteration 0 
// Tcl Message:  Number of Nodes with overlaps = 2087 
// Tcl Message:  Number of Nodes with overlaps = 88  Number of Nodes with overlaps = 0 
// Tcl Message:  Phase 4.1.1 Update Timing 
// Tcl Message: Phase 4.1.1 Update Timing | Checksum: bbec75e8  Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 2737.438 ; gain = 29.125 
// Tcl Message: INFO: [Route 35-57] Estimated Timing Summary | WNS=-11.6  | TNS=-935   | WHS=N/A    | THS=N/A    |  
// Tcl Message:  Phase 4.1.2 GlobIterForTiming  Phase 4.1.2.1 Update Timing Phase 4.1.2.1 Update Timing | Checksum: 95a47acc  Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 2737.438 ; gain = 29.125  Phase 4.1.2.2 Fast Budgeting 
// Tcl Message: Phase 4.1.2.2 Fast Budgeting | Checksum: 95a47acc  Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 2737.438 ; gain = 29.125 Phase 4.1.2 GlobIterForTiming | Checksum: 28e8804a  Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2737.438 ; gain = 29.125 Phase 4.1 Global Iteration 0 | Checksum: 28e8804a  Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2737.438 ; gain = 29.125  Phase 4.2 Global Iteration 1 
// Tcl Message:  Number of Nodes with overlaps = 0 
// Tcl Message:  Phase 4.2.1 Update Timing Phase 4.2.1 Update Timing | Checksum: f34dd69d  Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2737.438 ; gain = 29.125 
// Tcl Message: INFO: [Route 35-57] Estimated Timing Summary | WNS=-11.6  | TNS=-935   | WHS=N/A    | THS=N/A    |  
// Tcl Message: Phase 4.2 Global Iteration 1 | Checksum: f34dd69d  Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 2737.438 ; gain = 29.125 Phase 4 Rip-up And Reroute | Checksum: f34dd69d  Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 2737.438 ; gain = 29.125  Phase 5 Delay CleanUp  Phase 5.1 Update Timing 
// Tcl Message: Phase 5.1 Update Timing | Checksum: f34dd69d  Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2737.438 ; gain = 29.125 
// Tcl Message: INFO: [Route 35-57] Estimated Timing Summary | WNS=-11.6  | TNS=-935   | WHS=N/A    | THS=N/A    |  
// Tcl Message:  Number of Nodes with overlaps = 0 
// Tcl Message: Phase 5 Delay CleanUp | Checksum: 19eb7aa1a  Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 2740.086 ; gain = 31.773  Phase 6 Clock Skew Optimization Phase 6 Clock Skew Optimization | Checksum: 19eb7aa1a  Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 2740.086 ; gain = 31.773  Phase 7 Post Hold Fix  Phase 7.1 Update Timing 
// [Engine Memory]: 2,435 mb (+3829kb) [01:37:55]
// Tcl Message: Phase 7.1 Update Timing | Checksum: 19eb7aa1a  Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 2740.086 ; gain = 31.773 
// Tcl Message: INFO: [Route 35-57] Estimated Timing Summary | WNS=-11.6  | TNS=-935   | WHS=-4.92  | THS=-309   |  
// Tcl Message: Phase 7 Post Hold Fix | Checksum: 19399a844  Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 2740.086 ; gain = 31.773  Phase 8 Route finalize 
// Tcl Message:  Router Utilization Summary   Global Vertical Routing Utilization    = 2.09497 %   Global Horizontal Routing Utilization  = 2.07839 %   Routable Net Status*   *Does not include unroutable nets such as driverless and loadless.   Run report_route_status for detailed report.   Number of Failed Nets               = 0   Number of Unrouted Nets             = 0   Number of Partially Routed Nets     = 0   Number of Node Overlaps             = 0  Congestion Report North Dir 1x1 Area, Max Cong = 68.4685%, No Congested Regions. South Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions. East Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions. West Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions. 
// Tcl Message: Phase 8 Route finalize | Checksum: 19399a844  Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 2740.086 ; gain = 31.773  Phase 9 Verifying routed nets 
// Tcl Message:   Verification completed successfully 
// Tcl Message: Phase 9 Verifying routed nets | Checksum: 19399a844  Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 2740.086 ; gain = 31.773  Phase 10 Depositing Routes 
// Tcl Message: Phase 10 Depositing Routes | Checksum: 182a6661c  Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 2740.086 ; gain = 31.773  Phase 11 Post Router Timing  Phase 11.1 Update Timing 
// TclEventType: ROUTE_DESIGN
// Tcl Message: Phase 11.1 Update Timing | Checksum: 182a6661c  Time (s): cpu = 00:00:58 ; elapsed = 00:00:37 . Memory (MB): peak = 2740.086 ; gain = 31.773 
// Tcl Message: INFO: [Route 35-57] Estimated Timing Summary | WNS=-11.6  | TNS=-935   | WHS=-4.92  | THS=-309   |  
// Tcl Message: Phase 11 Post Router Timing | Checksum: 182a6661c  Time (s): cpu = 00:00:58 ; elapsed = 00:00:37 . Memory (MB): peak = 2740.086 ; gain = 31.773 
// Tcl Message: INFO: [Route 35-16] Router Completed Successfully 
// Tcl Message: Ending Route Task | Checksum: 182a6661c  Time (s): cpu = 00:00:00 ; elapsed = 00:00:37 . Memory (MB): peak = 2740.086 ; gain = 31.773 
// Tcl Message:  Routing Is Done. 
// Tcl Message:  Time (s): cpu = 00:00:00 ; elapsed = 00:00:37 . Memory (MB): peak = 2740.086 ; gain = 31.773 
// Tcl Message: INFO: [Common 17-83] Releasing license: Implementation 
// Tcl Message: 13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered. route_design completed successfully 
// Tcl Message: route_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:40 . Memory (MB): peak = 2740.086 ; gain = 108.496 
// Elapsed time: 34 seconds
dismissDialog("Tcl Command Line"); // co:P (cg:JFrame)
// Elapsed time: 141 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_example_design.v", 2); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 58, 303); // aU:J (JPanel:JComponent, cg:JFrame)
// Elapsed time: 11 seconds
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 526, 278); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 239, 315); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 239, 315, false, false, false, false, true); // aU:J (JPanel:JComponent, cg:JFrame) - Double Click
// Elapsed time: 46 seconds
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 953, 329); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 1021, 388); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 989, 387); // aU:J (JPanel:JComponent, cg:JFrame)
// Elapsed time: 13 seconds
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 438, 402); // aU:J (JPanel:JComponent, cg:JFrame)
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 43, 302); // aU:J (JPanel:JComponent, cg:JFrame)
// Elapsed time: 32 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 33, false); // w:X (v:w, cg:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// an:bF (cg:JFrame): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a:JButton (JPanel:JComponent, an:bF)
// co:P (cg:JFrame):  Resetting Runs : addNotify
dismissDialog("Synthesis is Out-of-date"); // an:bF (cg:JFrame)
dismissDialog("Synthesis is Out-of-date"); // an:bF (cg:JFrame)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// aR:ae (cg:JFrame): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:ae)
// V:ae (cg:JFrame): Save Implemented Design: addNotify
dismissDialog("Save Project"); // aR:ae (cg:JFrame)
selectButton(PAResourceOtoP.OverwriteConstraintsDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, V:ae)
dismissDialog("Save Implemented Design"); // V:ae (cg:JFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 18, false); // w:X (v:w, cg:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// aR:ae (cg:JFrame): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:ae)
// V:ae (cg:JFrame): Save Implemented Design: addNotify
dismissDialog("Save Project"); // aR:ae (cg:JFrame)
selectButton(PAResourceOtoP.OverwriteConstraintsDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, V:ae)
// 'r' command handler elapsed time: 11 seconds
dismissDialog("Save Implemented Design"); // V:ae (cg:JFrame)
selectButton(RDIResource.CodeView_RELOAD, "Reload"); // h:k (JPanel:JComponent, cg:JFrame)
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 33, false); // w:X (v:w, cg:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// aR:ae (cg:JFrame): Save Project: addNotify
selectButton("PAResourceQtoS.RunImplementation_THERE_NO_NETLIST_AVAILABLE_OK_OK", "OK"); // BasicOptionPaneUI$ButtonFactory:JButton (JPanel:JComponent, P:JDialog)
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:ae)
// V:ae (cg:JFrame): Save Implemented Design: addNotify
dismissDialog("Save Project"); // aR:ae (cg:JFrame)
selectButton(PAResourceOtoP.OverwriteConstraintsDialog_OVERWRITE, "Overwrite"); // a:JButton (JPanel:JComponent, V:ae)
// co:P (cg:JFrame):  Save Constraints : addNotify
dismissDialog("Save Implemented Design"); // V:ae (cg:JFrame)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_SAVE
// Tcl Message: save_constraints -force 
// co:P (cg:JFrame):  Starting Design Runs : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 
// Tcl Message: INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/kc705_ethernet_rgmii.xci INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/kc705_ethernet_rgmii.xci 
// Tcl Message: [Mon Jan 11 13:44:43 2016] Launched synth_1... Run output will be captured here: D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/synth_1/runme.log [Mon Jan 11 13:44:43 2016] Launched impl_1... Run output will be captured here: D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/runme.log 
// 'g' command handler elapsed time: 8 seconds
dismissDialog("Starting Design Runs"); // co:P (cg:JFrame)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// az:a (cg:JFrame): Launch Run Critical Messages: addNotify
// Elapsed time: 92 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // i:a (JPanel:JComponent, az:a)
// TclEventType: DESIGN_STALE
// TclEventType: RUN_FAILED
dismissDialog("Launch Run Critical Messages"); // az:a (cg:JFrame)
// N:an (cg:JFrame): Implementation Failed: addNotify
selectRadioButton(PAResourceCommand.PACommandNames_MESSAGE_WINDOW, "View Messages"); // a:JRadioButton (JPanel:JComponent, N:an)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, N:an)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Implementation Failed"); // N:an (cg:JFrame)
// Elapsed time: 30 seconds
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 995, 397); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 250, 431); // aU:J (JPanel:JComponent, cg:JFrame)
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 33, false); // w:X (v:w, cg:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// an:bF (cg:JFrame): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a:JButton (JPanel:JComponent, an:bF)
// co:P (cg:JFrame):  Resetting Runs : addNotify
dismissDialog("Synthesis is Out-of-date"); // an:bF (cg:JFrame)
dismissDialog("Synthesis is Out-of-date"); // an:bF (cg:JFrame)
// TclEventType: RUN_MODIFY
// TclEventType: DESIGN_STALE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// co:P (cg:JFrame):  Starting Design Runs : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 
// Tcl Message: INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/kc705_ethernet_rgmii.xci INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/kc705_ethernet_rgmii.xci 
// Tcl Message: [Mon Jan 11 13:47:01 2016] Launched synth_1... Run output will be captured here: D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/synth_1/runme.log [Mon Jan 11 13:47:01 2016] Launched impl_1... Run output will be captured here: D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // co:P (cg:JFrame)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// az:a (cg:JFrame): Launch Run Critical Messages: addNotify
// Elapsed time: 88 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // i:a (JPanel:JComponent, az:a)
dismissDialog("Launch Run Critical Messages"); // az:a (cg:JFrame)
// TclEventType: DESIGN_STALE
// TclEventType: RUN_COMPLETED
// N:an (cg:JFrame): Implementation Completed: addNotify
// Elapsed time: 230 seconds
selectRadioButton(PAResourceCommand.PACommandNames_RUN_BITGEN, "Generate Bitstream"); // a:JRadioButton (JPanel:JComponent, N:an)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, N:an)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
dismissDialog("Implementation Completed"); // N:an (cg:JFrame)
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream 
// Tcl Message: INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/kc705_ethernet_rgmii.xci 
// Tcl Message: [Mon Jan 11 13:52:22 2016] Launched impl_1... Run output will be captured here: D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/runme.log 
// TclEventType: RUN_FAILED
// N:an (cg:JFrame): Bitstream Generation Failed: addNotify
// Elapsed time: 97 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, N:an)
// Run Command: PAResourceCommand.PACommandNames_LOG_WINDOW
dismissDialog("Bitstream Generation Failed"); // N:an (cg:JFrame)
// Elapsed time: 15 seconds
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, false); // h:JCheckBox (JPanel:JComponent, cg:JFrame): FALSE
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (UCIO-1) Unconstrained Logical Port - 2 out of 152 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: tg_compare_error, init_calib_complete.. ]", 3, false, false, false, false, true, false); // S:k (JViewport:JComponent, cg:JFrame) - Popup Trigger
selectMenu(PAResourceItoN.MsgTreePanel_MESSAGE_SEVERITY, "Message Severity"); // Y:JMenu (D:JPopupMenu, Popup:JWindow)
selectMenuItem(PAResourceItoN.MsgTreePanel_DISCARD_OLD_MESSAGES, "Discard Old Messages"); // ab:JMenuItem (D:JPopupMenu, Popup:JWindow)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (RTRES-1) Backbone resources - 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.. ]", 2, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (UCIO-1) Unconstrained Logical Port - 2 out of 152 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: tg_compare_error, init_calib_complete.. ]", 3, false); // S:k (JViewport:JComponent, cg:JFrame)
// Elapsed time: 46 seconds
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 221, 521); // aU:J (JPanel:JComponent, cg:JFrame)
// Elapsed time: 27 seconds
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 411, 298); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 551, 238); // aU:J (JPanel:JComponent, cg:JFrame)
// Elapsed time: 18 seconds
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 457, 536); // aU:J (JPanel:JComponent, cg:JFrame)
// Elapsed time: 30 seconds
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 354, 500); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 354, 500, false, false, false, false, true); // aU:J (JPanel:JComponent, cg:JFrame) - Double Click
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 349, 537); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 349, 537, false, false, false, false, true); // aU:J (JPanel:JComponent, cg:JFrame) - Double Click
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 363, 519); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 363, 519, false, false, false, false, true); // aU:J (JPanel:JComponent, cg:JFrame) - Double Click
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 353, 553); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 353, 553, false, false, false, false, true); // aU:J (JPanel:JComponent, cg:JFrame) - Double Click
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 200, 538); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 199, 556); // aU:J (JPanel:JComponent, cg:JFrame)
// Elapsed time: 14 seconds
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "init_calib_complete ; Output ;  ;  ;  ; G19 ; true ; 17 ; LVCMOS25 ; 2.5 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 28, "init_calib_complete", 0, false); // p:aq (JViewport:JComponent, cg:JFrame)
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "init_calib_complete ; Output ;  ;  ;  ; G19 ; true ; 17 ; LVCMOS25 ; 2.5 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 28, "init_calib_complete", 0, false, false, false, false, true, false); // p:aq (JViewport:JComponent, cg:JFrame) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // Y:JMenu (ag:JPopupMenu, Popup:JWindow)
selectMenuItem(PAResourceOtoP.PortMenu_CONFIGURE_IO_PORTS, "Configure I/O Ports..."); // ab:JMenuItem (ag:JPopupMenu, Popup:JWindow)
// h:P (cg:JFrame): Configure Ports: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, h:P)
dismissDialog("Configure Ports"); // h:P (cg:JFrame)
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "init_calib_complete ; Output ;  ;  ;  ; G19 ; true ; 17 ; LVCMOS25 ; 2.5 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 28, "init_calib_complete", 0, false, false, false, false, true, false); // p:aq (JViewport:JComponent, cg:JFrame) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // Y:JMenu (ag:JPopupMenu, Popup:JWindow)
selectMenuItem(RDIResourceCommand.RDICommands_PROPERTIES, "I/O Port Properties..."); // ab:JMenuItem (ag:JPopupMenu, Popup:JWindow)
// Run Command: RDIResourceCommand.RDICommands_PROPERTIES
// da:ae (cg:JFrame): Design Modified on Disk: addNotify
// Elapsed time: 15 seconds
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 0, 467); // aU:J (JPanel:JComponent, cg:JFrame)
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // a:JButton (JPanel:JComponent, da:ae)
// co:P (cg:JFrame):  Reloading : addNotify
dismissDialog("Design Modified on Disk"); // da:ae (cg:JFrame)
// Tcl Message: refresh_design 
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a:JButton (JPanel:JComponent, co:P)
// TclEventType: DESIGN_REFRESH
// [Engine Memory]: 2,435 mb (+49kb) [01:56:05]
// HMemoryUtils.trashcanNow. Engine heap size: 2,435 MB. GUI used memory: 136 MB. Current time: 1/11/16 1:57:36 PM
// Engine heap size: 2,436 MB. GUI used memory: 137 MB. Current time: 1/11/16 1:57:36 PM
// [Engine Memory]: 2,436 mb (+421kb) [01:56:05]
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 62, 467); // aU:J (JPanel:JComponent, cg:JFrame)
// TclEventType: FILE_SET_CHANGE
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: DCI_CASCADE_NEW
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// Elapsed time: 11 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (RTRES-1) Backbone resources - 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.. ]", 2, false); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (UCIO-1) Unconstrained Logical Port - 2 out of 152 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: tg_compare_error, init_calib_complete.. ]", 3, false); // S:k (JViewport:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 196, 233); // aU:J (JPanel:JComponent, cg:JFrame)
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design, Report Noise]", 27, false); // w:X (v:w, cg:JFrame)
// TclEventType: TIMING_RESULTS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,436 MB. GUI used memory: 72 MB. Current time: 1/11/16 1:58:05 PM
// Package: addNotify
// Device: addNotify
// Tcl Message: INFO: [Netlist 29-17] Analyzing 971 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2014.2 
// Tcl Message: Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/dcp/kc705_ethernet_rgmii_example_design_early.xdc] Finished Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/dcp/kc705_ethernet_rgmii_example_design_early.xdc] Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/dcp/kc705_ethernet_rgmii_example_design.xdc] 
// Tcl Message: INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:144] INFO: [Timing 38-2] Deriving generated clocks [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:144] 
// Tcl Message: get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2746.797 ; gain = 0.000 
// Tcl Message: Finished Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/dcp/kc705_ethernet_rgmii_example_design.xdc] Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/dcp/kc705_ethernet_rgmii_example_design_late.xdc] 
// Tcl Message: INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'kc705_ethernet_rgmii_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/synth/kc705_ethernet_rgmii_clocks.xdc:30] 
// Tcl Message: Finished Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/dcp/kc705_ethernet_rgmii_example_design_late.xdc] Reading XDEF placement. Reading XDEF routing. 
// Tcl Message: Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2746.797 ; gain = 0.000 
// Tcl Message: Restoring placement. Restored 6041 out of 6041 XDEF sites from archive | CPU: 9.000000 secs | Memory: 0.000000 MB | 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 2746.797 ; gain = 6.711 
// Elapsed time: 12 seconds
dismissDialog("Reloading"); // co:P (cg:JFrame)
// RouteApi.initDelayMediator elapsed time: 0.2s
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi.loadEngineXgd elapsed time: 4s
// Elapsed time: 109 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (RTRES-1) Backbone resources - 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are example_clocks/clkin1.. ]", 2, false, false, false, false, true, false); // S:k (JViewport:JComponent, cg:JFrame) - Popup Trigger
selectMenu(PAResourceItoN.MsgTreePanel_MESSAGE_SEVERITY, "Message Severity"); // Y:JMenu (D:JPopupMenu, Popup:JWindow)
selectMenuItem(PAResourceItoN.MsgTreePanel_DISCARD_OLD_MESSAGES, "Discard Old Messages"); // ab:JMenuItem (D:JPopupMenu, Popup:JWindow)
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream]", 1); // S:k (JViewport:JComponent, cg:JFrame)
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream]", 1); // S:k (JViewport:JComponent, cg:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (UCIO-1) Unconstrained Logical Port - 2 out of 152 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: tg_compare_error, init_calib_complete.. ]", 3, false); // S:k (JViewport:JComponent, cg:JFrame)
// Elapsed time: 20 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 33, false); // w:X (v:w, cg:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// an:bF (cg:JFrame): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a:JButton (JPanel:JComponent, an:bF)
// co:P (cg:JFrame):  Resetting Runs : addNotify
dismissDialog("Synthesis is Out-of-date"); // an:bF (cg:JFrame)
dismissDialog("Synthesis is Out-of-date"); // an:bF (cg:JFrame)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// co:P (cg:JFrame):  Starting Design Runs : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 
// Tcl Message: INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/kc705_ethernet_rgmii.xci INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/kc705_ethernet_rgmii.xci 
// Tcl Message: [Mon Jan 11 14:00:36 2016] Launched synth_1... Run output will be captured here: D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/synth_1/runme.log [Mon Jan 11 14:00:36 2016] Launched impl_1... Run output will be captured here: D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // co:P (cg:JFrame)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// az:a (cg:JFrame): Launch Run Critical Messages: addNotify
// Elapsed time: 72 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // i:a (JPanel:JComponent, az:a)
dismissDialog("Launch Run Critical Messages"); // az:a (cg:JFrame)
// Elapsed time: 107 seconds
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, true); // h:JCheckBox (JPanel:JComponent, cg:JFrame): TRUE
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, false); // h:JCheckBox (JPanel:JComponent, cg:JFrame): FALSE
// Elapsed time: 70 seconds
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 123, 364); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 123, 364, false, false, false, false, true); // aU:J (JPanel:JComponent, cg:JFrame) - Double Click
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 128, 503); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 128, 503, false, false, false, false, true); // aU:J (JPanel:JComponent, cg:JFrame) - Double Click
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 187, 502); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 187, 502, false, false, false, false, true); // aU:J (JPanel:JComponent, cg:JFrame) - Double Click
// TclEventType: DESIGN_STALE
// TclEventType: RUN_COMPLETED
// N:an (cg:JFrame): Implementation Completed: addNotify
selectRadioButton(PAResourceCommand.PACommandNames_RUN_BITGEN, "Generate Bitstream"); // a:JRadioButton (JPanel:JComponent, N:an)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, N:an)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
dismissDialog("Implementation Completed"); // N:an (cg:JFrame)
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream 
// Tcl Message: INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/kc705_ethernet_rgmii.xci 
// Tcl Message: [Mon Jan 11 14:05:04 2016] Launched impl_1... Run output will be captured here: D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/runme.log 
// Elapsed time: 10 seconds
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 197, 532); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 178, 531); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 370, 521); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 370, 521, false, false, false, false, true); // aU:J (JPanel:JComponent, cg:JFrame) - Double Click
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 350, 504); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 350, 504, false, false, false, false, true); // aU:J (JPanel:JComponent, cg:JFrame) - Double Click
// TclEventType: RUN_FAILED
// N:an (cg:JFrame): Bitstream Generation Failed: addNotify
// Elapsed time: 22 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, N:an)
// Run Command: PAResourceCommand.PACommandNames_LOG_WINDOW
dismissDialog("Bitstream Generation Failed"); // N:an (cg:JFrame)
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, false); // h:JCheckBox (JPanel:JComponent, cg:JFrame): FALSE
// Elapsed time: 51 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "report_drc -file pre_wa_drc_chk.rpt", true); // U:am (B:P, cg:JFrame)
// Tcl Command: 'report_drc -file pre_wa_drc_chk.rpt'
// Tcl Message: report_drc -file pre_wa_drc_chk.rpt 
// Tcl Message: INFO: [Drc 23-27] Running DRC with 2 threads 
// co:P (cg:JFrame):  Tcl Command Line : addNotify
// Tcl Message: INFO: [Coretcl 2-168] The results of DRC are in file D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/pre_wa_drc_chk.rpt. 
// Tcl Message: 0 
dismissDialog("Tcl Command Line"); // co:P (cg:JFrame)
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "route_design -unroute", true); // U:am (B:P, cg:JFrame)
// Tcl Command: 'route_design -unroute'
// TclEventType: ROUTE_NET
// TclEventType: TIMING_RESULTS_STALE
// Tcl Message: route_design -unroute 
// Tcl Message: Command: route_design -unroute Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t' INFO: [Route 35-163] All nets in the design were unrouted. INFO: [Common 17-83] Releasing license: Implementation 
// Tcl Message: 3 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered. route_design completed successfully 
// Elapsed time: 25 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "route_design -nets [get_nets example_clocks/clkin1]", true); // U:am (B:P, cg:JFrame)
// Tcl Command: 'route_design -nets [get_nets example_clocks/clkin1]'
// Tcl Message: route_design -nets [get_nets example_clocks/clkin1] 
// Tcl Message: Command: route_design -nets [get_nets example_clocks/clkin1] Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t' 
// Tcl Message: Running DRC as a precondition to command route_design 
// Tcl Message: INFO: [Drc 23-27] Running DRC with 2 threads 
// co:P (cg:JFrame):  Tcl Command Line : addNotify
// Tcl Message: INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information. 
// Tcl Message:  Starting Interactive Router Task  Phase 1 Build RT Design 
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a:JButton (JPanel:JComponent, co:P)
// Elapsed time: 27 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "set_property IS_ROUTE_FIXED 1 [get_nets example_clocks/clkin1]", true); // U:am (B:P, cg:JFrame)
// TclEventType: TIMING_RESULTS_STALE
// TclEventType: ROUTE_NET
// Tcl Message: Phase 1 Build RT Design | Checksum: 13e244267  Time (s): cpu = 00:01:13 ; elapsed = 00:00:57 . Memory (MB): peak = 2746.797 ; gain = 0.000 
// Tcl Message: INFO: [Route 35-47] Routing for 1 net will be attempted. 
// Tcl Message:  Phase 2 Router Initialization Phase 2 Router Initialization | Checksum: 13e244267  Time (s): cpu = 00:01:13 ; elapsed = 00:00:57 . Memory (MB): peak = 2746.797 ; gain = 0.000 
// Tcl Message: INFO: [Route 35-58] 1 net was successfully routed. INFO: [Common 17-83] Releasing license: Implementation 
// Tcl Message: 7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered. route_design completed successfully 
// Tcl Message: route_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:00 . Memory (MB): peak = 2746.797 ; gain = 0.000 
// Elapsed time: 23 seconds
dismissDialog("Tcl Command Line"); // co:P (cg:JFrame)
applyEnter(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "set_property IS_ROUTE_FIXED 1 [get_nets example_clocks/clkin1]"); // U:am (B:P, cg:JFrame)
// Tcl Command: 'set_property IS_ROUTE_FIXED 1 [get_nets example_clocks/clkin1]'
// TclEventType: TIMING_RESULTS_STALE
// TclEventType: ROUTE_NET
// Tcl Message: set_property IS_ROUTE_FIXED 1 [get_nets example_clocks/clkin1] 
// Elapsed time: 26 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "route_design", true); // U:am (B:P, cg:JFrame)
// Tcl Command: 'route_design'
// TclEventType: DRC_REMOVED
// Tcl Message: route_design 
// Tcl Message: Command: route_design Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t' 
// Tcl Message: Running DRC as a precondition to command route_design 
// Tcl Message: INFO: [Drc 23-27] Running DRC with 2 threads 
// co:P (cg:JFrame):  Tcl Command Line : addNotify
// Tcl Message: INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information. 
// Tcl Message:  
// Tcl Message:  Starting Routing Task 
// Tcl Message: INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs 
// Tcl Message:  Starting Route Task  Phase 1 Build RT Design 
// [Engine Memory]: 2,462 mb (+27815kb) [02:07:25]
// HMemoryUtils.trashcanNow. Engine heap size: 2,462 MB. GUI used memory: 127 MB. Current time: 1/11/16 2:08:58 PM
// Tcl Message: Phase 1 Build RT Design | Checksum: 1e327a33e  Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2762.547 ; gain = 0.000 
// TclEventType: TIMING_RESULTS_STALE
// Tcl Message:  Phase 2 Router Initialization  Phase 2.1 Create Timer Phase 2.1 Create Timer | Checksum: 1e327a33e  Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2762.547 ; gain = 0.000 
// Tcl Message:  Number of Nodes with overlaps = 0 
// Tcl Message:  Phase 2.2 Update Timing 
// Tcl Message: Phase 2.2 Update Timing | Checksum: f1ab34a4  Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2790.672 ; gain = 28.125 
// Tcl Message: INFO: [Route 35-57] Estimated Timing Summary | WNS=-11.6  | TNS=-933   | WHS=-3.55  | THS=-2.31e+03|  
// [Engine Memory]: 2,488 mb (+26886kb) [02:07:41]
// Tcl Message: Phase 2 Router Initialization | Checksum: f1ab34a4  Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2790.672 ; gain = 28.125  Phase 3 Initial Routing 
// Tcl Message: Phase 3 Initial Routing | Checksum: 18558ebea  Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 2790.672 ; gain = 28.125  Phase 4 Rip-up And Reroute  Phase 4.1 Global Iteration 0 
// Tcl Message:  Number of Nodes with overlaps = 2015 
// Tcl Message:  Number of Nodes with overlaps = 71 
// Tcl Message:  Number of Nodes with overlaps = 0 
// Tcl Message:  Phase 4.1.1 Update Timing 
// Tcl Message: Phase 4.1.1 Update Timing | Checksum: 32898bc5  Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 2790.672 ; gain = 28.125 
// Tcl Message: INFO: [Route 35-57] Estimated Timing Summary | WNS=-11.6  | TNS=-933   | WHS=N/A    | THS=N/A    |  
// Tcl Message:  Phase 4.1.2 GlobIterForTiming  Phase 4.1.2.1 Update Timing Phase 4.1.2.1 Update Timing | Checksum: 152bcc4df  Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2790.672 ; gain = 28.125  Phase 4.1.2.2 Fast Budgeting 
// Tcl Message: Phase 4.1.2.2 Fast Budgeting | Checksum: 152bcc4df  Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2790.672 ; gain = 28.125 Phase 4.1.2 GlobIterForTiming | Checksum: 152bcc4df  Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 2790.672 ; gain = 28.125 Phase 4.1 Global Iteration 0 | Checksum: 152bcc4df  Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 2790.672 ; gain = 28.125  Phase 4.2 Global Iteration 1 
// Tcl Message:  Number of Nodes with overlaps = 0 
// Tcl Message:  Phase 4.2.1 Update Timing Phase 4.2.1 Update Timing | Checksum: dd7d4db7  Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2790.672 ; gain = 28.125 
// Tcl Message: INFO: [Route 35-57] Estimated Timing Summary | WNS=-11.6  | TNS=-933   | WHS=N/A    | THS=N/A    |  
// Tcl Message: Phase 4.2 Global Iteration 1 | Checksum: dd7d4db7  Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2790.672 ; gain = 28.125 Phase 4 Rip-up And Reroute | Checksum: dd7d4db7  Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2790.672 ; gain = 28.125  Phase 5 Delay CleanUp  Phase 5.1 Update Timing 
// Tcl Message: Phase 5.1 Update Timing | Checksum: dd7d4db7  Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 2790.672 ; gain = 28.125 
// Tcl Message: INFO: [Route 35-57] Estimated Timing Summary | WNS=-11.6  | TNS=-933   | WHS=N/A    | THS=N/A    |  
// Tcl Message:  Number of Nodes with overlaps = 0 
// Tcl Message: Phase 5 Delay CleanUp | Checksum: dd7d4db7  Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 2802.355 ; gain = 39.809  Phase 6 Clock Skew Optimization Phase 6 Clock Skew Optimization | Checksum: dd7d4db7  Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 2802.355 ; gain = 39.809  Phase 7 Post Hold Fix  Phase 7.1 Update Timing 
// Tcl Message: Phase 7.1 Update Timing | Checksum: dd7d4db7  Time (s): cpu = 00:00:57 ; elapsed = 00:00:36 . Memory (MB): peak = 2802.355 ; gain = 39.809 
// Tcl Message: INFO: [Route 35-57] Estimated Timing Summary | WNS=-11.6  | TNS=-933   | WHS=-4.92  | THS=-309   |  
// Tcl Message: Phase 7 Post Hold Fix | Checksum: 1c8c0bbae  Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 2802.355 ; gain = 39.809  Phase 8 Route finalize 
// Tcl Message:  Router Utilization Summary   Global Vertical Routing Utilization    = 2.08442 %   Global Horizontal Routing Utilization  = 2.08337 %   Routable Net Status*   *Does not include unroutable nets such as driverless and loadless.   Run report_route_status for detailed report.   Number of Failed Nets               = 0   Number of Unrouted Nets             = 0   Number of Partially Routed Nets     = 0   Number of Node Overlaps             = 0  Congestion Report North Dir 1x1 Area, Max Cong = 66.6667%, No Congested Regions. South Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions. East Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions. West Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions. 
// Tcl Message: Phase 8 Route finalize | Checksum: 1c8c0bbae  Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 2802.355 ; gain = 39.809  Phase 9 Verifying routed nets 
// Tcl Message:   Verification completed successfully 
// Tcl Message: Phase 9 Verifying routed nets | Checksum: 1c8c0bbae  Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 2802.355 ; gain = 39.809  Phase 10 Depositing Routes 
// Tcl Message: Phase 10 Depositing Routes | Checksum: 102fd7a9a  Time (s): cpu = 00:00:59 ; elapsed = 00:00:38 . Memory (MB): peak = 2802.355 ; gain = 39.809  Phase 11 Post Router Timing  Phase 11.1 Update Timing 
// TclEventType: ROUTE_DESIGN
// Tcl Message: Phase 11.1 Update Timing | Checksum: 102fd7a9a  Time (s): cpu = 00:01:04 ; elapsed = 00:00:41 . Memory (MB): peak = 2802.355 ; gain = 39.809 
// Tcl Message: INFO: [Route 35-57] Estimated Timing Summary | WNS=-11.6  | TNS=-933   | WHS=-4.92  | THS=-309   |  
// Tcl Message: Phase 11 Post Router Timing | Checksum: 102fd7a9a  Time (s): cpu = 00:01:04 ; elapsed = 00:00:41 . Memory (MB): peak = 2802.355 ; gain = 39.809 
// Tcl Message: INFO: [Route 35-16] Router Completed Successfully 
// Tcl Message: Ending Route Task | Checksum: 102fd7a9a  Time (s): cpu = 00:00:00 ; elapsed = 00:00:41 . Memory (MB): peak = 2802.355 ; gain = 39.809 
// Tcl Message:  Routing Is Done. 
// Tcl Message:  Time (s): cpu = 00:00:00 ; elapsed = 00:00:41 . Memory (MB): peak = 2802.355 ; gain = 39.809 
// Tcl Message: INFO: [Common 17-83] Releasing license: Implementation 
// Tcl Message: 13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered. route_design completed successfully 
// Tcl Message: route_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:44 . Memory (MB): peak = 2802.355 ; gain = 55.559 
// [Engine Memory]: 2,500 mb (+12410kb) [02:08:05]
// Elapsed time: 44 seconds
dismissDialog("Tcl Command Line"); // co:P (cg:JFrame)
// Elapsed time: 16 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "report_drc -file post_wa_drc_chk.rpt", true); // U:am (B:P, cg:JFrame)
// Tcl Command: 'report_drc -file post_wa_drc_chk.rpt'
// TclEventType: DRC_REMOVED
// Tcl Message: report_drc -file post_wa_drc_chk.rpt 
// Tcl Message: INFO: [Drc 23-27] Running DRC with 2 threads 
// co:P (cg:JFrame):  Tcl Command Line : addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 2,524 MB. GUI used memory: 113 MB. Current time: 1/11/16 2:09:57 PM
// Tcl Message: INFO: [Coretcl 2-168] The results of DRC are in file D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/post_wa_drc_chk.rpt. 
// Tcl Message: report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2824.434 ; gain = 22.078 
// Tcl Message: 0 
// [Engine Memory]: 2,524 mb (+25210kb) [02:08:28]
dismissDialog("Tcl Command Line"); // co:P (cg:JFrame)
// Elapsed time: 16 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 37, false); // w:X (v:w, cg:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// aR:ae (cg:JFrame): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:ae)
// co:P (cg:JFrame):  Save Constraints : addNotify
dismissDialog("Save Project"); // aR:ae (cg:JFrame)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_SAVE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// Tcl Message: save_constraints -force 
// an:bF (cg:JFrame): Implementation is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a:JButton (JPanel:JComponent, an:bF)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// 'bJ' command handler elapsed time: 5 seconds
// Tcl Message: reset_run impl_1 
dismissDialog("Implementation is Out-of-date"); // an:bF (cg:JFrame)
dismissDialog("Implementation is Out-of-date"); // an:bF (cg:JFrame)
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream 
// Tcl Message: INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/kc705_ethernet_rgmii.xci INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/kc705_ethernet_rgmii.xci 
// Tcl Message: [Mon Jan 11 14:10:20 2016] Launched impl_1... Run output will be captured here: D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/runme.log 
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 160 seconds
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 183, 248); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 183, 248, false, false, false, false, true); // aU:J (JPanel:JComponent, cg:JFrame) - Double Click
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 183, 248); // aU:J (JPanel:JComponent, cg:JFrame)
// Elapsed time: 25 seconds
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 314, 381); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 314, 381, false, false, false, false, true); // aU:J (JPanel:JComponent, cg:JFrame) - Double Click
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 296, 381); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 296, 381, false, false, false, false, true); // aU:J (JPanel:JComponent, cg:JFrame) - Double Click
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 296, 381); // aU:J (JPanel:JComponent, cg:JFrame)
// Elapsed time: 40 seconds
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 129, 363); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 56, 409); // aU:J (JPanel:JComponent, cg:JFrame)
// TclEventType: RUN_FAILED
// N:an (cg:JFrame): Bitstream Generation Failed: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, N:an)
// Run Command: PAResourceCommand.PACommandNames_LOG_WINDOW
dismissDialog("Bitstream Generation Failed"); // N:an (cg:JFrame)
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, false); // h:JCheckBox (JPanel:JComponent, cg:JFrame): FALSE
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Drc 23-20] Rule violation (UCIO-1) Unconstrained Logical Port - 2 out of 152 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: tg_compare_error, init_calib_complete.. ]", 2, false); // S:k (JViewport:JComponent, cg:JFrame)
// Elapsed time: 37 seconds
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 121, 503); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 121, 503, false, false, false, false, true); // aU:J (JPanel:JComponent, cg:JFrame) - Double Click
// Elapsed time: 22 seconds
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 134, 499); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 182, 498); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 182, 498, false, false, false, false, true); // aU:J (JPanel:JComponent, cg:JFrame) - Double Click
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 192, 502); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 219, 468); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 204, 470); // aU:J (JPanel:JComponent, cg:JFrame)
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (32) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 13); // p:aq (JViewport:JComponent, cg:JFrame)
// Elapsed time: 46 seconds
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 327, 503); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 327, 503, false, false, false, false, true); // aU:J (JPanel:JComponent, cg:JFrame) - Double Click
// Elapsed time: 30 seconds
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "tg_compare_error ; Output ;  ;  ;  ; G30 ; false ; 16 ; LVCMOS18 ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 41, "tg_compare_error", 0, false); // p:aq (JViewport:JComponent, cg:JFrame)
// Elapsed time: 21 seconds
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 432, 501); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 6, 438); // aU:J (JPanel:JComponent, cg:JFrame)
// TclEventType: FILE_SET_CHANGE
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "tg_compare_error ; Output ;  ;  ;  ; G30 ; false ; 16 ; LVCMOS18 ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 41, "false", 6, false); // p:aq (JViewport:JComponent, cg:JFrame)
selectCheckBox((HResource) null, (String) null, true); // h:JCheckBox (p:aq, cg:JFrame): TRUE
// da:ae (cg:JFrame): Design Modified on Disk: addNotify
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // a:JButton (JPanel:JComponent, da:ae)
// co:P (cg:JFrame):  Reloading : addNotify
dismissDialog("Design Modified on Disk"); // da:ae (cg:JFrame)
// Tcl Message: refresh_design 
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,524 MB. GUI used memory: 112 MB. Current time: 1/11/16 2:17:34 PM
// Engine heap size: 2,524 MB. GUI used memory: 113 MB. Current time: 1/11/16 2:17:34 PM
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: DCI_CASCADE_NEW
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: TIMING_RESULTS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// Elapsed time: 30 seconds
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a:JButton (JPanel:JComponent, co:P)
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,524 MB. GUI used memory: 71 MB. Current time: 1/11/16 2:18:03 PM
// Package: addNotify
// Device: addNotify
// Tcl Message: INFO: [Netlist 29-17] Analyzing 971 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2014.2 
// Tcl Message: Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/dcp/kc705_ethernet_rgmii_example_design_early.xdc] Finished Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/dcp/kc705_ethernet_rgmii_example_design_early.xdc] Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/dcp/kc705_ethernet_rgmii_example_design.xdc] 
// Tcl Message: INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:140] INFO: [Timing 38-2] Deriving generated clocks [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:140] 
// Tcl Message: get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2824.434 ; gain = 0.000 
// Tcl Message: Finished Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/dcp/kc705_ethernet_rgmii_example_design.xdc] Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/dcp/kc705_ethernet_rgmii_example_design_late.xdc] 
// Tcl Message: INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'kc705_ethernet_rgmii_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/synth/kc705_ethernet_rgmii_clocks.xdc:30] 
// Tcl Message: Finished Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/dcp/kc705_ethernet_rgmii_example_design_late.xdc] Reading XDEF placement. Reading XDEF routing. 
// Tcl Message: Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2824.434 ; gain = 0.000 
// Tcl Message: Restoring placement. Restored 6041 out of 6041 XDEF sites from archive | CPU: 9.000000 secs | Memory: 0.000000 MB | 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 2824.434 ; gain = 0.000 
// RouteApi.initDelayMediator elapsed time: 0.2s
dismissDialog("Reloading"); // co:P (cg:JFrame)
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi.loadEngineXgd elapsed time: 4s
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (32) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 13); // p:aq (JViewport:JComponent, cg:JFrame)
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "tg_compare_error ; Output ;  ;  ;  ; G30 ; false ; 16 ; LVCMOS18 ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 41, "G30", 5, false); // p:aq (JViewport:JComponent, cg:JFrame)
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: startgroup 
// Tcl Message: set_property package_pin E18 [get_ports tg_compare_error] 
// Tcl Message: endgroup 
// Elapsed time: 15 seconds
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "tg_compare_error ; Output ;  ;  ;  ; E18 ; true ; 17 ; LVCMOS18 ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 41, "LVCMOS18", 8, false); // p:aq (JViewport:JComponent, cg:JFrame)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property iostandard LVCMOS25 [get_ports [list tg_compare_error]] 
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "init_calib_complete ; Output ;  ;  ;  ; G25 ; false ; 16 ; LVCMOS18 ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 28, "false", 6, false); // p:aq (JViewport:JComponent, cg:JFrame)
selectCheckBox((HResource) null, (String) null, true); // h:JCheckBox (p:aq, cg:JFrame): TRUE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: set_property is_loc_fixed true [get_ports [list  init_calib_complete]] 
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "init_calib_complete ; Output ;  ;  ;  ; G25 ; true ; 16 ; LVCMOS18 ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 28, "LVCMOS18", 8, false); // p:aq (JViewport:JComponent, cg:JFrame)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property iostandard LVCMOS25 [get_ports [list init_calib_complete]] 
// Elapsed time: 12 seconds
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "init_calib_complete ; Output ;  ;  ;  ; G25 ; true ; 16 ; LVCMOS25 ; 2.5 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 28, "G25", 5, false); // p:aq (JViewport:JComponent, cg:JFrame)
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: startgroup 
// Tcl Message: set_property package_pin G19 [get_ports init_calib_complete] 
// Tcl Message: endgroup 
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 33, false); // w:X (v:w, cg:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// an:bF (cg:JFrame): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a:JButton (JPanel:JComponent, an:bF)
// co:P (cg:JFrame):  Resetting Runs : addNotify
dismissDialog("Synthesis is Out-of-date"); // an:bF (cg:JFrame)
dismissDialog("Synthesis is Out-of-date"); // an:bF (cg:JFrame)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// aR:ae (cg:JFrame): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:ae)
// V:ae (cg:JFrame): Save Implemented Design: addNotify
dismissDialog("Save Project"); // aR:ae (cg:JFrame)
selectButton(PAResourceOtoP.OverwriteConstraintsDialog_OVERWRITE, "Overwrite"); // a:JButton (JPanel:JComponent, V:ae)
// co:P (cg:JFrame):  Save Constraints : addNotify
dismissDialog("Save Implemented Design"); // V:ae (cg:JFrame)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_SAVE
// Tcl Message: save_constraints -force 
// co:P (cg:JFrame):  Starting Design Runs : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 
// Tcl Message: INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/kc705_ethernet_rgmii.xci INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/kc705_ethernet_rgmii.xci 
// Tcl Message: [Mon Jan 11 14:19:18 2016] Launched synth_1... Run output will be captured here: D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/synth_1/runme.log [Mon Jan 11 14:19:18 2016] Launched impl_1... Run output will be captured here: D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // co:P (cg:JFrame)
selectButton(RDIResource.CodeView_RELOAD, "Reload"); // h:k (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.xdc", 142, 8); // aU:J (JPanel:JComponent, cg:JFrame)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 82 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_example_design.v", 3); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
// Elapsed time: 104 seconds
selectCodeEditor("kc705_ethernet_rgmii_example_design.v", 125, 317); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_example_design.v", 129, 330); // aU:J (JPanel:JComponent, cg:JFrame)
// TclEventType: DESIGN_STALE
// TclEventType: RUN_COMPLETED
// N:an (cg:JFrame): Implementation Completed: addNotify
// Elapsed time: 76 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, N:an)
// Run Command: PAResourceCommand.PACommandNames_GOTO_IMPLEMENTED_DESIGN
// co:P (cg:JFrame):  Reloading : addNotify
// Tcl Message: refresh_design 
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,524 MB. GUI used memory: 125 MB. Current time: 1/11/16 2:23:53 PM
// Engine heap size: 2,524 MB. GUI used memory: 126 MB. Current time: 1/11/16 2:23:53 PM
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: DCI_CASCADE_NEW
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// Elapsed time: 13 seconds
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a:JButton (JPanel:JComponent, co:P)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_example_design.xdc", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: TIMING_RESULTS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,524 MB. GUI used memory: 74 MB. Current time: 1/11/16 2:24:22 PM
// Package: addNotify
// Device: addNotify
// Tcl Message: INFO: [Netlist 29-17] Analyzing 971 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2014.2 
// Tcl Message: Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/dcp/kc705_ethernet_rgmii_example_design_early.xdc] Finished Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/dcp/kc705_ethernet_rgmii_example_design_early.xdc] Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/dcp/kc705_ethernet_rgmii_example_design.xdc] 
// Tcl Message: INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:140] INFO: [Timing 38-2] Deriving generated clocks [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:140] 
// Tcl Message: get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2824.434 ; gain = 0.000 
// Tcl Message: Finished Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/dcp/kc705_ethernet_rgmii_example_design.xdc] Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/dcp/kc705_ethernet_rgmii_example_design_late.xdc] 
// Tcl Message: INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'kc705_ethernet_rgmii_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/synth/kc705_ethernet_rgmii_clocks.xdc:30] 
// Tcl Message: Finished Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/dcp/kc705_ethernet_rgmii_example_design_late.xdc] Reading XDEF placement. Reading XDEF routing. 
// Tcl Message: Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2824.434 ; gain = 0.000 
// Tcl Message: Restoring placement. Restored 6064 out of 6064 XDEF sites from archive | CPU: 9.000000 secs | Memory: 0.000000 MB | 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2824.434 ; gain = 0.000 
// Elapsed time: 19 seconds
dismissDialog("Reloading"); // co:P (cg:JFrame)
// RouteApi.initDelayMediator elapsed time: 0.2s
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi.loadEngineXgd elapsed time: 3.9s
// Elapsed time: 22 seconds
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, true); // h:JCheckBox (JPanel:JComponent, cg:JFrame): TRUE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 37, false); // w:X (v:w, cg:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream 
// Tcl Message: INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci INFO: [Memdata 28-152] Did  not create MIG processor data. D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/kc705_ethernet_rgmii.xci 
// Tcl Message: [Mon Jan 11 14:24:51 2016] Launched impl_1... Run output will be captured here: D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/runme.log 
// Elapsed time: 13 seconds
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (32) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 13); // p:aq (JViewport:JComponent, cg:JFrame)
// TclEventType: RUN_COMPLETED
// N:an (cg:JFrame): Bitstream Generation Completed: addNotify
// Elapsed time: 84 seconds
selectRadioButton(PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER, "Open Hardware Manager"); // a:JRadioButton (JPanel:JComponent, N:an)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, N:an)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// TclEventType: LOAD_FEATURE
// TclEventType: HW_SESSION_OPEN
// Tcl Message: open_hw 
dismissDialog("Bitstream Generation Completed"); // N:an (cg:JFrame)
// Elapsed time: 39 seconds
selectButton(PAResourceOtoP.ProgramDebugTab_OPEN_RECENTLY_OPENED_TARGET, "Open recent target"); // h:k (JPanel:JComponent, cg:JFrame)
selectMenuItem((HResource) null, "localhost:60001,localhost:3121,xilinx_tcf/Digilent/210203344634A,PARAM.FREQUENCY:15000000"); // ab:JMenuItem (ag:JPopupMenu, cg:JFrame)
// co:P (cg:JFrame):  Open Hardware Target : addNotify
// Tcl Message: connect_hw_server -host localhost -port 60001 -url localhost:3121 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// Tcl Message: INFO: [Labtools 27-2222] Launching hw_server... INFO: [Labtools 27-2221] Launch Output:  ****** Xilinx hw_server v2014.2   **** Build date : Jun 11 2014-13:29:07     ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.  INFO: hw_server application started INFO: Use Ctrl-C to exit hw_server application   ****** Xilinx hw_server v2014.2   **** Build date : Jun 11 2014-13:29:07     ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.  INFO: hw_server application started INFO: Use Ctrl-C to exit hw_server application   
// Tcl Message: INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001 
// Tcl Message: INFO: [Labtools 27-109] Started Vivado Cse Server instance on port: 60001 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001 INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server... INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server. INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server... INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server. 
// Tcl Message: connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2824.434 ; gain = 0.000 
// Tcl Message: current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210203344634A] 
// TclEventType: HW_TARGET_CHANGE
// Tcl Message: set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210203344634A] 
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server... INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server. 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/kc705_ethernet_rgmii_example_design.bit} [lindex [get_hw_devices] 0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0] 
// Tcl Message: current_hw_device [lindex [get_hw_devices] 0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// Tcl Message: refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0] 
// Tcl Message: INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0). 
dismissDialog("Open Hardware Target"); // co:P (cg:JFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Hardware Manager, Program Device]", 40, false); // w:X (v:w, cg:JFrame)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7k325t_0"); // ab:JMenuItem (ag:JPopupMenu, cg:JFrame)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// ao:a (cg:JFrame): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a:JButton (JPanel:JComponent, ao:a)
// co:P (cg:JFrame):  Program Device : addNotify
dismissDialog("Program Device"); // ao:a (cg:JFrame)
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/kc705_ethernet_rgmii_example_design.bit} [lindex [get_hw_devices] 0] 
// Tcl Message: program_hw_devices [lindex [get_hw_devices] 0] 
// Tcl Message: INFO: [Labtools 27-2154] Reading 11443729 bytes from file D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/kc705_ethernet_rgmii_example_design.bit... 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-32] Done pin status: HIGH 
// Tcl Message: program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2824.434 ; gain = 0.000 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'p' command handler elapsed time: 17 seconds
// Elapsed time: 15 seconds
dismissDialog("Program Device"); // co:P (cg:JFrame)
// Elapsed time: 374 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_example_design.v", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_example_design.v", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
// Elapsed time: 22 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager]", 0, true); // w:X (v:w, cg:JFrame) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_PROJECT_MANAGER
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), basic_pat_gen_inst - kc705_ethernet_rgmii_basic_pat_gen (kc705_ethernet_rgmii_basic_pat_gen.v)]", 14); // u:k (w:JPanel, cg:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), basic_pat_gen_inst - kc705_ethernet_rgmii_basic_pat_gen (kc705_ethernet_rgmii_basic_pat_gen.v), axi_pat_gen_inst - kc705_ethernet_rgmii_axi_pat_gen (kc705_ethernet_rgmii_axi_pat_gen.v)]", 15, false); // u:k (w:JPanel, cg:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), basic_pat_gen_inst - kc705_ethernet_rgmii_basic_pat_gen (kc705_ethernet_rgmii_basic_pat_gen.v), axi_pat_gen_inst - kc705_ethernet_rgmii_axi_pat_gen (kc705_ethernet_rgmii_axi_pat_gen.v)]", 15, false, false, false, false, false, true); // u:k (w:JPanel, cg:JFrame) - Double Click
selectCodeEditor("kc705_ethernet_rgmii_axi_pat_gen.v", 353, 195); // aU:J (JPanel:JComponent, cg:JFrame)
// Elapsed time: 260 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_example_design.v", 2); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
// Elapsed time: 15 seconds
selectCodeEditor("kc705_ethernet_rgmii_example_design.v", 672, 326); // aU:J (JPanel:JComponent, cg:JFrame)
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_axi_pat_gen.v", 3); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
// Elapsed time: 16 seconds
selectCodeEditor("kc705_ethernet_rgmii_axi_pat_gen.v", 175, 166); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_axi_pat_gen.v", 175, 166, false, false, false, false, true); // aU:J (JPanel:JComponent, cg:JFrame) - Double Click
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), basic_pat_gen_inst - kc705_ethernet_rgmii_basic_pat_gen (kc705_ethernet_rgmii_basic_pat_gen.v), axi_pat_check_inst - kc705_ethernet_rgmii_axi_pat_check (kc705_ethernet_rgmii_axi_pat_check.v)]", 16, false); // u:k (w:JPanel, cg:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), basic_pat_gen_inst - kc705_ethernet_rgmii_basic_pat_gen (kc705_ethernet_rgmii_basic_pat_gen.v), axi_pat_check_inst - kc705_ethernet_rgmii_axi_pat_check (kc705_ethernet_rgmii_axi_pat_check.v)]", 16, false, false, false, false, false, true); // u:k (w:JPanel, cg:JFrame) - Double Click
// Elapsed time: 445 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Hardware Manager, Program Device]", 40, false); // w:X (v:w, cg:JFrame)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7k325t_0"); // ab:JMenuItem (ag:JPopupMenu, cg:JFrame)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// ao:a (cg:JFrame): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a:JButton (JPanel:JComponent, ao:a)
// co:P (cg:JFrame):  Program Device : addNotify
dismissDialog("Program Device"); // ao:a (cg:JFrame)
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/kc705_ethernet_rgmii_example_design.bit} [lindex [get_hw_devices] 0] 
// Tcl Message: program_hw_devices [lindex [get_hw_devices] 0] 
// Tcl Message: INFO: [Labtools 27-2154] Reading 11443729 bytes from file D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/kc705_ethernet_rgmii_example_design.bit... 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-32] Done pin status: HIGH 
// Tcl Message: program_hw_devices: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2824.434 ; gain = 0.000 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'p' command handler elapsed time: 14 seconds
dismissDialog("Program Device"); // co:P (cg:JFrame)
// Elapsed time: 27 seconds
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "XADC ;   ", 3, "XADC", 0, false); // f:aq (JViewport:JComponent, cg:JFrame)
// Elapsed time: 41 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation]", 31, true); // w:X (v:w, cg:JFrame) - Node
// Run Command: PAResourceCommand.PACommandNames_SHOW_IMPLEMENTED_DESIGN
// Elapsed time: 10 seconds
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "gen_tx_data ; Input ;  ;  ;  ; W29 ; true ; 13 ; LVCMOS25 ; 2.5 ;  ;  ;  ; NONE ; NONE ; ", 25, "gen_tx_data", 0, false); // p:aq (JViewport:JComponent, cg:JFrame)
// Elapsed time: 188 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Hardware Manager, Open Target]", 39, false); // w:X (v:w, cg:JFrame)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenuItem((HResource) null, "localhost:60001,localhost:3121,xilinx_tcf/Digilent/210203344634A,PARAM.FREQUENCY:15000000"); // ab:JMenuItem (ag:JPopupMenu, cg:JFrame)
// co:P (cg:JFrame):  Open Hardware Target : addNotify
// TclEventType: HW_OBJECT_DELETE
// TclEventType: HW_SERVER_CLOSE
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: disconnect_hw_server localhost 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: connect_hw_server -host localhost -port 60001 -url localhost:3121 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001 INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server... 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server. INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server... INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server. 
// Tcl Message: current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210203344634A] 
// TclEventType: HW_TARGET_CHANGE
// Tcl Message: set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210203344634A] 
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server... INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server. 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/kc705_ethernet_rgmii_example_design.bit} [lindex [get_hw_devices] 0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0] 
// Tcl Message: current_hw_device [lindex [get_hw_devices] 0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// Tcl Message: refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0] 
// Tcl Message: INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0). 
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
dismissDialog("Open Hardware Target"); // co:P (cg:JFrame)
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "xc7k325t_0 (0) ; Not programmed", 2, "xc7k325t_0 (0)", 0, false); // f:aq (JViewport:JComponent, cg:JFrame)
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "xc7k325t_0 (0) ; Not programmed", 2, "xc7k325t_0 (0)", 0, false, false, false, false, true, false); // f:aq (JViewport:JComponent, cg:JFrame) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_PROGRAM_FPGA, "Program Device..."); // ab:JMenuItem (ag:JPopupMenu, cg:JFrame)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// ao:a (cg:JFrame): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a:JButton (JPanel:JComponent, ao:a)
// co:P (cg:JFrame):  Program Device : addNotify
dismissDialog("Program Device"); // ao:a (cg:JFrame)
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/kc705_ethernet_rgmii_example_design.bit} [lindex [get_hw_devices] 0] 
// Tcl Message: program_hw_devices [lindex [get_hw_devices] 0] 
// Tcl Message: INFO: [Labtools 27-2154] Reading 11443729 bytes from file D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/kc705_ethernet_rgmii_example_design.bit... 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-32] Done pin status: HIGH 
// Tcl Message: program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2824.434 ; gain = 0.000 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'p' command handler elapsed time: 18 seconds
// Elapsed time: 15 seconds
dismissDialog("Program Device"); // co:P (cg:JFrame)
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "XADC ;   ", 3, "XADC", 0, false); // f:aq (JViewport:JComponent, cg:JFrame)
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "xc7k325t_0 (1) ; Programmed", 2, "xc7k325t_0 (1)", 0, true); // f:aq (JViewport:JComponent, cg:JFrame) - Node
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "xc7k325t_0 (1) ; Programmed", 2, "xc7k325t_0 (1)", 0, true, false, false, false, true, false); // f:aq (JViewport:JComponent, cg:JFrame) - Popup Trigger - Node
// Elapsed time: 13 seconds
selectButton(PAResourceOtoP.ProgramDebugTab_REFRESH_DEVICE, "Refresh device"); // h:k (JPanel:JComponent, cg:JFrame)
selectMenuItem((HResource) null, "xc7k325t_0"); // ab:JMenuItem (ag:JPopupMenu, cg:JFrame)
// Run Command: PAResourceCommand.PACommandNames_REFRESH_DEVICE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
selectButton(PAResourceOtoP.ProgramDebugTab_PROGRAM_DEVICE, "Program device"); // h:k (JPanel:JComponent, cg:JFrame)
selectMenuItem((HResource) null, "xc7k325t_0"); // ab:JMenuItem (ag:JPopupMenu, cg:JFrame)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// ao:a (cg:JFrame): Program Device: addNotify
selectButton(PAResourceAtoD.AssignProgramFileDialog_SPECIFY_BITSTREAM_FILE, (String) null); // p:a (aP:JPanel, ao:a)
setFileChooser("D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/kc705_ethernet_rgmii_example_design.bit");
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a:JButton (JPanel:JComponent, ao:a)
// co:P (cg:JFrame):  Program Device : addNotify
dismissDialog("Program Device"); // ao:a (cg:JFrame)
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/kc705_ethernet_rgmii_example_design.bit} [lindex [get_hw_devices] 0] 
// Tcl Message: program_hw_devices [lindex [get_hw_devices] 0] 
// Tcl Message: INFO: [Labtools 27-2154] Reading 11443729 bytes from file D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/kc705_ethernet_rgmii_example_design.bit... 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-32] Done pin status: HIGH 
// Tcl Message: program_hw_devices: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2824.434 ; gain = 0.000 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'p' command handler elapsed time: 26 seconds
dismissDialog("Program Device"); // co:P (cg:JFrame)
// HMemoryUtils.trashcanNow. Engine heap size: 2,524 MB. GUI used memory: 136 MB. Current time: 1/11/16 2:54:23 PM
// Elapsed time: 351 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_axi_pat_gen.v", 2); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_axi_pat_gen.v", 349, 43); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_axi_pat_gen.v", 486, 73); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_axi_pat_gen.v", 352, 41); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_axi_pat_gen.v", 348, 58); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_axi_pat_gen.v", 456, 67); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_axi_pat_gen.v", 193, 43); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_axi_pat_gen.v", 337, 44); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_axi_pat_gen.v", 450, 47); // aU:J (JPanel:JComponent, cg:JFrame)
// Elapsed time: 225 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Hardware Manager]", 38, true); // w:X (v:w, cg:JFrame) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Hardware Manager]", 38, true); // w:X (v:w, cg:JFrame) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Hardware Manager, Open Target]", 39, false); // w:X (v:w, cg:JFrame)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
// Elapsed time: 777 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager]", 0, true); // w:X (v:w, cg:JFrame) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_PROJECT_MANAGER
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), basic_pat_gen_inst - kc705_ethernet_rgmii_basic_pat_gen (kc705_ethernet_rgmii_basic_pat_gen.v)]", 14, true); // u:k (w:JPanel, cg:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), basic_pat_gen_inst - kc705_ethernet_rgmii_basic_pat_gen (kc705_ethernet_rgmii_basic_pat_gen.v)]", 14, true, false, false, false, false, true); // u:k (w:JPanel, cg:JFrame) - Double Click - Node
// Elapsed time: 45 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), basic_pat_gen_inst - kc705_ethernet_rgmii_basic_pat_gen (kc705_ethernet_rgmii_basic_pat_gen.v)]", 14); // u:k (w:JPanel, cg:JFrame)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), trimac_fifo_block - kc705_ethernet_rgmii_fifo_block (kc705_ethernet_rgmii_fifo_block.v)]", 13); // u:k (w:JPanel, cg:JFrame)
// Elapsed time: 20 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), u_mig_example_top - mig_example_top (mig_example_top.v)]", 2, true); // u:k (w:JPanel, cg:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), u_mig_example_top - mig_example_top (mig_example_top.v)]", 2, true, false, false, false, false, true); // u:k (w:JPanel, cg:JFrame) - Double Click - Node
// Elapsed time: 24 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), u_mig_example_top - mig_example_top (mig_example_top.v)]", 2); // u:k (w:JPanel, cg:JFrame)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), u_mig_example_top - mig_example_top (mig_example_top.v), u_axi4_tg_inst - mig_7series_v2_1_axi4_tg (mig_7series_v2_1_axi4_tg.v)]", 4); // u:k (w:JPanel, cg:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), u_mig_example_top - mig_example_top (mig_example_top.v), u_axi4_tg_inst - mig_7series_v2_1_axi4_tg (mig_7series_v2_1_axi4_tg.v), traffic_gen_inst - mig_7series_v2_1_tg (mig_7series_v2_1_tg.v)]", 6, true); // u:k (w:JPanel, cg:JFrame) - Node
// Elapsed time: 23 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), trimac_fifo_block - kc705_ethernet_rgmii_fifo_block (kc705_ethernet_rgmii_fifo_block.v), rx_mac_reset_gen - kc705_ethernet_rgmii_reset_sync (kc705_ethernet_rgmii_reset_sync.v)]", 17, false); // u:k (w:JPanel, cg:JFrame)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), axi_lite_controller - kc705_ethernet_rgmii_axi_lite_sm (kc705_ethernet_rgmii_axi_lite_sm.v)]", 14); // u:k (w:JPanel, cg:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), u_mig_example_top - mig_example_top (mig_example_top.v), u_axi4_tg_inst - mig_7series_v2_1_axi4_tg (mig_7series_v2_1_axi4_tg.v)]", 4, true); // u:k (w:JPanel, cg:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), u_mig_example_top - mig_example_top (mig_example_top.v), u_axi4_tg_inst - mig_7series_v2_1_axi4_tg (mig_7series_v2_1_axi4_tg.v)]", 4, true, false, false, false, false, true); // u:k (w:JPanel, cg:JFrame) - Double Click - Node
selectCodeEditor("mig_7series_v2_1_axi4_tg.v", 165, 246); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("mig_7series_v2_1_axi4_tg.v", 165, 246, false, false, false, false, true); // aU:J (JPanel:JComponent, cg:JFrame) - Double Click
// Elapsed time: 74 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), u_mig_example_top - mig_example_top (mig_example_top.v), u_axi4_tg_inst - mig_7series_v2_1_axi4_tg (mig_7series_v2_1_axi4_tg.v)]", 4); // u:k (w:JPanel, cg:JFrame)
// HMemoryUtils.trashcanNow. Engine heap size: 2,524 MB. GUI used memory: 121 MB. Current time: 1/11/16 3:24:23 PM
// Elapsed time: 499 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_example_top.v", 6); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_axi_pat_check.v", 4); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_basic_pat_gen.v", 5); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
// Elapsed time: 32 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_example_top.v", 6); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectCodeEditor("mig_example_top.v", 243, 236); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("mig_example_top.v", 490, 265); // aU:J (JPanel:JComponent, cg:JFrame)
// Elapsed time: 58 seconds
selectCodeEditor("mig_example_top.v", 98, 315); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("mig_example_top.v", 265, 313); // aU:J (JPanel:JComponent, cg:JFrame)
// Elapsed time: 41 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), u_mig_example_top - mig_example_top (mig_example_top.v), u_axi4_tg_inst - mig_7series_v2_1_axi4_tg (mig_7series_v2_1_axi4_tg.v)]", 4, true, false, false, false, true, false); // u:k (w:JPanel, cg:JFrame) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // Y:JMenu (ag:JPopupMenu, cg:JFrame)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // Y:JMenu (ag:JPopupMenu, cg:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), u_mig_example_top - mig_example_top (mig_example_top.v)]", 2, true); // u:k (w:JPanel, cg:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), u_mig_example_top - mig_example_top (mig_example_top.v)]", 2, true, false, false, false, true, false); // u:k (w:JPanel, cg:JFrame) - Popup Trigger - Node
selectCodeEditor("mig_example_top.v", 72, 48); // aU:J (JPanel:JComponent, cg:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), u_mig_example_top - mig_example_top (mig_example_top.v), u_mig_7series_0 - mig_7series_0 (mig_7series_0.xci)]", 3, false, false, false, false, true, false); // u:k (w:JPanel, cg:JFrame) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_OPEN_EXAMPLE, "Open IP Example Design..."); // ab:JMenuItem (ag:JPopupMenu, cg:JFrame)
// Run Command: PAResourceCommand.PACommandNames_OPEN_EXAMPLE
// x:ae (cg:JFrame): Open IP Example Design: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, x:ae)
// 'v' command handler elapsed time: 9 seconds
dismissDialog("Open IP Example Design"); // x:ae (cg:JFrame)
selectCodeEditor("mig_example_top.v", 389, 406); // aU:J (JPanel:JComponent, cg:JFrame)
// Elapsed time: 19 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_axi_pat_check.v", 4); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_basic_pat_gen.v", 5); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_example_top.v", 6); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_7series_v2_1_axi4_tg.v", 7); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
// Elapsed time: 31 seconds
selectCodeEditor("mig_7series_v2_1_axi4_tg.v", 220, 187); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("mig_7series_v2_1_axi4_tg.v", 377, 207); // aU:J (JPanel:JComponent, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_example_top.v", 6); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_7series_v2_1_axi4_tg.v", 7); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_example_top.v", 6); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_7series_v2_1_axi4_tg.v", 7); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_example_top.v", 6); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_7series_v2_1_axi4_tg.v", 7); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_example_top.v", 6); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_7series_v2_1_axi4_tg.v", 7); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_example_top.v", 6); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_7series_v2_1_axi4_tg.v", 7); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_example_top.v", 6); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_7series_v2_1_axi4_tg.v", 7); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_example_top.v", 6); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_7series_v2_1_axi4_tg.v", 7); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectCodeEditor("mig_7series_v2_1_axi4_tg.v", 135, 194); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("mig_7series_v2_1_axi4_tg.v", 206, 348); // aU:J (JPanel:JComponent, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_example_top.v", 6); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_7series_v2_1_axi4_tg.v", 7); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_example_top.v", 6); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
// Elapsed time: 17 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_7series_v2_1_axi4_tg.v", 7); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
// Elapsed time: 66 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_example_top.v", 6); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_axi_pat_check.v", 4); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_axi_pat_check.v", 521, 234); // aU:J (JPanel:JComponent, cg:JFrame)
// Elapsed time: 29 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_axi_pat_gen.v", 3); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_example_top.v", 6); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_basic_pat_gen.v", 5); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_axi_pat_gen.v", 3); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_basic_pat_gen.v", 5); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_axi_pat_gen.v", 3); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_basic_pat_gen.v", 5); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_axi_pat_gen.v", 3); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_basic_pat_gen.v", 5); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_axi_pat_gen.v", 3); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_basic_pat_gen.v", 5); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_axi_pat_gen.v", 3); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_basic_pat_gen.v", 5); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_axi_pat_gen.v", 3); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_basic_pat_gen.v", 5); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_basic_pat_gen.v", 122, 90); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("kc705_ethernet_rgmii_basic_pat_gen.v", 348, 195); // aU:J (JPanel:JComponent, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_axi_pat_gen.v", 3); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_basic_pat_gen.v", 5); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
// Elapsed time: 20 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_axi_pat_gen.v", 3); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
// Elapsed time: 25 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), basic_pat_gen_inst - kc705_ethernet_rgmii_basic_pat_gen (kc705_ethernet_rgmii_basic_pat_gen.v), axi_pat_check_inst - kc705_ethernet_rgmii_axi_pat_check (kc705_ethernet_rgmii_axi_pat_check.v)]", 23, false); // u:k (w:JPanel, cg:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), basic_pat_gen_inst - kc705_ethernet_rgmii_basic_pat_gen (kc705_ethernet_rgmii_basic_pat_gen.v), axi_mux_inst - kc705_ethernet_rgmii_axi_mux (kc705_ethernet_rgmii_axi_mux.v)]", 24, false); // u:k (w:JPanel, cg:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), basic_pat_gen_inst - kc705_ethernet_rgmii_basic_pat_gen (kc705_ethernet_rgmii_basic_pat_gen.v), axi_pipe_inst - kc705_ethernet_rgmii_axi_pipe (kc705_ethernet_rgmii_axi_pipe.v)]", 25, false); // u:k (w:JPanel, cg:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kc705_ethernet_rgmii_example_design (kc705_ethernet_rgmii_example_design.v), basic_pat_gen_inst - kc705_ethernet_rgmii_basic_pat_gen (kc705_ethernet_rgmii_basic_pat_gen.v), address_swap_inst - kc705_ethernet_rgmii_address_swap (kc705_ethernet_rgmii_address_swap.v)]", 26, false); // u:k (w:JPanel, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_example_top.v", 6); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectCodeEditor("mig_example_top.v", 27, 229); // aU:J (JPanel:JComponent, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_axi_pat_check.v", 4); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_example_top.v", 6); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectCodeEditor("mig_example_top.v", 393, 464); // aU:J (JPanel:JComponent, cg:JFrame)
// Elapsed time: 50 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // w:X (v:w, cg:JFrame)
// co:P (cg:JFrame):  Open Elaborated Design : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1  Starting synthesis...  Using part: xc7k325tffg900-2 Top: kc705_ethernet_rgmii_example_design 
// TclEventType: ELABORATE_FINISH
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: DCI_CASCADE_NEW
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 2,524 MB. GUI used memory: 121 MB. Current time: 1/11/16 3:38:45 PM
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// TclEventType: CURR_DESIGN_SET
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi.loadEngineXgd elapsed time: 2.9s
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:20:52 ; elapsed = 03:37:11 . Memory (MB): peak = 2824.434 ; gain = 2690.598 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'kc705_ethernet_rgmii_example_design' [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/imports/example_design/kc705_ethernet_rgmii_example_design.v:133] INFO: [Synth 8-638] synthesizing module 'mig_example_top' [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/imports/mig_7series_0_example_select_srcs/mig_example_top.v:74] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/realtime/mig_7series_0_stub.v:6] INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (1#1) [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/.Xil/Vivado-9316-radar-PC/realtime/mig_7series_0_stub.v:6] INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_axi4_tg' [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/imports/mig_7series_0_example_select_srcs/traffic_gen/mig_7series_v2_1_axi4_tg.v:69] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_axi4_wrapper' [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/imports/mig_7series_0_example_select_srcs/traffic_gen/mig_7series_v2_1_axi4_wrapper.v:69] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_data_gen_chk' [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/imports/mig_7series_0_example_select_srcs/traffic_gen/mig_7series_v2_1_data_gen_chk.v:69] 
// Tcl Message: 	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_data_gen_chk' (3#1) [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/imports/mig_7series_0_example_select_srcs/traffic_gen/mig_7series_v2_1_data_gen_chk.v:69] INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_cmd_prbs_gen_axi' [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/imports/mig_7series_0_example_select_srcs/traffic_gen/mig_7series_v2_1_cmd_prbs_gen_axi.v:71] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter FAMILY bound to: SPARTAN6 - type: string  	Parameter ADDR_WIDTH bound to: 30 - type: integer  	Parameter DWIDTH bound to: 32 - type: integer  	Parameter PRBS_CMD bound to: BLEN - type: string  	Parameter PRBS_WIDTH bound to: 32 - type: integer  	Parameter SEED_WIDTH bound to: 32 - type: integer  	Parameter PRBS_EADDR_MASK_POS bound to: -12288 - type: integer  	Parameter PRBS_SADDR_MASK_POS bound to: 8192 - type: integer  	Parameter PRBS_EADDR bound to: 8192 - type: integer  	Parameter PRBS_SADDR bound to: 8192 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_cmd_prbs_gen_axi' (4#1) [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/imports/mig_7series_0_example_select_srcs/traffic_gen/mig_7series_v2_1_cmd_prbs_gen_axi.v:71] INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_cmd_prbs_gen_axi__parameterized0' [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/imports/mig_7series_0_example_select_srcs/traffic_gen/mig_7series_v2_1_cmd_prbs_gen_axi.v:71] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter FAMILY bound to: VIRTEX7 - type: string  	Parameter ADDR_WIDTH bound to: 30 - type: integer  	Parameter DWIDTH bound to: 32 - type: integer  	Parameter PRBS_CMD bound to: ADDRESS - type: string  	Parameter PRBS_WIDTH bound to: 32 - type: integer  	Parameter SEED_WIDTH bound to: 32 - type: integer  	Parameter PRBS_EADDR_MASK_POS bound to: -16777216 - type: integer  	Parameter PRBS_SADDR_MASK_POS bound to: 8192 - type: integer  	Parameter PRBS_EADDR bound to: 16777215 - type: integer  	Parameter PRBS_SADDR bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_example_top' (7#1) [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/imports/mig_7series_0_example_select_srcs/mig_example_top.v:74] INFO: [Synth 8-638] synthesizing module 'kc705_ethernet_rgmii_example_design_clocks' [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/imports/example_design/kc705_ethernet_rgmii_example_design_clocks.v:56] INFO: [Synth 8-638] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:10265] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter DIFF_TERM bound to: FALSE - type: string  	Parameter DQS_BIAS bound to: FALSE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (8#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:10265] INFO: [Synth 8-638] synthesizing module 'BUFGCE' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:616] 
// Tcl Message: 	Parameter CE_TYPE bound to: SYNC - type: string  	Parameter IS_CE_INVERTED bound to: 1'b0  	Parameter IS_I_INVERTED bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (9#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:616] INFO: [Synth 8-638] synthesizing module 'kc705_ethernet_rgmii_sync_block' [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/imports/example_design/common/kc705_ethernet_rgmii_sync_block.v:63] 
// Tcl Message: 	Parameter INITIALISE bound to: 1'b0  	Parameter DEPTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3014] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D_INVERTED bound to: 1'b0  	Parameter IS_R_INVERTED bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'FDRE' (10#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3014] INFO: [Synth 8-256] done synthesizing module 'kc705_ethernet_rgmii_sync_block' (11#1) [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/imports/example_design/common/kc705_ethernet_rgmii_sync_block.v:63] INFO: [Synth 8-638] synthesizing module 'kc705_ethernet_rgmii_reset_sync' [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/imports/example_design/common/kc705_ethernet_rgmii_reset_sync.v:66] 
// Tcl Message: 	Parameter INITIALISE bound to: 1'b1  	Parameter DEPTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'FDPE' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2954] 
// Tcl Message: 	Parameter INIT bound to: 1'b1  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D_INVERTED bound to: 1'b0  	Parameter IS_PRE_INVERTED bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'FDPE' (12#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2954] INFO: [Synth 8-256] done synthesizing module 'kc705_ethernet_rgmii_reset_sync' (13#1) [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/imports/example_design/common/kc705_ethernet_rgmii_reset_sync.v:66] INFO: [Synth 8-638] synthesizing module 'kc705_ethernet_rgmii_clk_wiz' [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/imports/example_design/kc705_ethernet_rgmii_clk_wiz.v:72] INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15990] 
// Tcl Message: 	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'kc705_ethernet_rgmii_tx_client_fifo' [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/imports/example_design/fifo/kc705_ethernet_rgmii_tx_client_fifo.v:100] 
// Tcl Message: INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/imports/example_design/fifo/kc705_ethernet_rgmii_tx_client_fifo.v:243] INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/imports/example_design/fifo/kc705_ethernet_rgmii_tx_client_fifo.v:264] INFO: [Synth 8-638] synthesizing module 'kc705_ethernet_rgmii_bram_tdp' [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/imports/example_design/fifo/kc705_ethernet_rgmii_bram_tdp.v:66] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 9 - type: integer  	Parameter ADDR_WIDTH bound to: 12 - type: integer  	Parameter RAM_DEPTH bound to: 4096 - type: integer  
// Tcl Message: 	Parameter WAIT_s bound to: 3'b000  	Parameter QUEUE1_s bound to: 3'b001  	Parameter QUEUE2_s bound to: 3'b010  	Parameter QUEUE3_s bound to: 3'b011  	Parameter QUEUE_SOF_s bound to: 3'b100  	Parameter SOF_s bound to: 3'b101  	Parameter DATA_s bound to: 3'b110  	Parameter EOF_s bound to: 3'b111  	Parameter IDLE_s bound to: 3'b000  	Parameter FRAME_s bound to: 3'b001  	Parameter GF_s bound to: 3'b010  	Parameter BF_s bound to: 3'b011  	Parameter OVFLOW_s bound to: 3'b100  
// Tcl Message: 	Parameter DEST_ADDR bound to: 48'b110110100000000100000010000000110000010000000101  	Parameter SRC_ADDR bound to: 48'b010110100000000100000010000000110000010000000101  	Parameter MAX_SIZE bound to: 16'b0000000111110100  	Parameter MIN_SIZE bound to: 16'b0000000001000000  	Parameter ENABLE_VLAN bound to: 1'b0  	Parameter VLAN_ID bound to: 12'b000000000010  	Parameter VLAN_PRIORITY bound to: 3'b010  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'kc705_ethernet_rgmii_axi_pat_gen' [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/imports/example_design/pat_gen/kc705_ethernet_rgmii_axi_pat_gen.v:66] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'LUT6' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000001101010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6' (29#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized0' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000001000001101001101  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized0' (29#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized1' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000110000110000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized1' (29#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized2' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000001000001  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized2' (29#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized3' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized3' (29#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized4' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000100000001000001  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized4' (29#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized5' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000001000000000001  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized5' (29#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-256] done synthesizing module 'kc705_ethernet_rgmii_axi_pat_gen' (30#1) [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/imports/example_design/pat_gen/kc705_ethernet_rgmii_axi_pat_gen.v:66] INFO: [Synth 8-638] synthesizing module 'kc705_ethernet_rgmii_axi_pat_check' [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/imports/example_design/pat_gen/kc705_ethernet_rgmii_axi_pat_check.v:61] 
// Tcl Message: 	Parameter DEST_ADDR bound to: 48'b110110100000000100000010000000110000010000000101  	Parameter SRC_ADDR bound to: 48'b010110100000000100000010000000110000010000000101  	Parameter MAX_SIZE bound to: 16'b0000000111110100  	Parameter MIN_SIZE bound to: 16'b0000000001000000  	Parameter ENABLE_VLAN bound to: 1'b0  	Parameter VLAN_ID bound to: 12'b000000000010  	Parameter VLAN_PRIORITY bound to: 3'b010  	Parameter IDLE bound to: 2'b00  	Parameter INFO bound to: 2'b01  	Parameter LOOK bound to: 2'b10  	Parameter PKT bound to: 2'b11  	Parameter PKT_ADJUST bound to: 18 - type: integer  	Parameter VLAN_HEADER bound to: -2130690046 - type: integer  	Parameter HEADER_LENGTH bound to: 11 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized6' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000001000001000000  
// Tcl Message: 	Parameter IS_WCLK_INVERTED bound to: 1'b0  	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'RAM64X1D' (33#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:28398] INFO: [Synth 8-256] done synthesizing module 'kc705_ethernet_rgmii_axi_pipe' (34#1) [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/imports/example_design/pat_gen/kc705_ethernet_rgmii_axi_pipe.v:58] INFO: [Synth 8-638] synthesizing module 'kc705_ethernet_rgmii_address_swap' [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/imports/example_design/pat_gen/kc705_ethernet_rgmii_address_swap.v:59] 
// Tcl Message: 	Parameter IDLE bound to: 3'b000  	Parameter WAIT bound to: 3'b001  	Parameter READ_DEST bound to: 3'b010  	Parameter READ_SRC bound to: 3'b011  	Parameter READ_DEST2 bound to: 3'b100  	Parameter READ_SRC2 bound to: 3'b101  	Parameter READ bound to: 3'b110  	Parameter WRITE_SLOT1 bound to: 2'b01  	Parameter WRITE_SLOT2 bound to: 2'b10  	Parameter WRITE bound to: 2'b11  
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:20:54 ; elapsed = 03:37:12 . Memory (MB): peak = 2824.434 ; gain = 2690.598 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start RTL Optimization ---------------------------------------------------------------------------------  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:252] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:252] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:253] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:253] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:254] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:254] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:255] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:255] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:256] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:256] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:257] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:257] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:258] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:258] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:259] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:259] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:260] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:260] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:261] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:261] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:262] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:262] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:263] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:263] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:264] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:264] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:265] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:265] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:266] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:266] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:267] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:267] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:268] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:268] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:269] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:269] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:270] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:270] 
// Tcl Message: Finished Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kc705_ethernet_rgmii_example_design_propImpl.xdc]. Resolution: To avoid this message, exclude constraints listed in [.Xil/kc705_ethernet_rgmii_example_design_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_user_phytiming.xdc] Finished Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_user_phytiming.xdc] Completed Processing XDC Constraints  
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 24 instances were transformed.   BUFGCE => BUFGCTRL: 6 instances   RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 18 instances  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:21:05 ; elapsed = 03:37:19 . Memory (MB): peak = 2824.434 ; gain = 2690.598 
// Tcl Message: 146 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2824.434 ; gain = 0.000 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
dismissDialog("Open Elaborated Design"); // co:P (cg:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 128 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_example_top.v", 7); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_example_top.v", 7); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
// Elapsed time: 15 seconds
selectCodeEditor("mig_example_top.v", 32, 296); // aU:J (JPanel:JComponent, cg:JFrame)
selectCodeEditor("mig_example_top.v", 197, 289); // aU:J (JPanel:JComponent, cg:JFrame)
// Elapsed time: 16 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "RTL Schematic (2)", 9); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "RTL Schematic (2)", 9); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
// Elapsed time: 17 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_7series_v2_1_axi4_tg.v", 8); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_7series_v2_1_axi4_tg.v", 8); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_example_top.v", 7); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_example_top.v", 7); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "RTL Schematic (2)", 9); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "RTL Schematic (2)", 9); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
// [GUI Memory]: 266 mb (+3047kb) [03:41:46]
// PAPropertyPanels.initPanels (u_axi4_tg_inst (mig_7series_v2_1_axi4_tg)) elapsed time: 0.2s
// [GUI Memory]: 266 mb (+266kb) [03:41:54]
// [GUI Memory]: 273 mb (+6623kb) [03:41:57]
// [GUI Memory]: 274 mb (+1637kb) [03:42:00]
// [GUI Memory]: 275 mb (+571kb) [03:42:09]
// [GUI Memory]: 281 mb (+6372kb) [03:42:18]
// [GUI Memory]: 284 mb (+3123kb) [03:42:30]
// [GUI Memory]: 286 mb (+2124kb) [03:42:33]
// [GUI Memory]: 288 mb (+1985kb) [03:42:44]
// [GUI Memory]: 292 mb (+3814kb) [03:43:06]
// [Engine Memory]: 2,524 mb (+761kb) [03:43:09]
// [GUI Memory]: 293 mb (+1230kb) [03:43:17]
// [GUI Memory]: 295 mb (+1917kb) [03:43:17]
// [GUI Memory]: 295 mb (+253kb) [03:43:17]
// [Engine Memory]: 2,528 mb (+3334kb) [03:43:18]
// [Engine Memory]: 2,529 mb (+1925kb) [03:43:18]
// [Engine Memory]: 2,530 mb (+716kb) [03:43:19]
// [Engine Memory]: 2,531 mb (+1368kb) [03:43:24]
// [Engine Memory]: 2,532 mb (+647kb) [03:43:35]
// [Engine Memory]: 2,532 mb (+24kb) [03:43:35]
// [Engine Memory]: 2,532 mb (+8kb) [03:43:38]
// [Engine Memory]: 2,533 mb (+1024kb) [03:43:38]
// [Engine Memory]: 2,533 mb (+110kb) [03:43:38]
// [GUI Memory]: 296 mb (+822kb) [03:43:44]
// [GUI Memory]: 299 mb (+3364kb) [03:43:54]
// [Engine Memory]: 2,534 mb (+516kb) [03:43:54]
// [Engine Memory]: 2,534 mb (+8kb) [03:43:55]
// [Engine Memory]: 2,534 mb (+86kb) [03:44:01]
// [Engine Memory]: 2,534 mb (+122kb) [03:44:08]
// [Engine Memory]: 2,536 mb (+2084kb) [03:44:09]
// [Engine Memory]: 2,536 mb (+81kb) [03:44:15]
// [Engine Memory]: 2,536 mb (+45kb) [03:44:21]
// [GUI Memory]: 299 mb (+151kb) [03:44:33]
// [Engine Memory]: 2,537 mb (+1433kb) [03:44:33]
// [Engine Memory]: 2,537 mb (+4kb) [03:44:33]
// [Engine Memory]: 2,537 mb (+4kb) [03:44:33]
// [Engine Memory]: 2,537 mb (+86kb) [03:44:35]
// [Engine Memory]: 2,537 mb (+4kb) [03:44:38]
// [GUI Memory]: 303 mb (+4205kb) [03:44:39]
// [Engine Memory]: 2,537 mb (+102kb) [03:44:39]
// [Engine Memory]: 2,539 mb (+1724kb) [03:44:39]
// [GUI Memory]: 304 mb (+849kb) [03:44:40]
// [Engine Memory]: 2,540 mb (+937kb) [03:44:41]
// [Engine Memory]: 2,540 mb (+49kb) [03:44:41]
// [Engine Memory]: 2,567 mb (+28049kb) [03:44:46]
// HMemoryUtils.trashcanNow. Engine heap size: 2,567 MB. GUI used memory: 238 MB. Current time: 1/11/16 3:46:18 PM
// Elapsed time: 280 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_basic_pat_gen.v", 6); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kc705_ethernet_rgmii_basic_pat_gen.v", 6); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_example_top.v", 7); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_example_top.v", 7); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_7series_v2_1_axi4_tg.v", 8); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_7series_v2_1_axi4_tg.v", 8); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "RTL Schematic (2)", 9); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "RTL Schematic (2)", 9); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cg:JFrame)
// [GUI Memory]: 305 mb (+1216kb) [03:47:20]
// [GUI Memory]: 306 mb (+1203kb) [03:47:29]
// [GUI Memory]: 313 mb (+6965kb) [03:47:31]
// [GUI Memory]: 314 mb (+1078kb) [03:47:42]
// [GUI Memory]: 317 mb (+3745kb) [03:47:46]
// [GUI Memory]: 322 mb (+4697kb) [03:47:47]
// [GUI Memory]: 323 mb (+818kb) [03:47:48]
// [GUI Memory]: 324 mb (+1523kb) [03:48:07]
// [GUI Memory]: 328 mb (+3740kb) [03:48:11]
// [GUI Memory]: 328 mb (+433kb) [03:48:11]
// [Engine Memory]: 2,567 mb (+532kb) [03:48:19]
// [Engine Memory]: 2,567 mb (+159kb) [03:48:22]
// [GUI Memory]: 333 mb (+5221kb) [03:48:25]
// [Engine Memory]: 2,569 mb (+1691kb) [03:48:25]
// [Engine Memory]: 2,569 mb (+4kb) [03:48:25]
// [Engine Memory]: 2,569 mb (+135kb) [03:48:29]
// [Engine Memory]: 2,570 mb (+1269kb) [03:48:35]
// [Engine Memory]: 2,571 mb (+634kb) [03:48:42]
// [Engine Memory]: 2,571 mb (+53kb) [03:48:42]
// [GUI Memory]: 334 mb (+1476kb) [03:48:43]
// [Engine Memory]: 2,573 mb (+2113kb) [03:48:43]
// [Engine Memory]: 2,573 mb (+155kb) [03:48:47]
// [GUI Memory]: 338 mb (+4265kb) [03:48:51]
// [Engine Memory]: 2,574 mb (+876kb) [03:48:52]
// [Engine Memory]: 2,574 mb (+4kb) [03:48:52]
// [Engine Memory]: 2,574 mb (+94kb) [03:48:53]
// [Engine Memory]: 2,574 mb (+8kb) [03:48:53]
// [Engine Memory]: 2,576 mb (+1986kb) [03:48:55]
// [Engine Memory]: 2,576 mb (+86kb) [03:48:57]
// [Engine Memory]: 2,576 mb (+4kb) [03:48:57]
// [Engine Memory]: 2,576 mb (+77kb) [03:49:06]
// [Engine Memory]: 2,577 mb (+970kb) [03:49:09]
// [GUI Memory]: 339 mb (+988kb) [03:49:15]
// [Engine Memory]: 2,579 mb (+1605kb) [03:49:16]
// [Engine Memory]: 2,579 mb (+73kb) [03:49:16]
// [Engine Memory]: 2,579 mb (+12kb) [03:49:16]
// [Engine Memory]: 2,579 mb (+61kb) [03:49:21]
// [GUI Memory]: 344 mb (+5081kb) [03:49:21]
// [Engine Memory]: 2,579 mb (+57kb) [03:49:21]
// [Engine Memory]: 2,581 mb (+1806kb) [03:49:21]
// [Engine Memory]: 2,581 mb (+299kb) [03:49:23]
// [Engine Memory]: 2,581 mb (+172kb) [03:49:23]
// [Engine Memory]: 2,582 mb (+585kb) [03:49:24]
// [Engine Memory]: 2,582 mb (+278kb) [03:49:24]
// [Engine Memory]: 2,582 mb (+208kb) [03:49:28]
// [Engine Memory]: 2,582 mb (+4kb) [03:49:29]
// [Engine Memory]: 2,582 mb (+4kb) [03:49:29]
// [Engine Memory]: 2,582 mb (+28kb) [03:49:34]
// [GUI Memory]: 344 mb (+112kb) [03:49:34]
// [GUI Memory]: 346 mb (+2106kb) [03:49:34]
// [GUI Memory]: 349 mb (+2991kb) [03:49:35]
// [Engine Memory]: 2,583 mb (+1458kb) [03:49:35]
// [Engine Memory]: 2,585 mb (+1245kb) [03:49:47]
// [Engine Memory]: 2,585 mb (+65kb) [03:49:49]
// [GUI Memory]: 350 mb (+842kb) [03:49:49]
// [Engine Memory]: 2,585 mb (+561kb) [03:49:49]
// [GUI Memory]: 350 mb (+48kb) [03:49:51]
// [Engine Memory]: 2,585 mb (+45kb) [03:49:51]
// [Engine Memory]: 2,587 mb (+1507kb) [03:49:51]
// HMemoryUtils.trashcanNow. Engine heap size: 2,587 MB. GUI used memory: 295 MB. Current time: 1/11/16 3:51:23 PM
// [Engine Memory]: 2,587 mb (+643kb) [03:49:56]
// [Engine Memory]: 2,587 mb (+8kb) [03:50:06]
// [Engine Memory]: 2,587 mb (+40kb) [03:50:06]
// [Engine Memory]: 2,589 mb (+1769kb) [03:50:06]
// [Engine Memory]: 2,590 mb (+880kb) [03:50:06]
// [GUI Memory]: 352 mb (+1591kb) [03:50:48]
// [Engine Memory]: 2,590 mb (+421kb) [03:50:48]
// [Engine Memory]: 2,590 mb (+4kb) [03:50:48]
// [Engine Memory]: 2,590 mb (+4kb) [03:50:48]
// [Engine Memory]: 2,590 mb (+4kb) [03:50:48]
// [GUI Memory]: 354 mb (+2455kb) [03:50:48]
// [Engine Memory]: 2,592 mb (+1826kb) [03:50:48]
// [Engine Memory]: 2,592 mb (+86kb) [03:50:49]
// [Engine Memory]: 2,592 mb (+4kb) [03:50:51]
// [GUI Memory]: 357 mb (+3519kb) [03:50:54]
// [Engine Memory]: 2,594 mb (+1978kb) [03:50:58]
// [GUI Memory]: 358 mb (+690kb) [03:50:59]
// [Engine Memory]: 2,596 mb (+1675kb) [03:50:59]
// [Engine Memory]: 2,596 mb (+4kb) [03:50:59]
// [Engine Memory]: 2,596 mb (+90kb) [03:51:00]
// [Engine Memory]: 2,596 mb (+405kb) [03:51:01]
// [Engine Memory]: 2,596 mb (+61kb) [03:51:01]
// [Engine Memory]: 2,598 mb (+1585kb) [03:51:01]
// [Engine Memory]: 2,598 mb (+237kb) [03:51:01]
// [GUI Memory]: 360 mb (+1947kb) [03:51:02]
// [Engine Memory]: 2,599 mb (+774kb) [03:51:02]
// [GUI Memory]: 364 mb (+4103kb) [03:51:06]
// [Engine Memory]: 2,599 mb (+454kb) [03:51:06]
// [Engine Memory]: 2,601 mb (+1921kb) [03:51:12]
// [Engine Memory]: 2,601 mb (+16kb) [03:51:12]
// [GUI Memory]: 368 mb (+4330kb) [03:51:14]
// [Engine Memory]: 2,601 mb (+8kb) [03:51:14]
// [Engine Memory]: 2,604 mb (+2793kb) [03:51:14]
// [Engine Memory]: 2,604 mb (+143kb) [03:51:14]
// [Engine Memory]: 2,605 mb (+1482kb) [03:51:15]
// [Engine Memory]: 2,605 mb (+4kb) [03:51:24]
// [Engine Memory]: 2,605 mb (+24kb) [03:51:44]
// [Engine Memory]: 2,606 mb (+1220kb) [03:51:45]
// [GUI Memory]: 373 mb (+5094kb) [03:51:45]
// [Engine Memory]: 2,606 mb (+86kb) [03:51:45]
// [Engine Memory]: 2,607 mb (+1044kb) [03:51:46]
// HMemoryUtils.trashcanNow. Engine heap size: 2,608 MB. GUI used memory: 318 MB. Current time: 1/11/16 3:53:18 PM
// [Engine Memory]: 2,608 mb (+217kb) [03:51:48]
// [Engine Memory]: 2,608 mb (+40kb) [03:51:49]
// [Engine Memory]: 2,608 mb (+4kb) [03:53:26]
// [Engine Memory]: 2,609 mb (+1699kb) [03:55:31]
// [GUI Memory]: 373 mb (+787kb) [03:58:16]
// [Engine Memory]: 2,612 mb (+2555kb) [03:58:26]
// [Engine Memory]: 2,612 mb (+49kb) [03:58:34]
// [Engine Memory]: 2,612 mb (+40kb) [03:59:11]
// [GUI Memory]: 374 mb (+325kb) [03:59:11]
// [GUI Memory]: 376 mb (+2804kb) [03:59:12]
// [GUI Memory]: 378 mb (+1866kb) [03:59:12]
// [Engine Memory]: 2,615 mb (+3035kb) [03:59:12]
// [Engine Memory]: 2,615 mb (+65kb) [03:59:14]
// [GUI Memory]: 379 mb (+1241kb) [03:59:31]
// [GUI Memory]: 381 mb (+2156kb) [03:59:39]
// [Engine Memory]: 2,620 mb (+4935kb) [03:59:46]
// [Engine Memory]: 2,620 mb (+49kb) [03:59:56]
// [Engine Memory]: 2,620 mb (+4kb) [04:00:46]
// [GUI Memory]: 383 mb (+1353kb) [04:01:06]
// [Engine Memory]: 2,620 mb (+61kb) [04:01:06]
// [GUI Memory]: 386 mb (+3205kb) [04:01:16]
// [Engine Memory]: 2,625 mb (+5353kb) [04:01:24]
// [Engine Memory]: 2,625 mb (+49kb) [04:01:41]
// [Engine Memory]: 2,625 mb (+4kb) [04:02:46]
// [Engine Memory]: 2,627 mb (+2306kb) [04:02:59]
// HMemoryUtils.trashcanNow. Engine heap size: 2,627 MB. GUI used memory: 339 MB. Current time: 1/11/16 4:04:33 PM
// [Engine Memory]: 2,627 mb (+294kb) [04:03:09]
