#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Sep 11 08:56:18 2020
# Process ID: 22604
# Current directory: C:/Users/hp/Desktop/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10748 C:\Users\hp\Desktop\project_1\project_1.xpr
# Log file: C:/Users/hp/Desktop/project_1/vivado.log
# Journal file: C:/Users/hp/Desktop/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hp/Desktop/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
close [ open C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v w ]
add_files C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v w ]
add_files C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v w ]
add_files C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/top.v w ]
add_files C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v w ]
add_files -fileset sim_1 C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:97]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:98]
INFO: [VRFC 10-2458] undeclared symbol Rd, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:123]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rs, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:127]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_Rd, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:127]
INFO: [VRFC 10-2458] undeclared symbol ID_Ext_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:135]
INFO: [VRFC 10-2458] undeclared symbol Branch_tar, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:239]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rt, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:306]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
ERROR: [VRFC 10-2989] 'Write_data' is not declared [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v:5]
ERROR: [VRFC 10-3640] port 'write_data' is not defined [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v:11]
ERROR: [VRFC 10-2989] 'Write_data' is not declared [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v:26]
ERROR: [VRFC 10-2865] module 'RegisterFile' ignored due to previous errors [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:97]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:98]
INFO: [VRFC 10-2458] undeclared symbol Rd, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:123]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rs, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:127]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_Rd, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:127]
INFO: [VRFC 10-2458] undeclared symbol ID_Ext_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:135]
INFO: [VRFC 10-2458] undeclared symbol Branch_tar, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:239]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rt, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:306]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'read_data_2' on this module [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:113]
ERROR: [VRFC 10-3180] cannot find port 'read_addr_2' on this module [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
ERROR: [VRFC 10-3180] cannot find port 'funct' on this module [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:208]
ERROR: [VRFC 10-3180] cannot find port 'in_2' on this module [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:235]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:97]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:98]
INFO: [VRFC 10-2458] undeclared symbol Rd, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:123]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rs, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:127]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_Rd, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:127]
INFO: [VRFC 10-2458] undeclared symbol ID_Ext_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:135]
INFO: [VRFC 10-2458] undeclared symbol Branch_tar, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:239]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rt, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:306]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'Read_data_2' on this module [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:113]
ERROR: [VRFC 10-3180] cannot find port 'read_addr_2' on this module [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:97]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:98]
INFO: [VRFC 10-2458] undeclared symbol Rd, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:123]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rs, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:127]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_Rd, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:127]
INFO: [VRFC 10-2458] undeclared symbol ID_Ext_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:135]
INFO: [VRFC 10-2458] undeclared symbol Branch_tar, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:239]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rt, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:306]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:97]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Write_data' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:127]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:222]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'MEM_WB_Rd' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:223]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'ID_EX_Rd' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:306]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:224]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'MEM_WB_Rd' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:225]
WARNING: [VRFC 10-3283] element index 29 into 'imm' is out of bounds [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:239]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Sep 11 16:28:46 2020. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 110.199 ; gain = 23.375
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 11 16:28:46 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 836.531 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 857.914 ; gain = 21.383
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top/cpu/rf/RF_data[31]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top/cpu/rf/RF_data[29]}} 
run 10 us
run 10 us
run 100 us
export_ip_user_files -of_objects  [get_files C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/top.v] -no_script -reset -force -quiet
remove_files  C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 906.227 ; gain = 10.469
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 11 16:33:30 2020...
