# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 18:30:21 on Feb 06,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Fatal: (vsim-3374) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(128): MSB of part-select into 'fifo_node_data_out_flat' is out of bounds.
#    Time: 0 ps  Iteration: 0  Region: /pipes_testbench/fractal_accelerator_i/pipes_i/gen_node[1] File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v
# FATAL ERROR while loading design
# Error loading design
# End time: 18:30:22 on Feb 06,2018, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 18:31:10 on Feb 06,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(134): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(143): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(143): [PCDPC] - Port size (10) does not match connection size (8) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlftkjh3sr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkjh3sr
# ** Error: (vish-4014) No objects found matching '/pipes_testbench/fractal_accelerator_i/pipes_i/divergence_node_i_0/im_start_sys'.
# Executing ONERROR command at macro C:\Users\Max\Programming\Verilog\Cornell_labs\lab4\quartus17\modelsim_project\wave_pipes.do line 15
# ** Error: (vish-4014) No objects found matching '/pipes_testbench/fractal_accelerator_i/pipes_i/divergence_node_i_0/re_start_sys'.
# Executing ONERROR command at macro C:\Users\Max\Programming\Verilog\Cornell_labs\lab4\quartus17\modelsim_project\wave_pipes.do line 16
# ** Error: (vish-4014) No objects found matching '/pipes_testbench/fractal_accelerator_i/pipes_i/divergence_node_i_0/x_coord_in'.
# Executing ONERROR command at macro C:\Users\Max\Programming\Verilog\Cornell_labs\lab4\quartus17\modelsim_project\wave_pipes.do line 17
# ** Error: (vish-4014) No objects found matching '/pipes_testbench/fractal_accelerator_i/pipes_i/divergence_node_i_0/y_coord_in'.
# Executing ONERROR command at macro C:\Users\Max\Programming\Verilog\Cornell_labs\lab4\quartus17\modelsim_project\wave_pipes.do line 18
# ** Error: (vish-4014) No objects found matching '/pipes_testbench/fractal_accelerator_i/pipes_i/divergence_node_i_0/diverge_out'.
# Executing ONERROR command at macro C:\Users\Max\Programming\Verilog\Cornell_labs\lab4\quartus17\modelsim_project\wave_pipes.do line 19
# ** Error: (vish-4014) No objects found matching '/pipes_testbench/fractal_accelerator_i/pipes_i/divergence_node_i_0/iter_out'.
# Executing ONERROR command at macro C:\Users\Max\Programming\Verilog\Cornell_labs\lab4\quartus17\modelsim_project\wave_pipes.do line 20
# ** Error: (vish-4014) No objects found matching '/pipes_testbench/fractal_accelerator_i/pipes_i/divergence_node_i_0/x_coord_out'.
# Executing ONERROR command at macro C:\Users\Max\Programming\Verilog\Cornell_labs\lab4\quartus17\modelsim_project\wave_pipes.do line 21
# ** Error: (vish-4014) No objects found matching '/pipes_testbench/fractal_accelerator_i/pipes_i/divergence_node_i_0/y_coord_out'.
# Executing ONERROR command at macro C:\Users\Max\Programming\Verilog\Cornell_labs\lab4\quartus17\modelsim_project\wave_pipes.do line 22
# ** Error: (vish-4014) No objects found matching '/pipes_testbench/fractal_accelerator_i/pipes_i/divergence_node_i_0/busy'.
# Executing ONERROR command at macro C:\Users\Max\Programming\Verilog\Cornell_labs\lab4\quartus17\modelsim_project\wave_pipes.do line 23
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 18:32:07 on Feb 06,2018, Elapsed time: 0:00:57
# Errors: 27, Warnings: 5
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 18:32:08 on Feb 06,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(134): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(143): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(143): [PCDPC] - Port size (10) does not match connection size (8) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlftqz6jwh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqz6jwh
run
add wave -position insertpoint  \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/node_busy
restart
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(134): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(143): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(143): [PCDPC] - Port size (10) does not match connection size (8) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
run
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/fifo_node_rdreq
restart
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(134): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(143): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(143): [PCDPC] - Port size (10) does not match connection size (8) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
add wave -position insertpoint  \
sim:/pipes_testbench/fractal_accelerator_i/fifo_in_i/rdreq
restart
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(134): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(143): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(143): [PCDPC] - Port size (10) does not match connection size (8) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
run
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/next_state_load
restart
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(134): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(143): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(143): [PCDPC] - Port size (10) does not match connection size (8) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
run
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/data_in_available \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/space_ahead
restart
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(134): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(143): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(143): [PCDPC] - Port size (10) does not match connection size (8) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
run
# GetModuleFileName: The specified module could not be found.
# 
# 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 18:42:17 on Feb 06,2018, Elapsed time: 0:10:09
# Errors: 0, Warnings: 20
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 18:42:18 on Feb 06,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(134): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(143): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(143): [PCDPC] - Port size (10) does not match connection size (8) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlftvdz74w".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvdz74w
# ** Error: (vish-4014) No objects found matching '/pipes_testbench/fractal_accelerator_i/pipes_i/next_state_load'.
# Executing ONERROR command at macro C:\Users\Max\Programming\Verilog\Cornell_labs\lab4\quartus17\modelsim_project\wave_pipes.do line 18
run
add wave -position insertpoint  \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/next_state_1_load
restart
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(134): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(143): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(143): [PCDPC] - Port size (10) does not match connection size (8) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
run
restart
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(134): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(143): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(143): [PCDPC] - Port size (10) does not match connection size (8) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# A time value could not be extracted from the current line
add wave -position insertpoint  \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/next_state_2_unload
restart
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(134): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(143): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(143): [PCDPC] - Port size (10) does not match connection size (8) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
run
# GetModuleFileName: The specified module could not be found.
# 
# 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 18:51:12 on Feb 06,2018, Elapsed time: 0:08:54
# Errors: 3, Warnings: 14
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 18:51:13 on Feb 06,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(137): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(146): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(146): [PCDPC] - Port size (10) does not match connection size (8) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlft2htvg9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2htvg9
run
run
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 18:51:56 on Feb 06,2018, Elapsed time: 0:00:43
# Errors: 0, Warnings: 5
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 18:51:57 on Feb 06,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(137): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(146): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(146): [PCDPC] - Port size (10) does not match connection size (8) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlft3qzgk5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3qzgk5
run
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 11:37:44 on Feb 07,2018, Elapsed time: 16:45:47
# Errors: 0, Warnings: 5
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 11:37:45 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(137): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(137): [PCDPC] - Port size (64) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(146): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(146): [PCDPC] - Port size (10) does not match connection size (4) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlftq1vvrn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftq1vvrn
run
add wave -position insertpoint  \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/busy_select
add wave -position insertpoint  \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/node_busy
add wave -position insertpoint  \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/node_select
restart
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(137): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(137): [PCDPC] - Port size (64) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(146): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(146): [PCDPC] - Port size (10) does not match connection size (4) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
run
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/data_in_read
restart
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(137): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(137): [PCDPC] - Port size (64) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(146): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(146): [PCDPC] - Port size (10) does not match connection size (4) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
run
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/almost_full_select
add wave -position insertpoint  \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/mux_usedw_out
restart
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(137): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(137): [PCDPC] - Port size (64) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(146): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(146): [PCDPC] - Port size (10) does not match connection size (4) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
run
# GetModuleFileName: The specified module could not be found.
# 
# 
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/start_select
restart
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(137): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(137): [PCDPC] - Port size (64) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(146): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(146): [PCDPC] - Port size (10) does not match connection size (4) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
run
# GetModuleFileName: The specified module could not be found.
# 
# 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 12:00:57 on Feb 07,2018, Elapsed time: 0:23:12
# Errors: 1, Warnings: 22
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 12:00:58 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(139): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(139): [PCDPC] - Port size (64) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(148): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(148): [PCDPC] - Port size (10) does not match connection size (4) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlfteiq6gi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfteiq6gi
run
run
run
run
add wave -position insertpoint  \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/mux_data_out
restart
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(139): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(139): [PCDPC] - Port size (64) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(148): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(148): [PCDPC] - Port size (10) does not match connection size (4) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 12:08:23 on Feb 07,2018, Elapsed time: 0:07:25
# Errors: 0, Warnings: 10
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 12:08:23 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(139): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(148): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(148): [PCDPC] - Port size (10) does not match connection size (8) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlft60y2ix".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft60y2ix
run
run
add wave -position insertpoint  \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/fifo_select
run
restart
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(139): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(148): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(148): [PCDPC] - Port size (10) does not match connection size (8) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
run
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/mux_data_out
restart
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(139): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(148): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(148): [PCDPC] - Port size (10) does not match connection size (8) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 12:27:40 on Feb 07,2018, Elapsed time: 0:19:17
# Errors: 0, Warnings: 11
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 12:27:40 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Fatal: (vsim-3374) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(173): MSB of part-select into 'node_start' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v
# FATAL ERROR while loading design
# Error loading design
# End time: 12:27:42 on Feb 07,2018, Elapsed time: 0:00:02
# Errors: 1, Warnings: 0
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 12:29:36 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (15) does not match connection size (12) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlftdr3big".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdr3big
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
add wave -position insertpoint  \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/node_start
restart
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (15) does not match connection size (12) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
run
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/node_select
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v failed with 2 errors.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 1 failed with 2 errors.
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 13:51:27 on Feb 07,2018, Elapsed time: 1:21:51
# Errors: 0, Warnings: 8
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 13:51:28 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (15) does not match connection size (12) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlft4b18bc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4b18bc
run
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 13:55:38 on Feb 07,2018, Elapsed time: 0:04:10
# Errors: 0, Warnings: 5
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 13:55:39 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (15) does not match connection size (12) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlft473ew3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft473ew3
run
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 13:57:11 on Feb 07,2018, Elapsed time: 0:01:32
# Errors: 0, Warnings: 5
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 13:57:11 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (15) does not match connection size (12) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlft1i6si9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1i6si9
run
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 14:00:16 on Feb 07,2018, Elapsed time: 0:03:05
# Errors: 0, Warnings: 5
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 14:00:17 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (15) does not match connection size (12) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlftzkgrn4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzkgrn4
run
run
add wave -position insertpoint  \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/mux_usedw_out \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/mux_data_out
restart
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (15) does not match connection size (12) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
run
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/fifo_select
restart
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (15) does not match connection size (12) for port 'data_in'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
# Compile of para_mux.v was successful.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 14:06:25 on Feb 07,2018, Elapsed time: 0:06:08
# Errors: 0, Warnings: 11
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 14:06:26 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlft1hgyvb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1hgyvb
add wave -position insertpoint  \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/mux_usedw_out \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/mux_data_out
add wave -position insertpoint  \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/fifo_select
run
add wave -position insertpoint  \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/write_out
restart
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 14:09:59 on Feb 07,2018, Elapsed time: 0:03:33
# Errors: 0, Warnings: 6
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 14:10:00 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlft8mxicb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8mxicb
add wave -position insertpoint  \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/clock \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/mux_usedw_out \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/mux_data_out \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/fifo_select
add wave -position insertpoint  \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/write_out
run
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 14:31:59 on Feb 07,2018, Elapsed time: 0:21:59
# Errors: 0, Warnings: 4
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 14:31:59 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlft4w1bfv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4w1bfv
run
add wave -position insertpoint  \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/clock \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/write_out \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/mux_usedw_out \
sim:/pipes_testbench/fractal_accelerator_i/pipes_i/fifo_select
restart
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
run
# GetModuleFileName: The specified module could not be found.
# 
# 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 15:00:07 on Feb 07,2018, Elapsed time: 0:28:08
# Errors: 0, Warnings: 6
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 15:00:08 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlft0av6eh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0av6eh
run
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 15:02:14 on Feb 07,2018, Elapsed time: 0:02:06
# Errors: 0, Warnings: 4
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 15:02:15 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlftgfce7w".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgfce7w
run
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 15:04:30 on Feb 07,2018, Elapsed time: 0:02:15
# Errors: 0, Warnings: 4
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 15:04:31 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlftjdc33y".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjdc33y
# ** Error: (vish-4014) No objects found matching '/pipes_testbench/fractal_accelerator_i/pipes_i/node_start[2]'.
# Executing ONERROR command at macro C:\Users\Max\Programming\Verilog\Cornell_labs\lab4\quartus17\modelsim_project\wave_pipes.do line 24
# ** Error: (vish-4014) No objects found matching '/pipes_testbench/fractal_accelerator_i/pipes_i/node_start[1]'.
# Executing ONERROR command at macro C:\Users\Max\Programming\Verilog\Cornell_labs\lab4\quartus17\modelsim_project\wave_pipes.do line 25
run
run
run
run
# Compile of divergence_node.v was successful.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 15:05:34 on Feb 07,2018, Elapsed time: 0:01:03
# Errors: 6, Warnings: 4
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 15:05:35 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlftyxd1m0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyxd1m0
# ** Error: (vish-4014) No objects found matching '/pipes_testbench/fractal_accelerator_i/pipes_i/node_start[2]'.
# Executing ONERROR command at macro C:\Users\Max\Programming\Verilog\Cornell_labs\lab4\quartus17\modelsim_project\wave_pipes.do line 24
# ** Error: (vish-4014) No objects found matching '/pipes_testbench/fractal_accelerator_i/pipes_i/node_start[1]'.
# Executing ONERROR command at macro C:\Users\Max\Programming\Verilog\Cornell_labs\lab4\quartus17\modelsim_project\wave_pipes.do line 25
run
# Compile of divergence_node.v was successful.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 15:06:10 on Feb 07,2018, Elapsed time: 0:00:35
# Errors: 6, Warnings: 4
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 15:06:11 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlftfiwj39".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfiwj39
# ** Error: (vish-4014) No objects found matching '/pipes_testbench/fractal_accelerator_i/pipes_i/node_start[2]'.
# Executing ONERROR command at macro C:\Users\Max\Programming\Verilog\Cornell_labs\lab4\quartus17\modelsim_project\wave_pipes.do line 24
# ** Error: (vish-4014) No objects found matching '/pipes_testbench/fractal_accelerator_i/pipes_i/node_start[1]'.
# Executing ONERROR command at macro C:\Users\Max\Programming\Verilog\Cornell_labs\lab4\quartus17\modelsim_project\wave_pipes.do line 25
run
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 15:13:11 on Feb 07,2018, Elapsed time: 0:07:00
# Errors: 6, Warnings: 4
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 15:13:12 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlfte02rnv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte02rnv
run
add wave -position insertpoint  \
sim:/pipes_testbench/data_out_read
restart
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
run
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
sim:/pipes_testbench/data_in_write
add wave -position insertpoint  \
sim:/pipes_testbench/fractal_accelerator_i/fifo_in_rdreq
restart
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
add wave -position insertpoint  \
sim:/pipes_testbench/fractal_accelerator_i/fifo_in_i/q
restart
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
run
# GetModuleFileName: The specified module could not be found.
# 
# 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 16:20:25 on Feb 07,2018, Elapsed time: 1:07:13
# Errors: 0, Warnings: 10
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 16:20:25 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlfta2jb4i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta2jb4i
run
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 16:25:18 on Feb 07,2018, Elapsed time: 0:04:53
# Errors: 0, Warnings: 4
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 16:25:19 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlft15q7k2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft15q7k2
run
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 16:52:09 on Feb 07,2018, Elapsed time: 0:26:50
# Errors: 0, Warnings: 4
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 16:52:09 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlftjysyi1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjysyi1
run
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 16:54:51 on Feb 07,2018, Elapsed time: 0:02:42
# Errors: 0, Warnings: 4
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 16:54:52 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlftygz63f".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftygz63f
run
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v failed with 1 errors.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 1 failed with 1 error.
# Error opening C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/(vlog-13069) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v
# Path name 'C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/(vlog-13069) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v' doesn't exist.
# Compile of pipes.v was successful.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 17:25:20 on Feb 07,2018, Elapsed time: 0:30:28
# Errors: 1, Warnings: 4
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 17:25:21 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlftkd0w83".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkd0w83
run
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 17:26:02 on Feb 07,2018, Elapsed time: 0:00:41
# Errors: 0, Warnings: 4
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 17:26:02 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlftvavg6a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvavg6a
run
add wave -position insertpoint  \
{sim:/pipes_testbench/fractal_accelerator_i/pipes_i/gen_node[1]/divergence_node_i/y_coord_in}
add wave -position insertpoint  \
{sim:/pipes_testbench/fractal_accelerator_i/pipes_i/gen_node[0]/divergence_node_i/y_coord_in}
add wave -position insertpoint  \
{sim:/pipes_testbench/fractal_accelerator_i/pipes_i/gen_node[0]/divergence_node_i/y_coord_out}
add wave -position insertpoint  \
{sim:/pipes_testbench/fractal_accelerator_i/pipes_i/gen_node[1]/divergence_node_i/y_coord_out}
restart
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
run
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
{sim:/pipes_testbench/fractal_accelerator_i/pipes_i/gen_node[1]/divergence_node_i/start}
add wave -position insertpoint  \
{sim:/pipes_testbench/fractal_accelerator_i/pipes_i/gen_node[0]/divergence_node_i/start}
restart
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
run
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
{sim:/pipes_testbench/fractal_accelerator_i/pipes_i/gen_node[1]/divergence_node_i/write_out}
add wave -position insertpoint  \
{sim:/pipes_testbench/fractal_accelerator_i/pipes_i/gen_node[0]/divergence_node_i/write_out}
restart
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
run
# GetModuleFileName: The specified module could not be found.
# 
# 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 17:38:40 on Feb 07,2018, Elapsed time: 0:12:38
# Errors: 0, Warnings: 10
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 17:38:40 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlftmv6c8r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmv6c8r
# ** Error: (vish-4014) No objects found matching '/pipes_testbench/fractal_accelerator_i/pipes_i/gen_node[1]/divergence_node_i/y_coord_in'.
# Executing ONERROR command at macro C:\Users\Max\Programming\Verilog\Cornell_labs\lab4\quartus17\modelsim_project\wave_pipes.do line 20
# ** Error: (vish-4014) No objects found matching '/pipes_testbench/fractal_accelerator_i/pipes_i/gen_node[1]/divergence_node_i/start'.
# Executing ONERROR command at macro C:\Users\Max\Programming\Verilog\Cornell_labs\lab4\quartus17\modelsim_project\wave_pipes.do line 21
# ** Error: (vish-4014) No objects found matching '/pipes_testbench/fractal_accelerator_i/pipes_i/gen_node[1]/divergence_node_i/y_coord_out'.
# Executing ONERROR command at macro C:\Users\Max\Programming\Verilog\Cornell_labs\lab4\quartus17\modelsim_project\wave_pipes.do line 22
# ** Error: (vish-4014) No objects found matching '/pipes_testbench/fractal_accelerator_i/pipes_i/gen_node[1]/divergence_node_i/write_out'.
# Executing ONERROR command at macro C:\Users\Max\Programming\Verilog\Cornell_labs\lab4\quartus17\modelsim_project\wave_pipes.do line 23
run
# Compile of pipes.v was successful.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 17:40:37 on Feb 07,2018, Elapsed time: 0:01:57
# Errors: 12, Warnings: 4
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 17:40:38 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlft1xzasv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1xzasv
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 17:50:42 on Feb 07,2018, Elapsed time: 0:10:04
# Errors: 0, Warnings: 4
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 17:50:43 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlftzyrz27".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzyrz27
run
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 17:52:15 on Feb 07,2018, Elapsed time: 0:01:32
# Errors: 0, Warnings: 4
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 17:52:16 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlft1idja4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1idja4
run
run
run
restart
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (2) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of pipes.v was successful.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 17:57:47 on Feb 07,2018, Elapsed time: 0:05:31
# Errors: 0, Warnings: 6
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 17:57:48 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (3) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (3) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlftvcyz48".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvcyz48
run
add wave -position insertpoint  \
{sim:/pipes_testbench/fractal_accelerator_i/pipes_i/gen_node[0]/divergence_node_i/load}
add wave -position insertpoint  \
{sim:/pipes_testbench/fractal_accelerator_i/pipes_i/gen_node[1]/divergence_node_i/load}
restart
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (3) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (3) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
run
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
{sim:/pipes_testbench/fractal_accelerator_i/pipes_i/gen_node[0]/divergence_node_i/data_ready}
add wave -position insertpoint  \
{sim:/pipes_testbench/fractal_accelerator_i/pipes_i/gen_node[0]/divergence_node_i/in_process_q[10]}
restart
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (3) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (3) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
run
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
{sim:/pipes_testbench/fractal_accelerator_i/pipes_i/gen_node[0]/divergence_node_i/start_sys}
restart
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (3) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (3) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
run
# GetModuleFileName: The specified module could not be found.
# 
# 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 18:18:10 on Feb 07,2018, Elapsed time: 0:20:22
# Errors: 0, Warnings: 10
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 18:18:11 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (3) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (3) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlftqry4c0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqry4c0
run
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.divergence_node_testbench
# End time: 18:22:09 on Feb 07,2018, Elapsed time: 0:03:58
# Errors: 0, Warnings: 4
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.divergence_node_testbench 
# Start time: 18:22:09 on Feb 07,2018
# Loading work.divergence_node_testbench
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# ** Error: (vsim-3389) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/testbenches/divergence_node_testbench.v(50): Port 'im_start_sys' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /divergence_node_testbench/divergence_node_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/divergence_node.v
# ** Error: (vsim-3389) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/testbenches/divergence_node_testbench.v(50): Port 're_start_sys' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /divergence_node_testbench/divergence_node_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/divergence_node.v
# ** Error: (vsim-3389) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/testbenches/divergence_node_testbench.v(50): Port 'x_coord_in' not found in the connected module (6th connection).
#    Time: 0 ps  Iteration: 0  Instance: /divergence_node_testbench/divergence_node_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/divergence_node.v
# ** Error: (vsim-3389) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/testbenches/divergence_node_testbench.v(50): Port 'y_coord_in' not found in the connected module (7th connection).
#    Time: 0 ps  Iteration: 0  Instance: /divergence_node_testbench/divergence_node_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/divergence_node.v
# ** Error: (vsim-3389) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/testbenches/divergence_node_testbench.v(50): Port 'diverge_out' not found in the connected module (9th connection).
#    Time: 0 ps  Iteration: 0  Instance: /divergence_node_testbench/divergence_node_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/divergence_node.v
# ** Error: (vsim-3389) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/testbenches/divergence_node_testbench.v(50): Port 'iter_out' not found in the connected module (11th connection).
#    Time: 0 ps  Iteration: 0  Instance: /divergence_node_testbench/divergence_node_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/divergence_node.v
# ** Error: (vsim-3389) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/testbenches/divergence_node_testbench.v(50): Port 'x_coord_out' not found in the connected module (12th connection).
#    Time: 0 ps  Iteration: 0  Instance: /divergence_node_testbench/divergence_node_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/divergence_node.v
# ** Error: (vsim-3389) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/testbenches/divergence_node_testbench.v(50): Port 'y_coord_out' not found in the connected module (13th connection).
#    Time: 0 ps  Iteration: 0  Instance: /divergence_node_testbench/divergence_node_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/divergence_node.v
# ** Fatal: (vsim-3365) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/testbenches/divergence_node_testbench.v(50): Too many port connections. Expected 7, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /divergence_node_testbench/divergence_node_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/divergence_node.v
# FATAL ERROR while loading design
# Error loading design
# End time: 18:22:10 on Feb 07,2018, Elapsed time: 0:00:01
# Errors: 9, Warnings: 0
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 18:22:15 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (3) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (3) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlft5s8wdm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5s8wdm
run
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 18:28:06 on Feb 07,2018, Elapsed time: 0:05:51
# Errors: 0, Warnings: 4
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 18:28:06 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (3) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (3) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlft6w3q4g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6w3q4g
run
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
# Compile of divergence_node.v was successful.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 18:33:24 on Feb 07,2018, Elapsed time: 0:05:18
# Errors: 0, Warnings: 4
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 18:33:24 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (3) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (3) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlfts1cj0a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfts1cj0a
run
run
# Compile of divergence_node.v was successful.
# Compile of fractal.v was successful.
# Compile of fractal_Pattern.v was successful.
# Compile of VGA_Ctrl.v was successful.
# Compile of divergence_node_testbench.v was successful.
# Compile of Seven_segments_display.v was successful.
# Compile of Add_Sub.v was successful.
# Compile of fconvert2.v was successful.
# Compile of fifo_in.v was successful.
# Compile of Mult.v was successful.
# Compile of pll_VGA.v was successful.
# Compile of fifo_out.v was successful.
# Compile of pipes_testbench.v was successful.
# Compile of fractal_accelerator.v was successful.
# Compile of pipes.v was successful.
# Compile of fifo_node.v was successful.
# Compile of para_mux.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench
# End time: 18:34:42 on Feb 07,2018, Elapsed time: 0:01:18
# Errors: 0, Warnings: 4
# vsim -L C:/altera/17.1/modelsim_ase/altera/verilog/220model -L C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf work.pipes_testbench 
# Start time: 18:34:43 on Feb 07,2018
# Loading work.pipes_testbench
# Loading work.fractal_accelerator
# Loading work.fifo_in
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.scfifo
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES
# Loading work.fifo_out
# Loading work.pipes
# Loading work.para_mux
# Loading work.divergence_node
# Loading work.Add_Sub
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading work.Mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.fconvert2
# Loading work.fconvert2_altfp_convert_96n
# Loading work.fconvert2_altbarrel_shift_tvf
# Loading work.fconvert2_altpriority_encoder_qb6
# Loading work.fconvert2_altpriority_encoder_r08
# Loading work.fconvert2_altpriority_encoder_be8
# Loading work.fconvert2_altpriority_encoder_6e8
# Loading work.fconvert2_altpriority_encoder_3e8
# Loading work.fconvert2_altpriority_encoder_bv7
# Loading work.fconvert2_altpriority_encoder_6v7
# Loading work.fconvert2_altpriority_encoder_3v7
# Loading work.fconvert2_altpriority_encoder_rf8
# Loading C:/altera/17.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading work.fifo_node
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(140): [PCDPC] - Port size (3) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_data_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
# ** Warning: (vsim-3015) C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v(149): [PCDPC] - Port size (3) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /pipes_testbench/fractal_accelerator_i/pipes_i/para_mux_usedw_i File: C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
do C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Max  Hostname: DESKTOP-MAA2QKO  ProcessID: 16124
#           Attempting to use alternate WLF file "./wlftxki77n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxki77n
run
run
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project/wave_pipes.do
# End time: 12:42:31 on Feb 08,2018, Elapsed time: 18:07:48
# Errors: 0, Warnings: 4
