#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001217eba9f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001217ee0ef70_0 .net "PC", 31 0, L_000001217ee99590;  1 drivers
v000001217ee0f790_0 .net "cycles_consumed", 31 0, v000001217ee0fbf0_0;  1 drivers
v000001217ee105f0_0 .var "input_clk", 0 0;
v000001217ee10910_0 .var "rst", 0 0;
S_000001217eabd800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001217eba9f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001217ed52dd0 .functor NOR 1, v000001217ee105f0_0, v000001217ee00e80_0, C4<0>, C4<0>;
L_000001217ed52900 .functor AND 1, v000001217ede34e0_0, v000001217ede4e80_0, C4<1>, C4<1>;
L_000001217ed51a90 .functor AND 1, L_000001217ed52900, L_000001217ee109b0, C4<1>, C4<1>;
L_000001217ed52e40 .functor AND 1, v000001217edd5af0_0, v000001217edd5ff0_0, C4<1>, C4<1>;
L_000001217ed51a20 .functor AND 1, L_000001217ed52e40, L_000001217ee0fd30, C4<1>, C4<1>;
L_000001217ed52580 .functor AND 1, v000001217edffa80_0, v000001217ee00d40_0, C4<1>, C4<1>;
L_000001217ed51cc0 .functor AND 1, L_000001217ed52580, L_000001217ee10af0, C4<1>, C4<1>;
L_000001217ed51be0 .functor AND 1, v000001217ede34e0_0, v000001217ede4e80_0, C4<1>, C4<1>;
L_000001217ed533f0 .functor AND 1, L_000001217ed51be0, L_000001217ee0eed0, C4<1>, C4<1>;
L_000001217ed53070 .functor AND 1, v000001217edd5af0_0, v000001217edd5ff0_0, C4<1>, C4<1>;
L_000001217ed52660 .functor AND 1, L_000001217ed53070, L_000001217ee0f010, C4<1>, C4<1>;
L_000001217ed531c0 .functor AND 1, v000001217edffa80_0, v000001217ee00d40_0, C4<1>, C4<1>;
L_000001217ed526d0 .functor AND 1, L_000001217ed531c0, L_000001217ee0f5b0, C4<1>, C4<1>;
L_000001217ee17c50 .functor NOT 1, L_000001217ed52dd0, C4<0>, C4<0>, C4<0>;
L_000001217ee17f60 .functor NOT 1, L_000001217ed52dd0, C4<0>, C4<0>, C4<0>;
L_000001217ee2d9b0 .functor NOT 1, L_000001217ed52dd0, C4<0>, C4<0>, C4<0>;
L_000001217ee2e350 .functor NOT 1, L_000001217ed52dd0, C4<0>, C4<0>, C4<0>;
L_000001217ee2e200 .functor NOT 1, L_000001217ed52dd0, C4<0>, C4<0>, C4<0>;
L_000001217ee99590 .functor BUFZ 32, v000001217edfe4a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001217ee019c0_0 .net "EX1_ALU_OPER1", 31 0, L_000001217ee18580;  1 drivers
v000001217ee02640_0 .net "EX1_ALU_OPER2", 31 0, L_000001217ee2d940;  1 drivers
v000001217ee016a0_0 .net "EX1_PC", 31 0, v000001217ede57e0_0;  1 drivers
v000001217ee01380_0 .net "EX1_PFC", 31 0, v000001217ede6960_0;  1 drivers
v000001217ee030e0_0 .net "EX1_PFC_to_IF", 31 0, L_000001217ee14dd0;  1 drivers
v000001217ee02c80_0 .net "EX1_forward_to_B", 31 0, v000001217ede5d80_0;  1 drivers
v000001217ee023c0_0 .net "EX1_is_beq", 0 0, v000001217ede63c0_0;  1 drivers
v000001217ee01e20_0 .net "EX1_is_bne", 0 0, v000001217ede5ba0_0;  1 drivers
v000001217ee02320_0 .net "EX1_is_jal", 0 0, v000001217ede65a0_0;  1 drivers
v000001217ee01ec0_0 .net "EX1_is_jr", 0 0, v000001217ede5880_0;  1 drivers
v000001217ee03720_0 .net "EX1_is_oper2_immed", 0 0, v000001217ede6500_0;  1 drivers
v000001217ee01d80_0 .net "EX1_memread", 0 0, v000001217ede6780_0;  1 drivers
v000001217ee02fa0_0 .net "EX1_memwrite", 0 0, v000001217ede6aa0_0;  1 drivers
v000001217ee01920_0 .net "EX1_opcode", 11 0, v000001217ede6c80_0;  1 drivers
v000001217ee02460_0 .net "EX1_predicted", 0 0, v000001217ede5920_0;  1 drivers
v000001217ee01b00_0 .net "EX1_rd_ind", 4 0, v000001217ede6320_0;  1 drivers
v000001217ee01ba0_0 .net "EX1_rd_indzero", 0 0, v000001217ede6b40_0;  1 drivers
v000001217ee02140_0 .net "EX1_regwrite", 0 0, v000001217ede59c0_0;  1 drivers
v000001217ee02aa0_0 .net "EX1_rs1", 31 0, v000001217ede5e20_0;  1 drivers
v000001217ee01f60_0 .net "EX1_rs1_ind", 4 0, v000001217ede5b00_0;  1 drivers
v000001217ee01c40_0 .net "EX1_rs2", 31 0, v000001217ede6000_0;  1 drivers
v000001217ee03860_0 .net "EX1_rs2_ind", 4 0, v000001217ede6140_0;  1 drivers
v000001217ee01ce0_0 .net "EX1_rs2_out", 31 0, L_000001217ee2e0b0;  1 drivers
v000001217ee03180_0 .net "EX2_ALU_OPER1", 31 0, v000001217ede2fe0_0;  1 drivers
v000001217ee02d20_0 .net "EX2_ALU_OPER2", 31 0, v000001217ede4b60_0;  1 drivers
v000001217ee02b40_0 .net "EX2_ALU_OUT", 31 0, L_000001217ee154b0;  1 drivers
v000001217ee02000_0 .net "EX2_PC", 31 0, v000001217ede4ac0_0;  1 drivers
v000001217ee01560_0 .net "EX2_PFC_to_IF", 31 0, v000001217ede3d00_0;  1 drivers
v000001217ee02a00_0 .net "EX2_forward_to_B", 31 0, v000001217ede3080_0;  1 drivers
v000001217ee021e0_0 .net "EX2_is_beq", 0 0, v000001217ede48e0_0;  1 drivers
v000001217ee02be0_0 .net "EX2_is_bne", 0 0, v000001217ede4980_0;  1 drivers
v000001217ee034a0_0 .net "EX2_is_jal", 0 0, v000001217ede3260_0;  1 drivers
v000001217ee02960_0 .net "EX2_is_jr", 0 0, v000001217ede4f20_0;  1 drivers
v000001217ee01880_0 .net "EX2_is_oper2_immed", 0 0, v000001217ede43e0_0;  1 drivers
v000001217ee02280_0 .net "EX2_memread", 0 0, v000001217ede4c00_0;  1 drivers
v000001217ee026e0_0 .net "EX2_memwrite", 0 0, v000001217ede4ca0_0;  1 drivers
v000001217ee02500_0 .net "EX2_opcode", 11 0, v000001217ede3440_0;  1 drivers
v000001217ee02780_0 .net "EX2_predicted", 0 0, v000001217ede4480_0;  1 drivers
v000001217ee02dc0_0 .net "EX2_rd_ind", 4 0, v000001217ede4d40_0;  1 drivers
v000001217ee03900_0 .net "EX2_rd_indzero", 0 0, v000001217ede4e80_0;  1 drivers
v000001217ee01a60_0 .net "EX2_regwrite", 0 0, v000001217ede34e0_0;  1 drivers
v000001217ee017e0_0 .net "EX2_rs1", 31 0, v000001217ede36c0_0;  1 drivers
v000001217ee01600_0 .net "EX2_rs1_ind", 4 0, v000001217ede3800_0;  1 drivers
v000001217ee025a0_0 .net "EX2_rs2_ind", 4 0, v000001217ede3b20_0;  1 drivers
v000001217ee02820_0 .net "EX2_rs2_out", 31 0, v000001217ede3bc0_0;  1 drivers
v000001217ee03360_0 .net "ID_INST", 31 0, v000001217edeb650_0;  1 drivers
v000001217ee02e60_0 .net "ID_PC", 31 0, v000001217edeb6f0_0;  1 drivers
v000001217ee02f00_0 .net "ID_PFC_to_EX", 31 0, L_000001217ee11310;  1 drivers
v000001217ee03040_0 .net "ID_PFC_to_IF", 31 0, L_000001217ee122b0;  1 drivers
v000001217ee032c0_0 .net "ID_forward_to_B", 31 0, L_000001217ee12e90;  1 drivers
v000001217ee03400_0 .net "ID_is_beq", 0 0, L_000001217ee11450;  1 drivers
v000001217ee03540_0 .net "ID_is_bne", 0 0, L_000001217ee11270;  1 drivers
v000001217ee035e0_0 .net "ID_is_j", 0 0, L_000001217ee148d0;  1 drivers
v000001217ee014c0_0 .net "ID_is_jal", 0 0, L_000001217ee14e70;  1 drivers
v000001217ee03680_0 .net "ID_is_jr", 0 0, L_000001217ee132f0;  1 drivers
v000001217ee011a0_0 .net "ID_is_oper2_immed", 0 0, L_000001217ee16980;  1 drivers
v000001217ee01740_0 .net "ID_memread", 0 0, L_000001217ee14330;  1 drivers
v000001217ee01240_0 .net "ID_memwrite", 0 0, L_000001217ee15eb0;  1 drivers
v000001217ee012e0_0 .net "ID_opcode", 11 0, v000001217edfe220_0;  1 drivers
v000001217ee01420_0 .net "ID_predicted", 0 0, v000001217edee670_0;  1 drivers
v000001217ee03c20_0 .net "ID_rd_ind", 4 0, v000001217edfe2c0_0;  1 drivers
v000001217ee03e00_0 .net "ID_regwrite", 0 0, L_000001217ee14650;  1 drivers
v000001217ee03d60_0 .net "ID_rs1", 31 0, v000001217ede8310_0;  1 drivers
v000001217ee04080_0 .net "ID_rs1_ind", 4 0, v000001217edfe720_0;  1 drivers
v000001217ee03ea0_0 .net "ID_rs2", 31 0, v000001217ede81d0_0;  1 drivers
v000001217ee03cc0_0 .net "ID_rs2_ind", 4 0, v000001217edfd5a0_0;  1 drivers
v000001217ee03f40_0 .net "IF_INST", 31 0, L_000001217ee17390;  1 drivers
v000001217ee039a0_0 .net "IF_pc", 31 0, v000001217edfe4a0_0;  1 drivers
v000001217ee03fe0_0 .net "MEM_ALU_OUT", 31 0, v000001217edd6bd0_0;  1 drivers
v000001217ee03a40_0 .net "MEM_Data_mem_out", 31 0, v000001217ee003e0_0;  1 drivers
v000001217ee03ae0_0 .net "MEM_memread", 0 0, v000001217edd5f50_0;  1 drivers
v000001217ee03b80_0 .net "MEM_memwrite", 0 0, v000001217edd61d0_0;  1 drivers
v000001217ee0f830_0 .net "MEM_opcode", 11 0, v000001217edd59b0_0;  1 drivers
v000001217ee10b90_0 .net "MEM_rd_ind", 4 0, v000001217edd5a50_0;  1 drivers
v000001217ee0f1f0_0 .net "MEM_rd_indzero", 0 0, v000001217edd5ff0_0;  1 drivers
v000001217ee0ed90_0 .net "MEM_regwrite", 0 0, v000001217edd5af0_0;  1 drivers
v000001217ee0eb10_0 .net "MEM_rs2", 31 0, v000001217edd6310_0;  1 drivers
v000001217ee0f970_0 .net "PC", 31 0, L_000001217ee99590;  alias, 1 drivers
v000001217ee102d0_0 .net "STALL_ID1_FLUSH", 0 0, v000001217eded4f0_0;  1 drivers
v000001217ee0f8d0_0 .net "STALL_ID2_FLUSH", 0 0, v000001217eded590_0;  1 drivers
v000001217ee0f150_0 .net "STALL_IF_FLUSH", 0 0, v000001217edef6b0_0;  1 drivers
v000001217ee10c30_0 .net "WB_ALU_OUT", 31 0, v000001217edff580_0;  1 drivers
v000001217ee0f330_0 .net "WB_Data_mem_out", 31 0, v000001217ee00ca0_0;  1 drivers
v000001217ee0ffb0_0 .net "WB_memread", 0 0, v000001217edff620_0;  1 drivers
v000001217ee0f3d0_0 .net "WB_rd_ind", 4 0, v000001217ee01060_0;  1 drivers
v000001217ee0fa10_0 .net "WB_rd_indzero", 0 0, v000001217ee00d40_0;  1 drivers
v000001217ee0f0b0_0 .net "WB_regwrite", 0 0, v000001217edffa80_0;  1 drivers
v000001217ee0ee30_0 .net "Wrong_prediction", 0 0, L_000001217ee2e3c0;  1 drivers
v000001217ee10410_0 .net *"_ivl_1", 0 0, L_000001217ed52900;  1 drivers
v000001217ee0f510_0 .net *"_ivl_13", 0 0, L_000001217ed52580;  1 drivers
v000001217ee0f650_0 .net *"_ivl_14", 0 0, L_000001217ee10af0;  1 drivers
v000001217ee10050_0 .net *"_ivl_19", 0 0, L_000001217ed51be0;  1 drivers
v000001217ee0fe70_0 .net *"_ivl_2", 0 0, L_000001217ee109b0;  1 drivers
v000001217ee0fdd0_0 .net *"_ivl_20", 0 0, L_000001217ee0eed0;  1 drivers
v000001217ee0f290_0 .net *"_ivl_25", 0 0, L_000001217ed53070;  1 drivers
v000001217ee10e10_0 .net *"_ivl_26", 0 0, L_000001217ee0f010;  1 drivers
v000001217ee0e7f0_0 .net *"_ivl_31", 0 0, L_000001217ed531c0;  1 drivers
v000001217ee0ea70_0 .net *"_ivl_32", 0 0, L_000001217ee0f5b0;  1 drivers
v000001217ee10cd0_0 .net *"_ivl_40", 31 0, L_000001217ee15910;  1 drivers
L_000001217ee30c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001217ee100f0_0 .net *"_ivl_43", 26 0, L_000001217ee30c58;  1 drivers
L_000001217ee30ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001217ee0ebb0_0 .net/2u *"_ivl_44", 31 0, L_000001217ee30ca0;  1 drivers
v000001217ee0f6f0_0 .net *"_ivl_52", 31 0, L_000001217ee85c10;  1 drivers
L_000001217ee30d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001217ee10eb0_0 .net *"_ivl_55", 26 0, L_000001217ee30d30;  1 drivers
L_000001217ee30d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001217ee10a50_0 .net/2u *"_ivl_56", 31 0, L_000001217ee30d78;  1 drivers
v000001217ee10d70_0 .net *"_ivl_7", 0 0, L_000001217ed52e40;  1 drivers
v000001217ee10190_0 .net *"_ivl_8", 0 0, L_000001217ee0fd30;  1 drivers
v000001217ee0fab0_0 .net "alu_selA", 1 0, L_000001217ee0e930;  1 drivers
v000001217ee10730_0 .net "alu_selB", 1 0, L_000001217ee136b0;  1 drivers
v000001217ee0ff10_0 .net "clk", 0 0, L_000001217ed52dd0;  1 drivers
v000001217ee0fbf0_0 .var "cycles_consumed", 31 0;
v000001217ee0fc90_0 .net "exhaz", 0 0, L_000001217ed51a20;  1 drivers
v000001217ee0e750_0 .net "exhaz2", 0 0, L_000001217ed52660;  1 drivers
v000001217ee0ec50_0 .net "hlt", 0 0, v000001217ee00e80_0;  1 drivers
v000001217ee10870_0 .net "idhaz", 0 0, L_000001217ed51a90;  1 drivers
v000001217ee0e9d0_0 .net "idhaz2", 0 0, L_000001217ed533f0;  1 drivers
v000001217ee10550_0 .net "if_id_write", 0 0, v000001217edef4d0_0;  1 drivers
v000001217ee0f470_0 .net "input_clk", 0 0, v000001217ee105f0_0;  1 drivers
v000001217ee0fb50_0 .net "is_branch_and_taken", 0 0, L_000001217ee16de0;  1 drivers
v000001217ee10230_0 .net "memhaz", 0 0, L_000001217ed51cc0;  1 drivers
v000001217ee107d0_0 .net "memhaz2", 0 0, L_000001217ed526d0;  1 drivers
v000001217ee0e890_0 .net "pc_src", 2 0, L_000001217ee131b0;  1 drivers
v000001217ee10690_0 .net "pc_write", 0 0, v000001217edef570_0;  1 drivers
v000001217ee0ecf0_0 .net "rst", 0 0, v000001217ee10910_0;  1 drivers
v000001217ee10370_0 .net "store_rs2_forward", 1 0, L_000001217ee127b0;  1 drivers
v000001217ee104b0_0 .net "wdata_to_reg_file", 31 0, L_000001217ee2e510;  1 drivers
E_000001217ed6a950/0 .event negedge, v000001217edee030_0;
E_000001217ed6a950/1 .event posedge, v000001217edd6e50_0;
E_000001217ed6a950 .event/or E_000001217ed6a950/0, E_000001217ed6a950/1;
L_000001217ee109b0 .cmp/eq 5, v000001217ede4d40_0, v000001217ede5b00_0;
L_000001217ee0fd30 .cmp/eq 5, v000001217edd5a50_0, v000001217ede5b00_0;
L_000001217ee10af0 .cmp/eq 5, v000001217ee01060_0, v000001217ede5b00_0;
L_000001217ee0eed0 .cmp/eq 5, v000001217ede4d40_0, v000001217ede6140_0;
L_000001217ee0f010 .cmp/eq 5, v000001217edd5a50_0, v000001217ede6140_0;
L_000001217ee0f5b0 .cmp/eq 5, v000001217ee01060_0, v000001217ede6140_0;
L_000001217ee15910 .concat [ 5 27 0 0], v000001217edfe2c0_0, L_000001217ee30c58;
L_000001217ee139d0 .cmp/ne 32, L_000001217ee15910, L_000001217ee30ca0;
L_000001217ee85c10 .concat [ 5 27 0 0], v000001217ede4d40_0, L_000001217ee30d30;
L_000001217ee86430 .cmp/ne 32, L_000001217ee85c10, L_000001217ee30d78;
S_000001217eabd990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001217eabd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001217ed52eb0 .functor NOT 1, L_000001217ed51a20, C4<0>, C4<0>, C4<0>;
L_000001217ed53380 .functor AND 1, L_000001217ed51cc0, L_000001217ed52eb0, C4<1>, C4<1>;
L_000001217ed51e10 .functor OR 1, L_000001217ed51a90, L_000001217ed53380, C4<0>, C4<0>;
L_000001217ed52f20 .functor OR 1, L_000001217ed51a90, L_000001217ed51a20, C4<0>, C4<0>;
v000001217ed77ce0_0 .net *"_ivl_12", 0 0, L_000001217ed52f20;  1 drivers
v000001217ed77e20_0 .net *"_ivl_2", 0 0, L_000001217ed52eb0;  1 drivers
v000001217ed78780_0 .net *"_ivl_5", 0 0, L_000001217ed53380;  1 drivers
v000001217ed78f00_0 .net *"_ivl_7", 0 0, L_000001217ed51e10;  1 drivers
v000001217ed78140_0 .net "alu_selA", 1 0, L_000001217ee0e930;  alias, 1 drivers
v000001217ed781e0_0 .net "exhaz", 0 0, L_000001217ed51a20;  alias, 1 drivers
v000001217ed79040_0 .net "idhaz", 0 0, L_000001217ed51a90;  alias, 1 drivers
v000001217ed77ec0_0 .net "memhaz", 0 0, L_000001217ed51cc0;  alias, 1 drivers
L_000001217ee0e930 .concat8 [ 1 1 0 0], L_000001217ed51e10, L_000001217ed52f20;
S_000001217eb76030 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001217eabd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001217ed518d0 .functor NOT 1, L_000001217ed52660, C4<0>, C4<0>, C4<0>;
L_000001217ed51940 .functor AND 1, L_000001217ed526d0, L_000001217ed518d0, C4<1>, C4<1>;
L_000001217ed51e80 .functor OR 1, L_000001217ed533f0, L_000001217ed51940, C4<0>, C4<0>;
L_000001217ed527b0 .functor NOT 1, v000001217ede6500_0, C4<0>, C4<0>, C4<0>;
L_000001217ed52740 .functor AND 1, L_000001217ed51e80, L_000001217ed527b0, C4<1>, C4<1>;
L_000001217ed51ef0 .functor OR 1, L_000001217ed533f0, L_000001217ed52660, C4<0>, C4<0>;
L_000001217ed52820 .functor NOT 1, v000001217ede6500_0, C4<0>, C4<0>, C4<0>;
L_000001217ed52970 .functor AND 1, L_000001217ed51ef0, L_000001217ed52820, C4<1>, C4<1>;
v000001217ed785a0_0 .net "EX1_is_oper2_immed", 0 0, v000001217ede6500_0;  alias, 1 drivers
v000001217ed78640_0 .net *"_ivl_11", 0 0, L_000001217ed52740;  1 drivers
v000001217ed78280_0 .net *"_ivl_16", 0 0, L_000001217ed51ef0;  1 drivers
v000001217ed79180_0 .net *"_ivl_17", 0 0, L_000001217ed52820;  1 drivers
v000001217ed77920_0 .net *"_ivl_2", 0 0, L_000001217ed518d0;  1 drivers
v000001217ed779c0_0 .net *"_ivl_20", 0 0, L_000001217ed52970;  1 drivers
v000001217ed77d80_0 .net *"_ivl_5", 0 0, L_000001217ed51940;  1 drivers
v000001217ed783c0_0 .net *"_ivl_7", 0 0, L_000001217ed51e80;  1 drivers
v000001217ed78000_0 .net *"_ivl_8", 0 0, L_000001217ed527b0;  1 drivers
v000001217ed78d20_0 .net "alu_selB", 1 0, L_000001217ee136b0;  alias, 1 drivers
v000001217ed78820_0 .net "exhaz", 0 0, L_000001217ed52660;  alias, 1 drivers
v000001217ed780a0_0 .net "idhaz", 0 0, L_000001217ed533f0;  alias, 1 drivers
v000001217ed788c0_0 .net "memhaz", 0 0, L_000001217ed526d0;  alias, 1 drivers
L_000001217ee136b0 .concat8 [ 1 1 0 0], L_000001217ed52740, L_000001217ed52970;
S_000001217eb761c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001217eabd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001217ed53620 .functor NOT 1, L_000001217ed52660, C4<0>, C4<0>, C4<0>;
L_000001217ed53700 .functor AND 1, L_000001217ed526d0, L_000001217ed53620, C4<1>, C4<1>;
L_000001217ed53690 .functor OR 1, L_000001217ed533f0, L_000001217ed53700, C4<0>, C4<0>;
L_000001217ed53540 .functor OR 1, L_000001217ed533f0, L_000001217ed52660, C4<0>, C4<0>;
v000001217ed78960_0 .net *"_ivl_12", 0 0, L_000001217ed53540;  1 drivers
v000001217ed78dc0_0 .net *"_ivl_2", 0 0, L_000001217ed53620;  1 drivers
v000001217ed78fa0_0 .net *"_ivl_5", 0 0, L_000001217ed53700;  1 drivers
v000001217ed792c0_0 .net *"_ivl_7", 0 0, L_000001217ed53690;  1 drivers
v000001217ed794a0_0 .net "exhaz", 0 0, L_000001217ed52660;  alias, 1 drivers
v000001217ed79540_0 .net "idhaz", 0 0, L_000001217ed533f0;  alias, 1 drivers
v000001217ecf48a0_0 .net "memhaz", 0 0, L_000001217ed526d0;  alias, 1 drivers
v000001217ecf3540_0 .net "store_rs2_forward", 1 0, L_000001217ee127b0;  alias, 1 drivers
L_000001217ee127b0 .concat8 [ 1 1 0 0], L_000001217ed53690, L_000001217ed53540;
S_000001217eab69c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001217eabd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001217ecf3a40_0 .net "EX_ALU_OUT", 31 0, L_000001217ee154b0;  alias, 1 drivers
v000001217ecf3b80_0 .net "EX_memread", 0 0, v000001217ede4c00_0;  alias, 1 drivers
v000001217ecdf6b0_0 .net "EX_memwrite", 0 0, v000001217ede4ca0_0;  alias, 1 drivers
v000001217ece0010_0 .net "EX_opcode", 11 0, v000001217ede3440_0;  alias, 1 drivers
v000001217edd6090_0 .net "EX_rd_ind", 4 0, v000001217ede4d40_0;  alias, 1 drivers
v000001217edd6d10_0 .net "EX_rd_indzero", 0 0, L_000001217ee86430;  1 drivers
v000001217edd6130_0 .net "EX_regwrite", 0 0, v000001217ede34e0_0;  alias, 1 drivers
v000001217edd6270_0 .net "EX_rs2_out", 31 0, v000001217ede3bc0_0;  alias, 1 drivers
v000001217edd6bd0_0 .var "MEM_ALU_OUT", 31 0;
v000001217edd5f50_0 .var "MEM_memread", 0 0;
v000001217edd61d0_0 .var "MEM_memwrite", 0 0;
v000001217edd59b0_0 .var "MEM_opcode", 11 0;
v000001217edd5a50_0 .var "MEM_rd_ind", 4 0;
v000001217edd5ff0_0 .var "MEM_rd_indzero", 0 0;
v000001217edd5af0_0 .var "MEM_regwrite", 0 0;
v000001217edd6310_0 .var "MEM_rs2", 31 0;
v000001217edd6590_0 .net "clk", 0 0, L_000001217ee2e350;  1 drivers
v000001217edd6e50_0 .net "rst", 0 0, v000001217ee10910_0;  alias, 1 drivers
E_000001217ed69c50 .event posedge, v000001217edd6e50_0, v000001217edd6590_0;
S_000001217eab6b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001217eabd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001217eb81490 .param/l "add" 0 9 6, C4<000000100000>;
P_000001217eb814c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001217eb81500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001217eb81538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001217eb81570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001217eb815a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001217eb815e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001217eb81618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001217eb81650 .param/l "j" 0 9 19, C4<000010000000>;
P_000001217eb81688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001217eb816c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001217eb816f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001217eb81730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001217eb81768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001217eb817a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001217eb817d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001217eb81810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001217eb81848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001217eb81880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001217eb818b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001217eb818f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001217eb81928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001217eb81960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001217eb81998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001217eb819d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001217ee2cb40 .functor XOR 1, L_000001217ee2cad0, v000001217ede4480_0, C4<0>, C4<0>;
L_000001217ee2cc20 .functor NOT 1, L_000001217ee2cb40, C4<0>, C4<0>, C4<0>;
L_000001217ee2e2e0 .functor OR 1, v000001217ee10910_0, L_000001217ee2cc20, C4<0>, C4<0>;
L_000001217ee2e3c0 .functor NOT 1, L_000001217ee2e2e0, C4<0>, C4<0>, C4<0>;
v000001217edd8ca0_0 .net "ALU_OP", 3 0, v000001217edd7e40_0;  1 drivers
v000001217edd9c40_0 .net "BranchDecision", 0 0, L_000001217ee2cad0;  1 drivers
v000001217edda500_0 .net "CF", 0 0, v000001217edd8fc0_0;  1 drivers
v000001217edd9ec0_0 .net "EX_opcode", 11 0, v000001217ede3440_0;  alias, 1 drivers
v000001217edd9e20_0 .net "Wrong_prediction", 0 0, L_000001217ee2e3c0;  alias, 1 drivers
v000001217edda820_0 .net "ZF", 0 0, L_000001217ee2d320;  1 drivers
L_000001217ee30ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001217edda6e0_0 .net/2u *"_ivl_0", 31 0, L_000001217ee30ce8;  1 drivers
v000001217edd9f60_0 .net *"_ivl_11", 0 0, L_000001217ee2e2e0;  1 drivers
v000001217edda280_0 .net *"_ivl_2", 31 0, L_000001217ee14f10;  1 drivers
v000001217eddadc0_0 .net *"_ivl_6", 0 0, L_000001217ee2cb40;  1 drivers
v000001217edda960_0 .net *"_ivl_8", 0 0, L_000001217ee2cc20;  1 drivers
v000001217edda000_0 .net "alu_out", 31 0, L_000001217ee154b0;  alias, 1 drivers
v000001217edda0a0_0 .net "alu_outw", 31 0, v000001217edd8c00_0;  1 drivers
v000001217eddaa00_0 .net "is_beq", 0 0, v000001217ede48e0_0;  alias, 1 drivers
v000001217edda140_0 .net "is_bne", 0 0, v000001217ede4980_0;  alias, 1 drivers
v000001217edda1e0_0 .net "is_jal", 0 0, v000001217ede3260_0;  alias, 1 drivers
v000001217edda320_0 .net "oper1", 31 0, v000001217ede2fe0_0;  alias, 1 drivers
v000001217edd9920_0 .net "oper2", 31 0, v000001217ede4b60_0;  alias, 1 drivers
v000001217edda8c0_0 .net "pc", 31 0, v000001217ede4ac0_0;  alias, 1 drivers
v000001217eddae60_0 .net "predicted", 0 0, v000001217ede4480_0;  alias, 1 drivers
v000001217edd9880_0 .net "rst", 0 0, v000001217ee10910_0;  alias, 1 drivers
L_000001217ee14f10 .arith/sum 32, v000001217ede4ac0_0, L_000001217ee30ce8;
L_000001217ee154b0 .functor MUXZ 32, v000001217edd8c00_0, L_000001217ee14f10, v000001217ede3260_0, C4<>;
S_000001217eb99aa0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001217eab6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001217ee2c7c0 .functor AND 1, v000001217ede48e0_0, L_000001217ee2c750, C4<1>, C4<1>;
L_000001217ee2c830 .functor NOT 1, L_000001217ee2c750, C4<0>, C4<0>, C4<0>;
L_000001217ee2c980 .functor AND 1, v000001217ede4980_0, L_000001217ee2c830, C4<1>, C4<1>;
L_000001217ee2cad0 .functor OR 1, L_000001217ee2c7c0, L_000001217ee2c980, C4<0>, C4<0>;
v000001217edd8700_0 .net "BranchDecision", 0 0, L_000001217ee2cad0;  alias, 1 drivers
v000001217edd94c0_0 .net *"_ivl_2", 0 0, L_000001217ee2c830;  1 drivers
v000001217edd7120_0 .net "is_beq", 0 0, v000001217ede48e0_0;  alias, 1 drivers
v000001217edd8b60_0 .net "is_beq_taken", 0 0, L_000001217ee2c7c0;  1 drivers
v000001217edd88e0_0 .net "is_bne", 0 0, v000001217ede4980_0;  alias, 1 drivers
v000001217edd7c60_0 .net "is_bne_taken", 0 0, L_000001217ee2c980;  1 drivers
v000001217edd8160_0 .net "is_eq", 0 0, L_000001217ee2c750;  1 drivers
v000001217edd83e0_0 .net "oper1", 31 0, v000001217ede2fe0_0;  alias, 1 drivers
v000001217edd9560_0 .net "oper2", 31 0, v000001217ede4b60_0;  alias, 1 drivers
S_000001217eb99c30 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001217eb99aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001217ee2da20 .functor XOR 1, L_000001217ee16130, L_000001217ee16630, C4<0>, C4<0>;
L_000001217ee2c9f0 .functor XOR 1, L_000001217ee16090, L_000001217ee161d0, C4<0>, C4<0>;
L_000001217ee2de10 .functor XOR 1, L_000001217ee164f0, L_000001217ee16270, C4<0>, C4<0>;
L_000001217ee2de80 .functor XOR 1, L_000001217ee16450, L_000001217ee163b0, C4<0>, C4<0>;
L_000001217ee2cde0 .functor XOR 1, L_000001217ee16310, L_000001217ee16590, C4<0>, C4<0>;
L_000001217ee2d7f0 .functor XOR 1, L_000001217ee15f50, L_000001217ee15ff0, C4<0>, C4<0>;
L_000001217ee2df60 .functor XOR 1, L_000001217ee83370, L_000001217ee83a50, C4<0>, C4<0>;
L_000001217ee2ca60 .functor XOR 1, L_000001217ee83e10, L_000001217ee83d70, C4<0>, C4<0>;
L_000001217ee2db00 .functor XOR 1, L_000001217ee837d0, L_000001217ee84c70, C4<0>, C4<0>;
L_000001217ee2cbb0 .functor XOR 1, L_000001217ee84ef0, L_000001217ee83190, C4<0>, C4<0>;
L_000001217ee2d860 .functor XOR 1, L_000001217ee83b90, L_000001217ee84310, C4<0>, C4<0>;
L_000001217ee2da90 .functor XOR 1, L_000001217ee828d0, L_000001217ee83cd0, C4<0>, C4<0>;
L_000001217ee2d470 .functor XOR 1, L_000001217ee83550, L_000001217ee84270, C4<0>, C4<0>;
L_000001217ee2d630 .functor XOR 1, L_000001217ee83c30, L_000001217ee84090, C4<0>, C4<0>;
L_000001217ee2ce50 .functor XOR 1, L_000001217ee83910, L_000001217ee841d0, C4<0>, C4<0>;
L_000001217ee2d160 .functor XOR 1, L_000001217ee82a10, L_000001217ee82bf0, C4<0>, C4<0>;
L_000001217ee2c910 .functor XOR 1, L_000001217ee83050, L_000001217ee84bd0, C4<0>, C4<0>;
L_000001217ee2d080 .functor XOR 1, L_000001217ee84d10, L_000001217ee839b0, C4<0>, C4<0>;
L_000001217ee2cf30 .functor XOR 1, L_000001217ee82790, L_000001217ee84590, C4<0>, C4<0>;
L_000001217ee2d710 .functor XOR 1, L_000001217ee83eb0, L_000001217ee843b0, C4<0>, C4<0>;
L_000001217ee2d390 .functor XOR 1, L_000001217ee832d0, L_000001217ee84db0, C4<0>, C4<0>;
L_000001217ee2dbe0 .functor XOR 1, L_000001217ee82f10, L_000001217ee82830, C4<0>, C4<0>;
L_000001217ee2dcc0 .functor XOR 1, L_000001217ee83410, L_000001217ee82ab0, C4<0>, C4<0>;
L_000001217ee2dc50 .functor XOR 1, L_000001217ee83af0, L_000001217ee82b50, C4<0>, C4<0>;
L_000001217ee2d400 .functor XOR 1, L_000001217ee83f50, L_000001217ee83ff0, C4<0>, C4<0>;
L_000001217ee2d6a0 .functor XOR 1, L_000001217ee83230, L_000001217ee84450, C4<0>, C4<0>;
L_000001217ee2def0 .functor XOR 1, L_000001217ee84130, L_000001217ee844f0, C4<0>, C4<0>;
L_000001217ee2dfd0 .functor XOR 1, L_000001217ee830f0, L_000001217ee83870, C4<0>, C4<0>;
L_000001217ee2e120 .functor XOR 1, L_000001217ee848b0, L_000001217ee84e50, C4<0>, C4<0>;
L_000001217ee2c600 .functor XOR 1, L_000001217ee834b0, L_000001217ee82970, C4<0>, C4<0>;
L_000001217ee2c670 .functor XOR 1, L_000001217ee84630, L_000001217ee846d0, C4<0>, C4<0>;
L_000001217ee2c6e0 .functor XOR 1, L_000001217ee84810, L_000001217ee84950, C4<0>, C4<0>;
L_000001217ee2c750/0/0 .functor OR 1, L_000001217ee82c90, L_000001217ee849f0, L_000001217ee82d30, L_000001217ee835f0;
L_000001217ee2c750/0/4 .functor OR 1, L_000001217ee84a90, L_000001217ee84b30, L_000001217ee82dd0, L_000001217ee82e70;
L_000001217ee2c750/0/8 .functor OR 1, L_000001217ee82fb0, L_000001217ee83690, L_000001217ee83730, L_000001217ee869d0;
L_000001217ee2c750/0/12 .functor OR 1, L_000001217ee86930, L_000001217ee87510, L_000001217ee86890, L_000001217ee86110;
L_000001217ee2c750/0/16 .functor OR 1, L_000001217ee86f70, L_000001217ee85490, L_000001217ee86b10, L_000001217ee86cf0;
L_000001217ee2c750/0/20 .functor OR 1, L_000001217ee85fd0, L_000001217ee853f0, L_000001217ee870b0, L_000001217ee85210;
L_000001217ee2c750/0/24 .functor OR 1, L_000001217ee86d90, L_000001217ee86e30, L_000001217ee85b70, L_000001217ee85530;
L_000001217ee2c750/0/28 .functor OR 1, L_000001217ee86250, L_000001217ee84f90, L_000001217ee86ed0, L_000001217ee85350;
L_000001217ee2c750/1/0 .functor OR 1, L_000001217ee2c750/0/0, L_000001217ee2c750/0/4, L_000001217ee2c750/0/8, L_000001217ee2c750/0/12;
L_000001217ee2c750/1/4 .functor OR 1, L_000001217ee2c750/0/16, L_000001217ee2c750/0/20, L_000001217ee2c750/0/24, L_000001217ee2c750/0/28;
L_000001217ee2c750 .functor NOR 1, L_000001217ee2c750/1/0, L_000001217ee2c750/1/4, C4<0>, C4<0>;
v000001217edd66d0_0 .net *"_ivl_0", 0 0, L_000001217ee2da20;  1 drivers
v000001217edd5e10_0 .net *"_ivl_101", 0 0, L_000001217ee84bd0;  1 drivers
v000001217edd6770_0 .net *"_ivl_102", 0 0, L_000001217ee2d080;  1 drivers
v000001217edd5910_0 .net *"_ivl_105", 0 0, L_000001217ee84d10;  1 drivers
v000001217edd5b90_0 .net *"_ivl_107", 0 0, L_000001217ee839b0;  1 drivers
v000001217edd63b0_0 .net *"_ivl_108", 0 0, L_000001217ee2cf30;  1 drivers
v000001217edd6db0_0 .net *"_ivl_11", 0 0, L_000001217ee161d0;  1 drivers
v000001217edd6810_0 .net *"_ivl_111", 0 0, L_000001217ee82790;  1 drivers
v000001217edd6ef0_0 .net *"_ivl_113", 0 0, L_000001217ee84590;  1 drivers
v000001217edd6450_0 .net *"_ivl_114", 0 0, L_000001217ee2d710;  1 drivers
v000001217edd5eb0_0 .net *"_ivl_117", 0 0, L_000001217ee83eb0;  1 drivers
v000001217edd6950_0 .net *"_ivl_119", 0 0, L_000001217ee843b0;  1 drivers
v000001217edd5cd0_0 .net *"_ivl_12", 0 0, L_000001217ee2de10;  1 drivers
v000001217edd68b0_0 .net *"_ivl_120", 0 0, L_000001217ee2d390;  1 drivers
v000001217edd64f0_0 .net *"_ivl_123", 0 0, L_000001217ee832d0;  1 drivers
v000001217edd69f0_0 .net *"_ivl_125", 0 0, L_000001217ee84db0;  1 drivers
v000001217edd6a90_0 .net *"_ivl_126", 0 0, L_000001217ee2dbe0;  1 drivers
v000001217edd6b30_0 .net *"_ivl_129", 0 0, L_000001217ee82f10;  1 drivers
v000001217edd6c70_0 .net *"_ivl_131", 0 0, L_000001217ee82830;  1 drivers
v000001217edd5d70_0 .net *"_ivl_132", 0 0, L_000001217ee2dcc0;  1 drivers
v000001217edd5870_0 .net *"_ivl_135", 0 0, L_000001217ee83410;  1 drivers
v000001217edd5c30_0 .net *"_ivl_137", 0 0, L_000001217ee82ab0;  1 drivers
v000001217edd3610_0 .net *"_ivl_138", 0 0, L_000001217ee2dc50;  1 drivers
v000001217edd4790_0 .net *"_ivl_141", 0 0, L_000001217ee83af0;  1 drivers
v000001217edd5690_0 .net *"_ivl_143", 0 0, L_000001217ee82b50;  1 drivers
v000001217edd4330_0 .net *"_ivl_144", 0 0, L_000001217ee2d400;  1 drivers
v000001217edd4bf0_0 .net *"_ivl_147", 0 0, L_000001217ee83f50;  1 drivers
v000001217edd39d0_0 .net *"_ivl_149", 0 0, L_000001217ee83ff0;  1 drivers
v000001217edd3110_0 .net *"_ivl_15", 0 0, L_000001217ee164f0;  1 drivers
v000001217edd4b50_0 .net *"_ivl_150", 0 0, L_000001217ee2d6a0;  1 drivers
v000001217edd5190_0 .net *"_ivl_153", 0 0, L_000001217ee83230;  1 drivers
v000001217edd45b0_0 .net *"_ivl_155", 0 0, L_000001217ee84450;  1 drivers
v000001217edd4290_0 .net *"_ivl_156", 0 0, L_000001217ee2def0;  1 drivers
v000001217edd50f0_0 .net *"_ivl_159", 0 0, L_000001217ee84130;  1 drivers
v000001217edd5730_0 .net *"_ivl_161", 0 0, L_000001217ee844f0;  1 drivers
v000001217edd41f0_0 .net *"_ivl_162", 0 0, L_000001217ee2dfd0;  1 drivers
v000001217edd48d0_0 .net *"_ivl_165", 0 0, L_000001217ee830f0;  1 drivers
v000001217edd4fb0_0 .net *"_ivl_167", 0 0, L_000001217ee83870;  1 drivers
v000001217edd3b10_0 .net *"_ivl_168", 0 0, L_000001217ee2e120;  1 drivers
v000001217edd34d0_0 .net *"_ivl_17", 0 0, L_000001217ee16270;  1 drivers
v000001217edd3f70_0 .net *"_ivl_171", 0 0, L_000001217ee848b0;  1 drivers
v000001217edd3ed0_0 .net *"_ivl_173", 0 0, L_000001217ee84e50;  1 drivers
v000001217edd5230_0 .net *"_ivl_174", 0 0, L_000001217ee2c600;  1 drivers
v000001217edd4010_0 .net *"_ivl_177", 0 0, L_000001217ee834b0;  1 drivers
v000001217edd4d30_0 .net *"_ivl_179", 0 0, L_000001217ee82970;  1 drivers
v000001217edd5050_0 .net *"_ivl_18", 0 0, L_000001217ee2de80;  1 drivers
v000001217edd3cf0_0 .net *"_ivl_180", 0 0, L_000001217ee2c670;  1 drivers
v000001217edd3430_0 .net *"_ivl_183", 0 0, L_000001217ee84630;  1 drivers
v000001217edd57d0_0 .net *"_ivl_185", 0 0, L_000001217ee846d0;  1 drivers
v000001217edd3390_0 .net *"_ivl_186", 0 0, L_000001217ee2c6e0;  1 drivers
v000001217edd3570_0 .net *"_ivl_190", 0 0, L_000001217ee84810;  1 drivers
v000001217edd36b0_0 .net *"_ivl_192", 0 0, L_000001217ee84950;  1 drivers
v000001217edd46f0_0 .net *"_ivl_194", 0 0, L_000001217ee82c90;  1 drivers
v000001217edd4f10_0 .net *"_ivl_196", 0 0, L_000001217ee849f0;  1 drivers
v000001217edd4150_0 .net *"_ivl_198", 0 0, L_000001217ee82d30;  1 drivers
v000001217edd4830_0 .net *"_ivl_200", 0 0, L_000001217ee835f0;  1 drivers
v000001217edd4970_0 .net *"_ivl_202", 0 0, L_000001217ee84a90;  1 drivers
v000001217edd31b0_0 .net *"_ivl_204", 0 0, L_000001217ee84b30;  1 drivers
v000001217edd3bb0_0 .net *"_ivl_206", 0 0, L_000001217ee82dd0;  1 drivers
v000001217edd3250_0 .net *"_ivl_208", 0 0, L_000001217ee82e70;  1 drivers
v000001217edd4a10_0 .net *"_ivl_21", 0 0, L_000001217ee16450;  1 drivers
v000001217edd4ab0_0 .net *"_ivl_210", 0 0, L_000001217ee82fb0;  1 drivers
v000001217edd3750_0 .net *"_ivl_212", 0 0, L_000001217ee83690;  1 drivers
v000001217edd4dd0_0 .net *"_ivl_214", 0 0, L_000001217ee83730;  1 drivers
v000001217edd43d0_0 .net *"_ivl_216", 0 0, L_000001217ee869d0;  1 drivers
v000001217edd3d90_0 .net *"_ivl_218", 0 0, L_000001217ee86930;  1 drivers
v000001217edd4c90_0 .net *"_ivl_220", 0 0, L_000001217ee87510;  1 drivers
v000001217edd37f0_0 .net *"_ivl_222", 0 0, L_000001217ee86890;  1 drivers
v000001217edd4470_0 .net *"_ivl_224", 0 0, L_000001217ee86110;  1 drivers
v000001217edd3890_0 .net *"_ivl_226", 0 0, L_000001217ee86f70;  1 drivers
v000001217edd3e30_0 .net *"_ivl_228", 0 0, L_000001217ee85490;  1 drivers
v000001217edd40b0_0 .net *"_ivl_23", 0 0, L_000001217ee163b0;  1 drivers
v000001217edd3070_0 .net *"_ivl_230", 0 0, L_000001217ee86b10;  1 drivers
v000001217edd4e70_0 .net *"_ivl_232", 0 0, L_000001217ee86cf0;  1 drivers
v000001217edd32f0_0 .net *"_ivl_234", 0 0, L_000001217ee85fd0;  1 drivers
v000001217edd3c50_0 .net *"_ivl_236", 0 0, L_000001217ee853f0;  1 drivers
v000001217edd54b0_0 .net *"_ivl_238", 0 0, L_000001217ee870b0;  1 drivers
v000001217edd4510_0 .net *"_ivl_24", 0 0, L_000001217ee2cde0;  1 drivers
v000001217edd52d0_0 .net *"_ivl_240", 0 0, L_000001217ee85210;  1 drivers
v000001217edd4650_0 .net *"_ivl_242", 0 0, L_000001217ee86d90;  1 drivers
v000001217edd3930_0 .net *"_ivl_244", 0 0, L_000001217ee86e30;  1 drivers
v000001217edd5370_0 .net *"_ivl_246", 0 0, L_000001217ee85b70;  1 drivers
v000001217edd55f0_0 .net *"_ivl_248", 0 0, L_000001217ee85530;  1 drivers
v000001217edd5410_0 .net *"_ivl_250", 0 0, L_000001217ee86250;  1 drivers
v000001217edd5550_0 .net *"_ivl_252", 0 0, L_000001217ee84f90;  1 drivers
v000001217edd3a70_0 .net *"_ivl_254", 0 0, L_000001217ee86ed0;  1 drivers
v000001217ecf3680_0 .net *"_ivl_256", 0 0, L_000001217ee85350;  1 drivers
v000001217edd74e0_0 .net *"_ivl_27", 0 0, L_000001217ee16310;  1 drivers
v000001217edd92e0_0 .net *"_ivl_29", 0 0, L_000001217ee16590;  1 drivers
v000001217edd8e80_0 .net *"_ivl_3", 0 0, L_000001217ee16130;  1 drivers
v000001217edd8200_0 .net *"_ivl_30", 0 0, L_000001217ee2d7f0;  1 drivers
v000001217edd7800_0 .net *"_ivl_33", 0 0, L_000001217ee15f50;  1 drivers
v000001217edd71c0_0 .net *"_ivl_35", 0 0, L_000001217ee15ff0;  1 drivers
v000001217edd7620_0 .net *"_ivl_36", 0 0, L_000001217ee2df60;  1 drivers
v000001217edd9380_0 .net *"_ivl_39", 0 0, L_000001217ee83370;  1 drivers
v000001217edd7300_0 .net *"_ivl_41", 0 0, L_000001217ee83a50;  1 drivers
v000001217edd7b20_0 .net *"_ivl_42", 0 0, L_000001217ee2ca60;  1 drivers
v000001217edd76c0_0 .net *"_ivl_45", 0 0, L_000001217ee83e10;  1 drivers
v000001217edd9060_0 .net *"_ivl_47", 0 0, L_000001217ee83d70;  1 drivers
v000001217edd7da0_0 .net *"_ivl_48", 0 0, L_000001217ee2db00;  1 drivers
v000001217edd9240_0 .net *"_ivl_5", 0 0, L_000001217ee16630;  1 drivers
v000001217edd8020_0 .net *"_ivl_51", 0 0, L_000001217ee837d0;  1 drivers
v000001217edd9740_0 .net *"_ivl_53", 0 0, L_000001217ee84c70;  1 drivers
v000001217edd9420_0 .net *"_ivl_54", 0 0, L_000001217ee2cbb0;  1 drivers
v000001217edd9600_0 .net *"_ivl_57", 0 0, L_000001217ee84ef0;  1 drivers
v000001217edd7f80_0 .net *"_ivl_59", 0 0, L_000001217ee83190;  1 drivers
v000001217edd9100_0 .net *"_ivl_6", 0 0, L_000001217ee2c9f0;  1 drivers
v000001217edd8520_0 .net *"_ivl_60", 0 0, L_000001217ee2d860;  1 drivers
v000001217edd85c0_0 .net *"_ivl_63", 0 0, L_000001217ee83b90;  1 drivers
v000001217edd7940_0 .net *"_ivl_65", 0 0, L_000001217ee84310;  1 drivers
v000001217edd91a0_0 .net *"_ivl_66", 0 0, L_000001217ee2da90;  1 drivers
v000001217edd7580_0 .net *"_ivl_69", 0 0, L_000001217ee828d0;  1 drivers
v000001217edd97e0_0 .net *"_ivl_71", 0 0, L_000001217ee83cd0;  1 drivers
v000001217edd87a0_0 .net *"_ivl_72", 0 0, L_000001217ee2d470;  1 drivers
v000001217edd8d40_0 .net *"_ivl_75", 0 0, L_000001217ee83550;  1 drivers
v000001217edd7260_0 .net *"_ivl_77", 0 0, L_000001217ee84270;  1 drivers
v000001217edd7ee0_0 .net *"_ivl_78", 0 0, L_000001217ee2d630;  1 drivers
v000001217edd73a0_0 .net *"_ivl_81", 0 0, L_000001217ee83c30;  1 drivers
v000001217edd8840_0 .net *"_ivl_83", 0 0, L_000001217ee84090;  1 drivers
v000001217edd7d00_0 .net *"_ivl_84", 0 0, L_000001217ee2ce50;  1 drivers
v000001217edd7760_0 .net *"_ivl_87", 0 0, L_000001217ee83910;  1 drivers
v000001217edd8660_0 .net *"_ivl_89", 0 0, L_000001217ee841d0;  1 drivers
v000001217edd7a80_0 .net *"_ivl_9", 0 0, L_000001217ee16090;  1 drivers
v000001217edd8de0_0 .net *"_ivl_90", 0 0, L_000001217ee2d160;  1 drivers
v000001217edd78a0_0 .net *"_ivl_93", 0 0, L_000001217ee82a10;  1 drivers
v000001217edd8980_0 .net *"_ivl_95", 0 0, L_000001217ee82bf0;  1 drivers
v000001217edd7080_0 .net *"_ivl_96", 0 0, L_000001217ee2c910;  1 drivers
v000001217edd79e0_0 .net *"_ivl_99", 0 0, L_000001217ee83050;  1 drivers
v000001217edd8f20_0 .net "a", 31 0, v000001217ede2fe0_0;  alias, 1 drivers
v000001217edd8340_0 .net "b", 31 0, v000001217ede4b60_0;  alias, 1 drivers
v000001217edd82a0_0 .net "out", 0 0, L_000001217ee2c750;  alias, 1 drivers
v000001217edd7bc0_0 .net "temp", 31 0, L_000001217ee84770;  1 drivers
L_000001217ee16130 .part v000001217ede2fe0_0, 0, 1;
L_000001217ee16630 .part v000001217ede4b60_0, 0, 1;
L_000001217ee16090 .part v000001217ede2fe0_0, 1, 1;
L_000001217ee161d0 .part v000001217ede4b60_0, 1, 1;
L_000001217ee164f0 .part v000001217ede2fe0_0, 2, 1;
L_000001217ee16270 .part v000001217ede4b60_0, 2, 1;
L_000001217ee16450 .part v000001217ede2fe0_0, 3, 1;
L_000001217ee163b0 .part v000001217ede4b60_0, 3, 1;
L_000001217ee16310 .part v000001217ede2fe0_0, 4, 1;
L_000001217ee16590 .part v000001217ede4b60_0, 4, 1;
L_000001217ee15f50 .part v000001217ede2fe0_0, 5, 1;
L_000001217ee15ff0 .part v000001217ede4b60_0, 5, 1;
L_000001217ee83370 .part v000001217ede2fe0_0, 6, 1;
L_000001217ee83a50 .part v000001217ede4b60_0, 6, 1;
L_000001217ee83e10 .part v000001217ede2fe0_0, 7, 1;
L_000001217ee83d70 .part v000001217ede4b60_0, 7, 1;
L_000001217ee837d0 .part v000001217ede2fe0_0, 8, 1;
L_000001217ee84c70 .part v000001217ede4b60_0, 8, 1;
L_000001217ee84ef0 .part v000001217ede2fe0_0, 9, 1;
L_000001217ee83190 .part v000001217ede4b60_0, 9, 1;
L_000001217ee83b90 .part v000001217ede2fe0_0, 10, 1;
L_000001217ee84310 .part v000001217ede4b60_0, 10, 1;
L_000001217ee828d0 .part v000001217ede2fe0_0, 11, 1;
L_000001217ee83cd0 .part v000001217ede4b60_0, 11, 1;
L_000001217ee83550 .part v000001217ede2fe0_0, 12, 1;
L_000001217ee84270 .part v000001217ede4b60_0, 12, 1;
L_000001217ee83c30 .part v000001217ede2fe0_0, 13, 1;
L_000001217ee84090 .part v000001217ede4b60_0, 13, 1;
L_000001217ee83910 .part v000001217ede2fe0_0, 14, 1;
L_000001217ee841d0 .part v000001217ede4b60_0, 14, 1;
L_000001217ee82a10 .part v000001217ede2fe0_0, 15, 1;
L_000001217ee82bf0 .part v000001217ede4b60_0, 15, 1;
L_000001217ee83050 .part v000001217ede2fe0_0, 16, 1;
L_000001217ee84bd0 .part v000001217ede4b60_0, 16, 1;
L_000001217ee84d10 .part v000001217ede2fe0_0, 17, 1;
L_000001217ee839b0 .part v000001217ede4b60_0, 17, 1;
L_000001217ee82790 .part v000001217ede2fe0_0, 18, 1;
L_000001217ee84590 .part v000001217ede4b60_0, 18, 1;
L_000001217ee83eb0 .part v000001217ede2fe0_0, 19, 1;
L_000001217ee843b0 .part v000001217ede4b60_0, 19, 1;
L_000001217ee832d0 .part v000001217ede2fe0_0, 20, 1;
L_000001217ee84db0 .part v000001217ede4b60_0, 20, 1;
L_000001217ee82f10 .part v000001217ede2fe0_0, 21, 1;
L_000001217ee82830 .part v000001217ede4b60_0, 21, 1;
L_000001217ee83410 .part v000001217ede2fe0_0, 22, 1;
L_000001217ee82ab0 .part v000001217ede4b60_0, 22, 1;
L_000001217ee83af0 .part v000001217ede2fe0_0, 23, 1;
L_000001217ee82b50 .part v000001217ede4b60_0, 23, 1;
L_000001217ee83f50 .part v000001217ede2fe0_0, 24, 1;
L_000001217ee83ff0 .part v000001217ede4b60_0, 24, 1;
L_000001217ee83230 .part v000001217ede2fe0_0, 25, 1;
L_000001217ee84450 .part v000001217ede4b60_0, 25, 1;
L_000001217ee84130 .part v000001217ede2fe0_0, 26, 1;
L_000001217ee844f0 .part v000001217ede4b60_0, 26, 1;
L_000001217ee830f0 .part v000001217ede2fe0_0, 27, 1;
L_000001217ee83870 .part v000001217ede4b60_0, 27, 1;
L_000001217ee848b0 .part v000001217ede2fe0_0, 28, 1;
L_000001217ee84e50 .part v000001217ede4b60_0, 28, 1;
L_000001217ee834b0 .part v000001217ede2fe0_0, 29, 1;
L_000001217ee82970 .part v000001217ede4b60_0, 29, 1;
L_000001217ee84630 .part v000001217ede2fe0_0, 30, 1;
L_000001217ee846d0 .part v000001217ede4b60_0, 30, 1;
LS_000001217ee84770_0_0 .concat8 [ 1 1 1 1], L_000001217ee2da20, L_000001217ee2c9f0, L_000001217ee2de10, L_000001217ee2de80;
LS_000001217ee84770_0_4 .concat8 [ 1 1 1 1], L_000001217ee2cde0, L_000001217ee2d7f0, L_000001217ee2df60, L_000001217ee2ca60;
LS_000001217ee84770_0_8 .concat8 [ 1 1 1 1], L_000001217ee2db00, L_000001217ee2cbb0, L_000001217ee2d860, L_000001217ee2da90;
LS_000001217ee84770_0_12 .concat8 [ 1 1 1 1], L_000001217ee2d470, L_000001217ee2d630, L_000001217ee2ce50, L_000001217ee2d160;
LS_000001217ee84770_0_16 .concat8 [ 1 1 1 1], L_000001217ee2c910, L_000001217ee2d080, L_000001217ee2cf30, L_000001217ee2d710;
LS_000001217ee84770_0_20 .concat8 [ 1 1 1 1], L_000001217ee2d390, L_000001217ee2dbe0, L_000001217ee2dcc0, L_000001217ee2dc50;
LS_000001217ee84770_0_24 .concat8 [ 1 1 1 1], L_000001217ee2d400, L_000001217ee2d6a0, L_000001217ee2def0, L_000001217ee2dfd0;
LS_000001217ee84770_0_28 .concat8 [ 1 1 1 1], L_000001217ee2e120, L_000001217ee2c600, L_000001217ee2c670, L_000001217ee2c6e0;
LS_000001217ee84770_1_0 .concat8 [ 4 4 4 4], LS_000001217ee84770_0_0, LS_000001217ee84770_0_4, LS_000001217ee84770_0_8, LS_000001217ee84770_0_12;
LS_000001217ee84770_1_4 .concat8 [ 4 4 4 4], LS_000001217ee84770_0_16, LS_000001217ee84770_0_20, LS_000001217ee84770_0_24, LS_000001217ee84770_0_28;
L_000001217ee84770 .concat8 [ 16 16 0 0], LS_000001217ee84770_1_0, LS_000001217ee84770_1_4;
L_000001217ee84810 .part v000001217ede2fe0_0, 31, 1;
L_000001217ee84950 .part v000001217ede4b60_0, 31, 1;
L_000001217ee82c90 .part L_000001217ee84770, 0, 1;
L_000001217ee849f0 .part L_000001217ee84770, 1, 1;
L_000001217ee82d30 .part L_000001217ee84770, 2, 1;
L_000001217ee835f0 .part L_000001217ee84770, 3, 1;
L_000001217ee84a90 .part L_000001217ee84770, 4, 1;
L_000001217ee84b30 .part L_000001217ee84770, 5, 1;
L_000001217ee82dd0 .part L_000001217ee84770, 6, 1;
L_000001217ee82e70 .part L_000001217ee84770, 7, 1;
L_000001217ee82fb0 .part L_000001217ee84770, 8, 1;
L_000001217ee83690 .part L_000001217ee84770, 9, 1;
L_000001217ee83730 .part L_000001217ee84770, 10, 1;
L_000001217ee869d0 .part L_000001217ee84770, 11, 1;
L_000001217ee86930 .part L_000001217ee84770, 12, 1;
L_000001217ee87510 .part L_000001217ee84770, 13, 1;
L_000001217ee86890 .part L_000001217ee84770, 14, 1;
L_000001217ee86110 .part L_000001217ee84770, 15, 1;
L_000001217ee86f70 .part L_000001217ee84770, 16, 1;
L_000001217ee85490 .part L_000001217ee84770, 17, 1;
L_000001217ee86b10 .part L_000001217ee84770, 18, 1;
L_000001217ee86cf0 .part L_000001217ee84770, 19, 1;
L_000001217ee85fd0 .part L_000001217ee84770, 20, 1;
L_000001217ee853f0 .part L_000001217ee84770, 21, 1;
L_000001217ee870b0 .part L_000001217ee84770, 22, 1;
L_000001217ee85210 .part L_000001217ee84770, 23, 1;
L_000001217ee86d90 .part L_000001217ee84770, 24, 1;
L_000001217ee86e30 .part L_000001217ee84770, 25, 1;
L_000001217ee85b70 .part L_000001217ee84770, 26, 1;
L_000001217ee85530 .part L_000001217ee84770, 27, 1;
L_000001217ee86250 .part L_000001217ee84770, 28, 1;
L_000001217ee84f90 .part L_000001217ee84770, 29, 1;
L_000001217ee86ed0 .part L_000001217ee84770, 30, 1;
L_000001217ee85350 .part L_000001217ee84770, 31, 1;
S_000001217ebdd8a0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001217eab6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001217ed6a790 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001217ee2d320 .functor NOT 1, L_000001217ee152d0, C4<0>, C4<0>, C4<0>;
v000001217edd80c0_0 .net "A", 31 0, v000001217ede2fe0_0;  alias, 1 drivers
v000001217edd8a20_0 .net "ALUOP", 3 0, v000001217edd7e40_0;  alias, 1 drivers
v000001217edd8ac0_0 .net "B", 31 0, v000001217ede4b60_0;  alias, 1 drivers
v000001217edd8fc0_0 .var "CF", 0 0;
v000001217edd96a0_0 .net "ZF", 0 0, L_000001217ee2d320;  alias, 1 drivers
v000001217edd7440_0 .net *"_ivl_1", 0 0, L_000001217ee152d0;  1 drivers
v000001217edd8c00_0 .var "res", 31 0;
E_000001217ed69b50 .event anyedge, v000001217edd8a20_0, v000001217edd8f20_0, v000001217edd8340_0, v000001217edd8fc0_0;
L_000001217ee152d0 .reduce/or v000001217edd8c00_0;
S_000001217ebdda30 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001217eab6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001217eddb840 .param/l "add" 0 9 6, C4<000000100000>;
P_000001217eddb878 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001217eddb8b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001217eddb8e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001217eddb920 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001217eddb958 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001217eddb990 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001217eddb9c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001217eddba00 .param/l "j" 0 9 19, C4<000010000000>;
P_000001217eddba38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001217eddba70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001217eddbaa8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001217eddbae0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001217eddbb18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001217eddbb50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001217eddbb88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001217eddbbc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001217eddbbf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001217eddbc30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001217eddbc68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001217eddbca0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001217eddbcd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001217eddbd10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001217eddbd48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001217eddbd80 .param/l "xori" 0 9 12, C4<001110000000>;
v000001217edd7e40_0 .var "ALU_OP", 3 0;
v000001217edd8480_0 .net "opcode", 11 0, v000001217ede3440_0;  alias, 1 drivers
E_000001217ed6a810 .event anyedge, v000001217ece0010_0;
S_000001217eddbdc0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001217eabd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001217ede6a00_0 .net "EX1_forward_to_B", 31 0, v000001217ede5d80_0;  alias, 1 drivers
v000001217ede5f60_0 .net "EX_PFC", 31 0, v000001217ede6960_0;  alias, 1 drivers
v000001217ede5c40_0 .net "EX_PFC_to_IF", 31 0, L_000001217ee14dd0;  alias, 1 drivers
v000001217ede6820_0 .net "alu_selA", 1 0, L_000001217ee0e930;  alias, 1 drivers
v000001217ede66e0_0 .net "alu_selB", 1 0, L_000001217ee136b0;  alias, 1 drivers
v000001217ede6d20_0 .net "ex_haz", 31 0, v000001217edd6bd0_0;  alias, 1 drivers
v000001217ede60a0_0 .net "id_haz", 31 0, L_000001217ee154b0;  alias, 1 drivers
v000001217ede6460_0 .net "is_jr", 0 0, v000001217ede5880_0;  alias, 1 drivers
v000001217ede6280_0 .net "mem_haz", 31 0, L_000001217ee2e510;  alias, 1 drivers
v000001217ede6dc0_0 .net "oper1", 31 0, L_000001217ee18580;  alias, 1 drivers
v000001217ede6e60_0 .net "oper2", 31 0, L_000001217ee2d940;  alias, 1 drivers
v000001217ede5a60_0 .net "pc", 31 0, v000001217ede57e0_0;  alias, 1 drivers
v000001217ede6be0_0 .net "rs1", 31 0, v000001217ede5e20_0;  alias, 1 drivers
v000001217ede68c0_0 .net "rs2_in", 31 0, v000001217ede6000_0;  alias, 1 drivers
v000001217ede61e0_0 .net "rs2_out", 31 0, L_000001217ee2e0b0;  alias, 1 drivers
v000001217ede5ce0_0 .net "store_rs2_forward", 1 0, L_000001217ee127b0;  alias, 1 drivers
L_000001217ee14dd0 .functor MUXZ 32, v000001217ede6960_0, L_000001217ee18580, v000001217ede5880_0, C4<>;
S_000001217ebe0140 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001217eddbdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001217ed6a7d0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001217ee18040 .functor NOT 1, L_000001217ee13e30, C4<0>, C4<0>, C4<0>;
L_000001217ee180b0 .functor NOT 1, L_000001217ee13bb0, C4<0>, C4<0>, C4<0>;
L_000001217ee18120 .functor NOT 1, L_000001217ee15050, C4<0>, C4<0>, C4<0>;
L_000001217ee18270 .functor NOT 1, L_000001217ee15190, C4<0>, C4<0>, C4<0>;
L_000001217ee16910 .functor AND 32, L_000001217ee17fd0, v000001217ede5e20_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001217ee16a60 .functor AND 32, L_000001217ee168a0, L_000001217ee2e510, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001217ee16ad0 .functor OR 32, L_000001217ee16910, L_000001217ee16a60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001217ee16b40 .functor AND 32, L_000001217ee18190, v000001217edd6bd0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001217ee16c20 .functor OR 32, L_000001217ee16ad0, L_000001217ee16b40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001217ee185f0 .functor AND 32, L_000001217ee169f0, L_000001217ee154b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001217ee18580 .functor OR 32, L_000001217ee16c20, L_000001217ee185f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001217eddaf00_0 .net *"_ivl_1", 0 0, L_000001217ee13e30;  1 drivers
v000001217edd9b00_0 .net *"_ivl_13", 0 0, L_000001217ee15050;  1 drivers
v000001217edd9ba0_0 .net *"_ivl_14", 0 0, L_000001217ee18120;  1 drivers
v000001217edd9ce0_0 .net *"_ivl_19", 0 0, L_000001217ee15870;  1 drivers
v000001217edd9d80_0 .net *"_ivl_2", 0 0, L_000001217ee18040;  1 drivers
v000001217edde460_0 .net *"_ivl_23", 0 0, L_000001217ee143d0;  1 drivers
v000001217edde140_0 .net *"_ivl_27", 0 0, L_000001217ee15190;  1 drivers
v000001217edddd80_0 .net *"_ivl_28", 0 0, L_000001217ee18270;  1 drivers
v000001217eddef00_0 .net *"_ivl_33", 0 0, L_000001217ee159b0;  1 drivers
v000001217eddea00_0 .net *"_ivl_37", 0 0, L_000001217ee140b0;  1 drivers
v000001217eddd380_0 .net *"_ivl_40", 31 0, L_000001217ee16910;  1 drivers
v000001217eddd600_0 .net *"_ivl_42", 31 0, L_000001217ee16a60;  1 drivers
v000001217eddde20_0 .net *"_ivl_44", 31 0, L_000001217ee16ad0;  1 drivers
v000001217eddd420_0 .net *"_ivl_46", 31 0, L_000001217ee16b40;  1 drivers
v000001217edde6e0_0 .net *"_ivl_48", 31 0, L_000001217ee16c20;  1 drivers
v000001217eddd880_0 .net *"_ivl_50", 31 0, L_000001217ee185f0;  1 drivers
v000001217edde500_0 .net *"_ivl_7", 0 0, L_000001217ee13bb0;  1 drivers
v000001217eddec80_0 .net *"_ivl_8", 0 0, L_000001217ee180b0;  1 drivers
v000001217eddefa0_0 .net "ina", 31 0, v000001217ede5e20_0;  alias, 1 drivers
v000001217edddc40_0 .net "inb", 31 0, L_000001217ee2e510;  alias, 1 drivers
v000001217eddd4c0_0 .net "inc", 31 0, v000001217edd6bd0_0;  alias, 1 drivers
v000001217eddf720_0 .net "ind", 31 0, L_000001217ee154b0;  alias, 1 drivers
v000001217eddd2e0_0 .net "out", 31 0, L_000001217ee18580;  alias, 1 drivers
v000001217eddd560_0 .net "s0", 31 0, L_000001217ee17fd0;  1 drivers
v000001217eddd6a0_0 .net "s1", 31 0, L_000001217ee168a0;  1 drivers
v000001217eddf400_0 .net "s2", 31 0, L_000001217ee18190;  1 drivers
v000001217edddec0_0 .net "s3", 31 0, L_000001217ee169f0;  1 drivers
v000001217edde5a0_0 .net "sel", 1 0, L_000001217ee0e930;  alias, 1 drivers
L_000001217ee13e30 .part L_000001217ee0e930, 1, 1;
LS_000001217ee155f0_0_0 .concat [ 1 1 1 1], L_000001217ee18040, L_000001217ee18040, L_000001217ee18040, L_000001217ee18040;
LS_000001217ee155f0_0_4 .concat [ 1 1 1 1], L_000001217ee18040, L_000001217ee18040, L_000001217ee18040, L_000001217ee18040;
LS_000001217ee155f0_0_8 .concat [ 1 1 1 1], L_000001217ee18040, L_000001217ee18040, L_000001217ee18040, L_000001217ee18040;
LS_000001217ee155f0_0_12 .concat [ 1 1 1 1], L_000001217ee18040, L_000001217ee18040, L_000001217ee18040, L_000001217ee18040;
LS_000001217ee155f0_0_16 .concat [ 1 1 1 1], L_000001217ee18040, L_000001217ee18040, L_000001217ee18040, L_000001217ee18040;
LS_000001217ee155f0_0_20 .concat [ 1 1 1 1], L_000001217ee18040, L_000001217ee18040, L_000001217ee18040, L_000001217ee18040;
LS_000001217ee155f0_0_24 .concat [ 1 1 1 1], L_000001217ee18040, L_000001217ee18040, L_000001217ee18040, L_000001217ee18040;
LS_000001217ee155f0_0_28 .concat [ 1 1 1 1], L_000001217ee18040, L_000001217ee18040, L_000001217ee18040, L_000001217ee18040;
LS_000001217ee155f0_1_0 .concat [ 4 4 4 4], LS_000001217ee155f0_0_0, LS_000001217ee155f0_0_4, LS_000001217ee155f0_0_8, LS_000001217ee155f0_0_12;
LS_000001217ee155f0_1_4 .concat [ 4 4 4 4], LS_000001217ee155f0_0_16, LS_000001217ee155f0_0_20, LS_000001217ee155f0_0_24, LS_000001217ee155f0_0_28;
L_000001217ee155f0 .concat [ 16 16 0 0], LS_000001217ee155f0_1_0, LS_000001217ee155f0_1_4;
L_000001217ee13bb0 .part L_000001217ee0e930, 0, 1;
LS_000001217ee13750_0_0 .concat [ 1 1 1 1], L_000001217ee180b0, L_000001217ee180b0, L_000001217ee180b0, L_000001217ee180b0;
LS_000001217ee13750_0_4 .concat [ 1 1 1 1], L_000001217ee180b0, L_000001217ee180b0, L_000001217ee180b0, L_000001217ee180b0;
LS_000001217ee13750_0_8 .concat [ 1 1 1 1], L_000001217ee180b0, L_000001217ee180b0, L_000001217ee180b0, L_000001217ee180b0;
LS_000001217ee13750_0_12 .concat [ 1 1 1 1], L_000001217ee180b0, L_000001217ee180b0, L_000001217ee180b0, L_000001217ee180b0;
LS_000001217ee13750_0_16 .concat [ 1 1 1 1], L_000001217ee180b0, L_000001217ee180b0, L_000001217ee180b0, L_000001217ee180b0;
LS_000001217ee13750_0_20 .concat [ 1 1 1 1], L_000001217ee180b0, L_000001217ee180b0, L_000001217ee180b0, L_000001217ee180b0;
LS_000001217ee13750_0_24 .concat [ 1 1 1 1], L_000001217ee180b0, L_000001217ee180b0, L_000001217ee180b0, L_000001217ee180b0;
LS_000001217ee13750_0_28 .concat [ 1 1 1 1], L_000001217ee180b0, L_000001217ee180b0, L_000001217ee180b0, L_000001217ee180b0;
LS_000001217ee13750_1_0 .concat [ 4 4 4 4], LS_000001217ee13750_0_0, LS_000001217ee13750_0_4, LS_000001217ee13750_0_8, LS_000001217ee13750_0_12;
LS_000001217ee13750_1_4 .concat [ 4 4 4 4], LS_000001217ee13750_0_16, LS_000001217ee13750_0_20, LS_000001217ee13750_0_24, LS_000001217ee13750_0_28;
L_000001217ee13750 .concat [ 16 16 0 0], LS_000001217ee13750_1_0, LS_000001217ee13750_1_4;
L_000001217ee15050 .part L_000001217ee0e930, 1, 1;
LS_000001217ee14150_0_0 .concat [ 1 1 1 1], L_000001217ee18120, L_000001217ee18120, L_000001217ee18120, L_000001217ee18120;
LS_000001217ee14150_0_4 .concat [ 1 1 1 1], L_000001217ee18120, L_000001217ee18120, L_000001217ee18120, L_000001217ee18120;
LS_000001217ee14150_0_8 .concat [ 1 1 1 1], L_000001217ee18120, L_000001217ee18120, L_000001217ee18120, L_000001217ee18120;
LS_000001217ee14150_0_12 .concat [ 1 1 1 1], L_000001217ee18120, L_000001217ee18120, L_000001217ee18120, L_000001217ee18120;
LS_000001217ee14150_0_16 .concat [ 1 1 1 1], L_000001217ee18120, L_000001217ee18120, L_000001217ee18120, L_000001217ee18120;
LS_000001217ee14150_0_20 .concat [ 1 1 1 1], L_000001217ee18120, L_000001217ee18120, L_000001217ee18120, L_000001217ee18120;
LS_000001217ee14150_0_24 .concat [ 1 1 1 1], L_000001217ee18120, L_000001217ee18120, L_000001217ee18120, L_000001217ee18120;
LS_000001217ee14150_0_28 .concat [ 1 1 1 1], L_000001217ee18120, L_000001217ee18120, L_000001217ee18120, L_000001217ee18120;
LS_000001217ee14150_1_0 .concat [ 4 4 4 4], LS_000001217ee14150_0_0, LS_000001217ee14150_0_4, LS_000001217ee14150_0_8, LS_000001217ee14150_0_12;
LS_000001217ee14150_1_4 .concat [ 4 4 4 4], LS_000001217ee14150_0_16, LS_000001217ee14150_0_20, LS_000001217ee14150_0_24, LS_000001217ee14150_0_28;
L_000001217ee14150 .concat [ 16 16 0 0], LS_000001217ee14150_1_0, LS_000001217ee14150_1_4;
L_000001217ee15870 .part L_000001217ee0e930, 0, 1;
LS_000001217ee14010_0_0 .concat [ 1 1 1 1], L_000001217ee15870, L_000001217ee15870, L_000001217ee15870, L_000001217ee15870;
LS_000001217ee14010_0_4 .concat [ 1 1 1 1], L_000001217ee15870, L_000001217ee15870, L_000001217ee15870, L_000001217ee15870;
LS_000001217ee14010_0_8 .concat [ 1 1 1 1], L_000001217ee15870, L_000001217ee15870, L_000001217ee15870, L_000001217ee15870;
LS_000001217ee14010_0_12 .concat [ 1 1 1 1], L_000001217ee15870, L_000001217ee15870, L_000001217ee15870, L_000001217ee15870;
LS_000001217ee14010_0_16 .concat [ 1 1 1 1], L_000001217ee15870, L_000001217ee15870, L_000001217ee15870, L_000001217ee15870;
LS_000001217ee14010_0_20 .concat [ 1 1 1 1], L_000001217ee15870, L_000001217ee15870, L_000001217ee15870, L_000001217ee15870;
LS_000001217ee14010_0_24 .concat [ 1 1 1 1], L_000001217ee15870, L_000001217ee15870, L_000001217ee15870, L_000001217ee15870;
LS_000001217ee14010_0_28 .concat [ 1 1 1 1], L_000001217ee15870, L_000001217ee15870, L_000001217ee15870, L_000001217ee15870;
LS_000001217ee14010_1_0 .concat [ 4 4 4 4], LS_000001217ee14010_0_0, LS_000001217ee14010_0_4, LS_000001217ee14010_0_8, LS_000001217ee14010_0_12;
LS_000001217ee14010_1_4 .concat [ 4 4 4 4], LS_000001217ee14010_0_16, LS_000001217ee14010_0_20, LS_000001217ee14010_0_24, LS_000001217ee14010_0_28;
L_000001217ee14010 .concat [ 16 16 0 0], LS_000001217ee14010_1_0, LS_000001217ee14010_1_4;
L_000001217ee143d0 .part L_000001217ee0e930, 1, 1;
LS_000001217ee15550_0_0 .concat [ 1 1 1 1], L_000001217ee143d0, L_000001217ee143d0, L_000001217ee143d0, L_000001217ee143d0;
LS_000001217ee15550_0_4 .concat [ 1 1 1 1], L_000001217ee143d0, L_000001217ee143d0, L_000001217ee143d0, L_000001217ee143d0;
LS_000001217ee15550_0_8 .concat [ 1 1 1 1], L_000001217ee143d0, L_000001217ee143d0, L_000001217ee143d0, L_000001217ee143d0;
LS_000001217ee15550_0_12 .concat [ 1 1 1 1], L_000001217ee143d0, L_000001217ee143d0, L_000001217ee143d0, L_000001217ee143d0;
LS_000001217ee15550_0_16 .concat [ 1 1 1 1], L_000001217ee143d0, L_000001217ee143d0, L_000001217ee143d0, L_000001217ee143d0;
LS_000001217ee15550_0_20 .concat [ 1 1 1 1], L_000001217ee143d0, L_000001217ee143d0, L_000001217ee143d0, L_000001217ee143d0;
LS_000001217ee15550_0_24 .concat [ 1 1 1 1], L_000001217ee143d0, L_000001217ee143d0, L_000001217ee143d0, L_000001217ee143d0;
LS_000001217ee15550_0_28 .concat [ 1 1 1 1], L_000001217ee143d0, L_000001217ee143d0, L_000001217ee143d0, L_000001217ee143d0;
LS_000001217ee15550_1_0 .concat [ 4 4 4 4], LS_000001217ee15550_0_0, LS_000001217ee15550_0_4, LS_000001217ee15550_0_8, LS_000001217ee15550_0_12;
LS_000001217ee15550_1_4 .concat [ 4 4 4 4], LS_000001217ee15550_0_16, LS_000001217ee15550_0_20, LS_000001217ee15550_0_24, LS_000001217ee15550_0_28;
L_000001217ee15550 .concat [ 16 16 0 0], LS_000001217ee15550_1_0, LS_000001217ee15550_1_4;
L_000001217ee15190 .part L_000001217ee0e930, 0, 1;
LS_000001217ee14c90_0_0 .concat [ 1 1 1 1], L_000001217ee18270, L_000001217ee18270, L_000001217ee18270, L_000001217ee18270;
LS_000001217ee14c90_0_4 .concat [ 1 1 1 1], L_000001217ee18270, L_000001217ee18270, L_000001217ee18270, L_000001217ee18270;
LS_000001217ee14c90_0_8 .concat [ 1 1 1 1], L_000001217ee18270, L_000001217ee18270, L_000001217ee18270, L_000001217ee18270;
LS_000001217ee14c90_0_12 .concat [ 1 1 1 1], L_000001217ee18270, L_000001217ee18270, L_000001217ee18270, L_000001217ee18270;
LS_000001217ee14c90_0_16 .concat [ 1 1 1 1], L_000001217ee18270, L_000001217ee18270, L_000001217ee18270, L_000001217ee18270;
LS_000001217ee14c90_0_20 .concat [ 1 1 1 1], L_000001217ee18270, L_000001217ee18270, L_000001217ee18270, L_000001217ee18270;
LS_000001217ee14c90_0_24 .concat [ 1 1 1 1], L_000001217ee18270, L_000001217ee18270, L_000001217ee18270, L_000001217ee18270;
LS_000001217ee14c90_0_28 .concat [ 1 1 1 1], L_000001217ee18270, L_000001217ee18270, L_000001217ee18270, L_000001217ee18270;
LS_000001217ee14c90_1_0 .concat [ 4 4 4 4], LS_000001217ee14c90_0_0, LS_000001217ee14c90_0_4, LS_000001217ee14c90_0_8, LS_000001217ee14c90_0_12;
LS_000001217ee14c90_1_4 .concat [ 4 4 4 4], LS_000001217ee14c90_0_16, LS_000001217ee14c90_0_20, LS_000001217ee14c90_0_24, LS_000001217ee14c90_0_28;
L_000001217ee14c90 .concat [ 16 16 0 0], LS_000001217ee14c90_1_0, LS_000001217ee14c90_1_4;
L_000001217ee159b0 .part L_000001217ee0e930, 1, 1;
LS_000001217ee15230_0_0 .concat [ 1 1 1 1], L_000001217ee159b0, L_000001217ee159b0, L_000001217ee159b0, L_000001217ee159b0;
LS_000001217ee15230_0_4 .concat [ 1 1 1 1], L_000001217ee159b0, L_000001217ee159b0, L_000001217ee159b0, L_000001217ee159b0;
LS_000001217ee15230_0_8 .concat [ 1 1 1 1], L_000001217ee159b0, L_000001217ee159b0, L_000001217ee159b0, L_000001217ee159b0;
LS_000001217ee15230_0_12 .concat [ 1 1 1 1], L_000001217ee159b0, L_000001217ee159b0, L_000001217ee159b0, L_000001217ee159b0;
LS_000001217ee15230_0_16 .concat [ 1 1 1 1], L_000001217ee159b0, L_000001217ee159b0, L_000001217ee159b0, L_000001217ee159b0;
LS_000001217ee15230_0_20 .concat [ 1 1 1 1], L_000001217ee159b0, L_000001217ee159b0, L_000001217ee159b0, L_000001217ee159b0;
LS_000001217ee15230_0_24 .concat [ 1 1 1 1], L_000001217ee159b0, L_000001217ee159b0, L_000001217ee159b0, L_000001217ee159b0;
LS_000001217ee15230_0_28 .concat [ 1 1 1 1], L_000001217ee159b0, L_000001217ee159b0, L_000001217ee159b0, L_000001217ee159b0;
LS_000001217ee15230_1_0 .concat [ 4 4 4 4], LS_000001217ee15230_0_0, LS_000001217ee15230_0_4, LS_000001217ee15230_0_8, LS_000001217ee15230_0_12;
LS_000001217ee15230_1_4 .concat [ 4 4 4 4], LS_000001217ee15230_0_16, LS_000001217ee15230_0_20, LS_000001217ee15230_0_24, LS_000001217ee15230_0_28;
L_000001217ee15230 .concat [ 16 16 0 0], LS_000001217ee15230_1_0, LS_000001217ee15230_1_4;
L_000001217ee140b0 .part L_000001217ee0e930, 0, 1;
LS_000001217ee15690_0_0 .concat [ 1 1 1 1], L_000001217ee140b0, L_000001217ee140b0, L_000001217ee140b0, L_000001217ee140b0;
LS_000001217ee15690_0_4 .concat [ 1 1 1 1], L_000001217ee140b0, L_000001217ee140b0, L_000001217ee140b0, L_000001217ee140b0;
LS_000001217ee15690_0_8 .concat [ 1 1 1 1], L_000001217ee140b0, L_000001217ee140b0, L_000001217ee140b0, L_000001217ee140b0;
LS_000001217ee15690_0_12 .concat [ 1 1 1 1], L_000001217ee140b0, L_000001217ee140b0, L_000001217ee140b0, L_000001217ee140b0;
LS_000001217ee15690_0_16 .concat [ 1 1 1 1], L_000001217ee140b0, L_000001217ee140b0, L_000001217ee140b0, L_000001217ee140b0;
LS_000001217ee15690_0_20 .concat [ 1 1 1 1], L_000001217ee140b0, L_000001217ee140b0, L_000001217ee140b0, L_000001217ee140b0;
LS_000001217ee15690_0_24 .concat [ 1 1 1 1], L_000001217ee140b0, L_000001217ee140b0, L_000001217ee140b0, L_000001217ee140b0;
LS_000001217ee15690_0_28 .concat [ 1 1 1 1], L_000001217ee140b0, L_000001217ee140b0, L_000001217ee140b0, L_000001217ee140b0;
LS_000001217ee15690_1_0 .concat [ 4 4 4 4], LS_000001217ee15690_0_0, LS_000001217ee15690_0_4, LS_000001217ee15690_0_8, LS_000001217ee15690_0_12;
LS_000001217ee15690_1_4 .concat [ 4 4 4 4], LS_000001217ee15690_0_16, LS_000001217ee15690_0_20, LS_000001217ee15690_0_24, LS_000001217ee15690_0_28;
L_000001217ee15690 .concat [ 16 16 0 0], LS_000001217ee15690_1_0, LS_000001217ee15690_1_4;
S_000001217ebe02d0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001217ebe0140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001217ee17fd0 .functor AND 32, L_000001217ee155f0, L_000001217ee13750, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001217edda460_0 .net "in1", 31 0, L_000001217ee155f0;  1 drivers
v000001217eddaaa0_0 .net "in2", 31 0, L_000001217ee13750;  1 drivers
v000001217edda3c0_0 .net "out", 31 0, L_000001217ee17fd0;  alias, 1 drivers
S_000001217eb98200 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001217ebe0140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001217ee168a0 .functor AND 32, L_000001217ee14150, L_000001217ee14010, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001217edda780_0 .net "in1", 31 0, L_000001217ee14150;  1 drivers
v000001217edd9a60_0 .net "in2", 31 0, L_000001217ee14010;  1 drivers
v000001217edda640_0 .net "out", 31 0, L_000001217ee168a0;  alias, 1 drivers
S_000001217eb98390 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001217ebe0140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001217ee18190 .functor AND 32, L_000001217ee15550, L_000001217ee14c90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001217edd99c0_0 .net "in1", 31 0, L_000001217ee15550;  1 drivers
v000001217eddab40_0 .net "in2", 31 0, L_000001217ee14c90;  1 drivers
v000001217eddabe0_0 .net "out", 31 0, L_000001217ee18190;  alias, 1 drivers
S_000001217eddcc20 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001217ebe0140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001217ee169f0 .functor AND 32, L_000001217ee15230, L_000001217ee15690, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001217eddac80_0 .net "in1", 31 0, L_000001217ee15230;  1 drivers
v000001217eddad20_0 .net "in2", 31 0, L_000001217ee15690;  1 drivers
v000001217edda5a0_0 .net "out", 31 0, L_000001217ee169f0;  alias, 1 drivers
S_000001217eddc5e0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001217eddbdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001217ed69a50 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001217ee18660 .functor NOT 1, L_000001217ee15a50, C4<0>, C4<0>, C4<0>;
L_000001217ee183c0 .functor NOT 1, L_000001217ee157d0, C4<0>, C4<0>, C4<0>;
L_000001217ee184a0 .functor NOT 1, L_000001217ee150f0, C4<0>, C4<0>, C4<0>;
L_000001217ed51d30 .functor NOT 1, L_000001217ee13d90, C4<0>, C4<0>, C4<0>;
L_000001217ee2d1d0 .functor AND 32, L_000001217ee18350, v000001217ede5d80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001217ee2db70 .functor AND 32, L_000001217ee18430, L_000001217ee2e510, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001217ee2d4e0 .functor OR 32, L_000001217ee2d1d0, L_000001217ee2db70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001217ee2d240 .functor AND 32, L_000001217ee18510, v000001217edd6bd0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001217ee2d550 .functor OR 32, L_000001217ee2d4e0, L_000001217ee2d240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001217ee2c8a0 .functor AND 32, L_000001217ee2d780, L_000001217ee154b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001217ee2d940 .functor OR 32, L_000001217ee2d550, L_000001217ee2c8a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001217eddd920_0 .net *"_ivl_1", 0 0, L_000001217ee15a50;  1 drivers
v000001217edded20_0 .net *"_ivl_13", 0 0, L_000001217ee150f0;  1 drivers
v000001217eddf2c0_0 .net *"_ivl_14", 0 0, L_000001217ee184a0;  1 drivers
v000001217eddd9c0_0 .net *"_ivl_19", 0 0, L_000001217ee15af0;  1 drivers
v000001217edde1e0_0 .net *"_ivl_2", 0 0, L_000001217ee18660;  1 drivers
v000001217edde820_0 .net *"_ivl_23", 0 0, L_000001217ee13ed0;  1 drivers
v000001217eddebe0_0 .net *"_ivl_27", 0 0, L_000001217ee13d90;  1 drivers
v000001217eddcfc0_0 .net *"_ivl_28", 0 0, L_000001217ed51d30;  1 drivers
v000001217edddb00_0 .net *"_ivl_33", 0 0, L_000001217ee13a70;  1 drivers
v000001217edddce0_0 .net *"_ivl_37", 0 0, L_000001217ee15b90;  1 drivers
v000001217eddf680_0 .net *"_ivl_40", 31 0, L_000001217ee2d1d0;  1 drivers
v000001217edde8c0_0 .net *"_ivl_42", 31 0, L_000001217ee2db70;  1 drivers
v000001217eddf180_0 .net *"_ivl_44", 31 0, L_000001217ee2d4e0;  1 drivers
v000001217eddd100_0 .net *"_ivl_46", 31 0, L_000001217ee2d240;  1 drivers
v000001217edddf60_0 .net *"_ivl_48", 31 0, L_000001217ee2d550;  1 drivers
v000001217eddd240_0 .net *"_ivl_50", 31 0, L_000001217ee2c8a0;  1 drivers
v000001217edde960_0 .net *"_ivl_7", 0 0, L_000001217ee157d0;  1 drivers
v000001217edde000_0 .net *"_ivl_8", 0 0, L_000001217ee183c0;  1 drivers
v000001217eddf220_0 .net "ina", 31 0, v000001217ede5d80_0;  alias, 1 drivers
v000001217eddf4a0_0 .net "inb", 31 0, L_000001217ee2e510;  alias, 1 drivers
v000001217eddf360_0 .net "inc", 31 0, v000001217edd6bd0_0;  alias, 1 drivers
v000001217eddeaa0_0 .net "ind", 31 0, L_000001217ee154b0;  alias, 1 drivers
v000001217edde0a0_0 .net "out", 31 0, L_000001217ee2d940;  alias, 1 drivers
v000001217eddf540_0 .net "s0", 31 0, L_000001217ee18350;  1 drivers
v000001217eddf5e0_0 .net "s1", 31 0, L_000001217ee18430;  1 drivers
v000001217eddd060_0 .net "s2", 31 0, L_000001217ee18510;  1 drivers
v000001217edde280_0 .net "s3", 31 0, L_000001217ee2d780;  1 drivers
v000001217edde320_0 .net "sel", 1 0, L_000001217ee136b0;  alias, 1 drivers
L_000001217ee15a50 .part L_000001217ee136b0, 1, 1;
LS_000001217ee15730_0_0 .concat [ 1 1 1 1], L_000001217ee18660, L_000001217ee18660, L_000001217ee18660, L_000001217ee18660;
LS_000001217ee15730_0_4 .concat [ 1 1 1 1], L_000001217ee18660, L_000001217ee18660, L_000001217ee18660, L_000001217ee18660;
LS_000001217ee15730_0_8 .concat [ 1 1 1 1], L_000001217ee18660, L_000001217ee18660, L_000001217ee18660, L_000001217ee18660;
LS_000001217ee15730_0_12 .concat [ 1 1 1 1], L_000001217ee18660, L_000001217ee18660, L_000001217ee18660, L_000001217ee18660;
LS_000001217ee15730_0_16 .concat [ 1 1 1 1], L_000001217ee18660, L_000001217ee18660, L_000001217ee18660, L_000001217ee18660;
LS_000001217ee15730_0_20 .concat [ 1 1 1 1], L_000001217ee18660, L_000001217ee18660, L_000001217ee18660, L_000001217ee18660;
LS_000001217ee15730_0_24 .concat [ 1 1 1 1], L_000001217ee18660, L_000001217ee18660, L_000001217ee18660, L_000001217ee18660;
LS_000001217ee15730_0_28 .concat [ 1 1 1 1], L_000001217ee18660, L_000001217ee18660, L_000001217ee18660, L_000001217ee18660;
LS_000001217ee15730_1_0 .concat [ 4 4 4 4], LS_000001217ee15730_0_0, LS_000001217ee15730_0_4, LS_000001217ee15730_0_8, LS_000001217ee15730_0_12;
LS_000001217ee15730_1_4 .concat [ 4 4 4 4], LS_000001217ee15730_0_16, LS_000001217ee15730_0_20, LS_000001217ee15730_0_24, LS_000001217ee15730_0_28;
L_000001217ee15730 .concat [ 16 16 0 0], LS_000001217ee15730_1_0, LS_000001217ee15730_1_4;
L_000001217ee157d0 .part L_000001217ee136b0, 0, 1;
LS_000001217ee14830_0_0 .concat [ 1 1 1 1], L_000001217ee183c0, L_000001217ee183c0, L_000001217ee183c0, L_000001217ee183c0;
LS_000001217ee14830_0_4 .concat [ 1 1 1 1], L_000001217ee183c0, L_000001217ee183c0, L_000001217ee183c0, L_000001217ee183c0;
LS_000001217ee14830_0_8 .concat [ 1 1 1 1], L_000001217ee183c0, L_000001217ee183c0, L_000001217ee183c0, L_000001217ee183c0;
LS_000001217ee14830_0_12 .concat [ 1 1 1 1], L_000001217ee183c0, L_000001217ee183c0, L_000001217ee183c0, L_000001217ee183c0;
LS_000001217ee14830_0_16 .concat [ 1 1 1 1], L_000001217ee183c0, L_000001217ee183c0, L_000001217ee183c0, L_000001217ee183c0;
LS_000001217ee14830_0_20 .concat [ 1 1 1 1], L_000001217ee183c0, L_000001217ee183c0, L_000001217ee183c0, L_000001217ee183c0;
LS_000001217ee14830_0_24 .concat [ 1 1 1 1], L_000001217ee183c0, L_000001217ee183c0, L_000001217ee183c0, L_000001217ee183c0;
LS_000001217ee14830_0_28 .concat [ 1 1 1 1], L_000001217ee183c0, L_000001217ee183c0, L_000001217ee183c0, L_000001217ee183c0;
LS_000001217ee14830_1_0 .concat [ 4 4 4 4], LS_000001217ee14830_0_0, LS_000001217ee14830_0_4, LS_000001217ee14830_0_8, LS_000001217ee14830_0_12;
LS_000001217ee14830_1_4 .concat [ 4 4 4 4], LS_000001217ee14830_0_16, LS_000001217ee14830_0_20, LS_000001217ee14830_0_24, LS_000001217ee14830_0_28;
L_000001217ee14830 .concat [ 16 16 0 0], LS_000001217ee14830_1_0, LS_000001217ee14830_1_4;
L_000001217ee150f0 .part L_000001217ee136b0, 1, 1;
LS_000001217ee14470_0_0 .concat [ 1 1 1 1], L_000001217ee184a0, L_000001217ee184a0, L_000001217ee184a0, L_000001217ee184a0;
LS_000001217ee14470_0_4 .concat [ 1 1 1 1], L_000001217ee184a0, L_000001217ee184a0, L_000001217ee184a0, L_000001217ee184a0;
LS_000001217ee14470_0_8 .concat [ 1 1 1 1], L_000001217ee184a0, L_000001217ee184a0, L_000001217ee184a0, L_000001217ee184a0;
LS_000001217ee14470_0_12 .concat [ 1 1 1 1], L_000001217ee184a0, L_000001217ee184a0, L_000001217ee184a0, L_000001217ee184a0;
LS_000001217ee14470_0_16 .concat [ 1 1 1 1], L_000001217ee184a0, L_000001217ee184a0, L_000001217ee184a0, L_000001217ee184a0;
LS_000001217ee14470_0_20 .concat [ 1 1 1 1], L_000001217ee184a0, L_000001217ee184a0, L_000001217ee184a0, L_000001217ee184a0;
LS_000001217ee14470_0_24 .concat [ 1 1 1 1], L_000001217ee184a0, L_000001217ee184a0, L_000001217ee184a0, L_000001217ee184a0;
LS_000001217ee14470_0_28 .concat [ 1 1 1 1], L_000001217ee184a0, L_000001217ee184a0, L_000001217ee184a0, L_000001217ee184a0;
LS_000001217ee14470_1_0 .concat [ 4 4 4 4], LS_000001217ee14470_0_0, LS_000001217ee14470_0_4, LS_000001217ee14470_0_8, LS_000001217ee14470_0_12;
LS_000001217ee14470_1_4 .concat [ 4 4 4 4], LS_000001217ee14470_0_16, LS_000001217ee14470_0_20, LS_000001217ee14470_0_24, LS_000001217ee14470_0_28;
L_000001217ee14470 .concat [ 16 16 0 0], LS_000001217ee14470_1_0, LS_000001217ee14470_1_4;
L_000001217ee15af0 .part L_000001217ee136b0, 0, 1;
LS_000001217ee13cf0_0_0 .concat [ 1 1 1 1], L_000001217ee15af0, L_000001217ee15af0, L_000001217ee15af0, L_000001217ee15af0;
LS_000001217ee13cf0_0_4 .concat [ 1 1 1 1], L_000001217ee15af0, L_000001217ee15af0, L_000001217ee15af0, L_000001217ee15af0;
LS_000001217ee13cf0_0_8 .concat [ 1 1 1 1], L_000001217ee15af0, L_000001217ee15af0, L_000001217ee15af0, L_000001217ee15af0;
LS_000001217ee13cf0_0_12 .concat [ 1 1 1 1], L_000001217ee15af0, L_000001217ee15af0, L_000001217ee15af0, L_000001217ee15af0;
LS_000001217ee13cf0_0_16 .concat [ 1 1 1 1], L_000001217ee15af0, L_000001217ee15af0, L_000001217ee15af0, L_000001217ee15af0;
LS_000001217ee13cf0_0_20 .concat [ 1 1 1 1], L_000001217ee15af0, L_000001217ee15af0, L_000001217ee15af0, L_000001217ee15af0;
LS_000001217ee13cf0_0_24 .concat [ 1 1 1 1], L_000001217ee15af0, L_000001217ee15af0, L_000001217ee15af0, L_000001217ee15af0;
LS_000001217ee13cf0_0_28 .concat [ 1 1 1 1], L_000001217ee15af0, L_000001217ee15af0, L_000001217ee15af0, L_000001217ee15af0;
LS_000001217ee13cf0_1_0 .concat [ 4 4 4 4], LS_000001217ee13cf0_0_0, LS_000001217ee13cf0_0_4, LS_000001217ee13cf0_0_8, LS_000001217ee13cf0_0_12;
LS_000001217ee13cf0_1_4 .concat [ 4 4 4 4], LS_000001217ee13cf0_0_16, LS_000001217ee13cf0_0_20, LS_000001217ee13cf0_0_24, LS_000001217ee13cf0_0_28;
L_000001217ee13cf0 .concat [ 16 16 0 0], LS_000001217ee13cf0_1_0, LS_000001217ee13cf0_1_4;
L_000001217ee13ed0 .part L_000001217ee136b0, 1, 1;
LS_000001217ee14790_0_0 .concat [ 1 1 1 1], L_000001217ee13ed0, L_000001217ee13ed0, L_000001217ee13ed0, L_000001217ee13ed0;
LS_000001217ee14790_0_4 .concat [ 1 1 1 1], L_000001217ee13ed0, L_000001217ee13ed0, L_000001217ee13ed0, L_000001217ee13ed0;
LS_000001217ee14790_0_8 .concat [ 1 1 1 1], L_000001217ee13ed0, L_000001217ee13ed0, L_000001217ee13ed0, L_000001217ee13ed0;
LS_000001217ee14790_0_12 .concat [ 1 1 1 1], L_000001217ee13ed0, L_000001217ee13ed0, L_000001217ee13ed0, L_000001217ee13ed0;
LS_000001217ee14790_0_16 .concat [ 1 1 1 1], L_000001217ee13ed0, L_000001217ee13ed0, L_000001217ee13ed0, L_000001217ee13ed0;
LS_000001217ee14790_0_20 .concat [ 1 1 1 1], L_000001217ee13ed0, L_000001217ee13ed0, L_000001217ee13ed0, L_000001217ee13ed0;
LS_000001217ee14790_0_24 .concat [ 1 1 1 1], L_000001217ee13ed0, L_000001217ee13ed0, L_000001217ee13ed0, L_000001217ee13ed0;
LS_000001217ee14790_0_28 .concat [ 1 1 1 1], L_000001217ee13ed0, L_000001217ee13ed0, L_000001217ee13ed0, L_000001217ee13ed0;
LS_000001217ee14790_1_0 .concat [ 4 4 4 4], LS_000001217ee14790_0_0, LS_000001217ee14790_0_4, LS_000001217ee14790_0_8, LS_000001217ee14790_0_12;
LS_000001217ee14790_1_4 .concat [ 4 4 4 4], LS_000001217ee14790_0_16, LS_000001217ee14790_0_20, LS_000001217ee14790_0_24, LS_000001217ee14790_0_28;
L_000001217ee14790 .concat [ 16 16 0 0], LS_000001217ee14790_1_0, LS_000001217ee14790_1_4;
L_000001217ee13d90 .part L_000001217ee136b0, 0, 1;
LS_000001217ee141f0_0_0 .concat [ 1 1 1 1], L_000001217ed51d30, L_000001217ed51d30, L_000001217ed51d30, L_000001217ed51d30;
LS_000001217ee141f0_0_4 .concat [ 1 1 1 1], L_000001217ed51d30, L_000001217ed51d30, L_000001217ed51d30, L_000001217ed51d30;
LS_000001217ee141f0_0_8 .concat [ 1 1 1 1], L_000001217ed51d30, L_000001217ed51d30, L_000001217ed51d30, L_000001217ed51d30;
LS_000001217ee141f0_0_12 .concat [ 1 1 1 1], L_000001217ed51d30, L_000001217ed51d30, L_000001217ed51d30, L_000001217ed51d30;
LS_000001217ee141f0_0_16 .concat [ 1 1 1 1], L_000001217ed51d30, L_000001217ed51d30, L_000001217ed51d30, L_000001217ed51d30;
LS_000001217ee141f0_0_20 .concat [ 1 1 1 1], L_000001217ed51d30, L_000001217ed51d30, L_000001217ed51d30, L_000001217ed51d30;
LS_000001217ee141f0_0_24 .concat [ 1 1 1 1], L_000001217ed51d30, L_000001217ed51d30, L_000001217ed51d30, L_000001217ed51d30;
LS_000001217ee141f0_0_28 .concat [ 1 1 1 1], L_000001217ed51d30, L_000001217ed51d30, L_000001217ed51d30, L_000001217ed51d30;
LS_000001217ee141f0_1_0 .concat [ 4 4 4 4], LS_000001217ee141f0_0_0, LS_000001217ee141f0_0_4, LS_000001217ee141f0_0_8, LS_000001217ee141f0_0_12;
LS_000001217ee141f0_1_4 .concat [ 4 4 4 4], LS_000001217ee141f0_0_16, LS_000001217ee141f0_0_20, LS_000001217ee141f0_0_24, LS_000001217ee141f0_0_28;
L_000001217ee141f0 .concat [ 16 16 0 0], LS_000001217ee141f0_1_0, LS_000001217ee141f0_1_4;
L_000001217ee13a70 .part L_000001217ee136b0, 1, 1;
LS_000001217ee14ab0_0_0 .concat [ 1 1 1 1], L_000001217ee13a70, L_000001217ee13a70, L_000001217ee13a70, L_000001217ee13a70;
LS_000001217ee14ab0_0_4 .concat [ 1 1 1 1], L_000001217ee13a70, L_000001217ee13a70, L_000001217ee13a70, L_000001217ee13a70;
LS_000001217ee14ab0_0_8 .concat [ 1 1 1 1], L_000001217ee13a70, L_000001217ee13a70, L_000001217ee13a70, L_000001217ee13a70;
LS_000001217ee14ab0_0_12 .concat [ 1 1 1 1], L_000001217ee13a70, L_000001217ee13a70, L_000001217ee13a70, L_000001217ee13a70;
LS_000001217ee14ab0_0_16 .concat [ 1 1 1 1], L_000001217ee13a70, L_000001217ee13a70, L_000001217ee13a70, L_000001217ee13a70;
LS_000001217ee14ab0_0_20 .concat [ 1 1 1 1], L_000001217ee13a70, L_000001217ee13a70, L_000001217ee13a70, L_000001217ee13a70;
LS_000001217ee14ab0_0_24 .concat [ 1 1 1 1], L_000001217ee13a70, L_000001217ee13a70, L_000001217ee13a70, L_000001217ee13a70;
LS_000001217ee14ab0_0_28 .concat [ 1 1 1 1], L_000001217ee13a70, L_000001217ee13a70, L_000001217ee13a70, L_000001217ee13a70;
LS_000001217ee14ab0_1_0 .concat [ 4 4 4 4], LS_000001217ee14ab0_0_0, LS_000001217ee14ab0_0_4, LS_000001217ee14ab0_0_8, LS_000001217ee14ab0_0_12;
LS_000001217ee14ab0_1_4 .concat [ 4 4 4 4], LS_000001217ee14ab0_0_16, LS_000001217ee14ab0_0_20, LS_000001217ee14ab0_0_24, LS_000001217ee14ab0_0_28;
L_000001217ee14ab0 .concat [ 16 16 0 0], LS_000001217ee14ab0_1_0, LS_000001217ee14ab0_1_4;
L_000001217ee15b90 .part L_000001217ee136b0, 0, 1;
LS_000001217ee15c30_0_0 .concat [ 1 1 1 1], L_000001217ee15b90, L_000001217ee15b90, L_000001217ee15b90, L_000001217ee15b90;
LS_000001217ee15c30_0_4 .concat [ 1 1 1 1], L_000001217ee15b90, L_000001217ee15b90, L_000001217ee15b90, L_000001217ee15b90;
LS_000001217ee15c30_0_8 .concat [ 1 1 1 1], L_000001217ee15b90, L_000001217ee15b90, L_000001217ee15b90, L_000001217ee15b90;
LS_000001217ee15c30_0_12 .concat [ 1 1 1 1], L_000001217ee15b90, L_000001217ee15b90, L_000001217ee15b90, L_000001217ee15b90;
LS_000001217ee15c30_0_16 .concat [ 1 1 1 1], L_000001217ee15b90, L_000001217ee15b90, L_000001217ee15b90, L_000001217ee15b90;
LS_000001217ee15c30_0_20 .concat [ 1 1 1 1], L_000001217ee15b90, L_000001217ee15b90, L_000001217ee15b90, L_000001217ee15b90;
LS_000001217ee15c30_0_24 .concat [ 1 1 1 1], L_000001217ee15b90, L_000001217ee15b90, L_000001217ee15b90, L_000001217ee15b90;
LS_000001217ee15c30_0_28 .concat [ 1 1 1 1], L_000001217ee15b90, L_000001217ee15b90, L_000001217ee15b90, L_000001217ee15b90;
LS_000001217ee15c30_1_0 .concat [ 4 4 4 4], LS_000001217ee15c30_0_0, LS_000001217ee15c30_0_4, LS_000001217ee15c30_0_8, LS_000001217ee15c30_0_12;
LS_000001217ee15c30_1_4 .concat [ 4 4 4 4], LS_000001217ee15c30_0_16, LS_000001217ee15c30_0_20, LS_000001217ee15c30_0_24, LS_000001217ee15c30_0_28;
L_000001217ee15c30 .concat [ 16 16 0 0], LS_000001217ee15c30_1_0, LS_000001217ee15c30_1_4;
S_000001217eddc450 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001217eddc5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001217ee18350 .functor AND 32, L_000001217ee15730, L_000001217ee14830, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001217edddba0_0 .net "in1", 31 0, L_000001217ee15730;  1 drivers
v000001217eddf040_0 .net "in2", 31 0, L_000001217ee14830;  1 drivers
v000001217edde640_0 .net "out", 31 0, L_000001217ee18350;  alias, 1 drivers
S_000001217eddc130 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001217eddc5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001217ee18430 .functor AND 32, L_000001217ee14470, L_000001217ee13cf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001217eddd1a0_0 .net "in1", 31 0, L_000001217ee14470;  1 drivers
v000001217eddda60_0 .net "in2", 31 0, L_000001217ee13cf0;  1 drivers
v000001217eddd740_0 .net "out", 31 0, L_000001217ee18430;  alias, 1 drivers
S_000001217eddcdb0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001217eddc5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001217ee18510 .functor AND 32, L_000001217ee14790, L_000001217ee141f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001217eddedc0_0 .net "in1", 31 0, L_000001217ee14790;  1 drivers
v000001217eddee60_0 .net "in2", 31 0, L_000001217ee141f0;  1 drivers
v000001217eddd7e0_0 .net "out", 31 0, L_000001217ee18510;  alias, 1 drivers
S_000001217eddc770 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001217eddc5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001217ee2d780 .functor AND 32, L_000001217ee14ab0, L_000001217ee15c30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001217eddeb40_0 .net "in1", 31 0, L_000001217ee14ab0;  1 drivers
v000001217edde780_0 .net "in2", 31 0, L_000001217ee15c30;  1 drivers
v000001217eddf0e0_0 .net "out", 31 0, L_000001217ee2d780;  alias, 1 drivers
S_000001217eddc900 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001217eddbdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001217ed69b10 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001217ee2cc90 .functor NOT 1, L_000001217ee14290, C4<0>, C4<0>, C4<0>;
L_000001217ee2d5c0 .functor NOT 1, L_000001217ee15cd0, C4<0>, C4<0>, C4<0>;
L_000001217ee2e040 .functor NOT 1, L_000001217ee137f0, C4<0>, C4<0>, C4<0>;
L_000001217ee2cd00 .functor NOT 1, L_000001217ee146f0, C4<0>, C4<0>, C4<0>;
L_000001217ee2dda0 .functor AND 32, L_000001217ee2cec0, v000001217ede6000_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001217ee2cd70 .functor AND 32, L_000001217ee2d0f0, L_000001217ee2e510, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001217ee2cfa0 .functor OR 32, L_000001217ee2dda0, L_000001217ee2cd70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001217ee2e190 .functor AND 32, L_000001217ee2d2b0, v000001217edd6bd0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001217ee2d010 .functor OR 32, L_000001217ee2cfa0, L_000001217ee2e190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001217ee2dd30 .functor AND 32, L_000001217ee2d8d0, L_000001217ee154b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001217ee2e0b0 .functor OR 32, L_000001217ee2d010, L_000001217ee2dd30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001217ede0080_0 .net *"_ivl_1", 0 0, L_000001217ee14290;  1 drivers
v000001217ede0bc0_0 .net *"_ivl_13", 0 0, L_000001217ee137f0;  1 drivers
v000001217eddff40_0 .net *"_ivl_14", 0 0, L_000001217ee2e040;  1 drivers
v000001217eddfa40_0 .net *"_ivl_19", 0 0, L_000001217ee15410;  1 drivers
v000001217eddfae0_0 .net *"_ivl_2", 0 0, L_000001217ee2cc90;  1 drivers
v000001217eddfcc0_0 .net *"_ivl_23", 0 0, L_000001217ee13890;  1 drivers
v000001217ede0120_0 .net *"_ivl_27", 0 0, L_000001217ee146f0;  1 drivers
v000001217ede0760_0 .net *"_ivl_28", 0 0, L_000001217ee2cd00;  1 drivers
v000001217eddf860_0 .net *"_ivl_33", 0 0, L_000001217ee13b10;  1 drivers
v000001217ede0300_0 .net *"_ivl_37", 0 0, L_000001217ee14b50;  1 drivers
v000001217ede0800_0 .net *"_ivl_40", 31 0, L_000001217ee2dda0;  1 drivers
v000001217ede08a0_0 .net *"_ivl_42", 31 0, L_000001217ee2cd70;  1 drivers
v000001217eddf900_0 .net *"_ivl_44", 31 0, L_000001217ee2cfa0;  1 drivers
v000001217ede03a0_0 .net *"_ivl_46", 31 0, L_000001217ee2e190;  1 drivers
v000001217eddfe00_0 .net *"_ivl_48", 31 0, L_000001217ee2d010;  1 drivers
v000001217ede0a80_0 .net *"_ivl_50", 31 0, L_000001217ee2dd30;  1 drivers
v000001217ede0b20_0 .net *"_ivl_7", 0 0, L_000001217ee15cd0;  1 drivers
v000001217ede09e0_0 .net *"_ivl_8", 0 0, L_000001217ee2d5c0;  1 drivers
v000001217ede0440_0 .net "ina", 31 0, v000001217ede6000_0;  alias, 1 drivers
v000001217ede04e0_0 .net "inb", 31 0, L_000001217ee2e510;  alias, 1 drivers
v000001217eddfb80_0 .net "inc", 31 0, v000001217edd6bd0_0;  alias, 1 drivers
v000001217ede0c60_0 .net "ind", 31 0, L_000001217ee154b0;  alias, 1 drivers
v000001217ede0940_0 .net "out", 31 0, L_000001217ee2e0b0;  alias, 1 drivers
v000001217eddfc20_0 .net "s0", 31 0, L_000001217ee2cec0;  1 drivers
v000001217eddfea0_0 .net "s1", 31 0, L_000001217ee2d0f0;  1 drivers
v000001217eddffe0_0 .net "s2", 31 0, L_000001217ee2d2b0;  1 drivers
v000001217ede6640_0 .net "s3", 31 0, L_000001217ee2d8d0;  1 drivers
v000001217ede5ec0_0 .net "sel", 1 0, L_000001217ee127b0;  alias, 1 drivers
L_000001217ee14290 .part L_000001217ee127b0, 1, 1;
LS_000001217ee14510_0_0 .concat [ 1 1 1 1], L_000001217ee2cc90, L_000001217ee2cc90, L_000001217ee2cc90, L_000001217ee2cc90;
LS_000001217ee14510_0_4 .concat [ 1 1 1 1], L_000001217ee2cc90, L_000001217ee2cc90, L_000001217ee2cc90, L_000001217ee2cc90;
LS_000001217ee14510_0_8 .concat [ 1 1 1 1], L_000001217ee2cc90, L_000001217ee2cc90, L_000001217ee2cc90, L_000001217ee2cc90;
LS_000001217ee14510_0_12 .concat [ 1 1 1 1], L_000001217ee2cc90, L_000001217ee2cc90, L_000001217ee2cc90, L_000001217ee2cc90;
LS_000001217ee14510_0_16 .concat [ 1 1 1 1], L_000001217ee2cc90, L_000001217ee2cc90, L_000001217ee2cc90, L_000001217ee2cc90;
LS_000001217ee14510_0_20 .concat [ 1 1 1 1], L_000001217ee2cc90, L_000001217ee2cc90, L_000001217ee2cc90, L_000001217ee2cc90;
LS_000001217ee14510_0_24 .concat [ 1 1 1 1], L_000001217ee2cc90, L_000001217ee2cc90, L_000001217ee2cc90, L_000001217ee2cc90;
LS_000001217ee14510_0_28 .concat [ 1 1 1 1], L_000001217ee2cc90, L_000001217ee2cc90, L_000001217ee2cc90, L_000001217ee2cc90;
LS_000001217ee14510_1_0 .concat [ 4 4 4 4], LS_000001217ee14510_0_0, LS_000001217ee14510_0_4, LS_000001217ee14510_0_8, LS_000001217ee14510_0_12;
LS_000001217ee14510_1_4 .concat [ 4 4 4 4], LS_000001217ee14510_0_16, LS_000001217ee14510_0_20, LS_000001217ee14510_0_24, LS_000001217ee14510_0_28;
L_000001217ee14510 .concat [ 16 16 0 0], LS_000001217ee14510_1_0, LS_000001217ee14510_1_4;
L_000001217ee15cd0 .part L_000001217ee127b0, 0, 1;
LS_000001217ee15d70_0_0 .concat [ 1 1 1 1], L_000001217ee2d5c0, L_000001217ee2d5c0, L_000001217ee2d5c0, L_000001217ee2d5c0;
LS_000001217ee15d70_0_4 .concat [ 1 1 1 1], L_000001217ee2d5c0, L_000001217ee2d5c0, L_000001217ee2d5c0, L_000001217ee2d5c0;
LS_000001217ee15d70_0_8 .concat [ 1 1 1 1], L_000001217ee2d5c0, L_000001217ee2d5c0, L_000001217ee2d5c0, L_000001217ee2d5c0;
LS_000001217ee15d70_0_12 .concat [ 1 1 1 1], L_000001217ee2d5c0, L_000001217ee2d5c0, L_000001217ee2d5c0, L_000001217ee2d5c0;
LS_000001217ee15d70_0_16 .concat [ 1 1 1 1], L_000001217ee2d5c0, L_000001217ee2d5c0, L_000001217ee2d5c0, L_000001217ee2d5c0;
LS_000001217ee15d70_0_20 .concat [ 1 1 1 1], L_000001217ee2d5c0, L_000001217ee2d5c0, L_000001217ee2d5c0, L_000001217ee2d5c0;
LS_000001217ee15d70_0_24 .concat [ 1 1 1 1], L_000001217ee2d5c0, L_000001217ee2d5c0, L_000001217ee2d5c0, L_000001217ee2d5c0;
LS_000001217ee15d70_0_28 .concat [ 1 1 1 1], L_000001217ee2d5c0, L_000001217ee2d5c0, L_000001217ee2d5c0, L_000001217ee2d5c0;
LS_000001217ee15d70_1_0 .concat [ 4 4 4 4], LS_000001217ee15d70_0_0, LS_000001217ee15d70_0_4, LS_000001217ee15d70_0_8, LS_000001217ee15d70_0_12;
LS_000001217ee15d70_1_4 .concat [ 4 4 4 4], LS_000001217ee15d70_0_16, LS_000001217ee15d70_0_20, LS_000001217ee15d70_0_24, LS_000001217ee15d70_0_28;
L_000001217ee15d70 .concat [ 16 16 0 0], LS_000001217ee15d70_1_0, LS_000001217ee15d70_1_4;
L_000001217ee137f0 .part L_000001217ee127b0, 1, 1;
LS_000001217ee14d30_0_0 .concat [ 1 1 1 1], L_000001217ee2e040, L_000001217ee2e040, L_000001217ee2e040, L_000001217ee2e040;
LS_000001217ee14d30_0_4 .concat [ 1 1 1 1], L_000001217ee2e040, L_000001217ee2e040, L_000001217ee2e040, L_000001217ee2e040;
LS_000001217ee14d30_0_8 .concat [ 1 1 1 1], L_000001217ee2e040, L_000001217ee2e040, L_000001217ee2e040, L_000001217ee2e040;
LS_000001217ee14d30_0_12 .concat [ 1 1 1 1], L_000001217ee2e040, L_000001217ee2e040, L_000001217ee2e040, L_000001217ee2e040;
LS_000001217ee14d30_0_16 .concat [ 1 1 1 1], L_000001217ee2e040, L_000001217ee2e040, L_000001217ee2e040, L_000001217ee2e040;
LS_000001217ee14d30_0_20 .concat [ 1 1 1 1], L_000001217ee2e040, L_000001217ee2e040, L_000001217ee2e040, L_000001217ee2e040;
LS_000001217ee14d30_0_24 .concat [ 1 1 1 1], L_000001217ee2e040, L_000001217ee2e040, L_000001217ee2e040, L_000001217ee2e040;
LS_000001217ee14d30_0_28 .concat [ 1 1 1 1], L_000001217ee2e040, L_000001217ee2e040, L_000001217ee2e040, L_000001217ee2e040;
LS_000001217ee14d30_1_0 .concat [ 4 4 4 4], LS_000001217ee14d30_0_0, LS_000001217ee14d30_0_4, LS_000001217ee14d30_0_8, LS_000001217ee14d30_0_12;
LS_000001217ee14d30_1_4 .concat [ 4 4 4 4], LS_000001217ee14d30_0_16, LS_000001217ee14d30_0_20, LS_000001217ee14d30_0_24, LS_000001217ee14d30_0_28;
L_000001217ee14d30 .concat [ 16 16 0 0], LS_000001217ee14d30_1_0, LS_000001217ee14d30_1_4;
L_000001217ee15410 .part L_000001217ee127b0, 0, 1;
LS_000001217ee145b0_0_0 .concat [ 1 1 1 1], L_000001217ee15410, L_000001217ee15410, L_000001217ee15410, L_000001217ee15410;
LS_000001217ee145b0_0_4 .concat [ 1 1 1 1], L_000001217ee15410, L_000001217ee15410, L_000001217ee15410, L_000001217ee15410;
LS_000001217ee145b0_0_8 .concat [ 1 1 1 1], L_000001217ee15410, L_000001217ee15410, L_000001217ee15410, L_000001217ee15410;
LS_000001217ee145b0_0_12 .concat [ 1 1 1 1], L_000001217ee15410, L_000001217ee15410, L_000001217ee15410, L_000001217ee15410;
LS_000001217ee145b0_0_16 .concat [ 1 1 1 1], L_000001217ee15410, L_000001217ee15410, L_000001217ee15410, L_000001217ee15410;
LS_000001217ee145b0_0_20 .concat [ 1 1 1 1], L_000001217ee15410, L_000001217ee15410, L_000001217ee15410, L_000001217ee15410;
LS_000001217ee145b0_0_24 .concat [ 1 1 1 1], L_000001217ee15410, L_000001217ee15410, L_000001217ee15410, L_000001217ee15410;
LS_000001217ee145b0_0_28 .concat [ 1 1 1 1], L_000001217ee15410, L_000001217ee15410, L_000001217ee15410, L_000001217ee15410;
LS_000001217ee145b0_1_0 .concat [ 4 4 4 4], LS_000001217ee145b0_0_0, LS_000001217ee145b0_0_4, LS_000001217ee145b0_0_8, LS_000001217ee145b0_0_12;
LS_000001217ee145b0_1_4 .concat [ 4 4 4 4], LS_000001217ee145b0_0_16, LS_000001217ee145b0_0_20, LS_000001217ee145b0_0_24, LS_000001217ee145b0_0_28;
L_000001217ee145b0 .concat [ 16 16 0 0], LS_000001217ee145b0_1_0, LS_000001217ee145b0_1_4;
L_000001217ee13890 .part L_000001217ee127b0, 1, 1;
LS_000001217ee13930_0_0 .concat [ 1 1 1 1], L_000001217ee13890, L_000001217ee13890, L_000001217ee13890, L_000001217ee13890;
LS_000001217ee13930_0_4 .concat [ 1 1 1 1], L_000001217ee13890, L_000001217ee13890, L_000001217ee13890, L_000001217ee13890;
LS_000001217ee13930_0_8 .concat [ 1 1 1 1], L_000001217ee13890, L_000001217ee13890, L_000001217ee13890, L_000001217ee13890;
LS_000001217ee13930_0_12 .concat [ 1 1 1 1], L_000001217ee13890, L_000001217ee13890, L_000001217ee13890, L_000001217ee13890;
LS_000001217ee13930_0_16 .concat [ 1 1 1 1], L_000001217ee13890, L_000001217ee13890, L_000001217ee13890, L_000001217ee13890;
LS_000001217ee13930_0_20 .concat [ 1 1 1 1], L_000001217ee13890, L_000001217ee13890, L_000001217ee13890, L_000001217ee13890;
LS_000001217ee13930_0_24 .concat [ 1 1 1 1], L_000001217ee13890, L_000001217ee13890, L_000001217ee13890, L_000001217ee13890;
LS_000001217ee13930_0_28 .concat [ 1 1 1 1], L_000001217ee13890, L_000001217ee13890, L_000001217ee13890, L_000001217ee13890;
LS_000001217ee13930_1_0 .concat [ 4 4 4 4], LS_000001217ee13930_0_0, LS_000001217ee13930_0_4, LS_000001217ee13930_0_8, LS_000001217ee13930_0_12;
LS_000001217ee13930_1_4 .concat [ 4 4 4 4], LS_000001217ee13930_0_16, LS_000001217ee13930_0_20, LS_000001217ee13930_0_24, LS_000001217ee13930_0_28;
L_000001217ee13930 .concat [ 16 16 0 0], LS_000001217ee13930_1_0, LS_000001217ee13930_1_4;
L_000001217ee146f0 .part L_000001217ee127b0, 0, 1;
LS_000001217ee14970_0_0 .concat [ 1 1 1 1], L_000001217ee2cd00, L_000001217ee2cd00, L_000001217ee2cd00, L_000001217ee2cd00;
LS_000001217ee14970_0_4 .concat [ 1 1 1 1], L_000001217ee2cd00, L_000001217ee2cd00, L_000001217ee2cd00, L_000001217ee2cd00;
LS_000001217ee14970_0_8 .concat [ 1 1 1 1], L_000001217ee2cd00, L_000001217ee2cd00, L_000001217ee2cd00, L_000001217ee2cd00;
LS_000001217ee14970_0_12 .concat [ 1 1 1 1], L_000001217ee2cd00, L_000001217ee2cd00, L_000001217ee2cd00, L_000001217ee2cd00;
LS_000001217ee14970_0_16 .concat [ 1 1 1 1], L_000001217ee2cd00, L_000001217ee2cd00, L_000001217ee2cd00, L_000001217ee2cd00;
LS_000001217ee14970_0_20 .concat [ 1 1 1 1], L_000001217ee2cd00, L_000001217ee2cd00, L_000001217ee2cd00, L_000001217ee2cd00;
LS_000001217ee14970_0_24 .concat [ 1 1 1 1], L_000001217ee2cd00, L_000001217ee2cd00, L_000001217ee2cd00, L_000001217ee2cd00;
LS_000001217ee14970_0_28 .concat [ 1 1 1 1], L_000001217ee2cd00, L_000001217ee2cd00, L_000001217ee2cd00, L_000001217ee2cd00;
LS_000001217ee14970_1_0 .concat [ 4 4 4 4], LS_000001217ee14970_0_0, LS_000001217ee14970_0_4, LS_000001217ee14970_0_8, LS_000001217ee14970_0_12;
LS_000001217ee14970_1_4 .concat [ 4 4 4 4], LS_000001217ee14970_0_16, LS_000001217ee14970_0_20, LS_000001217ee14970_0_24, LS_000001217ee14970_0_28;
L_000001217ee14970 .concat [ 16 16 0 0], LS_000001217ee14970_1_0, LS_000001217ee14970_1_4;
L_000001217ee13b10 .part L_000001217ee127b0, 1, 1;
LS_000001217ee14a10_0_0 .concat [ 1 1 1 1], L_000001217ee13b10, L_000001217ee13b10, L_000001217ee13b10, L_000001217ee13b10;
LS_000001217ee14a10_0_4 .concat [ 1 1 1 1], L_000001217ee13b10, L_000001217ee13b10, L_000001217ee13b10, L_000001217ee13b10;
LS_000001217ee14a10_0_8 .concat [ 1 1 1 1], L_000001217ee13b10, L_000001217ee13b10, L_000001217ee13b10, L_000001217ee13b10;
LS_000001217ee14a10_0_12 .concat [ 1 1 1 1], L_000001217ee13b10, L_000001217ee13b10, L_000001217ee13b10, L_000001217ee13b10;
LS_000001217ee14a10_0_16 .concat [ 1 1 1 1], L_000001217ee13b10, L_000001217ee13b10, L_000001217ee13b10, L_000001217ee13b10;
LS_000001217ee14a10_0_20 .concat [ 1 1 1 1], L_000001217ee13b10, L_000001217ee13b10, L_000001217ee13b10, L_000001217ee13b10;
LS_000001217ee14a10_0_24 .concat [ 1 1 1 1], L_000001217ee13b10, L_000001217ee13b10, L_000001217ee13b10, L_000001217ee13b10;
LS_000001217ee14a10_0_28 .concat [ 1 1 1 1], L_000001217ee13b10, L_000001217ee13b10, L_000001217ee13b10, L_000001217ee13b10;
LS_000001217ee14a10_1_0 .concat [ 4 4 4 4], LS_000001217ee14a10_0_0, LS_000001217ee14a10_0_4, LS_000001217ee14a10_0_8, LS_000001217ee14a10_0_12;
LS_000001217ee14a10_1_4 .concat [ 4 4 4 4], LS_000001217ee14a10_0_16, LS_000001217ee14a10_0_20, LS_000001217ee14a10_0_24, LS_000001217ee14a10_0_28;
L_000001217ee14a10 .concat [ 16 16 0 0], LS_000001217ee14a10_1_0, LS_000001217ee14a10_1_4;
L_000001217ee14b50 .part L_000001217ee127b0, 0, 1;
LS_000001217ee14bf0_0_0 .concat [ 1 1 1 1], L_000001217ee14b50, L_000001217ee14b50, L_000001217ee14b50, L_000001217ee14b50;
LS_000001217ee14bf0_0_4 .concat [ 1 1 1 1], L_000001217ee14b50, L_000001217ee14b50, L_000001217ee14b50, L_000001217ee14b50;
LS_000001217ee14bf0_0_8 .concat [ 1 1 1 1], L_000001217ee14b50, L_000001217ee14b50, L_000001217ee14b50, L_000001217ee14b50;
LS_000001217ee14bf0_0_12 .concat [ 1 1 1 1], L_000001217ee14b50, L_000001217ee14b50, L_000001217ee14b50, L_000001217ee14b50;
LS_000001217ee14bf0_0_16 .concat [ 1 1 1 1], L_000001217ee14b50, L_000001217ee14b50, L_000001217ee14b50, L_000001217ee14b50;
LS_000001217ee14bf0_0_20 .concat [ 1 1 1 1], L_000001217ee14b50, L_000001217ee14b50, L_000001217ee14b50, L_000001217ee14b50;
LS_000001217ee14bf0_0_24 .concat [ 1 1 1 1], L_000001217ee14b50, L_000001217ee14b50, L_000001217ee14b50, L_000001217ee14b50;
LS_000001217ee14bf0_0_28 .concat [ 1 1 1 1], L_000001217ee14b50, L_000001217ee14b50, L_000001217ee14b50, L_000001217ee14b50;
LS_000001217ee14bf0_1_0 .concat [ 4 4 4 4], LS_000001217ee14bf0_0_0, LS_000001217ee14bf0_0_4, LS_000001217ee14bf0_0_8, LS_000001217ee14bf0_0_12;
LS_000001217ee14bf0_1_4 .concat [ 4 4 4 4], LS_000001217ee14bf0_0_16, LS_000001217ee14bf0_0_20, LS_000001217ee14bf0_0_24, LS_000001217ee14bf0_0_28;
L_000001217ee14bf0 .concat [ 16 16 0 0], LS_000001217ee14bf0_1_0, LS_000001217ee14bf0_1_4;
S_000001217eddbfa0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001217eddc900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001217ee2cec0 .functor AND 32, L_000001217ee14510, L_000001217ee15d70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001217edde3c0_0 .net "in1", 31 0, L_000001217ee14510;  1 drivers
v000001217ede0580_0 .net "in2", 31 0, L_000001217ee15d70;  1 drivers
v000001217ede01c0_0 .net "out", 31 0, L_000001217ee2cec0;  alias, 1 drivers
S_000001217eddca90 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001217eddc900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001217ee2d0f0 .functor AND 32, L_000001217ee14d30, L_000001217ee145b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001217eddf9a0_0 .net "in1", 31 0, L_000001217ee14d30;  1 drivers
v000001217eddfd60_0 .net "in2", 31 0, L_000001217ee145b0;  1 drivers
v000001217ede0d00_0 .net "out", 31 0, L_000001217ee2d0f0;  alias, 1 drivers
S_000001217eddc2c0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001217eddc900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001217ee2d2b0 .functor AND 32, L_000001217ee13930, L_000001217ee14970, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001217ede0620_0 .net "in1", 31 0, L_000001217ee13930;  1 drivers
v000001217ede0260_0 .net "in2", 31 0, L_000001217ee14970;  1 drivers
v000001217ede0da0_0 .net "out", 31 0, L_000001217ee2d2b0;  alias, 1 drivers
S_000001217ede2be0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001217eddc900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001217ee2d8d0 .functor AND 32, L_000001217ee14a10, L_000001217ee14bf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001217ede0e40_0 .net "in1", 31 0, L_000001217ee14a10;  1 drivers
v000001217eddf7c0_0 .net "in2", 31 0, L_000001217ee14bf0;  1 drivers
v000001217ede06c0_0 .net "out", 31 0, L_000001217ee2d8d0;  alias, 1 drivers
S_000001217ede1470 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001217eabd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001217ede6f90 .param/l "add" 0 9 6, C4<000000100000>;
P_000001217ede6fc8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001217ede7000 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001217ede7038 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001217ede7070 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001217ede70a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001217ede70e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001217ede7118 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001217ede7150 .param/l "j" 0 9 19, C4<000010000000>;
P_000001217ede7188 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001217ede71c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001217ede71f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001217ede7230 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001217ede7268 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001217ede72a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001217ede72d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001217ede7310 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001217ede7348 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001217ede7380 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001217ede73b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001217ede73f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001217ede7428 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001217ede7460 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001217ede7498 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001217ede74d0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001217ede57e0_0 .var "EX1_PC", 31 0;
v000001217ede6960_0 .var "EX1_PFC", 31 0;
v000001217ede5d80_0 .var "EX1_forward_to_B", 31 0;
v000001217ede63c0_0 .var "EX1_is_beq", 0 0;
v000001217ede5ba0_0 .var "EX1_is_bne", 0 0;
v000001217ede65a0_0 .var "EX1_is_jal", 0 0;
v000001217ede5880_0 .var "EX1_is_jr", 0 0;
v000001217ede6500_0 .var "EX1_is_oper2_immed", 0 0;
v000001217ede6780_0 .var "EX1_memread", 0 0;
v000001217ede6aa0_0 .var "EX1_memwrite", 0 0;
v000001217ede6c80_0 .var "EX1_opcode", 11 0;
v000001217ede5920_0 .var "EX1_predicted", 0 0;
v000001217ede6320_0 .var "EX1_rd_ind", 4 0;
v000001217ede6b40_0 .var "EX1_rd_indzero", 0 0;
v000001217ede59c0_0 .var "EX1_regwrite", 0 0;
v000001217ede5e20_0 .var "EX1_rs1", 31 0;
v000001217ede5b00_0 .var "EX1_rs1_ind", 4 0;
v000001217ede6000_0 .var "EX1_rs2", 31 0;
v000001217ede6140_0 .var "EX1_rs2_ind", 4 0;
v000001217ede4160_0 .net "FLUSH", 0 0, v000001217eded4f0_0;  alias, 1 drivers
v000001217ede4a20_0 .net "ID_PC", 31 0, v000001217edeb6f0_0;  alias, 1 drivers
v000001217ede5420_0 .net "ID_PFC_to_EX", 31 0, L_000001217ee11310;  alias, 1 drivers
v000001217ede42a0_0 .net "ID_forward_to_B", 31 0, L_000001217ee12e90;  alias, 1 drivers
v000001217ede5100_0 .net "ID_is_beq", 0 0, L_000001217ee11450;  alias, 1 drivers
v000001217ede54c0_0 .net "ID_is_bne", 0 0, L_000001217ee11270;  alias, 1 drivers
v000001217ede3ee0_0 .net "ID_is_jal", 0 0, L_000001217ee14e70;  alias, 1 drivers
v000001217ede4700_0 .net "ID_is_jr", 0 0, L_000001217ee132f0;  alias, 1 drivers
v000001217ede4660_0 .net "ID_is_oper2_immed", 0 0, L_000001217ee16980;  alias, 1 drivers
v000001217ede51a0_0 .net "ID_memread", 0 0, L_000001217ee14330;  alias, 1 drivers
v000001217ede4520_0 .net "ID_memwrite", 0 0, L_000001217ee15eb0;  alias, 1 drivers
v000001217ede3e40_0 .net "ID_opcode", 11 0, v000001217edfe220_0;  alias, 1 drivers
v000001217ede45c0_0 .net "ID_predicted", 0 0, v000001217edee670_0;  alias, 1 drivers
v000001217ede4fc0_0 .net "ID_rd_ind", 4 0, v000001217edfe2c0_0;  alias, 1 drivers
v000001217ede3c60_0 .net "ID_rd_indzero", 0 0, L_000001217ee139d0;  1 drivers
v000001217ede4020_0 .net "ID_regwrite", 0 0, L_000001217ee14650;  alias, 1 drivers
v000001217ede3300_0 .net "ID_rs1", 31 0, v000001217ede8310_0;  alias, 1 drivers
v000001217ede33a0_0 .net "ID_rs1_ind", 4 0, v000001217edfe720_0;  alias, 1 drivers
v000001217ede3da0_0 .net "ID_rs2", 31 0, v000001217ede81d0_0;  alias, 1 drivers
v000001217ede52e0_0 .net "ID_rs2_ind", 4 0, v000001217edfd5a0_0;  alias, 1 drivers
v000001217ede5240_0 .net "clk", 0 0, L_000001217ee17f60;  1 drivers
v000001217ede47a0_0 .net "rst", 0 0, v000001217ee10910_0;  alias, 1 drivers
E_000001217ed6a110 .event posedge, v000001217edd6e50_0, v000001217ede5240_0;
S_000001217ede2730 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001217eabd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001217ede7510 .param/l "add" 0 9 6, C4<000000100000>;
P_000001217ede7548 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001217ede7580 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001217ede75b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001217ede75f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001217ede7628 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001217ede7660 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001217ede7698 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001217ede76d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001217ede7708 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001217ede7740 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001217ede7778 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001217ede77b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001217ede77e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001217ede7820 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001217ede7858 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001217ede7890 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001217ede78c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001217ede7900 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001217ede7938 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001217ede7970 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001217ede79a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001217ede79e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001217ede7a18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001217ede7a50 .param/l "xori" 0 9 12, C4<001110000000>;
v000001217ede39e0_0 .net "EX1_ALU_OPER1", 31 0, L_000001217ee18580;  alias, 1 drivers
v000001217ede4840_0 .net "EX1_ALU_OPER2", 31 0, L_000001217ee2d940;  alias, 1 drivers
v000001217ede3f80_0 .net "EX1_PC", 31 0, v000001217ede57e0_0;  alias, 1 drivers
v000001217ede4200_0 .net "EX1_PFC_to_IF", 31 0, L_000001217ee14dd0;  alias, 1 drivers
v000001217ede5560_0 .net "EX1_forward_to_B", 31 0, v000001217ede5d80_0;  alias, 1 drivers
v000001217ede5600_0 .net "EX1_is_beq", 0 0, v000001217ede63c0_0;  alias, 1 drivers
v000001217ede38a0_0 .net "EX1_is_bne", 0 0, v000001217ede5ba0_0;  alias, 1 drivers
v000001217ede3620_0 .net "EX1_is_jal", 0 0, v000001217ede65a0_0;  alias, 1 drivers
v000001217ede5380_0 .net "EX1_is_jr", 0 0, v000001217ede5880_0;  alias, 1 drivers
v000001217ede4de0_0 .net "EX1_is_oper2_immed", 0 0, v000001217ede6500_0;  alias, 1 drivers
v000001217ede56a0_0 .net "EX1_memread", 0 0, v000001217ede6780_0;  alias, 1 drivers
v000001217ede3940_0 .net "EX1_memwrite", 0 0, v000001217ede6aa0_0;  alias, 1 drivers
v000001217ede3760_0 .net "EX1_opcode", 11 0, v000001217ede6c80_0;  alias, 1 drivers
v000001217ede3120_0 .net "EX1_predicted", 0 0, v000001217ede5920_0;  alias, 1 drivers
v000001217ede31c0_0 .net "EX1_rd_ind", 4 0, v000001217ede6320_0;  alias, 1 drivers
v000001217ede40c0_0 .net "EX1_rd_indzero", 0 0, v000001217ede6b40_0;  alias, 1 drivers
v000001217ede4340_0 .net "EX1_regwrite", 0 0, v000001217ede59c0_0;  alias, 1 drivers
v000001217ede5740_0 .net "EX1_rs1", 31 0, v000001217ede5e20_0;  alias, 1 drivers
v000001217ede3a80_0 .net "EX1_rs1_ind", 4 0, v000001217ede5b00_0;  alias, 1 drivers
v000001217ede3580_0 .net "EX1_rs2_ind", 4 0, v000001217ede6140_0;  alias, 1 drivers
v000001217ede5060_0 .net "EX1_rs2_out", 31 0, L_000001217ee2e0b0;  alias, 1 drivers
v000001217ede2fe0_0 .var "EX2_ALU_OPER1", 31 0;
v000001217ede4b60_0 .var "EX2_ALU_OPER2", 31 0;
v000001217ede4ac0_0 .var "EX2_PC", 31 0;
v000001217ede3d00_0 .var "EX2_PFC_to_IF", 31 0;
v000001217ede3080_0 .var "EX2_forward_to_B", 31 0;
v000001217ede48e0_0 .var "EX2_is_beq", 0 0;
v000001217ede4980_0 .var "EX2_is_bne", 0 0;
v000001217ede3260_0 .var "EX2_is_jal", 0 0;
v000001217ede4f20_0 .var "EX2_is_jr", 0 0;
v000001217ede43e0_0 .var "EX2_is_oper2_immed", 0 0;
v000001217ede4c00_0 .var "EX2_memread", 0 0;
v000001217ede4ca0_0 .var "EX2_memwrite", 0 0;
v000001217ede3440_0 .var "EX2_opcode", 11 0;
v000001217ede4480_0 .var "EX2_predicted", 0 0;
v000001217ede4d40_0 .var "EX2_rd_ind", 4 0;
v000001217ede4e80_0 .var "EX2_rd_indzero", 0 0;
v000001217ede34e0_0 .var "EX2_regwrite", 0 0;
v000001217ede36c0_0 .var "EX2_rs1", 31 0;
v000001217ede3800_0 .var "EX2_rs1_ind", 4 0;
v000001217ede3b20_0 .var "EX2_rs2_ind", 4 0;
v000001217ede3bc0_0 .var "EX2_rs2_out", 31 0;
v000001217ededf90_0 .net "FLUSH", 0 0, v000001217eded590_0;  alias, 1 drivers
v000001217edee3f0_0 .net "clk", 0 0, L_000001217ee2d9b0;  1 drivers
v000001217eded6d0_0 .net "rst", 0 0, v000001217ee10910_0;  alias, 1 drivers
E_000001217ed6a190 .event posedge, v000001217edd6e50_0, v000001217edee3f0_0;
S_000001217ede1150 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001217eabd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001217edefaa0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001217edefad8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001217edefb10 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001217edefb48 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001217edefb80 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001217edefbb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001217edefbf0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001217edefc28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001217edefc60 .param/l "j" 0 9 19, C4<000010000000>;
P_000001217edefc98 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001217edefcd0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001217edefd08 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001217edefd40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001217edefd78 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001217edefdb0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001217edefde8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001217edefe20 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001217edefe58 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001217edefe90 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001217edefec8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001217edeff00 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001217edeff38 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001217edeff70 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001217edeffa8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001217edeffe0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001217ee17470 .functor OR 1, L_000001217ee11450, L_000001217ee11270, C4<0>, C4<0>;
L_000001217ee16de0 .functor AND 1, L_000001217ee17470, L_000001217ee16fa0, C4<1>, C4<1>;
L_000001217ee16f30 .functor OR 1, L_000001217ee11450, L_000001217ee11270, C4<0>, C4<0>;
L_000001217ee17a90 .functor AND 1, L_000001217ee16f30, L_000001217ee16fa0, C4<1>, C4<1>;
L_000001217ee16830 .functor OR 1, L_000001217ee11450, L_000001217ee11270, C4<0>, C4<0>;
L_000001217ee175c0 .functor AND 1, L_000001217ee16830, v000001217edee670_0, C4<1>, C4<1>;
v000001217edeb1f0_0 .net "EX1_memread", 0 0, v000001217ede6780_0;  alias, 1 drivers
v000001217edebbf0_0 .net "EX1_opcode", 11 0, v000001217ede6c80_0;  alias, 1 drivers
v000001217edeaed0_0 .net "EX1_rd_ind", 4 0, v000001217ede6320_0;  alias, 1 drivers
v000001217edeacf0_0 .net "EX1_rd_indzero", 0 0, v000001217ede6b40_0;  alias, 1 drivers
v000001217edec0f0_0 .net "EX2_memread", 0 0, v000001217ede4c00_0;  alias, 1 drivers
v000001217edeb970_0 .net "EX2_opcode", 11 0, v000001217ede3440_0;  alias, 1 drivers
v000001217edead90_0 .net "EX2_rd_ind", 4 0, v000001217ede4d40_0;  alias, 1 drivers
v000001217edec230_0 .net "EX2_rd_indzero", 0 0, v000001217ede4e80_0;  alias, 1 drivers
v000001217edeae30_0 .net "ID_EX1_flush", 0 0, v000001217eded4f0_0;  alias, 1 drivers
v000001217edea750_0 .net "ID_EX2_flush", 0 0, v000001217eded590_0;  alias, 1 drivers
v000001217edec4b0_0 .net "ID_is_beq", 0 0, L_000001217ee11450;  alias, 1 drivers
v000001217edea610_0 .net "ID_is_bne", 0 0, L_000001217ee11270;  alias, 1 drivers
v000001217edebb50_0 .net "ID_is_j", 0 0, L_000001217ee148d0;  alias, 1 drivers
v000001217edec9b0_0 .net "ID_is_jal", 0 0, L_000001217ee14e70;  alias, 1 drivers
v000001217edebd30_0 .net "ID_is_jr", 0 0, L_000001217ee132f0;  alias, 1 drivers
v000001217edebc90_0 .net "ID_opcode", 11 0, v000001217edfe220_0;  alias, 1 drivers
v000001217edec870_0 .net "ID_rs1_ind", 4 0, v000001217edfe720_0;  alias, 1 drivers
v000001217edeb290_0 .net "ID_rs2_ind", 4 0, v000001217edfd5a0_0;  alias, 1 drivers
v000001217edeb830_0 .net "IF_ID_flush", 0 0, v000001217edef6b0_0;  alias, 1 drivers
v000001217edeb510_0 .net "IF_ID_write", 0 0, v000001217edef4d0_0;  alias, 1 drivers
v000001217edeb790_0 .net "PC_src", 2 0, L_000001217ee131b0;  alias, 1 drivers
v000001217edeb8d0_0 .net "PFC_to_EX", 31 0, L_000001217ee11310;  alias, 1 drivers
v000001217edeabb0_0 .net "PFC_to_IF", 31 0, L_000001217ee122b0;  alias, 1 drivers
v000001217edec410_0 .net "WB_rd_ind", 4 0, v000001217ee01060_0;  alias, 1 drivers
v000001217edea7f0_0 .net "Wrong_prediction", 0 0, L_000001217ee2e3c0;  alias, 1 drivers
v000001217edeac50_0 .net *"_ivl_11", 0 0, L_000001217ee17a90;  1 drivers
v000001217edeb470_0 .net *"_ivl_13", 9 0, L_000001217ee11c70;  1 drivers
v000001217edeaa70_0 .net *"_ivl_15", 9 0, L_000001217ee11950;  1 drivers
v000001217edea430_0 .net *"_ivl_16", 9 0, L_000001217ee11bd0;  1 drivers
v000001217edea890_0 .net *"_ivl_19", 9 0, L_000001217ee12210;  1 drivers
v000001217edec550_0 .net *"_ivl_20", 9 0, L_000001217ee120d0;  1 drivers
v000001217edea570_0 .net *"_ivl_25", 0 0, L_000001217ee16830;  1 drivers
v000001217edeba10_0 .net *"_ivl_27", 0 0, L_000001217ee175c0;  1 drivers
v000001217edebab0_0 .net *"_ivl_29", 9 0, L_000001217ee11090;  1 drivers
v000001217edebfb0_0 .net *"_ivl_3", 0 0, L_000001217ee17470;  1 drivers
L_000001217ee301f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001217edea930_0 .net/2u *"_ivl_30", 9 0, L_000001217ee301f0;  1 drivers
v000001217edec5f0_0 .net *"_ivl_32", 9 0, L_000001217ee12ad0;  1 drivers
v000001217edebe70_0 .net *"_ivl_35", 9 0, L_000001217ee12990;  1 drivers
v000001217edebdd0_0 .net *"_ivl_37", 9 0, L_000001217ee12850;  1 drivers
v000001217edeb010_0 .net *"_ivl_38", 9 0, L_000001217ee118b0;  1 drivers
v000001217edec690_0 .net *"_ivl_40", 9 0, L_000001217ee11630;  1 drivers
L_000001217ee30238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001217edebf10_0 .net/2s *"_ivl_45", 21 0, L_000001217ee30238;  1 drivers
L_000001217ee30280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001217edeab10_0 .net/2s *"_ivl_50", 21 0, L_000001217ee30280;  1 drivers
v000001217edec2d0_0 .net *"_ivl_9", 0 0, L_000001217ee16f30;  1 drivers
v000001217edeb5b0_0 .net "clk", 0 0, L_000001217ed52dd0;  alias, 1 drivers
v000001217edea9d0_0 .net "forward_to_B", 31 0, L_000001217ee12e90;  alias, 1 drivers
v000001217edec050_0 .net "imm", 31 0, v000001217ede9a30_0;  1 drivers
v000001217edeaf70_0 .net "inst", 31 0, v000001217edeb650_0;  alias, 1 drivers
v000001217edea4d0_0 .net "is_branch_and_taken", 0 0, L_000001217ee16de0;  alias, 1 drivers
v000001217edec190_0 .net "is_oper2_immed", 0 0, L_000001217ee16980;  alias, 1 drivers
v000001217edec370_0 .net "mem_read", 0 0, L_000001217ee14330;  alias, 1 drivers
v000001217edeb0b0_0 .net "mem_write", 0 0, L_000001217ee15eb0;  alias, 1 drivers
v000001217edec730_0 .net "pc", 31 0, v000001217edeb6f0_0;  alias, 1 drivers
v000001217edeb150_0 .net "pc_write", 0 0, v000001217edef570_0;  alias, 1 drivers
v000001217edec7d0_0 .net "predicted", 0 0, L_000001217ee16fa0;  1 drivers
v000001217edec910_0 .net "predicted_to_EX", 0 0, v000001217edee670_0;  alias, 1 drivers
v000001217edeb330_0 .net "reg_write", 0 0, L_000001217ee14650;  alias, 1 drivers
v000001217edeca50_0 .net "reg_write_from_wb", 0 0, v000001217edffa80_0;  alias, 1 drivers
v000001217edea2f0_0 .net "rs1", 31 0, v000001217ede8310_0;  alias, 1 drivers
v000001217edea390_0 .net "rs2", 31 0, v000001217ede81d0_0;  alias, 1 drivers
v000001217edea6b0_0 .net "rst", 0 0, v000001217ee10910_0;  alias, 1 drivers
v000001217edeb3d0_0 .net "wr_reg_data", 31 0, L_000001217ee2e510;  alias, 1 drivers
L_000001217ee12e90 .functor MUXZ 32, v000001217ede81d0_0, v000001217ede9a30_0, L_000001217ee16980, C4<>;
L_000001217ee11c70 .part v000001217edeb6f0_0, 0, 10;
L_000001217ee11950 .part v000001217edeb650_0, 0, 10;
L_000001217ee11bd0 .arith/sum 10, L_000001217ee11c70, L_000001217ee11950;
L_000001217ee12210 .part v000001217edeb650_0, 0, 10;
L_000001217ee120d0 .functor MUXZ 10, L_000001217ee12210, L_000001217ee11bd0, L_000001217ee17a90, C4<>;
L_000001217ee11090 .part v000001217edeb6f0_0, 0, 10;
L_000001217ee12ad0 .arith/sum 10, L_000001217ee11090, L_000001217ee301f0;
L_000001217ee12990 .part v000001217edeb6f0_0, 0, 10;
L_000001217ee12850 .part v000001217edeb650_0, 0, 10;
L_000001217ee118b0 .arith/sum 10, L_000001217ee12990, L_000001217ee12850;
L_000001217ee11630 .functor MUXZ 10, L_000001217ee118b0, L_000001217ee12ad0, L_000001217ee175c0, C4<>;
L_000001217ee122b0 .concat8 [ 10 22 0 0], L_000001217ee120d0, L_000001217ee30238;
L_000001217ee11310 .concat8 [ 10 22 0 0], L_000001217ee11630, L_000001217ee30280;
S_000001217ede20f0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001217ede1150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001217edf0020 .param/l "add" 0 9 6, C4<000000100000>;
P_000001217edf0058 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001217edf0090 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001217edf00c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001217edf0100 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001217edf0138 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001217edf0170 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001217edf01a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001217edf01e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001217edf0218 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001217edf0250 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001217edf0288 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001217edf02c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001217edf02f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001217edf0330 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001217edf0368 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001217edf03a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001217edf03d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001217edf0410 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001217edf0448 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001217edf0480 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001217edf04b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001217edf04f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001217edf0528 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001217edf0560 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001217ee17630 .functor OR 1, L_000001217ee16fa0, L_000001217ee114f0, C4<0>, C4<0>;
L_000001217ee174e0 .functor OR 1, L_000001217ee17630, L_000001217ee10f50, C4<0>, C4<0>;
v000001217edee490_0 .net "EX1_opcode", 11 0, v000001217ede6c80_0;  alias, 1 drivers
v000001217edee530_0 .net "EX2_opcode", 11 0, v000001217ede3440_0;  alias, 1 drivers
v000001217edef110_0 .net "ID_opcode", 11 0, v000001217edfe220_0;  alias, 1 drivers
v000001217ededc70_0 .net "PC_src", 2 0, L_000001217ee131b0;  alias, 1 drivers
v000001217edee5d0_0 .net "Wrong_prediction", 0 0, L_000001217ee2e3c0;  alias, 1 drivers
L_000001217ee303e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001217ededa90_0 .net/2u *"_ivl_0", 2 0, L_000001217ee303e8;  1 drivers
v000001217edef1b0_0 .net *"_ivl_10", 0 0, L_000001217ee11130;  1 drivers
L_000001217ee30508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001217edeec10_0 .net/2u *"_ivl_12", 2 0, L_000001217ee30508;  1 drivers
L_000001217ee30550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001217edeceb0_0 .net/2u *"_ivl_14", 11 0, L_000001217ee30550;  1 drivers
v000001217eded950_0 .net *"_ivl_16", 0 0, L_000001217ee114f0;  1 drivers
v000001217eded3b0_0 .net *"_ivl_19", 0 0, L_000001217ee17630;  1 drivers
L_000001217ee30430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001217edef070_0 .net/2u *"_ivl_2", 11 0, L_000001217ee30430;  1 drivers
L_000001217ee30598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001217eded9f0_0 .net/2u *"_ivl_20", 11 0, L_000001217ee30598;  1 drivers
v000001217edee7b0_0 .net *"_ivl_22", 0 0, L_000001217ee10f50;  1 drivers
v000001217edeecb0_0 .net *"_ivl_25", 0 0, L_000001217ee174e0;  1 drivers
L_000001217ee305e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001217edecc30_0 .net/2u *"_ivl_26", 2 0, L_000001217ee305e0;  1 drivers
L_000001217ee30628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001217edee8f0_0 .net/2u *"_ivl_28", 2 0, L_000001217ee30628;  1 drivers
v000001217eded310_0 .net *"_ivl_30", 2 0, L_000001217ee12490;  1 drivers
v000001217edeea30_0 .net *"_ivl_32", 2 0, L_000001217ee11e50;  1 drivers
v000001217eded1d0_0 .net *"_ivl_34", 2 0, L_000001217ee13430;  1 drivers
v000001217edee990_0 .net *"_ivl_4", 0 0, L_000001217ee12d50;  1 drivers
L_000001217ee30478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001217edecaf0_0 .net/2u *"_ivl_6", 2 0, L_000001217ee30478;  1 drivers
L_000001217ee304c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001217edeccd0_0 .net/2u *"_ivl_8", 11 0, L_000001217ee304c0;  1 drivers
v000001217edeed50_0 .net "clk", 0 0, L_000001217ed52dd0;  alias, 1 drivers
v000001217edeee90_0 .net "predicted", 0 0, L_000001217ee16fa0;  alias, 1 drivers
v000001217edede50_0 .net "predicted_to_EX", 0 0, v000001217edee670_0;  alias, 1 drivers
v000001217edecb90_0 .net "rst", 0 0, v000001217ee10910_0;  alias, 1 drivers
v000001217eded8b0_0 .net "state", 1 0, v000001217ededdb0_0;  1 drivers
L_000001217ee12d50 .cmp/eq 12, v000001217edfe220_0, L_000001217ee30430;
L_000001217ee11130 .cmp/eq 12, v000001217ede6c80_0, L_000001217ee304c0;
L_000001217ee114f0 .cmp/eq 12, v000001217edfe220_0, L_000001217ee30550;
L_000001217ee10f50 .cmp/eq 12, v000001217edfe220_0, L_000001217ee30598;
L_000001217ee12490 .functor MUXZ 3, L_000001217ee30628, L_000001217ee305e0, L_000001217ee174e0, C4<>;
L_000001217ee11e50 .functor MUXZ 3, L_000001217ee12490, L_000001217ee30508, L_000001217ee11130, C4<>;
L_000001217ee13430 .functor MUXZ 3, L_000001217ee11e50, L_000001217ee30478, L_000001217ee12d50, C4<>;
L_000001217ee131b0 .functor MUXZ 3, L_000001217ee13430, L_000001217ee303e8, L_000001217ee2e3c0, C4<>;
S_000001217ede1600 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001217ede20f0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001217edf05a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001217edf05d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001217edf0610 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001217edf0648 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001217edf0680 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001217edf06b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001217edf06f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001217edf0728 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001217edf0760 .param/l "j" 0 9 19, C4<000010000000>;
P_000001217edf0798 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001217edf07d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001217edf0808 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001217edf0840 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001217edf0878 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001217edf08b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001217edf08e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001217edf0920 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001217edf0958 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001217edf0990 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001217edf09c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001217edf0a00 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001217edf0a38 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001217edf0a70 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001217edf0aa8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001217edf0ae0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001217ee17ef0 .functor OR 1, L_000001217ee13390, L_000001217ee12cb0, C4<0>, C4<0>;
L_000001217ee16c90 .functor OR 1, L_000001217ee11f90, L_000001217ee11db0, C4<0>, C4<0>;
L_000001217ee17d30 .functor AND 1, L_000001217ee17ef0, L_000001217ee16c90, C4<1>, C4<1>;
L_000001217ee17da0 .functor NOT 1, L_000001217ee17d30, C4<0>, C4<0>, C4<0>;
L_000001217ee17b00 .functor OR 1, v000001217ee10910_0, L_000001217ee17da0, C4<0>, C4<0>;
L_000001217ee16fa0 .functor NOT 1, L_000001217ee17b00, C4<0>, C4<0>, C4<0>;
v000001217ededd10_0 .net "EX_opcode", 11 0, v000001217ede3440_0;  alias, 1 drivers
v000001217edee210_0 .net "ID_opcode", 11 0, v000001217edfe220_0;  alias, 1 drivers
v000001217eded090_0 .net "Wrong_prediction", 0 0, L_000001217ee2e3c0;  alias, 1 drivers
L_000001217ee302c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001217edeead0_0 .net/2u *"_ivl_0", 11 0, L_000001217ee302c8;  1 drivers
L_000001217ee30358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001217edeefd0_0 .net/2u *"_ivl_10", 1 0, L_000001217ee30358;  1 drivers
v000001217edee850_0 .net *"_ivl_12", 0 0, L_000001217ee11f90;  1 drivers
L_000001217ee303a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001217edee710_0 .net/2u *"_ivl_14", 1 0, L_000001217ee303a0;  1 drivers
v000001217edef250_0 .net *"_ivl_16", 0 0, L_000001217ee11db0;  1 drivers
v000001217edeedf0_0 .net *"_ivl_19", 0 0, L_000001217ee16c90;  1 drivers
v000001217edee0d0_0 .net *"_ivl_2", 0 0, L_000001217ee13390;  1 drivers
v000001217edee170_0 .net *"_ivl_21", 0 0, L_000001217ee17d30;  1 drivers
v000001217edecd70_0 .net *"_ivl_22", 0 0, L_000001217ee17da0;  1 drivers
v000001217ededef0_0 .net *"_ivl_25", 0 0, L_000001217ee17b00;  1 drivers
L_000001217ee30310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001217eded130_0 .net/2u *"_ivl_4", 11 0, L_000001217ee30310;  1 drivers
v000001217edee2b0_0 .net *"_ivl_6", 0 0, L_000001217ee12cb0;  1 drivers
v000001217edeef30_0 .net *"_ivl_9", 0 0, L_000001217ee17ef0;  1 drivers
v000001217edee030_0 .net "clk", 0 0, L_000001217ed52dd0;  alias, 1 drivers
v000001217ededb30_0 .net "predicted", 0 0, L_000001217ee16fa0;  alias, 1 drivers
v000001217edee670_0 .var "predicted_to_EX", 0 0;
v000001217edeeb70_0 .net "rst", 0 0, v000001217ee10910_0;  alias, 1 drivers
v000001217ededdb0_0 .var "state", 1 0;
E_000001217ed6a2d0 .event posedge, v000001217edee030_0, v000001217edd6e50_0;
L_000001217ee13390 .cmp/eq 12, v000001217edfe220_0, L_000001217ee302c8;
L_000001217ee12cb0 .cmp/eq 12, v000001217edfe220_0, L_000001217ee30310;
L_000001217ee11f90 .cmp/eq 2, v000001217ededdb0_0, L_000001217ee30358;
L_000001217ee11db0 .cmp/eq 2, v000001217ededdb0_0, L_000001217ee303a0;
S_000001217ede2280 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001217ede1150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001217edfab40 .param/l "add" 0 9 6, C4<000000100000>;
P_000001217edfab78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001217edfabb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001217edfabe8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001217edfac20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001217edfac58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001217edfac90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001217edfacc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001217edfad00 .param/l "j" 0 9 19, C4<000010000000>;
P_000001217edfad38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001217edfad70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001217edfada8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001217edfade0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001217edfae18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001217edfae50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001217edfae88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001217edfaec0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001217edfaef8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001217edfaf30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001217edfaf68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001217edfafa0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001217edfafd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001217edfb010 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001217edfb048 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001217edfb080 .param/l "xori" 0 9 12, C4<001110000000>;
v000001217edece10_0 .net "EX1_memread", 0 0, v000001217ede6780_0;  alias, 1 drivers
v000001217edecf50_0 .net "EX1_rd_ind", 4 0, v000001217ede6320_0;  alias, 1 drivers
v000001217edecff0_0 .net "EX1_rd_indzero", 0 0, v000001217ede6b40_0;  alias, 1 drivers
v000001217eded770_0 .net "EX2_memread", 0 0, v000001217ede4c00_0;  alias, 1 drivers
v000001217eded270_0 .net "EX2_rd_ind", 4 0, v000001217ede4d40_0;  alias, 1 drivers
v000001217eded450_0 .net "EX2_rd_indzero", 0 0, v000001217ede4e80_0;  alias, 1 drivers
v000001217eded4f0_0 .var "ID_EX1_flush", 0 0;
v000001217eded590_0 .var "ID_EX2_flush", 0 0;
v000001217eded810_0 .net "ID_opcode", 11 0, v000001217edfe220_0;  alias, 1 drivers
v000001217ededbd0_0 .net "ID_rs1_ind", 4 0, v000001217edfe720_0;  alias, 1 drivers
v000001217eded630_0 .net "ID_rs2_ind", 4 0, v000001217edfd5a0_0;  alias, 1 drivers
v000001217edef4d0_0 .var "IF_ID_Write", 0 0;
v000001217edef6b0_0 .var "IF_ID_flush", 0 0;
v000001217edef570_0 .var "PC_Write", 0 0;
v000001217edef610_0 .net "Wrong_prediction", 0 0, L_000001217ee2e3c0;  alias, 1 drivers
E_000001217ed6a1d0/0 .event anyedge, v000001217edd9e20_0, v000001217ede6780_0, v000001217ede6b40_0, v000001217ede33a0_0;
E_000001217ed6a1d0/1 .event anyedge, v000001217ede6320_0, v000001217ede52e0_0, v000001217ecf3b80_0, v000001217ede4e80_0;
E_000001217ed6a1d0/2 .event anyedge, v000001217edd6090_0, v000001217ede3e40_0;
E_000001217ed6a1d0 .event/or E_000001217ed6a1d0/0, E_000001217ed6a1d0/1, E_000001217ed6a1d0/2;
S_000001217ede2a50 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001217ede1150;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001217edfb0c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001217edfb0f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001217edfb130 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001217edfb168 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001217edfb1a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001217edfb1d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001217edfb210 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001217edfb248 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001217edfb280 .param/l "j" 0 9 19, C4<000010000000>;
P_000001217edfb2b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001217edfb2f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001217edfb328 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001217edfb360 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001217edfb398 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001217edfb3d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001217edfb408 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001217edfb440 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001217edfb478 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001217edfb4b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001217edfb4e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001217edfb520 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001217edfb558 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001217edfb590 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001217edfb5c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001217edfb600 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001217ee17010 .functor OR 1, L_000001217ee12030, L_000001217ee113b0, C4<0>, C4<0>;
L_000001217ee179b0 .functor OR 1, L_000001217ee17010, L_000001217ee125d0, C4<0>, C4<0>;
L_000001217ee176a0 .functor OR 1, L_000001217ee179b0, L_000001217ee12f30, C4<0>, C4<0>;
L_000001217ee17080 .functor OR 1, L_000001217ee176a0, L_000001217ee12fd0, C4<0>, C4<0>;
L_000001217ee170f0 .functor OR 1, L_000001217ee17080, L_000001217ee13070, C4<0>, C4<0>;
L_000001217ee17550 .functor OR 1, L_000001217ee170f0, L_000001217ee13110, C4<0>, C4<0>;
L_000001217ee17160 .functor OR 1, L_000001217ee17550, L_000001217ee13250, C4<0>, C4<0>;
L_000001217ee16980 .functor OR 1, L_000001217ee17160, L_000001217ee111d0, C4<0>, C4<0>;
L_000001217ee16bb0 .functor OR 1, L_000001217ee13c50, L_000001217ee15370, C4<0>, C4<0>;
L_000001217ee171d0 .functor OR 1, L_000001217ee16bb0, L_000001217ee15e10, C4<0>, C4<0>;
L_000001217ee17a20 .functor OR 1, L_000001217ee171d0, L_000001217ee14fb0, C4<0>, C4<0>;
L_000001217ee17240 .functor OR 1, L_000001217ee17a20, L_000001217ee13f70, C4<0>, C4<0>;
v000001217edef890_0 .net "ID_opcode", 11 0, v000001217edfe220_0;  alias, 1 drivers
L_000001217ee30670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001217edef750_0 .net/2u *"_ivl_0", 11 0, L_000001217ee30670;  1 drivers
L_000001217ee30700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001217edef7f0_0 .net/2u *"_ivl_10", 11 0, L_000001217ee30700;  1 drivers
L_000001217ee30bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001217edef9d0_0 .net/2u *"_ivl_102", 11 0, L_000001217ee30bc8;  1 drivers
L_000001217ee30c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001217edef930_0 .net/2u *"_ivl_106", 11 0, L_000001217ee30c10;  1 drivers
v000001217edef2f0_0 .net *"_ivl_12", 0 0, L_000001217ee125d0;  1 drivers
v000001217edef390_0 .net *"_ivl_15", 0 0, L_000001217ee179b0;  1 drivers
L_000001217ee30748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001217edef430_0 .net/2u *"_ivl_16", 11 0, L_000001217ee30748;  1 drivers
v000001217ede9c10_0 .net *"_ivl_18", 0 0, L_000001217ee12f30;  1 drivers
v000001217ede7eb0_0 .net *"_ivl_2", 0 0, L_000001217ee12030;  1 drivers
v000001217edea250_0 .net *"_ivl_21", 0 0, L_000001217ee176a0;  1 drivers
L_000001217ee30790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001217ede8950_0 .net/2u *"_ivl_22", 11 0, L_000001217ee30790;  1 drivers
v000001217ede9cb0_0 .net *"_ivl_24", 0 0, L_000001217ee12fd0;  1 drivers
v000001217ede9030_0 .net *"_ivl_27", 0 0, L_000001217ee17080;  1 drivers
L_000001217ee307d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001217ede89f0_0 .net/2u *"_ivl_28", 11 0, L_000001217ee307d8;  1 drivers
v000001217ede90d0_0 .net *"_ivl_30", 0 0, L_000001217ee13070;  1 drivers
v000001217ede9ad0_0 .net *"_ivl_33", 0 0, L_000001217ee170f0;  1 drivers
L_000001217ee30820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001217ede8770_0 .net/2u *"_ivl_34", 11 0, L_000001217ee30820;  1 drivers
v000001217ede7f50_0 .net *"_ivl_36", 0 0, L_000001217ee13110;  1 drivers
v000001217ede8e50_0 .net *"_ivl_39", 0 0, L_000001217ee17550;  1 drivers
L_000001217ee306b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001217ede7ff0_0 .net/2u *"_ivl_4", 11 0, L_000001217ee306b8;  1 drivers
L_000001217ee30868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001217ede88b0_0 .net/2u *"_ivl_40", 11 0, L_000001217ee30868;  1 drivers
v000001217ede9df0_0 .net *"_ivl_42", 0 0, L_000001217ee13250;  1 drivers
v000001217ede8130_0 .net *"_ivl_45", 0 0, L_000001217ee17160;  1 drivers
L_000001217ee308b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001217ede9210_0 .net/2u *"_ivl_46", 11 0, L_000001217ee308b0;  1 drivers
v000001217edea110_0 .net *"_ivl_48", 0 0, L_000001217ee111d0;  1 drivers
L_000001217ee308f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001217ede9350_0 .net/2u *"_ivl_52", 11 0, L_000001217ee308f8;  1 drivers
L_000001217ee30940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001217ede95d0_0 .net/2u *"_ivl_56", 11 0, L_000001217ee30940;  1 drivers
v000001217ede7af0_0 .net *"_ivl_6", 0 0, L_000001217ee113b0;  1 drivers
L_000001217ee30988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001217ede93f0_0 .net/2u *"_ivl_60", 11 0, L_000001217ee30988;  1 drivers
L_000001217ee309d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001217ede7b90_0 .net/2u *"_ivl_64", 11 0, L_000001217ee309d0;  1 drivers
L_000001217ee30a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001217ede8630_0 .net/2u *"_ivl_68", 11 0, L_000001217ee30a18;  1 drivers
L_000001217ee30a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001217ede7cd0_0 .net/2u *"_ivl_72", 11 0, L_000001217ee30a60;  1 drivers
v000001217ede9490_0 .net *"_ivl_74", 0 0, L_000001217ee13c50;  1 drivers
L_000001217ee30aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001217ede8590_0 .net/2u *"_ivl_76", 11 0, L_000001217ee30aa8;  1 drivers
v000001217ede9670_0 .net *"_ivl_78", 0 0, L_000001217ee15370;  1 drivers
v000001217ede9530_0 .net *"_ivl_81", 0 0, L_000001217ee16bb0;  1 drivers
L_000001217ee30af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001217ede97b0_0 .net/2u *"_ivl_82", 11 0, L_000001217ee30af0;  1 drivers
v000001217ede8c70_0 .net *"_ivl_84", 0 0, L_000001217ee15e10;  1 drivers
v000001217ede9fd0_0 .net *"_ivl_87", 0 0, L_000001217ee171d0;  1 drivers
L_000001217ee30b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001217edea070_0 .net/2u *"_ivl_88", 11 0, L_000001217ee30b38;  1 drivers
v000001217ede98f0_0 .net *"_ivl_9", 0 0, L_000001217ee17010;  1 drivers
v000001217ede8270_0 .net *"_ivl_90", 0 0, L_000001217ee14fb0;  1 drivers
v000001217ede9990_0 .net *"_ivl_93", 0 0, L_000001217ee17a20;  1 drivers
L_000001217ee30b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001217ede8a90_0 .net/2u *"_ivl_94", 11 0, L_000001217ee30b80;  1 drivers
v000001217ede9850_0 .net *"_ivl_96", 0 0, L_000001217ee13f70;  1 drivers
v000001217ede8b30_0 .net *"_ivl_99", 0 0, L_000001217ee17240;  1 drivers
v000001217ede8bd0_0 .net "is_beq", 0 0, L_000001217ee11450;  alias, 1 drivers
v000001217ede9710_0 .net "is_bne", 0 0, L_000001217ee11270;  alias, 1 drivers
v000001217ede92b0_0 .net "is_j", 0 0, L_000001217ee148d0;  alias, 1 drivers
v000001217ede9170_0 .net "is_jal", 0 0, L_000001217ee14e70;  alias, 1 drivers
v000001217ede84f0_0 .net "is_jr", 0 0, L_000001217ee132f0;  alias, 1 drivers
v000001217edea1b0_0 .net "is_oper2_immed", 0 0, L_000001217ee16980;  alias, 1 drivers
v000001217ede7c30_0 .net "memread", 0 0, L_000001217ee14330;  alias, 1 drivers
v000001217ede7e10_0 .net "memwrite", 0 0, L_000001217ee15eb0;  alias, 1 drivers
v000001217ede9f30_0 .net "regwrite", 0 0, L_000001217ee14650;  alias, 1 drivers
L_000001217ee12030 .cmp/eq 12, v000001217edfe220_0, L_000001217ee30670;
L_000001217ee113b0 .cmp/eq 12, v000001217edfe220_0, L_000001217ee306b8;
L_000001217ee125d0 .cmp/eq 12, v000001217edfe220_0, L_000001217ee30700;
L_000001217ee12f30 .cmp/eq 12, v000001217edfe220_0, L_000001217ee30748;
L_000001217ee12fd0 .cmp/eq 12, v000001217edfe220_0, L_000001217ee30790;
L_000001217ee13070 .cmp/eq 12, v000001217edfe220_0, L_000001217ee307d8;
L_000001217ee13110 .cmp/eq 12, v000001217edfe220_0, L_000001217ee30820;
L_000001217ee13250 .cmp/eq 12, v000001217edfe220_0, L_000001217ee30868;
L_000001217ee111d0 .cmp/eq 12, v000001217edfe220_0, L_000001217ee308b0;
L_000001217ee11450 .cmp/eq 12, v000001217edfe220_0, L_000001217ee308f8;
L_000001217ee11270 .cmp/eq 12, v000001217edfe220_0, L_000001217ee30940;
L_000001217ee132f0 .cmp/eq 12, v000001217edfe220_0, L_000001217ee30988;
L_000001217ee14e70 .cmp/eq 12, v000001217edfe220_0, L_000001217ee309d0;
L_000001217ee148d0 .cmp/eq 12, v000001217edfe220_0, L_000001217ee30a18;
L_000001217ee13c50 .cmp/eq 12, v000001217edfe220_0, L_000001217ee30a60;
L_000001217ee15370 .cmp/eq 12, v000001217edfe220_0, L_000001217ee30aa8;
L_000001217ee15e10 .cmp/eq 12, v000001217edfe220_0, L_000001217ee30af0;
L_000001217ee14fb0 .cmp/eq 12, v000001217edfe220_0, L_000001217ee30b38;
L_000001217ee13f70 .cmp/eq 12, v000001217edfe220_0, L_000001217ee30b80;
L_000001217ee14650 .reduce/nor L_000001217ee17240;
L_000001217ee14330 .cmp/eq 12, v000001217edfe220_0, L_000001217ee30bc8;
L_000001217ee15eb0 .cmp/eq 12, v000001217edfe220_0, L_000001217ee30c10;
S_000001217ede1790 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001217ede1150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001217edfb640 .param/l "add" 0 9 6, C4<000000100000>;
P_000001217edfb678 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001217edfb6b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001217edfb6e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001217edfb720 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001217edfb758 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001217edfb790 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001217edfb7c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001217edfb800 .param/l "j" 0 9 19, C4<000010000000>;
P_000001217edfb838 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001217edfb870 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001217edfb8a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001217edfb8e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001217edfb918 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001217edfb950 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001217edfb988 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001217edfb9c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001217edfb9f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001217edfba30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001217edfba68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001217edfbaa0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001217edfbad8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001217edfbb10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001217edfbb48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001217edfbb80 .param/l "xori" 0 9 12, C4<001110000000>;
v000001217ede9a30_0 .var "Immed", 31 0;
v000001217ede8d10_0 .net "Inst", 31 0, v000001217edeb650_0;  alias, 1 drivers
v000001217ede7d70_0 .net "opcode", 11 0, v000001217edfe220_0;  alias, 1 drivers
E_000001217ed6a310 .event anyedge, v000001217ede3e40_0, v000001217ede8d10_0;
S_000001217ede1dd0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001217ede1150;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001217ede8310_0 .var "Read_data1", 31 0;
v000001217ede81d0_0 .var "Read_data2", 31 0;
v000001217ede8090_0 .net "Read_reg1", 4 0, v000001217edfe720_0;  alias, 1 drivers
v000001217ede9d50_0 .net "Read_reg2", 4 0, v000001217edfd5a0_0;  alias, 1 drivers
v000001217ede83b0_0 .net "Write_data", 31 0, L_000001217ee2e510;  alias, 1 drivers
v000001217ede8db0_0 .net "Write_en", 0 0, v000001217edffa80_0;  alias, 1 drivers
v000001217ede8810_0 .net "Write_reg", 4 0, v000001217ee01060_0;  alias, 1 drivers
v000001217ede8ef0_0 .net "clk", 0 0, L_000001217ed52dd0;  alias, 1 drivers
v000001217ede8f90_0 .var/i "i", 31 0;
v000001217ede9e90 .array "reg_file", 0 31, 31 0;
v000001217ede8450_0 .net "rst", 0 0, v000001217ee10910_0;  alias, 1 drivers
E_000001217ed6a350 .event posedge, v000001217edee030_0;
S_000001217ede1c40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001217ede1dd0;
 .timescale 0 0;
v000001217ede9b70_0 .var/i "i", 31 0;
S_000001217ede12e0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001217eabd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001217edfbbc0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001217edfbbf8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001217edfbc30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001217edfbc68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001217edfbca0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001217edfbcd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001217edfbd10 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001217edfbd48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001217edfbd80 .param/l "j" 0 9 19, C4<000010000000>;
P_000001217edfbdb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001217edfbdf0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001217edfbe28 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001217edfbe60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001217edfbe98 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001217edfbed0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001217edfbf08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001217edfbf40 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001217edfbf78 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001217edfbfb0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001217edfbfe8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001217edfc020 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001217edfc058 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001217edfc090 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001217edfc0c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001217edfc100 .param/l "xori" 0 9 12, C4<001110000000>;
v000001217edeb650_0 .var "ID_INST", 31 0;
v000001217edeb6f0_0 .var "ID_PC", 31 0;
v000001217edfe220_0 .var "ID_opcode", 11 0;
v000001217edfe2c0_0 .var "ID_rd_ind", 4 0;
v000001217edfe720_0 .var "ID_rs1_ind", 4 0;
v000001217edfd5a0_0 .var "ID_rs2_ind", 4 0;
v000001217edfdd20_0 .net "IF_FLUSH", 0 0, v000001217edef6b0_0;  alias, 1 drivers
v000001217edfdbe0_0 .net "IF_INST", 31 0, L_000001217ee17390;  alias, 1 drivers
v000001217edfcd80_0 .net "IF_PC", 31 0, v000001217edfe4a0_0;  alias, 1 drivers
v000001217edfe360_0 .net "clk", 0 0, L_000001217ee17c50;  1 drivers
v000001217edfddc0_0 .net "if_id_Write", 0 0, v000001217edef4d0_0;  alias, 1 drivers
v000001217edfe400_0 .net "rst", 0 0, v000001217ee10910_0;  alias, 1 drivers
E_000001217ed6b6d0 .event posedge, v000001217edd6e50_0, v000001217edfe360_0;
S_000001217ede1f60 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001217eabd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001217edffbc0_0 .net "EX1_PFC", 31 0, L_000001217ee14dd0;  alias, 1 drivers
v000001217edff6c0_0 .net "EX2_PFC", 31 0, v000001217ede3d00_0;  alias, 1 drivers
v000001217ee007a0_0 .net "ID_PFC", 31 0, L_000001217ee122b0;  alias, 1 drivers
v000001217ee00840_0 .net "PC_src", 2 0, L_000001217ee131b0;  alias, 1 drivers
v000001217edff800_0 .net "PC_write", 0 0, v000001217edef570_0;  alias, 1 drivers
L_000001217ee30088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001217edfefe0_0 .net/2u *"_ivl_0", 31 0, L_000001217ee30088;  1 drivers
v000001217edff760_0 .net "clk", 0 0, L_000001217ed52dd0;  alias, 1 drivers
v000001217edff940_0 .net "inst", 31 0, L_000001217ee17390;  alias, 1 drivers
v000001217ee002a0_0 .net "inst_mem_in", 31 0, v000001217edfe4a0_0;  alias, 1 drivers
v000001217ee00020_0 .net "pc_reg_in", 31 0, L_000001217ee17940;  1 drivers
v000001217ee00980_0 .net "rst", 0 0, v000001217ee10910_0;  alias, 1 drivers
L_000001217ee12710 .arith/sum 32, v000001217edfe4a0_0, L_000001217ee30088;
S_000001217ede1920 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001217ede1f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001217ee17390 .functor BUFZ 32, L_000001217ee12df0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001217edfdaa0_0 .net "Data_Out", 31 0, L_000001217ee17390;  alias, 1 drivers
v000001217edfdb40 .array "InstMem", 0 1023, 31 0;
v000001217edfd140_0 .net *"_ivl_0", 31 0, L_000001217ee12df0;  1 drivers
v000001217edfc420_0 .net *"_ivl_3", 9 0, L_000001217ee12c10;  1 drivers
v000001217edfe680_0 .net *"_ivl_4", 11 0, L_000001217ee11590;  1 drivers
L_000001217ee301a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001217edfd8c0_0 .net *"_ivl_7", 1 0, L_000001217ee301a8;  1 drivers
v000001217edfca60_0 .net "addr", 31 0, v000001217edfe4a0_0;  alias, 1 drivers
v000001217edfd6e0_0 .net "clk", 0 0, L_000001217ed52dd0;  alias, 1 drivers
v000001217edfd000_0 .var/i "i", 31 0;
L_000001217ee12df0 .array/port v000001217edfdb40, L_000001217ee11590;
L_000001217ee12c10 .part v000001217edfe4a0_0, 0, 10;
L_000001217ee11590 .concat [ 10 2 0 0], L_000001217ee12c10, L_000001217ee301a8;
S_000001217ede1ab0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001217ede1f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001217ed6ab10 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001217edfc4c0_0 .net "DataIn", 31 0, L_000001217ee17940;  alias, 1 drivers
v000001217edfe4a0_0 .var "DataOut", 31 0;
v000001217edfd960_0 .net "PC_Write", 0 0, v000001217edef570_0;  alias, 1 drivers
v000001217edfe7c0_0 .net "clk", 0 0, L_000001217ed52dd0;  alias, 1 drivers
v000001217edfe040_0 .net "rst", 0 0, v000001217ee10910_0;  alias, 1 drivers
S_000001217ede2410 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001217ede1f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001217ed6b4d0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001217ed53770 .functor NOT 1, L_000001217ee12170, C4<0>, C4<0>, C4<0>;
L_000001217ed537e0 .functor NOT 1, L_000001217ee134d0, C4<0>, C4<0>, C4<0>;
L_000001217ed534d0 .functor AND 1, L_000001217ed53770, L_000001217ed537e0, C4<1>, C4<1>;
L_000001217ed535b0 .functor NOT 1, L_000001217ee11d10, C4<0>, C4<0>, C4<0>;
L_000001217eced370 .functor AND 1, L_000001217ed534d0, L_000001217ed535b0, C4<1>, C4<1>;
L_000001217eced530 .functor AND 32, L_000001217ee10ff0, L_000001217ee12710, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001217eced840 .functor NOT 1, L_000001217ee11ef0, C4<0>, C4<0>, C4<0>;
L_000001217eceda00 .functor NOT 1, L_000001217ee13570, C4<0>, C4<0>, C4<0>;
L_000001217ee17cc0 .functor AND 1, L_000001217eced840, L_000001217eceda00, C4<1>, C4<1>;
L_000001217ee17e80 .functor AND 1, L_000001217ee17cc0, L_000001217ee11810, C4<1>, C4<1>;
L_000001217ee16750 .functor AND 32, L_000001217ee13610, L_000001217ee122b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001217ee17860 .functor OR 32, L_000001217eced530, L_000001217ee16750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001217ee16d00 .functor NOT 1, L_000001217ee12b70, C4<0>, C4<0>, C4<0>;
L_000001217ee17710 .functor AND 1, L_000001217ee16d00, L_000001217ee11a90, C4<1>, C4<1>;
L_000001217ee17780 .functor NOT 1, L_000001217ee116d0, C4<0>, C4<0>, C4<0>;
L_000001217ee178d0 .functor AND 1, L_000001217ee17710, L_000001217ee17780, C4<1>, C4<1>;
L_000001217ee182e0 .functor AND 32, L_000001217ee12350, v000001217edfe4a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001217ee16d70 .functor OR 32, L_000001217ee17860, L_000001217ee182e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001217ee18200 .functor NOT 1, L_000001217ee12670, C4<0>, C4<0>, C4<0>;
L_000001217ee167c0 .functor AND 1, L_000001217ee18200, L_000001217ee12a30, C4<1>, C4<1>;
L_000001217ee17320 .functor AND 1, L_000001217ee167c0, L_000001217ee12530, C4<1>, C4<1>;
L_000001217ee17b70 .functor AND 32, L_000001217ee119f0, L_000001217ee14dd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001217ee16e50 .functor OR 32, L_000001217ee16d70, L_000001217ee17b70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001217ee17400 .functor NOT 1, L_000001217ee11770, C4<0>, C4<0>, C4<0>;
L_000001217ee17be0 .functor AND 1, L_000001217ee128f0, L_000001217ee17400, C4<1>, C4<1>;
L_000001217ee177f0 .functor NOT 1, L_000001217ee123f0, C4<0>, C4<0>, C4<0>;
L_000001217ee16ec0 .functor AND 1, L_000001217ee17be0, L_000001217ee177f0, C4<1>, C4<1>;
L_000001217ee172b0 .functor AND 32, L_000001217ee11b30, v000001217ede3d00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001217ee17940 .functor OR 32, L_000001217ee16e50, L_000001217ee172b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001217edfd780_0 .net *"_ivl_1", 0 0, L_000001217ee12170;  1 drivers
v000001217edfdc80_0 .net *"_ivl_11", 0 0, L_000001217ee11d10;  1 drivers
v000001217edfc7e0_0 .net *"_ivl_12", 0 0, L_000001217ed535b0;  1 drivers
v000001217edfd3c0_0 .net *"_ivl_14", 0 0, L_000001217eced370;  1 drivers
v000001217edfde60_0 .net *"_ivl_16", 31 0, L_000001217ee10ff0;  1 drivers
v000001217edfcec0_0 .net *"_ivl_18", 31 0, L_000001217eced530;  1 drivers
v000001217edfdf00_0 .net *"_ivl_2", 0 0, L_000001217ed53770;  1 drivers
v000001217edfc920_0 .net *"_ivl_21", 0 0, L_000001217ee11ef0;  1 drivers
v000001217edfd460_0 .net *"_ivl_22", 0 0, L_000001217eced840;  1 drivers
v000001217edfdfa0_0 .net *"_ivl_25", 0 0, L_000001217ee13570;  1 drivers
v000001217edfcf60_0 .net *"_ivl_26", 0 0, L_000001217eceda00;  1 drivers
v000001217edfe0e0_0 .net *"_ivl_28", 0 0, L_000001217ee17cc0;  1 drivers
v000001217edfce20_0 .net *"_ivl_31", 0 0, L_000001217ee11810;  1 drivers
v000001217edfcba0_0 .net *"_ivl_32", 0 0, L_000001217ee17e80;  1 drivers
v000001217edfd820_0 .net *"_ivl_34", 31 0, L_000001217ee13610;  1 drivers
v000001217edfc560_0 .net *"_ivl_36", 31 0, L_000001217ee16750;  1 drivers
v000001217edfcc40_0 .net *"_ivl_38", 31 0, L_000001217ee17860;  1 drivers
v000001217edfd0a0_0 .net *"_ivl_41", 0 0, L_000001217ee12b70;  1 drivers
v000001217edfe180_0 .net *"_ivl_42", 0 0, L_000001217ee16d00;  1 drivers
v000001217edfd500_0 .net *"_ivl_45", 0 0, L_000001217ee11a90;  1 drivers
v000001217edfd320_0 .net *"_ivl_46", 0 0, L_000001217ee17710;  1 drivers
v000001217edfd640_0 .net *"_ivl_49", 0 0, L_000001217ee116d0;  1 drivers
v000001217edfcce0_0 .net *"_ivl_5", 0 0, L_000001217ee134d0;  1 drivers
v000001217edfe540_0 .net *"_ivl_50", 0 0, L_000001217ee17780;  1 drivers
v000001217edfe5e0_0 .net *"_ivl_52", 0 0, L_000001217ee178d0;  1 drivers
v000001217edfe860_0 .net *"_ivl_54", 31 0, L_000001217ee12350;  1 drivers
v000001217edfd1e0_0 .net *"_ivl_56", 31 0, L_000001217ee182e0;  1 drivers
v000001217edfe900_0 .net *"_ivl_58", 31 0, L_000001217ee16d70;  1 drivers
v000001217edfc6a0_0 .net *"_ivl_6", 0 0, L_000001217ed537e0;  1 drivers
v000001217edfc1a0_0 .net *"_ivl_61", 0 0, L_000001217ee12670;  1 drivers
v000001217edfc240_0 .net *"_ivl_62", 0 0, L_000001217ee18200;  1 drivers
v000001217edfc2e0_0 .net *"_ivl_65", 0 0, L_000001217ee12a30;  1 drivers
v000001217edfc380_0 .net *"_ivl_66", 0 0, L_000001217ee167c0;  1 drivers
v000001217edfc600_0 .net *"_ivl_69", 0 0, L_000001217ee12530;  1 drivers
v000001217edfc740_0 .net *"_ivl_70", 0 0, L_000001217ee17320;  1 drivers
v000001217edfc880_0 .net *"_ivl_72", 31 0, L_000001217ee119f0;  1 drivers
v000001217edfc9c0_0 .net *"_ivl_74", 31 0, L_000001217ee17b70;  1 drivers
v000001217edfcb00_0 .net *"_ivl_76", 31 0, L_000001217ee16e50;  1 drivers
v000001217edfd280_0 .net *"_ivl_79", 0 0, L_000001217ee128f0;  1 drivers
v000001217edff260_0 .net *"_ivl_8", 0 0, L_000001217ed534d0;  1 drivers
v000001217edffee0_0 .net *"_ivl_81", 0 0, L_000001217ee11770;  1 drivers
v000001217edffb20_0 .net *"_ivl_82", 0 0, L_000001217ee17400;  1 drivers
v000001217ee00c00_0 .net *"_ivl_84", 0 0, L_000001217ee17be0;  1 drivers
v000001217edfeae0_0 .net *"_ivl_87", 0 0, L_000001217ee123f0;  1 drivers
v000001217edff9e0_0 .net *"_ivl_88", 0 0, L_000001217ee177f0;  1 drivers
v000001217edffd00_0 .net *"_ivl_90", 0 0, L_000001217ee16ec0;  1 drivers
v000001217ee008e0_0 .net *"_ivl_92", 31 0, L_000001217ee11b30;  1 drivers
v000001217edff1c0_0 .net *"_ivl_94", 31 0, L_000001217ee172b0;  1 drivers
v000001217edff8a0_0 .net "ina", 31 0, L_000001217ee12710;  1 drivers
v000001217ee000c0_0 .net "inb", 31 0, L_000001217ee122b0;  alias, 1 drivers
v000001217ee00fc0_0 .net "inc", 31 0, v000001217edfe4a0_0;  alias, 1 drivers
v000001217ee00200_0 .net "ind", 31 0, L_000001217ee14dd0;  alias, 1 drivers
v000001217ee00480_0 .net "ine", 31 0, v000001217ede3d00_0;  alias, 1 drivers
L_000001217ee300d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001217edfe9a0_0 .net "inf", 31 0, L_000001217ee300d0;  1 drivers
L_000001217ee30118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001217edff300_0 .net "ing", 31 0, L_000001217ee30118;  1 drivers
L_000001217ee30160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001217edffe40_0 .net "inh", 31 0, L_000001217ee30160;  1 drivers
v000001217edfeea0_0 .net "out", 31 0, L_000001217ee17940;  alias, 1 drivers
v000001217edfeb80_0 .net "sel", 2 0, L_000001217ee131b0;  alias, 1 drivers
L_000001217ee12170 .part L_000001217ee131b0, 2, 1;
L_000001217ee134d0 .part L_000001217ee131b0, 1, 1;
L_000001217ee11d10 .part L_000001217ee131b0, 0, 1;
LS_000001217ee10ff0_0_0 .concat [ 1 1 1 1], L_000001217eced370, L_000001217eced370, L_000001217eced370, L_000001217eced370;
LS_000001217ee10ff0_0_4 .concat [ 1 1 1 1], L_000001217eced370, L_000001217eced370, L_000001217eced370, L_000001217eced370;
LS_000001217ee10ff0_0_8 .concat [ 1 1 1 1], L_000001217eced370, L_000001217eced370, L_000001217eced370, L_000001217eced370;
LS_000001217ee10ff0_0_12 .concat [ 1 1 1 1], L_000001217eced370, L_000001217eced370, L_000001217eced370, L_000001217eced370;
LS_000001217ee10ff0_0_16 .concat [ 1 1 1 1], L_000001217eced370, L_000001217eced370, L_000001217eced370, L_000001217eced370;
LS_000001217ee10ff0_0_20 .concat [ 1 1 1 1], L_000001217eced370, L_000001217eced370, L_000001217eced370, L_000001217eced370;
LS_000001217ee10ff0_0_24 .concat [ 1 1 1 1], L_000001217eced370, L_000001217eced370, L_000001217eced370, L_000001217eced370;
LS_000001217ee10ff0_0_28 .concat [ 1 1 1 1], L_000001217eced370, L_000001217eced370, L_000001217eced370, L_000001217eced370;
LS_000001217ee10ff0_1_0 .concat [ 4 4 4 4], LS_000001217ee10ff0_0_0, LS_000001217ee10ff0_0_4, LS_000001217ee10ff0_0_8, LS_000001217ee10ff0_0_12;
LS_000001217ee10ff0_1_4 .concat [ 4 4 4 4], LS_000001217ee10ff0_0_16, LS_000001217ee10ff0_0_20, LS_000001217ee10ff0_0_24, LS_000001217ee10ff0_0_28;
L_000001217ee10ff0 .concat [ 16 16 0 0], LS_000001217ee10ff0_1_0, LS_000001217ee10ff0_1_4;
L_000001217ee11ef0 .part L_000001217ee131b0, 2, 1;
L_000001217ee13570 .part L_000001217ee131b0, 1, 1;
L_000001217ee11810 .part L_000001217ee131b0, 0, 1;
LS_000001217ee13610_0_0 .concat [ 1 1 1 1], L_000001217ee17e80, L_000001217ee17e80, L_000001217ee17e80, L_000001217ee17e80;
LS_000001217ee13610_0_4 .concat [ 1 1 1 1], L_000001217ee17e80, L_000001217ee17e80, L_000001217ee17e80, L_000001217ee17e80;
LS_000001217ee13610_0_8 .concat [ 1 1 1 1], L_000001217ee17e80, L_000001217ee17e80, L_000001217ee17e80, L_000001217ee17e80;
LS_000001217ee13610_0_12 .concat [ 1 1 1 1], L_000001217ee17e80, L_000001217ee17e80, L_000001217ee17e80, L_000001217ee17e80;
LS_000001217ee13610_0_16 .concat [ 1 1 1 1], L_000001217ee17e80, L_000001217ee17e80, L_000001217ee17e80, L_000001217ee17e80;
LS_000001217ee13610_0_20 .concat [ 1 1 1 1], L_000001217ee17e80, L_000001217ee17e80, L_000001217ee17e80, L_000001217ee17e80;
LS_000001217ee13610_0_24 .concat [ 1 1 1 1], L_000001217ee17e80, L_000001217ee17e80, L_000001217ee17e80, L_000001217ee17e80;
LS_000001217ee13610_0_28 .concat [ 1 1 1 1], L_000001217ee17e80, L_000001217ee17e80, L_000001217ee17e80, L_000001217ee17e80;
LS_000001217ee13610_1_0 .concat [ 4 4 4 4], LS_000001217ee13610_0_0, LS_000001217ee13610_0_4, LS_000001217ee13610_0_8, LS_000001217ee13610_0_12;
LS_000001217ee13610_1_4 .concat [ 4 4 4 4], LS_000001217ee13610_0_16, LS_000001217ee13610_0_20, LS_000001217ee13610_0_24, LS_000001217ee13610_0_28;
L_000001217ee13610 .concat [ 16 16 0 0], LS_000001217ee13610_1_0, LS_000001217ee13610_1_4;
L_000001217ee12b70 .part L_000001217ee131b0, 2, 1;
L_000001217ee11a90 .part L_000001217ee131b0, 1, 1;
L_000001217ee116d0 .part L_000001217ee131b0, 0, 1;
LS_000001217ee12350_0_0 .concat [ 1 1 1 1], L_000001217ee178d0, L_000001217ee178d0, L_000001217ee178d0, L_000001217ee178d0;
LS_000001217ee12350_0_4 .concat [ 1 1 1 1], L_000001217ee178d0, L_000001217ee178d0, L_000001217ee178d0, L_000001217ee178d0;
LS_000001217ee12350_0_8 .concat [ 1 1 1 1], L_000001217ee178d0, L_000001217ee178d0, L_000001217ee178d0, L_000001217ee178d0;
LS_000001217ee12350_0_12 .concat [ 1 1 1 1], L_000001217ee178d0, L_000001217ee178d0, L_000001217ee178d0, L_000001217ee178d0;
LS_000001217ee12350_0_16 .concat [ 1 1 1 1], L_000001217ee178d0, L_000001217ee178d0, L_000001217ee178d0, L_000001217ee178d0;
LS_000001217ee12350_0_20 .concat [ 1 1 1 1], L_000001217ee178d0, L_000001217ee178d0, L_000001217ee178d0, L_000001217ee178d0;
LS_000001217ee12350_0_24 .concat [ 1 1 1 1], L_000001217ee178d0, L_000001217ee178d0, L_000001217ee178d0, L_000001217ee178d0;
LS_000001217ee12350_0_28 .concat [ 1 1 1 1], L_000001217ee178d0, L_000001217ee178d0, L_000001217ee178d0, L_000001217ee178d0;
LS_000001217ee12350_1_0 .concat [ 4 4 4 4], LS_000001217ee12350_0_0, LS_000001217ee12350_0_4, LS_000001217ee12350_0_8, LS_000001217ee12350_0_12;
LS_000001217ee12350_1_4 .concat [ 4 4 4 4], LS_000001217ee12350_0_16, LS_000001217ee12350_0_20, LS_000001217ee12350_0_24, LS_000001217ee12350_0_28;
L_000001217ee12350 .concat [ 16 16 0 0], LS_000001217ee12350_1_0, LS_000001217ee12350_1_4;
L_000001217ee12670 .part L_000001217ee131b0, 2, 1;
L_000001217ee12a30 .part L_000001217ee131b0, 1, 1;
L_000001217ee12530 .part L_000001217ee131b0, 0, 1;
LS_000001217ee119f0_0_0 .concat [ 1 1 1 1], L_000001217ee17320, L_000001217ee17320, L_000001217ee17320, L_000001217ee17320;
LS_000001217ee119f0_0_4 .concat [ 1 1 1 1], L_000001217ee17320, L_000001217ee17320, L_000001217ee17320, L_000001217ee17320;
LS_000001217ee119f0_0_8 .concat [ 1 1 1 1], L_000001217ee17320, L_000001217ee17320, L_000001217ee17320, L_000001217ee17320;
LS_000001217ee119f0_0_12 .concat [ 1 1 1 1], L_000001217ee17320, L_000001217ee17320, L_000001217ee17320, L_000001217ee17320;
LS_000001217ee119f0_0_16 .concat [ 1 1 1 1], L_000001217ee17320, L_000001217ee17320, L_000001217ee17320, L_000001217ee17320;
LS_000001217ee119f0_0_20 .concat [ 1 1 1 1], L_000001217ee17320, L_000001217ee17320, L_000001217ee17320, L_000001217ee17320;
LS_000001217ee119f0_0_24 .concat [ 1 1 1 1], L_000001217ee17320, L_000001217ee17320, L_000001217ee17320, L_000001217ee17320;
LS_000001217ee119f0_0_28 .concat [ 1 1 1 1], L_000001217ee17320, L_000001217ee17320, L_000001217ee17320, L_000001217ee17320;
LS_000001217ee119f0_1_0 .concat [ 4 4 4 4], LS_000001217ee119f0_0_0, LS_000001217ee119f0_0_4, LS_000001217ee119f0_0_8, LS_000001217ee119f0_0_12;
LS_000001217ee119f0_1_4 .concat [ 4 4 4 4], LS_000001217ee119f0_0_16, LS_000001217ee119f0_0_20, LS_000001217ee119f0_0_24, LS_000001217ee119f0_0_28;
L_000001217ee119f0 .concat [ 16 16 0 0], LS_000001217ee119f0_1_0, LS_000001217ee119f0_1_4;
L_000001217ee128f0 .part L_000001217ee131b0, 2, 1;
L_000001217ee11770 .part L_000001217ee131b0, 1, 1;
L_000001217ee123f0 .part L_000001217ee131b0, 0, 1;
LS_000001217ee11b30_0_0 .concat [ 1 1 1 1], L_000001217ee16ec0, L_000001217ee16ec0, L_000001217ee16ec0, L_000001217ee16ec0;
LS_000001217ee11b30_0_4 .concat [ 1 1 1 1], L_000001217ee16ec0, L_000001217ee16ec0, L_000001217ee16ec0, L_000001217ee16ec0;
LS_000001217ee11b30_0_8 .concat [ 1 1 1 1], L_000001217ee16ec0, L_000001217ee16ec0, L_000001217ee16ec0, L_000001217ee16ec0;
LS_000001217ee11b30_0_12 .concat [ 1 1 1 1], L_000001217ee16ec0, L_000001217ee16ec0, L_000001217ee16ec0, L_000001217ee16ec0;
LS_000001217ee11b30_0_16 .concat [ 1 1 1 1], L_000001217ee16ec0, L_000001217ee16ec0, L_000001217ee16ec0, L_000001217ee16ec0;
LS_000001217ee11b30_0_20 .concat [ 1 1 1 1], L_000001217ee16ec0, L_000001217ee16ec0, L_000001217ee16ec0, L_000001217ee16ec0;
LS_000001217ee11b30_0_24 .concat [ 1 1 1 1], L_000001217ee16ec0, L_000001217ee16ec0, L_000001217ee16ec0, L_000001217ee16ec0;
LS_000001217ee11b30_0_28 .concat [ 1 1 1 1], L_000001217ee16ec0, L_000001217ee16ec0, L_000001217ee16ec0, L_000001217ee16ec0;
LS_000001217ee11b30_1_0 .concat [ 4 4 4 4], LS_000001217ee11b30_0_0, LS_000001217ee11b30_0_4, LS_000001217ee11b30_0_8, LS_000001217ee11b30_0_12;
LS_000001217ee11b30_1_4 .concat [ 4 4 4 4], LS_000001217ee11b30_0_16, LS_000001217ee11b30_0_20, LS_000001217ee11b30_0_24, LS_000001217ee11b30_0_28;
L_000001217ee11b30 .concat [ 16 16 0 0], LS_000001217ee11b30_1_0, LS_000001217ee11b30_1_4;
S_000001217ede25a0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001217eabd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001217edfef40_0 .net "Write_Data", 31 0, v000001217edd6310_0;  alias, 1 drivers
v000001217edffc60_0 .net "addr", 31 0, v000001217edd6bd0_0;  alias, 1 drivers
v000001217edff120_0 .net "clk", 0 0, L_000001217ed52dd0;  alias, 1 drivers
v000001217edff080_0 .net "mem_out", 31 0, v000001217ee003e0_0;  alias, 1 drivers
v000001217ee00520_0 .net "mem_read", 0 0, v000001217edd5f50_0;  alias, 1 drivers
v000001217ee00660_0 .net "mem_write", 0 0, v000001217edd61d0_0;  alias, 1 drivers
S_000001217ede28c0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001217ede25a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001217edff3a0 .array "DataMem", 1023 0, 31 0;
v000001217ee00340_0 .net "Data_In", 31 0, v000001217edd6310_0;  alias, 1 drivers
v000001217ee003e0_0 .var "Data_Out", 31 0;
v000001217ee00a20_0 .net "Write_en", 0 0, v000001217edd61d0_0;  alias, 1 drivers
v000001217ee00160_0 .net "addr", 31 0, v000001217edd6bd0_0;  alias, 1 drivers
v000001217ee005c0_0 .net "clk", 0 0, L_000001217ed52dd0;  alias, 1 drivers
v000001217edfff80_0 .var/i "i", 31 0;
S_000001217ede2d70 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001217eabd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001217ee0e170 .param/l "add" 0 9 6, C4<000000100000>;
P_000001217ee0e1a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001217ee0e1e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001217ee0e218 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001217ee0e250 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001217ee0e288 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001217ee0e2c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001217ee0e2f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001217ee0e330 .param/l "j" 0 9 19, C4<000010000000>;
P_000001217ee0e368 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001217ee0e3a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001217ee0e3d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001217ee0e410 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001217ee0e448 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001217ee0e480 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001217ee0e4b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001217ee0e4f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001217ee0e528 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001217ee0e560 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001217ee0e598 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001217ee0e5d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001217ee0e608 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001217ee0e640 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001217ee0e678 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001217ee0e6b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001217edffda0_0 .net "MEM_ALU_OUT", 31 0, v000001217edd6bd0_0;  alias, 1 drivers
v000001217edff4e0_0 .net "MEM_Data_mem_out", 31 0, v000001217ee003e0_0;  alias, 1 drivers
v000001217ee00700_0 .net "MEM_memread", 0 0, v000001217edd5f50_0;  alias, 1 drivers
v000001217edff440_0 .net "MEM_opcode", 11 0, v000001217edd59b0_0;  alias, 1 drivers
v000001217edfea40_0 .net "MEM_rd_ind", 4 0, v000001217edd5a50_0;  alias, 1 drivers
v000001217ee00ac0_0 .net "MEM_rd_indzero", 0 0, v000001217edd5ff0_0;  alias, 1 drivers
v000001217ee00b60_0 .net "MEM_regwrite", 0 0, v000001217edd5af0_0;  alias, 1 drivers
v000001217edff580_0 .var "WB_ALU_OUT", 31 0;
v000001217ee00ca0_0 .var "WB_Data_mem_out", 31 0;
v000001217edff620_0 .var "WB_memread", 0 0;
v000001217ee01060_0 .var "WB_rd_ind", 4 0;
v000001217ee00d40_0 .var "WB_rd_indzero", 0 0;
v000001217edffa80_0 .var "WB_regwrite", 0 0;
v000001217ee00de0_0 .net "clk", 0 0, L_000001217ee2e200;  1 drivers
v000001217ee00e80_0 .var "hlt", 0 0;
v000001217ee00f20_0 .net "rst", 0 0, v000001217ee10910_0;  alias, 1 drivers
E_000001217ed6b090 .event posedge, v000001217edd6e50_0, v000001217ee00de0_0;
S_000001217ede0fc0 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001217eabd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001217ee2e430 .functor AND 32, v000001217ee00ca0_0, L_000001217ee86bb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001217ee2e4a0 .functor NOT 1, v000001217edff620_0, C4<0>, C4<0>, C4<0>;
L_000001217ee2e270 .functor AND 32, v000001217edff580_0, L_000001217ee86070, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001217ee2e510 .functor OR 32, L_000001217ee2e430, L_000001217ee2e270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001217ee01100_0 .net "Write_Data_RegFile", 31 0, L_000001217ee2e510;  alias, 1 drivers
v000001217edfec20_0 .net *"_ivl_0", 31 0, L_000001217ee86bb0;  1 drivers
v000001217edfed60_0 .net *"_ivl_2", 31 0, L_000001217ee2e430;  1 drivers
v000001217edfee00_0 .net *"_ivl_4", 0 0, L_000001217ee2e4a0;  1 drivers
v000001217edfecc0_0 .net *"_ivl_6", 31 0, L_000001217ee86070;  1 drivers
v000001217ee020a0_0 .net *"_ivl_8", 31 0, L_000001217ee2e270;  1 drivers
v000001217ee028c0_0 .net "alu_out", 31 0, v000001217edff580_0;  alias, 1 drivers
v000001217ee037c0_0 .net "mem_out", 31 0, v000001217ee00ca0_0;  alias, 1 drivers
v000001217ee03220_0 .net "mem_read", 0 0, v000001217edff620_0;  alias, 1 drivers
LS_000001217ee86bb0_0_0 .concat [ 1 1 1 1], v000001217edff620_0, v000001217edff620_0, v000001217edff620_0, v000001217edff620_0;
LS_000001217ee86bb0_0_4 .concat [ 1 1 1 1], v000001217edff620_0, v000001217edff620_0, v000001217edff620_0, v000001217edff620_0;
LS_000001217ee86bb0_0_8 .concat [ 1 1 1 1], v000001217edff620_0, v000001217edff620_0, v000001217edff620_0, v000001217edff620_0;
LS_000001217ee86bb0_0_12 .concat [ 1 1 1 1], v000001217edff620_0, v000001217edff620_0, v000001217edff620_0, v000001217edff620_0;
LS_000001217ee86bb0_0_16 .concat [ 1 1 1 1], v000001217edff620_0, v000001217edff620_0, v000001217edff620_0, v000001217edff620_0;
LS_000001217ee86bb0_0_20 .concat [ 1 1 1 1], v000001217edff620_0, v000001217edff620_0, v000001217edff620_0, v000001217edff620_0;
LS_000001217ee86bb0_0_24 .concat [ 1 1 1 1], v000001217edff620_0, v000001217edff620_0, v000001217edff620_0, v000001217edff620_0;
LS_000001217ee86bb0_0_28 .concat [ 1 1 1 1], v000001217edff620_0, v000001217edff620_0, v000001217edff620_0, v000001217edff620_0;
LS_000001217ee86bb0_1_0 .concat [ 4 4 4 4], LS_000001217ee86bb0_0_0, LS_000001217ee86bb0_0_4, LS_000001217ee86bb0_0_8, LS_000001217ee86bb0_0_12;
LS_000001217ee86bb0_1_4 .concat [ 4 4 4 4], LS_000001217ee86bb0_0_16, LS_000001217ee86bb0_0_20, LS_000001217ee86bb0_0_24, LS_000001217ee86bb0_0_28;
L_000001217ee86bb0 .concat [ 16 16 0 0], LS_000001217ee86bb0_1_0, LS_000001217ee86bb0_1_4;
LS_000001217ee86070_0_0 .concat [ 1 1 1 1], L_000001217ee2e4a0, L_000001217ee2e4a0, L_000001217ee2e4a0, L_000001217ee2e4a0;
LS_000001217ee86070_0_4 .concat [ 1 1 1 1], L_000001217ee2e4a0, L_000001217ee2e4a0, L_000001217ee2e4a0, L_000001217ee2e4a0;
LS_000001217ee86070_0_8 .concat [ 1 1 1 1], L_000001217ee2e4a0, L_000001217ee2e4a0, L_000001217ee2e4a0, L_000001217ee2e4a0;
LS_000001217ee86070_0_12 .concat [ 1 1 1 1], L_000001217ee2e4a0, L_000001217ee2e4a0, L_000001217ee2e4a0, L_000001217ee2e4a0;
LS_000001217ee86070_0_16 .concat [ 1 1 1 1], L_000001217ee2e4a0, L_000001217ee2e4a0, L_000001217ee2e4a0, L_000001217ee2e4a0;
LS_000001217ee86070_0_20 .concat [ 1 1 1 1], L_000001217ee2e4a0, L_000001217ee2e4a0, L_000001217ee2e4a0, L_000001217ee2e4a0;
LS_000001217ee86070_0_24 .concat [ 1 1 1 1], L_000001217ee2e4a0, L_000001217ee2e4a0, L_000001217ee2e4a0, L_000001217ee2e4a0;
LS_000001217ee86070_0_28 .concat [ 1 1 1 1], L_000001217ee2e4a0, L_000001217ee2e4a0, L_000001217ee2e4a0, L_000001217ee2e4a0;
LS_000001217ee86070_1_0 .concat [ 4 4 4 4], LS_000001217ee86070_0_0, LS_000001217ee86070_0_4, LS_000001217ee86070_0_8, LS_000001217ee86070_0_12;
LS_000001217ee86070_1_4 .concat [ 4 4 4 4], LS_000001217ee86070_0_16, LS_000001217ee86070_0_20, LS_000001217ee86070_0_24, LS_000001217ee86070_0_28;
L_000001217ee86070 .concat [ 16 16 0 0], LS_000001217ee86070_1_0, LS_000001217ee86070_1_4;
    .scope S_000001217ede1ab0;
T_0 ;
    %wait E_000001217ed6a2d0;
    %load/vec4 v000001217edfe040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001217edfe4a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001217edfd960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001217edfc4c0_0;
    %assign/vec4 v000001217edfe4a0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001217ede1920;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001217edfd000_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001217edfd000_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001217edfd000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edfdb40, 0, 4;
    %load/vec4 v000001217edfd000_0;
    %addi 1, 0, 32;
    %store/vec4 v000001217edfd000_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edfdb40, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edfdb40, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edfdb40, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edfdb40, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edfdb40, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edfdb40, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edfdb40, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edfdb40, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edfdb40, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edfdb40, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edfdb40, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edfdb40, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edfdb40, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edfdb40, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edfdb40, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edfdb40, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edfdb40, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edfdb40, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edfdb40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edfdb40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edfdb40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edfdb40, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edfdb40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edfdb40, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001217ede12e0;
T_2 ;
    %wait E_000001217ed6b6d0;
    %load/vec4 v000001217edfe400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001217edeb6f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001217edeb650_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001217edfe2c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001217edfd5a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001217edfe720_0, 0;
    %assign/vec4 v000001217edfe220_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001217edfddc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001217edfdd20_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001217edeb6f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001217edeb650_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001217edfe2c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001217edfd5a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001217edfe720_0, 0;
    %assign/vec4 v000001217edfe220_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001217edfddc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001217edfdbe0_0;
    %assign/vec4 v000001217edeb650_0, 0;
    %load/vec4 v000001217edfcd80_0;
    %assign/vec4 v000001217edeb6f0_0, 0;
    %load/vec4 v000001217edfdbe0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001217edfd5a0_0, 0;
    %load/vec4 v000001217edfdbe0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001217edfe220_0, 4, 5;
    %load/vec4 v000001217edfdbe0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001217edfdbe0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001217edfe220_0, 4, 5;
    %load/vec4 v000001217edfdbe0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001217edfdbe0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001217edfdbe0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001217edfdbe0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001217edfdbe0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001217edfdbe0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001217edfe720_0, 0;
    %load/vec4 v000001217edfdbe0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001217edfdbe0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001217edfe2c0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001217edfdbe0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001217edfe2c0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001217edfdbe0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001217edfe2c0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001217ede1dd0;
T_3 ;
    %wait E_000001217ed6a2d0;
    %load/vec4 v000001217ede8450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001217ede8f90_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001217ede8f90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001217ede8f90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217ede9e90, 0, 4;
    %load/vec4 v000001217ede8f90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001217ede8f90_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001217ede8810_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001217ede8db0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001217ede83b0_0;
    %load/vec4 v000001217ede8810_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217ede9e90, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217ede9e90, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001217ede1dd0;
T_4 ;
    %wait E_000001217ed6a350;
    %load/vec4 v000001217ede8810_0;
    %load/vec4 v000001217ede8090_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001217ede8810_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001217ede8db0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001217ede83b0_0;
    %assign/vec4 v000001217ede8310_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001217ede8090_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001217ede9e90, 4;
    %assign/vec4 v000001217ede8310_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001217ede1dd0;
T_5 ;
    %wait E_000001217ed6a350;
    %load/vec4 v000001217ede8810_0;
    %load/vec4 v000001217ede9d50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001217ede8810_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001217ede8db0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001217ede83b0_0;
    %assign/vec4 v000001217ede81d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001217ede9d50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001217ede9e90, 4;
    %assign/vec4 v000001217ede81d0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001217ede1dd0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001217ede1c40;
    %jmp t_0;
    .scope S_000001217ede1c40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001217ede9b70_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001217ede9b70_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001217ede9b70_0;
    %ix/getv/s 4, v000001217ede9b70_0;
    %load/vec4a v000001217ede9e90, 4;
    %ix/getv/s 4, v000001217ede9b70_0;
    %load/vec4a v000001217ede9e90, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001217ede9b70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001217ede9b70_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001217ede1dd0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001217ede1790;
T_7 ;
    %wait E_000001217ed6a310;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001217ede9a30_0, 0, 32;
    %load/vec4 v000001217ede7d70_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001217ede7d70_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001217ede8d10_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001217ede9a30_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001217ede7d70_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001217ede7d70_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001217ede7d70_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001217ede8d10_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001217ede9a30_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001217ede8d10_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001217ede8d10_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001217ede9a30_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001217ede1600;
T_8 ;
    %wait E_000001217ed6a2d0;
    %load/vec4 v000001217edeeb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001217ededdb0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001217ededd10_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001217ededd10_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001217ededdb0_0;
    %load/vec4 v000001217eded090_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001217ededdb0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001217ededdb0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001217ededdb0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001217ededdb0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001217ededdb0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001217ededdb0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001217ede1600;
T_9 ;
    %wait E_000001217ed6a2d0;
    %load/vec4 v000001217edeeb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001217edee670_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001217ededb30_0;
    %assign/vec4 v000001217edee670_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001217ede2280;
T_10 ;
    %wait E_000001217ed6a1d0;
    %load/vec4 v000001217edef610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001217edef570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001217edef4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001217edef6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001217eded4f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001217eded590_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001217edece10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001217edecff0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001217ededbd0_0;
    %load/vec4 v000001217edecf50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001217eded630_0;
    %load/vec4 v000001217edecf50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001217eded770_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001217eded450_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001217ededbd0_0;
    %load/vec4 v000001217eded270_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001217eded630_0;
    %load/vec4 v000001217eded270_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001217edef570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001217edef4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001217edef6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001217eded4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001217eded590_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001217eded810_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001217edef570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001217edef4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001217edef6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001217eded4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001217eded590_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001217edef570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001217edef4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001217edef6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001217eded4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001217eded590_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001217ede1470;
T_11 ;
    %wait E_000001217ed6a110;
    %load/vec4 v000001217ede47a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001217ede6b40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001217ede5d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede65a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede5880_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede5ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede63c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede6500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede5920_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001217ede6960_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede6aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede6780_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede59c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001217ede6000_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001217ede5e20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001217ede57e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001217ede6320_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001217ede6140_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001217ede5b00_0, 0;
    %assign/vec4 v000001217ede6c80_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001217ede4160_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001217ede3e40_0;
    %assign/vec4 v000001217ede6c80_0, 0;
    %load/vec4 v000001217ede33a0_0;
    %assign/vec4 v000001217ede5b00_0, 0;
    %load/vec4 v000001217ede52e0_0;
    %assign/vec4 v000001217ede6140_0, 0;
    %load/vec4 v000001217ede4fc0_0;
    %assign/vec4 v000001217ede6320_0, 0;
    %load/vec4 v000001217ede4a20_0;
    %assign/vec4 v000001217ede57e0_0, 0;
    %load/vec4 v000001217ede3300_0;
    %assign/vec4 v000001217ede5e20_0, 0;
    %load/vec4 v000001217ede3da0_0;
    %assign/vec4 v000001217ede6000_0, 0;
    %load/vec4 v000001217ede4020_0;
    %assign/vec4 v000001217ede59c0_0, 0;
    %load/vec4 v000001217ede51a0_0;
    %assign/vec4 v000001217ede6780_0, 0;
    %load/vec4 v000001217ede4520_0;
    %assign/vec4 v000001217ede6aa0_0, 0;
    %load/vec4 v000001217ede5420_0;
    %assign/vec4 v000001217ede6960_0, 0;
    %load/vec4 v000001217ede45c0_0;
    %assign/vec4 v000001217ede5920_0, 0;
    %load/vec4 v000001217ede4660_0;
    %assign/vec4 v000001217ede6500_0, 0;
    %load/vec4 v000001217ede5100_0;
    %assign/vec4 v000001217ede63c0_0, 0;
    %load/vec4 v000001217ede54c0_0;
    %assign/vec4 v000001217ede5ba0_0, 0;
    %load/vec4 v000001217ede4700_0;
    %assign/vec4 v000001217ede5880_0, 0;
    %load/vec4 v000001217ede3ee0_0;
    %assign/vec4 v000001217ede65a0_0, 0;
    %load/vec4 v000001217ede42a0_0;
    %assign/vec4 v000001217ede5d80_0, 0;
    %load/vec4 v000001217ede3c60_0;
    %assign/vec4 v000001217ede6b40_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001217ede6b40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001217ede5d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede65a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede5880_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede5ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede63c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede6500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede5920_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001217ede6960_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede6aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede6780_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede59c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001217ede6000_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001217ede5e20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001217ede57e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001217ede6320_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001217ede6140_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001217ede5b00_0, 0;
    %assign/vec4 v000001217ede6c80_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001217ede2730;
T_12 ;
    %wait E_000001217ed6a190;
    %load/vec4 v000001217eded6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001217ede4e80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001217ede3d00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001217ede3080_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede3260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede4f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede4980_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede48e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede43e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede4480_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede4ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede4c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede34e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001217ede3bc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001217ede36c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001217ede4ac0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001217ede4d40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001217ede3b20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001217ede3800_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001217ede3440_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001217ede4b60_0, 0;
    %assign/vec4 v000001217ede2fe0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001217ededf90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001217ede39e0_0;
    %assign/vec4 v000001217ede2fe0_0, 0;
    %load/vec4 v000001217ede4840_0;
    %assign/vec4 v000001217ede4b60_0, 0;
    %load/vec4 v000001217ede3760_0;
    %assign/vec4 v000001217ede3440_0, 0;
    %load/vec4 v000001217ede3a80_0;
    %assign/vec4 v000001217ede3800_0, 0;
    %load/vec4 v000001217ede3580_0;
    %assign/vec4 v000001217ede3b20_0, 0;
    %load/vec4 v000001217ede31c0_0;
    %assign/vec4 v000001217ede4d40_0, 0;
    %load/vec4 v000001217ede3f80_0;
    %assign/vec4 v000001217ede4ac0_0, 0;
    %load/vec4 v000001217ede5740_0;
    %assign/vec4 v000001217ede36c0_0, 0;
    %load/vec4 v000001217ede5060_0;
    %assign/vec4 v000001217ede3bc0_0, 0;
    %load/vec4 v000001217ede4340_0;
    %assign/vec4 v000001217ede34e0_0, 0;
    %load/vec4 v000001217ede56a0_0;
    %assign/vec4 v000001217ede4c00_0, 0;
    %load/vec4 v000001217ede3940_0;
    %assign/vec4 v000001217ede4ca0_0, 0;
    %load/vec4 v000001217ede3120_0;
    %assign/vec4 v000001217ede4480_0, 0;
    %load/vec4 v000001217ede4de0_0;
    %assign/vec4 v000001217ede43e0_0, 0;
    %load/vec4 v000001217ede5600_0;
    %assign/vec4 v000001217ede48e0_0, 0;
    %load/vec4 v000001217ede38a0_0;
    %assign/vec4 v000001217ede4980_0, 0;
    %load/vec4 v000001217ede5380_0;
    %assign/vec4 v000001217ede4f20_0, 0;
    %load/vec4 v000001217ede3620_0;
    %assign/vec4 v000001217ede3260_0, 0;
    %load/vec4 v000001217ede5560_0;
    %assign/vec4 v000001217ede3080_0, 0;
    %load/vec4 v000001217ede4200_0;
    %assign/vec4 v000001217ede3d00_0, 0;
    %load/vec4 v000001217ede40c0_0;
    %assign/vec4 v000001217ede4e80_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001217ede4e80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001217ede3d00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001217ede3080_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede3260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede4f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede4980_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede48e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede43e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede4480_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede4ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede4c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ede34e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001217ede3bc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001217ede36c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001217ede4ac0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001217ede4d40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001217ede3b20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001217ede3800_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001217ede3440_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001217ede4b60_0, 0;
    %assign/vec4 v000001217ede2fe0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001217ebdda30;
T_13 ;
    %wait E_000001217ed6a810;
    %load/vec4 v000001217edd8480_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001217edd7e40_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001217edd7e40_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001217edd7e40_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001217edd7e40_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001217edd7e40_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001217edd7e40_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001217edd7e40_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001217edd7e40_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001217edd7e40_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001217edd7e40_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001217edd7e40_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001217edd7e40_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001217edd7e40_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001217edd7e40_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001217edd7e40_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001217edd7e40_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001217edd7e40_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001217edd7e40_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001217edd7e40_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001217edd7e40_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001217edd7e40_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001217edd7e40_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001217ebdd8a0;
T_14 ;
    %wait E_000001217ed69b50;
    %load/vec4 v000001217edd8a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001217edd80c0_0;
    %pad/u 33;
    %load/vec4 v000001217edd8ac0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001217edd8c00_0, 0;
    %assign/vec4 v000001217edd8fc0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001217edd80c0_0;
    %pad/u 33;
    %load/vec4 v000001217edd8ac0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001217edd8c00_0, 0;
    %assign/vec4 v000001217edd8fc0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001217edd80c0_0;
    %pad/u 33;
    %load/vec4 v000001217edd8ac0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001217edd8c00_0, 0;
    %assign/vec4 v000001217edd8fc0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001217edd80c0_0;
    %pad/u 33;
    %load/vec4 v000001217edd8ac0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001217edd8c00_0, 0;
    %assign/vec4 v000001217edd8fc0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001217edd80c0_0;
    %pad/u 33;
    %load/vec4 v000001217edd8ac0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001217edd8c00_0, 0;
    %assign/vec4 v000001217edd8fc0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001217edd80c0_0;
    %pad/u 33;
    %load/vec4 v000001217edd8ac0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001217edd8c00_0, 0;
    %assign/vec4 v000001217edd8fc0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001217edd8ac0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001217edd8fc0_0;
    %load/vec4 v000001217edd8ac0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001217edd80c0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001217edd8ac0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001217edd8ac0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001217edd8fc0_0, 0;
    %load/vec4 v000001217edd80c0_0;
    %ix/getv 4, v000001217edd8ac0_0;
    %shiftl 4;
    %assign/vec4 v000001217edd8c00_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001217edd8ac0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001217edd8fc0_0;
    %load/vec4 v000001217edd8ac0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001217edd80c0_0;
    %load/vec4 v000001217edd8ac0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001217edd8ac0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001217edd8fc0_0, 0;
    %load/vec4 v000001217edd80c0_0;
    %ix/getv 4, v000001217edd8ac0_0;
    %shiftr 4;
    %assign/vec4 v000001217edd8c00_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001217edd8fc0_0, 0;
    %load/vec4 v000001217edd80c0_0;
    %load/vec4 v000001217edd8ac0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001217edd8c00_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001217edd8fc0_0, 0;
    %load/vec4 v000001217edd8ac0_0;
    %load/vec4 v000001217edd80c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001217edd8c00_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001217eab69c0;
T_15 ;
    %wait E_000001217ed69c50;
    %load/vec4 v000001217edd6e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001217edd5ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217edd5af0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217edd61d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217edd5f50_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001217edd59b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001217edd5a50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001217edd6310_0, 0;
    %assign/vec4 v000001217edd6bd0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001217ecf3a40_0;
    %assign/vec4 v000001217edd6bd0_0, 0;
    %load/vec4 v000001217edd6270_0;
    %assign/vec4 v000001217edd6310_0, 0;
    %load/vec4 v000001217edd6090_0;
    %assign/vec4 v000001217edd5a50_0, 0;
    %load/vec4 v000001217ece0010_0;
    %assign/vec4 v000001217edd59b0_0, 0;
    %load/vec4 v000001217ecf3b80_0;
    %assign/vec4 v000001217edd5f50_0, 0;
    %load/vec4 v000001217ecdf6b0_0;
    %assign/vec4 v000001217edd61d0_0, 0;
    %load/vec4 v000001217edd6130_0;
    %assign/vec4 v000001217edd5af0_0, 0;
    %load/vec4 v000001217edd6d10_0;
    %assign/vec4 v000001217edd5ff0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001217ede28c0;
T_16 ;
    %wait E_000001217ed6a350;
    %load/vec4 v000001217ee00a20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001217ee00340_0;
    %load/vec4 v000001217ee00160_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edff3a0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001217ede28c0;
T_17 ;
    %wait E_000001217ed6a350;
    %load/vec4 v000001217ee00160_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001217edff3a0, 4;
    %assign/vec4 v000001217ee003e0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001217ede28c0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001217edfff80_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001217edfff80_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001217edfff80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edff3a0, 0, 4;
    %load/vec4 v000001217edfff80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001217edfff80_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edff3a0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edff3a0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edff3a0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edff3a0, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edff3a0, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edff3a0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edff3a0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edff3a0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edff3a0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001217edff3a0, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001217ede28c0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001217edfff80_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001217edfff80_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001217edfff80_0;
    %load/vec4a v000001217edff3a0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001217edfff80_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001217edfff80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001217edfff80_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001217ede2d70;
T_20 ;
    %wait E_000001217ed6b090;
    %load/vec4 v000001217ee00f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001217ee00d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217ee00e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217edffa80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001217edff620_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001217ee01060_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001217ee00ca0_0, 0;
    %assign/vec4 v000001217edff580_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001217edffda0_0;
    %assign/vec4 v000001217edff580_0, 0;
    %load/vec4 v000001217edff4e0_0;
    %assign/vec4 v000001217ee00ca0_0, 0;
    %load/vec4 v000001217ee00700_0;
    %assign/vec4 v000001217edff620_0, 0;
    %load/vec4 v000001217edfea40_0;
    %assign/vec4 v000001217ee01060_0, 0;
    %load/vec4 v000001217ee00b60_0;
    %assign/vec4 v000001217edffa80_0, 0;
    %load/vec4 v000001217ee00ac0_0;
    %assign/vec4 v000001217ee00d40_0, 0;
    %load/vec4 v000001217edff440_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001217ee00e80_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001217eabd800;
T_21 ;
    %wait E_000001217ed6a950;
    %load/vec4 v000001217ee0ecf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001217ee0fbf0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001217ee0fbf0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001217ee0fbf0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001217eba9f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001217ee105f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001217ee10910_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001217eba9f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001217ee105f0_0;
    %inv;
    %assign/vec4 v000001217ee105f0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001217eba9f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./Max&MinArray/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001217ee10910_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001217ee10910_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001217ee0f790_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
