Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 11:48:02 2024
| Host         : eecs-digital-29 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 rod2_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pke/prompt_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.958ns  (logic 7.445ns (67.939%)  route 3.513ns (32.061%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 11.999 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mhdmicw/clkout1_buf/O
                         net (fo=1822, routed)        1.572    -0.957    clk_pixel
    SLICE_X54Y0          FDRE                                         r  rod2_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y0          FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  rod2_buf_reg[2]/Q
                         net (fo=3, routed)           0.944     0.506    pke/p_2_in[2]
    SLICE_X56Y0          LUT3 (Prop_lut3_I0_O)        0.153     0.659 r  pke/prompt_reg_i_73/O
                         net (fo=2, routed)           0.674     1.333    pke/prompt_reg_i_73_n_0
    SLICE_X56Y0          LUT4 (Prop_lut4_I3_O)        0.331     1.664 r  pke/prompt_reg_i_76/O
                         net (fo=1, routed)           0.000     1.664    pke/prompt_reg_i_76_n_0
    SLICE_X56Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.040 r  pke/prompt_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.040    pke/prompt_reg_i_25_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.157 r  pke/prompt_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     2.157    pke/prompt_reg_i_47_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.472 r  pke/prompt_reg_i_28/O[3]
                         net (fo=4, routed)           0.652     3.124    pke/prompt_reg_i_28_n_4
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705     3.829 r  pke/prompt_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.829    pke/prompt_reg_i_16_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.100 f  pke/prompt_reg_i_26/CO[0]
                         net (fo=8, routed)           0.759     4.859    pke/prompt_reg_i_26_n_3
    SLICE_X54Y4          LUT4 (Prop_lut4_I1_O)        0.399     5.258 r  pke/prompt_reg_i_14/O
                         net (fo=14, routed)          0.482     5.740    pke/prompt_reg_i_14_n_0
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[0])
                                                      4.260    10.000 r  pke/p_1_out/PCOUT[0]
                         net (fo=1, routed)           0.002    10.002    pke/p_1_out_n_153
    DSP48_X1Y1           DSP48E1                                      r  pke/prompt_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.000    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     8.779 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.366    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 r  mhdmicw/clkout1_buf/O
                         net (fo=1822, routed)        1.542    11.999    pke/clk_pixel
    DSP48_X1Y1           DSP48E1                                      r  pke/prompt_reg__0/CLK
                         clock pessimism              0.576    12.575    
                         clock uncertainty           -0.168    12.407    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    11.007    pke/prompt_reg__0
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                         -10.002    
  -------------------------------------------------------------------
                         slack                                  1.005    




