# uart_protocol_using_verilog
This project implements a complete UART (Universal Asynchronous Receiver Transmitter) communication system in Verilog, including both the transmitter and receiver modules with 8-bit data handling, start/stop bits, and parity checking.
