# Rift2Core

![License](https://img.shields.io/github/license/whutddk/Rift2Core)


--------------------------------------------


Rift2Core is going to be a 9-stage, dual-issue superscalar, out-of-order 64-bits RISC-V Core, which supports RV64GC and 3-level Cache System based on Chisel3.

[RiftCore](https://github.com/whutddk/RiftCore) is the previous version of Rift2Core in Verilog.





## Sponsorships

![BTC](https://img.shields.io/badge/BTC-124egseDMD983etDrsAzUnXvi6twpWtjLd-orange)
![LTC](https://img.shields.io/badge/LTC-LakQ8AL2JeLGKmjanYrpq6Hq7fW4NySXYA-green)
![ETH](https://img.shields.io/badge/ETH-0x2f8aeb5f9dfe2936632f47363a42d7f71810c62b-lightgrey)
![DOGE](https://img.shields.io/badge/DOGE-DJSv3BgtfPtjc3LzL5PaooAvs9xn8n4tbX-blue)
![XMR](https://img.shields.io/badge/XMR-43xzb6WgP7gNRDj9WDzCAybFCfNSXbAZsdkzfYQZw5eF83bFpsFDq7T4HA8wkRdP9oJ3wrEPbWA1F6s3odsAwtUPSVZpPfW-yellow)

