#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Nov 27 12:28:41 2018
# Process ID: 20159
# Current directory: /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top
# Command line: vivado -mode batch -source /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/ruckus/vivado_build.tcl
# Log file: /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/vivado.log
# Journal file: /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/vivado.jou
#-----------------------------------------------------------
source /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/ruckus/vivado_build.tcl
# source -quiet $::env(RUCKUS_DIR)/vivado_env_var.tcl
# source -quiet $::env(RUCKUS_DIR)/vivado_proc.tcl
# open_project -quiet ${VIVADO_PROJECT}
# source -quiet ${RUCKUS_DIR}/vivado_properties.tcl
# set_property STEPS.WRITE_BITSTREAM.TCL.POST "" [get_runs impl_1]
# source -quiet ${RUCKUS_DIR}/vivado_messages.tcl
# update_compile_order -quiet -fileset sources_1
# if { [CheckPrjConfig sources_1] != true } {
#    exit -1
# }
# if { [CheckImpl] != true } {
#    reset_run impl_1
# }
# if { [CheckSynth] != true } {
#    reset_run synth_1
# }
# BuildIpCores
WARNING: [Vivado 12-821] No runs matched 'DebugBridgeJtag_synth_1'
[Tue Nov 27 12:29:06 2018] Waiting for ttc_mmcm_synth_1 to finish...

*** Running vivado
    with args -log ttc_mmcm.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ttc_mmcm.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ttc_mmcm.tcl -notrace
INFO: [Common 17-1565] set_msg_config should not be used to change the severity of DRC/METHODOLOGY checks. Please use the 'set_property SEVERITY <NEW_SEVERITY> [get_<drc|methodology>_checks <ID>]' command instead.
INFO: [Common 17-1565] set_msg_config should not be used to change the severity of DRC/METHODOLOGY checks. Please use the 'set_property SEVERITY <NEW_SEVERITY> [get_<drc|methodology>_checks <ID>]' command instead.
Command: synth_design -top ttc_mmcm -part xc7vx690tffg1927-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22294 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1436.477 ; gain = 84.996 ; free physical = 76466 ; free virtual = 132829
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ttc_mmcm' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/ip/ttc_mmcm/ttc_mmcm.v:72]
INFO: [Synth 8-6157] synthesizing module 'ttc_mmcm_clk_wiz' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/ip/ttc_mmcm/ttc_mmcm_clk_wiz.v:70]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/local/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19488]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [/opt/local/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19488]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/local/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 24.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 25.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 24.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/opt/local/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/local/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/opt/local/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'ttc_mmcm_clk_wiz' (4#1) [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/ip/ttc_mmcm/ttc_mmcm_clk_wiz.v:70]
INFO: [Synth 8-6155] done synthesizing module 'ttc_mmcm' (5#1) [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/ip/ttc_mmcm/ttc_mmcm.v:72]
WARNING: [Synth 8-3301] Unused top level parameter/generic BUILD_INFO_G
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1481.109 ; gain = 129.629 ; free physical = 76476 ; free virtual = 132841
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1481.109 ; gain = 129.629 ; free physical = 76475 ; free virtual = 132841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1481.109 ; gain = 129.629 ; free physical = 76475 ; free virtual = 132841
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/ip/ttc_mmcm/ttc_mmcm_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/ip/ttc_mmcm/ttc_mmcm_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/ip/ttc_mmcm/ttc_mmcm_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/ip/ttc_mmcm/ttc_mmcm_board.xdc] for cell 'inst'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/ip/ttc_mmcm/ttc_mmcm.xdc] for cell 'inst'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/ip/ttc_mmcm/ttc_mmcm.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/ip/ttc_mmcm/ttc_mmcm.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ttc_mmcm_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ttc_mmcm_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/ttc_mmcm_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/ttc_mmcm_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1937.719 ; gain = 0.996 ; free physical = 76026 ; free virtual = 132410
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:02:39 . Memory (MB): peak = 1937.719 ; gain = 586.238 ; free physical = 76114 ; free virtual = 132499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1927-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:02:39 . Memory (MB): peak = 1937.719 ; gain = 586.238 ; free physical = 76115 ; free virtual = 132499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/ttc_mmcm_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:02:39 . Memory (MB): peak = 1937.719 ; gain = 586.238 ; free physical = 76116 ; free virtual = 132500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:02:39 . Memory (MB): peak = 1937.719 ; gain = 586.238 ; free physical = 76115 ; free virtual = 132500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:02:40 . Memory (MB): peak = 1937.719 ; gain = 586.238 ; free physical = 76112 ; free virtual = 132498
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:02:51 . Memory (MB): peak = 1937.719 ; gain = 586.238 ; free physical = 75983 ; free virtual = 132376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:02:51 . Memory (MB): peak = 1937.719 ; gain = 586.238 ; free physical = 75983 ; free virtual = 132376
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:02:51 . Memory (MB): peak = 1937.719 ; gain = 586.238 ; free physical = 75983 ; free virtual = 132376
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:02:51 . Memory (MB): peak = 1937.719 ; gain = 586.238 ; free physical = 75983 ; free virtual = 132376
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:02:51 . Memory (MB): peak = 1937.719 ; gain = 586.238 ; free physical = 75983 ; free virtual = 132376
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:02:51 . Memory (MB): peak = 1937.719 ; gain = 586.238 ; free physical = 75983 ; free virtual = 132376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:02:51 . Memory (MB): peak = 1937.719 ; gain = 586.238 ; free physical = 75983 ; free virtual = 132376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:02:51 . Memory (MB): peak = 1937.719 ; gain = 586.238 ; free physical = 75983 ; free virtual = 132376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:02:51 . Memory (MB): peak = 1937.719 ; gain = 586.238 ; free physical = 75983 ; free virtual = 132376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     4|
|2     |MMCME2_ADV |     1|
|3     |IBUFDS     |     1|
+------+-----------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |     6|
|2     |  inst   |ttc_mmcm_clk_wiz |     6|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:02:51 . Memory (MB): peak = 1937.719 ; gain = 586.238 ; free physical = 75983 ; free virtual = 132376
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1937.719 ; gain = 129.629 ; free physical = 76038 ; free virtual = 132431
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:02:51 . Memory (MB): peak = 1937.719 ; gain = 586.238 ; free physical = 76038 ; free virtual = 132431
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:02:53 . Memory (MB): peak = 1955.570 ; gain = 627.676 ; free physical = 76009 ; free virtual = 132403
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/ttc_mmcm_synth_1/ttc_mmcm.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/ip/ttc_mmcm/ttc_mmcm.xci
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/ttc_mmcm_synth_1/ttc_mmcm.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ttc_mmcm_utilization_synth.rpt -pb ttc_mmcm_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1959.578 ; gain = 0.000 ; free physical = 76009 ; free virtual = 132403
INFO: [Common 17-206] Exiting Vivado at Tue Nov 27 12:32:11 2018...
[Tue Nov 27 12:32:11 2018] ttc_mmcm_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:52 ; elapsed = 00:03:05 . Memory (MB): peak = 1441.301 ; gain = 0.000 ; free physical = 76785 ; free virtual = 133178
# source ${RUCKUS_DIR}/vivado_pre_synthesis.tcl
## source -quiet $::env(RUCKUS_DIR)/vivado_env_var.tcl
## source -quiet $::env(RUCKUS_DIR)/vivado_proc.tcl
## if { [info exists ::env(PRE_SYNTH_ELABORATE)] != 1 || $::env(PRE_SYNTH_ELABORATE) == 0 } {
##    set nop 0
## } else {
##    set elab_rc [catch {synth_design -rtl -name rtl_1 -mode out_of_context -rtl_skip_ip -rtl_skip_constraints -no_timing_driven -assert} _ELAB_RESULT]
##    if { ${elab_rc} } {
##       PrintOpenGui ${_ELAB_RESULT}
##       exit -1
##    }   
## }
## SourceTclFile ${VIVADO_DIR}/pre_synthesis.tcl
WARNING: [IP_Flow 19-4684] Expected long value for param C_NUM_OF_IO but, float/scientific notation value 32.0 is provided. The value is converted to long type(32)
WARNING: [IP_Flow 19-4684] Expected long value for param C_NUM_OF_IO but, float/scientific notation value 32.0 is provided. The value is converted to long type(32)
WARNING: [IP_Flow 19-4684] Expected long value for param C_NUM_OF_IO but, float/scientific notation value 36.0 is provided. The value is converted to long type(36)
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_SELECTIO_PHY_CLK(300) on '/axi_chip2chip_0' with propagated value(250). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_SELECTIO_PHY_CLK(300) on '/axi_chip2chip_0' with propagated value(250). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_SELECTIO_PHY_CLK(300) on '/axi_chip2chip_0' with propagated value(250). Command ignored
INFO: AXI Chip2Chip instance: Clock port 'idelay_ref_clk' frequency DRC passed.
Wrote  : </home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/v7_bd.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arprot'(3) to net 's01_couplers_to_xbar_ARPROT'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awprot'(3) to net 's01_couplers_to_xbar_AWPROT'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/synth/v7_bd.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arprot'(3) to net 's01_couplers_to_xbar_ARPROT'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awprot'(3) to net 's01_couplers_to_xbar_AWPROT'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/sim/v7_bd.vhd
VHDL Output written to : /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/hdl/v7_bd_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_chip2chip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_auto_pc_0/v7_bd_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/hw_handoff/v7_bd.hwh
Generated Block Design Tcl file /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/hw_handoff/v7_bd_bd.tcl
Generated Hardware Definition File /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/synth/v7_bd.hwdef
[Tue Nov 27 12:35:00 2018] Launched v7_bd_axi_chip2chip_0_0_synth_1, v7_bd_proc_sys_reset_0_0_synth_1, v7_bd_clk_wiz_0_0_synth_1, v7_bd_auto_pc_0_synth_1, v7_bd_xadc_wiz_0_0_synth_1, v7_bd_xbar_0_synth_1...
Run output will be captured here:
v7_bd_axi_chip2chip_0_0_synth_1: /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/v7_bd_axi_chip2chip_0_0_synth_1/runme.log
v7_bd_proc_sys_reset_0_0_synth_1: /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/v7_bd_proc_sys_reset_0_0_synth_1/runme.log
v7_bd_clk_wiz_0_0_synth_1: /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/v7_bd_clk_wiz_0_0_synth_1/runme.log
v7_bd_auto_pc_0_synth_1: /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/v7_bd_auto_pc_0_synth_1/runme.log
v7_bd_xadc_wiz_0_0_synth_1: /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/v7_bd_xadc_wiz_0_0_synth_1/runme.log
v7_bd_xbar_0_synth_1: /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/v7_bd_xbar_0_synth_1/runme.log
[Tue Nov 27 12:35:00 2018] Launched synth_1...
Run output will be captured here: /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:42 ; elapsed = 00:02:48 . Memory (MB): peak = 2111.707 ; gain = 670.406 ; free physical = 76240 ; free virtual = 132700
[Tue Nov 27 12:35:00 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log ctp7_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ctp7_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ctp7_top.tcl -notrace
INFO: [Common 17-1565] set_msg_config should not be used to change the severity of DRC/METHODOLOGY checks. Please use the 'set_property SEVERITY <NEW_SEVERITY> [get_<drc|methodology>_checks <ID>]' command instead.
INFO: [Common 17-1565] set_msg_config should not be used to change the severity of DRC/METHODOLOGY checks. Please use the 'set_property SEVERITY <NEW_SEVERITY> [get_<drc|methodology>_checks <ID>]' command instead.
source /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/ruckus/vivado_pre_synth_run.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/local/Xilinx/Vivado/2018.2/data/ip'.
Command: synth_design -top ctp7_top -part xc7vx690tffg1927-2 -flatten_hierarchy none -assert
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 61084 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1460.797 ; gain = 81.996 ; free physical = 75822 ; free virtual = 132322
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ctp7_top' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/hdl/ctp7_top.vhd:55]
	Parameter TPD_G bound to: 32'b00000000000011110100001001000000 
	Parameter BUILD_INFO_G bound to: 2240'b11001110100110001011000001100111110001100100110100111111010110000110011011010101110011000111100111011111010001000100100001111010100111100000001000000000011100000000000000000000000000000000000101100011011101000111000000110111010111110111010001101111011100000011101000100000010101100110100101110110011000010110010001101111001000000111011000110010001100000011000100111000001011100011001000101100001000000110001101101111011100100111001001100101011011000110000101110100011011110111001000110010001011100110011001101110011000010110110000101110011001110110111101110110001000000010100001111000001110000011011001011111001101100011010000101001001011000010000001000010011101010110100101101100011101000010000001010100011101010110010100100000010011100110111101110110001000000011001000110111001000000011000100110010001110100011001000110101001110100011010100110001001000000100001101010011010101000010000000110010001100000011000100111000001000000110001001111001001000000111001001110010011010010111011001100101011100100110000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter XIL_DEVICE_G bound to: 7SERIES - type: string 
INFO: [Synth 8-3491] module 'v7_bd' declared at '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/synth/v7_bd.vhd:1311' bound to instance 'i_v7_bd' of component 'v7_bd' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/hdl/ctp7_top.vhd:173]
INFO: [Synth 8-638] synthesizing module 'v7_bd' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/synth/v7_bd.vhd:1352]
INFO: [Synth 8-3491] module 'v7_bd_axi_chip2chip_0_0' declared at '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-60406-correlator2.fnal.gov/realtime/v7_bd_axi_chip2chip_0_0_stub.vhdl:5' bound to instance 'axi_chip2chip_0' of component 'v7_bd_axi_chip2chip_0_0' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/synth/v7_bd.vhd:1655]
INFO: [Synth 8-638] synthesizing module 'v7_bd_axi_chip2chip_0_0' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-60406-correlator2.fnal.gov/realtime/v7_bd_axi_chip2chip_0_0_stub.vhdl:71]
INFO: [Synth 8-638] synthesizing module 'v7_bd_axi_interconnect_0_0' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/synth/v7_bd.vhd:727]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_ZECGR5' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/synth/v7_bd.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1J24L6H' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/synth/v7_bd.vhd:162]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_BMC27U' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/synth/v7_bd.vhd:283]
INFO: [Synth 8-3491] module 'v7_bd_auto_pc_0' declared at '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-60406-correlator2.fnal.gov/realtime/v7_bd_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'v7_bd_auto_pc_0' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/synth/v7_bd.vhd:449]
INFO: [Synth 8-638] synthesizing module 'v7_bd_auto_pc_0' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-60406-correlator2.fnal.gov/realtime/v7_bd_auto_pc_0_stub.vhdl:71]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_13ZEY8I' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/synth/v7_bd.vhd:564]
INFO: [Synth 8-3491] module 'v7_bd_xbar_0' declared at '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-60406-correlator2.fnal.gov/realtime/v7_bd_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'v7_bd_xbar_0' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/synth/v7_bd.vhd:1223]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xbar_0' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-60406-correlator2.fnal.gov/realtime/v7_bd_xbar_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'v7_bd_clk_wiz_0_0' declared at '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-60406-correlator2.fnal.gov/realtime/v7_bd_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'v7_bd_clk_wiz_0_0' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/synth/v7_bd.vhd:1815]
INFO: [Synth 8-638] synthesizing module 'v7_bd_clk_wiz_0_0' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-60406-correlator2.fnal.gov/realtime/v7_bd_clk_wiz_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'v7_bd_proc_sys_reset_0_0' declared at '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-60406-correlator2.fnal.gov/realtime/v7_bd_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'v7_bd_proc_sys_reset_0_0' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/synth/v7_bd.vhd:1824]
INFO: [Synth 8-638] synthesizing module 'v7_bd_proc_sys_reset_0_0' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-60406-correlator2.fnal.gov/realtime/v7_bd_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'v7_bd_xadc_wiz_0_0' declared at '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-60406-correlator2.fnal.gov/realtime/v7_bd_xadc_wiz_0_0_stub.vhdl:5' bound to instance 'xadc_wiz_0' of component 'v7_bd_xadc_wiz_0_0' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/synth/v7_bd.vhd:1837]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-60406-correlator2.fnal.gov/realtime/v7_bd_xadc_wiz_0_0_stub.vhdl:38]
INFO: [Synth 8-638] synthesizing module 'AxiLiteCrossbar' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/axi/axi-lite/rtl/AxiLiteCrossbar.vhd:54]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter NUM_SLAVE_SLOTS_G bound to: 1 - type: integer 
	Parameter NUM_MASTER_SLOTS_G bound to: 3 - type: integer 
	Parameter DEC_ERROR_RESP_G bound to: 2'b11 
	Parameter MASTERS_CONFIG_G bound to: 237'b011000000000001100000000000000000000000000000000000000000010000111111111111111101100000000000010000000000000000000000000000000000000000001000011111111111111110110000000000000000000000000000000000000000000000000000000100001111111111111111 
	Parameter DEBUG_G bound to: 0 - type: bool 
INFO: [Synth 8-5858] RAM sAxiReadSlaves_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM sAxiWriteSlaves_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mAxiReadMasters_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mAxiWriteMasters_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-4471] merging register 'r_reg[sAxiWriteSlaves][0][wready]' into 'r_reg[sAxiWriteSlaves][0][awready]' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/axi/axi-lite/rtl/AxiLiteCrossbar.vhd:431]
WARNING: [Synth 8-6014] Unused sequential element r_reg[sAxiWriteSlaves][0][wready] was removed.  [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/axi/axi-lite/rtl/AxiLiteCrossbar.vhd:431]
INFO: [Synth 8-638] synthesizing module 'AxiVersion' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/axi/axi-lite/rtl/AxiVersion.vhd:66]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter BUILD_INFO_G bound to: 2240'b11001110100110001011000001100111110001100100110100111111010110000110011011010101110011000111100111011111010001000100100001111010100111100000001000000000011100000000000000000000000000000000000101100011011101000111000000110111010111110111010001101111011100000011101000100000010101100110100101110110011000010110010001101111001000000111011000110010001100000011000100111000001011100011001000101100001000000110001101101111011100100111001001100101011011000110000101110100011011110111001000110010001011100110011001101110011000010110110000101110011001110110111101110110001000000010100001111000001110000011011001011111001101100011010000101001001011000010000001000010011101010110100101101100011101000010000001010100011101010110010100100000010011100110111101110110001000000011001000110111001000000011000100110010001110100011001000110101001110100011010100110001001000000100001101010011010101000010000000110010001100000011000100111000001000000110001001111001001000000111001001110010011010010111011001100101011100100110000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DNA_VALUE_G bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DEVICE_ID_G bound to: 0 - type: integer 
	Parameter CLK_PERIOD_G bound to: 0.000000 - type: float 
	Parameter XIL_DEVICE_G bound to: 7SERIES - type: string 
	Parameter EN_DEVICE_DNA_G bound to: 1 - type: bool 
	Parameter EN_DS2411_G bound to: 0 - type: bool 
	Parameter EN_ICAP_G bound to: 0 - type: bool 
	Parameter USE_SLOWCLK_G bound to: 0 - type: bool 
	Parameter BUFR_CLK_DIV_G bound to: 8 - type: integer 
	Parameter AUTO_RELOAD_EN_G bound to: 0 - type: bool 
	Parameter AUTO_RELOAD_TIME_G bound to: 10.000000 - type: float 
	Parameter AUTO_RELOAD_ADDR_G bound to: 0 - type: integer 
INFO: [Synth 8-5733] ignoring attributes on constant declaration BUILD_STRING_ROM_C [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/axi/axi-lite/rtl/AxiVersion.vhd:73]
INFO: [Synth 8-638] synthesizing module 'DeviceDna' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/xilinx/general/rtl/DeviceDna.vhd:38]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter XIL_DEVICE_G bound to: 7SERIES - type: string 
	Parameter USE_SLOWCLK_G bound to: 0 - type: bool 
	Parameter BUFR_CLK_DIV_G bound to: 8 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter SIM_DNA_VALUE_G bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter USE_SLOWCLK_G bound to: 0 - type: bool 
	Parameter BUFR_CLK_DIV_G bound to: 8 - type: string 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter SIM_DNA_VALUE_G bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'DeviceDna7Series' declared at '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/xilinx/7Series/general/rtl/DeviceDna7Series.vhd:26' bound to instance 'DeviceDna7Series_Inst' of component 'DeviceDna7Series' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/xilinx/general/rtl/DeviceDna.vhd:73]
INFO: [Synth 8-638] synthesizing module 'DeviceDna7Series' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/xilinx/7Series/general/rtl/DeviceDna7Series.vhd:41]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter USE_SLOWCLK_G bound to: 0 - type: bool 
	Parameter BUFR_CLK_DIV_G bound to: 8 - type: string 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter SIM_DNA_VALUE_G bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter BUFR_DIVIDE bound to: 8 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter BUFR_DIVIDE bound to: 1 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-638] synthesizing module 'RstSync' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/base/sync/rtl/RstSync.vhd:35]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter IN_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter RELEASE_DELAY_G bound to: 3 - type: integer 
	Parameter OUT_REG_RST_G bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Synchronizer' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/base/sync/rtl/Synchronizer.vhd:38]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 1 - type: bool 
	Parameter STAGES_G bound to: 2 - type: integer 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter INIT_G bound to: 2'b11 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/base/sync/rtl/Synchronizer.vhd:42]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/base/sync/rtl/Synchronizer.vhd:42]
	Parameter SIM_DNA_VALUE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'Synchronizer__parameterized0' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/base/sync/rtl/Synchronizer.vhd:38]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter STAGES_G bound to: 3 - type: integer 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter INIT_G bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SynchronizerVector' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/base/sync/rtl/SynchronizerVector.vhd:38]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter STAGES_G bound to: 2 - type: integer 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter WIDTH_G bound to: 56 - type: integer 
	Parameter INIT_G bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/base/sync/rtl/SynchronizerVector.vhd:60]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/base/sync/rtl/SynchronizerVector.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element r_reg[counter] was removed.  [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/axi/axi-lite/rtl/AxiVersion.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element r_reg[counterRst] was removed.  [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/axi/axi-lite/rtl/AxiVersion.vhd:243]
CRITICAL WARNING: [Synth 8-3848] Net ep[axiReadSlave][arready] in module/entity AxiVersion does not have driver. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/axi/axi-lite/rtl/AxiLitePkg.vhd:717]
CRITICAL WARNING: [Synth 8-3848] Net ep[axiReadSlave][arready] in module/entity AxiVersion does not have driver. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/axi/axi-lite/rtl/AxiLitePkg.vhd:789]
CRITICAL WARNING: [Synth 8-3848] Net ep[axiWriteSlave][awready] in module/entity AxiVersion does not have driver. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/axi/axi-lite/rtl/AxiLitePkg.vhd:717]
CRITICAL WARNING: [Synth 8-3848] Net ep[axiWriteSlave][awready] in module/entity AxiVersion does not have driver. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/axi/axi-lite/rtl/AxiLitePkg.vhd:789]
CRITICAL WARNING: [Synth 8-3848] Net reg in module/entity AxiVersion does not have driver. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/axi/axi-lite/rtl/AxiLitePkg.vhd:720]
CRITICAL WARNING: [Synth 8-3848] Net ep[axiWriteSlave][wready] in module/entity AxiVersion does not have driver. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/axi/axi-lite/rtl/AxiLitePkg.vhd:717]
CRITICAL WARNING: [Synth 8-3848] Net ep[axiWriteSlave][wready] in module/entity AxiVersion does not have driver. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/axi/axi-lite/rtl/AxiLitePkg.vhd:789]
INFO: [Synth 8-638] synthesizing module 'ttc_core' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/hdl/ttc_core.vhd:40]
	Parameter TPD_G bound to: 32'b00000000000011110100001001000000 
INFO: [Synth 8-3491] module 'ttc_mmcm' declared at '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-60406-correlator2.fnal.gov/realtime/ttc_mmcm_stub.vhdl:5' bound to instance 'i_ctp7_ttc_clocks' of component 'ttc_mmcm' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/hdl/ttc_core.vhd:144]
INFO: [Synth 8-638] synthesizing module 'ttc_mmcm' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-60406-correlator2.fnal.gov/realtime/ttc_mmcm_stub.vhdl:22]
INFO: [Synth 8-638] synthesizing module 'ttc_cmd' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/hdl/ttc_cmd.vhd:32]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-638] synthesizing module 'ttc_decoder' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/hdl/TTC_decoder.vhd:56]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'local_timing_ref_gen' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/hdl/local_timin_ref_gen.vhd:28]
INFO: [Synth 8-638] synthesizing module 'Synchronizer__parameterized1' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/base/sync/rtl/Synchronizer.vhd:38]
	Parameter TPD_G bound to: 32'b00000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter STAGES_G bound to: 2 - type: integer 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter INIT_G bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SynchronizerFifo' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/base/sync/rtl/SynchronizerFifo.vhd:49]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter COMMON_CLK_G bound to: 0 - type: bool 
	Parameter BRAM_EN_G bound to: 0 - type: bool 
	Parameter ALTERA_SYN_G bound to: 0 - type: bool 
	Parameter ALTERA_RAM_G bound to: M9K - type: string 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'FifoAsync' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/base/fifo/rtl/FifoAsync.vhd:65]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter BRAM_EN_G bound to: 0 - type: bool 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter USE_DSP48_G bound to: no - type: string 
	Parameter ALTERA_SYN_G bound to: 0 - type: bool 
	Parameter ALTERA_RAM_G bound to: M9K - type: string 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 32'b00000000000000000000000000000000 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-638] synthesizing module 'RstSync__parameterized0' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/base/sync/rtl/RstSync.vhd:35]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter IN_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter RELEASE_DELAY_G bound to: 3 - type: integer 
	Parameter OUT_REG_RST_G bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'FifoOutputPipeline' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/base/fifo/rtl/FifoOutputPipeline.vhd:43]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 32 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchronizerVector__parameterized0' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/base/sync/rtl/SynchronizerVector.vhd:38]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter STAGES_G bound to: 3 - type: integer 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 4'b0000 
INFO: [Synth 8-638] synthesizing module 'Synchronizer__parameterized2' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/base/sync/rtl/Synchronizer.vhd:38]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter STAGES_G bound to: 3 - type: integer 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter INIT_G bound to: 3'b000 
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRam' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:53]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter BRAM_EN_G bound to: 0 - type: bool 
	Parameter DOB_REG_G bound to: 0 - type: bool 
	Parameter ALTERA_SYN_G bound to: 0 - type: bool 
	Parameter ALTERA_RAM_G bound to: M9K - type: string 
	Parameter BYTE_WR_EN_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 32 - type: integer 
	Parameter BYTE_WIDTH_G bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-3936] Found unconnected internal register 'weaByteInt_reg' and it is trimmed from '4' to '1' bits. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:105]
WARNING: [Synth 8-6014] Unused sequential element rdReg_reg[Ack] was removed.  [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/base/fifo/rtl/FifoAsync.vhd:274]
WARNING: [Synth 8-6014] Unused sequential element rdReg_reg[rdy] was removed.  [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/base/fifo/rtl/FifoAsync.vhd:274]
INFO: [Synth 8-638] synthesizing module 'SynchronizerOneShotCntVector' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/base/sync/rtl/SynchronizerOneShotCntVector.vhd:50]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter COMMON_CLK_G bound to: 0 - type: bool 
	Parameter RELEASE_DELAY_G bound to: 3 - type: integer 
	Parameter IN_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter USE_DSP48_G bound to: no - type: string 
	Parameter SYNTH_CNT_G bound to: 1'b1 
	Parameter CNT_RST_EDGE_G bound to: 1 - type: bool 
	Parameter CNT_WIDTH_G bound to: 32 - type: integer 
	Parameter WIDTH_G bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchronizerOneShotCnt' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/base/sync/rtl/SynchronizerOneShotCnt.vhd:53]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter COMMON_CLK_G bound to: 0 - type: bool 
	Parameter RELEASE_DELAY_G bound to: 3 - type: integer 
	Parameter IN_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter USE_DSP48_G bound to: no - type: string 
	Parameter SYNTH_CNT_G bound to: 1'b1 
	Parameter CNT_RST_EDGE_G bound to: 1 - type: bool 
	Parameter CNT_WIDTH_G bound to: 32 - type: integer 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-638] synthesizing module 'SynchronizerOneShot' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/base/sync/rtl/SynchronizerOneShot.vhd:38]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter RELEASE_DELAY_G bound to: 3 - type: integer 
	Parameter IN_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter PULSE_WIDTH_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RstSync__parameterized1' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/base/sync/rtl/RstSync.vhd:35]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter IN_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter RELEASE_DELAY_G bound to: 3 - type: integer 
	Parameter OUT_REG_RST_G bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SynchronizerEdge' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/base/sync/rtl/SynchronizerEdge.vhd:39]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter STAGES_G bound to: 3 - type: integer 
	Parameter INIT_G bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'Synchronizer__parameterized3' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/base/sync/rtl/Synchronizer.vhd:38]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter STAGES_G bound to: 2 - type: integer 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter INIT_G bound to: 2'b00 
INFO: [Synth 8-638] synthesizing module 'Synchronizer__parameterized4' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/base/sync/rtl/Synchronizer.vhd:38]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter STAGES_G bound to: 2 - type: integer 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter INIT_G bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SynchronizerFifo__parameterized0' [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/base/sync/rtl/SynchronizerFifo.vhd:49]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter COMMON_CLK_G bound to: 0 - type: bool 
	Parameter BRAM_EN_G bound to: 0 - type: bool 
	Parameter ALTERA_SYN_G bound to: 0 - type: bool 
	Parameter ALTERA_RAM_G bound to: M9K - type: string 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 1'b0 
CRITICAL WARNING: [Synth 8-3848] Net ep[axiReadSlave][arready] in module/entity ttc_core does not have driver. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/axi/axi-lite/rtl/AxiLitePkg.vhd:717]
CRITICAL WARNING: [Synth 8-3848] Net ep[axiReadSlave][arready] in module/entity ttc_core does not have driver. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/axi/axi-lite/rtl/AxiLitePkg.vhd:789]
CRITICAL WARNING: [Synth 8-3848] Net ep[axiWriteSlave][awready] in module/entity ttc_core does not have driver. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/axi/axi-lite/rtl/AxiLitePkg.vhd:717]
CRITICAL WARNING: [Synth 8-3848] Net ep[axiWriteSlave][awready] in module/entity ttc_core does not have driver. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/axi/axi-lite/rtl/AxiLitePkg.vhd:789]
CRITICAL WARNING: [Synth 8-3848] Net ep[axiWriteSlave][wready] in module/entity ttc_core does not have driver. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/axi/axi-lite/rtl/AxiLitePkg.vhd:717]
CRITICAL WARNING: [Synth 8-3848] Net ep[axiWriteSlave][wready] in module/entity ttc_core does not have driver. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/axi/axi-lite/rtl/AxiLitePkg.vhd:789]
CRITICAL WARNING: [Synth 8-3848] Net s_ttc_dec_err_cnt_rst in module/entity ttc_core does not have driver. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/hdl/ttc_core.vhd:136]
CRITICAL WARNING: [Synth 8-3848] Net ttc_cnt_rst in module/entity ttc_core does not have driver. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/hdl/ttc_core.vhd:125]
CRITICAL WARNING: [Synth 8-3848] Net LEDs in module/entity ctp7_top does not have driver. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/hdl/ctp7_top.vhd:31]
CRITICAL WARNING: [Synth 8-3848] Net s_LED_FP in module/entity ctp7_top does not have driver. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/hdl/ctp7_top.vhd:95]
CRITICAL WARNING: [Synth 8-3848] Net mAxilWriteMaster[awprot] in module/entity ctp7_top does not have driver. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/hdl/ctp7_top.vhd:157]
CRITICAL WARNING: [Synth 8-3848] Net mAxilWriteMaster[awvalid] in module/entity ctp7_top does not have driver. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/hdl/ctp7_top.vhd:157]
CRITICAL WARNING: [Synth 8-3848] Net mAxilWriteMaster[wdata] in module/entity ctp7_top does not have driver. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/hdl/ctp7_top.vhd:157]
CRITICAL WARNING: [Synth 8-3848] Net mAxilWriteMaster[wstrb] in module/entity ctp7_top does not have driver. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/hdl/ctp7_top.vhd:157]
CRITICAL WARNING: [Synth 8-3848] Net mAxilWriteMaster[wvalid] in module/entity ctp7_top does not have driver. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/hdl/ctp7_top.vhd:157]
CRITICAL WARNING: [Synth 8-3848] Net mAxilWriteMaster[bready] in module/entity ctp7_top does not have driver. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/hdl/ctp7_top.vhd:157]
CRITICAL WARNING: [Synth 8-3848] Net mAxilReadMaster[arprot] in module/entity ctp7_top does not have driver. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/hdl/ctp7_top.vhd:159]
CRITICAL WARNING: [Synth 8-3848] Net mAxilReadMaster[arvalid] in module/entity ctp7_top does not have driver. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/hdl/ctp7_top.vhd:159]
CRITICAL WARNING: [Synth 8-3848] Net mAxilReadMaster[rready] in module/entity ctp7_top does not have driver. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/hdl/ctp7_top.vhd:159]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1674.570 ; gain = 295.770 ; free physical = 75677 ; free virtual = 132181
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
CRITICAL WARNING: [Synth 8-3295] tying undriven pin i_ttc_cmd:tcc_err_cnt_rst_i to constant 0 [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/hdl/ttc_core.vhd:163]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin U_TtcCnts_SyncOneShotCntVec:cntRst to constant 0 [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/hdl/ttc_core.vhd:328]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1674.570 ; gain = 295.770 ; free physical = 75713 ; free virtual = 132216
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1674.570 ; gain = 295.770 ; free physical = 75713 ; free virtual = 132216
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_in_context.xdc] for cell 'i_v7_bd/axi_chip2chip_0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_in_context.xdc] for cell 'i_v7_bd/axi_chip2chip_0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_in_context.xdc] for cell 'i_v7_bd/clk_wiz_0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_in_context.xdc] for cell 'i_v7_bd/clk_wiz_0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0_in_context.xdc] for cell 'i_v7_bd/proc_sys_reset_0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0_in_context.xdc] for cell 'i_v7_bd/proc_sys_reset_0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0_in_context.xdc] for cell 'i_v7_bd/xadc_wiz_0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0_in_context.xdc] for cell 'i_v7_bd/xadc_wiz_0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_xbar_0/v7_bd_xbar_0/v7_bd_xbar_0_in_context.xdc] for cell 'i_v7_bd/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_xbar_0/v7_bd_xbar_0/v7_bd_xbar_0_in_context.xdc] for cell 'i_v7_bd/axi_interconnect_0/xbar'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_auto_pc_0/v7_bd_auto_pc_0/v7_bd_auto_pc_0_in_context.xdc] for cell 'i_v7_bd/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_auto_pc_0/v7_bd_auto_pc_0/v7_bd_auto_pc_0_in_context.xdc] for cell 'i_v7_bd/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/ip/ttc_mmcm/ttc_mmcm/ttc_mmcm_in_context.xdc] for cell 'U_ttc_core/i_ctp7_ttc_clocks'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/ip/ttc_mmcm/ttc_mmcm/ttc_mmcm_in_context.xdc] for cell 'U_ttc_core/i_ctp7_ttc_clocks'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_200_diff_in_clk_p' already exists, overwriting the previous clock with the same name. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:7]
WARNING: [Constraints 18-619] A clock with name 'clk_40_ttc_p_i' already exists, overwriting the previous clock with the same name. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:39]
CRITICAL WARNING: [Vivado 12-508] No pins matched 'U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT0'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:136]
INFO: [Timing 38-2] Deriving generated clocks [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:136]
CRITICAL WARNING: [Vivado 12-508] No pins matched 'U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:137]
CRITICAL WARNING: [Vivado 12-508] No pins matched 'i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:138]
CRITICAL WARNING: [Vivado 12-508] No pins matched 'i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:139]
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc]
CRITICAL WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ctp7_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ctp7_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ctp7_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2199.512 ; gain = 0.000 ; free physical = 75228 ; free virtual = 131731
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:02:45 . Memory (MB): peak = 2199.512 ; gain = 820.711 ; free physical = 75368 ; free virtual = 131871
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element r_reg[master][2][wrAckNum] was removed.  [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/axi/axi-lite/rtl/AxiLiteCrossbar.vhd:431]
WARNING: [Synth 8-6014] Unused sequential element r_reg[master][1][wrAckNum] was removed.  [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/axi/axi-lite/rtl/AxiLiteCrossbar.vhd:431]
WARNING: [Synth 8-6014] Unused sequential element r_reg[master][0][wrAckNum] was removed.  [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/axi/axi-lite/rtl/AxiLiteCrossbar.vhd:431]
WARNING: [Synth 8-6014] Unused sequential element r_reg[master][1][rdAckNum] was removed.  [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/axi/axi-lite/rtl/AxiLiteCrossbar.vhd:431]
WARNING: [Synth 8-6014] Unused sequential element r_reg[master][2][rdAckNum] was removed.  [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/axi/axi-lite/rtl/AxiLiteCrossbar.vhd:431]
WARNING: [Synth 8-6014] Unused sequential element r_reg[master][0][rdAckNum] was removed.  [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/surf/axi/axi-lite/rtl/AxiLiteCrossbar.vhd:431]
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[sAxiReadSlaves][0][rresp][0]' (FDRE) to 'U_XBAR/r_reg[sAxiReadSlaves][0][rresp][1]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[sAxiWriteSlaves][0][bresp][0]' (FDRE) to 'U_XBAR/r_reg[sAxiWriteSlaves][0][bresp][1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:05:49 . Memory (MB): peak = 2199.512 ; gain = 820.711 ; free physical = 72879 ; free virtual = 129395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------+------------+----------------+----------------------+--------------+
|Module Name                       | RTL Object | Inference      | Size (Depth x Width) | Primitives   | 
+----------------------------------+------------+----------------+----------------------+--------------+
|FifoAsync:/SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|FifoAsync:/SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|FifoAsync:/SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|FifoAsync:/SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|FifoAsync:/SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|FifoAsync:/SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|FifoAsync:/SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|FifoAsync:/SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|FifoAsync:/SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
+----------------------------------+------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_v7_bd/clk_wiz_0/clk_out1' to pin 'i_v7_bd/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_v7_bd/clk_wiz_0/clk_out2' to pin 'i_v7_bd/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_v7_bd/clk_wiz_0/clk_out3' to pin 'i_v7_bd/clk_wiz_0/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'U_ttc_core/i_ctp7_ttc_clocks/clk_ttc120_out' to pin 'U_ttc_core/i_ctp7_ttc_clocks/bbstub_clk_ttc120_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'U_ttc_core/i_ctp7_ttc_clocks/clk_ttc240_out' to pin 'U_ttc_core/i_ctp7_ttc_clocks/bbstub_clk_ttc240_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'U_ttc_core/i_ctp7_ttc_clocks/clk_ttc40_out' to pin 'U_ttc_core/i_ctp7_ttc_clocks/bbstub_clk_ttc40_out/O'
WARNING: [Synth 8-565] redefining clock 'clk_200_diff_in_clk_p'
WARNING: [Synth 8-565] redefining clock 'clk_40_ttc_p_i'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:06:02 . Memory (MB): peak = 2199.512 ; gain = 820.711 ; free physical = 72772 ; free virtual = 129288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:06:03 . Memory (MB): peak = 2199.512 ; gain = 820.711 ; free physical = 72770 ; free virtual = 129285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------------------------+------------+----------------+----------------------+--------------+
|Module Name                       | RTL Object | Inference      | Size (Depth x Width) | Primitives   | 
+----------------------------------+------------+----------------+----------------------+--------------+
|FifoAsync:/SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|FifoAsync:/SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|FifoAsync:/SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|FifoAsync:/SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|FifoAsync:/SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|FifoAsync:/SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|FifoAsync:/SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|FifoAsync:/SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|FifoAsync:/SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
+----------------------------------+------------+----------------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:06:06 . Memory (MB): peak = 2199.512 ; gain = 820.711 ; free physical = 72768 ; free virtual = 129284
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:06:06 . Memory (MB): peak = 2199.512 ; gain = 820.711 ; free physical = 72768 ; free virtual = 129284
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:06:06 . Memory (MB): peak = 2199.512 ; gain = 820.711 ; free physical = 72768 ; free virtual = 129284
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:06:07 . Memory (MB): peak = 2199.512 ; gain = 820.711 ; free physical = 72768 ; free virtual = 129284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|DeviceDna7Series | r_reg[dnaValue][8] | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-----------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |v7_bd_auto_pc_0          |         1|
|2     |v7_bd_xbar_0             |         1|
|3     |v7_bd_axi_chip2chip_0_0  |         1|
|4     |v7_bd_clk_wiz_0_0        |         1|
|5     |v7_bd_proc_sys_reset_0_0 |         1|
|6     |v7_bd_xadc_wiz_0_0       |         1|
|7     |ttc_mmcm                 |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |ttc_mmcm_bbox_6                 |     1|
|2     |v7_bd_auto_pc_0_bbox_1          |     1|
|3     |v7_bd_axi_chip2chip_0_0_bbox_0  |     1|
|4     |v7_bd_clk_wiz_0_0_bbox_3        |     1|
|5     |v7_bd_proc_sys_reset_0_0_bbox_4 |     1|
|6     |v7_bd_xadc_wiz_0_0_bbox_5       |     1|
|7     |v7_bd_xbar_0_bbox_2             |     1|
|8     |BUFR                            |     1|
|9     |BUFR_1                          |     1|
|10    |CARRY4                          |    98|
|11    |DNA_PORT                        |     1|
|12    |IDDR                            |     1|
|13    |LUT1                            |    68|
|14    |LUT2                            |   345|
|15    |LUT3                            |   102|
|16    |LUT4                            |   199|
|17    |LUT5                            |   171|
|18    |LUT6                            |   527|
|19    |RAM32M                          |    54|
|20    |SRL16E                          |     2|
|21    |FDPE                            |    27|
|22    |FDRE                            |  2003|
|23    |FDSE                            |    72|
|24    |IBUF                            |     1|
|25    |IBUFDS                          |     1|
|26    |OBUF                            |     1|
|27    |OBUFT                           |     5|
+------+--------------------------------+------+

Report Instance Areas: 
+------+------------------------------------------+---------------------------------------+------+
|      |Instance                                  |Module                                 |Cells |
+------+------------------------------------------+---------------------------------------+------+
|1     |top                                       |                                       |  4499|
|2     |  i_v7_bd                                 |v7_bd                                  |   814|
|3     |    axi_interconnect_0                    |v7_bd_axi_interconnect_0_0             |   473|
|4     |      s00_couplers                        |s00_couplers_imp_BMC27U                |   169|
|5     |  U_XBAR                                  |AxiLiteCrossbar                        |   415|
|6     |  U_AxiVersion                            |AxiVersion                             |   692|
|7     |    \GEN_DEVICE_DNA.DeviceDna_1           |DeviceDna                              |   216|
|8     |      \GEN_7SERIES.DeviceDna7Series_Inst  |DeviceDna7Series                       |   216|
|9     |        RstSync_Inst                      |RstSync                                |     3|
|10    |          Synchronizer_1                  |Synchronizer__1                        |     2|
|11    |        SyncValid                         |Synchronizer__parameterized0           |     3|
|12    |        SyncData                          |SynchronizerVector                     |   112|
|13    |  U_ttc_core                              |ttc_core                               |  2570|
|14    |    i_ttc_cmd                             |ttc_cmd                                |   147|
|15    |      i_ttc_decoder                       |ttc_decoder                            |    87|
|16    |    i_local_timing_ref_gen                |local_timing_ref_gen                   |   101|
|17    |    U_mmcm_locked_sync                    |Synchronizer__parameterized1__1        |     2|
|18    |    U_bc0_locked_sync                     |Synchronizer__parameterized1__2        |     2|
|19    |    U_bc0_stat_rst_sync                   |Synchronizer__parameterized1           |     2|
|20    |    U_sync_ttc_dec_errs                   |SynchronizerFifo                       |   174|
|21    |      \GEN_ASYNC.FifoAsync_1              |FifoAsync__1                           |   174|
|22    |        READ_RstSync                      |RstSync__parameterized0__3             |     3|
|23    |          Synchronizer_1                  |Synchronizer__5                        |     2|
|24    |        SynchronizerVector_0              |SynchronizerVector__parameterized0__3  |    12|
|25    |        Synchronizer_0                    |Synchronizer__parameterized2__3        |     3|
|26    |        WRITE_RstSync                     |RstSync__parameterized0__2             |     3|
|27    |          Synchronizer_1                  |Synchronizer__4                        |     2|
|28    |        SynchronizerVector_1              |SynchronizerVector__parameterized0__2  |    12|
|29    |        Synchronizer_1                    |Synchronizer__parameterized2__2        |     3|
|30    |        SimpleDualPortRam_Inst            |SimpleDualPortRam__1                   |    38|
|31    |    U_TtcCnts_SyncOneShotCntVec           |SynchronizerOneShotCntVector           |  1920|
|32    |      \GEN_VEC[7].SyncOneShotCnt_Inst     |SynchronizerOneShotCnt__1              |   240|
|33    |        SyncOneShot_0                     |SynchronizerOneShot__3                 |     5|
|34    |          RstSync_Inst                    |RstSync__parameterized1__3             |     3|
|35    |            Synchronizer_1                |Synchronizer__10                       |     2|
|36    |          Sync_Pulse                      |SynchronizerEdge__3                    |     2|
|37    |            Synchronizer_Inst             |Synchronizer__parameterized3__3        |     2|
|38    |        Synchronizer_1                    |Synchronizer__parameterized4__1        |     2|
|39    |        \CNT_RST_EDGE.SyncOneShot_1       |SynchronizerOneShot__2                 |     8|
|40    |          RstSync_Inst                    |RstSync__parameterized1__2             |     3|
|41    |            Synchronizer_1                |Synchronizer__9                        |     2|
|42    |          Sync_Pulse                      |SynchronizerEdge__2                    |     5|
|43    |            Synchronizer_Inst             |Synchronizer__parameterized3__2        |     2|
|44    |        \GEN_CNT.SyncFifo_Inst            |SynchronizerFifo__parameterized0__1    |   174|
|45    |          \GEN_ASYNC.FifoAsync_1          |FifoAsync__2                           |   174|
|46    |            READ_RstSync                  |RstSync__parameterized0__5             |     3|
|47    |              Synchronizer_1              |Synchronizer__8                        |     2|
|48    |            SynchronizerVector_0          |SynchronizerVector__parameterized0__5  |    12|
|49    |            Synchronizer_0                |Synchronizer__parameterized2__5        |     3|
|50    |            WRITE_RstSync                 |RstSync__parameterized0__4             |     3|
|51    |              Synchronizer_1              |Synchronizer__7                        |     2|
|52    |            SynchronizerVector_1          |SynchronizerVector__parameterized0__4  |    12|
|53    |            Synchronizer_1                |Synchronizer__parameterized2__4        |     3|
|54    |            SimpleDualPortRam_Inst        |SimpleDualPortRam__2                   |    38|
|55    |      \GEN_VEC[6].SyncOneShotCnt_Inst     |SynchronizerOneShotCnt__2              |   240|
|56    |        SyncOneShot_0                     |SynchronizerOneShot__5                 |     5|
|57    |          RstSync_Inst                    |RstSync__parameterized1__5             |     3|
|58    |            Synchronizer_1                |Synchronizer__14                       |     2|
|59    |          Sync_Pulse                      |SynchronizerEdge__5                    |     2|
|60    |            Synchronizer_Inst             |Synchronizer__parameterized3__5        |     2|
|61    |        Synchronizer_1                    |Synchronizer__parameterized4__2        |     2|
|62    |        \CNT_RST_EDGE.SyncOneShot_1       |SynchronizerOneShot__4                 |     8|
|63    |          RstSync_Inst                    |RstSync__parameterized1__4             |     3|
|64    |            Synchronizer_1                |Synchronizer__13                       |     2|
|65    |          Sync_Pulse                      |SynchronizerEdge__4                    |     5|
|66    |            Synchronizer_Inst             |Synchronizer__parameterized3__4        |     2|
|67    |        \GEN_CNT.SyncFifo_Inst            |SynchronizerFifo__parameterized0__2    |   174|
|68    |          \GEN_ASYNC.FifoAsync_1          |FifoAsync__3                           |   174|
|69    |            READ_RstSync                  |RstSync__parameterized0__7             |     3|
|70    |              Synchronizer_1              |Synchronizer__12                       |     2|
|71    |            SynchronizerVector_0          |SynchronizerVector__parameterized0__7  |    12|
|72    |            Synchronizer_0                |Synchronizer__parameterized2__7        |     3|
|73    |            WRITE_RstSync                 |RstSync__parameterized0__6             |     3|
|74    |              Synchronizer_1              |Synchronizer__11                       |     2|
|75    |            SynchronizerVector_1          |SynchronizerVector__parameterized0__6  |    12|
|76    |            Synchronizer_1                |Synchronizer__parameterized2__6        |     3|
|77    |            SimpleDualPortRam_Inst        |SimpleDualPortRam__3                   |    38|
|78    |      \GEN_VEC[5].SyncOneShotCnt_Inst     |SynchronizerOneShotCnt__3              |   240|
|79    |        SyncOneShot_0                     |SynchronizerOneShot__7                 |     5|
|80    |          RstSync_Inst                    |RstSync__parameterized1__7             |     3|
|81    |            Synchronizer_1                |Synchronizer__18                       |     2|
|82    |          Sync_Pulse                      |SynchronizerEdge__7                    |     2|
|83    |            Synchronizer_Inst             |Synchronizer__parameterized3__7        |     2|
|84    |        Synchronizer_1                    |Synchronizer__parameterized4__3        |     2|
|85    |        \CNT_RST_EDGE.SyncOneShot_1       |SynchronizerOneShot__6                 |     8|
|86    |          RstSync_Inst                    |RstSync__parameterized1__6             |     3|
|87    |            Synchronizer_1                |Synchronizer__17                       |     2|
|88    |          Sync_Pulse                      |SynchronizerEdge__6                    |     5|
|89    |            Synchronizer_Inst             |Synchronizer__parameterized3__6        |     2|
|90    |        \GEN_CNT.SyncFifo_Inst            |SynchronizerFifo__parameterized0__3    |   174|
|91    |          \GEN_ASYNC.FifoAsync_1          |FifoAsync__4                           |   174|
|92    |            READ_RstSync                  |RstSync__parameterized0__9             |     3|
|93    |              Synchronizer_1              |Synchronizer__16                       |     2|
|94    |            SynchronizerVector_0          |SynchronizerVector__parameterized0__9  |    12|
|95    |            Synchronizer_0                |Synchronizer__parameterized2__9        |     3|
|96    |            WRITE_RstSync                 |RstSync__parameterized0__8             |     3|
|97    |              Synchronizer_1              |Synchronizer__15                       |     2|
|98    |            SynchronizerVector_1          |SynchronizerVector__parameterized0__8  |    12|
|99    |            Synchronizer_1                |Synchronizer__parameterized2__8        |     3|
|100   |            SimpleDualPortRam_Inst        |SimpleDualPortRam__4                   |    38|
|101   |      \GEN_VEC[4].SyncOneShotCnt_Inst     |SynchronizerOneShotCnt__4              |   240|
|102   |        SyncOneShot_0                     |SynchronizerOneShot__9                 |     5|
|103   |          RstSync_Inst                    |RstSync__parameterized1__9             |     3|
|104   |            Synchronizer_1                |Synchronizer__22                       |     2|
|105   |          Sync_Pulse                      |SynchronizerEdge__9                    |     2|
|106   |            Synchronizer_Inst             |Synchronizer__parameterized3__9        |     2|
|107   |        Synchronizer_1                    |Synchronizer__parameterized4__4        |     2|
|108   |        \CNT_RST_EDGE.SyncOneShot_1       |SynchronizerOneShot__8                 |     8|
|109   |          RstSync_Inst                    |RstSync__parameterized1__8             |     3|
|110   |            Synchronizer_1                |Synchronizer__21                       |     2|
|111   |          Sync_Pulse                      |SynchronizerEdge__8                    |     5|
|112   |            Synchronizer_Inst             |Synchronizer__parameterized3__8        |     2|
|113   |        \GEN_CNT.SyncFifo_Inst            |SynchronizerFifo__parameterized0__4    |   174|
|114   |          \GEN_ASYNC.FifoAsync_1          |FifoAsync__5                           |   174|
|115   |            READ_RstSync                  |RstSync__parameterized0__11            |     3|
|116   |              Synchronizer_1              |Synchronizer__20                       |     2|
|117   |            SynchronizerVector_0          |SynchronizerVector__parameterized0__11 |    12|
|118   |            Synchronizer_0                |Synchronizer__parameterized2__11       |     3|
|119   |            WRITE_RstSync                 |RstSync__parameterized0__10            |     3|
|120   |              Synchronizer_1              |Synchronizer__19                       |     2|
|121   |            SynchronizerVector_1          |SynchronizerVector__parameterized0__10 |    12|
|122   |            Synchronizer_1                |Synchronizer__parameterized2__10       |     3|
|123   |            SimpleDualPortRam_Inst        |SimpleDualPortRam__5                   |    38|
|124   |      \GEN_VEC[3].SyncOneShotCnt_Inst     |SynchronizerOneShotCnt__5              |   240|
|125   |        SyncOneShot_0                     |SynchronizerOneShot__11                |     5|
|126   |          RstSync_Inst                    |RstSync__parameterized1__11            |     3|
|127   |            Synchronizer_1                |Synchronizer__26                       |     2|
|128   |          Sync_Pulse                      |SynchronizerEdge__11                   |     2|
|129   |            Synchronizer_Inst             |Synchronizer__parameterized3__11       |     2|
|130   |        Synchronizer_1                    |Synchronizer__parameterized4__5        |     2|
|131   |        \CNT_RST_EDGE.SyncOneShot_1       |SynchronizerOneShot__10                |     8|
|132   |          RstSync_Inst                    |RstSync__parameterized1__10            |     3|
|133   |            Synchronizer_1                |Synchronizer__25                       |     2|
|134   |          Sync_Pulse                      |SynchronizerEdge__10                   |     5|
|135   |            Synchronizer_Inst             |Synchronizer__parameterized3__10       |     2|
|136   |        \GEN_CNT.SyncFifo_Inst            |SynchronizerFifo__parameterized0__5    |   174|
|137   |          \GEN_ASYNC.FifoAsync_1          |FifoAsync__6                           |   174|
|138   |            READ_RstSync                  |RstSync__parameterized0__13            |     3|
|139   |              Synchronizer_1              |Synchronizer__24                       |     2|
|140   |            SynchronizerVector_0          |SynchronizerVector__parameterized0__13 |    12|
|141   |            Synchronizer_0                |Synchronizer__parameterized2__13       |     3|
|142   |            WRITE_RstSync                 |RstSync__parameterized0__12            |     3|
|143   |              Synchronizer_1              |Synchronizer__23                       |     2|
|144   |            SynchronizerVector_1          |SynchronizerVector__parameterized0__12 |    12|
|145   |            Synchronizer_1                |Synchronizer__parameterized2__12       |     3|
|146   |            SimpleDualPortRam_Inst        |SimpleDualPortRam__6                   |    38|
|147   |      \GEN_VEC[2].SyncOneShotCnt_Inst     |SynchronizerOneShotCnt__6              |   240|
|148   |        SyncOneShot_0                     |SynchronizerOneShot__13                |     5|
|149   |          RstSync_Inst                    |RstSync__parameterized1__13            |     3|
|150   |            Synchronizer_1                |Synchronizer__30                       |     2|
|151   |          Sync_Pulse                      |SynchronizerEdge__13                   |     2|
|152   |            Synchronizer_Inst             |Synchronizer__parameterized3__13       |     2|
|153   |        Synchronizer_1                    |Synchronizer__parameterized4__6        |     2|
|154   |        \CNT_RST_EDGE.SyncOneShot_1       |SynchronizerOneShot__12                |     8|
|155   |          RstSync_Inst                    |RstSync__parameterized1__12            |     3|
|156   |            Synchronizer_1                |Synchronizer__29                       |     2|
|157   |          Sync_Pulse                      |SynchronizerEdge__12                   |     5|
|158   |            Synchronizer_Inst             |Synchronizer__parameterized3__12       |     2|
|159   |        \GEN_CNT.SyncFifo_Inst            |SynchronizerFifo__parameterized0__6    |   174|
|160   |          \GEN_ASYNC.FifoAsync_1          |FifoAsync__7                           |   174|
|161   |            READ_RstSync                  |RstSync__parameterized0__15            |     3|
|162   |              Synchronizer_1              |Synchronizer__28                       |     2|
|163   |            SynchronizerVector_0          |SynchronizerVector__parameterized0__15 |    12|
|164   |            Synchronizer_0                |Synchronizer__parameterized2__15       |     3|
|165   |            WRITE_RstSync                 |RstSync__parameterized0__14            |     3|
|166   |              Synchronizer_1              |Synchronizer__27                       |     2|
|167   |            SynchronizerVector_1          |SynchronizerVector__parameterized0__14 |    12|
|168   |            Synchronizer_1                |Synchronizer__parameterized2__14       |     3|
|169   |            SimpleDualPortRam_Inst        |SimpleDualPortRam__7                   |    38|
|170   |      \GEN_VEC[1].SyncOneShotCnt_Inst     |SynchronizerOneShotCnt__7              |   240|
|171   |        SyncOneShot_0                     |SynchronizerOneShot__15                |     5|
|172   |          RstSync_Inst                    |RstSync__parameterized1__15            |     3|
|173   |            Synchronizer_1                |Synchronizer__34                       |     2|
|174   |          Sync_Pulse                      |SynchronizerEdge__15                   |     2|
|175   |            Synchronizer_Inst             |Synchronizer__parameterized3__15       |     2|
|176   |        Synchronizer_1                    |Synchronizer__parameterized4__7        |     2|
|177   |        \CNT_RST_EDGE.SyncOneShot_1       |SynchronizerOneShot__14                |     8|
|178   |          RstSync_Inst                    |RstSync__parameterized1__14            |     3|
|179   |            Synchronizer_1                |Synchronizer__33                       |     2|
|180   |          Sync_Pulse                      |SynchronizerEdge__14                   |     5|
|181   |            Synchronizer_Inst             |Synchronizer__parameterized3__14       |     2|
|182   |        \GEN_CNT.SyncFifo_Inst            |SynchronizerFifo__parameterized0__7    |   174|
|183   |          \GEN_ASYNC.FifoAsync_1          |FifoAsync__8                           |   174|
|184   |            READ_RstSync                  |RstSync__parameterized0__17            |     3|
|185   |              Synchronizer_1              |Synchronizer__32                       |     2|
|186   |            SynchronizerVector_0          |SynchronizerVector__parameterized0__17 |    12|
|187   |            Synchronizer_0                |Synchronizer__parameterized2__17       |     3|
|188   |            WRITE_RstSync                 |RstSync__parameterized0__16            |     3|
|189   |              Synchronizer_1              |Synchronizer__31                       |     2|
|190   |            SynchronizerVector_1          |SynchronizerVector__parameterized0__16 |    12|
|191   |            Synchronizer_1                |Synchronizer__parameterized2__16       |     3|
|192   |            SimpleDualPortRam_Inst        |SimpleDualPortRam__8                   |    38|
|193   |      \GEN_VEC[0].SyncOneShotCnt_Inst     |SynchronizerOneShotCnt                 |   240|
|194   |        SyncOneShot_0                     |SynchronizerOneShot__1                 |     5|
|195   |          RstSync_Inst                    |RstSync__parameterized1__1             |     3|
|196   |            Synchronizer_1                |Synchronizer__6                        |     2|
|197   |          Sync_Pulse                      |SynchronizerEdge__1                    |     2|
|198   |            Synchronizer_Inst             |Synchronizer__parameterized3__1        |     2|
|199   |        Synchronizer_1                    |Synchronizer__parameterized4           |     2|
|200   |        \CNT_RST_EDGE.SyncOneShot_1       |SynchronizerOneShot                    |     8|
|201   |          RstSync_Inst                    |RstSync__parameterized1                |     3|
|202   |            Synchronizer_1                |Synchronizer                           |     2|
|203   |          Sync_Pulse                      |SynchronizerEdge                       |     5|
|204   |            Synchronizer_Inst             |Synchronizer__parameterized3           |     2|
|205   |        \GEN_CNT.SyncFifo_Inst            |SynchronizerFifo__parameterized0       |   174|
|206   |          \GEN_ASYNC.FifoAsync_1          |FifoAsync                              |   174|
|207   |            READ_RstSync                  |RstSync__parameterized0__1             |     3|
|208   |              Synchronizer_1              |Synchronizer__3                        |     2|
|209   |            SynchronizerVector_0          |SynchronizerVector__parameterized0__1  |    12|
|210   |            Synchronizer_0                |Synchronizer__parameterized2__1        |     3|
|211   |            WRITE_RstSync                 |RstSync__parameterized0                |     3|
|212   |              Synchronizer_1              |Synchronizer__2                        |     2|
|213   |            SynchronizerVector_1          |SynchronizerVector__parameterized0     |    12|
|214   |            Synchronizer_1                |Synchronizer__parameterized2           |     3|
|215   |            SimpleDualPortRam_Inst        |SimpleDualPortRam                      |    38|
+------+------------------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:06:07 . Memory (MB): peak = 2199.512 ; gain = 820.711 ; free physical = 72768 ; free virtual = 129284
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 492 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:03:43 . Memory (MB): peak = 2199.512 ; gain = 295.770 ; free physical = 75310 ; free virtual = 131826
Synthesis Optimization Complete : Time (s): cpu = 00:01:13 ; elapsed = 00:06:09 . Memory (MB): peak = 2199.512 ; gain = 820.711 ; free physical = 75310 ; free virtual = 131826
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 157 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'ttc_mmcm' for instance 'U_ttc_core/i_ctp7_ttc_clocks'. The XDC file /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/ip/ttc_mmcm/ttc_mmcm_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'ttc_mmcm' for instance 'U_ttc_core/i_ctp7_ttc_clocks'. The XDC file /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/ip/ttc_mmcm/ttc_mmcm.xdc will not be read for this cell.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 54 instances

INFO: [Common 17-83] Releasing license: Synthesis
110 Infos, 33 Warnings, 35 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:06:12 . Memory (MB): peak = 2207.516 ; gain = 852.301 ; free physical = 75294 ; free virtual = 131810
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/ctp7_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ctp7_top_utilization_synth.rpt -pb ctp7_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2231.531 ; gain = 0.000 ; free physical = 75294 ; free virtual = 131811
source /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/ruckus/vivado_post_synth_run.tcl
INFO: [Common 17-206] Exiting Vivado at Tue Nov 27 12:45:33 2018...
[Tue Nov 27 12:45:33 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:07:46 ; elapsed = 00:10:33 . Memory (MB): peak = 2111.707 ; gain = 0.000 ; free physical = 76188 ; free virtual = 132691
# set syn_rc [catch { 
#    if { [CheckSynth] != true } {
#       ## Check for DCP only synthesis run
#       if { [info exists ::env(SYNTH_DCP)] } {
#          set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#       }
#       ## Launch the run
#       launch_runs synth_1 -jobs $::env(PARALLEL_SYNTH)
#       set src_rc [catch { 
#          wait_on_run synth_1
#       } _RESULT]     
#    }
# } _SYN_RESULT]    
# if { ${syn_rc} } {
#    PrintOpenGui ${_SYN_RESULT}
#    exit -1
# }
# if { [CheckSynth printMsg] != true } {  
#    close_project
#    exit -1
# }
# source ${RUCKUS_DIR}/vivado_post_synthesis.tcl
## source -quiet $::env(RUCKUS_DIR)/vivado_env_var.tcl
## source -quiet $::env(RUCKUS_DIR)/vivado_proc.tcl
## SourceTclFile ${VIVADO_DIR}/post_synthesis.tcl
# if { [info exists ::env(SYNTH_ONLY)] } {
#    close_project
#    GitBuildTag
#    exit 0
# }
# if { [info exists ::env(SYNTH_DCP)] } {
#    source ${RUCKUS_DIR}/vivado_dcp.tcl
#    close_project
#    GitBuildTag
#    exit 0
# }
# if { ${RECONFIG_CHECKPOINT} != 0 } {
#    ImportStaticReconfigDcp
# }
# if { [CheckImpl] != true } {
#    if { [file exists ${OUT_DIR}/IncrementalBuild.dcp] == 1 } {
#       if { $::env(INCR_BUILD_BYPASS) == 0 } {
#          set_property incremental_checkpoint ${OUT_DIR}/IncrementalBuild.dcp [get_runs impl_1]
#       }
#    }
#    launch_runs -to_step write_bitstream impl_1
#    set src_rc [catch { 
#       wait_on_run impl_1 
#    } _RESULT]     
# }
[Tue Nov 27 12:45:36 2018] Launched impl_1...
Run output will be captured here: /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/impl_1/runme.log
[Tue Nov 27 12:45:36 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log ctp7_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ctp7_top.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ctp7_top.tcl -notrace
INFO: [Common 17-1565] set_msg_config should not be used to change the severity of DRC/METHODOLOGY checks. Please use the 'set_property SEVERITY <NEW_SEVERITY> [get_<drc|methodology>_checks <ID>]' command instead.
INFO: [Common 17-1565] set_msg_config should not be used to change the severity of DRC/METHODOLOGY checks. Please use the 'set_property SEVERITY <NEW_SEVERITY> [get_<drc|methodology>_checks <ID>]' command instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/local/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top ctp7_top -part xc7vx690tffg1927-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/ip/ttc_mmcm/ttc_mmcm.dcp' for cell 'U_ttc_core/i_ctp7_ttc_clocks'
INFO: [Project 1-454] Reading design checkpoint '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0.dcp' for cell 'i_v7_bd/axi_chip2chip_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.dcp' for cell 'i_v7_bd/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0.dcp' for cell 'i_v7_bd/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0.dcp' for cell 'i_v7_bd/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_xbar_0/v7_bd_xbar_0.dcp' for cell 'i_v7_bd/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_auto_pc_0/v7_bd_auto_pc_0.dcp' for cell 'i_v7_bd/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 384 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0.xdc] for cell 'i_v7_bd/axi_chip2chip_0/inst'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0.xdc] for cell 'i_v7_bd/axi_chip2chip_0/inst'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_board.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_board.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:01:03 . Memory (MB): peak = 2648.617 ; gain = 574.988 ; free physical = 74837 ; free virtual = 131355
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0_board.xdc] for cell 'i_v7_bd/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0_board.xdc] for cell 'i_v7_bd/proc_sys_reset_0/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0.xdc] for cell 'i_v7_bd/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0.xdc] for cell 'i_v7_bd/proc_sys_reset_0/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0.xdc] for cell 'i_v7_bd/xadc_wiz_0/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0.xdc] for cell 'i_v7_bd/xadc_wiz_0/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/ip/ttc_mmcm/ttc_mmcm_board.xdc] for cell 'U_ttc_core/i_ctp7_ttc_clocks/inst'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/ip/ttc_mmcm/ttc_mmcm_board.xdc] for cell 'U_ttc_core/i_ctp7_ttc_clocks/inst'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/ip/ttc_mmcm/ttc_mmcm.xdc] for cell 'U_ttc_core/i_ctp7_ttc_clocks/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/ip/ttc_mmcm/ttc_mmcm.xdc:57]
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/ip/ttc_mmcm/ttc_mmcm.xdc] for cell 'U_ttc_core/i_ctp7_ttc_clocks/inst'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_200_diff_in_clk_p' already exists, overwriting the previous clock with the same name. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:7]
WARNING: [Constraints 18-619] A clock with name 'clk_40_ttc_p_i' already exists, overwriting the previous clock with the same name. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:39]
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc]
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_clocks.xdc] for cell 'i_v7_bd/axi_chip2chip_0/inst'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_clocks.xdc] for cell 'i_v7_bd/axi_chip2chip_0/inst'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_late.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_late.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 78 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 62 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 12 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 4 instances

22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:52 ; elapsed = 00:03:54 . Memory (MB): peak = 2650.621 ; gain = 1295.840 ; free physical = 74830 ; free virtual = 131348
source /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/ruckus/vivado_pre_opt_run.tcl
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2729.684 ; gain = 64.035 ; free physical = 74807 ; free virtual = 131326

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 20e4eb0fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.684 ; gain = 0.000 ; free physical = 74807 ; free virtual = 131326

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 9 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1af3b7519

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2729.684 ; gain = 0.000 ; free physical = 74816 ; free virtual = 131335
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1844a1039

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2729.684 ; gain = 0.000 ; free physical = 74817 ; free virtual = 131336
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 25 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a7d9614d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2729.684 ; gain = 0.000 ; free physical = 74817 ; free virtual = 131335
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1861 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a7d9614d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2729.684 ; gain = 0.000 ; free physical = 74815 ; free virtual = 131334
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1a6ab68f3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2729.684 ; gain = 0.000 ; free physical = 74816 ; free virtual = 131335
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a6ab68f3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2729.684 ; gain = 0.000 ; free physical = 74817 ; free virtual = 131336
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2729.684 ; gain = 0.000 ; free physical = 74817 ; free virtual = 131336
Ending Logic Optimization Task | Checksum: 1a6ab68f3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2729.684 ; gain = 0.000 ; free physical = 74817 ; free virtual = 131336

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.253 | TNS=0.000 |
INFO: [Power 33-23] Power model is not available for DNA_PORT_I
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 14a6b6316

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3112.016 ; gain = 0.000 ; free physical = 74794 ; free virtual = 131316
Ending Power Optimization Task | Checksum: 14a6b6316

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3112.016 ; gain = 382.332 ; free physical = 74800 ; free virtual = 131323

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14a6b6316

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.016 ; gain = 0.000 ; free physical = 74801 ; free virtual = 131323
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3112.016 ; gain = 454.367 ; free physical = 74801 ; free virtual = 131323
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3112.016 ; gain = 0.000 ; free physical = 74795 ; free virtual = 131321
INFO: [Common 17-1381] The checkpoint '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/impl_1/ctp7_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ctp7_top_drc_opted.rpt -pb ctp7_top_drc_opted.pb -rpx ctp7_top_drc_opted.rpx
Command: report_drc -file ctp7_top_drc_opted.rpt -pb ctp7_top_drc_opted.pb -rpx ctp7_top_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/impl_1/ctp7_top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3112.102 ; gain = 0.086 ; free physical = 74794 ; free virtual = 131319
source /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/ruckus/vivado_messages.tcl
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -ruleid {119}  -id {Common 17-1361}  -suppress '. The existing rule will be replaced.
INFO: [Common 17-1565] set_msg_config should not be used to change the severity of DRC/METHODOLOGY checks. Please use the 'set_property SEVERITY <NEW_SEVERITY> [get_<drc|methodology>_checks <ID>]' command instead.
INFO: [Common 17-1565] set_msg_config should not be used to change the severity of DRC/METHODOLOGY checks. Please use the 'set_property SEVERITY <NEW_SEVERITY> [get_<drc|methodology>_checks <ID>]' command instead.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3112.102 ; gain = 0.000 ; free physical = 74790 ; free virtual = 131315
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 566d37e5

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3112.102 ; gain = 0.000 ; free physical = 74789 ; free virtual = 131315
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3112.102 ; gain = 0.000 ; free physical = 74792 ; free virtual = 131318

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: de616a3e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3112.102 ; gain = 0.000 ; free physical = 74761 ; free virtual = 131288

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10330118a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 3112.102 ; gain = 0.000 ; free physical = 74736 ; free virtual = 131264

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10330118a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 3112.102 ; gain = 0.000 ; free physical = 74736 ; free virtual = 131264
Phase 1 Placer Initialization | Checksum: 10330118a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 3112.102 ; gain = 0.000 ; free physical = 74736 ; free virtual = 131264

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 126754df8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3152.117 ; gain = 40.016 ; free physical = 74712 ; free virtual = 131240

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3160.117 ; gain = 0.000 ; free physical = 74627 ; free virtual = 131156

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: fdba1aee

Time (s): cpu = 00:01:22 ; elapsed = 00:00:26 . Memory (MB): peak = 3160.117 ; gain = 48.016 ; free physical = 74627 ; free virtual = 131156
Phase 2 Global Placement | Checksum: 15c043414

Time (s): cpu = 00:01:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3160.117 ; gain = 48.016 ; free physical = 74628 ; free virtual = 131158

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15c043414

Time (s): cpu = 00:01:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3160.117 ; gain = 48.016 ; free physical = 74628 ; free virtual = 131157

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1368a8a00

Time (s): cpu = 00:01:30 ; elapsed = 00:00:28 . Memory (MB): peak = 3160.117 ; gain = 48.016 ; free physical = 74620 ; free virtual = 131150

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1365cf7cd

Time (s): cpu = 00:01:30 ; elapsed = 00:00:29 . Memory (MB): peak = 3160.117 ; gain = 48.016 ; free physical = 74619 ; free virtual = 131149

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1fa24285a

Time (s): cpu = 00:01:30 ; elapsed = 00:00:29 . Memory (MB): peak = 3160.117 ; gain = 48.016 ; free physical = 74620 ; free virtual = 131149

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1956dcb2d

Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3160.117 ; gain = 48.016 ; free physical = 74604 ; free virtual = 131134

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 119564c83

Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3160.117 ; gain = 48.016 ; free physical = 74604 ; free virtual = 131135

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 119564c83

Time (s): cpu = 00:01:35 ; elapsed = 00:00:33 . Memory (MB): peak = 3160.117 ; gain = 48.016 ; free physical = 74604 ; free virtual = 131135
Phase 3 Detail Placement | Checksum: 119564c83

Time (s): cpu = 00:01:35 ; elapsed = 00:00:33 . Memory (MB): peak = 3160.117 ; gain = 48.016 ; free physical = 74604 ; free virtual = 131135

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11a1e1a64

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 11a1e1a64

Time (s): cpu = 00:01:41 ; elapsed = 00:00:34 . Memory (MB): peak = 3160.117 ; gain = 48.016 ; free physical = 74603 ; free virtual = 131133
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.564. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b30f9d91

Time (s): cpu = 00:01:42 ; elapsed = 00:00:36 . Memory (MB): peak = 3160.117 ; gain = 48.016 ; free physical = 74603 ; free virtual = 131134
Phase 4.1 Post Commit Optimization | Checksum: 1b30f9d91

Time (s): cpu = 00:01:42 ; elapsed = 00:00:36 . Memory (MB): peak = 3160.117 ; gain = 48.016 ; free physical = 74603 ; free virtual = 131134

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b30f9d91

Time (s): cpu = 00:01:43 ; elapsed = 00:00:36 . Memory (MB): peak = 3160.117 ; gain = 48.016 ; free physical = 74619 ; free virtual = 131149

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b30f9d91

Time (s): cpu = 00:01:43 ; elapsed = 00:00:36 . Memory (MB): peak = 3160.117 ; gain = 48.016 ; free physical = 74620 ; free virtual = 131150

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1614f3f9a

Time (s): cpu = 00:01:43 ; elapsed = 00:00:36 . Memory (MB): peak = 3160.117 ; gain = 48.016 ; free physical = 74620 ; free virtual = 131150
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1614f3f9a

Time (s): cpu = 00:01:43 ; elapsed = 00:00:36 . Memory (MB): peak = 3160.117 ; gain = 48.016 ; free physical = 74619 ; free virtual = 131149
Ending Placer Task | Checksum: 132efd3df

Time (s): cpu = 00:01:43 ; elapsed = 00:00:36 . Memory (MB): peak = 3160.117 ; gain = 48.016 ; free physical = 74736 ; free virtual = 131266
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:48 ; elapsed = 00:00:42 . Memory (MB): peak = 3160.117 ; gain = 48.016 ; free physical = 74736 ; free virtual = 131266
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3160.117 ; gain = 0.000 ; free physical = 74718 ; free virtual = 131264
INFO: [Common 17-1381] The checkpoint '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/impl_1/ctp7_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ctp7_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3160.117 ; gain = 0.000 ; free physical = 74690 ; free virtual = 131225
INFO: [runtcl-4] Executing : report_utilization -file ctp7_top_utilization_placed.rpt -pb ctp7_top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3160.117 ; gain = 0.000 ; free physical = 74733 ; free virtual = 131268
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ctp7_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3160.117 ; gain = 0.000 ; free physical = 74730 ; free virtual = 131265
source /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/ruckus/vivado_messages.tcl
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -ruleid {200}  -id {Common 17-1361}  -suppress '. The existing rule will be replaced.
INFO: [Common 17-1565] set_msg_config should not be used to change the severity of DRC/METHODOLOGY checks. Please use the 'set_property SEVERITY <NEW_SEVERITY> [get_<drc|methodology>_checks <ID>]' command instead.
INFO: [Common 17-1565] set_msg_config should not be used to change the severity of DRC/METHODOLOGY checks. Please use the 'set_property SEVERITY <NEW_SEVERITY> [get_<drc|methodology>_checks <ID>]' command instead.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3160.117 ; gain = 0.000 ; free physical = 74712 ; free virtual = 131262
INFO: [Common 17-1381] The checkpoint '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/impl_1/ctp7_top_physopt.dcp' has been generated.
source /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/ruckus/vivado_messages.tcl
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -ruleid {281}  -id {Common 17-1361}  -suppress '. The existing rule will be replaced.
INFO: [Common 17-1565] set_msg_config should not be used to change the severity of DRC/METHODOLOGY checks. Please use the 'set_property SEVERITY <NEW_SEVERITY> [get_<drc|methodology>_checks <ID>]' command instead.
INFO: [Common 17-1565] set_msg_config should not be used to change the severity of DRC/METHODOLOGY checks. Please use the 'set_property SEVERITY <NEW_SEVERITY> [get_<drc|methodology>_checks <ID>]' command instead.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: eab35a1c ConstDB: 0 ShapeSum: 483c79c3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1b38b5c3c

Time (s): cpu = 00:01:07 ; elapsed = 00:00:44 . Memory (MB): peak = 3304.137 ; gain = 144.020 ; free physical = 74303 ; free virtual = 130845
Post Restoration Checksum: NetGraph: e4470bbf NumContArr: cf44507d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b38b5c3c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:44 . Memory (MB): peak = 3304.137 ; gain = 144.020 ; free physical = 74304 ; free virtual = 130846

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1b38b5c3c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:45 . Memory (MB): peak = 3329.875 ; gain = 169.758 ; free physical = 74240 ; free virtual = 130782

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1b38b5c3c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:45 . Memory (MB): peak = 3329.875 ; gain = 169.758 ; free physical = 74240 ; free virtual = 130782
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fcaf5907

Time (s): cpu = 00:01:20 ; elapsed = 00:00:52 . Memory (MB): peak = 3591.453 ; gain = 431.336 ; free physical = 74224 ; free virtual = 130766
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.568  | TNS=0.000  | WHS=-0.383 | THS=-776.951|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1ea38baa7

Time (s): cpu = 00:01:23 ; elapsed = 00:00:53 . Memory (MB): peak = 3591.453 ; gain = 431.336 ; free physical = 74216 ; free virtual = 130758
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.568  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 24a9181c7

Time (s): cpu = 00:01:23 ; elapsed = 00:00:53 . Memory (MB): peak = 3591.453 ; gain = 431.336 ; free physical = 74215 ; free virtual = 130758
Phase 2 Router Initialization | Checksum: 1c76c1d0a

Time (s): cpu = 00:01:23 ; elapsed = 00:00:53 . Memory (MB): peak = 3591.453 ; gain = 431.336 ; free physical = 74215 ; free virtual = 130758

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 246ca1398

Time (s): cpu = 00:01:29 ; elapsed = 00:00:55 . Memory (MB): peak = 3591.453 ; gain = 431.336 ; free physical = 74195 ; free virtual = 130738

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 715
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.507  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d9ac3317

Time (s): cpu = 00:01:42 ; elapsed = 00:00:58 . Memory (MB): peak = 3591.453 ; gain = 431.336 ; free physical = 74199 ; free virtual = 130742
Phase 4 Rip-up And Reroute | Checksum: d9ac3317

Time (s): cpu = 00:01:42 ; elapsed = 00:00:58 . Memory (MB): peak = 3591.453 ; gain = 431.336 ; free physical = 74200 ; free virtual = 130743

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: d9ac3317

Time (s): cpu = 00:01:42 ; elapsed = 00:00:58 . Memory (MB): peak = 3591.453 ; gain = 431.336 ; free physical = 74200 ; free virtual = 130743

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d9ac3317

Time (s): cpu = 00:01:42 ; elapsed = 00:00:58 . Memory (MB): peak = 3591.453 ; gain = 431.336 ; free physical = 74201 ; free virtual = 130744
Phase 5 Delay and Skew Optimization | Checksum: d9ac3317

Time (s): cpu = 00:01:42 ; elapsed = 00:00:58 . Memory (MB): peak = 3591.453 ; gain = 431.336 ; free physical = 74201 ; free virtual = 130744

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1443404ef

Time (s): cpu = 00:01:44 ; elapsed = 00:00:58 . Memory (MB): peak = 3591.453 ; gain = 431.336 ; free physical = 74200 ; free virtual = 130743
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.631  | TNS=0.000  | WHS=0.046  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e7398218

Time (s): cpu = 00:01:44 ; elapsed = 00:00:59 . Memory (MB): peak = 3591.453 ; gain = 431.336 ; free physical = 74200 ; free virtual = 130743
Phase 6 Post Hold Fix | Checksum: e7398218

Time (s): cpu = 00:01:44 ; elapsed = 00:00:59 . Memory (MB): peak = 3591.453 ; gain = 431.336 ; free physical = 74200 ; free virtual = 130743

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.194302 %
  Global Horizontal Routing Utilization  = 0.18227 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e7398218

Time (s): cpu = 00:01:45 ; elapsed = 00:00:59 . Memory (MB): peak = 3591.453 ; gain = 431.336 ; free physical = 74197 ; free virtual = 130740

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e7398218

Time (s): cpu = 00:01:45 ; elapsed = 00:00:59 . Memory (MB): peak = 3591.453 ; gain = 431.336 ; free physical = 74196 ; free virtual = 130739

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 144437b44

Time (s): cpu = 00:01:46 ; elapsed = 00:01:00 . Memory (MB): peak = 3591.453 ; gain = 431.336 ; free physical = 74195 ; free virtual = 130738

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.631  | TNS=0.000  | WHS=0.046  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 144437b44

Time (s): cpu = 00:01:46 ; elapsed = 00:01:00 . Memory (MB): peak = 3591.453 ; gain = 431.336 ; free physical = 74199 ; free virtual = 130742
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:46 ; elapsed = 00:01:00 . Memory (MB): peak = 3591.453 ; gain = 431.336 ; free physical = 74291 ; free virtual = 130834

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:52 ; elapsed = 00:01:05 . Memory (MB): peak = 3591.453 ; gain = 431.336 ; free physical = 74291 ; free virtual = 130834
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3591.457 ; gain = 0.004 ; free physical = 74273 ; free virtual = 130835
INFO: [Common 17-1381] The checkpoint '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/impl_1/ctp7_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ctp7_top_drc_routed.rpt -pb ctp7_top_drc_routed.pb -rpx ctp7_top_drc_routed.rpx
Command: report_drc -file ctp7_top_drc_routed.rpt -pb ctp7_top_drc_routed.pb -rpx ctp7_top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/impl_1/ctp7_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3679.500 ; gain = 88.039 ; free physical = 74285 ; free virtual = 130833
INFO: [runtcl-4] Executing : report_methodology -file ctp7_top_methodology_drc_routed.rpt -pb ctp7_top_methodology_drc_routed.pb -rpx ctp7_top_methodology_drc_routed.rpx
Command: report_methodology -file ctp7_top_methodology_drc_routed.rpt -pb ctp7_top_methodology_drc_routed.pb -rpx ctp7_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/impl_1/ctp7_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3679.500 ; gain = 0.000 ; free physical = 74254 ; free virtual = 130802
INFO: [runtcl-4] Executing : report_power -file ctp7_top_power_routed.rpt -pb ctp7_top_power_summary_routed.pb -rpx ctp7_top_power_routed.rpx
Command: report_power -file ctp7_top_power_routed.rpt -pb ctp7_top_power_summary_routed.pb -rpx ctp7_top_power_routed.rpx
INFO: [Power 33-23] Power model is not available for DNA_PORT_I
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
113 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3679.500 ; gain = 0.000 ; free physical = 74240 ; free virtual = 130793
INFO: [runtcl-4] Executing : report_route_status -file ctp7_top_route_status.rpt -pb ctp7_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ctp7_top_timing_summary_routed.rpt -pb ctp7_top_timing_summary_routed.pb -rpx ctp7_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ctp7_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file ctp7_top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 3679.500 ; gain = 0.000 ; free physical = 74235 ; free virtual = 130792
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ctp7_top_bus_skew_routed.rpt -pb ctp7_top_bus_skew_routed.pb -rpx ctp7_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
source /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/ruckus/vivado_messages.tcl
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -ruleid {362}  -id {Common 17-1361}  -suppress '. The existing rule will be replaced.
INFO: [Common 17-1565] set_msg_config should not be used to change the severity of DRC/METHODOLOGY checks. Please use the 'set_property SEVERITY <NEW_SEVERITY> [get_<drc|methodology>_checks <ID>]' command instead.
INFO: [Common 17-1565] set_msg_config should not be used to change the severity of DRC/METHODOLOGY checks. Please use the 'set_property SEVERITY <NEW_SEVERITY> [get_<drc|methodology>_checks <ID>]' command instead.
INFO: [Memdata 28-208] The XPM instance: <i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_v7_bd/axi_chip2chip_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_v7_bd/axi_chip2chip_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_v7_bd/axi_chip2chip_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_v7_bd/axi_chip2chip_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force ctp7_top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ctp7_top.bit...
Writing bitstream ./ctp7_top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
139 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:40 ; elapsed = 00:02:37 . Memory (MB): peak = 3869.527 ; gain = 190.027 ; free physical = 74149 ; free virtual = 130766
INFO: [Common 17-206] Exiting Vivado at Tue Nov 27 12:55:54 2018...
[Tue Nov 27 12:55:55 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:07:39 ; elapsed = 00:10:19 . Memory (MB): peak = 2111.707 ; gain = 0.000 ; free physical = 76062 ; free virtual = 132680
# if { [CheckImpl printMsg] != true } {
#    close_project
#    exit -1
# }
# if { [CheckTiming] != true } {
#    close_project
#    exit -1
# }
# source ${RUCKUS_DIR}/vivado_post_route.tcl
## source -quiet $::env(RUCKUS_DIR)/vivado_env_var.tcl
## source -quiet $::env(RUCKUS_DIR)/vivado_proc.tcl
## if { [CheckTiming false] == true } {
##    # Make the GIT build tag
##    GitBuildTag
## 
##    ########################################################
##    ## Make a copy of the routed .DCP file for future use 
##    ## in an "incremental compile" build
##    ########################################################
##    if { [expr { ${VIVADO_VERSION} >= 2015.3 }] } {
##       exec cp -f ${IMPL_DIR}/${PRJ_TOP}_routed.dcp ${OUT_DIR}/IncrementalBuild.dcp
##    }
##    
##    #########################################################
##    ## Check if need to include python files with build
##    #########################################################   
##    if { [file isdirectory ${PROJ_DIR}/python] == 1 } {
##       source ${RUCKUS_DIR}/vivado_pyrogue.tcl
##    }   
##    
##    #########################################################
##    ## Check if need to include YAML files with build
##    #########################################################
##    if { [file exists ${PROJ_DIR}/yaml/000TopLevel.yaml] == 1 } {
##       source ${RUCKUS_DIR}/vivado_cpsw.tcl
##    }
##    
##    #########################################################
##    ## Check if SDK's .sysdef file exists
##    #########################################################
##    set mbPath [get_files -quiet {MicroblazeBasicCore.bd}]
##    
##    # Check if SDK_SRC_PATH is a valid path
##    if { [expr [info exists ::env(SDK_SRC_PATH)]] == 1 && ${mbPath} != "" &&
##         [file exists ${OUT_DIR}/${VIVADO_PROJECT}.runs/impl_1/${PROJECT}.sysdef] == 1 } {
##       # Check if custom SDK exist
##       if { [file exists ${VIVADO_DIR}/sdk.tcl] == 1 } {   
##          source ${VIVADO_DIR}/sdk.tcl
##       } else {
##          set SDK_PRJ_RDY false
##          set SDK_RETRY_CNT 0
##          while { ${SDK_PRJ_RDY} != true } {
##             set src_rc [catch {exec xsdk -batch -source ${RUCKUS_DIR}/vivado_sdk_prj.tcl >@stdout} _RESULT]      
##             if {$src_rc} {
##                puts "\n********************************************************"
##                puts "Retrying to build SDK project"
##                puts ${_RESULT}
##                puts "********************************************************\n"
##                # Increment the counter
##                incr SDK_RETRY_CNT
##                # Check for max retries
##                if { ${SDK_RETRY_CNT} == 10 } {
##                   puts "Failed to build the SDK project"
##                   exit -1
##                   # break
##                }
##             } else {
##                set SDK_PRJ_RDY true
##             }         
##          }
##          # Generate .ELF
##          set src_rc [catch {exec xsdk -batch -source ${RUCKUS_DIR}/vivado_sdk_elf.tcl >@stdout}]    
##          # Add .ELF to the .bit file
##          source ${RUCKUS_DIR}/vivado_sdk_bit.tcl       
##       }
##    }
## 
##    # Target specific post_route script
##    SourceTclFile ${VIVADO_DIR}/post_route.tcl
## }
# if { [expr { ${VIVADO_VERSION} >= 2016.4 }] } {
#    if { [get_property PR_FLOW [current_project]] != 0 } {
#       ExportStaticReconfigDcp
#    }
# }
# if { ${RECONFIG_CHECKPOINT} != 0 } {
#    ExportPartialReconfigBin
#    ExportPartialReconfigBit
# }
# close_project
# exit 0
INFO: [Common 17-206] Exiting Vivado at Tue Nov 27 12:55:58 2018...
