{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "75b0b0ca",
   "metadata": {},
   "source": [
    "# Chapter 3: Operators and Expressions"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8de4109c",
   "metadata": {},
   "source": [
    "## Overview\n",
    "\n",
    "SystemVerilog provides a rich set of operators for performing various operations on data. Understanding these operators and their precedence is crucial for writing efficient and correct SystemVerilog code. This chapter covers all major operator categories with practical examples."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e6ff976d",
   "metadata": {},
   "source": [
    "## Arithmetic Operators\n",
    "\n",
    "Arithmetic operators perform mathematical operations on numeric values."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2462327e",
   "metadata": {},
   "source": [
    "### Basic Arithmetic Operators\n",
    "\n",
    "| Operator | Description | Example |\n",
    "|----------|-------------|---------|\n",
    "| `+` | Addition | `a + b` |\n",
    "| `-` | Subtraction | `a - b` |\n",
    "| `*` | Multiplication | `a * b` |\n",
    "| `/` | Division | `a / b` |\n",
    "| `%` | Modulus | `a % b` |\n",
    "| `**` | Exponentiation | `a ** b` |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7ad15a94",
   "metadata": {},
   "source": [
    "### Example 1: Basic Arithmetic Operations"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4b8a3362",
   "metadata": {},
   "source": [
    "#### Design under Test (DUT)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "1cf69e57",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// arithmetic_example.sv\n",
       "module arithmetic;\n",
       "    logic [7:0] a = 8'd25;\n",
       "    logic [7:0] b = 8'd5;\n",
       "    logic [15:0] result;\n",
       "    \n",
       "    logic signed [7:0] x = -8'd10;\n",
       "    logic signed [7:0] y = 8'd3;\n",
       "    logic signed [15:0] signed_result;\n",
       "    \n",
       "    initial begin\n",
       "        $display();\n",
       "\n",
       "        // Unsigned arithmetic operations\n",
       "        // cast to 16-bit to match result width\n",
       "        $display(\"a = %d\", a);\n",
       "        $display(\"b = %d\", b);\n",
       "\n",
       "        result = 16'(a + b);     // result = 30\n",
       "        $display(\"a + b = %d\", result);\n",
       "        \n",
       "        result = 16'(a - b);     // result = 20\n",
       "        $display(\"a - b = %d\", result);\n",
       "        \n",
       "        result = 16'(a * b);     // result = 125\n",
       "        $display(\"a * b = %d\", result);\n",
       "        \n",
       "        result = 16'(a / b);     // result = 5\n",
       "        $display(\"a / b = %d\", result);\n",
       "        \n",
       "        result = 16'(a % b);     // result = 0 (25 % 5)\n",
       "        $display(\"a %% b = %d\", result);\n",
       "        \n",
       "        result = 16'(a ** 2);    // result = 625 (25^2)\n",
       "        $display(\"a ** 2 = %d\", result);\n",
       "        \n",
       "        // Signed arithmetic operations\n",
       "        // cast to 16-bit signed to match signed_result width\n",
       "        $display();\n",
       "        $display(\"x = %d\", x);\n",
       "        $display(\"y = %d\", y);\n",
       "\n",
       "        signed_result = 16'(signed'(x + y));  // -7\n",
       "        $display(\"x + y = %d\", signed_result);\n",
       "        \n",
       "        signed_result = 16'(signed'(x / y));  // -3 (truncated toward zero)\n",
       "        $display(\"x / y = %d\", signed_result);\n",
       "\n",
       "        $display();\n",
       "    end\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_3_examples/example_1__arithmetic/arithmetic.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "064754e4",
   "metadata": {},
   "source": [
    "#### Design Unit Test (DUT) Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "932ed4b5",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// arithmetic_testbench.sv\n",
       "module arithmetic_testbench;\n",
       "    // Instantiate the design under test\n",
       "    arithmetic DESIGN_INSTANCE();\n",
       "    \n",
       "    // Test control\n",
       "    initial begin\n",
       "        // Enable VCD dumping\n",
       "        $dumpfile(\"arithmetic_testbench.vcd\");\n",
       "        $dumpvars(0, arithmetic_testbench);\n",
       "        \n",
       "        // Wait for the arithmetic module to complete\n",
       "        #20;\n",
       "        \n",
       "        // Finish simulation\n",
       "        $finish;\n",
       "    end\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_3_examples/example_1__arithmetic/arithmetic_testbench.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "7eb69c85",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Varithmetic_testbench.cpp\n",
      "Varithmetic_testbench___024root__DepSet_hadb3a670__0.cpp\n",
      "Varithmetic_testbench___024root__DepSet_h930df209__0.cpp\n",
      "Varithmetic_testbench__main.cpp Varithmetic_testbench__Trace__0.cpp\n",
      "Varithmetic_testbench___024root__Slow.cpp\n",
      "Varithmetic_testbench___024root__DepSet_h930df209__0__Slow.cpp\n",
      "Varithmetic_testbench__Syms.cpp Varithmetic_testbench__Trace__0__Slow.cpp\n",
      "Varithmetic_testbench__TraceDecls__0__Slow.cpp > Varithmetic_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Varithmetic_testbench__ALL.o Varithmetic_testbench__ALL.cpp\n",
      "echo \"\" > Varithmetic_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Varithmetic_testbench__ALL.a    -pthread -lpthread -latomic   -o\n",
      "Varithmetic_testbench\n",
      "rm Varithmetic_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.037 MB sources in 3 modules, into 0.036 MB in 10 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 46.765 s (elab=0.001, cvt=0.037, bld=46.580); cpu 0.024 s\n",
      "on 1 threads; alloced 20.180 MB\n",
      "\n",
      "a =  25\n",
      "b =   5\n",
      "a + b =    30\n",
      "a - b =    20\n",
      "a * b =   125\n",
      "a / b =     5\n",
      "a % b =     0\n",
      "a ** 2 =   625\n",
      "\n",
      "x =  -10\n",
      "y =    3\n",
      "x + y =     -7\n",
      "x / y =     -3\n",
      "\n",
      "- arithmetic_testbench.sv:16: Verilog $finish\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 20ps; walltime 0.009 s; speed 10.871 ns/s\n",
      "- Verilator: cpu 0.002 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_3_examples/example_1__arithmetic/obj_dir directory...\n",
      "Chapter_3_examples/example_1__arithmetic/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_3_examples/example_1__arithmetic/\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "afdf9271",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      " Container notebooks-verilator-1  Starting\n",
      " Container notebooks-verilator-1  Started\n",
      "\n",
      "GTKWave Analyzer v3.3.104 (w)1999-2020 BSI\n",
      "\n",
      "[0] start time.\n",
      "[20] end time.\n",
      "WM Destroy\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_3_examples/example_1__arithmetic/obj_dir directory...\n",
      "Chapter_3_examples/example_1__arithmetic/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 3,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from gtkwave_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_3_examples/example_1__arithmetic/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "de8b7572",
   "metadata": {},
   "source": [
    "### Important Notes\n",
    "- Division by zero results in 'x' (unknown)\n",
    "- Integer division truncates toward zero\n",
    "- Modulus result has the same sign as the first operand"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7d9e88ec",
   "metadata": {},
   "source": [
    "## Logical and Bitwise Operators"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "57b67b97",
   "metadata": {},
   "source": [
    "### Logical Operators\n",
    "\n",
    "Logical operators work on entire expressions and return 1-bit results.\n",
    "\n",
    "| Operator | Description | Example |\n",
    "|----------|-------------|---------|\n",
    "| `&&` | Logical AND | `(a > 0) && (b < 10)` |\n",
    "| `\\|\\|` | Logical OR | `(a == 0) \\|\\| (b == 0)` |\n",
    "| `!` | Logical NOT | `!(a == b)` |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "dbeb5554",
   "metadata": {},
   "source": [
    "### Bitwise Operators\n",
    "\n",
    "Bitwise operators work on individual bits of operands.\n",
    "\n",
    "| Operator | Description | Example |\n",
    "|----------|-------------|---------|\n",
    "| `&` | Bitwise AND | `a & b` |\n",
    "| `\\|` | Bitwise OR | `a \\| b` |\n",
    "| `^` | Bitwise XOR | `a ^ b` |\n",
    "| `~` | Bitwise NOT | `~a` |\n",
    "| `~&` | Bitwise NAND | `~&a` or `~(a & b)` |\n",
    "| `~\\|` | Bitwise NOR | `~\\|a` or `~(a \\| b)` |\n",
    "| `~^` or `^~` | Bitwise XNOR | `~^a` or `a ~^ b` |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "901f91c7",
   "metadata": {},
   "source": [
    "### Example"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "dfc5967c",
   "metadata": {},
   "source": [
    "#### Design under Test (DUT)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "4212e0f0",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// bitwise.sv\n",
       "module bitwise;\n",
       "    logic [3:0] a = 4'b1010;\n",
       "    logic [3:0] b = 4'b1100;\n",
       "    logic [3:0] result;\n",
       "    logic logical_result;\n",
       "    \n",
       "    initial begin\n",
       "        #10; // Wait for 10 time units before starting operations\n",
       "        $display(\"Starting logical and bitwise operations...\");\n",
       "        $display(\"Initial values: a = %b, b = %b\", a, b);\n",
       "        $display();\n",
       "\n",
       "        $display(\"a = %b\", a);\n",
       "        $display(\"b = %b\", b);\n",
       "        \n",
       "        // Bitwise operations\n",
       "        result = a & b;     // 4'b1000\n",
       "        $display(\"a & b = %b (bitwise AND)\", result);\n",
       "        \n",
       "        result = a | b;     // 4'b1110\n",
       "        $display(\"a | b = %b (bitwise OR)\", result);\n",
       "        \n",
       "        result = a ^ b;     // 4'b0110\n",
       "        $display(\"a ^ b = %b (bitwise XOR)\", result);\n",
       "        \n",
       "        result = ~a;        // 4'b0101\n",
       "        $display(\"~a = %b (bitwise NOT)\", result);\n",
       "        \n",
       "        result = 4'(~&a);   // 1'b1 (NAND of all bits) - cast to 4-bit\n",
       "        $display(\"~&a = %b (reduction NAND)\", result);\n",
       "        \n",
       "        $display();\n",
       "        \n",
       "        // Logical operations\n",
       "        logical_result = (a > 0) && (b > 0);  // 1'b1\n",
       "        $display(\"(a > 0) && (b > 0) = %b (logical AND)\", logical_result);\n",
       "        \n",
       "        logical_result = (a == 0) || (b == 0); // 1'b0\n",
       "        $display(\"(a == 0) || (b == 0) = %b (logical OR)\", logical_result);\n",
       "        \n",
       "        logical_result = !(a == b);            // 1'b1\n",
       "        $display(\"!(a == b) = %b (logical NOT)\", logical_result);\n",
       "        \n",
       "        $display();\n",
       "        $display(\"All operations completed successfully!\");\n",
       "    end\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_3_examples/example_2__bitwise/bitwise.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2bb5cc89",
   "metadata": {},
   "source": [
    "#### Design Unit Test (DUT) Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "8cad8c05",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// bitwise_example_testbench.sv\n",
       "module bitwise_testbench;  // Testbench module\n",
       "  bitwise DESIGN_INSTANCE();  // Instantiate design under test\n",
       "\n",
       "  initial begin\n",
       "    // Dump waves\n",
       "    $dumpfile(\"bitwise_testbench.vcd\");       // Specify the VCD file\n",
       "    $dumpvars(0, bitwise_testbench);          // Dump all variables in the test module\n",
       "    #1;                                                       // Wait for a time unit\n",
       "    $display();                                               // Display empty line\n",
       "    $display(\"Hello from logical bitwise testbench!\");       // Display message\n",
       "    $display(\"Testing logical and bitwise operations...\");\n",
       "    $display();                                               // Display empty line\n",
       "    \n",
       "    // Wait for design to complete its operations\n",
       "    #10;\n",
       "    $display();\n",
       "    \n",
       "    // End simulation\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_3_examples/example_2__bitwise/bitwise_testbench.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "dd662827",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vbitwise_testbench.cpp\n",
      "Vbitwise_testbench___024root__DepSet_h169e4b74__0.cpp\n",
      "Vbitwise_testbench___024root__DepSet_h2a73bd68__0.cpp\n",
      "Vbitwise_testbench__main.cpp Vbitwise_testbench__Trace__0.cpp\n",
      "Vbitwise_testbench___024root__Slow.cpp\n",
      "Vbitwise_testbench___024root__DepSet_h2a73bd68__0__Slow.cpp\n",
      "Vbitwise_testbench__Syms.cpp Vbitwise_testbench__Trace__0__Slow.cpp\n",
      "Vbitwise_testbench__TraceDecls__0__Slow.cpp > Vbitwise_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vbitwise_testbench__ALL.o Vbitwise_testbench__ALL.cpp\n",
      "echo \"\" > Vbitwise_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Vbitwise_testbench__ALL.a    -pthread -lpthread -latomic   -o Vbitwise_testbench\n",
      "rm Vbitwise_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.037 MB sources in 3 modules, into 0.036 MB in 10 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 25.352 s (elab=0.001, cvt=0.048, bld=25.149); cpu 0.026 s\n",
      "on 1 threads; alloced 20.172 MB\n",
      "\n",
      "Hello from logical bitwise testbench!\n",
      "Testing logical and bitwise operations...\n",
      "\n",
      "Starting logical and bitwise operations...\n",
      "Initial values: a = 1010, b = 1100\n",
      "\n",
      "a = 1010\n",
      "b = 1100\n",
      "a & b = 1000 (bitwise AND)\n",
      "a | b = 1110 (bitwise OR)\n",
      "a ^ b = 0110 (bitwise XOR)\n",
      "~a = 0101 (bitwise NOT)\n",
      "~&a = 0001 (reduction NAND)\n",
      "\n",
      "(a > 0) && (b > 0) = 1 (logical AND)\n",
      "(a == 0) || (b == 0) = 0 (logical OR)\n",
      "!(a == b) = 1 (logical NOT)\n",
      "\n",
      "All operations completed successfully!\n",
      "\n",
      "- bitwise_testbench.sv:20: Verilog $finish\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 11ps; walltime 0.007 s; speed 6.546 ns/s\n",
      "- Verilator: cpu 0.002 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_3_examples/example_2__bitwise/obj_dir directory...\n",
      "Chapter_3_examples/example_2__bitwise/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 9,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_3_examples/example_2__bitwise/\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "a084c654",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      " Container notebooks-verilator-1  Recreate\n",
      " Container notebooks-verilator-1  Recreated\n",
      " Container notebooks-verilator-1  Starting\n",
      " Container notebooks-verilator-1  Started\n",
      "\n",
      "GTKWave Analyzer v3.3.104 (w)1999-2020 BSI\n",
      "\n",
      "[0] start time.\n",
      "[11] end time.\n",
      "WM Destroy\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_3_examples/example_2__bitwise/obj_dir directory...\n",
      "Chapter_3_examples/example_2__bitwise/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from gtkwave_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_3_examples/example_2__bitwise/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "43c7dfcb",
   "metadata": {},
   "source": [
    "## Reduction Operators\n",
    "\n",
    "Reduction operators perform operations across all bits of a single operand, returning a 1-bit result.\n",
    "\n",
    "| Operator | Description | Equivalent |\n",
    "|----------|-------------|------------|\n",
    "| `&` | Reduction AND | `&a` = `a[0] & a[1] & ... & a[n]` |\n",
    "| `\\|` | Reduction OR | `\\|a` = `a[0] \\| a[1] \\| ... \\| a[n]` |\n",
    "| `^` | Reduction XOR | `^a` = `a[0] ^ a[1] ^ ... ^ a[n]` |\n",
    "| `~&` | Reduction NAND | `~(&a)` |\n",
    "| `~\\|` | Reduction NOR | `~(\\|a)` |\n",
    "| `~^` or `^~` | Reduction XNOR | `~(^a)` |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "94f1342f",
   "metadata": {},
   "source": [
    "### Example 3: Reduction Operators"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c632b972",
   "metadata": {},
   "source": [
    "#### Design under Test (DUT)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "7b3c41e1",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// reduction.sv\n",
       "module reduction;\n",
       "    logic [7:0] data = 8'b11010010;\n",
       "    logic result;\n",
       "    \n",
       "    initial begin\n",
       "        #10; // Wait for 10 time units before starting operations\n",
       "        $display();\n",
       "        $display(\"Starting reduction operations...\");\n",
       "        $display(\"Input data: %b (decimal %d)\", data, data);\n",
       "        $display(\"Bit count analysis: %d ones, %d zeros\", $countones(data), 8-$countones(data));\n",
       "        $display();\n",
       "        \n",
       "        // Reduction operations\n",
       "        result = &data;   // 1'b0 (not all bits are 1)\n",
       "        $display(\"&data = %b (AND reduction - all bits 1?)\", result);\n",
       "        \n",
       "        result = |data;   // 1'b1 (at least one bit is 1)\n",
       "        $display(\"|data = %b (OR reduction - any bit 1?)\", result);\n",
       "        \n",
       "        result = ^data;   // 1'b1 (odd number of 1s - parity)\n",
       "        $display(\"^data = %b (XOR reduction - odd parity?)\", result);\n",
       "        \n",
       "        result = ~&data;  // 1'b1 (NAND - not all bits are 1)\n",
       "        $display(\"~&data = %b (NAND reduction - not all bits 1?)\", result);\n",
       "        \n",
       "        result = ~|data;  // 1'b0 (NOR - not all bits are 0)\n",
       "        $display(\"~|data = %b (NOR reduction - all bits 0?)\", result);\n",
       "        \n",
       "        result = ~^data;  // 1'b0 (XNOR - even parity)\n",
       "        $display(\"~^data = %b (XNOR reduction - even parity?)\", result);\n",
       "        \n",
       "        $display();\n",
       "        \n",
       "        // Additional test with different data patterns\n",
       "        $display(\"=== Testing with different patterns ===\");\n",
       "        \n",
       "        // Test with all 1s\n",
       "        data = 8'b11111111;\n",
       "        $display(\"All 1s (%b): &=%b |=%b ^=%b\", data, &data, |data, ^data);\n",
       "        \n",
       "        // Test with all 0s\n",
       "        data = 8'b00000000;\n",
       "        $display(\"All 0s (%b): &=%b |=%b ^=%b\", data, &data, |data, ^data);\n",
       "        \n",
       "        // Test with single 1\n",
       "        data = 8'b00000001;\n",
       "        $display(\"Single 1 (%b): &=%b |=%b ^=%b\", data, &data, |data, ^data);\n",
       "        \n",
       "        // Test with even number of 1s\n",
       "        data = 8'b11000011;\n",
       "        $display(\"Even 1s (%b): &=%b |=%b ^=%b\", data, &data, |data, ^data);\n",
       "        \n",
       "        $display();\n",
       "        $display(\"All reduction operations completed successfully!\");\n",
       "        $display();\n",
       "    end\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_3_examples/example_3__reduction/reduction.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2449cf18",
   "metadata": {},
   "source": [
    "#### Design Unit Test (DUT) Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "908dbce9",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// reduction_testbench.sv\n",
       "module reduction_testbench;  // Testbench module\n",
       "  reduction DESIGN_INSTANCE();  // Instantiate design under test\n",
       "  \n",
       "  // Variable for verification\n",
       "  logic [7:0] original_data = 8'b11010010;\n",
       "\n",
       "  initial begin\n",
       "    // Dump waves\n",
       "    $dumpfile(\"reduction_testbench.vcd\");       // Specify the VCD file\n",
       "    $dumpvars(0, reduction_testbench);          // Dump all variables in the test module\n",
       "    \n",
       "    // Wait for design to complete its operations\n",
       "    #20;  // Longer wait since we have multiple test patterns\n",
       "    \n",
       "    // End simulation\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_3_examples/example_3__reduction/reduction_testbench.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "id": "1af6e544",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vreduction_testbench.cpp\n",
      "Vreduction_testbench___024root__DepSet_h2fcf9133__0.cpp\n",
      "Vreduction_testbench___024root__DepSet_h077ad171__0.cpp\n",
      "Vreduction_testbench__main.cpp Vreduction_testbench__Trace__0.cpp\n",
      "Vreduction_testbench___024root__Slow.cpp\n",
      "Vreduction_testbench___024root__DepSet_h077ad171__0__Slow.cpp\n",
      "Vreduction_testbench__Syms.cpp Vreduction_testbench__Trace__0__Slow.cpp\n",
      "Vreduction_testbench__TraceDecls__0__Slow.cpp > Vreduction_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vreduction_testbench__ALL.o Vreduction_testbench__ALL.cpp\n",
      "echo \"\" > Vreduction_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Vreduction_testbench__ALL.a    -pthread -lpthread -latomic   -o\n",
      "Vreduction_testbench\n",
      "rm Vreduction_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.038 MB sources in 3 modules, into 0.040 MB in 10 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 30.064 s (elab=0.001, cvt=0.056, bld=29.787); cpu 0.042 s\n",
      "on 1 threads; alloced 20.176 MB\n",
      "\n",
      "Starting reduction operations...\n",
      "Input data: 11010010 (decimal 210)\n",
      "Bit count analysis:           4 ones,           4 zeros\n",
      "\n",
      "&data = 0 (AND reduction - all bits 1?)\n",
      "|data = 1 (OR reduction - any bit 1?)\n",
      "^data = 0 (XOR reduction - odd parity?)\n",
      "~&data = 1 (NAND reduction - not all bits 1?)\n",
      "~|data = 0 (NOR reduction - all bits 0?)\n",
      "~^data = 1 (XNOR reduction - even parity?)\n",
      "\n",
      "=== Testing with different patterns ===\n",
      "All 1s (11111111): &=1 |=1 ^=0\n",
      "All 0s (00000000): &=0 |=0 ^=0\n",
      "Single 1 (00000001): &=0 |=1 ^=1\n",
      "Even 1s (11000011): &=0 |=1 ^=0\n",
      "\n",
      "All reduction operations completed successfully!\n",
      "\n",
      "- reduction_testbench.sv:17: Verilog $finish\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 20ps; walltime 0.005 s; speed 12.535 ns/s\n",
      "- Verilator: cpu 0.002 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_3_examples/example_3__reduction/obj_dir directory...\n",
      "Chapter_3_examples/example_3__reduction/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 12,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_3_examples/example_3__reduction/\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "b09094d0",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      " Container notebooks-verilator-1  Recreate\n",
      " Container notebooks-verilator-1  Recreated\n",
      " Container notebooks-verilator-1  Starting\n",
      " Container notebooks-verilator-1  Started\n",
      "\n",
      "GTKWave Analyzer v3.3.104 (w)1999-2020 BSI\n",
      "\n",
      "[0] start time.\n",
      "[20] end time.\n",
      "WM Destroy\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_3_examples/example_3__reduction/obj_dir directory...\n",
      "Chapter_3_examples/example_3__reduction/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 5,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from gtkwave_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_3_examples/example_3__reduction/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "86771657",
   "metadata": {},
   "source": [
    "## Shift Operators\n",
    "\n",
    "Shift operators move bits left or right within a vector."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6f67ed0d",
   "metadata": {},
   "source": [
    "### Logical Shift Operators\n",
    "\n",
    "| Operator | Description | Fill bits |\n",
    "|----------|-------------|-----------|\n",
    "| `<<` | Logical left shift | Zeros from right |\n",
    "| `>>` | Logical right shift | Zeros from left |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "000d0b34",
   "metadata": {},
   "source": [
    "### Arithmetic Shift Operators\n",
    "\n",
    "| Operator | Description | Fill bits |\n",
    "|----------|-------------|-----------|\n",
    "| `<<<` | Arithmetic left shift | Zeros from right |\n",
    "| `>>>` | Arithmetic right shift | Sign bit from left |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ec13ca4c",
   "metadata": {},
   "source": [
    "### Example"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4eb40774",
   "metadata": {},
   "source": [
    "#### Design under Test (DUT)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "b234ae02",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// shift.sv\n",
       "module shift;\n",
       "    logic [7:0] data = 8'b10110100;\n",
       "    logic signed [7:0] signed_data = 8'sb10110100; // -76 in decimal\n",
       "    logic [7:0] result;\n",
       "    logic signed [7:0] signed_result;\n",
       "    \n",
       "    // Move variable declaration to module level\n",
       "    logic signed [7:0] pos_signed = 8'sb01110100; // +116\n",
       "    \n",
       "    initial begin\n",
       "        #10; // Wait for initial setup\n",
       "        $display();\n",
       "        $display(\"Starting shift operations...\");\n",
       "        $display(\"Original data: %b (decimal %d)\", data, data);\n",
       "        $display(\"Signed data: %b (decimal %d)\", signed_data, signed_data);\n",
       "        $display();\n",
       "        \n",
       "        // Logical shifts\n",
       "        result = data << 2;     // 8'b10110100 -> 8'b11010000\n",
       "        $display(\"Logical left shift by 2:  %b << 2 = %b (decimal %d)\", data, result, result);\n",
       "        \n",
       "        result = data >> 2;     // 8'b10110100 -> 8'b00101101\n",
       "        $display(\"Logical right shift by 2: %b >> 2 = %b (decimal %d)\", data, result, result);\n",
       "        \n",
       "        $display();\n",
       "        \n",
       "        // Arithmetic shifts\n",
       "        result = data <<< 2;    // Same as logical left shift\n",
       "        $display(\"Arithmetic left shift by 2:  %b <<< 2 = %b (decimal %d)\", data, result, result);\n",
       "        \n",
       "        signed_result = signed_data >>> 2; // Sign extension: 8'b11101101\n",
       "        $display(\"Arithmetic right shift by 2: %b >>> 2 = %b (decimal %d)\", signed_data, signed_result, signed_result);\n",
       "        \n",
       "        $display();\n",
       "        \n",
       "        // Additional test patterns\n",
       "        $display(\"=== Testing different shift amounts ===\");\n",
       "        \n",
       "        // Test shift by 1\n",
       "        $display(\"Shift by 1:\");\n",
       "        $display(\"  %b << 1 = %b\", data, data << 1);\n",
       "        $display(\"  %b >> 1 = %b\", data, data >> 1);\n",
       "        $display(\"  %b >>> 1 = %b (signed)\", signed_data, signed_data >>> 1);\n",
       "        \n",
       "        // Test shift by 4\n",
       "        $display(\"Shift by 4:\");\n",
       "        $display(\"  %b << 4 = %b\", data, data << 4);\n",
       "        $display(\"  %b >> 4 = %b\", data, data >> 4);\n",
       "        $display(\"  %b >>> 4 = %b (signed)\", signed_data, signed_data >>> 4);\n",
       "        \n",
       "        $display();\n",
       "        \n",
       "        // Test with positive signed number\n",
       "        $display(\"=== Testing with positive signed number ===\");\n",
       "        $display(\"Positive signed: %b (decimal %d)\", pos_signed, pos_signed);\n",
       "        $display(\"  >>> 2 = %b (decimal %d)\", pos_signed >>> 2, pos_signed >>> 2);\n",
       "        \n",
       "        $display();\n",
       "        $display(\"All shift operations completed successfully!\");\n",
       "    end\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_3_examples/example_4__shift/shift.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5146fb3a",
   "metadata": {},
   "source": [
    "#### Design Unit Test (DUT) Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "id": "f442237d",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// shift_testbench.sv\n",
       "module shift_testbench;  // Testbench module\n",
       "  shift DESIGN_INSTANCE();  // Instantiate design under test\n",
       "  \n",
       "  // Variables for verification - moved to module level\n",
       "  logic [7:0] test_data = 8'b10110100;\n",
       "  logic signed [7:0] test_signed = 8'sb10110100;\n",
       "  \n",
       "  // Edge case variables - moved to module level\n",
       "  logic [7:0] all_ones = 8'b11111111;\n",
       "  logic [7:0] all_zeros = 8'b00000000;\n",
       "  logic signed [7:0] neg_one = -1;\n",
       "  \n",
       "  initial begin\n",
       "    // Dump waves\n",
       "    $dumpfile(\"shift_testbench.vcd\");       // Specify the VCD file\n",
       "    $dumpvars(0, shift_testbench);          // Dump all variables in the test module\n",
       "    #1;                                             // Wait for a time unit\n",
       "    $display(\"Hello from shift operations testbench!\");       // Display message\n",
       "    $display(\"Testing all shift operators...\");\n",
       "    $display();                                     // Display empty line\n",
       "    \n",
       "    // Wait for design to complete its operations\n",
       "    #20;  // Longer wait for multiple test patterns\n",
       "    \n",
       "    // Display final results from the design\n",
       "    $display();\n",
       "    $display(\"=== Test Results Summary ===\");\n",
       "    $display(\"Final unsigned result: %b (decimal %d)\", \n",
       "             DESIGN_INSTANCE.result, DESIGN_INSTANCE.result);\n",
       "    $display(\"Final signed result: %b (decimal %d)\", \n",
       "             DESIGN_INSTANCE.signed_result, DESIGN_INSTANCE.signed_result);\n",
       "    \n",
       "    // Manual verification of shift operations\n",
       "    $display();\n",
       "    $display(\"=== Manual Verification ===\");\n",
       "    $display(\"Test data: %b (decimal %d)\", test_data, test_data);\n",
       "    \n",
       "    $display(\"Logical shifts:\");\n",
       "    $display(\"  << 2: Expected %b, Manual calc: %b\", test_data << 2, test_data << 2);\n",
       "    $display(\"  >> 2: Expected %b, Manual calc: %b\", test_data >> 2, test_data >> 2);\n",
       "    \n",
       "    $display(\"Arithmetic shifts:\");\n",
       "    $display(\"  <<< 2: Expected %b, Manual calc: %b\", test_data <<< 2, test_data <<< 2);\n",
       "    $display(\"  >>> 2: Expected %b, Manual calc: %b\", test_signed >>> 2, test_signed >>> 2);\n",
       "    \n",
       "    // Bit-by-bit analysis\n",
       "    $display();\n",
       "    $display(\"=== Bit-by-bit Analysis ===\");\n",
       "    $display(\"Original: %b\", test_data);\n",
       "    $display(\"Positions: 76543210\");\n",
       "    $display(\"After << 2: %b (bits shifted left, zeros fill right)\", test_data << 2);\n",
       "    $display(\"After >> 2: %b (bits shifted right, zeros fill left)\", test_data >> 2);\n",
       "    \n",
       "    $display();\n",
       "    $display(\"Signed arithmetic right shift analysis:\");\n",
       "    $display(\"Original signed: %b (decimal %d)\", test_signed, test_signed);\n",
       "    $display(\"After >>> 2:     %b (decimal %d) - sign bit extended\", \n",
       "             test_signed >>> 2, test_signed >>> 2);\n",
       "    $display(\"Sign bit (%b) extended to fill left positions\", test_signed[7]);\n",
       "    \n",
       "    // Edge case testing\n",
       "    $display();\n",
       "    $display(\"=== Edge Case Testing ===\");\n",
       "    \n",
       "    $display(\"All ones (%b):\", all_ones);\n",
       "    $display(\"  << 1 = %b\", all_ones << 1);\n",
       "    $display(\"  >> 1 = %b\", all_ones >> 1);\n",
       "    \n",
       "    $display(\"All zeros (%b):\", all_zeros);\n",
       "    $display(\"  << 3 = %b\", all_zeros << 3);\n",
       "    $display(\"  >> 3 = %b\", all_zeros >> 3);\n",
       "    \n",
       "    $display(\"Negative one (%b = %d):\", neg_one, neg_one);\n",
       "    $display(\"  >>> 1 = %b = %d\", neg_one >>> 1, neg_one >>> 1);\n",
       "    $display(\"  >>> 3 = %b = %d\", neg_one >>> 3, neg_one >>> 3);\n",
       "    \n",
       "    $display(\"=== Test Completed Successfully ===\");\n",
       "    $display();\n",
       "    \n",
       "    // End simulation\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_3_examples/example_4__shift/shift_testbench.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "id": "5890cafd",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vshift_testbench.cpp\n",
      "Vshift_testbench___024root__DepSet_he9fac9f1__0.cpp\n",
      "Vshift_testbench___024root__DepSet_h9727e118__0.cpp Vshift_testbench__main.cpp\n",
      "Vshift_testbench__Trace__0.cpp Vshift_testbench___024root__Slow.cpp\n",
      "Vshift_testbench___024root__DepSet_h9727e118__0__Slow.cpp\n",
      "Vshift_testbench__Syms.cpp Vshift_testbench__Trace__0__Slow.cpp\n",
      "Vshift_testbench__TraceDecls__0__Slow.cpp > Vshift_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vshift_testbench__ALL.o Vshift_testbench__ALL.cpp\n",
      "echo \"\" > Vshift_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Vshift_testbench__ALL.a    -pthread -lpthread -latomic   -o Vshift_testbench\n",
      "rm Vshift_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.041 MB sources in 3 modules, into 0.038 MB in 10 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 24.861 s (elab=0.001, cvt=0.032, bld=24.712); cpu 0.022 s\n",
      "on 1 threads; alloced 20.184 MB\n",
      "Hello from shift operations testbench!\n",
      "Testing all shift operators...\n",
      "\n",
      "\n",
      "Starting shift operations...\n",
      "Original data: 10110100 (decimal 180)\n",
      "Signed data: 10110100 (decimal  -76)\n",
      "\n",
      "Logical left shift by 2:  10110100 << 2 = 11010000 (decimal 208)\n",
      "Logical right shift by 2: 10110100 >> 2 = 00101101 (decimal  45)\n",
      "\n",
      "Arithmetic left shift by 2:  10110100 <<< 2 = 11010000 (decimal 208)\n",
      "Arithmetic right shift by 2: 10110100 >>> 2 = 11101101 (decimal  -19)\n",
      "\n",
      "=== Testing different shift amounts ===\n",
      "Shift by 1:\n",
      "  10110100 << 1 = 01101000\n",
      "  10110100 >> 1 = 01011010\n",
      "  10110100 >>> 1 = 11011010 (signed)\n",
      "Shift by 4:\n",
      "  10110100 << 4 = 01000000\n",
      "  10110100 >> 4 = 00001011\n",
      "  10110100 >>> 4 = 11111011 (signed)\n",
      "\n",
      "=== Testing with positive signed number ===\n",
      "Positive signed: 01110100 (decimal  116)\n",
      "  >>> 2 = 00011101 (decimal   29)\n",
      "\n",
      "All shift operations completed successfully!\n",
      "\n",
      "=== Test Results Summary ===\n",
      "Final unsigned result: 11010000 (decimal 208)\n",
      "Final signed result: 11101101 (decimal  -19)\n",
      "\n",
      "=== Manual Verification ===\n",
      "Test data: 10110100 (decimal 180)\n",
      "Logical shifts:\n",
      "  << 2: Expected 11010000, Manual calc: 11010000\n",
      "  >> 2: Expected 00101101, Manual calc: 00101101\n",
      "Arithmetic shifts:\n",
      "  <<< 2: Expected 11010000, Manual calc: 11010000\n",
      "  >>> 2: Expected 11101101, Manual calc: 11101101\n",
      "\n",
      "=== Bit-by-bit Analysis ===\n",
      "Original: 10110100\n",
      "Positions: 76543210\n",
      "After << 2: 11010000 (bits shifted left, zeros fill right)\n",
      "After >> 2: 00101101 (bits shifted right, zeros fill left)\n",
      "\n",
      "Signed arithmetic right shift analysis:\n",
      "Original signed: 10110100 (decimal  -76)\n",
      "After >>> 2:     11101101 (decimal  -19) - sign bit extended\n",
      "Sign bit (1) extended to fill left positions\n",
      "\n",
      "=== Edge Case Testing ===\n",
      "All ones (11111111):\n",
      "  << 1 = 11111110\n",
      "  >> 1 = 01111111\n",
      "All zeros (00000000):\n",
      "  << 3 = 00000000\n",
      "  >> 3 = 00000000\n",
      "Negative one (11111111 =   -1):\n",
      "  >>> 1 = 11111111 =   -1\n",
      "  >>> 3 = 11111111 =   -1\n",
      "=== Test Completed Successfully ===\n",
      "\n",
      "- shift_testbench.sv:82: Verilog $finish\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 21ps; walltime 0.003 s; speed 13.617 ns/s\n",
      "- Verilator: cpu 0.002 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_3_examples/example_4__shift/obj_dir directory...\n",
      "Chapter_3_examples/example_4__shift/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 15,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_3_examples/example_4__shift/\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "7d7ff668",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      " Container notebooks-verilator-1  Recreate\n",
      " Container notebooks-verilator-1  Recreated\n",
      " Container notebooks-verilator-1  Starting\n",
      " Container notebooks-verilator-1  Started\n",
      "\n",
      "GTKWave Analyzer v3.3.104 (w)1999-2020 BSI\n",
      "\n",
      "[0] start time.\n",
      "[21] end time.\n",
      "WM Destroy\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_3_examples/example_4__shift/obj_dir directory...\n",
      "Chapter_3_examples/example_4__shift/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from gtkwave_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_3_examples/example_4__shift/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d1db1590",
   "metadata": {},
   "source": [
    "## Comparison and Equality Operators"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "94824ba1",
   "metadata": {},
   "source": [
    "### Equality Operators\n",
    "\n",
    "| Operator | Description | X/Z handling |\n",
    "|----------|-------------|--------------|\n",
    "| `==` | Logical equality | X/Z  unknown result |\n",
    "| `!=` | Logical inequality | X/Z  unknown result |\n",
    "| `===` | Case equality | X/Z compared exactly |\n",
    "| `!==` | Case inequality | X/Z compared exactly |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "aaec8077",
   "metadata": {},
   "source": [
    "### Relational Operators\n",
    "\n",
    "| Operator | Description |\n",
    "|----------|-------------|\n",
    "| `<` | Less than |\n",
    "| `<=` | Less than or equal |\n",
    "| `>` | Greater than |\n",
    "| `>=` | Greater than or equal |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b92a7e4e",
   "metadata": {},
   "source": [
    "### Example"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4f9e1fd6",
   "metadata": {},
   "source": [
    "#### Design under Test (DUT)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "id": "cac8d725",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// comparison.sv\n",
       "module comparison;\n",
       "    logic [3:0] a = 4'b1010;  // 10 in decimal\n",
       "    logic [3:0] b = 4'b1010;  // 10 in decimal\n",
       "    logic [3:0] c = 4'b1x1z;  // Contains unknown (x) and high-impedance (z)\n",
       "    logic [3:0] d = 4'b0110;  // 6 in decimal\n",
       "    logic [3:0] e = 4'b1111;  // 15 in decimal\n",
       "    logic result;\n",
       "    \n",
       "    // Additional test variables\n",
       "    logic signed [3:0] pos_num = 4'sb0111;  // +7\n",
       "    logic signed [3:0] neg_num = 4'sb1001;  // -7 (two's complement)\n",
       "    logic [7:0] wide_val = 8'b00001010;     // Same value as 'a' but wider\n",
       "    \n",
       "    initial begin\n",
       "        #10; // Wait for initial setup\n",
       "        $display();\n",
       "        $display(\"Starting comparison operations...\");\n",
       "        $display(\"Values: a=%b(%d), b=%b(%d), c=%b, d=%b(%d), e=%b(%d)\", \n",
       "                 a, a, b, b, c, d, d, e, e);\n",
       "        $display(\"Signed values: pos_num=%b(%d), neg_num=%b(%d)\", \n",
       "                 pos_num, pos_num, neg_num, neg_num);\n",
       "        $display();\n",
       "        \n",
       "        // === EQUALITY COMPARISONS ===\n",
       "        $display(\"=== Equality Comparisons ===\");\n",
       "        \n",
       "        // Logical equality (==) and inequality (!=)\n",
       "        result = (a == b);\n",
       "        $display(\"a == b: %b == %b = %b (identical values)\", a, b, result);\n",
       "        \n",
       "        result = (a != b);\n",
       "        $display(\"a != b: %b != %b = %b (should be 0)\", a, b, result);\n",
       "        \n",
       "        result = (a == d);\n",
       "        $display(\"a == d: %b == %b = %b (different values)\", a, d, result);\n",
       "        \n",
       "        result = (a != d);\n",
       "        $display(\"a != d: %b != %b = %b (different values)\", a, d, result);\n",
       "        \n",
       "        $display();\n",
       "        \n",
       "        // Comparisons with unknown values\n",
       "        $display(\"=== Comparisons with Unknown Values ===\");\n",
       "        result = (a == c);\n",
       "        $display(\"a == c: %b == %b = %b (unknown due to x/z in c)\", a, c, result);\n",
       "        \n",
       "        result = (a != c);\n",
       "        $display(\"a != c: %b != %b = %b (unknown due to x/z in c)\", a, c, result);\n",
       "        \n",
       "        // Case equality (===) and case inequality (!==)\n",
       "        result = (a === b);\n",
       "        $display(\"a === b: %b === %b = %b (exact bit-by-bit match)\", a, b, result);\n",
       "        \n",
       "        result = (a === c);\n",
       "        $display(\"a === c: %b === %b = %b (exact comparison, no x/z match)\", a, c, result);\n",
       "        \n",
       "        result = (c === c);\n",
       "        $display(\"c === c: %b === %b = %b (identical including x/z)\", c, c, result);\n",
       "        \n",
       "        result = (a !== c);\n",
       "        $display(\"a !== c: %b !== %b = %b (case inequality)\", a, c, result);\n",
       "        \n",
       "        $display();\n",
       "        \n",
       "        // === RELATIONAL COMPARISONS ===\n",
       "        $display(\"=== Relational Comparisons ===\");\n",
       "        \n",
       "        // Less than (<)\n",
       "        result = (a < e);\n",
       "        $display(\"a < e: %b(%d) < %b(%d) = %b\", a, a, e, e, result);\n",
       "        \n",
       "        result = (d < a);\n",
       "        $display(\"d < a: %b(%d) < %b(%d) = %b\", d, d, a, a, result);\n",
       "        \n",
       "        result = (a < a);\n",
       "        $display(\"a < a: %b(%d) < %b(%d) = %b (same values)\", a, a, a, a, result);\n",
       "        \n",
       "        // Less than or equal (<=)\n",
       "        result = (a <= b);\n",
       "        $display(\"a <= b: %b(%d) <= %b(%d) = %b (equal values)\", a, a, b, b, result);\n",
       "        \n",
       "        result = (d <= a);\n",
       "        $display(\"d <= a: %b(%d) <= %b(%d) = %b\", d, d, a, a, result);\n",
       "        \n",
       "        // Greater than (>)\n",
       "        result = (e > a);\n",
       "        $display(\"e > a: %b(%d) > %b(%d) = %b\", e, e, a, a, result);\n",
       "        \n",
       "        result = (a > d);\n",
       "        $display(\"a > d: %b(%d) > %b(%d) = %b\", a, a, d, d, result);\n",
       "        \n",
       "        // Greater than or equal (>=)\n",
       "        result = (a >= b);\n",
       "        $display(\"a >= b: %b(%d) >= %b(%d) = %b (equal values)\", a, a, b, b, result);\n",
       "        \n",
       "        result = (a >= d);\n",
       "        $display(\"a >= d: %b(%d) >= %b(%d) = %b\", a, a, d, d, result);\n",
       "        \n",
       "        $display();\n",
       "        \n",
       "        // === SIGNED COMPARISONS ===\n",
       "        $display(\"=== Signed Number Comparisons ===\");\n",
       "        result = (pos_num > neg_num);\n",
       "        $display(\"pos_num > neg_num: %b(%d) > %b(%d) = %b\", \n",
       "                 pos_num, pos_num, neg_num, neg_num, result);\n",
       "        \n",
       "        result = (neg_num < pos_num);\n",
       "        $display(\"neg_num < pos_num: %b(%d) < %b(%d) = %b\", \n",
       "                 neg_num, neg_num, pos_num, pos_num, result);\n",
       "        \n",
       "        result = (neg_num < 4'sd0);\n",
       "        $display(\"neg_num < 0: %b(%d) < 0 = %b\", neg_num, neg_num, result);\n",
       "        \n",
       "        $display();\n",
       "        \n",
       "        // === WIDTH MISMATCHED COMPARISONS ===\n",
       "        $display(\"=== Width Mismatched Comparisons ===\");\n",
       "        /* verilator lint_off WIDTHEXPAND */\n",
       "        result = (a == wide_val);\n",
       "        /* verilator lint_on WIDTHEXPAND */\n",
       "        $display(\"a == wide_val: %b(%d) == %b(%d) = %b (different widths, same value)\", \n",
       "                 a, a, wide_val, wide_val, result);\n",
       "        \n",
       "        result = (a === wide_val[3:0]);\n",
       "        $display(\"a === wide_val[3:0]: %b === %b = %b (same width after slicing)\", \n",
       "                 a, wide_val[3:0], result);\n",
       "        \n",
       "        $display();\n",
       "        \n",
       "        // === EDGE CASES ===\n",
       "        $display(\"=== Edge Cases ===\");\n",
       "        \n",
       "        // All zeros and all ones\n",
       "        result = (4'b0000 == 4'd0);\n",
       "        $display(\"4'b0000 == 4'd0: %b\", result);\n",
       "        \n",
       "        result = (4'b1111 == 4'd15);\n",
       "        $display(\"4'b1111 == 4'd15: %b\", result);\n",
       "        \n",
       "        // Comparison with unknown results\n",
       "        result = (c > d);\n",
       "        $display(\"c > d: %b > %b(%d) = %b (unknown due to x/z)\", c, d, d, result);\n",
       "        \n",
       "        result = (c < d);\n",
       "        $display(\"c < d: %b < %b(%d) = %b (unknown due to x/z)\", c, d, d, result);\n",
       "        \n",
       "        $display();\n",
       "        \n",
       "        // === CHAINED COMPARISONS ===\n",
       "        $display(\"=== Chained Comparisons ===\");\n",
       "        result = (d < a) && (a < e);\n",
       "        $display(\"(d < a) && (a < e): (%b < %b) && (%b < %b) = %b && %b = %b\", \n",
       "                 d, a, a, e, (d < a), (a < e), result);\n",
       "        \n",
       "        result = (a >= d) || (a <= b);\n",
       "        $display(\"(a >= d) || (a <= b): (%b >= %b) || (%b <= %b) = %b || %b = %b\", \n",
       "                 a, d, a, b, (a >= d), (a <= b), result);\n",
       "        \n",
       "        $display();\n",
       "        $display(\"All comparison operations completed successfully!\");\n",
       "    end\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_3_examples/example_5__comparison/comparison.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "54d34072",
   "metadata": {},
   "source": [
    "#### Design Unit Test (DUT) Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "id": "664742c1",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// comparison_testbench.sv\n",
       "module comparison_testbench;  // Testbench module\n",
       "  comparison DESIGN_INSTANCE();  // Instantiate design under test\n",
       "  \n",
       "  // Test variables - declared at module level\n",
       "  logic [3:0] test_a = 4'b1010;\n",
       "  logic [3:0] test_b = 4'b1010;\n",
       "  logic [3:0] test_c = 4'b1x1z;\n",
       "  logic [3:0] test_d = 4'b0110;\n",
       "  logic [3:0] test_small = 4'b0001;\n",
       "  logic [3:0] test_large = 4'b1111;\n",
       "  logic signed [3:0] test_pos = 4'sb0111;\n",
       "  logic signed [3:0] test_neg = 4'sb1001;\n",
       "  \n",
       "  // Results storage\n",
       "  logic eq_result, neq_result, lt_result, gt_result;\n",
       "  logic case_eq_result, case_neq_result;\n",
       "  \n",
       "  // Loop variable for testing\n",
       "  integer i;\n",
       "  logic temp_result;\n",
       "  \n",
       "  initial begin\n",
       "    // Dump waves\n",
       "    $dumpfile(\"comparison_testbench.vcd\");\n",
       "    $dumpvars(0, comparison_testbench);\n",
       "    #1;\n",
       "    \n",
       "    $display(\"Hello from comparison operations testbench!\");\n",
       "    $display(\"Testing all comparison operators...\");\n",
       "    $display();\n",
       "    \n",
       "    // Wait for design to complete\n",
       "    #30;\n",
       "    \n",
       "    $display();\n",
       "    $display(\"=== Testbench Verification ===\");\n",
       "    $display(\"Final result from design: %b\", DESIGN_INSTANCE.result);\n",
       "    \n",
       "    // Manual verification of comparison operations\n",
       "    $display();\n",
       "    $display(\"=== Manual Verification Tests ===\");\n",
       "    \n",
       "    // Test equality operators\n",
       "    eq_result = (test_a == test_b);\n",
       "    neq_result = (test_a != test_d);\n",
       "    case_eq_result = (test_a === test_b);\n",
       "    case_neq_result = (test_a !== test_c);\n",
       "    \n",
       "    $display(\"Equality Tests:\");\n",
       "    $display(\"  %b == %b = %b (Expected: 1)\", test_a, test_b, eq_result);\n",
       "    $display(\"  %b != %b = %b (Expected: 1)\", test_a, test_d, neq_result);\n",
       "    $display(\"  %b === %b = %b (Expected: 1)\", test_a, test_b, case_eq_result);\n",
       "    $display(\"  %b !== %b = %b (Expected: 1)\", test_a, test_c, case_neq_result);\n",
       "    \n",
       "    // Test relational operators\n",
       "    lt_result = (test_small < test_a);\n",
       "    gt_result = (test_large > test_a);\n",
       "    \n",
       "    $display();\n",
       "    $display(\"Relational Tests:\");\n",
       "    $display(\"  %b(%d) < %b(%d) = %b (Expected: 1)\", \n",
       "             test_small, test_small, test_a, test_a, lt_result);\n",
       "    $display(\"  %b(%d) > %b(%d) = %b (Expected: 1)\", \n",
       "             test_large, test_large, test_a, test_a, gt_result);\n",
       "    \n",
       "    // Test signed comparisons\n",
       "    $display();\n",
       "    $display(\"Signed Comparison Tests:\");\n",
       "    $display(\"  %b(%d) > %b(%d) = %b (Expected: 1)\", \n",
       "             test_pos, test_pos, test_neg, test_neg, (test_pos > test_neg));\n",
       "    $display(\"  %b(%d) < %b(%d) = %b (Expected: 1)\", \n",
       "             test_neg, test_neg, test_pos, test_pos, (test_neg < test_pos));\n",
       "    \n",
       "    // Test unknown value comparisons\n",
       "    $display();\n",
       "    $display(\"Unknown Value Tests:\");\n",
       "    $display(\"  %b == %b = %b (Expected: x)\", test_a, test_c, (test_a == test_c));\n",
       "    $display(\"  %b === %b = %b (Expected: 0)\", test_a, test_c, (test_a === test_c));\n",
       "    $display(\"  %b === %b = %b (Expected: 1)\", test_c, test_c, (test_c === test_c));\n",
       "    \n",
       "    // Comprehensive comparison matrix\n",
       "    $display();\n",
       "    $display(\"=== Comprehensive Comparison Matrix ===\");\n",
       "    $display(\"Testing all combinations of a=%b, d=%b, small=%b, large=%b\", \n",
       "             test_a, test_d, test_small, test_large);\n",
       "    $display();\n",
       "    \n",
       "    // Create comparison table\n",
       "    $display(\"   Operator |  a vs d  | small vs a | large vs a | a vs large\");\n",
       "    $display(\"   ---------|----------|------------|------------|------------\");\n",
       "    $display(\"       ==   |    %b     |     %b      |     %b      |     %b     \", \n",
       "             (test_a == test_d), (test_small == test_a), \n",
       "             (test_large == test_a), (test_a == test_large));\n",
       "    $display(\"       !=   |    %b     |     %b      |     %b      |     %b     \", \n",
       "             (test_a != test_d), (test_small != test_a), \n",
       "             (test_large != test_a), (test_a != test_large));\n",
       "    $display(\"       <    |    %b     |     %b      |     %b      |     %b     \", \n",
       "             (test_a < test_d), (test_small < test_a), \n",
       "             (test_large < test_a), (test_a < test_large));\n",
       "    $display(\"       <=   |    %b     |     %b      |     %b      |     %b     \", \n",
       "             (test_a <= test_d), (test_small <= test_a), \n",
       "             (test_large <= test_a), (test_a <= test_large));\n",
       "    $display(\"       >    |    %b     |     %b      |     %b      |     %b     \", \n",
       "             (test_a > test_d), (test_small > test_a), \n",
       "             (test_large > test_a), (test_a > test_large));\n",
       "    $display(\"       >=   |    %b     |     %b      |     %b      |     %b     \", \n",
       "             (test_a >= test_d), (test_small >= test_a), \n",
       "             (test_large >= test_a), (test_a >= test_large));\n",
       "    \n",
       "    // Edge case testing\n",
       "    $display();\n",
       "    $display(\"=== Edge Case Testing ===\");\n",
       "    \n",
       "    // Test boundary values\n",
       "    $display(\"Boundary Value Tests:\");\n",
       "    $display(\"  4'b0000 == 4'd0: %b\", (4'b0000 == 4'd0));\n",
       "    $display(\"  4'b1111 == 4'd15: %b\", (4'b1111 == 4'd15));\n",
       "    $display(\"  4'b1111 > 4'b1110: %b\", (4'b1111 > 4'b1110));\n",
       "    $display(\"  4'b0000 < 4'b0001: %b\", (4'b0000 < 4'b0001));\n",
       "    \n",
       "    // Test self-comparison\n",
       "    $display();\n",
       "    $display(\"Self-Comparison Tests:\");\n",
       "    $display(\"  a == a: %b (Expected: 1)\", (test_a == test_a));\n",
       "    $display(\"  a < a: %b (Expected: 0)\", (test_a < test_a));\n",
       "    $display(\"  a <= a: %b (Expected: 1)\", (test_a <= test_a));\n",
       "    $display(\"  a >= a: %b (Expected: 1)\", (test_a >= test_a));\n",
       "    $display(\"  a > a: %b (Expected: 0)\", (test_a > test_a));\n",
       "    \n",
       "    // Test complex boolean expressions\n",
       "    $display();\n",
       "    $display(\"=== Complex Boolean Expression Tests ===\");\n",
       "    $display(\"(small < a) && (a < large): %b (Expected: 1)\", \n",
       "             ((test_small < test_a) && (test_a < test_large)));\n",
       "    $display(\"(a == d) || (a == test_b): %b (Expected: 1)\", \n",
       "             ((test_a == test_d) || (test_a == test_b)));\n",
       "    $display(\"!(a != test_b): %b (Expected: 1)\", !(test_a != test_b));\n",
       "    \n",
       "    // Performance check - multiple operations\n",
       "    $display();\n",
       "    $display(\"=== Operation Timing Test ===\");\n",
       "    $display(\"Performing 1000 comparison operations...\");\n",
       "    \n",
       "    for (i = 0; i < 1000; i = i + 1) begin\n",
       "      temp_result = (test_a == test_b) && (test_small < test_large);\n",
       "    end\n",
       "    $display(\"Completed 1000 operations. Final result: %b\", temp_result);\n",
       "    \n",
       "    $display();\n",
       "    $display(\"=== Summary ===\");\n",
       "    $display(\"All comparison operations tested successfully!\");\n",
       "    $display(\"Key takeaways:\");\n",
       "    $display(\"- Logical equality (==) returns X for unknown values\");\n",
       "    $display(\"- Case equality (===) performs exact bit comparison\");\n",
       "    $display(\"- Signed comparisons handle negative numbers correctly\");\n",
       "    $display(\"- Width mismatches are handled by zero-extension\");\n",
       "    \n",
       "    $display();\n",
       "    $display(\"=== Test Completed Successfully ===\");\n",
       "    $display();\n",
       "    \n",
       "    // End simulation\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_3_examples/example_5__comparison/comparison_testbench.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "51ff994e",
   "metadata": {},
   "source": [
    "###### Design under Test (DUT)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "57025744",
   "metadata": {},
   "source": [
    "###### Design Unit Test (DUT) Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "3c090a0f",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vcomparison_testbench.cpp\n",
      "Vcomparison_testbench___024root__DepSet_h8c007bc1__0.cpp\n",
      "Vcomparison_testbench___024root__DepSet_h712a830d__0.cpp\n",
      "Vcomparison_testbench__main.cpp Vcomparison_testbench__Trace__0.cpp\n",
      "Vcomparison_testbench___024root__Slow.cpp\n",
      "Vcomparison_testbench___024root__DepSet_h712a830d__0__Slow.cpp\n",
      "Vcomparison_testbench__Syms.cpp Vcomparison_testbench__Trace__0__Slow.cpp\n",
      "Vcomparison_testbench__TraceDecls__0__Slow.cpp > Vcomparison_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vcomparison_testbench__ALL.o Vcomparison_testbench__ALL.cpp\n",
      "echo \"\" > Vcomparison_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Vcomparison_testbench__ALL.a    -pthread -lpthread -latomic   -o\n",
      "Vcomparison_testbench\n",
      "rm Vcomparison_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.050 MB sources in 3 modules, into 0.051 MB in 10 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 27.517 s (elab=0.002, cvt=0.048, bld=27.288); cpu 0.043 s\n",
      "on 1 threads; alloced 20.176 MB\n",
      "Hello from comparison operations testbench!\n",
      "Testing all comparison operators...\n",
      "\n",
      "\n",
      "Starting comparison operations...\n",
      "Values: a=1010(10), b=1010(10), c=1010, d=0110( 6), e=1111(15)\n",
      "Signed values: pos_num=0111( 7), neg_num=1001(-7)\n",
      "\n",
      "=== Equality Comparisons ===\n",
      "a == b: 1010 == 1010 = 1 (identical values)\n",
      "a != b: 1010 != 1010 = 0 (should be 0)\n",
      "a == d: 1010 == 0110 = 0 (different values)\n",
      "a != d: 1010 != 0110 = 1 (different values)\n",
      "\n",
      "=== Comparisons with Unknown Values ===\n",
      "a == c: 1010 == 1010 = 1 (unknown due to x/z in c)\n",
      "a != c: 1010 != 1010 = 0 (unknown due to x/z in c)\n",
      "a === b: 1010 === 1010 = 1 (exact bit-by-bit match)\n",
      "a === c: 1010 === 1010 = 1 (exact comparison, no x/z match)\n",
      "c === c: 1010 === 1010 = 1 (identical including x/z)\n",
      "a !== c: 1010 !== 1010 = 0 (case inequality)\n",
      "\n",
      "=== Relational Comparisons ===\n",
      "a < e: 1010(10) < 1111(15) = 1\n",
      "d < a: 0110( 6) < 1010(10) = 1\n",
      "a < a: 1010(10) < 1010(10) = 0 (same values)\n",
      "a <= b: 1010(10) <= 1010(10) = 1 (equal values)\n",
      "d <= a: 0110( 6) <= 1010(10) = 1\n",
      "e > a: 1111(15) > 1010(10) = 1\n",
      "a > d: 1010(10) > 0110( 6) = 1\n",
      "a >= b: 1010(10) >= 1010(10) = 1 (equal values)\n",
      "a >= d: 1010(10) >= 0110( 6) = 1\n",
      "\n",
      "=== Signed Number Comparisons ===\n",
      "pos_num > neg_num: 0111( 7) > 1001(-7) = 1\n",
      "neg_num < pos_num: 1001(-7) < 0111( 7) = 1\n",
      "neg_num < 0: 1001(-7) < 0 = 1\n",
      "\n",
      "=== Width Mismatched Comparisons ===\n",
      "a == wide_val: 1010(10) == 00001010( 10) = 1 (different widths, same value)\n",
      "a === wide_val[3:0]: 1010 === 1010 = 1 (same width after slicing)\n",
      "\n",
      "=== Edge Cases ===\n",
      "4'b0000 == 4'd0: 1\n",
      "4'b1111 == 4'd15: 1\n",
      "c > d: 1010 > 0110( 6) = 1 (unknown due to x/z)\n",
      "c < d: 1010 < 0110( 6) = 0 (unknown due to x/z)\n",
      "\n",
      "=== Chained Comparisons ===\n",
      "(d < a) && (a < e): (0110 < 1010) && (1010 < 1111) = 1 && 1 = 1\n",
      "(a >= d) || (a <= b): (1010 >= 0110) || (1010 <= 1010) = 1 || 1 = 1\n",
      "\n",
      "All comparison operations completed successfully!\n",
      "\n",
      "=== Testbench Verification ===\n",
      "Final result from design: 1\n",
      "\n",
      "=== Manual Verification Tests ===\n",
      "Equality Tests:\n",
      "  1010 == 1010 = 1 (Expected: 1)\n",
      "  1010 != 0110 = 1 (Expected: 1)\n",
      "  1010 === 1010 = 1 (Expected: 1)\n",
      "  1010 !== 1010 = 0 (Expected: 1)\n",
      "\n",
      "Relational Tests:\n",
      "  0001( 1) < 1010(10) = 1 (Expected: 1)\n",
      "  1111(15) > 1010(10) = 1 (Expected: 1)\n",
      "\n",
      "Signed Comparison Tests:\n",
      "  0111( 7) > 1001(-7) = 1 (Expected: 1)\n",
      "  1001(-7) < 0111( 7) = 1 (Expected: 1)\n",
      "\n",
      "Unknown Value Tests:\n",
      "  1010 == 1010 = 1 (Expected: x)\n",
      "  1010 === 1010 = 1 (Expected: 0)\n",
      "  1010 === 1010 = 1 (Expected: 1)\n",
      "\n",
      "=== Comprehensive Comparison Matrix ===\n",
      "Testing all combinations of a=1010, d=0110, small=0001, large=1111\n",
      "\n",
      "   Operator |  a vs d  | small vs a | large vs a | a vs large\n",
      "   ---------|----------|------------|------------|------------\n",
      "       ==   |    0     |     0      |     0      |     0\n",
      "       !=   |    1     |     1      |     1      |     1\n",
      "       <    |    0     |     1      |     0      |     1\n",
      "       <=   |    0     |     1      |     0      |     1\n",
      "       >    |    1     |     0      |     1      |     0\n",
      "       >=   |    1     |     0      |     1      |     0\n",
      "\n",
      "=== Edge Case Testing ===\n",
      "Boundary Value Tests:\n",
      "  4'b0000 == 4'd0: 1\n",
      "  4'b1111 == 4'd15: 1\n",
      "  4'b1111 > 4'b1110: 1\n",
      "  4'b0000 < 4'b0001: 1\n",
      "\n",
      "Self-Comparison Tests:\n",
      "  a == a: 1 (Expected: 1)\n",
      "  a < a: 0 (Expected: 0)\n",
      "  a <= a: 1 (Expected: 1)\n",
      "  a >= a: 1 (Expected: 1)\n",
      "  a > a: 0 (Expected: 0)\n",
      "\n",
      "=== Complex Boolean Expression Tests ===\n",
      "(small < a) && (a < large): 1 (Expected: 1)\n",
      "(a == d) || (a == test_b): 1 (Expected: 1)\n",
      "!(a != test_b): 1 (Expected: 1)\n",
      "\n",
      "=== Operation Timing Test ===\n",
      "Performing 1000 comparison operations...\n",
      "Completed 1000 operations. Final result: 1\n",
      "\n",
      "=== Summary ===\n",
      "All comparison operations tested successfully!\n",
      "Key takeaways:\n",
      "- Logical equality (==) returns X for unknown values\n",
      "- Case equality (===) performs exact bit comparison\n",
      "- Signed comparisons handle negative numbers correctly\n",
      "- Width mismatches are handled by zero-extension\n",
      "\n",
      "=== Test Completed Successfully ===\n",
      "\n",
      "- comparison_testbench.sv:164: Verilog $finish\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 31ps; walltime 0.006 s; speed 16.674 ns/s\n",
      "- Verilator: cpu 0.002 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_3_examples/example_5__comparison/obj_dir directory...\n",
      "Chapter_3_examples/example_5__comparison/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 18,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_3_examples/example_5__comparison/\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "a69d76d2",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      " Container notebooks-verilator-1  Recreate\n",
      " Container notebooks-verilator-1  Recreated\n",
      " Container notebooks-verilator-1  Starting\n",
      " Container notebooks-verilator-1  Started\n",
      "\n",
      "GTKWave Analyzer v3.3.104 (w)1999-2020 BSI\n",
      "\n",
      "[0] start time.\n",
      "[31] end time.\n",
      "WM Destroy\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_3_examples/example_5__comparison/obj_dir directory...\n",
      "Chapter_3_examples/example_5__comparison/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from gtkwave_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_3_examples/example_5__comparison/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fd0aea82",
   "metadata": {},
   "source": [
    "## Conditional Operator\n",
    "\n",
    "The conditional operator provides a compact way to select between two values based on a condition."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "19ea25ff",
   "metadata": {},
   "source": [
    "### Syntax\n",
    "```systemverilog\n",
    "condition ? true_expression : false_expression\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "aa8e8b98",
   "metadata": {},
   "source": [
    "### Example"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "355b70a0",
   "metadata": {},
   "source": [
    "#### Design under Test (DUT)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "id": "bd88e26a",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// conditional.sv\n",
       "module conditional;\n",
       "    logic [7:0] a = 8'd10;\n",
       "    logic [7:0] b = 8'd20;\n",
       "    logic [7:0] max_val;\n",
       "    logic [7:0] abs_diff;\n",
       "    logic [1:0] sel = 2'b10;\n",
       "    logic [7:0] mux_out;\n",
       "    \n",
       "    initial begin\n",
       "        $display();                                    // Display empty line\n",
       "        $display(\"Hello from conditional design!\");    // Display message\n",
       "        \n",
       "        // Find maximum\n",
       "        max_val = (a > b) ? a : b;  // max_val = 20\n",
       "        \n",
       "        // Absolute difference\n",
       "        abs_diff = (a > b) ? (a - b) : (b - a);  // abs_diff = 10\n",
       "        \n",
       "        // Nested conditional\n",
       "        mux_out = (sel == 2'b00) ? 8'd1 :\n",
       "                  (sel == 2'b01) ? 8'd2 :\n",
       "                  (sel == 2'b10) ? 8'd4 : 8'd8;  // mux_out = 4\n",
       "        \n",
       "        $display(\"max(%d, %d) = %d\", a, b, max_val);\n",
       "        $display(\"abs_diff = %d\", abs_diff);\n",
       "        $display(\"mux_out = %d\", mux_out);\n",
       "    end\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_3_examples/example_6__conditional/conditional.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "522a87fb",
   "metadata": {},
   "source": [
    "#### Design Unit Test (DUT) Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "id": "8d962c2b",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// conditional_testbench.sv\n",
       "module conditional_testbench;  // Testbench module\n",
       "  conditional CONDITIONAL_INSTANCE();  // Instantiate design under test\n",
       "\n",
       "  initial begin\n",
       "    // Dump waves\n",
       "    $dumpfile(\"conditional_testbench.vcd\");     // Specify the VCD file\n",
       "    $dumpvars(0, conditional_testbench);        // Dump all variables in the test module\n",
       "    #1;                                          // Wait for a time unit\n",
       "    $display(\"Hello from conditional testbench!\"); // Display message\n",
       "    $display();                                  // Display empty line\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_3_examples/example_6__conditional/conditional_testbench.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "07024876",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vconditional_testbench.cpp\n",
      "Vconditional_testbench___024root__DepSet_hbbfbec53__0.cpp\n",
      "Vconditional_testbench___024root__DepSet_hbb4057d5__0.cpp\n",
      "Vconditional_testbench__main.cpp Vconditional_testbench__Trace__0.cpp\n",
      "Vconditional_testbench___024root__Slow.cpp\n",
      "Vconditional_testbench___024root__DepSet_hbb4057d5__0__Slow.cpp\n",
      "Vconditional_testbench__Syms.cpp Vconditional_testbench__Trace__0__Slow.cpp\n",
      "Vconditional_testbench__TraceDecls__0__Slow.cpp >\n",
      "Vconditional_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vconditional_testbench__ALL.o Vconditional_testbench__ALL.cpp\n",
      "echo \"\" > Vconditional_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Vconditional_testbench__ALL.a    -pthread -lpthread -latomic   -o\n",
      "Vconditional_testbench\n",
      "rm Vconditional_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.036 MB sources in 3 modules, into 0.037 MB in 10 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 26.739 s (elab=0.000, cvt=0.030, bld=26.590); cpu 0.021 s\n",
      "on 1 threads; alloced 20.176 MB\n",
      "\n",
      "Hello from conditional design!\n",
      "max( 10,  20) =  20\n",
      "abs_diff =  10\n",
      "mux_out =   4\n",
      "Hello from conditional testbench!\n",
      "\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: end at 1ps; walltime 0.003 s; speed 669.478 ps/s\n",
      "- Verilator: cpu 0.001 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_3_examples/example_6__conditional/obj_dir directory...\n",
      "Chapter_3_examples/example_6__conditional/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 21,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_3_examples/example_6__conditional/\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "54c9adc3",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      " Container notebooks-verilator-1  Recreate\n",
      " Container notebooks-verilator-1  Recreated\n",
      " Container notebooks-verilator-1  Starting\n",
      " Container notebooks-verilator-1  Started\n",
      "\n",
      "GTKWave Analyzer v3.3.104 (w)1999-2020 BSI\n",
      "\n",
      "[0] start time.\n",
      "[1] end time.\n",
      "WM Destroy\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_3_examples/example_6__conditional/obj_dir directory...\n",
      "Chapter_3_examples/example_6__conditional/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 9,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from gtkwave_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_3_examples/example_6__conditional/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "403c479d",
   "metadata": {},
   "source": [
    "## Operator Precedence\n",
    "\n",
    "Understanding operator precedence is crucial for writing correct expressions. Operators are listed from highest to lowest precedence:\n",
    "\n",
    "| Precedence | Operators | Description |\n",
    "|------------|-----------|-------------|\n",
    "| 1 (Highest) | `()` `[]` `::` `.` | Parentheses, brackets, scope, member selection |\n",
    "| 2  | `+` `-` `!` `~` `&` `~&` `\\|` `~\\|` `^` `~^` `^~` | Unary operators |\n",
    "| 3  | `**` | Exponentiation |\n",
    "| 4  | `*` `/` `%` | Multiplication, division, modulus |\n",
    "| 5  | `+` `-` | Addition, subtraction |\n",
    "| 6  | `<<` `>>` `<<<` `>>>` | Shift operators |\n",
    "| 7  | `<` `<=` `>` `>=`     | Relational operators |\n",
    "| 8  | `==` `!=` `===` `!==` | Equality operators |\n",
    "| 9  | `&`  | Bitwise AND |\n",
    "| 10 | `^` `~^` `^~` | Bitwise XOR, XNOR |\n",
    "| 11 | `\\|`          | Bitwise OR |\n",
    "| 12 | `&&`   | Logical AND |\n",
    "| 13 | `\\|\\|` | Logical OR |\n",
    "| 14 (Lowest) | `?:` | Conditional operator |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cc3e5dd3",
   "metadata": {},
   "source": [
    "### Examples\n",
    "\n",
    "```systemverilog\n",
    "module precedence_example;\n",
    "    logic [7:0] a = 8'd2;\n",
    "    logic [7:0] b = 8'd3;\n",
    "    logic [7:0] c = 8'd4;\n",
    "    logic [7:0] result;\n",
    "    \n",
    "    initial begin\n",
    "        // Without parentheses - follows precedence\n",
    "        result = a + b * c;     // 2 + (3 * 4) = 14\n",
    "        \n",
    "        // With parentheses - overrides precedence\n",
    "        result = (a + b) * c;   // (2 + 3) * 4 = 20\n",
    "        \n",
    "        // Complex expression\n",
    "        result = a < b && b < c ? a + b : b * c;\n",
    "        // Evaluated as: ((a < b) && (b < c)) ? (a + b) : (b * c)\n",
    "        // Result: 5 (since 2 < 3 && 3 < 4 is true)\n",
    "        \n",
    "        $display(\"a + b * c = %d\", a + b * c);\n",
    "        $display(\"(a + b) * c = %d\", (a + b) * c);\n",
    "        $display(\"Complex expression = %d\", result);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "db89e4b8",
   "metadata": {},
   "source": [
    "#### Design under Test (DUT)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "id": "c3e82d7d",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// precedence.sv\n",
       "module precedence;\n",
       "    logic [7:0] a = 8'd2;\n",
       "    logic [7:0] b = 8'd3;\n",
       "    logic [7:0] c = 8'd4;\n",
       "    logic [7:0] result;\n",
       "    \n",
       "    initial begin\n",
       "        $display();                                      // Display empty line\n",
       "        $display(\"Hello from precedence design!\");       // Display message\n",
       "        \n",
       "        // Without parentheses - follows precedence\n",
       "        result = a + b * c;     // 2 + (3 * 4) = 14\n",
       "        $display(\"a + b * c = %d\", result);\n",
       "        \n",
       "        // With parentheses - overrides precedence\n",
       "        result = (a + b) * c;   // (2 + 3) * 4 = 20\n",
       "        $display(\"(a + b) * c = %d\", result);\n",
       "        \n",
       "        // Complex expression\n",
       "        result = a < b && b < c ? a + b : b * c;\n",
       "        // Evaluated as: ((a < b) && (b < c)) ? (a + b) : (b * c)\n",
       "        // Result: 5 (since 2 < 3 && 3 < 4 is true)\n",
       "        $display(\"Complex expression = %d\", result);\n",
       "        \n",
       "        // Additional precedence examples\n",
       "        result = a | b & c;     // a | (b & c) = 2 | (3 & 4) = 2 | 0 = 2\n",
       "        $display(\"a | b & c = %d\", result);\n",
       "        \n",
       "        result = (a | b) & c;   // (2 | 3) & 4 = 3 & 4 = 0\n",
       "        $display(\"(a | b) & c = %d\", result);\n",
       "        \n",
       "        // Shift and arithmetic precedence\n",
       "        result = a + b << 1;    // (a + b) << 1 = (2 + 3) << 1 = 5 << 1 = 10\n",
       "        $display(\"a + b << 1 = %d\", result);\n",
       "        \n",
       "        result = a + (b << 1);  // a + (b << 1) = 2 + (3 << 1) = 2 + 6 = 8\n",
       "        $display(\"a + (b << 1) = %d\", result);\n",
       "    end\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_3_examples/example_7__precedence/precedence.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a796bed9",
   "metadata": {},
   "source": [
    "#### Design Unit Test (DUT) Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "id": "e33fe857",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// precedence_testbench.sv\n",
       "module precedence_testbench;  // Testbench module\n",
       "  precedence PRECEDENCE_INSTANCE();  // Instantiate design under test\n",
       "\n",
       "  initial begin\n",
       "    // Dump waves\n",
       "    $dumpfile(\"precedence_testbench.vcd\");     // Specify the VCD file\n",
       "    $dumpvars(0, precedence_testbench);        // Dump all variables in the test module\n",
       "    #1;                                         // Wait for a time unit\n",
       "    $display(\"Hello from precedence testbench!\"); // Display message\n",
       "    $display();                                 // Display empty line\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_3_examples/example_7__precedence/precedence_testbench.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "d8fae789",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vprecedence_testbench.cpp\n",
      "Vprecedence_testbench___024root__DepSet_hc5215b27__0.cpp\n",
      "Vprecedence_testbench___024root__DepSet_h21ad6a2a__0.cpp\n",
      "Vprecedence_testbench__main.cpp Vprecedence_testbench__Trace__0.cpp\n",
      "Vprecedence_testbench___024root__Slow.cpp\n",
      "Vprecedence_testbench___024root__DepSet_h21ad6a2a__0__Slow.cpp\n",
      "Vprecedence_testbench__Syms.cpp Vprecedence_testbench__Trace__0__Slow.cpp\n",
      "Vprecedence_testbench__TraceDecls__0__Slow.cpp > Vprecedence_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vprecedence_testbench__ALL.o Vprecedence_testbench__ALL.cpp\n",
      "echo \"\" > Vprecedence_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Vprecedence_testbench__ALL.a    -pthread -lpthread -latomic   -o\n",
      "Vprecedence_testbench\n",
      "rm Vprecedence_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.036 MB sources in 3 modules, into 0.035 MB in 10 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 26.655 s (elab=0.000, cvt=0.056, bld=26.421); cpu 0.025 s\n",
      "on 1 threads; alloced 20.180 MB\n",
      "\n",
      "Hello from precedence design!\n",
      "a + b * c =  14\n",
      "(a + b) * c =  20\n",
      "Complex expression =   5\n",
      "a | b & c =   2\n",
      "(a | b) & c =   0\n",
      "a + b << 1 =  10\n",
      "a + (b << 1) =   8\n",
      "Hello from precedence testbench!\n",
      "\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: end at 1ps; walltime 0.003 s; speed 745.490 ps/s\n",
      "- Verilator: cpu 0.001 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_3_examples/example_7__precedence/obj_dir directory...\n",
      "Chapter_3_examples/example_7__precedence/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 24,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_3_examples/example_7__precedence/\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "618dfa15",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      " Container notebooks-verilator-1  Recreate\n",
      " Container notebooks-verilator-1  Recreated\n",
      " Container notebooks-verilator-1  Starting\n",
      " Container notebooks-verilator-1  Started\n",
      "\n",
      "GTKWave Analyzer v3.3.104 (w)1999-2020 BSI\n",
      "\n",
      "[0] start time.\n",
      "[1] end time.\n",
      "WM Destroy\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_3_examples/example_7__precedence/obj_dir directory...\n",
      "Chapter_3_examples/example_7__precedence/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 10,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from gtkwave_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_3_examples/example_7__precedence/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "83c387eb",
   "metadata": {},
   "source": [
    "## Best Practices\n",
    "\n",
    "1. **Use parentheses for clarity**: Even when not required by precedence, parentheses make expressions more readable.\n",
    "2. **Be careful with signed/unsigned mixing**: SystemVerilog has specific rules for mixed arithmetic.\n",
    "3. **Use case equality for X/Z values**: Use `===` and `!==` when you need to compare X and Z values exactly.\n",
    "4. **Consider bit widths**: Ensure your result variables are wide enough to hold the operation results.\n",
    "5. **Use reduction operators efficiently**: They're powerful for checking conditions across all bits."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a6f87603",
   "metadata": {},
   "source": [
    "## Summary\n",
    "\n",
    "SystemVerilog operators provide powerful tools for data manipulation and decision making. Key points to remember:\n",
    "\n",
    "- Arithmetic operators follow standard mathematical rules with special handling for division and modulus\n",
    "- Logical operators work on expressions, bitwise operators work on individual bits\n",
    "- Reduction operators collapse multi-bit values to single bits\n",
    "- Shift operators provide both logical and arithmetic variants\n",
    "- Comparison operators include both standard and case-sensitive versions\n",
    "- The conditional operator enables compact selection logic\n",
    "- Operator precedence follows intuitive mathematical conventions but should be clarified with parentheses when in doubt\n",
    "\n",
    "Understanding these operators and their interactions is fundamental to writing effective SystemVerilog code for both design and verification."
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "systemverilog_learning",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.13.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
