  Bresenham_main.cpp
D:\DSD Quartus\Bresenham_Lines_FPGA\Bresenham_Lines SFML\IKs\Bresenham_main.cpp(31,11): warning C4244: 'initializing': conversion from 'float' to 'int', possible loss of data
D:\DSD Quartus\Bresenham_Lines_FPGA\Bresenham_Lines SFML\IKs\Bresenham_main.cpp(32,11): warning C4244: 'initializing': conversion from 'float' to 'int', possible loss of data
D:\DSD Quartus\Bresenham_Lines_FPGA\Bresenham_Lines SFML\IKs\Bresenham_main.cpp(62,66): warning C4244: 'argument': conversion from 'int' to 'float', possible loss of data
D:\DSD Quartus\Bresenham_Lines_FPGA\Bresenham_Lines SFML\IKs\Bresenham_main.cpp(62,50): warning C4244: 'argument': conversion from 'int' to 'float', possible loss of data
D:\DSD Quartus\Bresenham_Lines_FPGA\Bresenham_Lines SFML\IKs\Bresenham_main.cpp(71,120): warning C4244: 'argument': conversion from 'unsigned int' to 'T', possible loss of data
          with
          [
              T=float
          ]
D:\DSD Quartus\Bresenham_Lines_FPGA\Bresenham_Lines SFML\IKs\Bresenham_main.cpp(71,102): warning C4244: 'argument': conversion from 'unsigned int' to 'T', possible loss of data
          with
          [
              T=float
          ]
D:\DSD Quartus\Bresenham_Lines_FPGA\Bresenham_Lines SFML\IKs\Bresenham_main.cpp(79,17): warning C4065: switch statement contains 'default' but no 'case' labels
  Generating code
  9 of 132 functions ( 6.8%) were compiled, the rest were copied from previous compilation.
    0 functions were new in current compilation
    0 functions had inline decision re-evaluated but remain unchanged
  Finished generating code
  IKs.vcxproj -> D:\DSD Quartus\Bresenham_Lines_FPGA\Bresenham_Lines SFML\Release\Bresenham_Lines.exe
