{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 10:12:05 2022 " "Info: Processing started: Tue Nov 22 10:12:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off animation -c animation " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off animation -c animation" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dotmatric:u1\|bicolor_dot_matrix:u2\|r\[0\] " "Warning: Node \"dotmatric:u1\|bicolor_dot_matrix:u2\|r\[0\]\" is a latch" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dotmatric:u1\|bicolor_dot_matrix:u2\|r\[2\] " "Warning: Node \"dotmatric:u1\|bicolor_dot_matrix:u2\|r\[2\]\" is a latch" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dotmatric:u1\|bicolor_dot_matrix:u2\|r\[4\] " "Warning: Node \"dotmatric:u1\|bicolor_dot_matrix:u2\|r\[4\]\" is a latch" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dotmatric:u1\|bicolor_dot_matrix:u2\|r\[6\] " "Warning: Node \"dotmatric:u1\|bicolor_dot_matrix:u2\|r\[6\]\" is a latch" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dotmatric:u1\|bicolor_dot_matrix:u2\|g\[0\] " "Warning: Node \"dotmatric:u1\|bicolor_dot_matrix:u2\|g\[0\]\" is a latch" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dotmatric:u1\|bicolor_dot_matrix:u2\|g\[2\] " "Warning: Node \"dotmatric:u1\|bicolor_dot_matrix:u2\|g\[2\]\" is a latch" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dotmatric:u1\|bicolor_dot_matrix:u2\|g\[4\] " "Warning: Node \"dotmatric:u1\|bicolor_dot_matrix:u2\|g\[4\]\" is a latch" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dotmatric:u1\|bicolor_dot_matrix:u2\|g\[6\] " "Warning: Node \"dotmatric:u1\|bicolor_dot_matrix:u2\|g\[6\]\" is a latch" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk1khz " "Info: Assuming node \"clk1khz\" is an undefined clock" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 2 -1 0 } } { "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk1khz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "off " "Info: Assuming node \"off\" is a latch enable. Will not compute fmax for this pin." {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "divide1:u2\|clkp " "Info: Detected ripple clock \"divide1:u2\|clkp\" as buffer" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 380 -1 0 } } { "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "divide1:u2\|clkp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dotmatric:u1\|divide:u4\|clkp " "Info: Detected ripple clock \"dotmatric:u1\|divide:u4\|clkp\" as buffer" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 321 -1 0 } } { "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dotmatric:u1\|divide:u4\|clkp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk1khz register mouseisr register movesetr 93.01 MHz 10.751 ns Internal " "Info: Clock \"clk1khz\" has Internal fmax of 93.01 MHz between source register \"mouseisr\" and destination register \"movesetr\" (period= 10.751 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.013 ns + Longest register register " "Info: + Longest register to register delay is 4.013 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mouseisr 1 REG LC_X9_Y9_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y9_N5; Fanout = 2; REG Node = 'mouseisr'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mouseisr } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.511 ns) 1.479 ns movesetr~0 2 COMB LC_X9_Y9_N1 1 " "Info: 2: + IC(0.968 ns) + CELL(0.511 ns) = 1.479 ns; Loc. = LC_X9_Y9_N1; Fanout = 1; COMB Node = 'movesetr~0'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.479 ns" { mouseisr movesetr~0 } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.200 ns) 2.416 ns movesetr~2 3 COMB LC_X9_Y9_N0 1 " "Info: 3: + IC(0.737 ns) + CELL(0.200 ns) = 2.416 ns; Loc. = LC_X9_Y9_N0; Fanout = 1; COMB Node = 'movesetr~2'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.937 ns" { movesetr~0 movesetr~2 } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.804 ns) 4.013 ns movesetr 4 REG LC_X9_Y9_N7 7 " "Info: 4: + IC(0.793 ns) + CELL(0.804 ns) = 4.013 ns; Loc. = LC_X9_Y9_N7; Fanout = 7; REG Node = 'movesetr'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.597 ns" { movesetr~2 movesetr } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.515 ns ( 37.75 % ) " "Info: Total cell delay = 1.515 ns ( 37.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.498 ns ( 62.25 % ) " "Info: Total interconnect delay = 2.498 ns ( 62.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.013 ns" { mouseisr movesetr~0 movesetr~2 movesetr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "4.013 ns" { mouseisr {} movesetr~0 {} movesetr~2 {} movesetr {} } { 0.000ns 0.968ns 0.737ns 0.793ns } { 0.000ns 0.511ns 0.200ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.029 ns - Smallest " "Info: - Smallest clock skew is -6.029 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk1khz\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1khz 1 CLK PIN_18 29 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 29; CLK Node = 'clk1khz'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1khz } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns movesetr 2 REG LC_X9_Y9_N7 7 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y9_N7; Fanout = 7; REG Node = 'movesetr'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk1khz movesetr } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz movesetr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} movesetr {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz source 9.848 ns - Longest register " "Info: - Longest clock path from clock \"clk1khz\" to source register is 9.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1khz 1 CLK PIN_18 29 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 29; CLK Node = 'clk1khz'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1khz } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns divide1:u2\|clkp 2 REG LC_X11_Y8_N5 9 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y8_N5; Fanout = 9; REG Node = 'divide1:u2\|clkp'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk1khz divide1:u2|clkp } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.735 ns) + CELL(0.918 ns) 9.848 ns mouseisr 3 REG LC_X9_Y9_N5 2 " "Info: 3: + IC(4.735 ns) + CELL(0.918 ns) = 9.848 ns; Loc. = LC_X9_Y9_N5; Fanout = 2; REG Node = 'mouseisr'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.653 ns" { divide1:u2|clkp mouseisr } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 34.27 % ) " "Info: Total cell delay = 3.375 ns ( 34.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.473 ns ( 65.73 % ) " "Info: Total interconnect delay = 6.473 ns ( 65.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "9.848 ns" { clk1khz divide1:u2|clkp mouseisr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "9.848 ns" { clk1khz {} clk1khz~combout {} divide1:u2|clkp {} mouseisr {} } { 0.000ns 0.000ns 1.738ns 4.735ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz movesetr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} movesetr {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "9.848 ns" { clk1khz divide1:u2|clkp mouseisr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "9.848 ns" { clk1khz {} clk1khz~combout {} divide1:u2|clkp {} mouseisr {} } { 0.000ns 0.000ns 1.738ns 4.735ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.013 ns" { mouseisr movesetr~0 movesetr~2 movesetr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "4.013 ns" { mouseisr {} movesetr~0 {} movesetr~2 {} movesetr {} } { 0.000ns 0.968ns 0.737ns 0.793ns } { 0.000ns 0.511ns 0.200ns 0.804ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz movesetr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} movesetr {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "9.848 ns" { clk1khz divide1:u2|clkp mouseisr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "9.848 ns" { clk1khz {} clk1khz~combout {} divide1:u2|clkp {} mouseisr {} } { 0.000ns 0.000ns 1.738ns 4.735ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk1khz 20 " "Warning: Circuit may not operate. Detected 20 non-operational path(s) clocked by clock \"clk1khz\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "movesetr dogisr clk1khz 4.083 ns " "Info: Found hold time violation between source  pin or register \"movesetr\" and destination pin or register \"dogisr\" for clock \"clk1khz\" (Hold time is 4.083 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.029 ns + Largest " "Info: + Largest clock skew is 6.029 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz destination 9.848 ns + Longest register " "Info: + Longest clock path from clock \"clk1khz\" to destination register is 9.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1khz 1 CLK PIN_18 29 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 29; CLK Node = 'clk1khz'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1khz } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns divide1:u2\|clkp 2 REG LC_X11_Y8_N5 9 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y8_N5; Fanout = 9; REG Node = 'divide1:u2\|clkp'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk1khz divide1:u2|clkp } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.735 ns) + CELL(0.918 ns) 9.848 ns dogisr 3 REG LC_X9_Y9_N8 2 " "Info: 3: + IC(4.735 ns) + CELL(0.918 ns) = 9.848 ns; Loc. = LC_X9_Y9_N8; Fanout = 2; REG Node = 'dogisr'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.653 ns" { divide1:u2|clkp dogisr } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 34.27 % ) " "Info: Total cell delay = 3.375 ns ( 34.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.473 ns ( 65.73 % ) " "Info: Total interconnect delay = 6.473 ns ( 65.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "9.848 ns" { clk1khz divide1:u2|clkp dogisr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "9.848 ns" { clk1khz {} clk1khz~combout {} divide1:u2|clkp {} dogisr {} } { 0.000ns 0.000ns 1.738ns 4.735ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk1khz\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1khz 1 CLK PIN_18 29 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 29; CLK Node = 'clk1khz'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1khz } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns movesetr 2 REG LC_X9_Y9_N7 7 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y9_N7; Fanout = 7; REG Node = 'movesetr'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk1khz movesetr } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz movesetr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} movesetr {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "9.848 ns" { clk1khz divide1:u2|clkp dogisr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "9.848 ns" { clk1khz {} clk1khz~combout {} divide1:u2|clkp {} dogisr {} } { 0.000ns 0.000ns 1.738ns 4.735ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz movesetr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} movesetr {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.791 ns - Shortest register register " "Info: - Shortest register to register delay is 1.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns movesetr 1 REG LC_X9_Y9_N7 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y9_N7; Fanout = 7; REG Node = 'movesetr'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { movesetr } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.804 ns) 1.791 ns dogisr 2 REG LC_X9_Y9_N8 2 " "Info: 2: + IC(0.987 ns) + CELL(0.804 ns) = 1.791 ns; Loc. = LC_X9_Y9_N8; Fanout = 2; REG Node = 'dogisr'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.791 ns" { movesetr dogisr } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.804 ns ( 44.89 % ) " "Info: Total cell delay = 0.804 ns ( 44.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 55.11 % ) " "Info: Total interconnect delay = 0.987 ns ( 55.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.791 ns" { movesetr dogisr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "1.791 ns" { movesetr {} dogisr {} } { 0.000ns 0.987ns } { 0.000ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 43 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "9.848 ns" { clk1khz divide1:u2|clkp dogisr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "9.848 ns" { clk1khz {} clk1khz~combout {} divide1:u2|clkp {} dogisr {} } { 0.000ns 0.000ns 1.738ns 4.735ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz movesetr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} movesetr {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.791 ns" { movesetr dogisr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "1.791 ns" { movesetr {} dogisr {} } { 0.000ns 0.987ns } { 0.000ns 0.804ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "movesetr dog clk1khz 6.393 ns register " "Info: tsu for register \"movesetr\" (data pin = \"dog\", clock pin = \"clk1khz\") is 6.393 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.879 ns + Longest pin register " "Info: + Longest pin to register delay is 9.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns dog 1 PIN PIN_123 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_123; Fanout = 5; PIN Node = 'dog'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dog } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.343 ns) + CELL(0.740 ns) 5.215 ns movesetr~1 2 COMB LC_X5_Y8_N4 1 " "Info: 2: + IC(3.343 ns) + CELL(0.740 ns) = 5.215 ns; Loc. = LC_X5_Y8_N4; Fanout = 1; COMB Node = 'movesetr~1'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.083 ns" { dog movesetr~1 } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.327 ns) + CELL(0.740 ns) 8.282 ns movesetr~2 3 COMB LC_X9_Y9_N0 1 " "Info: 3: + IC(2.327 ns) + CELL(0.740 ns) = 8.282 ns; Loc. = LC_X9_Y9_N0; Fanout = 1; COMB Node = 'movesetr~2'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.067 ns" { movesetr~1 movesetr~2 } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.804 ns) 9.879 ns movesetr 4 REG LC_X9_Y9_N7 7 " "Info: 4: + IC(0.793 ns) + CELL(0.804 ns) = 9.879 ns; Loc. = LC_X9_Y9_N7; Fanout = 7; REG Node = 'movesetr'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.597 ns" { movesetr~2 movesetr } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.416 ns ( 34.58 % ) " "Info: Total cell delay = 3.416 ns ( 34.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.463 ns ( 65.42 % ) " "Info: Total interconnect delay = 6.463 ns ( 65.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "9.879 ns" { dog movesetr~1 movesetr~2 movesetr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "9.879 ns" { dog {} dog~combout {} movesetr~1 {} movesetr~2 {} movesetr {} } { 0.000ns 0.000ns 3.343ns 2.327ns 0.793ns } { 0.000ns 1.132ns 0.740ns 0.740ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk1khz\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1khz 1 CLK PIN_18 29 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 29; CLK Node = 'clk1khz'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1khz } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns movesetr 2 REG LC_X9_Y9_N7 7 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y9_N7; Fanout = 7; REG Node = 'movesetr'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk1khz movesetr } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz movesetr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} movesetr {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "9.879 ns" { dog movesetr~1 movesetr~2 movesetr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "9.879 ns" { dog {} dog~combout {} movesetr~1 {} movesetr~2 {} movesetr {} } { 0.000ns 0.000ns 3.343ns 2.327ns 0.793ns } { 0.000ns 1.132ns 0.740ns 0.740ns 0.804ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz movesetr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} movesetr {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "off g\[3\] dotmatric:u1\|bicolor_dot_matrix:u2\|g\[2\] 13.432 ns register " "Info: tco from clock \"off\" to destination pin \"g\[3\]\" through register \"dotmatric:u1\|bicolor_dot_matrix:u2\|g\[2\]\" is 13.432 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "off source 8.054 ns + Longest register " "Info: + Longest clock path from clock \"off\" to source register is 8.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns off 1 CLK PIN_127 20 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_127; Fanout = 20; CLK Node = 'off'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { off } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.182 ns) + CELL(0.740 ns) 8.054 ns dotmatric:u1\|bicolor_dot_matrix:u2\|g\[2\] 2 REG LC_X7_Y8_N2 2 " "Info: 2: + IC(6.182 ns) + CELL(0.740 ns) = 8.054 ns; Loc. = LC_X7_Y8_N2; Fanout = 2; REG Node = 'dotmatric:u1\|bicolor_dot_matrix:u2\|g\[2\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.922 ns" { off dotmatric:u1|bicolor_dot_matrix:u2|g[2] } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.872 ns ( 23.24 % ) " "Info: Total cell delay = 1.872 ns ( 23.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.182 ns ( 76.76 % ) " "Info: Total interconnect delay = 6.182 ns ( 76.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "8.054 ns" { off dotmatric:u1|bicolor_dot_matrix:u2|g[2] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "8.054 ns" { off {} off~combout {} dotmatric:u1|bicolor_dot_matrix:u2|g[2] {} } { 0.000ns 0.000ns 6.182ns } { 0.000ns 1.132ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.378 ns + Longest register pin " "Info: + Longest register to pin delay is 5.378 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dotmatric:u1\|bicolor_dot_matrix:u2\|g\[2\] 1 REG LC_X7_Y8_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y8_N2; Fanout = 2; REG Node = 'dotmatric:u1\|bicolor_dot_matrix:u2\|g\[2\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dotmatric:u1|bicolor_dot_matrix:u2|g[2] } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.056 ns) + CELL(2.322 ns) 5.378 ns g\[3\] 2 PIN PIN_41 0 " "Info: 2: + IC(3.056 ns) + CELL(2.322 ns) = 5.378 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'g\[3\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.378 ns" { dotmatric:u1|bicolor_dot_matrix:u2|g[2] g[3] } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 43.18 % ) " "Info: Total cell delay = 2.322 ns ( 43.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.056 ns ( 56.82 % ) " "Info: Total interconnect delay = 3.056 ns ( 56.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.378 ns" { dotmatric:u1|bicolor_dot_matrix:u2|g[2] g[3] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "5.378 ns" { dotmatric:u1|bicolor_dot_matrix:u2|g[2] {} g[3] {} } { 0.000ns 3.056ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "8.054 ns" { off dotmatric:u1|bicolor_dot_matrix:u2|g[2] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "8.054 ns" { off {} off~combout {} dotmatric:u1|bicolor_dot_matrix:u2|g[2] {} } { 0.000ns 0.000ns 6.182ns } { 0.000ns 1.132ns 0.740ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.378 ns" { dotmatric:u1|bicolor_dot_matrix:u2|g[2] g[3] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "5.378 ns" { dotmatric:u1|bicolor_dot_matrix:u2|g[2] {} g[3] {} } { 0.000ns 3.056ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "off row\[7\] 10.375 ns Longest " "Info: Longest tpd from source pin \"off\" to destination pin \"row\[7\]\" is 10.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns off 1 CLK PIN_127 20 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_127; Fanout = 20; CLK Node = 'off'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { off } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.428 ns) + CELL(0.914 ns) 5.474 ns dotmatric:u1\|bicolor_dot_matrix:u2\|row\[7\]~7 2 COMB LC_X2_Y9_N8 1 " "Info: 2: + IC(3.428 ns) + CELL(0.914 ns) = 5.474 ns; Loc. = LC_X2_Y9_N8; Fanout = 1; COMB Node = 'dotmatric:u1\|bicolor_dot_matrix:u2\|row\[7\]~7'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.342 ns" { off dotmatric:u1|bicolor_dot_matrix:u2|row[7]~7 } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 232 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.579 ns) + CELL(2.322 ns) 10.375 ns row\[7\] 3 PIN PIN_8 0 " "Info: 3: + IC(2.579 ns) + CELL(2.322 ns) = 10.375 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'row\[7\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.901 ns" { dotmatric:u1|bicolor_dot_matrix:u2|row[7]~7 row[7] } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.368 ns ( 42.10 % ) " "Info: Total cell delay = 4.368 ns ( 42.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.007 ns ( 57.90 % ) " "Info: Total interconnect delay = 6.007 ns ( 57.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "10.375 ns" { off dotmatric:u1|bicolor_dot_matrix:u2|row[7]~7 row[7] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "10.375 ns" { off {} off~combout {} dotmatric:u1|bicolor_dot_matrix:u2|row[7]~7 {} row[7] {} } { 0.000ns 0.000ns 3.428ns 2.579ns } { 0.000ns 1.132ns 0.914ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ani\[1\] rst clk1khz 0.728 ns register " "Info: th for register \"ani\[1\]\" (data pin = \"rst\", clock pin = \"clk1khz\") is 0.728 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz destination 9.848 ns + Longest register " "Info: + Longest clock path from clock \"clk1khz\" to destination register is 9.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1khz 1 CLK PIN_18 29 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 29; CLK Node = 'clk1khz'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1khz } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns divide1:u2\|clkp 2 REG LC_X11_Y8_N5 9 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y8_N5; Fanout = 9; REG Node = 'divide1:u2\|clkp'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk1khz divide1:u2|clkp } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.735 ns) + CELL(0.918 ns) 9.848 ns ani\[1\] 3 REG LC_X11_Y10_N2 4 " "Info: 3: + IC(4.735 ns) + CELL(0.918 ns) = 9.848 ns; Loc. = LC_X11_Y10_N2; Fanout = 4; REG Node = 'ani\[1\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.653 ns" { divide1:u2|clkp ani[1] } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 34.27 % ) " "Info: Total cell delay = 3.375 ns ( 34.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.473 ns ( 65.73 % ) " "Info: Total interconnect delay = 6.473 ns ( 65.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "9.848 ns" { clk1khz divide1:u2|clkp ani[1] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "9.848 ns" { clk1khz {} clk1khz~combout {} divide1:u2|clkp {} ani[1] {} } { 0.000ns 0.000ns 1.738ns 4.735ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 91 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.341 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rst 1 PIN PIN_61 16 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 16; PIN Node = 'rst'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.621 ns) + CELL(0.511 ns) 5.264 ns ani\[1\]~0 2 COMB LC_X5_Y8_N7 2 " "Info: 2: + IC(3.621 ns) + CELL(0.511 ns) = 5.264 ns; Loc. = LC_X5_Y8_N7; Fanout = 2; COMB Node = 'ani\[1\]~0'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.132 ns" { rst ani[1]~0 } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.834 ns) + CELL(1.243 ns) 9.341 ns ani\[1\] 3 REG LC_X11_Y10_N2 4 " "Info: 3: + IC(2.834 ns) + CELL(1.243 ns) = 9.341 ns; Loc. = LC_X11_Y10_N2; Fanout = 4; REG Node = 'ani\[1\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.077 ns" { ani[1]~0 ani[1] } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.886 ns ( 30.90 % ) " "Info: Total cell delay = 2.886 ns ( 30.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.455 ns ( 69.10 % ) " "Info: Total interconnect delay = 6.455 ns ( 69.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "9.341 ns" { rst ani[1]~0 ani[1] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "9.341 ns" { rst {} rst~combout {} ani[1]~0 {} ani[1] {} } { 0.000ns 0.000ns 3.621ns 2.834ns } { 0.000ns 1.132ns 0.511ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "9.848 ns" { clk1khz divide1:u2|clkp ani[1] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "9.848 ns" { clk1khz {} clk1khz~combout {} divide1:u2|clkp {} ani[1] {} } { 0.000ns 0.000ns 1.738ns 4.735ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "9.341 ns" { rst ani[1]~0 ani[1] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "9.341 ns" { rst {} rst~combout {} ani[1]~0 {} ani[1] {} } { 0.000ns 0.000ns 3.621ns 2.834ns } { 0.000ns 1.132ns 0.511ns 1.243ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4361 " "Info: Peak virtual memory: 4361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 10:12:06 2022 " "Info: Processing ended: Tue Nov 22 10:12:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
