#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun May 24 19:32:23 2020
# Process ID: 9977
# Current directory: /home/caohy/work/tpu_kcu105
# Command line: vivado
# Log file: /home/caohy/work/tpu_kcu105/vivado.log
# Journal file: /home/caohy/work/tpu_kcu105/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/caohy/work/tpu_kcu105/tpu.xpr
INFO: [Project 1-313] Project file moved from '/home/caohy/tpu_kcu105' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 6823.727 ; gain = 255.988 ; free physical = 57972 ; free virtual = 62630
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_kcu105/tpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/work/tpu_kcu105/tpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tpu_th' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/caohy/work/tpu_kcu105/tpu.sim/sim_1/behav/xsim/fir_compiler_r.mif'
INFO: [SIM-utils-43] Exported '/home/caohy/work/tpu_kcu105/tpu.sim/sim_1/behav/xsim/fir.coe'
INFO: [SIM-utils-43] Exported '/home/caohy/work/tpu_kcu105/tpu.sim/sim_1/behav/xsim/fir_compiler_t.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/tpu_kcu105/tpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tpu_th_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/ip/axis_fifo_t8/sim/axis_fifo_t8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_t8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/ip/axis_fifo_t/sim/axis_fifo_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_t
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/ip/ddc_out_fifo/sim/ddc_out_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddc_out_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/ip/duc_out_fifo/sim/duc_out_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc_out_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/crc24_calc_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc24_calc_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/crc24_insert_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc24_insert_1bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/crc_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/crc_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/data_source.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_source
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/ddc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/dec2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/deintrlv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module deintrlv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/descrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module descrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/duc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/inter2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inter2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/interleaver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/mac_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/mac_deblock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_deblock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/qam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/radio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/radio_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/radio_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/tpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/tpu_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sim_1/imports/tpu.sim/tpu_th.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_th
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_kcu105/tpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tpu_th_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/ip/sub_ddc/sim/sub_ddc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sub_ddc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/ip/mult_ddc/sim/mult_ddc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_ddc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/ip/add_ddc/sim/add_ddc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add_ddc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/ip/dds_rq/sim/dds_rq.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds_rq'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/ip/dds_ri/sim/dds_ri.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds_ri'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/ip/add_duc/sim/add_duc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add_duc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/ip/mult_duc/sim/mult_duc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_duc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/ip/sub_duc/sim/sub_duc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sub_duc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/ip/dds_125m_q/sim/dds_125m_q.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds_125m_q'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/ip/dds_125m_i/sim/dds_125m_i.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds_125m_i'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/ip/rs_decoder/sim/rs_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rs_decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/ip/rs_encoder/sim/rs_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rs_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/work/tpu_kcu105/tpu.sim/sim_1/behav/xsim'
xelab -wto 4692df8a94584874aa1943551f0d471a --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_decoder_v9_0_17 -L rs_encoder_v9_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tpu_th_behav xil_defaultlib.tpu_th xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 4692df8a94584874aa1943551f0d471a --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_decoder_v9_0_17 -L rs_encoder_v9_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tpu_th_behav xil_defaultlib.tpu_th xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_stat_tready' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_stat_tready' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_stat_tready' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_stat_tready' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_stat_tready' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_stat_tready' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_stat_tready' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_stat_tready' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'm_axis_data_tdata_ddc_I' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/radio_receive.sv:68]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'm_axis_data_tdata_ddc_Q' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/radio_receive.sv:69]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 's_axis_data_tdata' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/radio_receive.sv:78]
WARNING: [VRFC 10-5021] port 'm_axis_stat_tdata' is not connected on this instance [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 's_axis_data_tdata' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/radio_receive.sv:91]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package rs_decoder_v9_0_17.rs_decoder_v9_0_17_consts
Compiling package rs_decoder_v9_0_17.rs_decoder_v9_0_17_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package rs_toolbox_v9_0_8.ul_utils
Compiling package rs_toolbox_v9_0_8.util_xcc
Compiling package rs_toolbox_v9_0_8.mem_init_file_pack
Compiling package rs_toolbox_v9_0_8.mem_utils
Compiling package rs_decoder_v9_0_17.dec_pkg
Compiling package rs_toolbox_v9_0_8.gf_pkg
Compiling package rs_decoder_v9_0_17.dec_comps_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package rs_toolbox_v9_0_8.toolbox_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package rs_toolbox_v9_0_8.rs_blocks_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv_comp
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.c_compare_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.pkg_compare_v12_0
Compiling package c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv_comp
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv_co...
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_viv_comp
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_pkg
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package ieee.std_logic_signed
Compiling package c_gate_bit_v12_0_6.pkg_gate_bit_v12_0
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv_comp
Compiling package dds_compiler_v6_0_19.pkg_dds_compiler_v6_0_19
Compiling package dds_compiler_v6_0_19.dds_compiler_v6_0_19_hdl_comps
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package dds_compiler_v6_0_19.pkg_betas
Compiling package dds_compiler_v6_0_19.pkg_alphas
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package xil_defaultlib.$unit_crc_detector_sv
Compiling module xil_defaultlib.mac_block
Compiling module xil_defaultlib.crc24_calc_1bit
Compiling module xil_defaultlib.crc24_insert_1bit
Compiling module xil_defaultlib.crc_generator
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.RAM64X1S
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.rs_encoder_rs_encoder_v9_0_16
Compiling module xil_defaultlib.rs_encoder
Compiling module xil_defaultlib.interleaver
Compiling module xil_defaultlib.scrambler
Compiling module xil_defaultlib.qam
Compiling module xil_defaultlib.layer1_transmit_default
Compiling module xil_defaultlib.eqam
Compiling module xil_defaultlib.descrambler
Compiling module xil_defaultlib.deintrlv
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=9,has_ifx=tr...]
Compiling architecture xilinx of entity rs_toolbox_v9_0_8.rs_ifx_slave [\rs_ifx_slave(width=9,has_ifx=tr...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=9,depth=4,ha...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=9,depth=4)...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="1000000000000000...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.cntre_d [\cntre_d(width=8)\]
Compiling architecture synth of entity rs_decoder_v9_0_17.sampler [\sampler(c_evaluation=1,c_num_ch...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=3,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=5,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=4,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,38,((2,(3,6,...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,c_has_ce=1,c_h...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,19,((3,(0,4,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,135,((3,(0,1...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,205,((4,(0,1...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,232,((4,(1,2...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,116,((3,(2,3...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,58,((3,(3,4,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,29,((4,(0,4,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,128,((4,(1,5...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,64,((3,(2,6,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=1,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,32,((2,(3,7,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,16,((1,(4,-2...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,8,((1,(5,-21...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,4,((1,(6,-21...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,2,((1,(7,-21...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.shift_ram_delay [\shift_ram_delay(c_xdevicefamily...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.lut_delay [\lut_delay(instance_name="sbd1",...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,1,((1,(0,-21...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_sclr=1,c_sync_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_ce=0,c_has_scl...]
Compiling architecture synth of entity rs_decoder_v9_0_17.syndrome [\syndrome(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.cntre_a [\cntre_a(width=5,use_count_to=tr...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.cntre_a [\cntre_a(width=4,use_count_to=tr...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,c_has_ce=1,c_s...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity rs_decoder_v9_0_17.sr_length_unit_bit [\sr_length_unit_bit(c_has_co=tru...]
Compiling architecture synth of entity rs_decoder_v9_0_17.sr_length_unit_bit [\sr_length_unit_bit(c_has_co=fal...]
Compiling architecture synth of entity rs_decoder_v9_0_17.sr_length_unit [\sr_length_unit(w=5,c_has_ce=0,c...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tile [\c_gate_bit_tile(c_width_in=2,ci...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tier [\c_gate_bit_tier(c_width_in=2,c_...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_has_o=...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_neq [\comp_neq(c_family="kintexu",wid...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.syncmem [\syncmem(width=8,reqd_depth=9,me...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_distributed_mem [\rs_distributed_mem(c_elaboratio...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.syncmem [\syncmem(width=8,reqd_depth=9,me...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_ce=0,c_sync_en...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_distributed_mem [\rs_distributed_mem(c_elaboratio...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.dp_syncmem [\dp_syncmem(width=8,reqd_depth=9...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=4,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=4,c_has_ce=0,c_s...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_lt_ge_gt_le [\c_compare_lt_ge_gt_le(c_data_ty...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_carry_structure [\c_compare_carry_structure(c_dat...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_lt [\comp_lt(c_family="kintexu",widt...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_distributed_mem [\rs_distributed_mem(c_elaboratio...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.syncmem [\syncmem(width=8,reqd_depth=16,m...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=4,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_legacy [\c_counter_binary_v12_0_14_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_counter [\rs_counter(c_xdevicefamily="kin...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.ud_cntre [\ud_cntre(c_xdevicefamily="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,c_has_ce=0,c_s...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.xsop4_stage [\xsop4_stage(q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(q_mode=0,c_family="ki...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.xsop4_stage [\xsop4_stage(width=2,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=2,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.xsop4_stage [\xsop4_stage(width=3,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=3,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.xsop4_stage [\xsop4_stage(width=4,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=4,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=5,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=6,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=7,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=8,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=6,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=7,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=9,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfmul [\gfmul(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=7,q_mode=2)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=6,q_mode=2)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=8,q_mode=2)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=10,q_mode=2)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfmac_mul [\gfmac_mul(c_family="kintexu",c_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,c_has_ce=1,c_h...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfmac [\gfmac(c_family="kintexu",c_xdev...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=5,c_has_ce=1,c_s...]
Compiling architecture synth of entity rs_decoder_v9_0_17.bma [\bma(c_k=239,c_n=255,c_polynomia...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=1,q_mode=1)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,1,((1,(0,-21...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=8,q_mode=1)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=4,q_mode=2)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=6,q_mode=1)\]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_ainit_val="1",c_ha...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.cntre_a [\cntre_a(width=3,use_count_to=tr...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_has_o=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_ce=0,c_ainit_v...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture synth of entity rs_decoder_v9_0_17.chien [\chien(c_polynomial=285,c_symbol...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=11...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_legacy [\c_counter_binary_v12_0_14_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_counter [\rs_counter(c_xdevicefamily="kin...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_block_mem [\rs_block_mem(c_family="kintexu"...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_sync_fifo [\rs_sync_fifo(c_family="kintexu"...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.shift_ram_delay [\shift_ram_delay(c_xdevicefamily...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.lut_delay [\lut_delay(c_xdevicefamily="kint...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_sync_enable=0)(1,1...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_legacy [\c_counter_binary_v12_0_14_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_counter [\rs_counter(c_xdevicefamily="kin...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.cntre_b [\cntre_b(c_xdevicefamily="kintex...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_neq_var [\comp_neq_var(width=5,q_mode=0,c...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_neq [\comp_neq(c_family="kintexu",wid...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_block_mem [\rs_block_mem(c_family="kintexu"...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_mem [\rs_mem(c_family="kintexu",c_xde...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.syncmem [\syncmem(width=8,reqd_depth=256,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfinvrom [\gfinvrom(width=8,inverse_of=(0,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfinv [\gfinv(symbol_width=8,polynomial...]
Compiling architecture synth of entity rs_decoder_v9_0_17.forney [\forney(c_num_channels=1,c_polyn...]
Compiling architecture synth of entity rs_decoder_v9_0_17.rs_decoder_main [\rs_decoder_main(c_has_aclken=0,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.rs_decoder_axi_wrapper [\rs_decoder_axi_wrapper(c_has_ac...]
Compiling architecture synth of entity rs_decoder_v9_0_17.rs_decoder_v9_0_17_viv [\rs_decoder_v9_0_17_viv(c_has_ac...]
Compiling architecture xilinx of entity rs_decoder_v9_0_17.rs_decoder_v9_0_17 [\rs_decoder_v9_0_17(c_has_areset...]
Compiling architecture rs_decoder_arch of entity xil_defaultlib.rs_decoder [rs_decoder_default]
Compiling module xil_defaultlib.crc_detector
Compiling module xil_defaultlib.mac_deblock
Compiling module xil_defaultlib.layer1_receive_default
Compiling module xil_defaultlib.layer1
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t8
Compiling module xil_defaultlib.inter2
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_rdy [\dds_compiler_v6_0_19_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_19.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_125m_i_arch of entity xil_defaultlib.dds_125m_i [dds_125m_i_default]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_125m_q_arch of entity xil_defaultlib.dds_125m_q [dds_125m_q_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="kintexu",...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_duc_arch of entity xil_defaultlib.mult_duc [mult_duc_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture sub_duc_arch of entity xil_defaultlib.sub_duc [sub_duc_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture add_duc_arch of entity xil_defaultlib.add_duc [add_duc_default]
Compiling module xil_defaultlib.duc_out_fifo
Compiling module xil_defaultlib.duc
Compiling module xil_defaultlib.radio_transmit_default
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_rdy [\dds_compiler_v6_0_19_rdy(c_has_...]
Compiling architecture synth of entity dds_compiler_v6_0_19.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_ri_arch of entity xil_defaultlib.dds_ri [dds_ri_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_rdy [\dds_compiler_v6_0_19_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.pipe_add [\pipe_add(c_width=16,c_num_segs=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_rq_arch of entity xil_defaultlib.dds_rq [dds_rq_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ao_width=19,bo_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="kintexu",...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_ddc_arch of entity xil_defaultlib.mult_ddc [mult_ddc_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture add_ddc_arch of entity xil_defaultlib.add_ddc [add_ddc_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture sub_ddc_arch of entity xil_defaultlib.sub_ddc [sub_ddc_default]
Compiling module xil_defaultlib.ddc_out_fifo
Compiling module xil_defaultlib.ddc
Compiling module xil_defaultlib.dec2
Compiling module xil_defaultlib.radio_receive_default
Compiling module xil_defaultlib.radio
Compiling module xil_defaultlib.tpu_default
Compiling module xil_defaultlib.data_source
Compiling module xil_defaultlib.tpu_top
Compiling module xil_defaultlib.tpu_th_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tpu_th_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/caohy/work/tpu_kcu105/tpu.sim/sim_1/behav/xsim/xsim.dir/tpu_th_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 24 19:44:12 2020...
run_program: Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 7083.027 ; gain = 0.000 ; free physical = 57740 ; free virtual = 62567
INFO: [USF-XSim-69] 'elaborate' step finished in '48' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/caohy/work/tpu_kcu105/tpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tpu_th_behav -key {Behavioral:sim_1:Functional:tpu_th} -tclbatch {tpu_th.tcl} -view {/home/caohy/work/tpu_kcu105/tpu_th_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/caohy/work/tpu_kcu105/tpu_th_behav.wcfg
source tpu_th.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[0].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[0].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[0].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[0].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[1].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[1].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[1].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[1].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[2].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[2].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[2].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[2].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[3].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[3].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[3].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[3].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[4].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[4].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[4].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[4].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[5].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[5].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[5].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[5].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[6].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[6].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[6].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[6].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[7].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[7].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[7].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[7].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[0].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[0].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[1].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[1].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[2].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[2].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[2].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[2].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[3].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[3].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[3].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[3].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[4].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[4].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[4].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[5].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[5].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[5].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[6].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[6].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[6].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[6].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[7].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[7].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[7].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[7].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[0].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[0].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[1].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[1].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[2].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[2].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[2].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[2].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[3].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[3].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[3].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[3].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[4].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[4].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[4].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[4].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[5].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[5].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[5].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[5].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[6].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[6].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[6].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[6].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[7].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[7].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[7].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[7].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tpu_th_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 7111.672 ; gain = 28.645 ; free physical = 57447 ; free virtual = 62280
current_wave_config {tpu_th_behav.wcfg}
tpu_th_behav.wcfg
add_wave {{/tpu_th_1/tpu_top/data_source}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[0].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[0].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[0].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[0].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[1].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[1].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[1].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[1].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[2].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[2].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[2].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[2].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[3].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[3].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[3].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[3].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[4].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[4].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[4].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[4].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[5].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[5].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[5].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[5].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[6].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[6].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[6].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[6].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[7].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[7].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[7].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[7].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[0].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[0].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[1].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[1].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[2].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[2].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[2].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[2].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[3].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[3].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[3].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[3].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[4].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[4].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[4].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[5].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[5].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[5].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[6].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[6].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[6].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[6].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[7].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[7].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[7].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[7].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[0].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[0].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[1].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[1].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[2].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[2].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[2].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[2].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[3].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[3].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[3].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[3].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[4].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[4].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[4].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[4].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[5].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[5].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[5].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[5].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[6].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[6].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[6].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[6].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[7].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[7].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[7].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[7].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
datai =  -55
datai =  -54
datai =  -53
datai =  -52
datai =  -51
datai =  -50
datai =  -49
datai =  -48
datai =  -47
datai =  -46
datai =  -45
datai =  -44
datai =  -43
datai =  -42
datai =  -41
datai =  -40
datai =  -39
datai =  -38
datai =  -37
datai =  -36
datai =  -35
datai =  -34
datai =  -33
datai =  -32
datai =  -31
datai =  -30
datai =  -29
datai =  -28
datai =  -27
datai =  -26
datai =  -25
datai =  -24
datai =  -23
datai =  -22
datai =  -21
datai =  -20
datai =  -14
datai =  -32
datai =   88
datai = -100
datai =   69
datai =  100
datai =   41
datai =  -56
datai =   82
datai =  127
datai =   63
datai =   74
datai =  -46
datai = -105
datai =  -31
datai =  110
datai =  -31
datai =  102
datai =  -17
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv: file does not exist.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 7141.168 ; gain = 0.000 ; free physical = 57484 ; free virtual = 62319
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_kcu105/tpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/work/tpu_kcu105/tpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tpu_th' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/caohy/work/tpu_kcu105/tpu.sim/sim_1/behav/xsim/fir_compiler_r.mif'
INFO: [SIM-utils-43] Exported '/home/caohy/work/tpu_kcu105/tpu.sim/sim_1/behav/xsim/fir.coe'
INFO: [SIM-utils-43] Exported '/home/caohy/work/tpu_kcu105/tpu.sim/sim_1/behav/xsim/fir_compiler_t.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/tpu_kcu105/tpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tpu_th_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/crc_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/crc_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/data_source.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_source
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/ddc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/dec2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/deintrlv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module deintrlv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/descrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module descrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/duc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/inter2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inter2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/interleaver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/mac_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/mac_deblock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_deblock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/qam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/radio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/radio_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/radio_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/tpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/tpu_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sim_1/imports/tpu.sim/tpu_th.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_th
xvhdl --incr --relax -prj tpu_th_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_kcu105/tpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/work/tpu_kcu105/tpu.sim/sim_1/behav/xsim'
xelab -wto 4692df8a94584874aa1943551f0d471a --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_decoder_v9_0_17 -L rs_encoder_v9_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tpu_th_behav xil_defaultlib.tpu_th xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 4692df8a94584874aa1943551f0d471a --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_decoder_v9_0_17 -L rs_encoder_v9_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tpu_th_behav xil_defaultlib.tpu_th xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_stat_tready' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_stat_tready' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_stat_tready' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_stat_tready' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_stat_tready' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_stat_tready' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_stat_tready' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_stat_tready' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'm_axis_data_tdata_ddc_I' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/radio_receive.sv:68]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'm_axis_data_tdata_ddc_Q' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/radio_receive.sv:69]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 's_axis_data_tdata' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/radio_receive.sv:78]
WARNING: [VRFC 10-5021] port 'm_axis_stat_tdata' is not connected on this instance [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 's_axis_data_tdata' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/radio_receive.sv:91]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package rs_decoder_v9_0_17.rs_decoder_v9_0_17_consts
Compiling package rs_decoder_v9_0_17.rs_decoder_v9_0_17_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package rs_toolbox_v9_0_8.ul_utils
Compiling package rs_toolbox_v9_0_8.util_xcc
Compiling package rs_toolbox_v9_0_8.mem_init_file_pack
Compiling package rs_toolbox_v9_0_8.mem_utils
Compiling package rs_decoder_v9_0_17.dec_pkg
Compiling package rs_toolbox_v9_0_8.gf_pkg
Compiling package rs_decoder_v9_0_17.dec_comps_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package rs_toolbox_v9_0_8.toolbox_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package rs_toolbox_v9_0_8.rs_blocks_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv_comp
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.c_compare_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.pkg_compare_v12_0
Compiling package c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv_comp
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv_co...
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_viv_comp
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_pkg
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package ieee.std_logic_signed
Compiling package c_gate_bit_v12_0_6.pkg_gate_bit_v12_0
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv_comp
Compiling package dds_compiler_v6_0_19.pkg_dds_compiler_v6_0_19
Compiling package dds_compiler_v6_0_19.dds_compiler_v6_0_19_hdl_comps
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package dds_compiler_v6_0_19.pkg_betas
Compiling package dds_compiler_v6_0_19.pkg_alphas
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package xil_defaultlib.$unit_crc_detector_sv
Compiling module xil_defaultlib.mac_block
Compiling module xil_defaultlib.crc24_calc_1bit
Compiling module xil_defaultlib.crc24_insert_1bit
Compiling module xil_defaultlib.crc_generator
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.RAM64X1S
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.rs_encoder_rs_encoder_v9_0_16
Compiling module xil_defaultlib.rs_encoder
Compiling module xil_defaultlib.interleaver
Compiling module xil_defaultlib.scrambler
Compiling module xil_defaultlib.qam
Compiling module xil_defaultlib.layer1_transmit_default
Compiling module xil_defaultlib.eqam
Compiling module xil_defaultlib.descrambler
Compiling module xil_defaultlib.deintrlv
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=9,has_ifx=tr...]
Compiling architecture xilinx of entity rs_toolbox_v9_0_8.rs_ifx_slave [\rs_ifx_slave(width=9,has_ifx=tr...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=9,depth=4,ha...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=9,depth=4)...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="1000000000000000...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.cntre_d [\cntre_d(width=8)\]
Compiling architecture synth of entity rs_decoder_v9_0_17.sampler [\sampler(c_evaluation=1,c_num_ch...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=3,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=5,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=4,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,38,((2,(3,6,...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,c_has_ce=1,c_h...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,19,((3,(0,4,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,135,((3,(0,1...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,205,((4,(0,1...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,232,((4,(1,2...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,116,((3,(2,3...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,58,((3,(3,4,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,29,((4,(0,4,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,128,((4,(1,5...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,64,((3,(2,6,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=1,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,32,((2,(3,7,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,16,((1,(4,-2...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,8,((1,(5,-21...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,4,((1,(6,-21...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,2,((1,(7,-21...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.shift_ram_delay [\shift_ram_delay(c_xdevicefamily...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.lut_delay [\lut_delay(instance_name="sbd1",...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,1,((1,(0,-21...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_sclr=1,c_sync_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_ce=0,c_has_scl...]
Compiling architecture synth of entity rs_decoder_v9_0_17.syndrome [\syndrome(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.cntre_a [\cntre_a(width=5,use_count_to=tr...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.cntre_a [\cntre_a(width=4,use_count_to=tr...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,c_has_ce=1,c_s...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity rs_decoder_v9_0_17.sr_length_unit_bit [\sr_length_unit_bit(c_has_co=tru...]
Compiling architecture synth of entity rs_decoder_v9_0_17.sr_length_unit_bit [\sr_length_unit_bit(c_has_co=fal...]
Compiling architecture synth of entity rs_decoder_v9_0_17.sr_length_unit [\sr_length_unit(w=5,c_has_ce=0,c...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tile [\c_gate_bit_tile(c_width_in=2,ci...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tier [\c_gate_bit_tier(c_width_in=2,c_...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_has_o=...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_neq [\comp_neq(c_family="kintexu",wid...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.syncmem [\syncmem(width=8,reqd_depth=9,me...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_distributed_mem [\rs_distributed_mem(c_elaboratio...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.syncmem [\syncmem(width=8,reqd_depth=9,me...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_ce=0,c_sync_en...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_distributed_mem [\rs_distributed_mem(c_elaboratio...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.dp_syncmem [\dp_syncmem(width=8,reqd_depth=9...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=4,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=4,c_has_ce=0,c_s...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_lt_ge_gt_le [\c_compare_lt_ge_gt_le(c_data_ty...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_carry_structure [\c_compare_carry_structure(c_dat...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_lt [\comp_lt(c_family="kintexu",widt...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_distributed_mem [\rs_distributed_mem(c_elaboratio...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.syncmem [\syncmem(width=8,reqd_depth=16,m...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=4,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_legacy [\c_counter_binary_v12_0_14_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_counter [\rs_counter(c_xdevicefamily="kin...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.ud_cntre [\ud_cntre(c_xdevicefamily="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,c_has_ce=0,c_s...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.xsop4_stage [\xsop4_stage(q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(q_mode=0,c_family="ki...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.xsop4_stage [\xsop4_stage(width=2,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=2,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.xsop4_stage [\xsop4_stage(width=3,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=3,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.xsop4_stage [\xsop4_stage(width=4,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=4,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=5,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=6,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=7,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=8,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=6,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=7,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=9,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfmul [\gfmul(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=7,q_mode=2)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=6,q_mode=2)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=8,q_mode=2)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=10,q_mode=2)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfmac_mul [\gfmac_mul(c_family="kintexu",c_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,c_has_ce=1,c_h...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfmac [\gfmac(c_family="kintexu",c_xdev...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=5,c_has_ce=1,c_s...]
Compiling architecture synth of entity rs_decoder_v9_0_17.bma [\bma(c_k=239,c_n=255,c_polynomia...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=1,q_mode=1)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,1,((1,(0,-21...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=8,q_mode=1)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=4,q_mode=2)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=6,q_mode=1)\]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_ainit_val="1",c_ha...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.cntre_a [\cntre_a(width=3,use_count_to=tr...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_has_o=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_ce=0,c_ainit_v...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture synth of entity rs_decoder_v9_0_17.chien [\chien(c_polynomial=285,c_symbol...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=11...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_legacy [\c_counter_binary_v12_0_14_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_counter [\rs_counter(c_xdevicefamily="kin...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_block_mem [\rs_block_mem(c_family="kintexu"...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_sync_fifo [\rs_sync_fifo(c_family="kintexu"...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.shift_ram_delay [\shift_ram_delay(c_xdevicefamily...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.lut_delay [\lut_delay(c_xdevicefamily="kint...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_sync_enable=0)(1,1...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_legacy [\c_counter_binary_v12_0_14_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_counter [\rs_counter(c_xdevicefamily="kin...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.cntre_b [\cntre_b(c_xdevicefamily="kintex...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_neq_var [\comp_neq_var(width=5,q_mode=0,c...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_neq [\comp_neq(c_family="kintexu",wid...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_block_mem [\rs_block_mem(c_family="kintexu"...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_mem [\rs_mem(c_family="kintexu",c_xde...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.syncmem [\syncmem(width=8,reqd_depth=256,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfinvrom [\gfinvrom(width=8,inverse_of=(0,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfinv [\gfinv(symbol_width=8,polynomial...]
Compiling architecture synth of entity rs_decoder_v9_0_17.forney [\forney(c_num_channels=1,c_polyn...]
Compiling architecture synth of entity rs_decoder_v9_0_17.rs_decoder_main [\rs_decoder_main(c_has_aclken=0,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.rs_decoder_axi_wrapper [\rs_decoder_axi_wrapper(c_has_ac...]
Compiling architecture synth of entity rs_decoder_v9_0_17.rs_decoder_v9_0_17_viv [\rs_decoder_v9_0_17_viv(c_has_ac...]
Compiling architecture xilinx of entity rs_decoder_v9_0_17.rs_decoder_v9_0_17 [\rs_decoder_v9_0_17(c_has_areset...]
Compiling architecture rs_decoder_arch of entity xil_defaultlib.rs_decoder [rs_decoder_default]
Compiling module xil_defaultlib.crc_detector
Compiling module xil_defaultlib.mac_deblock
Compiling module xil_defaultlib.layer1_receive_default
Compiling module xil_defaultlib.layer1
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t8
Compiling module xil_defaultlib.inter2
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_rdy [\dds_compiler_v6_0_19_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_19.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_125m_i_arch of entity xil_defaultlib.dds_125m_i [dds_125m_i_default]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_125m_q_arch of entity xil_defaultlib.dds_125m_q [dds_125m_q_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="kintexu",...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_duc_arch of entity xil_defaultlib.mult_duc [mult_duc_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture sub_duc_arch of entity xil_defaultlib.sub_duc [sub_duc_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture add_duc_arch of entity xil_defaultlib.add_duc [add_duc_default]
Compiling module xil_defaultlib.duc_out_fifo
Compiling module xil_defaultlib.duc
Compiling module xil_defaultlib.radio_transmit_default
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_rdy [\dds_compiler_v6_0_19_rdy(c_has_...]
Compiling architecture synth of entity dds_compiler_v6_0_19.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_ri_arch of entity xil_defaultlib.dds_ri [dds_ri_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_rdy [\dds_compiler_v6_0_19_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.pipe_add [\pipe_add(c_width=16,c_num_segs=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_rq_arch of entity xil_defaultlib.dds_rq [dds_rq_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ao_width=19,bo_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="kintexu",...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_ddc_arch of entity xil_defaultlib.mult_ddc [mult_ddc_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture add_ddc_arch of entity xil_defaultlib.add_ddc [add_ddc_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture sub_ddc_arch of entity xil_defaultlib.sub_ddc [sub_ddc_default]
Compiling module xil_defaultlib.ddc_out_fifo
Compiling module xil_defaultlib.ddc
Compiling module xil_defaultlib.dec2
Compiling module xil_defaultlib.radio_receive_default
Compiling module xil_defaultlib.radio
Compiling module xil_defaultlib.tpu_default
Compiling module xil_defaultlib.data_source
Compiling module xil_defaultlib.tpu_top
Compiling module xil_defaultlib.tpu_th_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tpu_th_behav
run_program: Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 7302.242 ; gain = 0.000 ; free physical = 57627 ; free virtual = 62461
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
launch_simulation: Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 7302.242 ; gain = 0.000 ; free physical = 57627 ; free virtual = 62461
Vivado Simulator 2019.2
Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[0].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[0].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[0].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[0].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[1].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[1].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[1].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[1].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[2].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[2].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[2].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[2].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[3].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[3].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[3].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[3].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[4].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[4].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[4].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[4].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[5].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[5].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[5].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[5].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[6].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[6].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[6].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[6].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[7].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[7].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[7].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[7].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[0].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[0].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[1].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[1].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[2].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[2].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[2].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[2].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[3].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[3].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[3].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[3].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[4].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[4].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[4].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[5].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[5].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[5].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[6].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[6].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[6].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[6].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[7].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[7].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[7].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[7].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[0].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[0].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[1].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[1].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[2].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[2].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[2].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[2].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[3].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[3].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[3].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[3].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[4].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[4].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[4].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[4].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[5].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[5].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[5].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[5].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[6].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[6].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[6].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[6].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[7].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[7].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[7].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[7].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:01:13 ; elapsed = 00:00:43 . Memory (MB): peak = 7302.242 ; gain = 0.000 ; free physical = 57485 ; free virtual = 62319
run all
datai =  -55
datai =  -54
datai =  -53
datai =  -52
datai =  -51
datai =  -50
datai =  -49
datai =  -48
datai =  -47
datai =  -46
datai =  -45
datai =  -44
datai =  -43
datai =  -42
datai =  -41
datai =  -40
datai =  -39
datai =  -38
datai =  -37
datai =  -36
datai =  -35
datai =  -34
datai =  -33
datai =  -32
datai =  -31
datai =  -30
datai =  -29
datai =  -28
datai =  -27
datai =  -26
datai =  -25
datai =  -24
datai =  -23
datai =  -22
datai =  -21
datai =  -20
datai =  -14
datai =  -32
datai =   88
datai = -100
datai =   69
datai =  100
datai =   41
datai =  -56
datai =   82
datai =  127
datai =   63
datai =   74
datai =  -46
datai = -105
datai =  -31
datai =  110
datai =  -31
datai =  102
datai =  -17
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 7302.242 ; gain = 0.000 ; free physical = 57501 ; free virtual = 62337
run all
run: Time (s): cpu = 00:00:19 ; elapsed = 00:02:18 . Memory (MB): peak = 7302.242 ; gain = 0.000 ; free physical = 57486 ; free virtual = 62330
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_kcu105/tpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/work/tpu_kcu105/tpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tpu_th' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/caohy/work/tpu_kcu105/tpu.sim/sim_1/behav/xsim/fir_compiler_r.mif'
INFO: [SIM-utils-43] Exported '/home/caohy/work/tpu_kcu105/tpu.sim/sim_1/behav/xsim/fir.coe'
INFO: [SIM-utils-43] Exported '/home/caohy/work/tpu_kcu105/tpu.sim/sim_1/behav/xsim/fir_compiler_t.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/tpu_kcu105/tpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tpu_th_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/crc_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/crc_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/data_source.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_source
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/ddc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/dec2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/deintrlv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module deintrlv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/descrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module descrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/duc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/inter2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inter2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/interleaver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/mac_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/mac_deblock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_deblock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/qam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/radio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/radio_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/radio_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/tpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/tpu_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_kcu105/tpu.srcs/sim_1/imports/tpu.sim/tpu_th.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_th
xvhdl --incr --relax -prj tpu_th_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_kcu105/tpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/work/tpu_kcu105/tpu.sim/sim_1/behav/xsim'
xelab -wto 4692df8a94584874aa1943551f0d471a --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_decoder_v9_0_17 -L rs_encoder_v9_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tpu_th_behav xil_defaultlib.tpu_th xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 4692df8a94584874aa1943551f0d471a --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_decoder_v9_0_17 -L rs_encoder_v9_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tpu_th_behav xil_defaultlib.tpu_th xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_stat_tready' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_stat_tready' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_stat_tready' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_stat_tready' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_stat_tready' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_stat_tready' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_stat_tready' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_stat_tready' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'm_axis_data_tdata_ddc_I' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/radio_receive.sv:68]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'm_axis_data_tdata_ddc_Q' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/radio_receive.sv:69]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 's_axis_data_tdata' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/radio_receive.sv:78]
WARNING: [VRFC 10-5021] port 'm_axis_stat_tdata' is not connected on this instance [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 's_axis_data_tdata' [/home/caohy/work/tpu_kcu105/tpu.srcs/sources_1/new/radio_receive.sv:91]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package rs_decoder_v9_0_17.rs_decoder_v9_0_17_consts
Compiling package rs_decoder_v9_0_17.rs_decoder_v9_0_17_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package rs_toolbox_v9_0_8.ul_utils
Compiling package rs_toolbox_v9_0_8.util_xcc
Compiling package rs_toolbox_v9_0_8.mem_init_file_pack
Compiling package rs_toolbox_v9_0_8.mem_utils
Compiling package rs_decoder_v9_0_17.dec_pkg
Compiling package rs_toolbox_v9_0_8.gf_pkg
Compiling package rs_decoder_v9_0_17.dec_comps_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package rs_toolbox_v9_0_8.toolbox_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package rs_toolbox_v9_0_8.rs_blocks_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv_comp
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.c_compare_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.pkg_compare_v12_0
Compiling package c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv_comp
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv_co...
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_viv_comp
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_pkg
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package ieee.std_logic_signed
Compiling package c_gate_bit_v12_0_6.pkg_gate_bit_v12_0
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv_comp
Compiling package dds_compiler_v6_0_19.pkg_dds_compiler_v6_0_19
Compiling package dds_compiler_v6_0_19.dds_compiler_v6_0_19_hdl_comps
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package dds_compiler_v6_0_19.pkg_betas
Compiling package dds_compiler_v6_0_19.pkg_alphas
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package xil_defaultlib.$unit_crc_detector_sv
Compiling module xil_defaultlib.mac_block
Compiling module xil_defaultlib.crc24_calc_1bit
Compiling module xil_defaultlib.crc24_insert_1bit
Compiling module xil_defaultlib.crc_generator
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.RAM64X1S
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.rs_encoder_rs_encoder_v9_0_16
Compiling module xil_defaultlib.rs_encoder
Compiling module xil_defaultlib.interleaver
Compiling module xil_defaultlib.scrambler
Compiling module xil_defaultlib.qam
Compiling module xil_defaultlib.layer1_transmit_default
Compiling module xil_defaultlib.eqam
Compiling module xil_defaultlib.descrambler
Compiling module xil_defaultlib.deintrlv
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=9,has_ifx=tr...]
Compiling architecture xilinx of entity rs_toolbox_v9_0_8.rs_ifx_slave [\rs_ifx_slave(width=9,has_ifx=tr...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=9,depth=4,ha...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=9,depth=4)...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="1000000000000000...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.cntre_d [\cntre_d(width=8)\]
Compiling architecture synth of entity rs_decoder_v9_0_17.sampler [\sampler(c_evaluation=1,c_num_ch...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=3,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=5,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=4,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,38,((2,(3,6,...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,c_has_ce=1,c_h...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,19,((3,(0,4,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,135,((3,(0,1...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,205,((4,(0,1...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,232,((4,(1,2...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,116,((3,(2,3...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,58,((3,(3,4,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,29,((4,(0,4,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,128,((4,(1,5...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,64,((3,(2,6,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=1,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,32,((2,(3,7,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,16,((1,(4,-2...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,8,((1,(5,-21...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,4,((1,(6,-21...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,2,((1,(7,-21...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.shift_ram_delay [\shift_ram_delay(c_xdevicefamily...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.lut_delay [\lut_delay(instance_name="sbd1",...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,1,((1,(0,-21...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_sclr=1,c_sync_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_ce=0,c_has_scl...]
Compiling architecture synth of entity rs_decoder_v9_0_17.syndrome [\syndrome(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.cntre_a [\cntre_a(width=5,use_count_to=tr...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.cntre_a [\cntre_a(width=4,use_count_to=tr...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,c_has_ce=1,c_s...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity rs_decoder_v9_0_17.sr_length_unit_bit [\sr_length_unit_bit(c_has_co=tru...]
Compiling architecture synth of entity rs_decoder_v9_0_17.sr_length_unit_bit [\sr_length_unit_bit(c_has_co=fal...]
Compiling architecture synth of entity rs_decoder_v9_0_17.sr_length_unit [\sr_length_unit(w=5,c_has_ce=0,c...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tile [\c_gate_bit_tile(c_width_in=2,ci...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tier [\c_gate_bit_tier(c_width_in=2,c_...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_has_o=...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_neq [\comp_neq(c_family="kintexu",wid...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.syncmem [\syncmem(width=8,reqd_depth=9,me...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_distributed_mem [\rs_distributed_mem(c_elaboratio...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.syncmem [\syncmem(width=8,reqd_depth=9,me...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_ce=0,c_sync_en...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_distributed_mem [\rs_distributed_mem(c_elaboratio...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.dp_syncmem [\dp_syncmem(width=8,reqd_depth=9...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=4,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=4,c_has_ce=0,c_s...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_lt_ge_gt_le [\c_compare_lt_ge_gt_le(c_data_ty...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_carry_structure [\c_compare_carry_structure(c_dat...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_lt [\comp_lt(c_family="kintexu",widt...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_distributed_mem [\rs_distributed_mem(c_elaboratio...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.syncmem [\syncmem(width=8,reqd_depth=16,m...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=4,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_legacy [\c_counter_binary_v12_0_14_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_counter [\rs_counter(c_xdevicefamily="kin...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.ud_cntre [\ud_cntre(c_xdevicefamily="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,c_has_ce=0,c_s...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.xsop4_stage [\xsop4_stage(q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(q_mode=0,c_family="ki...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.xsop4_stage [\xsop4_stage(width=2,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=2,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.xsop4_stage [\xsop4_stage(width=3,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=3,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.xsop4_stage [\xsop4_stage(width=4,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=4,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=5,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=6,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=7,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=8,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=6,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=7,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=9,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfmul [\gfmul(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=7,q_mode=2)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=6,q_mode=2)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=8,q_mode=2)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=10,q_mode=2)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfmac_mul [\gfmac_mul(c_family="kintexu",c_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,c_has_ce=1,c_h...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfmac [\gfmac(c_family="kintexu",c_xdev...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=5,c_has_ce=1,c_s...]
Compiling architecture synth of entity rs_decoder_v9_0_17.bma [\bma(c_k=239,c_n=255,c_polynomia...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=1,q_mode=1)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,1,((1,(0,-21...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=8,q_mode=1)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=4,q_mode=2)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=6,q_mode=1)\]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_ainit_val="1",c_ha...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.cntre_a [\cntre_a(width=3,use_count_to=tr...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_has_o=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_ce=0,c_ainit_v...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture synth of entity rs_decoder_v9_0_17.chien [\chien(c_polynomial=285,c_symbol...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=11...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_legacy [\c_counter_binary_v12_0_14_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_counter [\rs_counter(c_xdevicefamily="kin...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_block_mem [\rs_block_mem(c_family="kintexu"...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_sync_fifo [\rs_sync_fifo(c_family="kintexu"...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.shift_ram_delay [\shift_ram_delay(c_xdevicefamily...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.lut_delay [\lut_delay(c_xdevicefamily="kint...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_sync_enable=0)(1,1...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_legacy [\c_counter_binary_v12_0_14_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_counter [\rs_counter(c_xdevicefamily="kin...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.cntre_b [\cntre_b(c_xdevicefamily="kintex...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_neq_var [\comp_neq_var(width=5,q_mode=0,c...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_neq [\comp_neq(c_family="kintexu",wid...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_block_mem [\rs_block_mem(c_family="kintexu"...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_mem [\rs_mem(c_family="kintexu",c_xde...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.syncmem [\syncmem(width=8,reqd_depth=256,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfinvrom [\gfinvrom(width=8,inverse_of=(0,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfinv [\gfinv(symbol_width=8,polynomial...]
Compiling architecture synth of entity rs_decoder_v9_0_17.forney [\forney(c_num_channels=1,c_polyn...]
Compiling architecture synth of entity rs_decoder_v9_0_17.rs_decoder_main [\rs_decoder_main(c_has_aclken=0,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.rs_decoder_axi_wrapper [\rs_decoder_axi_wrapper(c_has_ac...]
Compiling architecture synth of entity rs_decoder_v9_0_17.rs_decoder_v9_0_17_viv [\rs_decoder_v9_0_17_viv(c_has_ac...]
Compiling architecture xilinx of entity rs_decoder_v9_0_17.rs_decoder_v9_0_17 [\rs_decoder_v9_0_17(c_has_areset...]
Compiling architecture rs_decoder_arch of entity xil_defaultlib.rs_decoder [rs_decoder_default]
Compiling module xil_defaultlib.crc_detector
Compiling module xil_defaultlib.mac_deblock
Compiling module xil_defaultlib.layer1_receive_default
Compiling module xil_defaultlib.layer1
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t8
Compiling module xil_defaultlib.inter2
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_rdy [\dds_compiler_v6_0_19_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_19.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_125m_i_arch of entity xil_defaultlib.dds_125m_i [dds_125m_i_default]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_125m_q_arch of entity xil_defaultlib.dds_125m_q [dds_125m_q_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="kintexu",...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_duc_arch of entity xil_defaultlib.mult_duc [mult_duc_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture sub_duc_arch of entity xil_defaultlib.sub_duc [sub_duc_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture add_duc_arch of entity xil_defaultlib.add_duc [add_duc_default]
Compiling module xil_defaultlib.duc_out_fifo
Compiling module xil_defaultlib.duc
Compiling module xil_defaultlib.radio_transmit_default
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_rdy [\dds_compiler_v6_0_19_rdy(c_has_...]
Compiling architecture synth of entity dds_compiler_v6_0_19.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_ri_arch of entity xil_defaultlib.dds_ri [dds_ri_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_rdy [\dds_compiler_v6_0_19_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.pipe_add [\pipe_add(c_width=16,c_num_segs=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_rq_arch of entity xil_defaultlib.dds_rq [dds_rq_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ao_width=19,bo_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="kintexu",...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_ddc_arch of entity xil_defaultlib.mult_ddc [mult_ddc_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture add_ddc_arch of entity xil_defaultlib.add_ddc [add_ddc_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture sub_ddc_arch of entity xil_defaultlib.sub_ddc [sub_ddc_default]
Compiling module xil_defaultlib.ddc_out_fifo
Compiling module xil_defaultlib.ddc
Compiling module xil_defaultlib.dec2
Compiling module xil_defaultlib.radio_receive_default
Compiling module xil_defaultlib.radio
Compiling module xil_defaultlib.tpu_default
Compiling module xil_defaultlib.data_source
Compiling module xil_defaultlib.tpu_top
Compiling module xil_defaultlib.tpu_th_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tpu_th_behav
run_program: Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 7502.797 ; gain = 0.000 ; free physical = 57620 ; free virtual = 62456
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
launch_simulation: Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 7502.797 ; gain = 0.000 ; free physical = 57620 ; free virtual = 62456
Vivado Simulator 2019.2
Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[0].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[0].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[0].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[0].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[1].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[1].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[1].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[1].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[2].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[2].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[2].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[2].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[3].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[3].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[3].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[3].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[4].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[4].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[4].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[4].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[5].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[5].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[5].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[5].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[6].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[6].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[6].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[6].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[7].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[7].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[7].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.buffer[7].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[0].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[0].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[1].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[1].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[2].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[2].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[2].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[2].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[3].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[3].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[3].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[3].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[4].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[4].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[4].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[5].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[5].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[5].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[6].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[6].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[6].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[6].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[7].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[7].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_transmit.radio_transmit[7].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_transmit/radio_transmit[7].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53366  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[0].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[0].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[1].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[1].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[2].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[2].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[2].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[2].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[3].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[3].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[3].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[3].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[4].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[4].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[4].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[4].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[5].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[5].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[5].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[5].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[6].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[6].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[6].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[6].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[7].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[7].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tpu_th_1.tpu_top.tpu.radio.radio_receive.radio_receive[7].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tpu_th_1/tpu_top/tpu/radio/radio_receive/radio_receive[7].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_53475  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:03:34 ; elapsed = 00:00:39 . Memory (MB): peak = 7502.797 ; gain = 200.555 ; free physical = 57492 ; free virtual = 62327
run all
datai =  -55
datai =  -54
datai =  -53
datai =  -52
datai =  -51
datai =  -50
datai =  -49
datai =  -48
datai =  -47
datai =  -46
datai =  -45
datai =  -44
datai =  -43
datai =  -42
datai =  -41
datai =  -40
datai =  -39
datai =  -38
datai =  -37
datai =  -36
datai =  -35
datai =  -34
datai =  -33
datai =  -32
datai =  -31
datai =  -30
datai =  -29
datai =  -28
datai =  -27
datai =  -26
datai =  -25
datai =  -24
datai =  -23
datai =  -22
datai =  -21
datai =  -20
datai =  -14
datai =  -32
datai =   88
datai = -100
datai =   69
datai =  100
datai =   41
datai =  -56
datai =   82
datai =  127
datai =   63
datai =   74
datai =  -46
datai = -105
datai =  -31
datai =  110
datai =  -31
datai =  102
datai =  -17
run: Time (s): cpu = 00:00:48 ; elapsed = 00:03:41 . Memory (MB): peak = 7502.797 ; gain = 0.000 ; free physical = 57466 ; free virtual = 62314
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
