<stg><name>conv3</name>


<trans_list>

<trans id="519" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="3" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="7" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="10" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="11" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="55" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="56" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="56" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="57" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="57" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="76" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="77" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %ti = alloca i32 1

]]></Node>
<StgValue><ssdm name="ti"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %tj = alloca i32 1

]]></Node>
<StgValue><ssdm name="tj"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten70 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten70"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_23, i32 0, i32 0, void @empty_21, i32 0, i32 512, void @empty_20, void @empty_30, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %params, void @empty_23, i32 0, i32 0, void @empty_21, i32 0, i32 512, void @empty_31, void @empty_30, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap

]]></Node>
<StgValue><ssdm name="output_ftmap_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val

]]></Node>
<StgValue><ssdm name="conv3_biases_0_0_val_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:7 %conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights

]]></Node>
<StgValue><ssdm name="conv3_weights_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:8 %input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap

]]></Node>
<StgValue><ssdm name="input_ftmap_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:9 %store_ln31 = store i8 0, i8 %indvar_flatten70

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:10 %store_ln31 = store i4 0, i4 %tj

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:11 %store_ln31 = store i4 0, i4 %ti

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
entry:12 %br_ln31 = br void %TN

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
TN:0 %indvar_flatten70_load = load i8 %indvar_flatten70

]]></Node>
<StgValue><ssdm name="indvar_flatten70_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
TN:1 %icmp_ln31 = icmp_eq  i8 %indvar_flatten70_load, i8 225

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
TN:2 %add_ln31_1 = add i8 %indvar_flatten70_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln31_1"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TN:3 %br_ln31 = br i1 %icmp_ln31, void %for.inc79, void %for.end81

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc79:0 %ti_load = load i4 %ti

]]></Node>
<StgValue><ssdm name="ti_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc79:1 %tj_load = load i4 %tj

]]></Node>
<StgValue><ssdm name="tj_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc79:2 %add_ln31 = add i4 %tj_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc79:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TJ_TI_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc79:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 225, i64 225, i64 225

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc79:5 %icmp_ln32 = icmp_eq  i4 %ti_load, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc79:6 %select_ln31 = select i1 %icmp_ln32, i4 0, i4 %ti_load

]]></Node>
<StgValue><ssdm name="select_ln31"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc79:7 %tmp_1_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln31, i4 %add_ln31

]]></Node>
<StgValue><ssdm name="tmp_1_mid1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc79:8 %tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_load, i4 %tj_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc79:9 %select_ln31_1 = select i1 %icmp_ln32, i8 %tmp_1_mid1, i8 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln31_1"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc79:10 %select_ln31_2 = select i1 %icmp_ln32, i4 %add_ln31, i4 %tj_load

]]></Node>
<StgValue><ssdm name="select_ln31_2"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc79:11 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc79:12 %p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln31, i4 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="4">
<![CDATA[
for.inc79:13 %ti_cast28 = zext i4 %select_ln31

]]></Node>
<StgValue><ssdm name="ti_cast28"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
for.inc79:14 %br_ln40 = br void %NOUT

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0">
<![CDATA[
for.end81:0 %ret_ln85 = ret

]]></Node>
<StgValue><ssdm name="ret_ln85"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
NOUT:0 %tn = phi i3 %add_ln40, void %for.inc73, i3 0, void %for.inc79

]]></Node>
<StgValue><ssdm name="tn"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
NOUT:1 %phi_mul = phi i12 %add_ln40_1, void %for.inc73, i12 0, void %for.inc79

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
NOUT:2 %add_ln40_1 = add i12 %phi_mul, i12 800

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
NOUT:3 %icmp_ln40 = icmp_eq  i3 %tn, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
NOUT:4 %add_ln40 = add i3 %tn, i3 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
NOUT:5 %br_ln40 = br i1 %icmp_ln40, void %NOUT.split, void %VITIS_LOOP_141_3.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
NOUT.split:2 %call_ln0 = call void @conv3_Pipeline_1, i32 %input_fm_buffer

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="3">
<![CDATA[
NOUT.split:3 %trunc_ln104 = trunc i3 %tn

]]></Node>
<StgValue><ssdm name="trunc_ln104"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_141_3.i.preheader:0 %br_ln143 = br void %VITIS_LOOP_141_3.i

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="120" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
NOUT.split:2 %call_ln0 = call void @conv3_Pipeline_1, i32 %input_fm_buffer

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
NOUT.split:4 %shl_ln2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln104, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
NOUT.split:5 %tmp1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln31_2, i4 %select_ln31_2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="5" op_4_bw="4" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
NOUT.split:6 %call_ln31 = call void @conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3, i8 %select_ln31_1, i8 %tmp1, i5 %shl_ln2, i4 %select_ln31, i64 %input_ftmap_read, i32 %output_r, i32 %input_fm_buffer

]]></Node>
<StgValue><ssdm name="call_ln31"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
NOUT.split:0 %speclooptripcount_ln40 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln40"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
NOUT.split:1 %specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="5" op_4_bw="4" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
NOUT.split:6 %call_ln31 = call void @conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3, i8 %select_ln31_1, i8 %tmp1, i5 %shl_ln2, i4 %select_ln31, i64 %input_ftmap_read, i32 %output_r, i32 %input_fm_buffer

]]></Node>
<StgValue><ssdm name="call_ln31"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
NOUT.split:7 %or_ln104 = or i5 %shl_ln2, i5 7

]]></Node>
<StgValue><ssdm name="or_ln104"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="5">
<![CDATA[
NOUT.split:8 %or_ln104_cast = zext i5 %or_ln104

]]></Node>
<StgValue><ssdm name="or_ln104_cast"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
NOUT.split:9 %empty = mul i12 %or_ln104_cast, i12 100

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="12">
<![CDATA[
NOUT.split:10 %p_cast50 = zext i12 %empty

]]></Node>
<StgValue><ssdm name="p_cast50"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="12">
<![CDATA[
NOUT.split:11 %zext_ln58 = zext i12 %phi_mul

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
NOUT.split:12 %tmp11 = add i64 %p_cast50, i64 %conv3_weights_read

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
NOUT.split:13 %br_ln58 = br void %TX

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
TX:0 %ty_1 = phi i5 %add_ln58, void %for.inc67, i5 0, void %NOUT.split

]]></Node>
<StgValue><ssdm name="ty_1"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="5">
<![CDATA[
TX:1 %ty_1_cast = zext i5 %ty_1

]]></Node>
<StgValue><ssdm name="ty_1_cast"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
TX:2 %tmp_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %ty_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
TX:3 %empty_62 = add i9 %tmp_4, i9 %ty_1_cast

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
TX:4 %icmp_ln58 = icmp_eq  i5 %ty_1, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
TX:5 %add_ln58 = add i5 %ty_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TX:6 %br_ln58 = br i1 %icmp_ln58, void %TX.split, void %for.inc73

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TX.split:0 %speclooptripcount_ln58 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln58"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TX.split:1 %specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln58"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
TX.split:2 %br_ln59 = br void %KY

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
for.inc73:0 %br_ln40 = br void %NOUT

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
KY:0 %tx_1 = phi i5 %add_ln59, void %for.inc64, i5 0, void %TX.split

]]></Node>
<StgValue><ssdm name="tx_1"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="5">
<![CDATA[
KY:1 %tx_1_cast = zext i5 %tx_1

]]></Node>
<StgValue><ssdm name="tx_1_cast"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
KY:2 %empty_63 = add i9 %empty_62, i9 %tx_1_cast

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="9">
<![CDATA[
KY:3 %p_cast198 = zext i9 %empty_63

]]></Node>
<StgValue><ssdm name="p_cast198"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY:4 %output_fm_buffer_0_addr_1 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast198

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_addr_1"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
KY:5 %icmp_ln59 = icmp_eq  i5 %tx_1, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
KY:6 %add_ln59 = add i5 %tx_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KY:7 %br_ln59 = br i1 %icmp_ln59, void %KY.split, void %for.inc67

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="9">
<![CDATA[
KY.split:2 %output_fm_buffer_0_load_1 = load i9 %output_fm_buffer_0_addr_1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_load_1"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
for.inc67:0 %br_ln58 = br void %TX

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
KY.split:0 %speclooptripcount_ln59 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln59"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KY.split:1 %specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln59"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="9">
<![CDATA[
KY.split:2 %output_fm_buffer_0_load_1 = load i9 %output_fm_buffer_0_addr_1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_load_1"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
KY.split:3 %br_ln63 = br void %KX

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
KX:0 %ky = phi i3 %add_ln63, void %for.inc61, i3 0, void %KY.split

]]></Node>
<StgValue><ssdm name="ky"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
KX:1 %add57_7_lcssa19 = phi i32 %add57_717, void %for.inc61, i32 %output_fm_buffer_0_load_1, void %KY.split

]]></Node>
<StgValue><ssdm name="add57_7_lcssa19"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="3">
<![CDATA[
KX:2 %zext_ln63 = zext i3 %ky

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
KX:3 %icmp_ln63 = icmp_eq  i3 %ky, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
KX:4 %add_ln63 = add i3 %ky, i3 1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KX:5 %br_ln63 = br i1 %icmp_ln63, void %KX.split, void %for.inc64

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
KX.split:0 %speclooptripcount_ln63 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln63"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KX.split:1 %specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln63"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
KX.split:2 %p_shl4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %ky, i4 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
KX.split:3 %p_shl5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %ky, i2 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="5">
<![CDATA[
KX.split:4 %p_shl5_cast = zext i5 %p_shl5

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
KX.split:5 %empty_64 = add i7 %p_shl4, i7 %p_shl5_cast

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="7">
<![CDATA[
KX.split:6 %p_cast54 = zext i7 %empty_64

]]></Node>
<StgValue><ssdm name="p_cast54"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="7">
<![CDATA[
KX.split:7 %p_cast41 = zext i7 %empty_64

]]></Node>
<StgValue><ssdm name="p_cast41"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="7">
<![CDATA[
KX.split:8 %p_cast40 = zext i7 %empty_64

]]></Node>
<StgValue><ssdm name="p_cast40"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="7">
<![CDATA[
KX.split:9 %p_cast39 = zext i7 %empty_64

]]></Node>
<StgValue><ssdm name="p_cast39"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="7">
<![CDATA[
KX.split:10 %p_cast38 = zext i7 %empty_64

]]></Node>
<StgValue><ssdm name="p_cast38"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
KX.split:11 %tmp10 = add i64 %p_cast54, i64 %conv3_weights_read

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
KX.split:12 %empty_65 = add i64 %tmp10, i64 %p_cast50

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KX.split:13 %tmp12 = add i8 %p_cast38, i8 156

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="8">
<![CDATA[
KX.split:14 %tmp12_cast = sext i8 %tmp12

]]></Node>
<StgValue><ssdm name="tmp12_cast"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
KX.split:15 %empty_66 = add i64 %tmp12_cast, i64 %tmp11

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
KX.split:16 %tmp14 = add i9 %p_cast39, i9 312

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="9">
<![CDATA[
KX.split:17 %tmp14_cast = sext i9 %tmp14

]]></Node>
<StgValue><ssdm name="tmp14_cast"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
KX.split:18 %empty_67 = add i64 %tmp14_cast, i64 %tmp11

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
KX.split:19 %tmp16 = add i10 %p_cast40, i10 724

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="10">
<![CDATA[
KX.split:20 %tmp16_cast = sext i10 %tmp16

]]></Node>
<StgValue><ssdm name="tmp16_cast"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
KX.split:21 %empty_68 = add i64 %tmp16_cast, i64 %tmp11

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
KX.split:22 %tmp18 = add i10 %p_cast40, i10 624

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="10">
<![CDATA[
KX.split:23 %tmp18_cast = sext i10 %tmp18

]]></Node>
<StgValue><ssdm name="tmp18_cast"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
KX.split:24 %empty_69 = add i64 %tmp18_cast, i64 %tmp11

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
KX.split:25 %tmp20 = add i10 %p_cast40, i10 524

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="10">
<![CDATA[
KX.split:26 %tmp20_cast = sext i10 %tmp20

]]></Node>
<StgValue><ssdm name="tmp20_cast"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
KX.split:27 %empty_70 = add i64 %tmp20_cast, i64 %tmp11

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
KX.split:28 %tmp22 = add i11 %p_cast41, i11 1448

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="11">
<![CDATA[
KX.split:29 %tmp22_cast = sext i11 %tmp22

]]></Node>
<StgValue><ssdm name="tmp22_cast"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
KX.split:30 %empty_71 = add i64 %tmp22_cast, i64 %tmp11

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
KX.split:31 %empty_72 = add i64 %tmp10, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
KX.split:32 %empty_73 = add i5 %zext_ln63, i5 %ty_1

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="5">
<![CDATA[
KX.split:33 %zext_ln73 = zext i5 %empty_73

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
KX.split:34 %mul_ln73 = mul i10 %zext_ln73, i10 21

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="10">
<![CDATA[
KX.split:35 %zext_ln73_1 = zext i10 %mul_ln73

]]></Node>
<StgValue><ssdm name="zext_ln73_1"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="10">
<![CDATA[
KX.split:36 %zext_ln73_2 = zext i10 %mul_ln73

]]></Node>
<StgValue><ssdm name="zext_ln73_2"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
KX.split:37 %add_ln73_8 = add i11 %zext_ln73_2, i11 441

]]></Node>
<StgValue><ssdm name="add_ln73_8"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
KX.split:38 %add_ln73_9 = add i11 %zext_ln73_2, i11 882

]]></Node>
<StgValue><ssdm name="add_ln73_9"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
KX.split:39 %add_ln73_10 = add i11 %zext_ln73_2, i11 1323

]]></Node>
<StgValue><ssdm name="add_ln73_10"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
KX.split:40 %add_ln73_11 = add i12 %zext_ln73_1, i12 1764

]]></Node>
<StgValue><ssdm name="add_ln73_11"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
KX.split:41 %add_ln73_12 = add i12 %zext_ln73_1, i12 2205

]]></Node>
<StgValue><ssdm name="add_ln73_12"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
KX.split:42 %add_ln73_13 = add i12 %zext_ln73_1, i12 2646

]]></Node>
<StgValue><ssdm name="add_ln73_13"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
KX.split:43 %add_ln73_14 = add i11 %zext_ln73_2, i11 1039

]]></Node>
<StgValue><ssdm name="add_ln73_14"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
KX.split:44 %trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_72, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="63" op_0_bw="62">
<![CDATA[
KX.split:45 %sext_ln64 = sext i62 %trunc_ln6

]]></Node>
<StgValue><ssdm name="sext_ln64"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
KX.split:46 %trunc_ln64_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_71, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_1"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="63" op_0_bw="62">
<![CDATA[
KX.split:47 %sext_ln64_1 = sext i62 %trunc_ln64_1

]]></Node>
<StgValue><ssdm name="sext_ln64_1"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
KX.split:48 %trunc_ln64_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_70, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_2"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="63" op_0_bw="62">
<![CDATA[
KX.split:49 %sext_ln64_2 = sext i62 %trunc_ln64_2

]]></Node>
<StgValue><ssdm name="sext_ln64_2"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
KX.split:50 %trunc_ln64_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_69, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_3"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="63" op_0_bw="62">
<![CDATA[
KX.split:51 %sext_ln64_3 = sext i62 %trunc_ln64_3

]]></Node>
<StgValue><ssdm name="sext_ln64_3"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
KX.split:52 %trunc_ln64_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_68, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_4"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="63" op_0_bw="62">
<![CDATA[
KX.split:53 %sext_ln64_4 = sext i62 %trunc_ln64_4

]]></Node>
<StgValue><ssdm name="sext_ln64_4"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
KX.split:54 %trunc_ln64_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_67, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_5"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="63" op_0_bw="62">
<![CDATA[
KX.split:55 %sext_ln64_5 = sext i62 %trunc_ln64_5

]]></Node>
<StgValue><ssdm name="sext_ln64_5"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
KX.split:56 %trunc_ln64_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_66, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_6"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="63" op_0_bw="62">
<![CDATA[
KX.split:57 %sext_ln64_6 = sext i62 %trunc_ln64_6

]]></Node>
<StgValue><ssdm name="sext_ln64_6"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
KX.split:58 %trunc_ln64_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_65, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_7"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="63" op_0_bw="62">
<![CDATA[
KX.split:59 %sext_ln64_7 = sext i62 %trunc_ln64_7

]]></Node>
<StgValue><ssdm name="sext_ln64_7"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
KX.split:60 %br_ln64 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
for.inc64:0 %store_ln73 = store i32 %add57_7_lcssa19, i9 %output_fm_buffer_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
for.inc64:1 %br_ln59 = br void %KY

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
for.inc:0 %kx = phi i3 0, void %KX.split, i3 %add_ln64, void %for.inc.split

]]></Node>
<StgValue><ssdm name="kx"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc:1 %add57_717 = phi i32 %add57_7_lcssa19, void %KX.split, i32 %add57_7, void %for.inc.split

]]></Node>
<StgValue><ssdm name="add57_717"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="63" op_0_bw="3">
<![CDATA[
for.inc:2 %zext_ln64 = zext i3 %kx

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="3">
<![CDATA[
for.inc:3 %zext_ln64_1 = zext i3 %kx

]]></Node>
<StgValue><ssdm name="zext_ln64_1"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:4 %icmp_ln64 = icmp_eq  i3 %kx, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:5 %add_ln64 = add i3 %kx, i3 1

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:6 %br_ln64 = br i1 %icmp_ln64, void %for.inc.split, void %for.inc61

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:2 %add_ln68 = add i5 %zext_ln64_1, i5 %tx_1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="5">
<![CDATA[
for.inc.split:3 %zext_ln73_3 = zext i5 %add_ln68

]]></Node>
<StgValue><ssdm name="zext_ln73_3"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="5">
<![CDATA[
for.inc.split:4 %zext_ln73_4 = zext i5 %add_ln68

]]></Node>
<StgValue><ssdm name="zext_ln73_4"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="5">
<![CDATA[
for.inc.split:5 %zext_ln73_5 = zext i5 %add_ln68

]]></Node>
<StgValue><ssdm name="zext_ln73_5"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:6 %add_ln73_15 = add i10 %mul_ln73, i10 %zext_ln73_5

]]></Node>
<StgValue><ssdm name="add_ln73_15"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split:9 %add_ln73_16 = add i11 %add_ln73_8, i11 %zext_ln73_4

]]></Node>
<StgValue><ssdm name="add_ln73_16"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split:12 %add_ln73_17 = add i11 %add_ln73_9, i11 %zext_ln73_4

]]></Node>
<StgValue><ssdm name="add_ln73_17"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split:15 %add_ln73_18 = add i11 %add_ln73_10, i11 %zext_ln73_4

]]></Node>
<StgValue><ssdm name="add_ln73_18"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:18 %add_ln73_19 = add i12 %add_ln73_11, i12 %zext_ln73_3

]]></Node>
<StgValue><ssdm name="add_ln73_19"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:21 %add_ln73_20 = add i12 %add_ln73_12, i12 %zext_ln73_3

]]></Node>
<StgValue><ssdm name="add_ln73_20"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:24 %add_ln73_21 = add i12 %add_ln73_13, i12 %zext_ln73_3

]]></Node>
<StgValue><ssdm name="add_ln73_21"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split:27 %add_ln73_22 = add i11 %add_ln73_14, i11 %zext_ln73_4

]]></Node>
<StgValue><ssdm name="add_ln73_22"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:31 %add_ln73 = add i63 %zext_ln64, i63 %sext_ln64

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="63">
<![CDATA[
for.inc.split:32 %sext_ln73 = sext i63 %add_ln73

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.split:33 %params_addr = getelementptr i32 %params, i64 %sext_ln73

]]></Node>
<StgValue><ssdm name="params_addr"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:40 %add_ln73_1 = add i63 %zext_ln64, i63 %sext_ln64_1

]]></Node>
<StgValue><ssdm name="add_ln73_1"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="63">
<![CDATA[
for.inc.split:41 %sext_ln73_1 = sext i63 %add_ln73_1

]]></Node>
<StgValue><ssdm name="sext_ln73_1"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.split:42 %params_addr_1 = getelementptr i32 %params, i64 %sext_ln73_1

]]></Node>
<StgValue><ssdm name="params_addr_1"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:49 %add_ln73_2 = add i63 %zext_ln64, i63 %sext_ln64_2

]]></Node>
<StgValue><ssdm name="add_ln73_2"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="63">
<![CDATA[
for.inc.split:50 %sext_ln73_2 = sext i63 %add_ln73_2

]]></Node>
<StgValue><ssdm name="sext_ln73_2"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.split:51 %params_addr_2 = getelementptr i32 %params, i64 %sext_ln73_2

]]></Node>
<StgValue><ssdm name="params_addr_2"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:58 %add_ln73_3 = add i63 %zext_ln64, i63 %sext_ln64_3

]]></Node>
<StgValue><ssdm name="add_ln73_3"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="63">
<![CDATA[
for.inc.split:59 %sext_ln73_3 = sext i63 %add_ln73_3

]]></Node>
<StgValue><ssdm name="sext_ln73_3"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.split:60 %params_addr_3 = getelementptr i32 %params, i64 %sext_ln73_3

]]></Node>
<StgValue><ssdm name="params_addr_3"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:67 %add_ln73_4 = add i63 %zext_ln64, i63 %sext_ln64_4

]]></Node>
<StgValue><ssdm name="add_ln73_4"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="63">
<![CDATA[
for.inc.split:68 %sext_ln73_4 = sext i63 %add_ln73_4

]]></Node>
<StgValue><ssdm name="sext_ln73_4"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.split:69 %params_addr_4 = getelementptr i32 %params, i64 %sext_ln73_4

]]></Node>
<StgValue><ssdm name="params_addr_4"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:76 %add_ln73_5 = add i63 %zext_ln64, i63 %sext_ln64_5

]]></Node>
<StgValue><ssdm name="add_ln73_5"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="63">
<![CDATA[
for.inc.split:77 %sext_ln73_5 = sext i63 %add_ln73_5

]]></Node>
<StgValue><ssdm name="sext_ln73_5"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.split:78 %params_addr_5 = getelementptr i32 %params, i64 %sext_ln73_5

]]></Node>
<StgValue><ssdm name="params_addr_5"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:85 %add_ln73_6 = add i63 %zext_ln64, i63 %sext_ln64_6

]]></Node>
<StgValue><ssdm name="add_ln73_6"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="63">
<![CDATA[
for.inc.split:86 %sext_ln73_6 = sext i63 %add_ln73_6

]]></Node>
<StgValue><ssdm name="sext_ln73_6"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.split:87 %params_addr_6 = getelementptr i32 %params, i64 %sext_ln73_6

]]></Node>
<StgValue><ssdm name="params_addr_6"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:94 %add_ln73_7 = add i63 %zext_ln64, i63 %sext_ln64_7

]]></Node>
<StgValue><ssdm name="add_ln73_7"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="63">
<![CDATA[
for.inc.split:95 %sext_ln73_7 = sext i63 %add_ln73_7

]]></Node>
<StgValue><ssdm name="sext_ln73_7"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.split:96 %params_addr_7 = getelementptr i32 %params, i64 %sext_ln73_7

]]></Node>
<StgValue><ssdm name="params_addr_7"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
for.inc61:0 %br_ln63 = br void %KX

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="272" st_id="12" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:34 %params_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr, i32 1

]]></Node>
<StgValue><ssdm name="params_load_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="273" st_id="13" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:34 %params_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr, i32 1

]]></Node>
<StgValue><ssdm name="params_load_req"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:43 %params_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="params_load_1_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="275" st_id="14" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:34 %params_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr, i32 1

]]></Node>
<StgValue><ssdm name="params_load_req"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:43 %params_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="params_load_1_req"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:52 %params_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="params_load_2_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="278" st_id="15" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:34 %params_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr, i32 1

]]></Node>
<StgValue><ssdm name="params_load_req"/></StgValue>
</operation>

<operation id="279" st_id="15" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:43 %params_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="params_load_1_req"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:52 %params_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="params_load_2_req"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:61 %params_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="params_load_3_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="282" st_id="16" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:34 %params_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr, i32 1

]]></Node>
<StgValue><ssdm name="params_load_req"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:43 %params_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="params_load_1_req"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:52 %params_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="params_load_2_req"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:61 %params_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="params_load_3_req"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:70 %params_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="params_load_4_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="287" st_id="17" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:34 %params_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr, i32 1

]]></Node>
<StgValue><ssdm name="params_load_req"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:43 %params_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="params_load_1_req"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:52 %params_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="params_load_2_req"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:61 %params_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="params_load_3_req"/></StgValue>
</operation>

<operation id="291" st_id="17" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:70 %params_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="params_load_4_req"/></StgValue>
</operation>

<operation id="292" st_id="17" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:79 %params_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="params_load_5_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="293" st_id="18" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:34 %params_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr, i32 1

]]></Node>
<StgValue><ssdm name="params_load_req"/></StgValue>
</operation>

<operation id="294" st_id="18" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:43 %params_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="params_load_1_req"/></StgValue>
</operation>

<operation id="295" st_id="18" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:52 %params_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="params_load_2_req"/></StgValue>
</operation>

<operation id="296" st_id="18" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:61 %params_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="params_load_3_req"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:70 %params_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="params_load_4_req"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:79 %params_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="params_load_5_req"/></StgValue>
</operation>

<operation id="299" st_id="18" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:88 %params_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="params_load_6_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="300" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:7 %zext_ln73_6 = zext i10 %add_ln73_15

]]></Node>
<StgValue><ssdm name="zext_ln73_6"/></StgValue>
</operation>

<operation id="301" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln73_6

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr"/></StgValue>
</operation>

<operation id="302" st_id="19" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:34 %params_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr, i32 1

]]></Node>
<StgValue><ssdm name="params_load_req"/></StgValue>
</operation>

<operation id="303" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split:37 %input_fm_buffer_load = load i12 %input_fm_buffer_addr

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load"/></StgValue>
</operation>

<operation id="304" st_id="19" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:43 %params_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="params_load_1_req"/></StgValue>
</operation>

<operation id="305" st_id="19" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:52 %params_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="params_load_2_req"/></StgValue>
</operation>

<operation id="306" st_id="19" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:61 %params_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="params_load_3_req"/></StgValue>
</operation>

<operation id="307" st_id="19" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:70 %params_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="params_load_4_req"/></StgValue>
</operation>

<operation id="308" st_id="19" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:79 %params_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="params_load_5_req"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:88 %params_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="params_load_6_req"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:97 %params_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="params_load_7_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="311" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split:10 %zext_ln73_7 = zext i11 %add_ln73_16

]]></Node>
<StgValue><ssdm name="zext_ln73_7"/></StgValue>
</operation>

<operation id="312" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %input_fm_buffer_addr_1 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln73_7

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_1"/></StgValue>
</operation>

<operation id="313" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:35 %params_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %params_addr

]]></Node>
<StgValue><ssdm name="params_addr_read"/></StgValue>
</operation>

<operation id="314" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split:37 %input_fm_buffer_load = load i12 %input_fm_buffer_addr

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load"/></StgValue>
</operation>

<operation id="315" st_id="20" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:43 %params_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="params_load_1_req"/></StgValue>
</operation>

<operation id="316" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split:46 %input_fm_buffer_load_1 = load i12 %input_fm_buffer_addr_1

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_1"/></StgValue>
</operation>

<operation id="317" st_id="20" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:52 %params_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="params_load_2_req"/></StgValue>
</operation>

<operation id="318" st_id="20" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:61 %params_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="params_load_3_req"/></StgValue>
</operation>

<operation id="319" st_id="20" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:70 %params_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="params_load_4_req"/></StgValue>
</operation>

<operation id="320" st_id="20" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:79 %params_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="params_load_5_req"/></StgValue>
</operation>

<operation id="321" st_id="20" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:88 %params_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="params_load_6_req"/></StgValue>
</operation>

<operation id="322" st_id="20" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:97 %params_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="params_load_7_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="323" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split:13 %zext_ln73_8 = zext i11 %add_ln73_17

]]></Node>
<StgValue><ssdm name="zext_ln73_8"/></StgValue>
</operation>

<operation id="324" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:14 %input_fm_buffer_addr_2 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln73_8

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_2"/></StgValue>
</operation>

<operation id="325" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:36 %bitcast_ln73 = bitcast i32 %params_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln73"/></StgValue>
</operation>

<operation id="326" st_id="21" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:38 %mul = fmul i32 %bitcast_ln73, i32 %input_fm_buffer_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="327" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:44 %params_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %params_addr_1

]]></Node>
<StgValue><ssdm name="params_addr_1_read"/></StgValue>
</operation>

<operation id="328" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split:46 %input_fm_buffer_load_1 = load i12 %input_fm_buffer_addr_1

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_1"/></StgValue>
</operation>

<operation id="329" st_id="21" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:52 %params_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="params_load_2_req"/></StgValue>
</operation>

<operation id="330" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split:55 %input_fm_buffer_load_2 = load i12 %input_fm_buffer_addr_2

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_2"/></StgValue>
</operation>

<operation id="331" st_id="21" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:61 %params_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="params_load_3_req"/></StgValue>
</operation>

<operation id="332" st_id="21" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:70 %params_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="params_load_4_req"/></StgValue>
</operation>

<operation id="333" st_id="21" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:79 %params_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="params_load_5_req"/></StgValue>
</operation>

<operation id="334" st_id="21" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:88 %params_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="params_load_6_req"/></StgValue>
</operation>

<operation id="335" st_id="21" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:97 %params_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="params_load_7_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="336" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split:16 %zext_ln73_9 = zext i11 %add_ln73_18

]]></Node>
<StgValue><ssdm name="zext_ln73_9"/></StgValue>
</operation>

<operation id="337" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:17 %input_fm_buffer_addr_3 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln73_9

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_3"/></StgValue>
</operation>

<operation id="338" st_id="22" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:38 %mul = fmul i32 %bitcast_ln73, i32 %input_fm_buffer_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="339" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:45 %bitcast_ln73_1 = bitcast i32 %params_addr_1_read

]]></Node>
<StgValue><ssdm name="bitcast_ln73_1"/></StgValue>
</operation>

<operation id="340" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:47 %mul50_1 = fmul i32 %bitcast_ln73_1, i32 %input_fm_buffer_load_1

]]></Node>
<StgValue><ssdm name="mul50_1"/></StgValue>
</operation>

<operation id="341" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:53 %params_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %params_addr_2

]]></Node>
<StgValue><ssdm name="params_addr_2_read"/></StgValue>
</operation>

<operation id="342" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split:55 %input_fm_buffer_load_2 = load i12 %input_fm_buffer_addr_2

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_2"/></StgValue>
</operation>

<operation id="343" st_id="22" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:61 %params_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="params_load_3_req"/></StgValue>
</operation>

<operation id="344" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split:64 %input_fm_buffer_load_3 = load i12 %input_fm_buffer_addr_3

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_3"/></StgValue>
</operation>

<operation id="345" st_id="22" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:70 %params_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="params_load_4_req"/></StgValue>
</operation>

<operation id="346" st_id="22" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:79 %params_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="params_load_5_req"/></StgValue>
</operation>

<operation id="347" st_id="22" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:88 %params_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="params_load_6_req"/></StgValue>
</operation>

<operation id="348" st_id="22" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:97 %params_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="params_load_7_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="349" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="12">
<![CDATA[
for.inc.split:19 %zext_ln73_10 = zext i12 %add_ln73_19

]]></Node>
<StgValue><ssdm name="zext_ln73_10"/></StgValue>
</operation>

<operation id="350" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:20 %input_fm_buffer_addr_4 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln73_10

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_4"/></StgValue>
</operation>

<operation id="351" st_id="23" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:38 %mul = fmul i32 %bitcast_ln73, i32 %input_fm_buffer_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="352" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:47 %mul50_1 = fmul i32 %bitcast_ln73_1, i32 %input_fm_buffer_load_1

]]></Node>
<StgValue><ssdm name="mul50_1"/></StgValue>
</operation>

<operation id="353" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:54 %bitcast_ln73_2 = bitcast i32 %params_addr_2_read

]]></Node>
<StgValue><ssdm name="bitcast_ln73_2"/></StgValue>
</operation>

<operation id="354" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:56 %mul50_2 = fmul i32 %bitcast_ln73_2, i32 %input_fm_buffer_load_2

]]></Node>
<StgValue><ssdm name="mul50_2"/></StgValue>
</operation>

<operation id="355" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:62 %params_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %params_addr_3

]]></Node>
<StgValue><ssdm name="params_addr_3_read"/></StgValue>
</operation>

<operation id="356" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split:64 %input_fm_buffer_load_3 = load i12 %input_fm_buffer_addr_3

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_3"/></StgValue>
</operation>

<operation id="357" st_id="23" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:70 %params_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="params_load_4_req"/></StgValue>
</operation>

<operation id="358" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split:73 %input_fm_buffer_load_4 = load i12 %input_fm_buffer_addr_4

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_4"/></StgValue>
</operation>

<operation id="359" st_id="23" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:79 %params_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="params_load_5_req"/></StgValue>
</operation>

<operation id="360" st_id="23" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:88 %params_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="params_load_6_req"/></StgValue>
</operation>

<operation id="361" st_id="23" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:97 %params_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="params_load_7_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="362" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="12">
<![CDATA[
for.inc.split:22 %zext_ln73_11 = zext i12 %add_ln73_20

]]></Node>
<StgValue><ssdm name="zext_ln73_11"/></StgValue>
</operation>

<operation id="363" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:23 %input_fm_buffer_addr_5 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln73_11

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_5"/></StgValue>
</operation>

<operation id="364" st_id="24" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:39 %add = fadd i32 %add57_717, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="365" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:47 %mul50_1 = fmul i32 %bitcast_ln73_1, i32 %input_fm_buffer_load_1

]]></Node>
<StgValue><ssdm name="mul50_1"/></StgValue>
</operation>

<operation id="366" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:56 %mul50_2 = fmul i32 %bitcast_ln73_2, i32 %input_fm_buffer_load_2

]]></Node>
<StgValue><ssdm name="mul50_2"/></StgValue>
</operation>

<operation id="367" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:63 %bitcast_ln73_3 = bitcast i32 %params_addr_3_read

]]></Node>
<StgValue><ssdm name="bitcast_ln73_3"/></StgValue>
</operation>

<operation id="368" st_id="24" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:65 %mul50_3 = fmul i32 %bitcast_ln73_3, i32 %input_fm_buffer_load_3

]]></Node>
<StgValue><ssdm name="mul50_3"/></StgValue>
</operation>

<operation id="369" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:71 %params_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %params_addr_4

]]></Node>
<StgValue><ssdm name="params_addr_4_read"/></StgValue>
</operation>

<operation id="370" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split:73 %input_fm_buffer_load_4 = load i12 %input_fm_buffer_addr_4

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_4"/></StgValue>
</operation>

<operation id="371" st_id="24" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:79 %params_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="params_load_5_req"/></StgValue>
</operation>

<operation id="372" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split:82 %input_fm_buffer_load_5 = load i12 %input_fm_buffer_addr_5

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_5"/></StgValue>
</operation>

<operation id="373" st_id="24" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:88 %params_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="params_load_6_req"/></StgValue>
</operation>

<operation id="374" st_id="24" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:97 %params_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="params_load_7_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="375" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="12">
<![CDATA[
for.inc.split:25 %zext_ln73_12 = zext i12 %add_ln73_21

]]></Node>
<StgValue><ssdm name="zext_ln73_12"/></StgValue>
</operation>

<operation id="376" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:26 %input_fm_buffer_addr_6 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln73_12

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_6"/></StgValue>
</operation>

<operation id="377" st_id="25" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:39 %add = fadd i32 %add57_717, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="378" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:56 %mul50_2 = fmul i32 %bitcast_ln73_2, i32 %input_fm_buffer_load_2

]]></Node>
<StgValue><ssdm name="mul50_2"/></StgValue>
</operation>

<operation id="379" st_id="25" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:65 %mul50_3 = fmul i32 %bitcast_ln73_3, i32 %input_fm_buffer_load_3

]]></Node>
<StgValue><ssdm name="mul50_3"/></StgValue>
</operation>

<operation id="380" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:72 %bitcast_ln73_4 = bitcast i32 %params_addr_4_read

]]></Node>
<StgValue><ssdm name="bitcast_ln73_4"/></StgValue>
</operation>

<operation id="381" st_id="25" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:74 %mul50_4 = fmul i32 %bitcast_ln73_4, i32 %input_fm_buffer_load_4

]]></Node>
<StgValue><ssdm name="mul50_4"/></StgValue>
</operation>

<operation id="382" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:80 %params_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %params_addr_5

]]></Node>
<StgValue><ssdm name="params_addr_5_read"/></StgValue>
</operation>

<operation id="383" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split:82 %input_fm_buffer_load_5 = load i12 %input_fm_buffer_addr_5

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_5"/></StgValue>
</operation>

<operation id="384" st_id="25" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:88 %params_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="params_load_6_req"/></StgValue>
</operation>

<operation id="385" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split:91 %input_fm_buffer_load_6 = load i12 %input_fm_buffer_addr_6

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_6"/></StgValue>
</operation>

<operation id="386" st_id="25" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:97 %params_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="params_load_7_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="387" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="11">
<![CDATA[
for.inc.split:28 %sext_ln73_8 = sext i11 %add_ln73_22

]]></Node>
<StgValue><ssdm name="sext_ln73_8"/></StgValue>
</operation>

<operation id="388" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="12">
<![CDATA[
for.inc.split:29 %zext_ln73_13 = zext i12 %sext_ln73_8

]]></Node>
<StgValue><ssdm name="zext_ln73_13"/></StgValue>
</operation>

<operation id="389" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:30 %input_fm_buffer_addr_7 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln73_13

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_7"/></StgValue>
</operation>

<operation id="390" st_id="26" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:39 %add = fadd i32 %add57_717, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="391" st_id="26" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:65 %mul50_3 = fmul i32 %bitcast_ln73_3, i32 %input_fm_buffer_load_3

]]></Node>
<StgValue><ssdm name="mul50_3"/></StgValue>
</operation>

<operation id="392" st_id="26" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:74 %mul50_4 = fmul i32 %bitcast_ln73_4, i32 %input_fm_buffer_load_4

]]></Node>
<StgValue><ssdm name="mul50_4"/></StgValue>
</operation>

<operation id="393" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:81 %bitcast_ln73_5 = bitcast i32 %params_addr_5_read

]]></Node>
<StgValue><ssdm name="bitcast_ln73_5"/></StgValue>
</operation>

<operation id="394" st_id="26" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:83 %mul50_5 = fmul i32 %bitcast_ln73_5, i32 %input_fm_buffer_load_5

]]></Node>
<StgValue><ssdm name="mul50_5"/></StgValue>
</operation>

<operation id="395" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:89 %params_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %params_addr_6

]]></Node>
<StgValue><ssdm name="params_addr_6_read"/></StgValue>
</operation>

<operation id="396" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split:91 %input_fm_buffer_load_6 = load i12 %input_fm_buffer_addr_6

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_6"/></StgValue>
</operation>

<operation id="397" st_id="26" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:97 %params_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="params_load_7_req"/></StgValue>
</operation>

<operation id="398" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split:100 %input_fm_buffer_load_7 = load i12 %input_fm_buffer_addr_7

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_7"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="399" st_id="27" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:39 %add = fadd i32 %add57_717, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="400" st_id="27" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:74 %mul50_4 = fmul i32 %bitcast_ln73_4, i32 %input_fm_buffer_load_4

]]></Node>
<StgValue><ssdm name="mul50_4"/></StgValue>
</operation>

<operation id="401" st_id="27" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:83 %mul50_5 = fmul i32 %bitcast_ln73_5, i32 %input_fm_buffer_load_5

]]></Node>
<StgValue><ssdm name="mul50_5"/></StgValue>
</operation>

<operation id="402" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:90 %bitcast_ln73_6 = bitcast i32 %params_addr_6_read

]]></Node>
<StgValue><ssdm name="bitcast_ln73_6"/></StgValue>
</operation>

<operation id="403" st_id="27" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:92 %mul50_6 = fmul i32 %bitcast_ln73_6, i32 %input_fm_buffer_load_6

]]></Node>
<StgValue><ssdm name="mul50_6"/></StgValue>
</operation>

<operation id="404" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:98 %params_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %params_addr_7

]]></Node>
<StgValue><ssdm name="params_addr_7_read"/></StgValue>
</operation>

<operation id="405" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split:100 %input_fm_buffer_load_7 = load i12 %input_fm_buffer_addr_7

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_7"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="406" st_id="28" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:48 %add57_1 = fadd i32 %add, i32 %mul50_1

]]></Node>
<StgValue><ssdm name="add57_1"/></StgValue>
</operation>

<operation id="407" st_id="28" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:83 %mul50_5 = fmul i32 %bitcast_ln73_5, i32 %input_fm_buffer_load_5

]]></Node>
<StgValue><ssdm name="mul50_5"/></StgValue>
</operation>

<operation id="408" st_id="28" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:92 %mul50_6 = fmul i32 %bitcast_ln73_6, i32 %input_fm_buffer_load_6

]]></Node>
<StgValue><ssdm name="mul50_6"/></StgValue>
</operation>

<operation id="409" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:99 %bitcast_ln73_7 = bitcast i32 %params_addr_7_read

]]></Node>
<StgValue><ssdm name="bitcast_ln73_7"/></StgValue>
</operation>

<operation id="410" st_id="28" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:101 %mul50_7 = fmul i32 %bitcast_ln73_7, i32 %input_fm_buffer_load_7

]]></Node>
<StgValue><ssdm name="mul50_7"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="411" st_id="29" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:48 %add57_1 = fadd i32 %add, i32 %mul50_1

]]></Node>
<StgValue><ssdm name="add57_1"/></StgValue>
</operation>

<operation id="412" st_id="29" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:92 %mul50_6 = fmul i32 %bitcast_ln73_6, i32 %input_fm_buffer_load_6

]]></Node>
<StgValue><ssdm name="mul50_6"/></StgValue>
</operation>

<operation id="413" st_id="29" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:101 %mul50_7 = fmul i32 %bitcast_ln73_7, i32 %input_fm_buffer_load_7

]]></Node>
<StgValue><ssdm name="mul50_7"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="414" st_id="30" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:48 %add57_1 = fadd i32 %add, i32 %mul50_1

]]></Node>
<StgValue><ssdm name="add57_1"/></StgValue>
</operation>

<operation id="415" st_id="30" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:101 %mul50_7 = fmul i32 %bitcast_ln73_7, i32 %input_fm_buffer_load_7

]]></Node>
<StgValue><ssdm name="mul50_7"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="416" st_id="31" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:48 %add57_1 = fadd i32 %add, i32 %mul50_1

]]></Node>
<StgValue><ssdm name="add57_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="417" st_id="32" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:57 %add57_2 = fadd i32 %add57_1, i32 %mul50_2

]]></Node>
<StgValue><ssdm name="add57_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="418" st_id="33" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:57 %add57_2 = fadd i32 %add57_1, i32 %mul50_2

]]></Node>
<StgValue><ssdm name="add57_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="419" st_id="34" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:57 %add57_2 = fadd i32 %add57_1, i32 %mul50_2

]]></Node>
<StgValue><ssdm name="add57_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="420" st_id="35" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:57 %add57_2 = fadd i32 %add57_1, i32 %mul50_2

]]></Node>
<StgValue><ssdm name="add57_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="421" st_id="36" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:66 %add57_3 = fadd i32 %add57_2, i32 %mul50_3

]]></Node>
<StgValue><ssdm name="add57_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="422" st_id="37" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:66 %add57_3 = fadd i32 %add57_2, i32 %mul50_3

]]></Node>
<StgValue><ssdm name="add57_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="423" st_id="38" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:66 %add57_3 = fadd i32 %add57_2, i32 %mul50_3

]]></Node>
<StgValue><ssdm name="add57_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="424" st_id="39" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:66 %add57_3 = fadd i32 %add57_2, i32 %mul50_3

]]></Node>
<StgValue><ssdm name="add57_3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="425" st_id="40" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:75 %add57_4 = fadd i32 %add57_3, i32 %mul50_4

]]></Node>
<StgValue><ssdm name="add57_4"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="426" st_id="41" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:75 %add57_4 = fadd i32 %add57_3, i32 %mul50_4

]]></Node>
<StgValue><ssdm name="add57_4"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="427" st_id="42" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:75 %add57_4 = fadd i32 %add57_3, i32 %mul50_4

]]></Node>
<StgValue><ssdm name="add57_4"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="428" st_id="43" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:75 %add57_4 = fadd i32 %add57_3, i32 %mul50_4

]]></Node>
<StgValue><ssdm name="add57_4"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="429" st_id="44" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:84 %add57_5 = fadd i32 %add57_4, i32 %mul50_5

]]></Node>
<StgValue><ssdm name="add57_5"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="430" st_id="45" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:84 %add57_5 = fadd i32 %add57_4, i32 %mul50_5

]]></Node>
<StgValue><ssdm name="add57_5"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="431" st_id="46" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:84 %add57_5 = fadd i32 %add57_4, i32 %mul50_5

]]></Node>
<StgValue><ssdm name="add57_5"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="432" st_id="47" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:84 %add57_5 = fadd i32 %add57_4, i32 %mul50_5

]]></Node>
<StgValue><ssdm name="add57_5"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="433" st_id="48" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:93 %add57_6 = fadd i32 %add57_5, i32 %mul50_6

]]></Node>
<StgValue><ssdm name="add57_6"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="434" st_id="49" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:93 %add57_6 = fadd i32 %add57_5, i32 %mul50_6

]]></Node>
<StgValue><ssdm name="add57_6"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="435" st_id="50" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:93 %add57_6 = fadd i32 %add57_5, i32 %mul50_6

]]></Node>
<StgValue><ssdm name="add57_6"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="436" st_id="51" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:93 %add57_6 = fadd i32 %add57_5, i32 %mul50_6

]]></Node>
<StgValue><ssdm name="add57_6"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="437" st_id="52" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:102 %add57_7 = fadd i32 %add57_6, i32 %mul50_7

]]></Node>
<StgValue><ssdm name="add57_7"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="438" st_id="53" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:102 %add57_7 = fadd i32 %add57_6, i32 %mul50_7

]]></Node>
<StgValue><ssdm name="add57_7"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="439" st_id="54" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:102 %add57_7 = fadd i32 %add57_6, i32 %mul50_7

]]></Node>
<StgValue><ssdm name="add57_7"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="440" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:0 %speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln64"/></StgValue>
</operation>

<operation id="441" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln64"/></StgValue>
</operation>

<operation id="442" st_id="55" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:102 %add57_7 = fadd i32 %add57_6, i32 %mul50_7

]]></Node>
<StgValue><ssdm name="add57_7"/></StgValue>
</operation>

<operation id="443" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:103 %br_ln64 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="444" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
VITIS_LOOP_141_3.i:0 %ty = phi i5 %add_ln139, void %for.inc24.i, i5 0, void %VITIS_LOOP_141_3.i.preheader

]]></Node>
<StgValue><ssdm name="ty"/></StgValue>
</operation>

<operation id="445" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="5">
<![CDATA[
VITIS_LOOP_141_3.i:1 %zext_ln143 = zext i5 %ty

]]></Node>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</operation>

<operation id="446" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
VITIS_LOOP_141_3.i:2 %tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %ty, i4 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="447" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_141_3.i:3 %add_ln143_4 = add i9 %tmp_2, i9 %zext_ln143

]]></Node>
<StgValue><ssdm name="add_ln143_4"/></StgValue>
</operation>

<operation id="448" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="5">
<![CDATA[
VITIS_LOOP_141_3.i:4 %zext_ln139 = zext i5 %ty

]]></Node>
<StgValue><ssdm name="zext_ln139"/></StgValue>
</operation>

<operation id="449" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_141_3.i:5 %icmp_ln139 = icmp_eq  i5 %ty, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="450" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_141_3.i:6 %add_ln139 = add i5 %ty, i5 1

]]></Node>
<StgValue><ssdm name="add_ln139"/></StgValue>
</operation>

<operation id="451" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_141_3.i:7 %br_ln139 = br i1 %icmp_ln139, void %VITIS_LOOP_141_3.i.split, void %memset.loop.i26.preheader

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="452" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_141_3.i.split:0 %speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln139"/></StgValue>
</operation>

<operation id="453" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_141_3.i.split:1 %specloopname_ln139 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln139"/></StgValue>
</operation>

<operation id="454" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_141_3.i.split:2 %empty_74 = add i8 %zext_ln139, i8 %select_ln31_1

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="455" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
VITIS_LOOP_141_3.i.split:3 %shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty_74, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="456" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="19" op_0_bw="18">
<![CDATA[
VITIS_LOOP_141_3.i.split:4 %zext_ln143_1 = zext i18 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln143_1"/></StgValue>
</operation>

<operation id="457" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_141_3.i.split:5 %shl_ln143_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_74, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln143_1"/></StgValue>
</operation>

<operation id="458" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="19" op_0_bw="10">
<![CDATA[
VITIS_LOOP_141_3.i.split:6 %zext_ln143_2 = zext i10 %shl_ln143_1

]]></Node>
<StgValue><ssdm name="zext_ln143_2"/></StgValue>
</operation>

<operation id="459" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_141_3.i.split:7 %sub_ln143 = sub i19 %zext_ln143_1, i19 %zext_ln143_2

]]></Node>
<StgValue><ssdm name="sub_ln143"/></StgValue>
</operation>

<operation id="460" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="19">
<![CDATA[
VITIS_LOOP_141_3.i.split:8 %sext_ln141 = sext i19 %sub_ln143

]]></Node>
<StgValue><ssdm name="sext_ln141"/></StgValue>
</operation>

<operation id="461" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_141_3.i.split:9 %br_ln141 = br void %for.inc.i24

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="462" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
memset.loop.i26.preheader:0 %call_ln0 = call void @conv3_Pipeline_3, i32 %output_fm_buffer_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="463" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop.i26.preheader:1 %add_ln32 = add i4 %select_ln31, i4 1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="464" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
memset.loop.i26.preheader:2 %store_ln32 = store i8 %add_ln31_1, i8 %indvar_flatten70

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="465" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
memset.loop.i26.preheader:3 %store_ln32 = store i4 %select_ln31_2, i4 %tj

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="466" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
memset.loop.i26.preheader:4 %store_ln32 = store i4 %add_ln32, i4 %ti

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="467" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
for.inc.i24:0 %tx = phi i5 %add_ln141, void %for.inc.i24.split, i5 0, void %VITIS_LOOP_141_3.i.split

]]></Node>
<StgValue><ssdm name="tx"/></StgValue>
</operation>

<operation id="468" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="9" op_0_bw="5">
<![CDATA[
for.inc.i24:1 %zext_ln143_5 = zext i5 %tx

]]></Node>
<StgValue><ssdm name="zext_ln143_5"/></StgValue>
</operation>

<operation id="469" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i24:2 %add_ln143_5 = add i9 %add_ln143_4, i9 %zext_ln143_5

]]></Node>
<StgValue><ssdm name="add_ln143_5"/></StgValue>
</operation>

<operation id="470" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i24:3 %zext_ln143_6 = zext i9 %add_ln143_5

]]></Node>
<StgValue><ssdm name="zext_ln143_6"/></StgValue>
</operation>

<operation id="471" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i24:4 %output_fm_buffer_0_addr = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %zext_ln143_6

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_addr"/></StgValue>
</operation>

<operation id="472" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i24:5 %icmp_ln141 = icmp_eq  i5 %tx, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln141"/></StgValue>
</operation>

<operation id="473" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i24:6 %add_ln141 = add i5 %tx, i5 1

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="474" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i24:7 %br_ln141 = br i1 %icmp_ln141, void %for.inc.i24.split, void %for.inc24.i

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="475" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i24.split:2 %output_fm_buffer_0_load = load i9 %output_fm_buffer_0_addr

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_load"/></StgValue>
</operation>

<operation id="476" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i24.split:4 %add_ln143 = add i5 %ti_cast28, i5 %tx

]]></Node>
<StgValue><ssdm name="add_ln143"/></StgValue>
</operation>

<operation id="477" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="5">
<![CDATA[
for.inc.i24.split:5 %zext_ln143_3 = zext i5 %add_ln143

]]></Node>
<StgValue><ssdm name="zext_ln143_3"/></StgValue>
</operation>

<operation id="478" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i24.split:6 %add_ln143_1 = add i8 %zext_ln143_3, i8 %p_shl1

]]></Node>
<StgValue><ssdm name="add_ln143_1"/></StgValue>
</operation>

<operation id="479" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.i24.split:7 %shl_ln143_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln143_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln143_2"/></StgValue>
</operation>

<operation id="480" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i24.split:8 %zext_ln143_4 = zext i10 %shl_ln143_2

]]></Node>
<StgValue><ssdm name="zext_ln143_4"/></StgValue>
</operation>

<operation id="481" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i24.split:9 %add_ln143_3 = add i64 %zext_ln143_4, i64 %output_ftmap_read

]]></Node>
<StgValue><ssdm name="add_ln143_3"/></StgValue>
</operation>

<operation id="482" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i24.split:10 %add_ln143_2 = add i64 %add_ln143_3, i64 %sext_ln141

]]></Node>
<StgValue><ssdm name="add_ln143_2"/></StgValue>
</operation>

<operation id="483" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i24.split:11 %trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln143_2, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="484" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="62">
<![CDATA[
for.inc.i24.split:12 %sext_ln143 = sext i62 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln143"/></StgValue>
</operation>

<operation id="485" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.i24.split:13 %output_r_addr = getelementptr i32 %output_r, i64 %sext_ln143

]]></Node>
<StgValue><ssdm name="output_r_addr"/></StgValue>
</operation>

<operation id="486" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
for.inc24.i:0 %br_ln139 = br void %VITIS_LOOP_141_3.i

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="487" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i24.split:2 %output_fm_buffer_0_load = load i9 %output_fm_buffer_0_addr

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_load"/></StgValue>
</operation>

<operation id="488" st_id="58" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i24.split:14 %output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_req"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="489" st_id="59" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i24.split:3 %add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="490" st_id="59" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i24.split:14 %output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_req"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="491" st_id="60" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i24.split:3 %add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="492" st_id="60" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i24.split:14 %output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_req"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="493" st_id="61" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i24.split:3 %add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="494" st_id="61" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i24.split:14 %output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_req"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="495" st_id="62" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i24.split:3 %add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="496" st_id="62" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i24.split:14 %output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_req"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="497" st_id="63" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i24.split:14 %output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_req"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="498" st_id="64" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i24.split:14 %output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_req"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="499" st_id="65" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i24.split:14 %output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_req"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="500" st_id="66" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i24.split:15 %output_r_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr

]]></Node>
<StgValue><ssdm name="output_r_addr_read"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="501" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i24.split:16 %bitcast_ln143 = bitcast i32 %output_r_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln143"/></StgValue>
</operation>

<operation id="502" st_id="67" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i24.split:17 %add23_i = fadd i32 %bitcast_ln143, i32 %add_i

]]></Node>
<StgValue><ssdm name="add23_i"/></StgValue>
</operation>

<operation id="503" st_id="67" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.i24.split:19 %output_r_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %output_r_addr, i32 1

]]></Node>
<StgValue><ssdm name="output_r_addr_req"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="504" st_id="68" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i24.split:17 %add23_i = fadd i32 %bitcast_ln143, i32 %add_i

]]></Node>
<StgValue><ssdm name="add23_i"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="505" st_id="69" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i24.split:17 %add23_i = fadd i32 %bitcast_ln143, i32 %add_i

]]></Node>
<StgValue><ssdm name="add23_i"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="506" st_id="70" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i24.split:17 %add23_i = fadd i32 %bitcast_ln143, i32 %add_i

]]></Node>
<StgValue><ssdm name="add23_i"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="507" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i24.split:18 %bitcast_ln143_1 = bitcast i32 %add23_i

]]></Node>
<StgValue><ssdm name="bitcast_ln143_1"/></StgValue>
</operation>

<operation id="508" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.i24.split:20 %write_ln143 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %output_r_addr, i32 %bitcast_ln143_1, i4 15

]]></Node>
<StgValue><ssdm name="write_ln143"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="509" st_id="72" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i24.split:21 %output_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr

]]></Node>
<StgValue><ssdm name="output_r_addr_resp"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="510" st_id="73" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i24.split:21 %output_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr

]]></Node>
<StgValue><ssdm name="output_r_addr_resp"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="511" st_id="74" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i24.split:21 %output_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr

]]></Node>
<StgValue><ssdm name="output_r_addr_resp"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="512" st_id="75" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i24.split:21 %output_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr

]]></Node>
<StgValue><ssdm name="output_r_addr_resp"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="513" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i24.split:0 %speclooptripcount_ln141 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln141"/></StgValue>
</operation>

<operation id="514" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i24.split:1 %specloopname_ln141 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln141"/></StgValue>
</operation>

<operation id="515" st_id="76" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i24.split:21 %output_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr

]]></Node>
<StgValue><ssdm name="output_r_addr_resp"/></StgValue>
</operation>

<operation id="516" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i24.split:22 %br_ln141 = br void %for.inc.i24

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="517" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
memset.loop.i26.preheader:0 %call_ln0 = call void @conv3_Pipeline_3, i32 %output_fm_buffer_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="518" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.i26.preheader:5 %br_ln32 = br void %TN

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
