# SOC-Design Lab3

[Spec](./112-1%20SoC%20Design%20Laboratory%20(NTHU)%20Lab3.pdf)<br>
[Report](./report.md)<br>
[Cource Repo](https://github.com/bol-edu/caravel-soc_fpga-lab/tree/main/lab-fir)<br>

In this lab, we try to implement a Finite Impulse Response (FIR) engine in Verilog. The FIR design is constrained to have 11 taps, and it must use only one adder and one multiplier.

And we want to decrease the FF utilization and critical path delay as possible.