Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Fri Feb  9 16:20:01 2018
| Host         : Gogol-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Scaler_Streamer_Top_Block_control_sets_placed.rpt
| Design       : Scaler_Streamer_Top_Block
| Device       : xc7a100t
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            6 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |               2 |            2 |
| Yes          | No                    | No                     |              34 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+-----------------------------------------------------------+-------------------------------------------------+------------------+----------------+
|                   Clock Signal                   |                       Enable Signal                       |                 Set/Reset Signal                | Slice Load Count | Bel Load Count |
+--------------------------------------------------+-----------------------------------------------------------+-------------------------------------------------+------------------+----------------+
|  controller/dataRxFifo/pWrite_counter/full_reg   |                                                           | controller/dataRxFifo/pWrite_counter/full_reg_0 |                1 |              1 |
|  controller/dataTxFifo/pRead_counter/empty_reg_1 |                                                           | controller/dataTxFifo/pRead_counter/empty_reg_0 |                1 |              1 |
| ~controller/state[1]                             |                                                           |                                                 |                1 |              1 |
|  controller/RD_reg_i_2_n_0                       |                                                           |                                                 |                1 |              1 |
|  controller/recvData_reg_i_2_n_0                 |                                                           |                                                 |                1 |              1 |
|  ftdi_clk_IBUF_BUFG                              |                                                           | controller/dataTxFifo/pRead_counter/empty_reg   |                1 |              1 |
|  ftdi_clk_IBUF_BUFG                              |                                                           | controller/dataRxFifo/pWrite_counter/presetFull |                1 |              1 |
|  controller/WR_reg_i_2_n_0                       |                                                           |                                                 |                2 |              2 |
| ~ftdi_clk_IBUF_BUFG                              |                                                           |                                                 |                1 |              3 |
|                                                  |                                                           |                                                 |                2 |              6 |
|  ftdi_clk_IBUF_BUFG                              | controller/dataRxFifo/pWrite_counter/graycount[6]_i_1_n_0 |                                                 |                2 |             13 |
|  ftdi_clk_IBUF_BUFG                              | controller/dataTxFifo/pRead_counter/binary_count_reg[0]_0 |                                                 |                7 |             21 |
+--------------------------------------------------+-----------------------------------------------------------+-------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     7 |
| 2      |                     1 |
| 3      |                     1 |
| 6      |                     1 |
| 13     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


