C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 1   


C51 COMPILER V9.56.0.0, COMPILATION OF MODULE STABLIZER
OBJECT MODULE PLACED IN .\Objects\Stablizer.obj
COMPILER INVOKED BY: C:\Keil_v5\C51\BIN\C51.EXE ..\..\SrcCode\Logic\Core\Stablizer.c LARGE OPTIMIZE(0,SPEED) BROWSE INCD
                    -IR(..\..\SrcCode\Bsp\Inc;..\..\SrcCode\Logic\Inc;..\..\SrcCode\Middle\Gui\Inc;..\..\SrcCode\Middle\Input\Inc;..\..\SdkTo
                    -ol\Si8051Base;..\..\SdkTool\EFM8UB2\Inc;..\..\SdkTool\EFM8UB2\Perip\Inc;..\..\SdkTool\EFM8UB2\Xpress\Inc) DEBUG OBJECTEX
                    -TEND CODE LISTINCLUDE SYMBOLS PRINT(.\Listings\Stablizer.lst) TABS(2) PREPRINT(.\Listings\Stablizer.i) OBJECT(.\Objects\
                    -Stablizer.obj)

line level    source

   1          #include "Global.h"
   1      =1  #ifndef __GLOBAL_H
   2      =1  #define __GLOBAL_H
   3      =1  
   4      =1  #include "TypeDef.h"
   1      =2  #ifndef __TYPEDEF_H
   2      =2  #define __TYPEDEF_H
   3      =2  
   4      =2  #include "Stdint.h"
   1      =3  /**************************************************************************//**
   2      =3   * Copyright (c) 2015 by Silicon Laboratories Inc. All rights reserved.
   3      =3   *
   4      =3   * http://developer.silabs.com/legal/version/v11/Silicon_Labs_Software_License_Agreement.txt
   5      =3   *****************************************************************************/
   6      =3  
   7      =3  #ifndef STDINT_H
   8      =3  #define STDINT_H
   9      =3  
  10      =3  #if defined __C51__
  11      =3  
  12      =3  typedef bit bool;
  13      =3  typedef enum{ false = 0, true = !false }BoolDef, BoolTypeDef;
  14      =3  
  15      =3  typedef unsigned char     uint8_t;
  16      =3  typedef unsigned short    uint16_t;
  17      =3  typedef unsigned long     uint32_t;
  18      =3  typedef uint32_t          uint64_t[2];
  19      =3  
  20      =3  typedef signed char       sint8_t;
  21      =3  typedef short             sint16_t;
  22      =3  typedef long              sint32_t;
  23      =3  typedef long              sint64_t[2];
  24      =3  
  25      =3  typedef signed char       int8_t;
  26      =3  typedef short             int16_t;
  27      =3  typedef long              int32_t;
  28      =3  typedef long              int64_t[2];
  29      =3  
  30      =3  #endif
  31      =3  
  32      =3  #endif
   5      =2  #include "SI_EFM8UB2_Register_Enums.h"        // SFR declarations
   1      =3  //------------------------------------------------------------------------------
   2      =3  // Copyright 2014 Silicon Laboratories, Inc.
   3      =3  // All rights reserved. This program and the accompanying materials
   4      =3  // are made available under the terms of the Silicon Laboratories End User
   5      =3  // License Agreement which accompanies this distribution, and is available at
   6      =3  // http://developer.silabs.com/legal/version/v11/Silicon_Labs_Software_License_Agreement.txt
   7      =3  // Original content and implementation provided by Silicon Laboratories.
   8      =3  //------------------------------------------------------------------------------
   9      =3  //Supported Devices:
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 2   

  10      =3  //  EFM8UB20F32G_QFN32
  11      =3  //  EFM8UB20F32G_QFP32
  12      =3  //  EFM8UB20F32G_QFP48
  13      =3  //  EFM8UB20F64G_QFN32
  14      =3  //  EFM8UB20F64G_QFP32
  15      =3  //  EFM8UB20F64G_QFP48
  16      =3  
  17      =3  #ifndef SI_EFM8UB2_REGISTER_ENUMS_H
  18      =3  #define SI_EFM8UB2_REGISTER_ENUMS_H
  19      =3  
  20      =3  //Standard device includes
  21      =3  #include "SI_EFM8UB2_Defs.h"
   1      =4  //------------------------------------------------------------------------------
   2      =4  // Copyright 2014 Silicon Laboratories, Inc.
   3      =4  // All rights reserved. This program and the accompanying materials
   4      =4  // are made available under the terms of the Silicon Laboratories End User
   5      =4  // License Agreement which accompanies this distribution, and is available at
   6      =4  // http://developer.silabs.com/legal/version/v11/Silicon_Labs_Software_License_Agreement.txt
   7      =4  // Original content and implementation provided by Silicon Laboratories.
   8      =4  //------------------------------------------------------------------------------
   9      =4  //Supported Devices:
  10      =4  //  EFM8UB20F32G_QFN32
  11      =4  //  EFM8UB20F32G_QFP32
  12      =4  //  EFM8UB20F32G_QFP48
  13      =4  //  EFM8UB20F64G_QFN32
  14      =4  //  EFM8UB20F64G_QFP32
  15      =4  //  EFM8UB20F64G_QFP48
  16      =4  
  17      =4  #ifndef SI_EFM8UB2_DEFS_H
  18      =4  #define SI_EFM8UB2_DEFS_H
  19      =4  
  20      =4  #include <si_toolchain.h>
   1      =5  /******************************************************************************
   2      =5   * Copyright (c) 2015 by Silicon Laboratories Inc. All rights reserved.
   3      =5   *
   4      =5   * http://developer.silabs.com/legal/version/v11/Silicon_Labs_Software_License_Agreement.txt
   5      =5   *****************************************************************************/
   6      =5  
   7      =5  #ifndef __SI_TOOLCHAIN_H__
   8      =5  #define __SI_TOOLCHAIN_H__
   9      =5  
  10      =5  #include <stdint.h>
   1      =6  /**************************************************************************//**
   2      =6   * Copyright (c) 2015 by Silicon Laboratories Inc. All rights reserved.
   3      =6   *
   4      =6   * http://developer.silabs.com/legal/version/v11/Silicon_Labs_Software_License_Agreement.txt
   5      =6   *****************************************************************************/
   6      =6  
   7      =6  #ifndef STDINT_H
           =6 #define STDINT_H
           =6 
           =6 #if defined __C51__
           =6 
           =6 typedef bit bool;
           =6 typedef enum{ false = 0, true = !false }BoolDef, BoolTypeDef;
           =6 
           =6 typedef unsigned char     uint8_t;
           =6 typedef unsigned short    uint16_t;
           =6 typedef unsigned long     uint32_t;
           =6 typedef uint32_t          uint64_t[2];
           =6 
           =6 typedef signed char       sint8_t;
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 3   

           =6 typedef short             sint16_t;
           =6 typedef long              sint32_t;
           =6 typedef long              sint64_t[2];
           =6 
           =6 typedef signed char       int8_t;
           =6 typedef short             int16_t;
           =6 typedef long              int32_t;
           =6 typedef long              int64_t[2];
           =6 
           =6 #endif
           =6 
           =6 #endif
  11      =5  
  12      =5  /**************************************************************************//**
  13      =5   *
  14      =5   * @addtogroup toolchain_group Toolchain Abstraction
  15      =5   *
  16      =5   * @brief Macros for toolchain abstraction.
  17      =5   *
  18      =5   * # Introduction #
  19      =5   *
  20      =5   * This header file contains macros that are used to provide an abstraction
  21      =5   * for toolchain use in source code.  The 8051 compiler requires C-language
  22      =5   * extensions in order to fully use features of the 8051 architecture.  All
  23      =5   * compilers for 8051 implement a set of extensions but use different names
  24      =5   * and ways of implementing those extensions.  This header file provides
  25      =5   * macros that are defined for each supported toolchain and can be used in
  26      =5   * the source code.  This allows the source code to use 8051 extensions and
  27      =5   * remain independent of which toolchain is used for compilation.
  28      =5   *
  29      =5   * ## Variable and Pointer Declarations ##
  30      =5   *
  31      =5   * It is often useful to specify the memory area (or segment) of a variable,
  32      =5   * pointer, or pointer target.  For example, you may wish to place all
  33      =5   * variables in XDATA by default, but for variables used in time-sensitive
  34      =5   * code you use DATA for efficient access.  In this case you declare the
  35      =5   * XDATA variable in the normal C way, but declare the variables to be located
  36      =5   * in the DATA segment using @ref SI_SEGMENT_VARIABLE.
  37      =5   *
  38      =5   * Pointers are more complicated because there are two memory spaces
  39      =5   * associated with a pointer, the pointer target, and the pointer variable
  40      =5   * itself.  When using default memory segment for the pointer location and
  41      =5   * target, then no special macro is needed.  But if you wish to specify the
  42      =5   * pointer variable location, or target memory segment, then you can use one
  43      =5   * of the following macros to do this in a toolchain-independent way.
  44      =5   *
  45      =5   * |Pointer segment|Target segment|Macro                                   |
  46      =5   * |---------------|--------------|----------------------------------------|
  47      =5   * |default        |generic       |None                                    |
  48      =5   * |default        |specific      |@ref SI_VARIABLE_SEGMENT_POINTER        |
  49      =5   * |specific       |generic       |@ref SI_SEGMENT_POINTER                 |
  50      =5   * |specific       |specific      |@ref SI_SEGMENT_VARIABLE_SEGMENT_POINTER|
  51      =5   *
  52      =5   * ## Prior Toolchain Abstraction Header File ##
  53      =5   *
  54      =5   * This file supercedes an earlier header file named `compiler_defs.h`.  We
  55      =5   * are deprecating the use of compiler_defs.h, however it will remain for
  56      =5   * backwards compatibility.  This file was created to normalize macro names,
  57      =5   * remove unused macros, and to provide documentation.
  58      =5   *
  59      =5   * ## Supported Toolchains ##
  60      =5   *
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 4   

  61      =5   * - Keil/ARM C51
  62      =5   *
  63      =5   * @{
  64      =5   *
  65      =5   *****************************************************************************/
  66      =5  
  67      =5  // Make sure there is a NULL defined if the toolchain does not provide it.
  68      =5  #ifndef NULL
  69      =5  #define NULL ((void *)0)
  70      =5  #endif
  71      =5  
  72      =5  // -------------------------------
  73      =5  // Keil/ARM C51
  74      =5  //
  75      =5  #if defined(__C51__)
  76      =5  
  77      =5  /// Used with pointers, declares a generic pointer.  Generic pointers
  78      =5  /// work with any memory space but are inefficient.
  79      =5  #define SI_SEG_GENERIC
  80      =5  
  81      =5  /// Declares a variable to be located in 8051 DATA space.
  82      =5  #define SI_SEG_DATA data
  83      =5  
  84      =5  /// Declares a variable to be located in 8051 IDATA space.
  85      =5  #define SI_SEG_IDATA idata
  86      =5  
  87      =5  /// Declares a variable to be located in 8051 XDATA space.
  88      =5  #define SI_SEG_XDATA xdata
  89      =5  
  90      =5  /// Declares a variable to be located in 8051 PDATA space.
  91      =5  #define SI_SEG_PDATA pdata
  92      =5  
  93      =5  /// Declares a variable to be located in 8051 BDATA (bit-addressable) space.
  94      =5  #define SI_SEG_BDATA bdata
  95      =5  
  96      =5  /// Declares a variable to be located in 8051 CODE space.
  97      =5  #define SI_SEG_CODE code
  98      =5  
  99      =5  /**************************************************************************//**
 100      =5   * Declares a bit variable in a bit-addressable SFR or memory space.
 101      =5   *
 102      =5   * @param name The name of the bit variable.
 103      =5   * @param address The address of the byte containing the bit.
 104      =5   * @param bitnum The bit number (0-7) within the byte.
 105      =5   *
 106      =5   * This cannot be used to make any arbitrary SFR or variable into
 107      =5   * a bit variable.  The underlying memory must support bit-addressability.
 108      =5   *****************************************************************************/
 109      =5  #define SI_SBIT(name, address, bitnum) sbit name = address^bitnum
 110      =5  
 111      =5  /**************************************************************************//**
 112      =5   * Declares an 8-bit special function register (SFR) variable.
 113      =5   *
 114      =5   * @param name The name of the SFR variable.
 115      =5   * @param address The address of the SFR.
 116      =5   *
 117      =5   * This creates a C variable (8-bit) that maps to a physical special function
 118      =5   * register of the 8051.  This cannot be used to make any arbitrary memory
 119      =5   * location into an SFR.  The _address_ must map to a real SFR in the memory
 120      =5   * map.
 121      =5   *****************************************************************************/
 122      =5  #define SI_SFR(name, address) sfr name = address
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 5   

 123      =5  
 124      =5  /**************************************************************************//**
 125      =5   * Declares a 16-bit special function register (SFR) variable.
 126      =5   *
 127      =5   * @param name The name of the SFR variable.
 128      =5   * @param address The address of the 16-bit SFR.
 129      =5   *
 130      =5   * This creates a C variable (16-bit) that maps to a physical special function
 131      =5   * register of the 8051.  This cannot be used to make any arbitrary memory
 132      =5   * location into an SFR.  The _address_ must map to a real 16-bit SFR in the
 133      =5   * memory map.
 134      =5   *****************************************************************************/
 135      =5  #define SI_SFR16(name, address) sfr16 name = address
 136      =5  
 137      =5  #ifndef __SLS_IDE__
 138      =5  /**************************************************************************//**
 139      =5   * Define an interrupt handler function for an interrupt vector.
 140      =5   *
 141      =5   * @param name The name of the interrupt handler function.
 142      =5   * @param vector The interrupt vector number.
 143      =5   *
 144      =5   * This macro defines a function to be an interrupt handler.  The _vector_
 145      =5   * parameter is the 8051 interrupt vector number, not the address.  This
 146      =5   * will cause the compiler to treat the function as the interrupt handler
 147      =5   * and generate the appropriate prolog/epilog code.
 148      =5   *
 149      =5   * @note This macro is used to define the function implementation.  To declare
 150      =5   * the interrupt function prototype, use @ref SI_INTERRUPT_PROTO.
 151      =5   *****************************************************************************/
 152      =5  #define SI_INTERRUPT(name, vector) void name (void) interrupt vector
 153      =5  
 154      =5  /**************************************************************************//**
 155      =5   * Define an interrupt handler function using a specific register bank.
 156      =5   *
 157      =5   * @param name The name of the interrupt handler function.
 158      =5   * @param vector The interrupt vector number.
 159      =5   * @param regnum The register bank number (0-3).
 160      =5   *
 161      =5   * This macro defines a function to be an interrupt handler, using a specific
 162      =5   * register bank for the interrupt code.  The _vector_ parameter is the 8051
 163      =5   * interrupt vector number, not the address.  The _regnum_ parameter is the
 164      =5   * register bank number (0-3) that will be used as general purpose registers
 165      =5   * for the instructions in the compiled code.  Using dedicated register banks
 166      =5   * for interrupt handlers allows the prolog code to just switch banks instead
 167      =5   * of saving and restoring all the general purpose registers.  This can make
 168      =5   * interrupt entry/exit faster but requires dedicating a register bank for
 169      =5   * the interrupt handler.
 170      =5   *
 171      =5   * @note This macro is used to define the function implementation.  To declare
 172      =5   * the interrupt function prototype, use @ref SI_INTERRUPT_PROTO_USING.
 173      =5   *****************************************************************************/
 174      =5  #define SI_INTERRUPT_USING(name, vector, regnum)                             \
 175      =5               void name (void) interrupt vector using regnum
 176      =5  
 177      =5  /**************************************************************************//**
 178      =5   * Declare an interrupt handler prototype for an interrupt vector.
 179      =5   *
 180      =5   * @param name The name of the interrupt handler function.
 181      =5   * @param vector The interrupt vector number.
 182      =5   *
 183      =5   * This macro declares a function prototype for an interrupt handler.  The
 184      =5   * _vector_ parameter is the 8051 interrupt vector number, not the address.
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 6   

 185      =5   * Declaring the function prototype this way will cause the compiler to
 186      =5   * recognize that the function is an interrupt handler and not a normal C
 187      =5   * function.
 188      =5   *
 189      =5   * @note This macro is used to declare a prototype for the interrupt function.
 190      =5   * To define the interrupt function implementation, use @ref SI_INTERRUPT.
 191      =5   *****************************************************************************/
 192      =5  #define SI_INTERRUPT_PROTO(name, vector) void name (void)
 193      =5  
 194      =5  /**************************************************************************//**
 195      =5   * Declare an interrupt handler prototype using a specific register bank.
 196      =5   *
 197      =5   * @param name The name of the interrupt handler function.
 198      =5   * @param vector The interrupt vector number.
 199      =5   * @param regnum The register bank number (0-3).
 200      =5   *
 201      =5   * This macro declares a function prototype for an interrupt handler, for a
 202      =5   * function that uses a specific register bank for the interrupt code.  The
 203      =5   * _vector_ parameter is the 8051 interrupt vector number, not the address.
 204      =5   * The _regnum_ parameter is the register bank number (0-3) that will be used
 205      =5   * as general purpose registers in the function.  Declaring the function
 206      =5   * prototype this way will cause the compiler to recognize that the function
 207      =5   * is an interrupt handler and is not a normal C function.
 208      =5   *
 209      =5   * @note This macro is used to declare a prototype for the interrupt function.
 210      =5   * To define the interrupt function implementation,
 211      =5   * use @ref SI_INTERRUPT_USING.
 212      =5   *****************************************************************************/
 213      =5  #define SI_INTERRUPT_PROTO_USING(name, vector, regnum) void name (void)
 214      =5  
 215      =5  /**************************************************************************//**
 216      =5   * Define a function to use a specific register bank.
 217      =5   *
 218      =5   * @param name The name of the function.
 219      =5   * @param return_value The data type of the function return value
 220      =5   * (void, int, etc).
 221      =5   * @param parameter One C function parameter (or "void") (type and name).
 222      =5   * @param regnum The register bank number (0-3).
 223      =5   *
 224      =5   * This macro defines a function that uses a specific register bank.  The
 225      =5   * _regnum_ parameter is the register bank number (0-3) that will be used as
 226      =5   * general purpose registers for the instructions in the compiled function
 227      =5   * code.  Using dedicated register banks for a function can reduce the amount
 228      =5   * of registers saving and restoring needed on entry and exit to the
 229      =5   * function.  However, this is an advanced feature and you should not use it
 230      =5   * unless you fully understand how and when to use register banking.
 231      =5   *
 232      =5   * You must specify the _return_value_ which is the type of the function.  It
 233      =5   * can be `void` or any other C type or typedef.  The _parameters_ argument
 234      =5   * is the list of function parameters.  It can be `void` or else it must be
 235      =5   * a parameter data type and name.  It can also be multiple parameters but
 236      =5   * they must be enclosed in parentheses and separated by commas.
 237      =5   *
 238      =5   * __Example__
 239      =5   *
 240      =5   * ~~~~~~~~.c
 241      =5   * // The following is used to implement a function with the following
 242      =5   * // signature, and that uses register bank 3 ...
 243      =5   * uint16_t myFunction(uint8_t parm1, uint8_t parm2);
 244      =5   *
 245      =5   * SI_FUNCTION_USING(myFunction, uint16_t, (uint8_t parm1, uint8_t parm2), 3)
 246      =5   * {
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 7   

 247      =5   *   // Function implementation body
 248      =5   * }
 249      =5   * ~~~~~~~~
 250      =5   *
 251      =5   * @note This macro is used to define the function implementation.  To declare
 252      =5   * the function prototype, use @ref SI_FUNCTION_PROTO_USING.
 253      =5   *****************************************************************************/
 254      =5  #define SI_FUNCTION_USING(name, return_value, parameter, regnum)              \
 255      =5               return_value name (parameter) using regnum
 256      =5  
 257      =5  /**************************************************************************//**
 258      =5   * Declare a function that uses a specific register bank.
 259      =5   *
 260      =5   * @param name The name of the function.
 261      =5   * @param return_value The data type of the function return value
 262      =5   * (void, int, etc).
 263      =5   * @param parameter One C function parameter (or "void") (type and name).
 264      =5   * @param regnum The register bank number (0-3).
 265      =5   *
 266      =5   * This macro declares a function prototype for a C function that uses a
 267      =5   * specific register its working registers.  See the documentation for
 268      =5   * @ref SI_FUNCTION_USING for an explanation of the macro arguments.  This is
 269      =5   * an advanced feature.
 270      =5   *
 271      =5   * @note This macro is used to declare a prototype for the function.  To
 272      =5   * define the function implementation, use @ref SI_FUNCTION_USING.
 273      =5   *****************************************************************************/
 274      =5  #define SI_FUNCTION_PROTO_USING(name, return_value, parameter, regnum)        \
 275      =5               return_value name (parameter)
 276      =5  
 277      =5  /**************************************************************************//**
 278      =5   * Declare a variable to be located in a specific memory segment.
 279      =5   *
 280      =5   * @param name The variable name.
 281      =5   * @param vartype The variable data type.
 282      =5   * @param memseg The memory segment to use for the variable.
 283      =5   *
 284      =5   * This macro declares a variable to be located in a specific memory area
 285      =5   * (or segment) of the 8051 memory space.  It is only necessary to use this
 286      =5   * macro if you want to force the variable into a specific memory space instead
 287      =5   * of the default memory space used by the compiler.  The segment can be
 288      =5   * one of the following:
 289      =5   *
 290      =5   * - @ref SI_SEG_DATA
 291      =5   * - @ref SI_SEG_IDATA
 292      =5   * - @ref SI_SEG_BDATA
 293      =5   * - @ref SI_SEG_PDATA
 294      =5   * - @ref SI_SEG_XDATA
 295      =5   * - @ref SI_SEG_CODE
 296      =5   *
 297      =5   * __Example__
 298      =5   *
 299      =5   * ~~~~~~~~.c
 300      =5   * // The following macro can be used to create a variable located in
 301      =5   * // XDATA with the following signature:
 302      =5   * uint8_t myVar;
 303      =5   *
 304      =5   * SI_SEGMENT_VARIABLE(myVar, uint8_t, SEG_XDATA);
 305      =5   * ~~~~~~~~
 306      =5   *****************************************************************************/
 307      =5  #define SI_SEGMENT_VARIABLE(name, vartype, memseg) vartype memseg name
 308      =5  
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 8   

 309      =5  /**************************************************************************//**
 310      =5   * Declare a memory segment specific pointer variable.
 311      =5   *
 312      =5   * @param name The pointer variable name.
 313      =5   * @param vartype The pointer data type.
 314      =5   * @param targseg The target memory segment for the pointer.
 315      =5   *
 316      =5   * This macro declares a pointer that points at a specific memory area
 317      =5   * (or segment).  The memory segment of the pointer variable itself is not
 318      =5   * specified and the default is used.  The segment can be one of the following:
 319      =5   *
 320      =5   * - @ref SI_SEG_DATA
 321      =5   * - @ref SI_SEG_IDATA
 322      =5   * - @ref SI_SEG_BDATA
 323      =5   * - @ref SI_SEG_PDATA
 324      =5   * - @ref SI_SEG_XDATA
 325      =5   * - @ref SI_SEG_CODE
 326      =5   *
 327      =5   * __Example__
 328      =5   *
 329      =5   * ~~~~~~~~.c
 330      =5   * // The following macro can be used to create a pointer that points to
 331      =5   * // a location in XDATA with the following signature:
 332      =5   * uint8_t *pVar; // where pVar is pointing at XDATA
 333      =5   *
 334      =5   * SI_VARIABLE_SEGMENT_POINTER(pVar, uint8_t, SEG_XDATA);
 335      =5   * ~~~~~~~~
 336      =5   *****************************************************************************/
 337      =5  #define SI_VARIABLE_SEGMENT_POINTER(name, vartype, targseg)                  \
 338      =5               vartype targseg * name
 339      =5  
 340      =5  /**************************************************************************//**
 341      =5   * Declare a memory segment specific pointer variable, in a specific segment.
 342      =5   *
 343      =5   * @param name The pointer variable name.
 344      =5   * @param vartype The pointer data type.
 345      =5   * @param targseg The target memory segment for the pointer.
 346      =5   * @param memseg The memory segment to use for the pointer variable.
 347      =5   *
 348      =5   * This macro declares a pointer that points at a specific memory area
 349      =5   * (or segment).  The pointer variable itself is also located in a specified
 350      =5   * memory segment by _memseg_.  The arguments _targseg_ and _memseg_ can be
 351      =5   * one of the following:
 352      =5   *
 353      =5   * - @ref SI_SEG_DATA
 354      =5   * - @ref SI_SEG_IDATA
 355      =5   * - @ref SI_SEG_BDATA
 356      =5   * - @ref SI_SEG_PDATA
 357      =5   * - @ref SI_SEG_XDATA
 358      =5   * - @ref SI_SEG_CODE
 359      =5   *
 360      =5   * __Example__
 361      =5   *
 362      =5   * ~~~~~~~~.c
 363      =5   * // The following macro can be used to create a pointer that points to
 364      =5   * // a location in XDATA while the pointer itself is located in DATA, with
 365      =5   * // the following signature:
 366      =5   * uint8_t *pVar; // where pVar is located in DATA and is pointing at XDATA
 367      =5   *
 368      =5   * SI_SEGMENT_VARIABLE_SEGMENT_POINTER(pVar, uint8_t, SEG_XDATA, SEG_DATA);
 369      =5   * ~~~~~~~~
 370      =5   *****************************************************************************/
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 9   

 371      =5  #define SI_SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targseg, memseg)  \
 372      =5               vartype targseg * memseg name
 373      =5  
 374      =5  /**************************************************************************//**
 375      =5   * Declare a generic pointer variable that is located in a specific segment.
 376      =5   *
 377      =5   * @param name The pointer variable name.
 378      =5   * @param vartype The pointer data type.
 379      =5   * @param memseg The memory segment to use for the pointer variable.
 380      =5   *
 381      =5   * This macro declares a pointer that is a generic pointer.  This means it can
 382      =5   * point at any kind of memory location.  However the pointer variable itself
 383      =5   * is located in a specific memory segment by _memseg_, which can be one of
 384      =5   * the following:
 385      =5   *
 386      =5   * - @ref SI_SEG_DATA
 387      =5   * - @ref SI_SEG_IDATA
 388      =5   * - @ref SI_SEG_BDATA
 389      =5   * - @ref SI_SEG_PDATA
 390      =5   * - @ref SI_SEG_XDATA
 391      =5   * - @ref SI_SEG_CODE
 392      =5   *
 393      =5   * __Example__
 394      =5   *
 395      =5   * ~~~~~~~~.c
 396      =5   * // The following macro can be used to create a generic pointer that
 397      =5   * // is located in DATA and points at any memory type, with the
 398      =5   * // following signature:
 399      =5   * uint8_t *pVar; // where pVar is located in DATA and is a generic pointer
 400      =5   *
 401      =5   * SI_SEGMENT_POINTER(pVar, uint8_t, SEG_DATA);
 402      =5   * ~~~~~~~~
 403      =5   *****************************************************************************/
 404      =5  #define SI_SEGMENT_POINTER(name, vartype, memseg) vartype * memseg name
 405      =5  
 406      =5  /**************************************************************************//**
 407      =5   * Declare an uninitialized variable that is located at a specific address.
 408      =5   *
 409      =5   * @param name The variable name.
 410      =5   * @param vartype The variable data type.
 411      =5   * @param memseg The memory segment to use for the variable.
 412      =5   * @param address The memory address of the variable.
 413      =5   *
 414      =5   * This macro allows declaring a variable that can be placed at a specific
 415      =5   * location in memory.  This can only be used for variables that do not need
 416      =5   * initializers.  The _address_ is the memory address within the specified
 417      =5   * segment.  The memory segment, _memseg_, can be one of the following:
 418      =5   *
 419      =5   * - @ref SI_SEG_DATA
 420      =5   * - @ref SI_SEG_IDATA
 421      =5   * - @ref SI_SEG_BDATA
 422      =5   * - @ref SI_SEG_PDATA
 423      =5   * - @ref SI_SEG_XDATA
 424      =5   * - @ref SI_SEG_CODE
 425      =5   *
 426      =5   * __Example__
 427      =5   *
 428      =5   * ~~~~~~~~.c
 429      =5   * // The following declares a variable located at 0x4000 in XDATA with
 430      =5   * // the following signature:
 431      =5   * uint8_t myMemVar;
 432      =5   *
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 10  

 433      =5   * SI_LOCATED_VARIABLE_NO_INIT(myMemVar, uint8_t, SEG_DATA, 0x4000);
 434      =5   * ~~~~~~~~
 435      =5   *****************************************************************************/
 436      =5  #define SI_LOCATED_VARIABLE_NO_INIT(name, vartype, memseg, address)          \
 437      =5               vartype memseg name _at_ address
 438      =5  
 439      =5  #else  // __SLS_IDE__ : Macros defined to remove syntax errors within Simplicity Studio
           =5 #define SI_INTERRUPT(name, vector) void name (void)
           =5 #define SI_INTERRUPT_USING(name, vector, regnum) void name (void)
           =5 #define SI_INTERRUPT_PROTO(name, vector) void name (void)
           =5 #define SI_INTERRUPT_PROTO_USING(name, vector, regnum) void name (void)
           =5 
           =5 #define SI_FUNCTION_USING(name, return_value, parameter, regnum) return_value name (parameter)
           =5 #define SI_FUNCTION_PROTO_USING(name, return_value, parameter, regnum) return_value name (parameter)
           =5 // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
           =5 
           =5 #define SI_SEGMENT_VARIABLE(name, vartype, locsegment) vartype name
           =5 #define SI_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype * name
           =5 #define SI_SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype * name
           =5 #define SI_SEGMENT_POINTER(name, vartype, locsegment) vartype * name
           =5 #define SI_LOCATED_VARIABLE_NO_INIT(name, vartype, locsegment, addr) vartype name
           =5 #endif // __SLS_IDE__
 455      =5  
 456      =5  // The following are used for byte ordering when referring to individual
 457      =5  // bytes within a SI_UU32_t.  B0 is the least significant byte.
 458      =5  #define B0 3 ///< Least significant byte of a 4 byte word
 459      =5  #define B1 2 ///< Byte 1 of a 4-byte word, where byte 0 is LSB
 460      =5  #define B2 1 ///< Byte 2 of a 4-byte word, where byte 0 is LSB
 461      =5  #define B3 0 ///< Most significant byte of a 4-byte word
 462      =5  
 463      =5  #define LSB 1 ///< Index to least significant bit of a 2 byte word
 464      =5  #define MSB 0 ///< Index to most significant bit of a 2 byte word
 465      =5  
 466      =5  /// A union type to make it easier to access individual bytes of a 16-bit
 467      =5  /// word, and to use as signed or unsigned type.
 468      =5  typedef union SI_UU16{
 469      =5    uint16_t u16;   ///< The two byte value as a 16-bit unsigned integer.
 470      =5    int16_t s16;    ///< The two byte value as a 16-bit signed integer.
 471      =5    uint8_t u8[2];  ///< The two byte value as two unsigned 8-bit integers.
 472      =5    int8_t s8[2];   ///< The two byte value as two signed 8-bit integers.
 473      =5  } SI_UU16_t;
 474      =5  
 475      =5  /// A union type to make it easier to access individual bytes within a
 476      =5  /// 32-bit word, or to access it as variations of 16-bit words, or to
 477      =5  /// use as signed or unsigned type.
 478      =5  typedef union SI_UU32{
 479      =5    uint32_t u32;       ///< The 4-byte value as a 32-bit unsigned integer.
 480      =5    int32_t s32;        ///< The 4-byte value as a 32-bit signed integer.
 481      =5    SI_UU16_t uu16[2];  ///< The 4-byte value as a SI_UU16_t.
 482      =5    uint16_t u16[2];    ///< The 4-byte value as two unsigned 16-bit integers.
 483      =5    int16_t s16[2];     ///< The 4-byte value as two signed 16-bit integers.
 484      =5    uint8_t u8[4];      ///< The 4-byte value as 4 unsigned 8-bit integers.
 485      =5    int8_t s8[4];       ///< The 4-byte value as 4 signed 8-bit integers.
 486      =5  } SI_UU32_t;
 487      =5  
 488      =5  // Generic pointer memory segment constants.
 489      =5  #define SI_GPTR                   ///< Generic pointer indeterminate type.
 490      =5  #define SI_GPTR_MTYPE_DATA  0x00  ///< Generic pointer for DATA segment.
 491      =5  #define SI_GPTR_MTYPE_IDATA 0x00  ///< Generic pointer for IDATA segment.
 492      =5  #define SI_GPTR_MTYPE_BDATA 0x00  ///< Generic pointer for BDATA segment.
 493      =5  #define SI_GPTR_MTYPE_PDATA 0xFE  ///< Generic pointer for PDATA segment.
 494      =5  #define SI_GPTR_MTYPE_XDATA 0x01  ///< Generic pointer for XDATA segment.
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 11  

 495      =5  #define SI_GPTR_MTYPE_CODE  0xFF  ///< Generic pointer for CODE segment.
 496      =5  
 497      =5  // Generic pointer structure containing the type and address.
 498      =5  typedef struct{
 499      =5    uint8_t memtype;    ///< The type of memory of the generic pointer.
 500      =5    SI_UU16_t address;  ///< The address of the generic pointer.
 501      =5  } GPTR_t;
 502      =5  
 503      =5  // A union type to allow access to the fields of a generic pointer.
 504      =5  // A generic pointer has a field indicating the type of memory and an
 505      =5  // address within the memory.
 506      =5  typedef union SI_GEN_PTR{
 507      =5    uint8_t u8[3];    ///< 3-byte generic pointer as 3 unsigned 8-bit integers.
 508      =5    GPTR_t gptr;      ///< 3-byte generic pointer as pointer structure
 509      =5  } SI_GEN_PTR_t;
 510      =5  
 511      =5  // Declaration of Keil intrinisc
 512      =5  extern void _nop_(void);
 513      =5  // Macro to insert a no-operation (NOP) instruction.
 514      =5  #define NOP() _nop_()
 515      =5  
 516      =5  // -------------------------------
 517      =5  // GCC for ARM Cortex-M
 518      =5  // Provides support for code that can be compiled for 8 or 32-bit
 519      =5  //
 520      =5  #elif defined (__GNUC__)
           =5 #if defined(__ARMEL__) && ((__ARMEL__ == 1) && ((__ARM_ARCH == 6) || (__ARM_ARCH == 7)))
           =5 
           =5 // these ignore any memory segment directives
           =5 #define SI_SEG_GENERIC
           =5 #define SI_SEG_DATA
           =5 #define SI_SEG_IDATA
           =5 #define SI_SEG_XDATA
           =5 #define SI_SEG_PDATA
           =5 #define SI_SEG_BDATA
           =5 #define SI_SEG_CODE
           =5 
           =5 // the following create a variable of the specified name but ignore the
           =5 // address and bit number.  If the using-code cares about the actual
           =5 // address or bit number, this probably will break it
           =5 #define SI_SBIT(name, address, bitnum) uint8_t name
           =5 #define SI_SFR(name, address) uint8_t name
           =5 #define SI_SFR16(name, address) uint16_t name
           =5 
           =5 // the following create function and variable names of the specified types
           =5 // but the 8051-specific aspects (like memory segment) are ignored
           =5 #define SI_INTERRUPT(name, vector) void name (void)
           =5 #define SI_INTERRUPT_USING(name, vector, regnum) void name (void)
           =5 #define SI_INTERRUPT_PROTO(name, vector) void name (void)
           =5 #define SI_INTERRUPT_PROTO_USING(name, vector, regnum) void name (void)
           =5 #define SI_FUNCTION_USING(name, return_value, parameter, regnum)              \
           =5              return_value name (parameter)
           =5 #define SI_FUNCTION_PROTO_USING(name, return_value, parameter, regnum)        \
           =5              return_value name (parameter)
           =5 #define SI_SEGMENT_VARIABLE(name, vartype, memseg) vartype name
           =5 #define SI_VARIABLE_SEGMENT_POINTER(name, vartype, targseg)                  \
           =5              vartype * name
           =5 #define SI_SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targseg, memseg)  \
           =5              vartype * name
           =5 #define SI_SEGMENT_POINTER(name, vartype, memseg) vartype * name
           =5 #define SI_LOCATED_VARIABLE_NO_INIT(name, vartype, memseg, address)          \
           =5              vartype name
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 12  

           =5 
           =5 #define B0 0
           =5 #define B1 1
           =5 #define B2 2
           =5 #define B3 3
           =5 #define LSB 0
           =5 #define MSB 1
           =5 typedef union SI_UU16{
           =5   uint16_t u16;
           =5   int16_t s16;
           =5   uint8_t u8[2];
           =5   int8_t s8[2];
           =5 } SI_UU16_t;
           =5 
           =5 typedef union SI_UU32{
           =5   uint32_t u32;
           =5   int32_t s32;
           =5   SI_UU16_t uu16[2];
           =5   uint16_t u16[2];
           =5   int16_t s16[2];
           =5   uint8_t u8[4];
           =5   int8_t s8[4];
           =5 } SI_UU32_t;
           =5 
           =5 // Generic pointer stuff is left out because if you are accessing
           =5 // generic pointer fields then it will need to be rewritten for 32-bit
           =5 
           =5 // __NOP should be declared in cmsis header core_cmInstr.h
           =5 extern void __NOP(void);
           =5 /// Macro to insert a no-operation (NOP) instruction.
           =5 #define NOP() __NOP()
           =5 
           =5 #else // ARM_ARCH 6 | 7
           =5 #error unsupported ARM arch
           =5 #endif
           =5 
           =5 #else // unknown toolchain
           =5 #error Unrecognized toolchain in si_toolchain.h
           =5 #endif
 596      =5  
 597      =5  /** @} */
 598      =5  
 599      =5  #endif
  21      =4  
  22      =4  //-----------------------------------------------------------------------------
  23      =4  // Register Definitions
  24      =4  //-----------------------------------------------------------------------------
  25      =4  SI_SFR (ACC,      0xE0); ///< Accumulator                           
  26      =4  SI_SFR (ADC0CF,   0xBC); ///< ADC0 Configuration                    
  27      =4  SI_SFR (ADC0CN0,  0xE8); ///< ADC0 Control                          
  28      =4  SI_SFR (ADC0GTH,  0xC4); ///< ADC0 Greater-Than High Byte           
  29      =4  SI_SFR (ADC0GTL,  0xC3); ///< ADC0 Greater-Than Low Byte            
  30      =4  SI_SFR (ADC0H,    0xBE); ///< ADC0 Data Word High Byte              
  31      =4  SI_SFR (ADC0L,    0xBD); ///< ADC0 Data Word Low Byte               
  32      =4  SI_SFR (ADC0LTH,  0xC6); ///< ADC0 Less-Than High Byte              
  33      =4  SI_SFR (ADC0LTL,  0xC5); ///< ADC0 Less-Than Low Byte               
  34      =4  SI_SFR (AMX0N,    0xBA); ///< AMUX0 Negative Multiplexer Selection  
  35      =4  SI_SFR (AMX0P,    0xBB); ///< AMUX0 Positive Multiplexer Selection  
  36      =4  SI_SFR (B,        0xF0); ///< B Register                            
  37      =4  SI_SFR (CKCON0,   0x8E); ///< Clock Control 0                       
  38      =4  SI_SFR (CKCON1,   0xE4); ///< Clock Control 1                       
  39      =4  SI_SFR (CLKSEL,   0xA9); ///< Clock Select                          
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 13  

  40      =4  SI_SFR (CMP0CN0,  0x9B); ///< Comparator 0 Control 0                
  41      =4  SI_SFR (CMP0MD,   0x9D); ///< Comparator 0 Mode                     
  42      =4  SI_SFR (CMP0MX,   0x9F); ///< Comparator 0 Multiplexer Selection    
  43      =4  SI_SFR (CMP1CN0,  0x9A); ///< Comparator 1 Control 0                
  44      =4  SI_SFR (CMP1MD,   0x9C); ///< Comparator 1 Mode                     
  45      =4  SI_SFR (CMP1MX,   0x9E); ///< Comparator 1 Multiplexer Selection    
  46      =4  SI_SFR (DPH,      0x83); ///< Data Pointer High                     
  47      =4  SI_SFR (DPL,      0x82); ///< Data Pointer Low                      
  48      =4  SI_SFR (EIE1,     0xE6); ///< Extended Interrupt Enable 1           
  49      =4  SI_SFR (EIE2,     0xE7); ///< Extended Interrupt Enable 2           
  50      =4  SI_SFR (EIP1,     0xF6); ///< Extended Interrupt Priority 1         
  51      =4  SI_SFR (EIP2,     0xF7); ///< Extended Interrupt Priority 2         
  52      =4  SI_SFR (EMI0CF,   0x85); ///< External Memory Configuration         
  53      =4  SI_SFR (EMI0CN,   0xAA); ///< External Memory Interface Control     
  54      =4  SI_SFR (EMI0TC,   0x84); ///< External Memory Timing Control        
  55      =4  SI_SFR (FLKEY,    0xB7); ///< Flash Lock and Key                    
  56      =4  SI_SFR (FLSCL,    0xB6); ///< Flash Scale                           
  57      =4  SI_SFR (HFO0CAL,  0xB3); ///< High Frequency Oscillator Calibration 
  58      =4  SI_SFR (HFO0CN,   0xB2); ///< High Frequency Oscillator Control     
  59      =4  SI_SFR (IE,       0xA8); ///< Interrupt Enable                      
  60      =4  SI_SFR (IP,       0xB8); ///< Interrupt Priority                    
  61      =4  SI_SFR (IT01CF,   0xE4); ///< INT0/INT1 Configuration               
  62      =4  SI_SFR (LFO0CN,   0x86); ///< Low Frequency Oscillator Control      
  63      =4  SI_SFR (P0,       0x80); ///< Port 0 Pin Latch                      
  64      =4  SI_SFR (P0MDIN,   0xF1); ///< Port 0 Input Mode                     
  65      =4  SI_SFR (P0MDOUT,  0xA4); ///< Port 0 Output Mode                    
  66      =4  SI_SFR (P0SKIP,   0xD4); ///< Port 0 Skip                           
  67      =4  SI_SFR (P1,       0x90); ///< Port 1 Pin Latch                      
  68      =4  SI_SFR (P1MDIN,   0xF2); ///< Port 1 Input Mode                     
  69      =4  SI_SFR (P1MDOUT,  0xA5); ///< Port 1 Output Mode                    
  70      =4  SI_SFR (P1SKIP,   0xD5); ///< Port 1 Skip                           
  71      =4  SI_SFR (P2,       0xA0); ///< Port 2 Pin Latch                      
  72      =4  SI_SFR (P2MDIN,   0xF3); ///< Port 2 Input Mode                     
  73      =4  SI_SFR (P2MDOUT,  0xA6); ///< Port 2 Output Mode                    
  74      =4  SI_SFR (P2SKIP,   0xD6); ///< Port 2 Skip                           
  75      =4  SI_SFR (P3,       0xB0); ///< Port 3 Pin Latch                      
  76      =4  SI_SFR (P3MDIN,   0xF4); ///< Port 3 Input Mode                     
  77      =4  SI_SFR (P3MDOUT,  0xA7); ///< Port 3 Output Mode                    
  78      =4  SI_SFR (P3SKIP,   0xDF); ///< Port 3 Skip                           
  79      =4  SI_SFR (P4,       0xC7); ///< Port 4 Pin Latch                      
  80      =4  SI_SFR (P4MDIN,   0xF5); ///< Port 4 Input Mode                     
  81      =4  SI_SFR (P4MDOUT,  0xAE); ///< Port 4 Output Mode                    
  82      =4  SI_SFR (PCA0CN0,  0xD8); ///< PCA Control 0                         
  83      =4  SI_SFR (PCA0CPH0, 0xFC); ///< PCA Channel 0 Capture Module High Byte
  84      =4  SI_SFR (PCA0CPH1, 0xEA); ///< PCA Channel 1 Capture Module High Byte
  85      =4  SI_SFR (PCA0CPH2, 0xEC); ///< PCA Channel 2 Capture Module High Byte
  86      =4  SI_SFR (PCA0CPH3, 0xEE); ///< PCA Channel 3 Capture Module High Byte
  87      =4  SI_SFR (PCA0CPH4, 0xFE); ///< PCA Channel 4 Capture Module High Byte
  88      =4  SI_SFR (PCA0CPL0, 0xFB); ///< PCA Channel 0 Capture Module Low Byte 
  89      =4  SI_SFR (PCA0CPL1, 0xE9); ///< PCA Channel 1 Capture Module Low Byte 
  90      =4  SI_SFR (PCA0CPL2, 0xEB); ///< PCA Channel 2 Capture Module Low Byte 
  91      =4  SI_SFR (PCA0CPL3, 0xED); ///< PCA Channel 3 Capture Module Low Byte 
  92      =4  SI_SFR (PCA0CPL4, 0xFD); ///< PCA Channel 4 Capture Module Low Byte 
  93      =4  SI_SFR (PCA0CPM0, 0xDA); ///< PCA Channel 0 Capture/Compare Mode    
  94      =4  SI_SFR (PCA0CPM1, 0xDB); ///< PCA Channel 1 Capture/Compare Mode    
  95      =4  SI_SFR (PCA0CPM2, 0xDC); ///< PCA Channel 2 Capture/Compare Mode    
  96      =4  SI_SFR (PCA0CPM3, 0xDD); ///< PCA Channel 3 Capture/Compare Mode    
  97      =4  SI_SFR (PCA0CPM4, 0xDE); ///< PCA Channel 4 Capture/Compare Mode    
  98      =4  SI_SFR (PCA0H,    0xFA); ///< PCA Counter/Timer High Byte           
  99      =4  SI_SFR (PCA0L,    0xF9); ///< PCA Counter/Timer Low Byte            
 100      =4  SI_SFR (PCA0MD,   0xD9); ///< PCA Mode                              
 101      =4  SI_SFR (PCON0,    0x87); ///< Power Control                         
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 14  

 102      =4  SI_SFR (PFE0CN,   0xAF); ///< Prefetch Engine Control               
 103      =4  SI_SFR (PSCTL,    0x8F); ///< Program Store Control                 
 104      =4  SI_SFR (PSW,      0xD0); ///< Program Status Word                   
 105      =4  SI_SFR (REF0CN,   0xD1); ///< Voltage Reference Control             
 106      =4  SI_SFR (REG01CN,  0xC9); ///< Voltage Regulator Control             
 107      =4  SI_SFR (RSTSRC,   0xEF); ///< Reset Source                          
 108      =4  SI_SFR (SBCON1,   0xAC); ///< UART1 Baud Rate Generator Control     
 109      =4  SI_SFR (SBRLH1,   0xB5); ///< UART1 Baud Rate Generator High Byte   
 110      =4  SI_SFR (SBRLL1,   0xB4); ///< UART1 Baud Rate Generator Low Byte    
 111      =4  SI_SFR (SBUF0,    0x99); ///< UART0 Serial Port Data Buffer         
 112      =4  SI_SFR (SBUF1,    0xD3); ///< UART1 Serial Port Data Buffer         
 113      =4  SI_SFR (SCON0,    0x98); ///< UART0 Serial Port Control             
 114      =4  SI_SFR (SCON1,    0xD2); ///< UART1 Serial Port Control             
 115      =4  SI_SFR (SFRPAGE,  0xBF); ///< SFR Page                              
 116      =4  SI_SFR (SMB0ADM,  0xCE); ///< SMBus 0 Slave Address Mask            
 117      =4  SI_SFR (SMB0ADR,  0xCF); ///< SMBus 0 Slave Address                 
 118      =4  SI_SFR (SMB0CF,   0xC1); ///< SMBus 0 Configuration                 
 119      =4  SI_SFR (SMB0CN0,  0xC0); ///< SMBus 0 Control                       
 120      =4  SI_SFR (SMB0DAT,  0xC2); ///< SMBus 0 Data                          
 121      =4  SI_SFR (SMB1ADM,  0xCE); ///< SMBus 1 Slave Address Mask            
 122      =4  SI_SFR (SMB1ADR,  0xCF); ///< SMBus 1 Slave Address                 
 123      =4  SI_SFR (SMB1CF,   0xC1); ///< SMBus 1 Configuration                 
 124      =4  SI_SFR (SMB1CN0,  0xC0); ///< SMBus 1 Control                       
 125      =4  SI_SFR (SMB1DAT,  0xC2); ///< SMBus 1 Data                          
 126      =4  SI_SFR (SMBTC,    0xB9); ///< SMBus Timing and Pin Control          
 127      =4  SI_SFR (SMOD1,    0xE5); ///< UART1 Mode                            
 128      =4  SI_SFR (SP,       0x81); ///< Stack Pointer                         
 129      =4  SI_SFR (SPI0CFG,  0xA1); ///< SPI0 Configuration                    
 130      =4  SI_SFR (SPI0CKR,  0xA2); ///< SPI0 Clock Rate                       
 131      =4  SI_SFR (SPI0CN0,  0xF8); ///< SPI0 Control                          
 132      =4  SI_SFR (SPI0DAT,  0xA3); ///< SPI0 Data                             
 133      =4  SI_SFR (TCON,     0x88); ///< Timer 0/1 Control                     
 134      =4  SI_SFR (TH0,      0x8C); ///< Timer 0 High Byte                     
 135      =4  SI_SFR (TH1,      0x8D); ///< Timer 1 High Byte                     
 136      =4  SI_SFR (TL0,      0x8A); ///< Timer 0 Low Byte                      
 137      =4  SI_SFR (TL1,      0x8B); ///< Timer 1 Low Byte                      
 138      =4  SI_SFR (TMOD,     0x89); ///< Timer 0/1 Mode                        
 139      =4  SI_SFR (TMR2CN0,  0xC8); ///< Timer 2 Control 0                     
 140      =4  SI_SFR (TMR2H,    0xCD); ///< Timer 2 High Byte                     
 141      =4  SI_SFR (TMR2L,    0xCC); ///< Timer 2 Low Byte                      
 142      =4  SI_SFR (TMR2RLH,  0xCB); ///< Timer 2 Reload High Byte              
 143      =4  SI_SFR (TMR2RLL,  0xCA); ///< Timer 2 Reload Low Byte               
 144      =4  SI_SFR (TMR3CN0,  0x91); ///< Timer 3 Control 0                     
 145      =4  SI_SFR (TMR3H,    0x95); ///< Timer 3 High Byte                     
 146      =4  SI_SFR (TMR3L,    0x94); ///< Timer 3 Low Byte                      
 147      =4  SI_SFR (TMR3RLH,  0x93); ///< Timer 3 Reload High Byte              
 148      =4  SI_SFR (TMR3RLL,  0x92); ///< Timer 3 Reload Low Byte               
 149      =4  SI_SFR (TMR4CN0,  0x91); ///< Timer 4 Control 0                     
 150      =4  SI_SFR (TMR4H,    0x95); ///< Timer 4 High Byte                     
 151      =4  SI_SFR (TMR4L,    0x94); ///< Timer 4 Low Byte                      
 152      =4  SI_SFR (TMR4RLH,  0x93); ///< Timer 4 Reload High Byte              
 153      =4  SI_SFR (TMR4RLL,  0x92); ///< Timer 4 Reload Low Byte               
 154      =4  SI_SFR (TMR5CN0,  0xC8); ///< Timer 5 Control 0                     
 155      =4  SI_SFR (TMR5H,    0xCD); ///< Timer 5 High Byte                     
 156      =4  SI_SFR (TMR5L,    0xCC); ///< Timer 5 Low Byte                      
 157      =4  SI_SFR (TMR5RLH,  0xCB); ///< Timer 5 Reload High Byte              
 158      =4  SI_SFR (TMR5RLL,  0xCA); ///< Timer 5 Reload Low Byte               
 159      =4  SI_SFR (USB0ADR,  0x96); ///< USB0 Indirect Address                 
 160      =4  SI_SFR (USB0DAT,  0x97); ///< USB0 Data                             
 161      =4  SI_SFR (USB0XCN,  0xD7); ///< USB0 Transceiver Control              
 162      =4  SI_SFR (VDM0CN,   0xFF); ///< Supply Monitor Control                
 163      =4  SI_SFR (XBR0,     0xE1); ///< Port I/O Crossbar 0                   
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 15  

 164      =4  SI_SFR (XBR1,     0xE2); ///< Port I/O Crossbar 1                   
 165      =4  SI_SFR (XBR2,     0xE3); ///< Port I/O Crossbar 2                   
 166      =4  SI_SFR (XOSC0CN,  0xB1); ///< External Oscillator Control           
 167      =4  
 168      =4  //------------------------------------------------------------------------------
 169      =4  // 16-bit Register Definitions (may not work on all compilers)
 170      =4  //------------------------------------------------------------------------------
 171      =4  SI_SFR16 (ADC0GT,  0xC3); ///< ADC0 Greater-Than            
 172      =4  SI_SFR16 (ADC0,    0xBD); ///< ADC0 Data Word               
 173      =4  SI_SFR16 (ADC0LT,  0xC5); ///< ADC0 Less-Than               
 174      =4  SI_SFR16 (DP,      0x82); ///< Data Pointer                 
 175      =4  SI_SFR16 (PCA0CP0, 0xFB); ///< PCA Channel 0 Capture Module 
 176      =4  SI_SFR16 (PCA0CP1, 0xE9); ///< PCA Channel 1 Capture Module 
 177      =4  SI_SFR16 (PCA0CP2, 0xEB); ///< PCA Channel 2 Capture Module 
 178      =4  SI_SFR16 (PCA0CP3, 0xED); ///< PCA Channel 3 Capture Module 
 179      =4  SI_SFR16 (PCA0CP4, 0xFD); ///< PCA Channel 4 Capture Module 
 180      =4  SI_SFR16 (PCA0,    0xF9); ///< PCA Counter/Timer            
 181      =4  SI_SFR16 (SBRL1,   0xB4); ///< UART1 Baud Rate Generator    
 182      =4  SI_SFR16 (TMR2,    0xCC); ///< Timer 2                      
 183      =4  SI_SFR16 (TMR2RL,  0xCA); ///< Timer 2 Reload               
 184      =4  SI_SFR16 (TMR3,    0x94); ///< Timer 3                      
 185      =4  SI_SFR16 (TMR3RL,  0x92); ///< Timer 3 Reload               
 186      =4  SI_SFR16 (TMR4,    0x94); ///< Timer 4                      
 187      =4  SI_SFR16 (TMR4RL,  0x92); ///< Timer 4 Reload               
 188      =4  SI_SFR16 (TMR5,    0xCC); ///< Timer 5                      
 189      =4  SI_SFR16 (TMR5RL,  0xCA); ///< Timer 5 Reload               
 190      =4  
 191      =4  //------------------------------------------------------------------------------
 192      =4  // Indirect Register Definitions
 193      =4  //------------------------------------------------------------------------------
 194      =4  #define CLKREC   0x0F ///< USB0 Clock Recovery Control       
 195      =4  #define CMIE     0x0B ///< USB0 Common Interrupt Enable      
 196      =4  #define CMINT    0x06 ///< USB0 Common Interrupt             
 197      =4  #define E0CNT    0x16 ///< USB0 Endpoint0 Data Count         
 198      =4  #define E0CSR    0x11 ///< USB0 Endpoint0 Control            
 199      =4  #define EENABLE  0x1E ///< USB0 Endpoint Enable              
 200      =4  #define EINCSRH  0x12 ///< USB0 IN Endpoint Control High     
 201      =4  #define EINCSRL  0x11 ///< USB0 IN Endpoint Control          
 202      =4  #define EOUTCNTH 0x17 ///< USB0 OUT Endpoint Count High      
 203      =4  #define EOUTCNTL 0x16 ///< USB0 OUT Endpoint Count           
 204      =4  #define EOUTCSRH 0x15 ///< USB0 OUT Endpoint Control High    
 205      =4  #define EOUTCSRL 0x14 ///< USB0 OUT Endpoint Control         
 206      =4  #define FADDR    0x00 ///< USB0 Function Address             
 207      =4  #define FIFO0    0x20 ///< USB0 Endpoint 0 FIFO Access       
 208      =4  #define FIFO1    0x21 ///< USB0 Endpoint 1 FIFO Access       
 209      =4  #define FIFO2    0x22 ///< USB0 Endpoint 2 FIFO Access       
 210      =4  #define FIFO3    0x23 ///< USB0 Endpoint 3 FIFO Access       
 211      =4  #define FRAMEH   0x0D ///< USB0 Frame Number High            
 212      =4  #define FRAMEL   0x0C ///< USB0 Frame Number                 
 213      =4  #define IN1IE    0x07 ///< USB0 IN Endpoint Interrupt Enable 
 214      =4  #define IN1INT   0x02 ///< USB0 IN Endpoint Interrupt        
 215      =4  #define INDEX    0x0E ///< USB0 Endpoint Index               
 216      =4  #define OUT1IE   0x09 ///< USB0 OUT Endpoint Interrupt Enable
 217      =4  #define OUT1INT  0x04 ///< USB0 OUT Endpoint Interrupt       
 218      =4  #define POWER    0x01 ///< USB0 Power                        
 219      =4  
 220      =4  //------------------------------------------------------------------------------
 221      =4  // Bit Definitions
 222      =4  //------------------------------------------------------------------------------
 223      =4  
 224      =4  // ACC (Accumulator)
 225      =4  #define SFR_ACC 0xE0
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 16  

 226      =4  SI_SBIT (ACC_ACC0, SFR_ACC, 0); ///< Accumulator Bit 0
 227      =4  SI_SBIT (ACC_ACC1, SFR_ACC, 1); ///< Accumulator Bit 1
 228      =4  SI_SBIT (ACC_ACC2, SFR_ACC, 2); ///< Accumulator Bit 2
 229      =4  SI_SBIT (ACC_ACC3, SFR_ACC, 3); ///< Accumulator Bit 3
 230      =4  SI_SBIT (ACC_ACC4, SFR_ACC, 4); ///< Accumulator Bit 4
 231      =4  SI_SBIT (ACC_ACC5, SFR_ACC, 5); ///< Accumulator Bit 5
 232      =4  SI_SBIT (ACC_ACC6, SFR_ACC, 6); ///< Accumulator Bit 6
 233      =4  SI_SBIT (ACC_ACC7, SFR_ACC, 7); ///< Accumulator Bit 7
 234      =4  
 235      =4  // ADC0CN0 (ADC0 Control)
 236      =4  #define SFR_ADC0CN0 0xE8
 237      =4  SI_SBIT (ADC0CN0_ADCM0,  SFR_ADC0CN0, 0); ///< Start of Conversion Mode Select Bit 0
 238      =4  SI_SBIT (ADC0CN0_ADCM1,  SFR_ADC0CN0, 1); ///< Start of Conversion Mode Select Bit 1
 239      =4  SI_SBIT (ADC0CN0_ADCM2,  SFR_ADC0CN0, 2); ///< Start of Conversion Mode Select Bit 2
 240      =4  SI_SBIT (ADC0CN0_ADWINT, SFR_ADC0CN0, 3); ///< Window Compare Interrupt Flag        
 241      =4  SI_SBIT (ADC0CN0_ADBUSY, SFR_ADC0CN0, 4); ///< ADC Busy                             
 242      =4  SI_SBIT (ADC0CN0_ADINT,  SFR_ADC0CN0, 5); ///< Conversion Complete Interrupt Flag   
 243      =4  SI_SBIT (ADC0CN0_ADTM,   SFR_ADC0CN0, 6); ///< Track Mode                           
 244      =4  SI_SBIT (ADC0CN0_ADEN,   SFR_ADC0CN0, 7); ///< ADC Enable                           
 245      =4  
 246      =4  // B (B Register)
 247      =4  #define SFR_B 0xF0
 248      =4  SI_SBIT (B_B0, SFR_B, 0); ///< B Register Bit 0
 249      =4  SI_SBIT (B_B1, SFR_B, 1); ///< B Register Bit 1
 250      =4  SI_SBIT (B_B2, SFR_B, 2); ///< B Register Bit 2
 251      =4  SI_SBIT (B_B3, SFR_B, 3); ///< B Register Bit 3
 252      =4  SI_SBIT (B_B4, SFR_B, 4); ///< B Register Bit 4
 253      =4  SI_SBIT (B_B5, SFR_B, 5); ///< B Register Bit 5
 254      =4  SI_SBIT (B_B6, SFR_B, 6); ///< B Register Bit 6
 255      =4  SI_SBIT (B_B7, SFR_B, 7); ///< B Register Bit 7
 256      =4  
 257      =4  // IE (Interrupt Enable)
 258      =4  #define SFR_IE 0xA8
 259      =4  SI_SBIT (IE_EX0,   SFR_IE, 0); ///< External Interrupt 0 Enable
 260      =4  SI_SBIT (IE_ET0,   SFR_IE, 1); ///< Timer 0 Interrupt Enable   
 261      =4  SI_SBIT (IE_EX1,   SFR_IE, 2); ///< External Interrupt 1 Enable
 262      =4  SI_SBIT (IE_ET1,   SFR_IE, 3); ///< Timer 1 Interrupt Enable   
 263      =4  SI_SBIT (IE_ES0,   SFR_IE, 4); ///< UART0 Interrupt Enable     
 264      =4  SI_SBIT (IE_ET2,   SFR_IE, 5); ///< Timer 2 Interrupt Enable   
 265      =4  SI_SBIT (IE_ESPI0, SFR_IE, 6); ///< SPI0 Interrupt Enable      
 266      =4  SI_SBIT (IE_EA,    SFR_IE, 7); ///< All Interrupts Enable      
 267      =4  
 268      =4  // IP (Interrupt Priority)
 269      =4  #define SFR_IP 0xB8
 270      =4  SI_SBIT (IP_PX0,   SFR_IP, 0); ///< External Interrupt 0 Priority Control                        
 271      =4  SI_SBIT (IP_PT0,   SFR_IP, 1); ///< Timer 0 Interrupt Priority Control                           
 272      =4  SI_SBIT (IP_PX1,   SFR_IP, 2); ///< External Interrupt 1 Priority Control                        
 273      =4  SI_SBIT (IP_PT1,   SFR_IP, 3); ///< Timer 1 Interrupt Priority Control                           
 274      =4  SI_SBIT (IP_PS0,   SFR_IP, 4); ///< UART0 Interrupt Priority Control                             
 275      =4  SI_SBIT (IP_PT2,   SFR_IP, 5); ///< Timer 2 Interrupt Priority Control                           
 276      =4  SI_SBIT (IP_PSPI0, SFR_IP, 6); ///< Serial Peripheral Interface (SPI0) Interrupt Priority Control
 277      =4  
 278      =4  // P0 (Port 0 Pin Latch)
 279      =4  #define SFR_P0 0x80
 280      =4  SI_SBIT (P0_B0, SFR_P0, 0); ///< Port 0 Bit 0 Latch
 281      =4  SI_SBIT (P0_B1, SFR_P0, 1); ///< Port 0 Bit 1 Latch
 282      =4  SI_SBIT (P0_B2, SFR_P0, 2); ///< Port 0 Bit 2 Latch
 283      =4  SI_SBIT (P0_B3, SFR_P0, 3); ///< Port 0 Bit 3 Latch
 284      =4  SI_SBIT (P0_B4, SFR_P0, 4); ///< Port 0 Bit 4 Latch
 285      =4  SI_SBIT (P0_B5, SFR_P0, 5); ///< Port 0 Bit 5 Latch
 286      =4  SI_SBIT (P0_B6, SFR_P0, 6); ///< Port 0 Bit 6 Latch
 287      =4  SI_SBIT (P0_B7, SFR_P0, 7); ///< Port 0 Bit 7 Latch
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 17  

 288      =4  
 289      =4  // P1 (Port 1 Pin Latch)
 290      =4  #define SFR_P1 0x90
 291      =4  SI_SBIT (P1_B0, SFR_P1, 0); ///< Port 1 Bit 0 Latch
 292      =4  SI_SBIT (P1_B1, SFR_P1, 1); ///< Port 1 Bit 1 Latch
 293      =4  SI_SBIT (P1_B2, SFR_P1, 2); ///< Port 1 Bit 2 Latch
 294      =4  SI_SBIT (P1_B3, SFR_P1, 3); ///< Port 1 Bit 3 Latch
 295      =4  SI_SBIT (P1_B4, SFR_P1, 4); ///< Port 1 Bit 4 Latch
 296      =4  SI_SBIT (P1_B5, SFR_P1, 5); ///< Port 1 Bit 5 Latch
 297      =4  SI_SBIT (P1_B6, SFR_P1, 6); ///< Port 1 Bit 6 Latch
 298      =4  SI_SBIT (P1_B7, SFR_P1, 7); ///< Port 1 Bit 7 Latch
 299      =4  
 300      =4  // P2 (Port 2 Pin Latch)
 301      =4  #define SFR_P2 0xA0
 302      =4  SI_SBIT (P2_B0, SFR_P2, 0); ///< Port 2 Bit 0 Latch
 303      =4  SI_SBIT (P2_B1, SFR_P2, 1); ///< Port 2 Bit 1 Latch
 304      =4  SI_SBIT (P2_B2, SFR_P2, 2); ///< Port 2 Bit 2 Latch
 305      =4  SI_SBIT (P2_B3, SFR_P2, 3); ///< Port 2 Bit 3 Latch
 306      =4  SI_SBIT (P2_B4, SFR_P2, 4); ///< Port 2 Bit 4 Latch
 307      =4  SI_SBIT (P2_B5, SFR_P2, 5); ///< Port 2 Bit 5 Latch
 308      =4  SI_SBIT (P2_B6, SFR_P2, 6); ///< Port 2 Bit 6 Latch
 309      =4  SI_SBIT (P2_B7, SFR_P2, 7); ///< Port 2 Bit 7 Latch
 310      =4  
 311      =4  // P3 (Port 3 Pin Latch)
 312      =4  #define SFR_P3 0xB0
 313      =4  SI_SBIT (P3_B0, SFR_P3, 0); ///< Port 3 Bit 0 Latch
 314      =4  SI_SBIT (P3_B1, SFR_P3, 1); ///< Port 3 Bit 1 Latch
 315      =4  SI_SBIT (P3_B2, SFR_P3, 2); ///< Port 3 Bit 2 Latch
 316      =4  SI_SBIT (P3_B3, SFR_P3, 3); ///< Port 3 Bit 3 Latch
 317      =4  SI_SBIT (P3_B4, SFR_P3, 4); ///< Port 3 Bit 4 Latch
 318      =4  SI_SBIT (P3_B5, SFR_P3, 5); ///< Port 3 Bit 5 Latch
 319      =4  SI_SBIT (P3_B6, SFR_P3, 6); ///< Port 3 Bit 6 Latch
 320      =4  SI_SBIT (P3_B7, SFR_P3, 7); ///< Port 3 Bit 7 Latch
 321      =4  
 322      =4  // PCA0CN0 (PCA Control 0)
 323      =4  #define SFR_PCA0CN0 0xD8
 324      =4  SI_SBIT (PCA0CN0_CCF0, SFR_PCA0CN0, 0); ///< PCA Module 0 Capture/Compare Flag
 325      =4  SI_SBIT (PCA0CN0_CCF1, SFR_PCA0CN0, 1); ///< PCA Module 1 Capture/Compare Flag
 326      =4  SI_SBIT (PCA0CN0_CCF2, SFR_PCA0CN0, 2); ///< PCA Module 2 Capture/Compare Flag
 327      =4  SI_SBIT (PCA0CN0_CCF3, SFR_PCA0CN0, 3); ///< PCA Module 3 Capture/Compare Flag
 328      =4  SI_SBIT (PCA0CN0_CCF4, SFR_PCA0CN0, 4); ///< PCA Module 4 Capture/Compare Flag
 329      =4  SI_SBIT (PCA0CN0_CR,   SFR_PCA0CN0, 6); ///< PCA Counter/Timer Run Control    
 330      =4  SI_SBIT (PCA0CN0_CF,   SFR_PCA0CN0, 7); ///< PCA Counter/Timer Overflow Flag  
 331      =4  
 332      =4  // PSW (Program Status Word)
 333      =4  #define SFR_PSW 0xD0
 334      =4  SI_SBIT (PSW_PARITY, SFR_PSW, 0); ///< Parity Flag               
 335      =4  SI_SBIT (PSW_F1,     SFR_PSW, 1); ///< User Flag 1               
 336      =4  SI_SBIT (PSW_OV,     SFR_PSW, 2); ///< Overflow Flag             
 337      =4  SI_SBIT (PSW_RS0,    SFR_PSW, 3); ///< Register Bank Select Bit 0
 338      =4  SI_SBIT (PSW_RS1,    SFR_PSW, 4); ///< Register Bank Select Bit 1
 339      =4  SI_SBIT (PSW_F0,     SFR_PSW, 5); ///< User Flag 0               
 340      =4  SI_SBIT (PSW_AC,     SFR_PSW, 6); ///< Auxiliary Carry Flag      
 341      =4  SI_SBIT (PSW_CY,     SFR_PSW, 7); ///< Carry Flag                
 342      =4  
 343      =4  // SCON0 (UART0 Serial Port Control)
 344      =4  #define SFR_SCON0 0x98
 345      =4  SI_SBIT (SCON0_RI,    SFR_SCON0, 0); ///< Receive Interrupt Flag             
 346      =4  SI_SBIT (SCON0_TI,    SFR_SCON0, 1); ///< Transmit Interrupt Flag            
 347      =4  SI_SBIT (SCON0_RB8,   SFR_SCON0, 2); ///< Ninth Receive Bit                  
 348      =4  SI_SBIT (SCON0_TB8,   SFR_SCON0, 3); ///< Ninth Transmission Bit             
 349      =4  SI_SBIT (SCON0_REN,   SFR_SCON0, 4); ///< Receive Enable                     
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 18  

 350      =4  SI_SBIT (SCON0_MCE,   SFR_SCON0, 5); ///< Multiprocessor Communication Enable
 351      =4  SI_SBIT (SCON0_SMODE, SFR_SCON0, 7); ///< Serial Port 0 Operation Mode       
 352      =4  
 353      =4  // SMB0CN0 (SMBus 0 Control)
 354      =4  #define SFR_SMB0CN0 0xC0
 355      =4  SI_SBIT (SMB0CN0_SI,      SFR_SMB0CN0, 0); ///< SMBus Interrupt Flag            
 356      =4  SI_SBIT (SMB0CN0_ACK,     SFR_SMB0CN0, 1); ///< SMBus Acknowledge               
 357      =4  SI_SBIT (SMB0CN0_ARBLOST, SFR_SMB0CN0, 2); ///< SMBus Arbitration Lost Indicator
 358      =4  SI_SBIT (SMB0CN0_ACKRQ,   SFR_SMB0CN0, 3); ///< SMBus Acknowledge Request       
 359      =4  SI_SBIT (SMB0CN0_STO,     SFR_SMB0CN0, 4); ///< SMBus Stop Flag                 
 360      =4  SI_SBIT (SMB0CN0_STA,     SFR_SMB0CN0, 5); ///< SMBus Start Flag                
 361      =4  SI_SBIT (SMB0CN0_TXMODE,  SFR_SMB0CN0, 6); ///< SMBus Transmit Mode Indicator   
 362      =4  SI_SBIT (SMB0CN0_MASTER,  SFR_SMB0CN0, 7); ///< SMBus Master/Slave Indicator    
 363      =4  
 364      =4  // SMB1CN0 (SMBus 1 Control)
 365      =4  #define SFR_SMB1CN0 0xC0
 366      =4  SI_SBIT (SMB1CN0_SI,      SFR_SMB1CN0, 0); ///< SMBus Interrupt Flag            
 367      =4  SI_SBIT (SMB1CN0_ACK,     SFR_SMB1CN0, 1); ///< SMBus Acknowledge               
 368      =4  SI_SBIT (SMB1CN0_ARBLOST, SFR_SMB1CN0, 2); ///< SMBus Arbitration Lost Indicator
 369      =4  SI_SBIT (SMB1CN0_ACKRQ,   SFR_SMB1CN0, 3); ///< SMBus Acknowledge Request       
 370      =4  SI_SBIT (SMB1CN0_STO,     SFR_SMB1CN0, 4); ///< SMBus Stop Flag                 
 371      =4  SI_SBIT (SMB1CN0_STA,     SFR_SMB1CN0, 5); ///< SMBus Start Flag                
 372      =4  SI_SBIT (SMB1CN0_TXMODE,  SFR_SMB1CN0, 6); ///< SMBus Transmit Mode Indicator   
 373      =4  SI_SBIT (SMB1CN0_MASTER,  SFR_SMB1CN0, 7); ///< SMBus Master/Slave Indicator    
 374      =4  
 375      =4  // SPI0CN0 (SPI0 Control)
 376      =4  #define SFR_SPI0CN0 0xF8
 377      =4  SI_SBIT (SPI0CN0_SPIEN,  SFR_SPI0CN0, 0); ///< SPI0 Enable            
 378      =4  SI_SBIT (SPI0CN0_TXBMT,  SFR_SPI0CN0, 1); ///< Transmit Buffer Empty  
 379      =4  SI_SBIT (SPI0CN0_NSSMD0, SFR_SPI0CN0, 2); ///< Slave Select Mode Bit 0
 380      =4  SI_SBIT (SPI0CN0_NSSMD1, SFR_SPI0CN0, 3); ///< Slave Select Mode Bit 1
 381      =4  SI_SBIT (SPI0CN0_RXOVRN, SFR_SPI0CN0, 4); ///< Receive Overrun Flag   
 382      =4  SI_SBIT (SPI0CN0_MODF,   SFR_SPI0CN0, 5); ///< Mode Fault Flag        
 383      =4  SI_SBIT (SPI0CN0_WCOL,   SFR_SPI0CN0, 6); ///< Write Collision Flag   
 384      =4  SI_SBIT (SPI0CN0_SPIF,   SFR_SPI0CN0, 7); ///< SPI0 Interrupt Flag    
 385      =4  
 386      =4  // TCON (Timer 0/1 Control)
 387      =4  #define SFR_TCON 0x88
 388      =4  SI_SBIT (TCON_IT0, SFR_TCON, 0); ///< Interrupt 0 Type Select
 389      =4  SI_SBIT (TCON_IE0, SFR_TCON, 1); ///< External Interrupt 0   
 390      =4  SI_SBIT (TCON_IT1, SFR_TCON, 2); ///< Interrupt 1 Type Select
 391      =4  SI_SBIT (TCON_IE1, SFR_TCON, 3); ///< External Interrupt 1   
 392      =4  SI_SBIT (TCON_TR0, SFR_TCON, 4); ///< Timer 0 Run Control    
 393      =4  SI_SBIT (TCON_TF0, SFR_TCON, 5); ///< Timer 0 Overflow Flag  
 394      =4  SI_SBIT (TCON_TR1, SFR_TCON, 6); ///< Timer 1 Run Control    
 395      =4  SI_SBIT (TCON_TF1, SFR_TCON, 7); ///< Timer 1 Overflow Flag  
 396      =4  
 397      =4  // TMR2CN0 (Timer 2 Control 0)
 398      =4  #define SFR_TMR2CN0 0xC8
 399      =4  SI_SBIT (TMR2CN0_T2XCLK,  SFR_TMR2CN0, 0); ///< Timer 2 External Clock Select    
 400      =4  SI_SBIT (TMR2CN0_T2CSS,   SFR_TMR2CN0, 1); ///< Timer 2 Capture Source Select    
 401      =4  SI_SBIT (TMR2CN0_TR2,     SFR_TMR2CN0, 2); ///< Timer 2 Run Control              
 402      =4  SI_SBIT (TMR2CN0_T2SPLIT, SFR_TMR2CN0, 3); ///< Timer 2 Split Mode Enable        
 403      =4  SI_SBIT (TMR2CN0_TF2CEN,  SFR_TMR2CN0, 4); ///< Timer 2 Capture Enable           
 404      =4  SI_SBIT (TMR2CN0_TF2LEN,  SFR_TMR2CN0, 5); ///< Timer 2 Low Byte Interrupt Enable
 405      =4  SI_SBIT (TMR2CN0_TF2L,    SFR_TMR2CN0, 6); ///< Timer 2 Low Byte Overflow Flag   
 406      =4  SI_SBIT (TMR2CN0_TF2H,    SFR_TMR2CN0, 7); ///< Timer 2 High Byte Overflow Flag  
 407      =4  
 408      =4  // TMR5CN0 (Timer 5 Control 0)
 409      =4  #define SFR_TMR5CN0 0xC8
 410      =4  SI_SBIT (TMR5CN0_T5XCLK,  SFR_TMR5CN0, 0); ///< Timer 5 External Clock Select    
 411      =4  SI_SBIT (TMR5CN0_TR5,     SFR_TMR5CN0, 2); ///< Timer 5 Run Control              
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 19  

 412      =4  SI_SBIT (TMR5CN0_T5SPLIT, SFR_TMR5CN0, 3); ///< Timer 5 Split Mode Enable        
 413      =4  SI_SBIT (TMR5CN0_TF5LEN,  SFR_TMR5CN0, 5); ///< Timer 5 Low Byte Interrupt Enable
 414      =4  SI_SBIT (TMR5CN0_TF5L,    SFR_TMR5CN0, 6); ///< Timer 5 Low Byte Overflow Flag   
 415      =4  SI_SBIT (TMR5CN0_TF5H,    SFR_TMR5CN0, 7); ///< Timer 5 High Byte Overflow Flag  
 416      =4  
 417      =4  //------------------------------------------------------------------------------
 418      =4  // Interrupt Definitions
 419      =4  //------------------------------------------------------------------------------
 420      =4  #define INT0_IRQn    0  ///< External Interrupt 0  
 421      =4  #define TIMER0_IRQn  1  ///< Timer 0 Overflow      
 422      =4  #define INT1_IRQn    2  ///< External Interrupt 1  
 423      =4  #define TIMER1_IRQn  3  ///< Timer 1 Overflow      
 424      =4  #define UART0_IRQn   4  ///< UART 0                
 425      =4  #define TIMER2_IRQn  5  ///< Timer 2 Overflow      
 426      =4  #define SPI0_IRQn    6  ///< SPI0                  
 427      =4  #define SMBUS0_IRQn  7  ///< SMBus 0               
 428      =4  #define USB0_IRQn    8  ///< USB0                  
 429      =4  #define ADC0WC_IRQn  9  ///< ADC0 Window Compare   
 430      =4  #define ADC0EOC_IRQn 10 ///< ADC0 End of Conversion
 431      =4  #define PCA0_IRQn    11 ///< PCA0                  
 432      =4  #define CMP0_IRQn    12 ///< Comparator 0          
 433      =4  #define CMP1_IRQn    13 ///< Comparator 1          
 434      =4  #define TIMER3_IRQn  14 ///< Timer 3 Overflow      
 435      =4  #define VBUSLVL_IRQn 15 ///< VBUS Level            
 436      =4  #define UART1_IRQn   16 ///< UART 1                
 437      =4  #define SMBUS1_IRQn  18 ///< SMBus 1               
 438      =4  #define TIMER4_IRQn  19 ///< Timer 4 Overflow      
 439      =4  #define TIMER5_IRQn  20 ///< Timer 5 Overflow      
 440      =4  
 441      =4  //------------------------------------------------------------------------------
 442      =4  // SFR Page Definitions
 443      =4  //------------------------------------------------------------------------------
 444      =4  #define LEGACY_PAGE 0x00 ///< Legacy SFR Page                   
 445      =4  #define CONFIG_PAGE 0x0F ///< System and Port Configuration Page
 446      =4  #define SMB1_PAGE   0x0F ///< SMBus 1 Page                      
 447      =4  
 448      =4  //-----------------------------------------------------------------------------
 449      =4  // SDCC PDATA External Memory Paging Support
 450      =4  //-----------------------------------------------------------------------------
 451      =4  
 452      =4  #if defined SDCC
           =4 
           =4 SI_SFR(_XPAGE, 0xAA); // Point to the EMI0CN register
           =4 
           =4 #endif
 457      =4  
 458      =4  #endif // SI_EFM8UB2_DEFS_H
 459      =4  //-eof--------------------------------------------------------------------------
 460      =4  
  22      =3  //------------------------------------------------------------------------------
  23      =3  // ADC0CF Enums (ADC0 Configuration @ 0xBC)
  24      =3  //------------------------------------------------------------------------------
  25      =3  #define ADC0CF_ADLJST__BMASK           0x04 ///< ADC0 Left Justify Select                   
  26      =3  #define ADC0CF_ADLJST__SHIFT           0x02 ///< ADC0 Left Justify Select                   
  27      =3  #define ADC0CF_ADLJST__RIGHT_JUSTIFIED 0x00 ///< Data in the ADC0H:ADC0L registers is right-
  28      =3                                              ///< justified.                                 
  29      =3  #define ADC0CF_ADLJST__LEFT_JUSTIFIED  0x04 ///< Data in the ADC0H:ADC0L registers is left- 
  30      =3                                              ///< justified.                                 
  31      =3                                                                                              
  32      =3  #define ADC0CF_ADSC__FMASK             0xF8 ///< SAR Clock Divider                          
  33      =3  #define ADC0CF_ADSC__SHIFT             0x03 ///< SAR Clock Divider                          
  34      =3                                                                                              
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 20  

  35      =3  //------------------------------------------------------------------------------
  36      =3  // ADC0CN0 Enums (ADC0 Control @ 0xE8)
  37      =3  //------------------------------------------------------------------------------
  38      =3  #define ADC0CN0_ADCM__FMASK         0x07 ///< Start of Conversion Mode Select                   
  39      =3  #define ADC0CN0_ADCM__SHIFT         0x00 ///< Start of Conversion Mode Select                   
  40      =3  #define ADC0CN0_ADCM__ADBUSY        0x00 ///< ADC0 conversion initiated on write of 1 to ADBUSY.
  41      =3  #define ADC0CN0_ADCM__TIMER0        0x01 ///< ADC0 conversion initiated on overflow of Timer 0. 
  42      =3  #define ADC0CN0_ADCM__TIMER2        0x02 ///< ADC0 conversion initiated on overflow of Timer 2. 
  43      =3  #define ADC0CN0_ADCM__TIMER1        0x03 ///< ADC0 conversion initiated on overflow of Timer 1. 
  44      =3  #define ADC0CN0_ADCM__CNVSTR        0x04 ///< ADC0 conversion initiated on rising edge of       
  45      =3                                           ///< CNVSTR.                                           
  46      =3  #define ADC0CN0_ADCM__TIMER3        0x05 ///< ADC0 conversion initiated on overflow of Timer 3. 
  47      =3  #define ADC0CN0_ADCM__TIMER4        0x06 ///< ADC0 conversion initiated on overflow of Timer 4. 
  48      =3  #define ADC0CN0_ADCM__TIMER5        0x07 ///< ADC0 conversion initiated on overflow of Timer 5. 
  49      =3                                                                                                  
  50      =3  #define ADC0CN0_ADWINT__BMASK       0x08 ///< Window Compare Interrupt Flag                     
  51      =3  #define ADC0CN0_ADWINT__SHIFT       0x03 ///< Window Compare Interrupt Flag                     
  52      =3  #define ADC0CN0_ADWINT__NOT_SET     0x00 ///< An ADC window compare event did not occur.        
  53      =3  #define ADC0CN0_ADWINT__SET         0x08 ///< An ADC window compare event occurred.             
  54      =3                                                                                                  
  55      =3  #define ADC0CN0_ADBUSY__BMASK       0x10 ///< ADC Busy                                          
  56      =3  #define ADC0CN0_ADBUSY__SHIFT       0x04 ///< ADC Busy                                          
  57      =3  #define ADC0CN0_ADBUSY__NOT_SET     0x00 ///< An ADC0 conversion is not currently in progress.  
  58      =3  #define ADC0CN0_ADBUSY__SET         0x10 ///< ADC0 conversion is in progress or start an ADC0   
  59      =3                                           ///< conversion.                                       
  60      =3                                                                                                  
  61      =3  #define ADC0CN0_ADINT__BMASK        0x20 ///< Conversion Complete Interrupt Flag                
  62      =3  #define ADC0CN0_ADINT__SHIFT        0x05 ///< Conversion Complete Interrupt Flag                
  63      =3  #define ADC0CN0_ADINT__NOT_SET      0x00 ///< ADC0 has not completed a conversion since the last
  64      =3                                           ///< time ADINT was cleared.                           
  65      =3  #define ADC0CN0_ADINT__SET          0x20 ///< ADC0 completed a data conversion.                 
  66      =3                                                                                                  
  67      =3  #define ADC0CN0_ADTM__BMASK         0x40 ///< Track Mode                                        
  68      =3  #define ADC0CN0_ADTM__SHIFT         0x06 ///< Track Mode                                        
  69      =3  #define ADC0CN0_ADTM__TRACK_NORMAL  0x00 ///< Normal Track Mode. When ADC0 is enabled,          
  70      =3                                           ///< conversion begins immediately following the start-
  71      =3                                           ///< of-conversion signal.                             
  72      =3  #define ADC0CN0_ADTM__TRACK_DELAYED 0x40 ///< Delayed Track Mode. When ADC0 is enabled,         
  73      =3                                           ///< conversion begins 3 SAR clock cycles following the
  74      =3                                           ///< start-of-conversion signal. The ADC is allowed to 
  75      =3                                           ///< track during this time. Note that there is not a  
  76      =3                                           ///< tracking delay when the external conversion start 
  77      =3                                           ///< (CNVSTR) is used as the start-of-conversion       
  78      =3                                           ///< source.                                           
  79      =3                                                                                                  
  80      =3  #define ADC0CN0_ADEN__BMASK         0x80 ///< ADC Enable                                        
  81      =3  #define ADC0CN0_ADEN__SHIFT         0x07 ///< ADC Enable                                        
  82      =3  #define ADC0CN0_ADEN__DISABLED      0x00 ///< ADC0 Disabled (low-power shutdown).               
  83      =3  #define ADC0CN0_ADEN__ENABLED       0x80 ///< ADC0 Enabled (active and ready for data           
  84      =3                                           ///< conversions).                                     
  85      =3                                                                                                  
  86      =3  //------------------------------------------------------------------------------
  87      =3  // ADC0GTH Enums (ADC0 Greater-Than High Byte @ 0xC4)
  88      =3  //------------------------------------------------------------------------------
  89      =3  #define ADC0GTH_ADC0GTH__FMASK 0xFF ///< Greater-Than High Byte
  90      =3  #define ADC0GTH_ADC0GTH__SHIFT 0x00 ///< Greater-Than High Byte
  91      =3                                                                 
  92      =3  //------------------------------------------------------------------------------
  93      =3  // ADC0GTL Enums (ADC0 Greater-Than Low Byte @ 0xC3)
  94      =3  //------------------------------------------------------------------------------
  95      =3  #define ADC0GTL_ADC0GTL__FMASK 0xFF ///< Greater-Than Low Byte
  96      =3  #define ADC0GTL_ADC0GTL__SHIFT 0x00 ///< Greater-Than Low Byte
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 21  

  97      =3                                                                
  98      =3  //------------------------------------------------------------------------------
  99      =3  // ADC0H Enums (ADC0 Data Word High Byte @ 0xBE)
 100      =3  //------------------------------------------------------------------------------
 101      =3  #define ADC0H_ADC0H__FMASK 0xFF ///< Data Word High Byte
 102      =3  #define ADC0H_ADC0H__SHIFT 0x00 ///< Data Word High Byte
 103      =3                                                          
 104      =3  //------------------------------------------------------------------------------
 105      =3  // ADC0L Enums (ADC0 Data Word Low Byte @ 0xBD)
 106      =3  //------------------------------------------------------------------------------
 107      =3  #define ADC0L_ADC0L__FMASK 0xFF ///< Data Word Low Byte
 108      =3  #define ADC0L_ADC0L__SHIFT 0x00 ///< Data Word Low Byte
 109      =3                                                         
 110      =3  //------------------------------------------------------------------------------
 111      =3  // ADC0LTH Enums (ADC0 Less-Than High Byte @ 0xC6)
 112      =3  //------------------------------------------------------------------------------
 113      =3  #define ADC0LTH_ADC0LTH__FMASK 0xFF ///< Less-Than High Byte
 114      =3  #define ADC0LTH_ADC0LTH__SHIFT 0x00 ///< Less-Than High Byte
 115      =3                                                              
 116      =3  //------------------------------------------------------------------------------
 117      =3  // ADC0LTL Enums (ADC0 Less-Than Low Byte @ 0xC5)
 118      =3  //------------------------------------------------------------------------------
 119      =3  #define ADC0LTL_ADC0LTL__FMASK 0xFF ///< Less-Than Low Byte
 120      =3  #define ADC0LTL_ADC0LTL__SHIFT 0x00 ///< Less-Than Low Byte
 121      =3                                                             
 122      =3  //------------------------------------------------------------------------------
 123      =3  // AMX0N Enums (AMUX0 Negative Multiplexer Selection @ 0xBA)
 124      =3  //------------------------------------------------------------------------------
 125      =3  #define AMX0N_AMX0N__FMASK   0x3F ///< AMUX0 Negative Input Selection
 126      =3  #define AMX0N_AMX0N__SHIFT   0x00 ///< AMUX0 Negative Input Selection
 127      =3  #define AMX0N_AMX0N__ADC0N0  0x00 ///< Select ADC0N.0.               
 128      =3  #define AMX0N_AMX0N__ADC0N1  0x01 ///< Select ADC0N.1.               
 129      =3  #define AMX0N_AMX0N__ADC0N2  0x02 ///< Select ADC0N.2.               
 130      =3  #define AMX0N_AMX0N__ADC0N3  0x03 ///< Select ADC0N.3.               
 131      =3  #define AMX0N_AMX0N__ADC0N4  0x04 ///< Select ADC0N.4.               
 132      =3  #define AMX0N_AMX0N__ADC0N5  0x05 ///< Select ADC0N.5.               
 133      =3  #define AMX0N_AMX0N__ADC0N6  0x06 ///< Select ADC0N.6.               
 134      =3  #define AMX0N_AMX0N__ADC0N7  0x07 ///< Select ADC0N.7.               
 135      =3  #define AMX0N_AMX0N__ADC0N8  0x08 ///< Select ADC0N.8.               
 136      =3  #define AMX0N_AMX0N__ADC0N9  0x09 ///< Select ADC0N.9.               
 137      =3  #define AMX0N_AMX0N__ADC0N10 0x0A ///< Select ADC0N.10.              
 138      =3  #define AMX0N_AMX0N__ADC0N11 0x0B ///< Select ADC0N.11.              
 139      =3  #define AMX0N_AMX0N__ADC0N12 0x0C ///< Select ADC0N.12.              
 140      =3  #define AMX0N_AMX0N__ADC0N13 0x0D ///< Select ADC0N.13.              
 141      =3  #define AMX0N_AMX0N__ADC0N14 0x0E ///< Select ADC0N.14.              
 142      =3  #define AMX0N_AMX0N__ADC0N15 0x0F ///< Select ADC0N.15.              
 143      =3  #define AMX0N_AMX0N__ADC0N16 0x10 ///< Select ADC0N.16.              
 144      =3  #define AMX0N_AMX0N__ADC0N17 0x11 ///< Select ADC0N.17.              
 145      =3  #define AMX0N_AMX0N__ADC0N18 0x12 ///< Select ADC0N.18.              
 146      =3  #define AMX0N_AMX0N__ADC0N19 0x13 ///< Select ADC0N.19.              
 147      =3  #define AMX0N_AMX0N__ADC0N20 0x14 ///< Select ADC0N.20.              
 148      =3  #define AMX0N_AMX0N__ADC0N21 0x15 ///< Select ADC0N.21.              
 149      =3  #define AMX0N_AMX0N__ADC0N22 0x16 ///< Select ADC0N.22.              
 150      =3  #define AMX0N_AMX0N__ADC0N23 0x17 ///< Select ADC0N.23.              
 151      =3  #define AMX0N_AMX0N__ADC0N24 0x18 ///< Select ADC0N.24.              
 152      =3  #define AMX0N_AMX0N__ADC0N25 0x19 ///< Select ADC0N.25.              
 153      =3  #define AMX0N_AMX0N__ADC0N26 0x1A ///< Select ADC0N.26.              
 154      =3  #define AMX0N_AMX0N__ADC0N27 0x1B ///< Select ADC0N.27.              
 155      =3  #define AMX0N_AMX0N__ADC0N28 0x1C ///< Select ADC0N.28.              
 156      =3  #define AMX0N_AMX0N__ADC0N29 0x1D ///< Select ADC0N.29.              
 157      =3  #define AMX0N_AMX0N__VREF    0x1E ///< Internal Voltage Reference.   
 158      =3  #define AMX0N_AMX0N__GND     0x1F ///< Ground (single-ended mode).   
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 22  

 159      =3  #define AMX0N_AMX0N__ADC0N32 0x20 ///< Select ADC0N.32.              
 160      =3  #define AMX0N_AMX0N__ADC0N33 0x21 ///< Select ADC0N.33.              
 161      =3  #define AMX0N_AMX0N__ADC0N34 0x22 ///< Select ADC0N.34.              
 162      =3                                                                       
 163      =3  //------------------------------------------------------------------------------
 164      =3  // AMX0P Enums (AMUX0 Positive Multiplexer Selection @ 0xBB)
 165      =3  //------------------------------------------------------------------------------
 166      =3  #define AMX0P_AMX0P__FMASK   0x3F ///< AMUX0 Positive Input Selection
 167      =3  #define AMX0P_AMX0P__SHIFT   0x00 ///< AMUX0 Positive Input Selection
 168      =3  #define AMX0P_AMX0P__ADC0P0  0x00 ///< Select ADC0P.0.               
 169      =3  #define AMX0P_AMX0P__ADC0P1  0x01 ///< Select ADC0P.1.               
 170      =3  #define AMX0P_AMX0P__ADC0P2  0x02 ///< Select ADC0P.2.               
 171      =3  #define AMX0P_AMX0P__ADC0P3  0x03 ///< Select ADC0P.3.               
 172      =3  #define AMX0P_AMX0P__ADC0P4  0x04 ///< Select ADC0P.4.               
 173      =3  #define AMX0P_AMX0P__ADC0P5  0x05 ///< Select ADC0P.5.               
 174      =3  #define AMX0P_AMX0P__ADC0P6  0x06 ///< Select ADC0P.6.               
 175      =3  #define AMX0P_AMX0P__ADC0P7  0x07 ///< Select ADC0P.7.               
 176      =3  #define AMX0P_AMX0P__ADC0P8  0x08 ///< Select ADC0P.8.               
 177      =3  #define AMX0P_AMX0P__ADC0P9  0x09 ///< Select ADC0P.9.               
 178      =3  #define AMX0P_AMX0P__ADC0P10 0x0A ///< Select ADC0P.10.              
 179      =3  #define AMX0P_AMX0P__ADC0P11 0x0B ///< Select ADC0P.11.              
 180      =3  #define AMX0P_AMX0P__ADC0P12 0x0C ///< Select ADC0P.12.              
 181      =3  #define AMX0P_AMX0P__ADC0P13 0x0D ///< Select ADC0P.13.              
 182      =3  #define AMX0P_AMX0P__ADC0P14 0x0E ///< Select ADC0P.14.              
 183      =3  #define AMX0P_AMX0P__ADC0P15 0x0F ///< Select ADC0P.15.              
 184      =3  #define AMX0P_AMX0P__ADC0P16 0x10 ///< Select ADC0P.16.              
 185      =3  #define AMX0P_AMX0P__ADC0P17 0x11 ///< Select ADC0P.17.              
 186      =3  #define AMX0P_AMX0P__ADC0P18 0x12 ///< Select ADC0P.18.              
 187      =3  #define AMX0P_AMX0P__ADC0P19 0x13 ///< Select ADC0P.19.              
 188      =3  #define AMX0P_AMX0P__ADC0P20 0x14 ///< Select ADC0P.20.              
 189      =3  #define AMX0P_AMX0P__ADC0P21 0x15 ///< Select ADC0P.21.              
 190      =3  #define AMX0P_AMX0P__ADC0P22 0x16 ///< Select ADC0P.22.              
 191      =3  #define AMX0P_AMX0P__ADC0P23 0x17 ///< Select ADC0P.23.              
 192      =3  #define AMX0P_AMX0P__ADC0P24 0x18 ///< Select ADC0P.24.              
 193      =3  #define AMX0P_AMX0P__ADC0P25 0x19 ///< Select ADC0P.25.              
 194      =3  #define AMX0P_AMX0P__ADC0P26 0x1A ///< Select ADC0P.26.              
 195      =3  #define AMX0P_AMX0P__ADC0P27 0x1B ///< Select ADC0P.27.              
 196      =3  #define AMX0P_AMX0P__ADC0P28 0x1C ///< Select ADC0P.28.              
 197      =3  #define AMX0P_AMX0P__ADC0P29 0x1D ///< Select ADC0P.29.              
 198      =3  #define AMX0P_AMX0P__TEMP    0x1E ///< Temperature sensor.           
 199      =3  #define AMX0P_AMX0P__VDD     0x1F ///< VDD Supply Voltage.           
 200      =3  #define AMX0P_AMX0P__ADC0P32 0x20 ///< Select ADC0P.32.              
 201      =3  #define AMX0P_AMX0P__ADC0P33 0x21 ///< Select ADC0P.33.              
 202      =3  #define AMX0P_AMX0P__ADC0P34 0x22 ///< Select ADC0P.34.              
 203      =3                                                                       
 204      =3  //------------------------------------------------------------------------------
 205      =3  // ACC Enums (Accumulator @ 0xE0)
 206      =3  //------------------------------------------------------------------------------
 207      =3  #define ACC_ACC__FMASK 0xFF ///< Accumulator
 208      =3  #define ACC_ACC__SHIFT 0x00 ///< Accumulator
 209      =3                                              
 210      =3  //------------------------------------------------------------------------------
 211      =3  // B Enums (B Register @ 0xF0)
 212      =3  //------------------------------------------------------------------------------
 213      =3  #define B_B__FMASK 0xFF ///< B Register
 214      =3  #define B_B__SHIFT 0x00 ///< B Register
 215      =3                                         
 216      =3  //------------------------------------------------------------------------------
 217      =3  // DPH Enums (Data Pointer High @ 0x83)
 218      =3  //------------------------------------------------------------------------------
 219      =3  #define DPH_DPH__FMASK 0xFF ///< Data Pointer High
 220      =3  #define DPH_DPH__SHIFT 0x00 ///< Data Pointer High
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 23  

 221      =3                                                    
 222      =3  //------------------------------------------------------------------------------
 223      =3  // DPL Enums (Data Pointer Low @ 0x82)
 224      =3  //------------------------------------------------------------------------------
 225      =3  #define DPL_DPL__FMASK 0xFF ///< Data Pointer Low
 226      =3  #define DPL_DPL__SHIFT 0x00 ///< Data Pointer Low
 227      =3                                                   
 228      =3  //------------------------------------------------------------------------------
 229      =3  // PFE0CN Enums (Prefetch Engine Control @ 0xAF)
 230      =3  //------------------------------------------------------------------------------
 231      =3  #define PFE0CN_FLBWE__BMASK                0x01 ///< Flash Block Write Enable                      
 232      =3  #define PFE0CN_FLBWE__SHIFT                0x00 ///< Flash Block Write Enable                      
 233      =3  #define PFE0CN_FLBWE__BLOCK_WRITE_DISABLED 0x00 ///< Each byte of a firmware flash write is written
 234      =3                                                  ///< individually.                                 
 235      =3  #define PFE0CN_FLBWE__BLOCK_WRITE_ENABLED  0x01 ///< Flash bytes are written in groups of two.     
 236      =3                                                                                                     
 237      =3  #define PFE0CN_PFEN__BMASK                 0x20 ///< Prefetch Enable                               
 238      =3  #define PFE0CN_PFEN__SHIFT                 0x05 ///< Prefetch Enable                               
 239      =3  #define PFE0CN_PFEN__DISABLED              0x00 ///< Disable the prefetch engine (SYSCLK < 25 MHz).
 240      =3  #define PFE0CN_PFEN__ENABLED               0x20 ///< Enable the prefetch engine (SYSCLK > 25 MHz). 
 241      =3                                                                                                     
 242      =3  //------------------------------------------------------------------------------
 243      =3  // PSW Enums (Program Status Word @ 0xD0)
 244      =3  //------------------------------------------------------------------------------
 245      =3  #define PSW_PARITY__BMASK   0x01 ///< Parity Flag                                       
 246      =3  #define PSW_PARITY__SHIFT   0x00 ///< Parity Flag                                       
 247      =3  #define PSW_PARITY__NOT_SET 0x00 ///< The sum of the 8 bits in the accumulator is even. 
 248      =3  #define PSW_PARITY__SET     0x01 ///< The sum of the 8 bits in the accumulator is odd.  
 249      =3                                                                                          
 250      =3  #define PSW_F1__BMASK       0x02 ///< User Flag 1                                       
 251      =3  #define PSW_F1__SHIFT       0x01 ///< User Flag 1                                       
 252      =3  #define PSW_F1__NOT_SET     0x00 ///< Flag is not set.                                  
 253      =3  #define PSW_F1__SET         0x02 ///< Flag is set.                                      
 254      =3                                                                                          
 255      =3  #define PSW_OV__BMASK       0x04 ///< Overflow Flag                                     
 256      =3  #define PSW_OV__SHIFT       0x02 ///< Overflow Flag                                     
 257      =3  #define PSW_OV__NOT_SET     0x00 ///< An overflow did not occur.                        
 258      =3  #define PSW_OV__SET         0x04 ///< An overflow occurred.                             
 259      =3                                                                                          
 260      =3  #define PSW_RS__FMASK       0x18 ///< Register Bank Select                              
 261      =3  #define PSW_RS__SHIFT       0x03 ///< Register Bank Select                              
 262      =3  #define PSW_RS__BANK0       0x00 ///< Bank 0, Addresses 0x00-0x07                       
 263      =3  #define PSW_RS__BANK1       0x08 ///< Bank 1, Addresses 0x08-0x0F                       
 264      =3  #define PSW_RS__BANK2       0x10 ///< Bank 2, Addresses 0x10-0x17                       
 265      =3  #define PSW_RS__BANK3       0x18 ///< Bank 3, Addresses 0x18-0x1F                       
 266      =3                                                                                          
 267      =3  #define PSW_F0__BMASK       0x20 ///< User Flag 0                                       
 268      =3  #define PSW_F0__SHIFT       0x05 ///< User Flag 0                                       
 269      =3  #define PSW_F0__NOT_SET     0x00 ///< Flag is not set.                                  
 270      =3  #define PSW_F0__SET         0x20 ///< Flag is set.                                      
 271      =3                                                                                          
 272      =3  #define PSW_AC__BMASK       0x40 ///< Auxiliary Carry Flag                              
 273      =3  #define PSW_AC__SHIFT       0x06 ///< Auxiliary Carry Flag                              
 274      =3  #define PSW_AC__NOT_SET     0x00 ///< A carry into (addition) or borrow from            
 275      =3                                   ///< (subtraction) the high order nibble did not occur.
 276      =3  #define PSW_AC__SET         0x40 ///< A carry into (addition) or borrow from            
 277      =3                                   ///< (subtraction) the high order nibble occurred.     
 278      =3                                                                                          
 279      =3  #define PSW_CY__BMASK       0x80 ///< Carry Flag                                        
 280      =3  #define PSW_CY__SHIFT       0x07 ///< Carry Flag                                        
 281      =3  #define PSW_CY__NOT_SET     0x00 ///< A carry (addition) or borrow (subtraction) did not
 282      =3                                   ///< occur.                                            
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 24  

 283      =3  #define PSW_CY__SET         0x80 ///< A carry (addition) or borrow (subtraction)        
 284      =3                                   ///< occurred.                                         
 285      =3                                                                                          
 286      =3  //------------------------------------------------------------------------------
 287      =3  // SP Enums (Stack Pointer @ 0x81)
 288      =3  //------------------------------------------------------------------------------
 289      =3  #define SP_SP__FMASK 0xFF ///< Stack Pointer
 290      =3  #define SP_SP__SHIFT 0x00 ///< Stack Pointer
 291      =3                                              
 292      =3  //------------------------------------------------------------------------------
 293      =3  // CLKSEL Enums (Clock Select @ 0xA9)
 294      =3  //------------------------------------------------------------------------------
 295      =3  #define CLKSEL_CLKSL__FMASK               0x07 ///< System Clock Source Select Bits                   
 296      =3  #define CLKSEL_CLKSL__SHIFT               0x00 ///< System Clock Source Select Bits                   
 297      =3  #define CLKSEL_CLKSL__DIVIDED_HFOSC_DIV_4 0x00 ///< Clock (SYSCLK) derived from the Internal High-    
 298      =3                                                 ///< Frequency Oscillator / 4 and scaled per the IFCN  
 299      =3                                                 ///< bits in register OSCICN.                          
 300      =3  #define CLKSEL_CLKSL__EXTOSC              0x01 ///< Clock (SYSCLK) derived from the External          
 301      =3                                                 ///< Oscillator circuit.                               
 302      =3  #define CLKSEL_CLKSL__HFOSC_DIV_2         0x02 ///< Clock (SYSCLK) derived from the Internal High-    
 303      =3                                                 ///< Frequency Oscillator / 2.                         
 304      =3  #define CLKSEL_CLKSL__HFOSC               0x03 ///< Clock (SYSCLK) derived from the Internal High-    
 305      =3                                                 ///< Frequency Oscillator.                             
 306      =3  #define CLKSEL_CLKSL__LFOSC               0x04 ///< Clock (SYSCLK) derived from the Internal Low-     
 307      =3                                                 ///< Frequency Oscillator and scaled per the OSCLD bits
 308      =3                                                 ///< in register OSCLCN.                               
 309      =3                                                                                                        
 310      =3  #define CLKSEL_OUTCLK__BMASK              0x08 ///< Crossbar Clock Out Select                         
 311      =3  #define CLKSEL_OUTCLK__SHIFT              0x03 ///< Crossbar Clock Out Select                         
 312      =3  #define CLKSEL_OUTCLK__SYSCLK             0x00 ///< Enabling the Crossbar SYSCLK signal outputs       
 313      =3                                                 ///< SYSCLK.                                           
 314      =3  #define CLKSEL_OUTCLK__SYSCLK_SYNC_IO     0x08 ///< Enabling the Crossbar SYSCLK signal outputs SYSCLK
 315      =3                                                 ///< synchronized with the Port I/O.                   
 316      =3                                                                                                        
 317      =3  #define CLKSEL_USBCLK__FMASK              0x70 ///< USB Clock Source Select Bits                      
 318      =3  #define CLKSEL_USBCLK__SHIFT              0x04 ///< USB Clock Source Select Bits                      
 319      =3  #define CLKSEL_USBCLK__HFOSC              0x00 ///< USB clock (USBCLK) derived from the Internal High-
 320      =3                                                 ///< Frequency Oscillator.                             
 321      =3  #define CLKSEL_USBCLK__HFOSC_DIV_8        0x10 ///< USB clock (USBCLK) derived from the Internal High-
 322      =3                                                 ///< Frequency Oscillator / 8.                         
 323      =3  #define CLKSEL_USBCLK__EXTOSC             0x20 ///< USB clock (USBCLK) derived from the External      
 324      =3                                                 ///< Oscillator.                                       
 325      =3  #define CLKSEL_USBCLK__EXTOSC_DIV_2       0x30 ///< USB clock (USBCLK) derived from the External      
 326      =3                                                 ///< Oscillator / 2.                                   
 327      =3  #define CLKSEL_USBCLK__EXTOSC_DIV_3       0x40 ///< USB clock (USBCLK) derived from the External      
 328      =3                                                 ///< Oscillator / 3.                                   
 329      =3  #define CLKSEL_USBCLK__EXTOSC_DIV_4       0x50 ///< USB clock (USBCLK) derived from the External      
 330      =3                                                 ///< Oscillator / 4.                                   
 331      =3  #define CLKSEL_USBCLK__LFOSC              0x60 ///< USB clock (USBCLK) derived from the Internal Low- 
 332      =3                                                 ///< Frequency Oscillator.                             
 333      =3                                                                                                        
 334      =3  //------------------------------------------------------------------------------
 335      =3  // CMP0CN0 Enums (Comparator 0 Control 0 @ 0x9B)
 336      =3  //------------------------------------------------------------------------------
 337      =3  #define CMP0CN0_CPHYN__FMASK                0x03 ///< Comparator Negative Hysteresis Control            
 338      =3  #define CMP0CN0_CPHYN__SHIFT                0x00 ///< Comparator Negative Hysteresis Control            
 339      =3  #define CMP0CN0_CPHYN__DISABLED             0x00 ///< Negative Hysteresis disabled.                     
 340      =3  #define CMP0CN0_CPHYN__ENABLED_MODE1        0x01 ///< Negative Hysteresis = Hysteresis 1.               
 341      =3  #define CMP0CN0_CPHYN__ENABLED_MODE2        0x02 ///< Negative Hysteresis = Hysteresis 2.               
 342      =3  #define CMP0CN0_CPHYN__ENABLED_MODE3        0x03 ///< Negative Hysteresis = Hysteresis 3 (Maximum).     
 343      =3                                                                                                          
 344      =3  #define CMP0CN0_CPHYP__FMASK                0x0C ///< Comparator Positive Hysteresis Control            
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 25  

 345      =3  #define CMP0CN0_CPHYP__SHIFT                0x02 ///< Comparator Positive Hysteresis Control            
 346      =3  #define CMP0CN0_CPHYP__DISABLED             0x00 ///< Positive Hysteresis disabled.                     
 347      =3  #define CMP0CN0_CPHYP__ENABLED_MODE1        0x04 ///< Positive Hysteresis = Hysteresis 1.               
 348      =3  #define CMP0CN0_CPHYP__ENABLED_MODE2        0x08 ///< Positive Hysteresis = Hysteresis 2.               
 349      =3  #define CMP0CN0_CPHYP__ENABLED_MODE3        0x0C ///< Positive Hysteresis = Hysteresis 3 (Maximum).     
 350      =3                                                                                                          
 351      =3  #define CMP0CN0_CPFIF__BMASK                0x10 ///< Comparator Falling-Edge Flag                      
 352      =3  #define CMP0CN0_CPFIF__SHIFT                0x04 ///< Comparator Falling-Edge Flag                      
 353      =3  #define CMP0CN0_CPFIF__NOT_SET              0x00 ///< No comparator falling edge has occurred since this
 354      =3                                                   ///< flag was last cleared.                            
 355      =3  #define CMP0CN0_CPFIF__FALLING_EDGE         0x10 ///< Comparator falling edge has occurred.             
 356      =3                                                                                                          
 357      =3  #define CMP0CN0_CPRIF__BMASK                0x20 ///< Comparator Rising-Edge Flag                       
 358      =3  #define CMP0CN0_CPRIF__SHIFT                0x05 ///< Comparator Rising-Edge Flag                       
 359      =3  #define CMP0CN0_CPRIF__NOT_SET              0x00 ///< No comparator rising edge has occurred since this 
 360      =3                                                   ///< flag was last cleared.                            
 361      =3  #define CMP0CN0_CPRIF__RISING_EDGE          0x20 ///< Comparator rising edge has occurred.              
 362      =3                                                                                                          
 363      =3  #define CMP0CN0_CPOUT__BMASK                0x40 ///< Comparator Output State Flag                      
 364      =3  #define CMP0CN0_CPOUT__SHIFT                0x06 ///< Comparator Output State Flag                      
 365      =3  #define CMP0CN0_CPOUT__POS_LESS_THAN_NEG    0x00 ///< Voltage on CP0P < CP0N.                           
 366      =3  #define CMP0CN0_CPOUT__POS_GREATER_THAN_NEG 0x40 ///< Voltage on CP0P > CP0N.                           
 367      =3                                                                                                          
 368      =3  #define CMP0CN0_CPEN__BMASK                 0x80 ///< Comparator Enable                                 
 369      =3  #define CMP0CN0_CPEN__SHIFT                 0x07 ///< Comparator Enable                                 
 370      =3  #define CMP0CN0_CPEN__DISABLED              0x00 ///< Comparator disabled.                              
 371      =3  #define CMP0CN0_CPEN__ENABLED               0x80 ///< Comparator enabled.                               
 372      =3                                                                                                          
 373      =3  //------------------------------------------------------------------------------
 374      =3  // CMP0MD Enums (Comparator 0 Mode @ 0x9D)
 375      =3  //------------------------------------------------------------------------------
 376      =3  #define CMP0MD_CPMD__FMASK              0x03 ///< Comparator Mode Select                      
 377      =3  #define CMP0MD_CPMD__SHIFT              0x00 ///< Comparator Mode Select                      
 378      =3  #define CMP0MD_CPMD__MODE0              0x00 ///< Mode 0 (Fastest Response Time, Highest Power
 379      =3                                               ///< Consumption)                                
 380      =3  #define CMP0MD_CPMD__MODE1              0x01 ///< Mode 1                                      
 381      =3  #define CMP0MD_CPMD__MODE2              0x02 ///< Mode 2                                      
 382      =3  #define CMP0MD_CPMD__MODE3              0x03 ///< Mode 3 (Slowest Response Time, Lowest Power 
 383      =3                                               ///< Consumption)                                
 384      =3                                                                                                
 385      =3  #define CMP0MD_CPFIE__BMASK             0x10 ///< Comparator Falling-Edge Interrupt Enable    
 386      =3  #define CMP0MD_CPFIE__SHIFT             0x04 ///< Comparator Falling-Edge Interrupt Enable    
 387      =3  #define CMP0MD_CPFIE__FALL_INT_DISABLED 0x00 ///< Comparator falling-edge interrupt disabled. 
 388      =3  #define CMP0MD_CPFIE__FALL_INT_ENABLED  0x10 ///< Comparator falling-edge interrupt enabled.  
 389      =3                                                                                                
 390      =3  #define CMP0MD_CPRIE__BMASK             0x20 ///< Comparator Rising-Edge Interrupt Enable     
 391      =3  #define CMP0MD_CPRIE__SHIFT             0x05 ///< Comparator Rising-Edge Interrupt Enable     
 392      =3  #define CMP0MD_CPRIE__RISE_INT_DISABLED 0x00 ///< Comparator rising-edge interrupt disabled.  
 393      =3  #define CMP0MD_CPRIE__RISE_INT_ENABLED  0x20 ///< Comparator rising-edge interrupt enabled.   
 394      =3                                                                                                
 395      =3  //------------------------------------------------------------------------------
 396      =3  // CMP0MX Enums (Comparator 0 Multiplexer Selection @ 0x9F)
 397      =3  //------------------------------------------------------------------------------
 398      =3  #define CMP0MX_CMXP__FMASK  0x07 ///< Comparator Positive Input MUX Selection
 399      =3  #define CMP0MX_CMXP__SHIFT  0x00 ///< Comparator Positive Input MUX Selection
 400      =3  #define CMP0MX_CMXP__CMP0P0 0x00 ///< External pin CMP0P.0.                  
 401      =3  #define CMP0MX_CMXP__CMP0P1 0x01 ///< External pin CMP0P.1.                  
 402      =3  #define CMP0MX_CMXP__CMP0P2 0x02 ///< External pin CMP0P.2.                  
 403      =3  #define CMP0MX_CMXP__CMP0P3 0x03 ///< External pin CMP0P.3.                  
 404      =3  #define CMP0MX_CMXP__CMP0P4 0x04 ///< External pin CMP0P.4.                  
 405      =3                                                                               
 406      =3  #define CMP0MX_CMXN__FMASK  0x70 ///< Comparator Negative Input MUX Selection
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 26  

 407      =3  #define CMP0MX_CMXN__SHIFT  0x04 ///< Comparator Negative Input MUX Selection
 408      =3  #define CMP0MX_CMXN__CMP0N0 0x00 ///< External pin CMP0N.0.                  
 409      =3  #define CMP0MX_CMXN__CMP0N1 0x10 ///< External pin CMP0N.1.                  
 410      =3  #define CMP0MX_CMXN__CMP0N2 0x20 ///< External pin CMP0N.2.                  
 411      =3  #define CMP0MX_CMXN__CMP0N3 0x30 ///< External pin CMP0N.3.                  
 412      =3  #define CMP0MX_CMXN__CMP0N4 0x40 ///< External pin CMP0N.4.                  
 413      =3                                                                               
 414      =3  //------------------------------------------------------------------------------
 415      =3  // CMP1CN0 Enums (Comparator 1 Control 0 @ 0x9A)
 416      =3  //------------------------------------------------------------------------------
 417      =3  #define CMP1CN0_CPHYN__FMASK                0x03 ///< Comparator Negative Hysteresis Control            
 418      =3  #define CMP1CN0_CPHYN__SHIFT                0x00 ///< Comparator Negative Hysteresis Control            
 419      =3  #define CMP1CN0_CPHYN__DISABLED             0x00 ///< Negative Hysteresis disabled.                     
 420      =3  #define CMP1CN0_CPHYN__ENABLED_MODE1        0x01 ///< Negative Hysteresis = Hysteresis 1.               
 421      =3  #define CMP1CN0_CPHYN__ENABLED_MODE2        0x02 ///< Negative Hysteresis = Hysteresis 2.               
 422      =3  #define CMP1CN0_CPHYN__ENABLED_MODE3        0x03 ///< Negative Hysteresis = Hysteresis 3 (Maximum).     
 423      =3                                                                                                          
 424      =3  #define CMP1CN0_CPHYP__FMASK                0x0C ///< Comparator Positive Hysteresis Control            
 425      =3  #define CMP1CN0_CPHYP__SHIFT                0x02 ///< Comparator Positive Hysteresis Control            
 426      =3  #define CMP1CN0_CPHYP__DISABLED             0x00 ///< Positive Hysteresis disabled.                     
 427      =3  #define CMP1CN0_CPHYP__ENABLED_MODE1        0x04 ///< Positive Hysteresis = Hysteresis 1.               
 428      =3  #define CMP1CN0_CPHYP__ENABLED_MODE2        0x08 ///< Positive Hysteresis = Hysteresis 2.               
 429      =3  #define CMP1CN0_CPHYP__ENABLED_MODE3        0x0C ///< Positive Hysteresis = Hysteresis 3 (Maximum).     
 430      =3                                                                                                          
 431      =3  #define CMP1CN0_CPFIF__BMASK                0x10 ///< Comparator Falling-Edge Flag                      
 432      =3  #define CMP1CN0_CPFIF__SHIFT                0x04 ///< Comparator Falling-Edge Flag                      
 433      =3  #define CMP1CN0_CPFIF__NOT_SET              0x00 ///< No comparator falling edge has occurred since this
 434      =3                                                   ///< flag was last cleared.                            
 435      =3  #define CMP1CN0_CPFIF__FALLING_EDGE         0x10 ///< Comparator falling edge has occurred.             
 436      =3                                                                                                          
 437      =3  #define CMP1CN0_CPRIF__BMASK                0x20 ///< Comparator Rising-Edge Flag                       
 438      =3  #define CMP1CN0_CPRIF__SHIFT                0x05 ///< Comparator Rising-Edge Flag                       
 439      =3  #define CMP1CN0_CPRIF__NOT_SET              0x00 ///< No comparator rising edge has occurred since this 
 440      =3                                                   ///< flag was last cleared.                            
 441      =3  #define CMP1CN0_CPRIF__RISING_EDGE          0x20 ///< Comparator rising edge has occurred.              
 442      =3                                                                                                          
 443      =3  #define CMP1CN0_CPOUT__BMASK                0x40 ///< Comparator Output State Flag                      
 444      =3  #define CMP1CN0_CPOUT__SHIFT                0x06 ///< Comparator Output State Flag                      
 445      =3  #define CMP1CN0_CPOUT__POS_LESS_THAN_NEG    0x00 ///< Voltage on CP1P < CP1N.                           
 446      =3  #define CMP1CN0_CPOUT__POS_GREATER_THAN_NEG 0x40 ///< Voltage on CP1P > CP1N.                           
 447      =3                                                                                                          
 448      =3  #define CMP1CN0_CPEN__BMASK                 0x80 ///< Comparator Enable                                 
 449      =3  #define CMP1CN0_CPEN__SHIFT                 0x07 ///< Comparator Enable                                 
 450      =3  #define CMP1CN0_CPEN__DISABLED              0x00 ///< Comparator disabled.                              
 451      =3  #define CMP1CN0_CPEN__ENABLED               0x80 ///< Comparator enabled.                               
 452      =3                                                                                                          
 453      =3  //------------------------------------------------------------------------------
 454      =3  // CMP1MD Enums (Comparator 1 Mode @ 0x9C)
 455      =3  //------------------------------------------------------------------------------
 456      =3  #define CMP1MD_CPMD__FMASK              0x03 ///< Comparator Mode Select                      
 457      =3  #define CMP1MD_CPMD__SHIFT              0x00 ///< Comparator Mode Select                      
 458      =3  #define CMP1MD_CPMD__MODE0              0x00 ///< Mode 0 (Fastest Response Time, Highest Power
 459      =3                                               ///< Consumption)                                
 460      =3  #define CMP1MD_CPMD__MODE1              0x01 ///< Mode 1                                      
 461      =3  #define CMP1MD_CPMD__MODE2              0x02 ///< Mode 2                                      
 462      =3  #define CMP1MD_CPMD__MODE3              0x03 ///< Mode 3 (Slowest Response Time, Lowest Power 
 463      =3                                               ///< Consumption)                                
 464      =3                                                                                                
 465      =3  #define CMP1MD_CPFIE__BMASK             0x10 ///< Comparator Falling-Edge Interrupt Enable    
 466      =3  #define CMP1MD_CPFIE__SHIFT             0x04 ///< Comparator Falling-Edge Interrupt Enable    
 467      =3  #define CMP1MD_CPFIE__FALL_INT_DISABLED 0x00 ///< Comparator falling-edge interrupt disabled. 
 468      =3  #define CMP1MD_CPFIE__FALL_INT_ENABLED  0x10 ///< Comparator falling-edge interrupt enabled.  
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 27  

 469      =3                                                                                                
 470      =3  #define CMP1MD_CPRIE__BMASK             0x20 ///< Comparator Rising-Edge Interrupt Enable     
 471      =3  #define CMP1MD_CPRIE__SHIFT             0x05 ///< Comparator Rising-Edge Interrupt Enable     
 472      =3  #define CMP1MD_CPRIE__RISE_INT_DISABLED 0x00 ///< Comparator rising-edge interrupt disabled.  
 473      =3  #define CMP1MD_CPRIE__RISE_INT_ENABLED  0x20 ///< Comparator rising-edge interrupt enabled.   
 474      =3                                                                                                
 475      =3  //------------------------------------------------------------------------------
 476      =3  // CMP1MX Enums (Comparator 1 Multiplexer Selection @ 0x9E)
 477      =3  //------------------------------------------------------------------------------
 478      =3  #define CMP1MX_CMXP__FMASK  0x07 ///< Comparator Positive Input MUX Selection
 479      =3  #define CMP1MX_CMXP__SHIFT  0x00 ///< Comparator Positive Input MUX Selection
 480      =3  #define CMP1MX_CMXP__CMP1P0 0x00 ///< External pin CMP1P.0.                  
 481      =3  #define CMP1MX_CMXP__CMP1P1 0x01 ///< External pin CMP1P.1.                  
 482      =3  #define CMP1MX_CMXP__CMP1P2 0x02 ///< External pin CMP1P.2.                  
 483      =3  #define CMP1MX_CMXP__CMP1P3 0x03 ///< External pin CMP1P.3.                  
 484      =3  #define CMP1MX_CMXP__CMP1P4 0x04 ///< External pin CMP1P.4.                  
 485      =3                                                                               
 486      =3  #define CMP1MX_CMXN__FMASK  0x70 ///< Comparator Negative Input MUX Selection
 487      =3  #define CMP1MX_CMXN__SHIFT  0x04 ///< Comparator Negative Input MUX Selection
 488      =3  #define CMP1MX_CMXN__CMP1N0 0x00 ///< External pin CMP1N.0.                  
 489      =3  #define CMP1MX_CMXN__CMP1N1 0x10 ///< External pin CMP1N.1.                  
 490      =3  #define CMP1MX_CMXN__CMP1N2 0x20 ///< External pin CMP1N.2.                  
 491      =3  #define CMP1MX_CMXN__CMP1N3 0x30 ///< External pin CMP1N.3.                  
 492      =3  #define CMP1MX_CMXN__CMP1N4 0x40 ///< External pin CMP1N.4.                  
 493      =3                                                                               
 494      =3  //------------------------------------------------------------------------------
 495      =3  // IT01CF Enums (INT0/INT1 Configuration @ 0xE4)
 496      =3  //------------------------------------------------------------------------------
 497      =3  #define IT01CF_IN0SL__FMASK       0x07 ///< INT0 Port Pin Selection   
 498      =3  #define IT01CF_IN0SL__SHIFT       0x00 ///< INT0 Port Pin Selection   
 499      =3  #define IT01CF_IN0SL__P0_0        0x00 ///< Select P0.0.              
 500      =3  #define IT01CF_IN0SL__P0_1        0x01 ///< Select P0.1.              
 501      =3  #define IT01CF_IN0SL__P0_2        0x02 ///< Select P0.2.              
 502      =3  #define IT01CF_IN0SL__P0_3        0x03 ///< Select P0.3.              
 503      =3  #define IT01CF_IN0SL__P0_4        0x04 ///< Select P0.4.              
 504      =3  #define IT01CF_IN0SL__P0_5        0x05 ///< Select P0.5.              
 505      =3  #define IT01CF_IN0SL__P0_6        0x06 ///< Select P0.6.              
 506      =3  #define IT01CF_IN0SL__P0_7        0x07 ///< Select P0.7.              
 507      =3                                                                        
 508      =3  #define IT01CF_IN0PL__BMASK       0x08 ///< INT0 Polarity             
 509      =3  #define IT01CF_IN0PL__SHIFT       0x03 ///< INT0 Polarity             
 510      =3  #define IT01CF_IN0PL__ACTIVE_LOW  0x00 ///< INT0 input is active low. 
 511      =3  #define IT01CF_IN0PL__ACTIVE_HIGH 0x08 ///< INT0 input is active high.
 512      =3                                                                        
 513      =3  #define IT01CF_IN1SL__FMASK       0x70 ///< INT1 Port Pin Selection   
 514      =3  #define IT01CF_IN1SL__SHIFT       0x04 ///< INT1 Port Pin Selection   
 515      =3  #define IT01CF_IN1SL__P0_0        0x00 ///< Select P0.0.              
 516      =3  #define IT01CF_IN1SL__P0_1        0x10 ///< Select P0.1.              
 517      =3  #define IT01CF_IN1SL__P0_2        0x20 ///< Select P0.2.              
 518      =3  #define IT01CF_IN1SL__P0_3        0x30 ///< Select P0.3.              
 519      =3  #define IT01CF_IN1SL__P0_4        0x40 ///< Select P0.4.              
 520      =3  #define IT01CF_IN1SL__P0_5        0x50 ///< Select P0.5.              
 521      =3  #define IT01CF_IN1SL__P0_6        0x60 ///< Select P0.6.              
 522      =3  #define IT01CF_IN1SL__P0_7        0x70 ///< Select P0.7.              
 523      =3                                                                        
 524      =3  #define IT01CF_IN1PL__BMASK       0x80 ///< INT1 Polarity             
 525      =3  #define IT01CF_IN1PL__SHIFT       0x07 ///< INT1 Polarity             
 526      =3  #define IT01CF_IN1PL__ACTIVE_LOW  0x00 ///< INT1 input is active low. 
 527      =3  #define IT01CF_IN1PL__ACTIVE_HIGH 0x80 ///< INT1 input is active high.
 528      =3                                                                        
 529      =3  //------------------------------------------------------------------------------
 530      =3  // XOSC0CN Enums (External Oscillator Control @ 0xB1)
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 28  

 531      =3  //------------------------------------------------------------------------------
 532      =3  #define XOSC0CN_XFCN__FMASK           0x07 ///< External Oscillator Frequency Control            
 533      =3  #define XOSC0CN_XFCN__SHIFT           0x00 ///< External Oscillator Frequency Control            
 534      =3  #define XOSC0CN_XFCN__MODE0           0x00 ///< Select external oscillator mode 0: Crystal       
 535      =3                                             ///< frequency <= 20 kHz, RC/C frequency <= 25 kHz, C 
 536      =3                                             ///< mode K factor = 0.87.                            
 537      =3  #define XOSC0CN_XFCN__MODE1           0x01 ///< Select external oscillator mode 1: 20 kHz <      
 538      =3                                             ///< Crystal frequency <= 58 kHz, 25 kHz < RC/C       
 539      =3                                             ///< frequency <= 50 kHz, C mode K factor = 2.6.      
 540      =3  #define XOSC0CN_XFCN__MODE2           0x02 ///< Select external oscillator mode 2: 58 kHz <      
 541      =3                                             ///< Crystal frequency <= 155 kHz, 50 kHz < RC/C      
 542      =3                                             ///< frequency <= 100 kHz, C mode K factor = 7.7.     
 543      =3  #define XOSC0CN_XFCN__MODE3           0x03 ///< Select external oscillator mode 3: 155 kHz <     
 544      =3                                             ///< Crystal frequency <= 415 kHz, 100 kHz < RC/C     
 545      =3                                             ///< frequency <= 200 kHz, C mode K factor = 22.      
 546      =3  #define XOSC0CN_XFCN__MODE4           0x04 ///< Select external oscillator mode 4: 415 kHz <     
 547      =3                                             ///< Crystal frequency <= 1.1 MHz, 200 kHz < RC/C     
 548      =3                                             ///< frequency <= 400 kHz, C mode K factor = 65.      
 549      =3  #define XOSC0CN_XFCN__MODE5           0x05 ///< Select external oscillator mode 5: 1.1 MHz <     
 550      =3                                             ///< Crystal frequency <= 3.1 MHz, 400 kHz < RC/C     
 551      =3                                             ///< frequency <= 800 kHz, C mode K factor = 180.     
 552      =3  #define XOSC0CN_XFCN__MODE6           0x06 ///< Select external oscillator mode 6: 3.1 MHz <     
 553      =3                                             ///< Crystal frequency <= 8.2 kHz, 800 kHz < RC/C     
 554      =3                                             ///< frequency <= 1.6 MHz, C mode K factor = 664.     
 555      =3  #define XOSC0CN_XFCN__MODE7           0x07 ///< Select external oscillator mode 7: 8.2 MHz <     
 556      =3                                             ///< Crystal frequency <= 25 MHz, 1.6 MHz < RC/C      
 557      =3                                             ///< frequency <= 3.2 MHz, C mode K factor = 1590.    
 558      =3                                                                                                   
 559      =3  #define XOSC0CN_XOSCMD__FMASK         0x70 ///< External Oscillator Mode                         
 560      =3  #define XOSC0CN_XOSCMD__SHIFT         0x04 ///< External Oscillator Mode                         
 561      =3  #define XOSC0CN_XOSCMD__DISABLED      0x00 ///< External Oscillator circuit disabled.            
 562      =3  #define XOSC0CN_XOSCMD__CMOS          0x20 ///< External CMOS Clock Mode.                        
 563      =3  #define XOSC0CN_XOSCMD__CMOS_DIV_2    0x30 ///< External CMOS Clock Mode with divide by 2 stage. 
 564      =3  #define XOSC0CN_XOSCMD__RC_DIV_2      0x40 ///< RC Oscillator Mode with divide by 2 stage.       
 565      =3  #define XOSC0CN_XOSCMD__C_DIV_2       0x50 ///< Capacitor Oscillator Mode with divide by 2 stage.
 566      =3  #define XOSC0CN_XOSCMD__CRYSTAL       0x60 ///< Crystal Oscillator Mode.                         
 567      =3  #define XOSC0CN_XOSCMD__CRYSTAL_DIV_2 0x70 ///< Crystal Oscillator Mode with divide by 2 stage.  
 568      =3                                                                                                   
 569      =3  #define XOSC0CN_XCLKVLD__BMASK        0x80 ///< External Oscillator Valid Flag                   
 570      =3  #define XOSC0CN_XCLKVLD__SHIFT        0x07 ///< External Oscillator Valid Flag                   
 571      =3  #define XOSC0CN_XCLKVLD__NOT_SET      0x00 ///< External Oscillator is unused or not yet stable. 
 572      =3  #define XOSC0CN_XCLKVLD__SET          0x80 ///< External Oscillator is running and stable.       
 573      =3                                                                                                   
 574      =3  //------------------------------------------------------------------------------
 575      =3  // FLKEY Enums (Flash Lock and Key @ 0xB7)
 576      =3  //------------------------------------------------------------------------------
 577      =3  #define FLKEY_FLKEY__FMASK    0xFF ///< Flash Lock and Key                             
 578      =3  #define FLKEY_FLKEY__SHIFT    0x00 ///< Flash Lock and Key                             
 579      =3  #define FLKEY_FLKEY__LOCKED   0x00 ///< Flash is write/erase locked.                   
 580      =3  #define FLKEY_FLKEY__FIRST    0x01 ///< The first key code has been written (0xA5).    
 581      =3  #define FLKEY_FLKEY__UNLOCKED 0x02 ///< Flash is unlocked (writes/erases allowed).     
 582      =3  #define FLKEY_FLKEY__DISABLED 0x03 ///< Flash writes/erases are disabled until the next
 583      =3                                     ///< reset.                                         
 584      =3  #define FLKEY_FLKEY__KEY1     0xA5 ///< Flash writes and erases are enabled by writing 
 585      =3                                     ///< 0xA5 followed by 0xF1 to the FLKEY register.   
 586      =3  #define FLKEY_FLKEY__KEY2     0xF1 ///< Flash writes and erases are enabled by writing 
 587      =3                                     ///< 0xA5 followed by 0xF1 to the FLKEY register.   
 588      =3                                                                                         
 589      =3  //------------------------------------------------------------------------------
 590      =3  // FLSCL Enums (Flash Scale @ 0xB6)
 591      =3  //------------------------------------------------------------------------------
 592      =3  #define FLSCL_FLRT__BMASK               0x10 ///< Flash Read Timing                       
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 29  

 593      =3  #define FLSCL_FLRT__SHIFT               0x04 ///< Flash Read Timing                       
 594      =3  #define FLSCL_FLRT__SYSCLK_BELOW_25_MHZ 0x00 ///< SYSCLK <= 25 MHz.                       
 595      =3  #define FLSCL_FLRT__SYSCLK_BELOW_48_MHZ 0x10 ///< SYSCLK <= 48 MHz.                       
 596      =3                                                                                            
 597      =3  #define FLSCL_FOSE__BMASK               0x80 ///< Flash One-Shot Enable                   
 598      =3  #define FLSCL_FOSE__SHIFT               0x07 ///< Flash One-Shot Enable                   
 599      =3  #define FLSCL_FOSE__DISABLED            0x00 ///< Disable the flash one-shot.             
 600      =3  #define FLSCL_FOSE__ENABLED             0x80 ///< Enable the flash one-shot (recommended).
 601      =3                                                                                            
 602      =3  //------------------------------------------------------------------------------
 603      =3  // PSCTL Enums (Program Store Control @ 0x8F)
 604      =3  //------------------------------------------------------------------------------
 605      =3  #define PSCTL_PSWE__BMASK          0x01 ///< Program Store Write Enable                      
 606      =3  #define PSCTL_PSWE__SHIFT          0x00 ///< Program Store Write Enable                      
 607      =3  #define PSCTL_PSWE__WRITE_DISABLED 0x00 ///< Writes to flash program memory disabled.        
 608      =3  #define PSCTL_PSWE__WRITE_ENABLED  0x01 ///< Writes to flash program memory enabled; the MOVX
 609      =3                                          ///< write instruction targets flash memory.         
 610      =3                                                                                               
 611      =3  #define PSCTL_PSEE__BMASK          0x02 ///< Program Store Erase Enable                      
 612      =3  #define PSCTL_PSEE__SHIFT          0x01 ///< Program Store Erase Enable                      
 613      =3  #define PSCTL_PSEE__ERASE_DISABLED 0x00 ///< Flash program memory erasure disabled.          
 614      =3  #define PSCTL_PSEE__ERASE_ENABLED  0x02 ///< Flash program memory erasure enabled.           
 615      =3                                                                                               
 616      =3  //------------------------------------------------------------------------------
 617      =3  // HFO0CAL Enums (High Frequency Oscillator Calibration @ 0xB3)
 618      =3  //------------------------------------------------------------------------------
 619      =3  #define HFO0CAL_OSCICL__FMASK 0x7F ///< Internal Oscillator Calibration
 620      =3  #define HFO0CAL_OSCICL__SHIFT 0x00 ///< Internal Oscillator Calibration
 621      =3                                                                         
 622      =3  //------------------------------------------------------------------------------
 623      =3  // HFO0CN Enums (High Frequency Oscillator Control @ 0xB2)
 624      =3  //------------------------------------------------------------------------------
 625      =3  #define HFO0CN_IFCN__FMASK        0x03 ///< Oscillator Frequency Divider Control              
 626      =3  #define HFO0CN_IFCN__SHIFT        0x00 ///< Oscillator Frequency Divider Control              
 627      =3  #define HFO0CN_IFCN__SYSCLK_DIV_8 0x00 ///< SYSCLK can be derived from Internal H-F Oscillator
 628      =3                                         ///< divided by 8 (1.5 MHz).                           
 629      =3  #define HFO0CN_IFCN__SYSCLK_DIV_4 0x01 ///< SYSCLK can be derived from Internal H-F Oscillator
 630      =3                                         ///< divided by 4 (3 MHz).                             
 631      =3  #define HFO0CN_IFCN__SYSCLK_DIV_2 0x02 ///< SYSCLK can be derived from Internal H-F Oscillator
 632      =3                                         ///< divided by 2 (6 MHz).                             
 633      =3  #define HFO0CN_IFCN__SYSCLK_DIV_1 0x03 ///< SYSCLK can be derived from Internal H-F Oscillator
 634      =3                                         ///< divided by 1 (12 MHz).                            
 635      =3                                                                                                
 636      =3  #define HFO0CN_SUSPEND__BMASK     0x20 ///< Oscillator Suspend Enable                         
 637      =3  #define HFO0CN_SUSPEND__SHIFT     0x05 ///< Oscillator Suspend Enable                         
 638      =3  #define HFO0CN_SUSPEND__DISABLED  0x00 ///< The internal oscillator is not in suspend mode.   
 639      =3  #define HFO0CN_SUSPEND__ENABLED   0x20 ///< Place the internal oscillator in suspend mode.    
 640      =3                                                                                                
 641      =3  #define HFO0CN_IFRDY__BMASK       0x40 ///< Oscillator Frequency Ready Flag                   
 642      =3  #define HFO0CN_IFRDY__SHIFT       0x06 ///< Oscillator Frequency Ready Flag                   
 643      =3  #define HFO0CN_IFRDY__NOT_SET     0x00 ///< The Internal High Frequency Oscillator is not     
 644      =3                                         ///< running at the programmed frequency.              
 645      =3  #define HFO0CN_IFRDY__SET         0x40 ///< The Internal High Frequency Oscillator is running 
 646      =3                                         ///< at the programmed frequency.                      
 647      =3                                                                                                
 648      =3  #define HFO0CN_IOSCEN__BMASK      0x80 ///< Oscillator Enable                                 
 649      =3  #define HFO0CN_IOSCEN__SHIFT      0x07 ///< Oscillator Enable                                 
 650      =3  #define HFO0CN_IOSCEN__DISABLED   0x00 ///< Disable the High Frequency Oscillator.            
 651      =3  #define HFO0CN_IOSCEN__ENABLED    0x80 ///< Enable the High Frequency Oscillator.             
 652      =3                                                                                                
 653      =3  //------------------------------------------------------------------------------
 654      =3  // EIE1 Enums (Extended Interrupt Enable 1 @ 0xE6)
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 30  

 655      =3  //------------------------------------------------------------------------------
 656      =3  #define EIE1_ESMB0__BMASK     0x01 ///< SMBus (SMB0) Interrupt Enable                     
 657      =3  #define EIE1_ESMB0__SHIFT     0x00 ///< SMBus (SMB0) Interrupt Enable                     
 658      =3  #define EIE1_ESMB0__DISABLED  0x00 ///< Disable all SMB0 interrupts.                      
 659      =3  #define EIE1_ESMB0__ENABLED   0x01 ///< Enable interrupt requests generated by SMB0.      
 660      =3                                                                                            
 661      =3  #define EIE1_EUSB0__BMASK     0x02 ///< USB (USB0) Interrupt Enable                       
 662      =3  #define EIE1_EUSB0__SHIFT     0x01 ///< USB (USB0) Interrupt Enable                       
 663      =3  #define EIE1_EUSB0__DISABLED  0x00 ///< Disable all USB0 interrupts.                      
 664      =3  #define EIE1_EUSB0__ENABLED   0x02 ///< Enable interrupt requests generated by USB0.      
 665      =3                                                                                            
 666      =3  #define EIE1_EWADC0__BMASK    0x04 ///< ADC0 Window Comparison Interrupt Enable           
 667      =3  #define EIE1_EWADC0__SHIFT    0x02 ///< ADC0 Window Comparison Interrupt Enable           
 668      =3  #define EIE1_EWADC0__DISABLED 0x00 ///< Disable ADC0 Window Comparison interrupt.         
 669      =3  #define EIE1_EWADC0__ENABLED  0x04 ///< Enable interrupt requests generated by ADC0 Window
 670      =3                                     ///< Compare flag (ADWINT).                            
 671      =3                                                                                            
 672      =3  #define EIE1_EADC0__BMASK     0x08 ///< ADC0 Conversion Complete Interrupt Enable         
 673      =3  #define EIE1_EADC0__SHIFT     0x03 ///< ADC0 Conversion Complete Interrupt Enable         
 674      =3  #define EIE1_EADC0__DISABLED  0x00 ///< Disable ADC0 Conversion Complete interrupt.       
 675      =3  #define EIE1_EADC0__ENABLED   0x08 ///< Enable interrupt requests generated by the ADINT  
 676      =3                                     ///< flag.                                             
 677      =3                                                                                            
 678      =3  #define EIE1_EPCA0__BMASK     0x10 ///< Programmable Counter Array (PCA0) Interrupt Enable
 679      =3  #define EIE1_EPCA0__SHIFT     0x04 ///< Programmable Counter Array (PCA0) Interrupt Enable
 680      =3  #define EIE1_EPCA0__DISABLED  0x00 ///< Disable all PCA0 interrupts.                      
 681      =3  #define EIE1_EPCA0__ENABLED   0x10 ///< Enable interrupt requests generated by PCA0.      
 682      =3                                                                                            
 683      =3  #define EIE1_ECP0__BMASK      0x20 ///< Comparator0 (CP0) Interrupt Enable                
 684      =3  #define EIE1_ECP0__SHIFT      0x05 ///< Comparator0 (CP0) Interrupt Enable                
 685      =3  #define EIE1_ECP0__DISABLED   0x00 ///< Disable CP0 interrupts.                           
 686      =3  #define EIE1_ECP0__ENABLED    0x20 ///< Enable interrupt requests generated by the        
 687      =3                                     ///< comparator 0 CPRIF or CPFIF flags.                
 688      =3                                                                                            
 689      =3  #define EIE1_ECP1__BMASK      0x40 ///< Comparator1 (CP1) Interrupt Enable                
 690      =3  #define EIE1_ECP1__SHIFT      0x06 ///< Comparator1 (CP1) Interrupt Enable                
 691      =3  #define EIE1_ECP1__DISABLED   0x00 ///< Disable CP1 interrupts.                           
 692      =3  #define EIE1_ECP1__ENABLED    0x40 ///< Enable interrupt requests generated by the        
 693      =3                                     ///< comparator 1 CPRIF or CPFIF flags.                
 694      =3                                                                                            
 695      =3  #define EIE1_ET3__BMASK       0x80 ///< Timer 3 Interrupt Enable                          
 696      =3  #define EIE1_ET3__SHIFT       0x07 ///< Timer 3 Interrupt Enable                          
 697      =3  #define EIE1_ET3__DISABLED    0x00 ///< Disable Timer 3 interrupts.                       
 698      =3  #define EIE1_ET3__ENABLED     0x80 ///< Enable interrupt requests generated by the TF3L or
 699      =3                                     ///< TF3H flags.                                       
 700      =3                                                                                            
 701      =3  //------------------------------------------------------------------------------
 702      =3  // EIE2 Enums (Extended Interrupt Enable 2 @ 0xE7)
 703      =3  //------------------------------------------------------------------------------
 704      =3  #define EIE2_EVBUS__BMASK    0x01 ///< VBUS Level Interrupt Enable                       
 705      =3  #define EIE2_EVBUS__SHIFT    0x00 ///< VBUS Level Interrupt Enable                       
 706      =3  #define EIE2_EVBUS__DISABLED 0x00 ///< Disable all VBUS interrupts.                      
 707      =3  #define EIE2_EVBUS__ENABLED  0x01 ///< Enable interrupt requests generated by VBUS level 
 708      =3                                    ///< sense.                                            
 709      =3                                                                                           
 710      =3  #define EIE2_ES1__BMASK      0x02 ///< UART1 Interrupt Enable                            
 711      =3  #define EIE2_ES1__SHIFT      0x01 ///< UART1 Interrupt Enable                            
 712      =3  #define EIE2_ES1__DISABLED   0x00 ///< Disable UART1 interrupt.                          
 713      =3  #define EIE2_ES1__ENABLED    0x02 ///< Enable UART1 interrupt.                           
 714      =3                                                                                           
 715      =3  #define EIE2_ESMB1__BMASK    0x08 ///< SMBus1 Interrupt Enable                           
 716      =3  #define EIE2_ESMB1__SHIFT    0x03 ///< SMBus1 Interrupt Enable                           
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 31  

 717      =3  #define EIE2_ESMB1__DISABLED 0x00 ///< Disable all SMB1 interrupts.                      
 718      =3  #define EIE2_ESMB1__ENABLED  0x08 ///< Enable interrupt requests generated by SMB1.      
 719      =3                                                                                           
 720      =3  #define EIE2_ET4__BMASK      0x10 ///< Timer 4 Interrupt Enable                          
 721      =3  #define EIE2_ET4__SHIFT      0x04 ///< Timer 4 Interrupt Enable                          
 722      =3  #define EIE2_ET4__DISABLED   0x00 ///< Disable Timer 4interrupts.                        
 723      =3  #define EIE2_ET4__ENABLED    0x10 ///< Enable interrupt requests generated by the TF4L or
 724      =3                                    ///< TF4H flags.                                       
 725      =3                                                                                           
 726      =3  #define EIE2_ET5__BMASK      0x20 ///< Timer 5 Interrupt Enable                          
 727      =3  #define EIE2_ET5__SHIFT      0x05 ///< Timer 5 Interrupt Enable                          
 728      =3  #define EIE2_ET5__DISABLED   0x00 ///< Disable Timer 5 interrupts.                       
 729      =3  #define EIE2_ET5__ENABLED    0x20 ///< Enable interrupt requests generated by the TF5L or
 730      =3                                    ///< TF5H flags.                                       
 731      =3                                                                                           
 732      =3  //------------------------------------------------------------------------------
 733      =3  // EIP1 Enums (Extended Interrupt Priority 1 @ 0xF6)
 734      =3  //------------------------------------------------------------------------------
 735      =3  #define EIP1_PSMB0__BMASK  0x01 ///< SMBus (SMB0) Interrupt Priority Control                     
 736      =3  #define EIP1_PSMB0__SHIFT  0x00 ///< SMBus (SMB0) Interrupt Priority Control                     
 737      =3  #define EIP1_PSMB0__LOW    0x00 ///< SMB0 interrupt set to low priority level.                   
 738      =3  #define EIP1_PSMB0__HIGH   0x01 ///< SMB0 interrupt set to high priority level.                  
 739      =3                                                                                                   
 740      =3  #define EIP1_PUSB0__BMASK  0x02 ///< USB (USB0) Interrupt Priority Control                       
 741      =3  #define EIP1_PUSB0__SHIFT  0x01 ///< USB (USB0) Interrupt Priority Control                       
 742      =3  #define EIP1_PUSB0__LOW    0x00 ///< USB0 interrupt set to low priority level.                   
 743      =3  #define EIP1_PUSB0__HIGH   0x02 ///< USB0 interrupt set to high priority level.                  
 744      =3                                                                                                   
 745      =3  #define EIP1_PWADC0__BMASK 0x04 ///< ADC0 Window Comparator Interrupt Priority Control           
 746      =3  #define EIP1_PWADC0__SHIFT 0x02 ///< ADC0 Window Comparator Interrupt Priority Control           
 747      =3  #define EIP1_PWADC0__LOW   0x00 ///< ADC0 Window interrupt set to low priority level.            
 748      =3  #define EIP1_PWADC0__HIGH  0x04 ///< ADC0 Window interrupt set to high priority level.           
 749      =3                                                                                                   
 750      =3  #define EIP1_PADC0__BMASK  0x08 ///< ADC0 Conversion Complete Interrupt Priority Control         
 751      =3  #define EIP1_PADC0__SHIFT  0x03 ///< ADC0 Conversion Complete Interrupt Priority Control         
 752      =3  #define EIP1_PADC0__LOW    0x00 ///< ADC0 Conversion Complete interrupt set to low               
 753      =3                                  ///< priority level.                                             
 754      =3  #define EIP1_PADC0__HIGH   0x08 ///< ADC0 Conversion Complete interrupt set to high              
 755      =3                                  ///< priority level.                                             
 756      =3                                                                                                   
 757      =3  #define EIP1_PPCA0__BMASK  0x10 ///< Programmable Counter Array (PCA0) Interrupt Priority Control
 758      =3  #define EIP1_PPCA0__SHIFT  0x04 ///< Programmable Counter Array (PCA0) Interrupt Priority Control
 759      =3  #define EIP1_PPCA0__LOW    0x00 ///< PCA0 interrupt set to low priority level.                   
 760      =3  #define EIP1_PPCA0__HIGH   0x10 ///< PCA0 interrupt set to high priority level.                  
 761      =3                                                                                                   
 762      =3  #define EIP1_PCP0__BMASK   0x20 ///< Comparator0 (CP0) Interrupt Priority Control                
 763      =3  #define EIP1_PCP0__SHIFT   0x05 ///< Comparator0 (CP0) Interrupt Priority Control                
 764      =3  #define EIP1_PCP0__LOW     0x00 ///< CP0 interrupt set to low priority level.                    
 765      =3  #define EIP1_PCP0__HIGH    0x20 ///< CP0 interrupt set to high priority level.                   
 766      =3                                                                                                   
 767      =3  #define EIP1_PCP1__BMASK   0x40 ///< Comparator1 (CP1) Interrupt Priority Control                
 768      =3  #define EIP1_PCP1__SHIFT   0x06 ///< Comparator1 (CP1) Interrupt Priority Control                
 769      =3  #define EIP1_PCP1__LOW     0x00 ///< CP1 interrupt set to low priority level.                    
 770      =3  #define EIP1_PCP1__HIGH    0x40 ///< CP1 interrupt set to high priority level.                   
 771      =3                                                                                                   
 772      =3  #define EIP1_PT3__BMASK    0x80 ///< Timer 3 Interrupt Priority Control                          
 773      =3  #define EIP1_PT3__SHIFT    0x07 ///< Timer 3 Interrupt Priority Control                          
 774      =3  #define EIP1_PT3__LOW      0x00 ///< Timer 3 interrupts set to low priority level.               
 775      =3  #define EIP1_PT3__HIGH     0x80 ///< Timer 3 interrupts set to high priority level.              
 776      =3                                                                                                   
 777      =3  //------------------------------------------------------------------------------
 778      =3  // EIP2 Enums (Extended Interrupt Priority 2 @ 0xF7)
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 32  

 779      =3  //------------------------------------------------------------------------------
 780      =3  #define EIP2_PVBUS__BMASK 0x01 ///< VBUS Level Interrupt Priority Control        
 781      =3  #define EIP2_PVBUS__SHIFT 0x00 ///< VBUS Level Interrupt Priority Control        
 782      =3  #define EIP2_PVBUS__LOW   0x00 ///< VBUS interrupt set to low priority level.    
 783      =3  #define EIP2_PVBUS__HIGH  0x01 ///< VBUS interrupt set to high priority level.   
 784      =3                                                                                   
 785      =3  #define EIP2_PS1__BMASK   0x02 ///< UART1 Interrupt Priority Control             
 786      =3  #define EIP2_PS1__SHIFT   0x01 ///< UART1 Interrupt Priority Control             
 787      =3  #define EIP2_PS1__LOW     0x00 ///< UART1 interrupt set to low priority level.   
 788      =3  #define EIP2_PS1__HIGH    0x02 ///< UART1 interrupt set to high priority level.  
 789      =3                                                                                   
 790      =3  #define EIP2_PSMB1__BMASK 0x08 ///< SMBus1 Interrupt Priority Control            
 791      =3  #define EIP2_PSMB1__SHIFT 0x03 ///< SMBus1 Interrupt Priority Control            
 792      =3  #define EIP2_PSMB1__LOW   0x00 ///< SMB1 interrupt set to low priority level.    
 793      =3  #define EIP2_PSMB1__HIGH  0x08 ///< SMB1 interrupt set to high priority level.   
 794      =3                                                                                   
 795      =3  #define EIP2_PT4__BMASK   0x10 ///< Timer 4 Interrupt Priority Control           
 796      =3  #define EIP2_PT4__SHIFT   0x04 ///< Timer 4 Interrupt Priority Control           
 797      =3  #define EIP2_PT4__LOW     0x00 ///< Timer 4 interrupt set to low priority level. 
 798      =3  #define EIP2_PT4__HIGH    0x10 ///< Timer 4 interrupt set to high priority level.
 799      =3                                                                                   
 800      =3  #define EIP2_PT5__BMASK   0x20 ///< Timer 5 Interrupt Priority Control           
 801      =3  #define EIP2_PT5__SHIFT   0x05 ///< Timer 5 Interrupt Priority Control           
 802      =3  #define EIP2_PT5__LOW     0x00 ///< Timer 5 interrupt set to low priority level. 
 803      =3  #define EIP2_PT5__HIGH    0x20 ///< Timer 5 interrupt set to high priority level.
 804      =3                                                                                   
 805      =3  //------------------------------------------------------------------------------
 806      =3  // IE Enums (Interrupt Enable @ 0xA8)
 807      =3  //------------------------------------------------------------------------------
 808      =3  #define IE_EX0__BMASK      0x01 ///< External Interrupt 0 Enable                       
 809      =3  #define IE_EX0__SHIFT      0x00 ///< External Interrupt 0 Enable                       
 810      =3  #define IE_EX0__DISABLED   0x00 ///< Disable external interrupt 0.                     
 811      =3  #define IE_EX0__ENABLED    0x01 ///< Enable interrupt requests generated by the INT0   
 812      =3                                  ///< input.                                            
 813      =3                                                                                         
 814      =3  #define IE_ET0__BMASK      0x02 ///< Timer 0 Interrupt Enable                          
 815      =3  #define IE_ET0__SHIFT      0x01 ///< Timer 0 Interrupt Enable                          
 816      =3  #define IE_ET0__DISABLED   0x00 ///< Disable all Timer 0 interrupt.                    
 817      =3  #define IE_ET0__ENABLED    0x02 ///< Enable interrupt requests generated by the TF0    
 818      =3                                  ///< flag.                                             
 819      =3                                                                                         
 820      =3  #define IE_EX1__BMASK      0x04 ///< External Interrupt 1 Enable                       
 821      =3  #define IE_EX1__SHIFT      0x02 ///< External Interrupt 1 Enable                       
 822      =3  #define IE_EX1__DISABLED   0x00 ///< Disable external interrupt 1.                     
 823      =3  #define IE_EX1__ENABLED    0x04 ///< Enable interrupt requests generated by the INT1   
 824      =3                                  ///< input.                                            
 825      =3                                                                                         
 826      =3  #define IE_ET1__BMASK      0x08 ///< Timer 1 Interrupt Enable                          
 827      =3  #define IE_ET1__SHIFT      0x03 ///< Timer 1 Interrupt Enable                          
 828      =3  #define IE_ET1__DISABLED   0x00 ///< Disable all Timer 1 interrupt.                    
 829      =3  #define IE_ET1__ENABLED    0x08 ///< Enable interrupt requests generated by the TF1    
 830      =3                                  ///< flag.                                             
 831      =3                                                                                         
 832      =3  #define IE_ES0__BMASK      0x10 ///< UART0 Interrupt Enable                            
 833      =3  #define IE_ES0__SHIFT      0x04 ///< UART0 Interrupt Enable                            
 834      =3  #define IE_ES0__DISABLED   0x00 ///< Disable UART0 interrupt.                          
 835      =3  #define IE_ES0__ENABLED    0x10 ///< Enable UART0 interrupt.                           
 836      =3                                                                                         
 837      =3  #define IE_ET2__BMASK      0x20 ///< Timer 2 Interrupt Enable                          
 838      =3  #define IE_ET2__SHIFT      0x05 ///< Timer 2 Interrupt Enable                          
 839      =3  #define IE_ET2__DISABLED   0x00 ///< Disable Timer 2 interrupt.                        
 840      =3  #define IE_ET2__ENABLED    0x20 ///< Enable interrupt requests generated by the TF2L or
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 33  

 841      =3                                  ///< TF2H flags.                                       
 842      =3                                                                                         
 843      =3  #define IE_ESPI0__BMASK    0x40 ///< SPI0 Interrupt Enable                             
 844      =3  #define IE_ESPI0__SHIFT    0x06 ///< SPI0 Interrupt Enable                             
 845      =3  #define IE_ESPI0__DISABLED 0x00 ///< Disable all SPI0 interrupts.                      
 846      =3  #define IE_ESPI0__ENABLED  0x40 ///< Enable interrupt requests generated by SPI0.      
 847      =3                                                                                         
 848      =3  #define IE_EA__BMASK       0x80 ///< All Interrupts Enable                             
 849      =3  #define IE_EA__SHIFT       0x07 ///< All Interrupts Enable                             
 850      =3  #define IE_EA__DISABLED    0x00 ///< Disable all interrupt sources.                    
 851      =3  #define IE_EA__ENABLED     0x80 ///< Enable each interrupt according to its individual 
 852      =3                                  ///< mask setting.                                     
 853      =3                                                                                         
 854      =3  //------------------------------------------------------------------------------
 855      =3  // IP Enums (Interrupt Priority @ 0xB8)
 856      =3  //------------------------------------------------------------------------------
 857      =3  #define IP_PX0__BMASK   0x01 ///< External Interrupt 0 Priority Control                        
 858      =3  #define IP_PX0__SHIFT   0x00 ///< External Interrupt 0 Priority Control                        
 859      =3  #define IP_PX0__LOW     0x00 ///< External Interrupt 0 set to low priority level.              
 860      =3  #define IP_PX0__HIGH    0x01 ///< External Interrupt 0 set to high priority level.             
 861      =3                                                                                                 
 862      =3  #define IP_PT0__BMASK   0x02 ///< Timer 0 Interrupt Priority Control                           
 863      =3  #define IP_PT0__SHIFT   0x01 ///< Timer 0 Interrupt Priority Control                           
 864      =3  #define IP_PT0__LOW     0x00 ///< Timer 0 interrupt set to low priority level.                 
 865      =3  #define IP_PT0__HIGH    0x02 ///< Timer 0 interrupt set to high priority level.                
 866      =3                                                                                                 
 867      =3  #define IP_PX1__BMASK   0x04 ///< External Interrupt 1 Priority Control                        
 868      =3  #define IP_PX1__SHIFT   0x02 ///< External Interrupt 1 Priority Control                        
 869      =3  #define IP_PX1__LOW     0x00 ///< External Interrupt 1 set to low priority level.              
 870      =3  #define IP_PX1__HIGH    0x04 ///< External Interrupt 1 set to high priority level.             
 871      =3                                                                                                 
 872      =3  #define IP_PT1__BMASK   0x08 ///< Timer 1 Interrupt Priority Control                           
 873      =3  #define IP_PT1__SHIFT   0x03 ///< Timer 1 Interrupt Priority Control                           
 874      =3  #define IP_PT1__LOW     0x00 ///< Timer 1 interrupt set to low priority level.                 
 875      =3  #define IP_PT1__HIGH    0x08 ///< Timer 1 interrupt set to high priority level.                
 876      =3                                                                                                 
 877      =3  #define IP_PS0__BMASK   0x10 ///< UART0 Interrupt Priority Control                             
 878      =3  #define IP_PS0__SHIFT   0x04 ///< UART0 Interrupt Priority Control                             
 879      =3  #define IP_PS0__LOW     0x00 ///< UART0 interrupt set to low priority level.                   
 880      =3  #define IP_PS0__HIGH    0x10 ///< UART0 interrupt set to high priority level.                  
 881      =3                                                                                                 
 882      =3  #define IP_PT2__BMASK   0x20 ///< Timer 2 Interrupt Priority Control                           
 883      =3  #define IP_PT2__SHIFT   0x05 ///< Timer 2 Interrupt Priority Control                           
 884      =3  #define IP_PT2__LOW     0x00 ///< Timer 2 interrupt set to low priority level.                 
 885      =3  #define IP_PT2__HIGH    0x20 ///< Timer 2 interrupt set to high priority level.                
 886      =3                                                                                                 
 887      =3  #define IP_PSPI0__BMASK 0x40 ///< Serial Peripheral Interface (SPI0) Interrupt Priority Control
 888      =3  #define IP_PSPI0__SHIFT 0x06 ///< Serial Peripheral Interface (SPI0) Interrupt Priority Control
 889      =3  #define IP_PSPI0__LOW   0x00 ///< SPI0 interrupt set to low priority level.                    
 890      =3  #define IP_PSPI0__HIGH  0x40 ///< SPI0 interrupt set to high priority level.                   
 891      =3                                                                                                 
 892      =3  //------------------------------------------------------------------------------
 893      =3  // LFO0CN Enums (Low Frequency Oscillator Control @ 0x86)
 894      =3  //------------------------------------------------------------------------------
 895      =3  #define LFO0CN_OSCLD__FMASK       0x03 ///< Internal L-F Oscillator Divider Select           
 896      =3  #define LFO0CN_OSCLD__SHIFT       0x00 ///< Internal L-F Oscillator Divider Select           
 897      =3  #define LFO0CN_OSCLD__DIVIDE_BY_8 0x00 ///< Divide by 8 selected.                            
 898      =3  #define LFO0CN_OSCLD__DIVIDE_BY_4 0x01 ///< Divide by 4 selected.                            
 899      =3  #define LFO0CN_OSCLD__DIVIDE_BY_2 0x02 ///< Divide by 2 selected.                            
 900      =3  #define LFO0CN_OSCLD__DIVIDE_BY_1 0x03 ///< Divide by 1 selected.                            
 901      =3                                                                                               
 902      =3  #define LFO0CN_OSCLF__FMASK       0x3C ///< Internal L-F Oscillator Frequency Control        
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 34  

 903      =3  #define LFO0CN_OSCLF__SHIFT       0x02 ///< Internal L-F Oscillator Frequency Control        
 904      =3                                                                                               
 905      =3  #define LFO0CN_OSCLRDY__BMASK     0x40 ///< Internal L-F Oscillator Ready                    
 906      =3  #define LFO0CN_OSCLRDY__SHIFT     0x06 ///< Internal L-F Oscillator Ready                    
 907      =3  #define LFO0CN_OSCLRDY__NOT_SET   0x00 ///< Internal L-F Oscillator frequency not stabilized.
 908      =3  #define LFO0CN_OSCLRDY__SET       0x40 ///< Internal L-F Oscillator frequency stabilized.    
 909      =3                                                                                               
 910      =3  #define LFO0CN_OSCLEN__BMASK      0x80 ///< Internal L-F Oscillator Enable                   
 911      =3  #define LFO0CN_OSCLEN__SHIFT      0x07 ///< Internal L-F Oscillator Enable                   
 912      =3  #define LFO0CN_OSCLEN__DISABLED   0x00 ///< Internal L-F Oscillator Disabled.                
 913      =3  #define LFO0CN_OSCLEN__ENABLED    0x80 ///< Internal L-F Oscillator Enabled.                 
 914      =3                                                                                               
 915      =3  //------------------------------------------------------------------------------
 916      =3  // XBR0 Enums (Port I/O Crossbar 0 @ 0xE1)
 917      =3  //------------------------------------------------------------------------------
 918      =3  #define XBR0_URT0E__BMASK     0x01 ///< UART0 I/O Output Enable                        
 919      =3  #define XBR0_URT0E__SHIFT     0x00 ///< UART0 I/O Output Enable                        
 920      =3  #define XBR0_URT0E__DISABLED  0x00 ///< UART0 I/O unavailable at Port pin.             
 921      =3  #define XBR0_URT0E__ENABLED   0x01 ///< UART0 TX, RX routed to Port pins P0.4 and P0.5.
 922      =3                                                                                         
 923      =3  #define XBR0_SPI0E__BMASK     0x02 ///< SPI I/O Enable                                 
 924      =3  #define XBR0_SPI0E__SHIFT     0x01 ///< SPI I/O Enable                                 
 925      =3  #define XBR0_SPI0E__DISABLED  0x00 ///< SPI I/O unavailable at Port pins.              
 926      =3  #define XBR0_SPI0E__ENABLED   0x02 ///< SPI I/O routed to Port pins. The SPI can be    
 927      =3                                     ///< assigned either 3 or 4 GPIO pins.              
 928      =3                                                                                         
 929      =3  #define XBR0_SMB0E__BMASK     0x04 ///< SMB0 I/O Enable                                
 930      =3  #define XBR0_SMB0E__SHIFT     0x02 ///< SMB0 I/O Enable                                
 931      =3  #define XBR0_SMB0E__DISABLED  0x00 ///< SMBus 0 I/O unavailable at Port pins.          
 932      =3  #define XBR0_SMB0E__ENABLED   0x04 ///< SMBus 0 I/O routed to Port pins.               
 933      =3                                                                                         
 934      =3  #define XBR0_SYSCKE__BMASK    0x08 ///< SYSCLK Output Enable                           
 935      =3  #define XBR0_SYSCKE__SHIFT    0x03 ///< SYSCLK Output Enable                           
 936      =3  #define XBR0_SYSCKE__DISABLED 0x00 ///< SYSCLK unavailable at Port pin.                
 937      =3  #define XBR0_SYSCKE__ENABLED  0x08 ///< SYSCLK output routed to Port pin.              
 938      =3                                                                                         
 939      =3  #define XBR0_CP0E__BMASK      0x10 ///< Comparator0 Output Enable                      
 940      =3  #define XBR0_CP0E__SHIFT      0x04 ///< Comparator0 Output Enable                      
 941      =3  #define XBR0_CP0E__DISABLED   0x00 ///< CP0 unavailable at Port pin.                   
 942      =3  #define XBR0_CP0E__ENABLED    0x10 ///< CP0 routed to Port pin.                        
 943      =3                                                                                         
 944      =3  #define XBR0_CP0AE__BMASK     0x20 ///< Comparator0 Asynchronous Output Enable         
 945      =3  #define XBR0_CP0AE__SHIFT     0x05 ///< Comparator0 Asynchronous Output Enable         
 946      =3  #define XBR0_CP0AE__DISABLED  0x00 ///< Asynchronous CP0 unavailable at Port pin.      
 947      =3  #define XBR0_CP0AE__ENABLED   0x20 ///< Asynchronous CP0 routed to Port pin.           
 948      =3                                                                                         
 949      =3  #define XBR0_CP1E__BMASK      0x40 ///< Comparator1 Output Enable                      
 950      =3  #define XBR0_CP1E__SHIFT      0x06 ///< Comparator1 Output Enable                      
 951      =3  #define XBR0_CP1E__DISABLED   0x00 ///< CP1 unavailable at Port pin.                   
 952      =3  #define XBR0_CP1E__ENABLED    0x40 ///< CP1 routed to Port pin.                        
 953      =3                                                                                         
 954      =3  #define XBR0_CP1AE__BMASK     0x80 ///< Comparator1 Asynchronous Output Enable         
 955      =3  #define XBR0_CP1AE__SHIFT     0x07 ///< Comparator1 Asynchronous Output Enable         
 956      =3  #define XBR0_CP1AE__DISABLED  0x00 ///< Asynchronous CP1 unavailable at Port pin.      
 957      =3  #define XBR0_CP1AE__ENABLED   0x80 ///< Asynchronous CP1 routed to Port pin.           
 958      =3                                                                                         
 959      =3  //------------------------------------------------------------------------------
 960      =3  // XBR1 Enums (Port I/O Crossbar 1 @ 0xE2)
 961      =3  //------------------------------------------------------------------------------
 962      =3  #define XBR1_PCA0ME__FMASK                    0x07 ///< PCA Module I/O Enable                            
 963      =3  #define XBR1_PCA0ME__SHIFT                    0x00 ///< PCA Module I/O Enable                            
 964      =3  #define XBR1_PCA0ME__DISABLED                 0x00 ///< All PCA I/O unavailable at Port pins.            
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 35  

 965      =3  #define XBR1_PCA0ME__CEX0                     0x01 ///< CEX0 routed to Port pin.                         
 966      =3  #define XBR1_PCA0ME__CEX0_CEX1                0x02 ///< CEX0, CEX1 routed to Port pins.                  
 967      =3  #define XBR1_PCA0ME__CEX0_CEX1_CEX2           0x03 ///< CEX0, CEX1, CEX2 routed to Port pins.            
 968      =3  #define XBR1_PCA0ME__CEX0_CEX1_CEX2_CEX3      0x04 ///< CEX0, CEX1, CEX2, CEX3 routed to Port pins.      
 969      =3  #define XBR1_PCA0ME__CEX0_CEX1_CEX2_CEX3_CEX4 0x05 ///< CEX0, CEX1, CEX2, CEX3, CEX4 routed to Port pins.
 970      =3                                                                                                           
 971      =3  #define XBR1_ECIE__BMASK                      0x08 ///< PCA0 External Counter Input Enable               
 972      =3  #define XBR1_ECIE__SHIFT                      0x03 ///< PCA0 External Counter Input Enable               
 973      =3  #define XBR1_ECIE__DISABLED                   0x00 ///< ECI unavailable at Port pin.                     
 974      =3  #define XBR1_ECIE__ENABLED                    0x08 ///< ECI routed to Port pin.                          
 975      =3                                                                                                           
 976      =3  #define XBR1_T0E__BMASK                       0x10 ///< T0 Enable                                        
 977      =3  #define XBR1_T0E__SHIFT                       0x04 ///< T0 Enable                                        
 978      =3  #define XBR1_T0E__DISABLED                    0x00 ///< T0 unavailable at Port pin.                      
 979      =3  #define XBR1_T0E__ENABLED                     0x10 ///< T0 routed to Port pin.                           
 980      =3                                                                                                           
 981      =3  #define XBR1_T1E__BMASK                       0x20 ///< T1 Enable                                        
 982      =3  #define XBR1_T1E__SHIFT                       0x05 ///< T1 Enable                                        
 983      =3  #define XBR1_T1E__DISABLED                    0x00 ///< T1 unavailable at Port pin.                      
 984      =3  #define XBR1_T1E__ENABLED                     0x20 ///< T1 routed to Port pin.                           
 985      =3                                                                                                           
 986      =3  #define XBR1_XBARE__BMASK                     0x40 ///< Crossbar Enable                                  
 987      =3  #define XBR1_XBARE__SHIFT                     0x06 ///< Crossbar Enable                                  
 988      =3  #define XBR1_XBARE__DISABLED                  0x00 ///< Crossbar disabled.                               
 989      =3  #define XBR1_XBARE__ENABLED                   0x40 ///< Crossbar enabled.                                
 990      =3                                                                                                           
 991      =3  #define XBR1_WEAKPUD__BMASK                   0x80 ///< Port I/O Weak Pullup Disable                     
 992      =3  #define XBR1_WEAKPUD__SHIFT                   0x07 ///< Port I/O Weak Pullup Disable                     
 993      =3  #define XBR1_WEAKPUD__PULL_UPS_ENABLED        0x00 ///< Weak Pullups enabled (except for Ports whose I/O 
 994      =3                                                     ///< are configured for analog mode).                 
 995      =3  #define XBR1_WEAKPUD__PULL_UPS_DISABLED       0x80 ///< Weak Pullups disabled.                           
 996      =3                                                                                                           
 997      =3  //------------------------------------------------------------------------------
 998      =3  // XBR2 Enums (Port I/O Crossbar 2 @ 0xE3)
 999      =3  //------------------------------------------------------------------------------
1000      =3  #define XBR2_URT1E__BMASK    0x01 ///< UART1 I/O Output Enable             
1001      =3  #define XBR2_URT1E__SHIFT    0x00 ///< UART1 I/O Output Enable             
1002      =3  #define XBR2_URT1E__DISABLED 0x00 ///< UART1 I/O unavailable at Port pin.  
1003      =3  #define XBR2_URT1E__ENABLED  0x01 ///< UART1 TX, RX routed to Port pins.   
1004      =3                                                                             
1005      =3  #define XBR2_SMB1E__BMASK    0x02 ///< SMBus1 I/O Enable                   
1006      =3  #define XBR2_SMB1E__SHIFT    0x01 ///< SMBus1 I/O Enable                   
1007      =3  #define XBR2_SMB1E__DISABLED 0x00 ///< SMBus1 I/O unavailable at Port pins.
1008      =3  #define XBR2_SMB1E__ENABLED  0x02 ///< SMBus1 I/O routed to Port pins.     
1009      =3                                                                             
1010      =3  //------------------------------------------------------------------------------
1011      =3  // PCA0CPH0 Enums (PCA Channel 0 Capture Module High Byte @ 0xFC)
1012      =3  //------------------------------------------------------------------------------
1013      =3  #define PCA0CPH0_PCA0CPH0__FMASK 0xFF ///< PCA Channel 0 Capture Module High Byte
1014      =3  #define PCA0CPH0_PCA0CPH0__SHIFT 0x00 ///< PCA Channel 0 Capture Module High Byte
1015      =3                                                                                   
1016      =3  //------------------------------------------------------------------------------
1017      =3  // PCA0CPL0 Enums (PCA Channel 0 Capture Module Low Byte @ 0xFB)
1018      =3  //------------------------------------------------------------------------------
1019      =3  #define PCA0CPL0_PCA0CPL0__FMASK 0xFF ///< PCA Channel 0 Capture Module Low Byte
1020      =3  #define PCA0CPL0_PCA0CPL0__SHIFT 0x00 ///< PCA Channel 0 Capture Module Low Byte
1021      =3                                                                                  
1022      =3  //------------------------------------------------------------------------------
1023      =3  // PCA0CPM0 Enums (PCA Channel 0 Capture/Compare Mode @ 0xDA)
1024      =3  //------------------------------------------------------------------------------
1025      =3  #define PCA0CPM0_ECCF__BMASK    0x01 ///< Channel 0 Capture/Compare Flag Interrupt Enable
1026      =3  #define PCA0CPM0_ECCF__SHIFT    0x00 ///< Channel 0 Capture/Compare Flag Interrupt Enable
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 36  

1027      =3  #define PCA0CPM0_ECCF__DISABLED 0x00 ///< Disable CCF0 interrupts.                       
1028      =3  #define PCA0CPM0_ECCF__ENABLED  0x01 ///< Enable a Capture/Compare Flag interrupt request
1029      =3                                       ///< when CCF0 is set.                              
1030      =3                                                                                           
1031      =3  #define PCA0CPM0_PWM__BMASK     0x02 ///< Channel 0 Pulse Width Modulation Mode Enable   
1032      =3  #define PCA0CPM0_PWM__SHIFT     0x01 ///< Channel 0 Pulse Width Modulation Mode Enable   
1033      =3  #define PCA0CPM0_PWM__DISABLED  0x00 ///< Disable PWM function.                          
1034      =3  #define PCA0CPM0_PWM__ENABLED   0x02 ///< Enable PWM function.                           
1035      =3                                                                                           
1036      =3  #define PCA0CPM0_TOG__BMASK     0x04 ///< Channel 0 Toggle Function Enable               
1037      =3  #define PCA0CPM0_TOG__SHIFT     0x02 ///< Channel 0 Toggle Function Enable               
1038      =3  #define PCA0CPM0_TOG__DISABLED  0x00 ///< Disable toggle function.                       
1039      =3  #define PCA0CPM0_TOG__ENABLED   0x04 ///< Enable toggle function.                        
1040      =3                                                                                           
1041      =3  #define PCA0CPM0_MAT__BMASK     0x08 ///< Channel 0 Match Function Enable                
1042      =3  #define PCA0CPM0_MAT__SHIFT     0x03 ///< Channel 0 Match Function Enable                
1043      =3  #define PCA0CPM0_MAT__DISABLED  0x00 ///< Disable match function.                        
1044      =3  #define PCA0CPM0_MAT__ENABLED   0x08 ///< Enable match function.                         
1045      =3                                                                                           
1046      =3  #define PCA0CPM0_CAPN__BMASK    0x10 ///< Channel 0 Capture Negative Function Enable     
1047      =3  #define PCA0CPM0_CAPN__SHIFT    0x04 ///< Channel 0 Capture Negative Function Enable     
1048      =3  #define PCA0CPM0_CAPN__DISABLED 0x00 ///< Disable negative edge capture.                 
1049      =3  #define PCA0CPM0_CAPN__ENABLED  0x10 ///< Enable negative edge capture.                  
1050      =3                                                                                           
1051      =3  #define PCA0CPM0_CAPP__BMASK    0x20 ///< Channel 0 Capture Positive Function Enable     
1052      =3  #define PCA0CPM0_CAPP__SHIFT    0x05 ///< Channel 0 Capture Positive Function Enable     
1053      =3  #define PCA0CPM0_CAPP__DISABLED 0x00 ///< Disable positive edge capture.                 
1054      =3  #define PCA0CPM0_CAPP__ENABLED  0x20 ///< Enable positive edge capture.                  
1055      =3                                                                                           
1056      =3  #define PCA0CPM0_ECOM__BMASK    0x40 ///< Channel 0 Comparator Function Enable           
1057      =3  #define PCA0CPM0_ECOM__SHIFT    0x06 ///< Channel 0 Comparator Function Enable           
1058      =3  #define PCA0CPM0_ECOM__DISABLED 0x00 ///< Disable comparator function.                   
1059      =3  #define PCA0CPM0_ECOM__ENABLED  0x40 ///< Enable comparator function.                    
1060      =3                                                                                           
1061      =3  #define PCA0CPM0_PWM16__BMASK   0x80 ///< Channel 0 16-bit Pulse Width Modulation Enable 
1062      =3  #define PCA0CPM0_PWM16__SHIFT   0x07 ///< Channel 0 16-bit Pulse Width Modulation Enable 
1063      =3  #define PCA0CPM0_PWM16__8_BIT   0x00 ///< 8-bit PWM selected.                            
1064      =3  #define PCA0CPM0_PWM16__16_BIT  0x80 ///< 16-bit PWM selected.                           
1065      =3                                                                                           
1066      =3  //------------------------------------------------------------------------------
1067      =3  // PCA0CPH1 Enums (PCA Channel 1 Capture Module High Byte @ 0xEA)
1068      =3  //------------------------------------------------------------------------------
1069      =3  #define PCA0CPH1_PCA0CPH1__FMASK 0xFF ///< PCA Channel 1 Capture Module High Byte
1070      =3  #define PCA0CPH1_PCA0CPH1__SHIFT 0x00 ///< PCA Channel 1 Capture Module High Byte
1071      =3                                                                                   
1072      =3  //------------------------------------------------------------------------------
1073      =3  // PCA0CPL1 Enums (PCA Channel 1 Capture Module Low Byte @ 0xE9)
1074      =3  //------------------------------------------------------------------------------
1075      =3  #define PCA0CPL1_PCA0CPL1__FMASK 0xFF ///< PCA Channel 1 Capture Module Low Byte
1076      =3  #define PCA0CPL1_PCA0CPL1__SHIFT 0x00 ///< PCA Channel 1 Capture Module Low Byte
1077      =3                                                                                  
1078      =3  //------------------------------------------------------------------------------
1079      =3  // PCA0CPM1 Enums (PCA Channel 1 Capture/Compare Mode @ 0xDB)
1080      =3  //------------------------------------------------------------------------------
1081      =3  #define PCA0CPM1_ECCF__BMASK    0x01 ///< Channel 1 Capture/Compare Flag Interrupt Enable
1082      =3  #define PCA0CPM1_ECCF__SHIFT    0x00 ///< Channel 1 Capture/Compare Flag Interrupt Enable
1083      =3  #define PCA0CPM1_ECCF__DISABLED 0x00 ///< Disable CCF1 interrupts.                       
1084      =3  #define PCA0CPM1_ECCF__ENABLED  0x01 ///< Enable a Capture/Compare Flag interrupt request
1085      =3                                       ///< when CCF1 is set.                              
1086      =3                                                                                           
1087      =3  #define PCA0CPM1_PWM__BMASK     0x02 ///< Channel 1 Pulse Width Modulation Mode Enable   
1088      =3  #define PCA0CPM1_PWM__SHIFT     0x01 ///< Channel 1 Pulse Width Modulation Mode Enable   
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 37  

1089      =3  #define PCA0CPM1_PWM__DISABLED  0x00 ///< Disable PWM function.                          
1090      =3  #define PCA0CPM1_PWM__ENABLED   0x02 ///< Enable PWM function.                           
1091      =3                                                                                           
1092      =3  #define PCA0CPM1_TOG__BMASK     0x04 ///< Channel 1 Toggle Function Enable               
1093      =3  #define PCA0CPM1_TOG__SHIFT     0x02 ///< Channel 1 Toggle Function Enable               
1094      =3  #define PCA0CPM1_TOG__DISABLED  0x00 ///< Disable toggle function.                       
1095      =3  #define PCA0CPM1_TOG__ENABLED   0x04 ///< Enable toggle function.                        
1096      =3                                                                                           
1097      =3  #define PCA0CPM1_MAT__BMASK     0x08 ///< Channel 1 Match Function Enable                
1098      =3  #define PCA0CPM1_MAT__SHIFT     0x03 ///< Channel 1 Match Function Enable                
1099      =3  #define PCA0CPM1_MAT__DISABLED  0x00 ///< Disable match function.                        
1100      =3  #define PCA0CPM1_MAT__ENABLED   0x08 ///< Enable match function.                         
1101      =3                                                                                           
1102      =3  #define PCA0CPM1_CAPN__BMASK    0x10 ///< Channel 1 Capture Negative Function Enable     
1103      =3  #define PCA0CPM1_CAPN__SHIFT    0x04 ///< Channel 1 Capture Negative Function Enable     
1104      =3  #define PCA0CPM1_CAPN__DISABLED 0x00 ///< Disable negative edge capture.                 
1105      =3  #define PCA0CPM1_CAPN__ENABLED  0x10 ///< Enable negative edge capture.                  
1106      =3                                                                                           
1107      =3  #define PCA0CPM1_CAPP__BMASK    0x20 ///< Channel 1 Capture Positive Function Enable     
1108      =3  #define PCA0CPM1_CAPP__SHIFT    0x05 ///< Channel 1 Capture Positive Function Enable     
1109      =3  #define PCA0CPM1_CAPP__DISABLED 0x00 ///< Disable positive edge capture.                 
1110      =3  #define PCA0CPM1_CAPP__ENABLED  0x20 ///< Enable positive edge capture.                  
1111      =3                                                                                           
1112      =3  #define PCA0CPM1_ECOM__BMASK    0x40 ///< Channel 1 Comparator Function Enable           
1113      =3  #define PCA0CPM1_ECOM__SHIFT    0x06 ///< Channel 1 Comparator Function Enable           
1114      =3  #define PCA0CPM1_ECOM__DISABLED 0x00 ///< Disable comparator function.                   
1115      =3  #define PCA0CPM1_ECOM__ENABLED  0x40 ///< Enable comparator function.                    
1116      =3                                                                                           
1117      =3  #define PCA0CPM1_PWM16__BMASK   0x80 ///< Channel 1 16-bit Pulse Width Modulation Enable 
1118      =3  #define PCA0CPM1_PWM16__SHIFT   0x07 ///< Channel 1 16-bit Pulse Width Modulation Enable 
1119      =3  #define PCA0CPM1_PWM16__8_BIT   0x00 ///< 8-bit PWM selected.                            
1120      =3  #define PCA0CPM1_PWM16__16_BIT  0x80 ///< 16-bit PWM selected.                           
1121      =3                                                                                           
1122      =3  //------------------------------------------------------------------------------
1123      =3  // PCA0CPH2 Enums (PCA Channel 2 Capture Module High Byte @ 0xEC)
1124      =3  //------------------------------------------------------------------------------
1125      =3  #define PCA0CPH2_PCA0CPH2__FMASK 0xFF ///< PCA Channel 2 Capture Module High Byte
1126      =3  #define PCA0CPH2_PCA0CPH2__SHIFT 0x00 ///< PCA Channel 2 Capture Module High Byte
1127      =3                                                                                   
1128      =3  //------------------------------------------------------------------------------
1129      =3  // PCA0CPL2 Enums (PCA Channel 2 Capture Module Low Byte @ 0xEB)
1130      =3  //------------------------------------------------------------------------------
1131      =3  #define PCA0CPL2_PCA0CPL2__FMASK 0xFF ///< PCA Channel 2 Capture Module Low Byte
1132      =3  #define PCA0CPL2_PCA0CPL2__SHIFT 0x00 ///< PCA Channel 2 Capture Module Low Byte
1133      =3                                                                                  
1134      =3  //------------------------------------------------------------------------------
1135      =3  // PCA0CPM2 Enums (PCA Channel 2 Capture/Compare Mode @ 0xDC)
1136      =3  //------------------------------------------------------------------------------
1137      =3  #define PCA0CPM2_ECCF__BMASK    0x01 ///< Channel 2 Capture/Compare Flag Interrupt Enable
1138      =3  #define PCA0CPM2_ECCF__SHIFT    0x00 ///< Channel 2 Capture/Compare Flag Interrupt Enable
1139      =3  #define PCA0CPM2_ECCF__DISABLED 0x00 ///< Disable CCF2 interrupts.                       
1140      =3  #define PCA0CPM2_ECCF__ENABLED  0x01 ///< Enable a Capture/Compare Flag interrupt request
1141      =3                                       ///< when CCF2 is set.                              
1142      =3                                                                                           
1143      =3  #define PCA0CPM2_PWM__BMASK     0x02 ///< Channel 2 Pulse Width Modulation Mode Enable   
1144      =3  #define PCA0CPM2_PWM__SHIFT     0x01 ///< Channel 2 Pulse Width Modulation Mode Enable   
1145      =3  #define PCA0CPM2_PWM__DISABLED  0x00 ///< Disable PWM function.                          
1146      =3  #define PCA0CPM2_PWM__ENABLED   0x02 ///< Enable PWM function.                           
1147      =3                                                                                           
1148      =3  #define PCA0CPM2_TOG__BMASK     0x04 ///< Channel 2 Toggle Function Enable               
1149      =3  #define PCA0CPM2_TOG__SHIFT     0x02 ///< Channel 2 Toggle Function Enable               
1150      =3  #define PCA0CPM2_TOG__DISABLED  0x00 ///< Disable toggle function.                       
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 38  

1151      =3  #define PCA0CPM2_TOG__ENABLED   0x04 ///< Enable toggle function.                        
1152      =3                                                                                           
1153      =3  #define PCA0CPM2_MAT__BMASK     0x08 ///< Channel 2 Match Function Enable                
1154      =3  #define PCA0CPM2_MAT__SHIFT     0x03 ///< Channel 2 Match Function Enable                
1155      =3  #define PCA0CPM2_MAT__DISABLED  0x00 ///< Disable match function.                        
1156      =3  #define PCA0CPM2_MAT__ENABLED   0x08 ///< Enable match function.                         
1157      =3                                                                                           
1158      =3  #define PCA0CPM2_CAPN__BMASK    0x10 ///< Channel 2 Capture Negative Function Enable     
1159      =3  #define PCA0CPM2_CAPN__SHIFT    0x04 ///< Channel 2 Capture Negative Function Enable     
1160      =3  #define PCA0CPM2_CAPN__DISABLED 0x00 ///< Disable negative edge capture.                 
1161      =3  #define PCA0CPM2_CAPN__ENABLED  0x10 ///< Enable negative edge capture.                  
1162      =3                                                                                           
1163      =3  #define PCA0CPM2_CAPP__BMASK    0x20 ///< Channel 2 Capture Positive Function Enable     
1164      =3  #define PCA0CPM2_CAPP__SHIFT    0x05 ///< Channel 2 Capture Positive Function Enable     
1165      =3  #define PCA0CPM2_CAPP__DISABLED 0x00 ///< Disable positive edge capture.                 
1166      =3  #define PCA0CPM2_CAPP__ENABLED  0x20 ///< Enable positive edge capture.                  
1167      =3                                                                                           
1168      =3  #define PCA0CPM2_ECOM__BMASK    0x40 ///< Channel 2 Comparator Function Enable           
1169      =3  #define PCA0CPM2_ECOM__SHIFT    0x06 ///< Channel 2 Comparator Function Enable           
1170      =3  #define PCA0CPM2_ECOM__DISABLED 0x00 ///< Disable comparator function.                   
1171      =3  #define PCA0CPM2_ECOM__ENABLED  0x40 ///< Enable comparator function.                    
1172      =3                                                                                           
1173      =3  #define PCA0CPM2_PWM16__BMASK   0x80 ///< Channel 2 16-bit Pulse Width Modulation Enable 
1174      =3  #define PCA0CPM2_PWM16__SHIFT   0x07 ///< Channel 2 16-bit Pulse Width Modulation Enable 
1175      =3  #define PCA0CPM2_PWM16__8_BIT   0x00 ///< 8-bit PWM selected.                            
1176      =3  #define PCA0CPM2_PWM16__16_BIT  0x80 ///< 16-bit PWM selected.                           
1177      =3                                                                                           
1178      =3  //------------------------------------------------------------------------------
1179      =3  // PCA0CPH3 Enums (PCA Channel 3 Capture Module High Byte @ 0xEE)
1180      =3  //------------------------------------------------------------------------------
1181      =3  #define PCA0CPH3_PCA0CPH3__FMASK 0xFF ///< PCA Channel 3 Capture Module High Byte
1182      =3  #define PCA0CPH3_PCA0CPH3__SHIFT 0x00 ///< PCA Channel 3 Capture Module High Byte
1183      =3                                                                                   
1184      =3  //------------------------------------------------------------------------------
1185      =3  // PCA0CPL3 Enums (PCA Channel 3 Capture Module Low Byte @ 0xED)
1186      =3  //------------------------------------------------------------------------------
1187      =3  #define PCA0CPL3_PCA0CPL3__FMASK 0xFF ///< PCA Channel 3 Capture Module Low Byte
1188      =3  #define PCA0CPL3_PCA0CPL3__SHIFT 0x00 ///< PCA Channel 3 Capture Module Low Byte
1189      =3                                                                                  
1190      =3  //------------------------------------------------------------------------------
1191      =3  // PCA0CPM3 Enums (PCA Channel 3 Capture/Compare Mode @ 0xDD)
1192      =3  //------------------------------------------------------------------------------
1193      =3  #define PCA0CPM3_ECCF__BMASK    0x01 ///< Channel 3 Capture/Compare Flag Interrupt Enable
1194      =3  #define PCA0CPM3_ECCF__SHIFT    0x00 ///< Channel 3 Capture/Compare Flag Interrupt Enable
1195      =3  #define PCA0CPM3_ECCF__DISABLED 0x00 ///< Disable CCF3 interrupts.                       
1196      =3  #define PCA0CPM3_ECCF__ENABLED  0x01 ///< Enable a Capture/Compare Flag interrupt request
1197      =3                                       ///< when CCF3 is set.                              
1198      =3                                                                                           
1199      =3  #define PCA0CPM3_PWM__BMASK     0x02 ///< Channel 3 Pulse Width Modulation Mode Enable   
1200      =3  #define PCA0CPM3_PWM__SHIFT     0x01 ///< Channel 3 Pulse Width Modulation Mode Enable   
1201      =3  #define PCA0CPM3_PWM__DISABLED  0x00 ///< Disable PWM function.                          
1202      =3  #define PCA0CPM3_PWM__ENABLED   0x02 ///< Enable PWM function.                           
1203      =3                                                                                           
1204      =3  #define PCA0CPM3_TOG__BMASK     0x04 ///< Channel 3 Toggle Function Enable               
1205      =3  #define PCA0CPM3_TOG__SHIFT     0x02 ///< Channel 3 Toggle Function Enable               
1206      =3  #define PCA0CPM3_TOG__DISABLED  0x00 ///< Disable toggle function.                       
1207      =3  #define PCA0CPM3_TOG__ENABLED   0x04 ///< Enable toggle function.                        
1208      =3                                                                                           
1209      =3  #define PCA0CPM3_MAT__BMASK     0x08 ///< Channel 3 Match Function Enable                
1210      =3  #define PCA0CPM3_MAT__SHIFT     0x03 ///< Channel 3 Match Function Enable                
1211      =3  #define PCA0CPM3_MAT__DISABLED  0x00 ///< Disable match function.                        
1212      =3  #define PCA0CPM3_MAT__ENABLED   0x08 ///< Enable match function.                         
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 39  

1213      =3                                                                                           
1214      =3  #define PCA0CPM3_CAPN__BMASK    0x10 ///< Channel 3 Capture Negative Function Enable     
1215      =3  #define PCA0CPM3_CAPN__SHIFT    0x04 ///< Channel 3 Capture Negative Function Enable     
1216      =3  #define PCA0CPM3_CAPN__DISABLED 0x00 ///< Disable negative edge capture.                 
1217      =3  #define PCA0CPM3_CAPN__ENABLED  0x10 ///< Enable negative edge capture.                  
1218      =3                                                                                           
1219      =3  #define PCA0CPM3_CAPP__BMASK    0x20 ///< Channel 3 Capture Positive Function Enable     
1220      =3  #define PCA0CPM3_CAPP__SHIFT    0x05 ///< Channel 3 Capture Positive Function Enable     
1221      =3  #define PCA0CPM3_CAPP__DISABLED 0x00 ///< Disable positive edge capture.                 
1222      =3  #define PCA0CPM3_CAPP__ENABLED  0x20 ///< Enable positive edge capture.                  
1223      =3                                                                                           
1224      =3  #define PCA0CPM3_ECOM__BMASK    0x40 ///< Channel 3 Comparator Function Enable           
1225      =3  #define PCA0CPM3_ECOM__SHIFT    0x06 ///< Channel 3 Comparator Function Enable           
1226      =3  #define PCA0CPM3_ECOM__DISABLED 0x00 ///< Disable comparator function.                   
1227      =3  #define PCA0CPM3_ECOM__ENABLED  0x40 ///< Enable comparator function.                    
1228      =3                                                                                           
1229      =3  #define PCA0CPM3_PWM16__BMASK   0x80 ///< Channel 3 16-bit Pulse Width Modulation Enable 
1230      =3  #define PCA0CPM3_PWM16__SHIFT   0x07 ///< Channel 3 16-bit Pulse Width Modulation Enable 
1231      =3  #define PCA0CPM3_PWM16__8_BIT   0x00 ///< 8-bit PWM selected.                            
1232      =3  #define PCA0CPM3_PWM16__16_BIT  0x80 ///< 16-bit PWM selected.                           
1233      =3                                                                                           
1234      =3  //------------------------------------------------------------------------------
1235      =3  // PCA0CPH4 Enums (PCA Channel 4 Capture Module High Byte @ 0xFE)
1236      =3  //------------------------------------------------------------------------------
1237      =3  #define PCA0CPH4_PCA0CPH4__FMASK 0xFF ///< PCA Channel 4 Capture Module High Byte
1238      =3  #define PCA0CPH4_PCA0CPH4__SHIFT 0x00 ///< PCA Channel 4 Capture Module High Byte
1239      =3                                                                                   
1240      =3  //------------------------------------------------------------------------------
1241      =3  // PCA0CPL4 Enums (PCA Channel 4 Capture Module Low Byte @ 0xFD)
1242      =3  //------------------------------------------------------------------------------
1243      =3  #define PCA0CPL4_PCA0CPL4__FMASK 0xFF ///< PCA Channel 4 Capture Module Low Byte
1244      =3  #define PCA0CPL4_PCA0CPL4__SHIFT 0x00 ///< PCA Channel 4 Capture Module Low Byte
1245      =3                                                                                  
1246      =3  //------------------------------------------------------------------------------
1247      =3  // PCA0CPM4 Enums (PCA Channel 4 Capture/Compare Mode @ 0xDE)
1248      =3  //------------------------------------------------------------------------------
1249      =3  #define PCA0CPM4_ECCF__BMASK    0x01 ///< Channel 4 Capture/Compare Flag Interrupt Enable
1250      =3  #define PCA0CPM4_ECCF__SHIFT    0x00 ///< Channel 4 Capture/Compare Flag Interrupt Enable
1251      =3  #define PCA0CPM4_ECCF__DISABLED 0x00 ///< Disable CCF4 interrupts.                       
1252      =3  #define PCA0CPM4_ECCF__ENABLED  0x01 ///< Enable a Capture/Compare Flag interrupt request
1253      =3                                       ///< when CCF4 is set.                              
1254      =3                                                                                           
1255      =3  #define PCA0CPM4_PWM__BMASK     0x02 ///< Channel 4 Pulse Width Modulation Mode Enable   
1256      =3  #define PCA0CPM4_PWM__SHIFT     0x01 ///< Channel 4 Pulse Width Modulation Mode Enable   
1257      =3  #define PCA0CPM4_PWM__DISABLED  0x00 ///< Disable PWM function.                          
1258      =3  #define PCA0CPM4_PWM__ENABLED   0x02 ///< Enable PWM function.                           
1259      =3                                                                                           
1260      =3  #define PCA0CPM4_TOG__BMASK     0x04 ///< Channel 4 Toggle Function Enable               
1261      =3  #define PCA0CPM4_TOG__SHIFT     0x02 ///< Channel 4 Toggle Function Enable               
1262      =3  #define PCA0CPM4_TOG__DISABLED  0x00 ///< Disable toggle function.                       
1263      =3  #define PCA0CPM4_TOG__ENABLED   0x04 ///< Enable toggle function.                        
1264      =3                                                                                           
1265      =3  #define PCA0CPM4_MAT__BMASK     0x08 ///< Channel 4 Match Function Enable                
1266      =3  #define PCA0CPM4_MAT__SHIFT     0x03 ///< Channel 4 Match Function Enable                
1267      =3  #define PCA0CPM4_MAT__DISABLED  0x00 ///< Disable match function.                        
1268      =3  #define PCA0CPM4_MAT__ENABLED   0x08 ///< Enable match function.                         
1269      =3                                                                                           
1270      =3  #define PCA0CPM4_CAPN__BMASK    0x10 ///< Channel 4 Capture Negative Function Enable     
1271      =3  #define PCA0CPM4_CAPN__SHIFT    0x04 ///< Channel 4 Capture Negative Function Enable     
1272      =3  #define PCA0CPM4_CAPN__DISABLED 0x00 ///< Disable negative edge capture.                 
1273      =3  #define PCA0CPM4_CAPN__ENABLED  0x10 ///< Enable negative edge capture.                  
1274      =3                                                                                           
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 40  

1275      =3  #define PCA0CPM4_CAPP__BMASK    0x20 ///< Channel 4 Capture Positive Function Enable     
1276      =3  #define PCA0CPM4_CAPP__SHIFT    0x05 ///< Channel 4 Capture Positive Function Enable     
1277      =3  #define PCA0CPM4_CAPP__DISABLED 0x00 ///< Disable positive edge capture.                 
1278      =3  #define PCA0CPM4_CAPP__ENABLED  0x20 ///< Enable positive edge capture.                  
1279      =3                                                                                           
1280      =3  #define PCA0CPM4_ECOM__BMASK    0x40 ///< Channel 4 Comparator Function Enable           
1281      =3  #define PCA0CPM4_ECOM__SHIFT    0x06 ///< Channel 4 Comparator Function Enable           
1282      =3  #define PCA0CPM4_ECOM__DISABLED 0x00 ///< Disable comparator function.                   
1283      =3  #define PCA0CPM4_ECOM__ENABLED  0x40 ///< Enable comparator function.                    
1284      =3                                                                                           
1285      =3  #define PCA0CPM4_PWM16__BMASK   0x80 ///< Channel 4 16-bit Pulse Width Modulation Enable 
1286      =3  #define PCA0CPM4_PWM16__SHIFT   0x07 ///< Channel 4 16-bit Pulse Width Modulation Enable 
1287      =3  #define PCA0CPM4_PWM16__8_BIT   0x00 ///< 8-bit PWM selected.                            
1288      =3  #define PCA0CPM4_PWM16__16_BIT  0x80 ///< 16-bit PWM selected.                           
1289      =3                                                                                           
1290      =3  //------------------------------------------------------------------------------
1291      =3  // PCA0CN0 Enums (PCA Control 0 @ 0xD8)
1292      =3  //------------------------------------------------------------------------------
1293      =3  #define PCA0CN0_CCF0__BMASK   0x01 ///< PCA Module 0 Capture/Compare Flag             
1294      =3  #define PCA0CN0_CCF0__SHIFT   0x00 ///< PCA Module 0 Capture/Compare Flag             
1295      =3  #define PCA0CN0_CCF0__NOT_SET 0x00 ///< A match or capture did not occur on channel 0.
1296      =3  #define PCA0CN0_CCF0__SET     0x01 ///< A match or capture occurred on channel 0.     
1297      =3                                                                                        
1298      =3  #define PCA0CN0_CCF1__BMASK   0x02 ///< PCA Module 1 Capture/Compare Flag             
1299      =3  #define PCA0CN0_CCF1__SHIFT   0x01 ///< PCA Module 1 Capture/Compare Flag             
1300      =3  #define PCA0CN0_CCF1__NOT_SET 0x00 ///< A match or capture did not occur on channel 1.
1301      =3  #define PCA0CN0_CCF1__SET     0x02 ///< A match or capture occurred on channel 1.     
1302      =3                                                                                        
1303      =3  #define PCA0CN0_CCF2__BMASK   0x04 ///< PCA Module 2 Capture/Compare Flag             
1304      =3  #define PCA0CN0_CCF2__SHIFT   0x02 ///< PCA Module 2 Capture/Compare Flag             
1305      =3  #define PCA0CN0_CCF2__NOT_SET 0x00 ///< A match or capture did not occur on channel 2.
1306      =3  #define PCA0CN0_CCF2__SET     0x04 ///< A match or capture occurred on channel 2.     
1307      =3                                                                                        
1308      =3  #define PCA0CN0_CCF3__BMASK   0x08 ///< PCA Module 3 Capture/Compare Flag             
1309      =3  #define PCA0CN0_CCF3__SHIFT   0x03 ///< PCA Module 3 Capture/Compare Flag             
1310      =3  #define PCA0CN0_CCF3__NOT_SET 0x00 ///< A match or capture did not occur on channel 3.
1311      =3  #define PCA0CN0_CCF3__SET     0x08 ///< A match or capture occurred on channel 3.     
1312      =3                                                                                        
1313      =3  #define PCA0CN0_CCF4__BMASK   0x10 ///< PCA Module 4 Capture/Compare Flag             
1314      =3  #define PCA0CN0_CCF4__SHIFT   0x04 ///< PCA Module 4 Capture/Compare Flag             
1315      =3  #define PCA0CN0_CCF4__NOT_SET 0x00 ///< A match or capture did not occur on channel 4.
1316      =3  #define PCA0CN0_CCF4__SET     0x10 ///< A match or capture occurred on channel 4.     
1317      =3                                                                                        
1318      =3  #define PCA0CN0_CR__BMASK     0x40 ///< PCA Counter/Timer Run Control                 
1319      =3  #define PCA0CN0_CR__SHIFT     0x06 ///< PCA Counter/Timer Run Control                 
1320      =3  #define PCA0CN0_CR__STOP      0x00 ///< Stop the PCA Counter/Timer.                   
1321      =3  #define PCA0CN0_CR__RUN       0x40 ///< Start the PCA Counter/Timer running.          
1322      =3                                                                                        
1323      =3  #define PCA0CN0_CF__BMASK     0x80 ///< PCA Counter/Timer Overflow Flag               
1324      =3  #define PCA0CN0_CF__SHIFT     0x07 ///< PCA Counter/Timer Overflow Flag               
1325      =3  #define PCA0CN0_CF__NOT_SET   0x00 ///< The PCA counter/timer did not overflow.       
1326      =3  #define PCA0CN0_CF__SET       0x80 ///< The PCA counter/timer overflowed.             
1327      =3                                                                                        
1328      =3  //------------------------------------------------------------------------------
1329      =3  // PCA0H Enums (PCA Counter/Timer High Byte @ 0xFA)
1330      =3  //------------------------------------------------------------------------------
1331      =3  #define PCA0H_PCA0H__FMASK 0xFF ///< PCA Counter/Timer High Byte
1332      =3  #define PCA0H_PCA0H__SHIFT 0x00 ///< PCA Counter/Timer High Byte
1333      =3                                                                  
1334      =3  //------------------------------------------------------------------------------
1335      =3  // PCA0L Enums (PCA Counter/Timer Low Byte @ 0xF9)
1336      =3  //------------------------------------------------------------------------------
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 41  

1337      =3  #define PCA0L_PCA0L__FMASK 0xFF ///< PCA Counter/Timer Low Byte
1338      =3  #define PCA0L_PCA0L__SHIFT 0x00 ///< PCA Counter/Timer Low Byte
1339      =3                                                                 
1340      =3  //------------------------------------------------------------------------------
1341      =3  // PCA0MD Enums (PCA Mode @ 0xD9)
1342      =3  //------------------------------------------------------------------------------
1343      =3  #define PCA0MD_ECF__BMASK            0x01 ///< PCA Counter/Timer Overflow Interrupt Enable       
1344      =3  #define PCA0MD_ECF__SHIFT            0x00 ///< PCA Counter/Timer Overflow Interrupt Enable       
1345      =3  #define PCA0MD_ECF__OVF_INT_DISABLED 0x00 ///< Disable the CF interrupt.                         
1346      =3  #define PCA0MD_ECF__OVF_INT_ENABLED  0x01 ///< Enable a PCA Counter/Timer Overflow interrupt     
1347      =3                                            ///< request when CF is set.                           
1348      =3                                                                                                   
1349      =3  #define PCA0MD_CPS__FMASK            0x0E ///< PCA Counter/Timer Pulse Select                    
1350      =3  #define PCA0MD_CPS__SHIFT            0x01 ///< PCA Counter/Timer Pulse Select                    
1351      =3  #define PCA0MD_CPS__SYSCLK_DIV_12    0x00 ///< System clock divided by 12.                       
1352      =3  #define PCA0MD_CPS__SYSCLK_DIV_4     0x02 ///< System clock divided by 4.                        
1353      =3  #define PCA0MD_CPS__T0_OVERFLOW      0x04 ///< Timer 0 overflow.                                 
1354      =3  #define PCA0MD_CPS__ECI              0x06 ///< High-to-low transitions on ECI (max rate = system 
1355      =3                                            ///< clock divided by 4).                              
1356      =3  #define PCA0MD_CPS__SYSCLK           0x08 ///< System clock.                                     
1357      =3  #define PCA0MD_CPS__EXTOSC_DIV_8     0x0A ///< External clock divided by 8 (synchronized with the
1358      =3                                            ///< system clock).                                    
1359      =3                                                                                                   
1360      =3  #define PCA0MD_WDLCK__BMASK          0x20 ///< Watchdog Timer Lock                               
1361      =3  #define PCA0MD_WDLCK__SHIFT          0x05 ///< Watchdog Timer Lock                               
1362      =3  #define PCA0MD_WDLCK__UNLOCKED       0x00 ///< Watchdog Timer Enable unlocked.                   
1363      =3  #define PCA0MD_WDLCK__LOCKED         0x20 ///< Watchdog Timer Enable locked.                     
1364      =3                                                                                                   
1365      =3  #define PCA0MD_WDTE__BMASK           0x40 ///< Watchdog Timer Enable                             
1366      =3  #define PCA0MD_WDTE__SHIFT           0x06 ///< Watchdog Timer Enable                             
1367      =3  #define PCA0MD_WDTE__DISABLED        0x00 ///< Disable Watchdog Timer.                           
1368      =3  #define PCA0MD_WDTE__ENABLED         0x40 ///< Enable PCA Module 4 as the Watchdog Timer.        
1369      =3                                                                                                   
1370      =3  #define PCA0MD_CIDL__BMASK           0x80 ///< PCA Counter/Timer Idle Control                    
1371      =3  #define PCA0MD_CIDL__SHIFT           0x07 ///< PCA Counter/Timer Idle Control                    
1372      =3  #define PCA0MD_CIDL__NORMAL          0x00 ///< PCA continues to function normally while the      
1373      =3                                            ///< system controller is in Idle Mode.                
1374      =3  #define PCA0MD_CIDL__SUSPEND         0x80 ///< PCA operation is suspended while the system       
1375      =3                                            ///< controller is in Idle Mode.                       
1376      =3                                                                                                   
1377      =3  //------------------------------------------------------------------------------
1378      =3  // PCON0 Enums (Power Control @ 0x87)
1379      =3  //------------------------------------------------------------------------------
1380      =3  #define PCON0_IDLE__BMASK  0x01 ///< Idle Mode Select                                
1381      =3  #define PCON0_IDLE__SHIFT  0x00 ///< Idle Mode Select                                
1382      =3  #define PCON0_IDLE__NORMAL 0x00 ///< Idle mode not activated.                        
1383      =3  #define PCON0_IDLE__IDLE   0x01 ///< CPU goes into Idle mode (shuts off clock to CPU,
1384      =3                                  ///< but clocks to enabled peripherals are still     
1385      =3                                  ///< active).                                        
1386      =3                                                                                       
1387      =3  #define PCON0_STOP__BMASK  0x02 ///< Stop Mode Select                                
1388      =3  #define PCON0_STOP__SHIFT  0x01 ///< Stop Mode Select                                
1389      =3  #define PCON0_STOP__NORMAL 0x00 ///< Stop mode not activated.                        
1390      =3  #define PCON0_STOP__STOP   0x02 ///< CPU goes into Stop mode (internal oscillator    
1391      =3                                  ///< stopped).                                       
1392      =3                                                                                       
1393      =3  #define PCON0_GF0__BMASK   0x04 ///< General Purpose Flag 0                          
1394      =3  #define PCON0_GF0__SHIFT   0x02 ///< General Purpose Flag 0                          
1395      =3  #define PCON0_GF0__NOT_SET 0x00 ///< The GF0 flag is not set. Clear the GF0 flag.    
1396      =3  #define PCON0_GF0__SET     0x04 ///< The GF0 flag is set. Set the GF0 flag.          
1397      =3                                                                                       
1398      =3  #define PCON0_GF1__BMASK   0x08 ///< General Purpose Flag 1                          
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 42  

1399      =3  #define PCON0_GF1__SHIFT   0x03 ///< General Purpose Flag 1                          
1400      =3  #define PCON0_GF1__NOT_SET 0x00 ///< The GF1 flag is not set. Clear the GF1 flag.    
1401      =3  #define PCON0_GF1__SET     0x08 ///< The GF1 flag is set. Set the GF1 flag.          
1402      =3                                                                                       
1403      =3  #define PCON0_GF2__BMASK   0x10 ///< General Purpose Flag 2                          
1404      =3  #define PCON0_GF2__SHIFT   0x04 ///< General Purpose Flag 2                          
1405      =3  #define PCON0_GF2__NOT_SET 0x00 ///< The GF2 flag is not set. Clear the GF2 flag.    
1406      =3  #define PCON0_GF2__SET     0x10 ///< The GF2 flag is set. Set the GF2 flag.          
1407      =3                                                                                       
1408      =3  #define PCON0_GF3__BMASK   0x20 ///< General Purpose Flag 3                          
1409      =3  #define PCON0_GF3__SHIFT   0x05 ///< General Purpose Flag 3                          
1410      =3  #define PCON0_GF3__NOT_SET 0x00 ///< The GF3 flag is not set. Clear the GF3 flag.    
1411      =3  #define PCON0_GF3__SET     0x20 ///< The GF3 flag is set. Set the GF3 flag.          
1412      =3                                                                                       
1413      =3  #define PCON0_GF4__BMASK   0x40 ///< General Purpose Flag 4                          
1414      =3  #define PCON0_GF4__SHIFT   0x06 ///< General Purpose Flag 4                          
1415      =3  #define PCON0_GF4__NOT_SET 0x00 ///< The GF4 flag is not set. Clear the GF4 flag.    
1416      =3  #define PCON0_GF4__SET     0x40 ///< The GF4 flag is set. Set the GF4 flag.          
1417      =3                                                                                       
1418      =3  #define PCON0_GF5__BMASK   0x80 ///< General Purpose Flag 5                          
1419      =3  #define PCON0_GF5__SHIFT   0x07 ///< General Purpose Flag 5                          
1420      =3  #define PCON0_GF5__NOT_SET 0x00 ///< The GF5 flag is not set. Clear the GF5 flag.    
1421      =3  #define PCON0_GF5__SET     0x80 ///< The GF5 flag is set. Set the GF5 flag.          
1422      =3                                                                                       
1423      =3  //------------------------------------------------------------------------------
1424      =3  // P0 Enums (Port 0 Pin Latch @ 0x80)
1425      =3  //------------------------------------------------------------------------------
1426      =3  #define P0_B0__BMASK 0x01 ///< Port 0 Bit 0 Latch                            
1427      =3  #define P0_B0__SHIFT 0x00 ///< Port 0 Bit 0 Latch                            
1428      =3  #define P0_B0__LOW   0x00 ///< P0.0 is low. Set P0.0 to drive low.           
1429      =3  #define P0_B0__HIGH  0x01 ///< P0.0 is high. Set P0.0 to drive or float high.
1430      =3                                                                               
1431      =3  #define P0_B1__BMASK 0x02 ///< Port 0 Bit 1 Latch                            
1432      =3  #define P0_B1__SHIFT 0x01 ///< Port 0 Bit 1 Latch                            
1433      =3  #define P0_B1__LOW   0x00 ///< P0.1 is low. Set P0.1 to drive low.           
1434      =3  #define P0_B1__HIGH  0x02 ///< P0.1 is high. Set P0.1 to drive or float high.
1435      =3                                                                               
1436      =3  #define P0_B2__BMASK 0x04 ///< Port 0 Bit 2 Latch                            
1437      =3  #define P0_B2__SHIFT 0x02 ///< Port 0 Bit 2 Latch                            
1438      =3  #define P0_B2__LOW   0x00 ///< P0.2 is low. Set P0.2 to drive low.           
1439      =3  #define P0_B2__HIGH  0x04 ///< P0.2 is high. Set P0.2 to drive or float high.
1440      =3                                                                               
1441      =3  #define P0_B3__BMASK 0x08 ///< Port 0 Bit 3 Latch                            
1442      =3  #define P0_B3__SHIFT 0x03 ///< Port 0 Bit 3 Latch                            
1443      =3  #define P0_B3__LOW   0x00 ///< P0.3 is low. Set P0.3 to drive low.           
1444      =3  #define P0_B3__HIGH  0x08 ///< P0.3 is high. Set P0.3 to drive or float high.
1445      =3                                                                               
1446      =3  #define P0_B4__BMASK 0x10 ///< Port 0 Bit 4 Latch                            
1447      =3  #define P0_B4__SHIFT 0x04 ///< Port 0 Bit 4 Latch                            
1448      =3  #define P0_B4__LOW   0x00 ///< P0.4 is low. Set P0.4 to drive low.           
1449      =3  #define P0_B4__HIGH  0x10 ///< P0.4 is high. Set P0.4 to drive or float high.
1450      =3                                                                               
1451      =3  #define P0_B5__BMASK 0x20 ///< Port 0 Bit 5 Latch                            
1452      =3  #define P0_B5__SHIFT 0x05 ///< Port 0 Bit 5 Latch                            
1453      =3  #define P0_B5__LOW   0x00 ///< P0.5 is low. Set P0.5 to drive low.           
1454      =3  #define P0_B5__HIGH  0x20 ///< P0.5 is high. Set P0.5 to drive or float high.
1455      =3                                                                               
1456      =3  #define P0_B6__BMASK 0x40 ///< Port 0 Bit 6 Latch                            
1457      =3  #define P0_B6__SHIFT 0x06 ///< Port 0 Bit 6 Latch                            
1458      =3  #define P0_B6__LOW   0x00 ///< P0.6 is low. Set P0.6 to drive low.           
1459      =3  #define P0_B6__HIGH  0x40 ///< P0.6 is high. Set P0.6 to drive or float high.
1460      =3                                                                               
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 43  

1461      =3  #define P0_B7__BMASK 0x80 ///< Port 0 Bit 7 Latch                            
1462      =3  #define P0_B7__SHIFT 0x07 ///< Port 0 Bit 7 Latch                            
1463      =3  #define P0_B7__LOW   0x00 ///< P0.7 is low. Set P0.7 to drive low.           
1464      =3  #define P0_B7__HIGH  0x80 ///< P0.7 is high. Set P0.7 to drive or float high.
1465      =3                                                                               
1466      =3  //------------------------------------------------------------------------------
1467      =3  // P0MDIN Enums (Port 0 Input Mode @ 0xF1)
1468      =3  //------------------------------------------------------------------------------
1469      =3  #define P0MDIN_B0__BMASK   0x01 ///< Port 0 Bit 0 Input Mode                 
1470      =3  #define P0MDIN_B0__SHIFT   0x00 ///< Port 0 Bit 0 Input Mode                 
1471      =3  #define P0MDIN_B0__ANALOG  0x00 ///< P0.0 pin is configured for analog mode. 
1472      =3  #define P0MDIN_B0__DIGITAL 0x01 ///< P0.0 pin is configured for digital mode.
1473      =3                                                                               
1474      =3  #define P0MDIN_B1__BMASK   0x02 ///< Port 0 Bit 1 Input Mode                 
1475      =3  #define P0MDIN_B1__SHIFT   0x01 ///< Port 0 Bit 1 Input Mode                 
1476      =3  #define P0MDIN_B1__ANALOG  0x00 ///< P0.1 pin is configured for analog mode. 
1477      =3  #define P0MDIN_B1__DIGITAL 0x02 ///< P0.1 pin is configured for digital mode.
1478      =3                                                                               
1479      =3  #define P0MDIN_B2__BMASK   0x04 ///< Port 0 Bit 2 Input Mode                 
1480      =3  #define P0MDIN_B2__SHIFT   0x02 ///< Port 0 Bit 2 Input Mode                 
1481      =3  #define P0MDIN_B2__ANALOG  0x00 ///< P0.2 pin is configured for analog mode. 
1482      =3  #define P0MDIN_B2__DIGITAL 0x04 ///< P0.2 pin is configured for digital mode.
1483      =3                                                                               
1484      =3  #define P0MDIN_B3__BMASK   0x08 ///< Port 0 Bit 3 Input Mode                 
1485      =3  #define P0MDIN_B3__SHIFT   0x03 ///< Port 0 Bit 3 Input Mode                 
1486      =3  #define P0MDIN_B3__ANALOG  0x00 ///< P0.3 pin is configured for analog mode. 
1487      =3  #define P0MDIN_B3__DIGITAL 0x08 ///< P0.3 pin is configured for digital mode.
1488      =3                                                                               
1489      =3  #define P0MDIN_B4__BMASK   0x10 ///< Port 0 Bit 4 Input Mode                 
1490      =3  #define P0MDIN_B4__SHIFT   0x04 ///< Port 0 Bit 4 Input Mode                 
1491      =3  #define P0MDIN_B4__ANALOG  0x00 ///< P0.4 pin is configured for analog mode. 
1492      =3  #define P0MDIN_B4__DIGITAL 0x10 ///< P0.4 pin is configured for digital mode.
1493      =3                                                                               
1494      =3  #define P0MDIN_B5__BMASK   0x20 ///< Port 0 Bit 5 Input Mode                 
1495      =3  #define P0MDIN_B5__SHIFT   0x05 ///< Port 0 Bit 5 Input Mode                 
1496      =3  #define P0MDIN_B5__ANALOG  0x00 ///< P0.5 pin is configured for analog mode. 
1497      =3  #define P0MDIN_B5__DIGITAL 0x20 ///< P0.5 pin is configured for digital mode.
1498      =3                                                                               
1499      =3  #define P0MDIN_B6__BMASK   0x40 ///< Port 0 Bit 6 Input Mode                 
1500      =3  #define P0MDIN_B6__SHIFT   0x06 ///< Port 0 Bit 6 Input Mode                 
1501      =3  #define P0MDIN_B6__ANALOG  0x00 ///< P0.6 pin is configured for analog mode. 
1502      =3  #define P0MDIN_B6__DIGITAL 0x40 ///< P0.6 pin is configured for digital mode.
1503      =3                                                                               
1504      =3  #define P0MDIN_B7__BMASK   0x80 ///< Port 0 Bit 7 Input Mode                 
1505      =3  #define P0MDIN_B7__SHIFT   0x07 ///< Port 0 Bit 7 Input Mode                 
1506      =3  #define P0MDIN_B7__ANALOG  0x00 ///< P0.7 pin is configured for analog mode. 
1507      =3  #define P0MDIN_B7__DIGITAL 0x80 ///< P0.7 pin is configured for digital mode.
1508      =3                                                                               
1509      =3  //------------------------------------------------------------------------------
1510      =3  // P0MDOUT Enums (Port 0 Output Mode @ 0xA4)
1511      =3  //------------------------------------------------------------------------------
1512      =3  #define P0MDOUT_B0__BMASK      0x01 ///< Port 0 Bit 0 Output Mode  
1513      =3  #define P0MDOUT_B0__SHIFT      0x00 ///< Port 0 Bit 0 Output Mode  
1514      =3  #define P0MDOUT_B0__OPEN_DRAIN 0x00 ///< P0.0 output is open-drain.
1515      =3  #define P0MDOUT_B0__PUSH_PULL  0x01 ///< P0.0 output is push-pull. 
1516      =3                                                                     
1517      =3  #define P0MDOUT_B1__BMASK      0x02 ///< Port 0 Bit 1 Output Mode  
1518      =3  #define P0MDOUT_B1__SHIFT      0x01 ///< Port 0 Bit 1 Output Mode  
1519      =3  #define P0MDOUT_B1__OPEN_DRAIN 0x00 ///< P0.1 output is open-drain.
1520      =3  #define P0MDOUT_B1__PUSH_PULL  0x02 ///< P0.1 output is push-pull. 
1521      =3                                                                     
1522      =3  #define P0MDOUT_B2__BMASK      0x04 ///< Port 0 Bit 2 Output Mode  
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 44  

1523      =3  #define P0MDOUT_B2__SHIFT      0x02 ///< Port 0 Bit 2 Output Mode  
1524      =3  #define P0MDOUT_B2__OPEN_DRAIN 0x00 ///< P0.2 output is open-drain.
1525      =3  #define P0MDOUT_B2__PUSH_PULL  0x04 ///< P0.2 output is push-pull. 
1526      =3                                                                     
1527      =3  #define P0MDOUT_B3__BMASK      0x08 ///< Port 0 Bit 3 Output Mode  
1528      =3  #define P0MDOUT_B3__SHIFT      0x03 ///< Port 0 Bit 3 Output Mode  
1529      =3  #define P0MDOUT_B3__OPEN_DRAIN 0x00 ///< P0.3 output is open-drain.
1530      =3  #define P0MDOUT_B3__PUSH_PULL  0x08 ///< P0.3 output is push-pull. 
1531      =3                                                                     
1532      =3  #define P0MDOUT_B4__BMASK      0x10 ///< Port 0 Bit 4 Output Mode  
1533      =3  #define P0MDOUT_B4__SHIFT      0x04 ///< Port 0 Bit 4 Output Mode  
1534      =3  #define P0MDOUT_B4__OPEN_DRAIN 0x00 ///< P0.4 output is open-drain.
1535      =3  #define P0MDOUT_B4__PUSH_PULL  0x10 ///< P0.4 output is push-pull. 
1536      =3                                                                     
1537      =3  #define P0MDOUT_B5__BMASK      0x20 ///< Port 0 Bit 5 Output Mode  
1538      =3  #define P0MDOUT_B5__SHIFT      0x05 ///< Port 0 Bit 5 Output Mode  
1539      =3  #define P0MDOUT_B5__OPEN_DRAIN 0x00 ///< P0.5 output is open-drain.
1540      =3  #define P0MDOUT_B5__PUSH_PULL  0x20 ///< P0.5 output is push-pull. 
1541      =3                                                                     
1542      =3  #define P0MDOUT_B6__BMASK      0x40 ///< Port 0 Bit 6 Output Mode  
1543      =3  #define P0MDOUT_B6__SHIFT      0x06 ///< Port 0 Bit 6 Output Mode  
1544      =3  #define P0MDOUT_B6__OPEN_DRAIN 0x00 ///< P0.6 output is open-drain.
1545      =3  #define P0MDOUT_B6__PUSH_PULL  0x40 ///< P0.6 output is push-pull. 
1546      =3                                                                     
1547      =3  #define P0MDOUT_B7__BMASK      0x80 ///< Port 0 Bit 7 Output Mode  
1548      =3  #define P0MDOUT_B7__SHIFT      0x07 ///< Port 0 Bit 7 Output Mode  
1549      =3  #define P0MDOUT_B7__OPEN_DRAIN 0x00 ///< P0.7 output is open-drain.
1550      =3  #define P0MDOUT_B7__PUSH_PULL  0x80 ///< P0.7 output is push-pull. 
1551      =3                                                                     
1552      =3  //------------------------------------------------------------------------------
1553      =3  // P0SKIP Enums (Port 0 Skip @ 0xD4)
1554      =3  //------------------------------------------------------------------------------
1555      =3  #define P0SKIP_B0__BMASK       0x01 ///< Port 0 Bit 0 Skip                       
1556      =3  #define P0SKIP_B0__SHIFT       0x00 ///< Port 0 Bit 0 Skip                       
1557      =3  #define P0SKIP_B0__NOT_SKIPPED 0x00 ///< P0.0 pin is not skipped by the crossbar.
1558      =3  #define P0SKIP_B0__SKIPPED     0x01 ///< P0.0 pin is skipped by the crossbar.    
1559      =3                                                                                   
1560      =3  #define P0SKIP_B1__BMASK       0x02 ///< Port 0 Bit 1 Skip                       
1561      =3  #define P0SKIP_B1__SHIFT       0x01 ///< Port 0 Bit 1 Skip                       
1562      =3  #define P0SKIP_B1__NOT_SKIPPED 0x00 ///< P0.1 pin is not skipped by the crossbar.
1563      =3  #define P0SKIP_B1__SKIPPED     0x02 ///< P0.1 pin is skipped by the crossbar.    
1564      =3                                                                                   
1565      =3  #define P0SKIP_B2__BMASK       0x04 ///< Port 0 Bit 2 Skip                       
1566      =3  #define P0SKIP_B2__SHIFT       0x02 ///< Port 0 Bit 2 Skip                       
1567      =3  #define P0SKIP_B2__NOT_SKIPPED 0x00 ///< P0.2 pin is not skipped by the crossbar.
1568      =3  #define P0SKIP_B2__SKIPPED     0x04 ///< P0.2 pin is skipped by the crossbar.    
1569      =3                                                                                   
1570      =3  #define P0SKIP_B3__BMASK       0x08 ///< Port 0 Bit 3 Skip                       
1571      =3  #define P0SKIP_B3__SHIFT       0x03 ///< Port 0 Bit 3 Skip                       
1572      =3  #define P0SKIP_B3__NOT_SKIPPED 0x00 ///< P0.3 pin is not skipped by the crossbar.
1573      =3  #define P0SKIP_B3__SKIPPED     0x08 ///< P0.3 pin is skipped by the crossbar.    
1574      =3                                                                                   
1575      =3  #define P0SKIP_B4__BMASK       0x10 ///< Port 0 Bit 4 Skip                       
1576      =3  #define P0SKIP_B4__SHIFT       0x04 ///< Port 0 Bit 4 Skip                       
1577      =3  #define P0SKIP_B4__NOT_SKIPPED 0x00 ///< P0.4 pin is not skipped by the crossbar.
1578      =3  #define P0SKIP_B4__SKIPPED     0x10 ///< P0.4 pin is skipped by the crossbar.    
1579      =3                                                                                   
1580      =3  #define P0SKIP_B5__BMASK       0x20 ///< Port 0 Bit 5 Skip                       
1581      =3  #define P0SKIP_B5__SHIFT       0x05 ///< Port 0 Bit 5 Skip                       
1582      =3  #define P0SKIP_B5__NOT_SKIPPED 0x00 ///< P0.5 pin is not skipped by the crossbar.
1583      =3  #define P0SKIP_B5__SKIPPED     0x20 ///< P0.5 pin is skipped by the crossbar.    
1584      =3                                                                                   
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 45  

1585      =3  #define P0SKIP_B6__BMASK       0x40 ///< Port 0 Bit 6 Skip                       
1586      =3  #define P0SKIP_B6__SHIFT       0x06 ///< Port 0 Bit 6 Skip                       
1587      =3  #define P0SKIP_B6__NOT_SKIPPED 0x00 ///< P0.6 pin is not skipped by the crossbar.
1588      =3  #define P0SKIP_B6__SKIPPED     0x40 ///< P0.6 pin is skipped by the crossbar.    
1589      =3                                                                                   
1590      =3  #define P0SKIP_B7__BMASK       0x80 ///< Port 0 Bit 7 Skip                       
1591      =3  #define P0SKIP_B7__SHIFT       0x07 ///< Port 0 Bit 7 Skip                       
1592      =3  #define P0SKIP_B7__NOT_SKIPPED 0x00 ///< P0.7 pin is not skipped by the crossbar.
1593      =3  #define P0SKIP_B7__SKIPPED     0x80 ///< P0.7 pin is skipped by the crossbar.    
1594      =3                                                                                   
1595      =3  //------------------------------------------------------------------------------
1596      =3  // P1 Enums (Port 1 Pin Latch @ 0x90)
1597      =3  //------------------------------------------------------------------------------
1598      =3  #define P1_B0__BMASK 0x01 ///< Port 1 Bit 0 Latch                            
1599      =3  #define P1_B0__SHIFT 0x00 ///< Port 1 Bit 0 Latch                            
1600      =3  #define P1_B0__LOW   0x00 ///< P1.0 is low. Set P1.0 to drive low.           
1601      =3  #define P1_B0__HIGH  0x01 ///< P1.0 is high. Set P1.0 to drive or float high.
1602      =3                                                                               
1603      =3  #define P1_B1__BMASK 0x02 ///< Port 1 Bit 1 Latch                            
1604      =3  #define P1_B1__SHIFT 0x01 ///< Port 1 Bit 1 Latch                            
1605      =3  #define P1_B1__LOW   0x00 ///< P1.1 is low. Set P1.1 to drive low.           
1606      =3  #define P1_B1__HIGH  0x02 ///< P1.1 is high. Set P1.1 to drive or float high.
1607      =3                                                                               
1608      =3  #define P1_B2__BMASK 0x04 ///< Port 1 Bit 2 Latch                            
1609      =3  #define P1_B2__SHIFT 0x02 ///< Port 1 Bit 2 Latch                            
1610      =3  #define P1_B2__LOW   0x00 ///< P1.2 is low. Set P1.2 to drive low.           
1611      =3  #define P1_B2__HIGH  0x04 ///< P1.2 is high. Set P1.2 to drive or float high.
1612      =3                                                                               
1613      =3  #define P1_B3__BMASK 0x08 ///< Port 1 Bit 3 Latch                            
1614      =3  #define P1_B3__SHIFT 0x03 ///< Port 1 Bit 3 Latch                            
1615      =3  #define P1_B3__LOW   0x00 ///< P1.3 is low. Set P1.3 to drive low.           
1616      =3  #define P1_B3__HIGH  0x08 ///< P1.3 is high. Set P1.3 to drive or float high.
1617      =3                                                                               
1618      =3  #define P1_B4__BMASK 0x10 ///< Port 1 Bit 4 Latch                            
1619      =3  #define P1_B4__SHIFT 0x04 ///< Port 1 Bit 4 Latch                            
1620      =3  #define P1_B4__LOW   0x00 ///< P1.4 is low. Set P1.4 to drive low.           
1621      =3  #define P1_B4__HIGH  0x10 ///< P1.4 is high. Set P1.4 to drive or float high.
1622      =3                                                                               
1623      =3  #define P1_B5__BMASK 0x20 ///< Port 1 Bit 5 Latch                            
1624      =3  #define P1_B5__SHIFT 0x05 ///< Port 1 Bit 5 Latch                            
1625      =3  #define P1_B5__LOW   0x00 ///< P1.5 is low. Set P1.5 to drive low.           
1626      =3  #define P1_B5__HIGH  0x20 ///< P1.5 is high. Set P1.5 to drive or float high.
1627      =3                                                                               
1628      =3  #define P1_B6__BMASK 0x40 ///< Port 1 Bit 6 Latch                            
1629      =3  #define P1_B6__SHIFT 0x06 ///< Port 1 Bit 6 Latch                            
1630      =3  #define P1_B6__LOW   0x00 ///< P1.6 is low. Set P1.6 to drive low.           
1631      =3  #define P1_B6__HIGH  0x40 ///< P1.6 is high. Set P1.6 to drive or float high.
1632      =3                                                                               
1633      =3  #define P1_B7__BMASK 0x80 ///< Port 1 Bit 7 Latch                            
1634      =3  #define P1_B7__SHIFT 0x07 ///< Port 1 Bit 7 Latch                            
1635      =3  #define P1_B7__LOW   0x00 ///< P1.7 is low. Set P1.7 to drive low.           
1636      =3  #define P1_B7__HIGH  0x80 ///< P1.7 is high. Set P1.7 to drive or float high.
1637      =3                                                                               
1638      =3  //------------------------------------------------------------------------------
1639      =3  // P1MDIN Enums (Port 1 Input Mode @ 0xF2)
1640      =3  //------------------------------------------------------------------------------
1641      =3  #define P1MDIN_B0__BMASK   0x01 ///< Port 1 Bit 0 Input Mode                 
1642      =3  #define P1MDIN_B0__SHIFT   0x00 ///< Port 1 Bit 0 Input Mode                 
1643      =3  #define P1MDIN_B0__ANALOG  0x00 ///< P1.0 pin is configured for analog mode. 
1644      =3  #define P1MDIN_B0__DIGITAL 0x01 ///< P1.0 pin is configured for digital mode.
1645      =3                                                                               
1646      =3  #define P1MDIN_B1__BMASK   0x02 ///< Port 1 Bit 1 Input Mode                 
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 46  

1647      =3  #define P1MDIN_B1__SHIFT   0x01 ///< Port 1 Bit 1 Input Mode                 
1648      =3  #define P1MDIN_B1__ANALOG  0x00 ///< P1.1 pin is configured for analog mode. 
1649      =3  #define P1MDIN_B1__DIGITAL 0x02 ///< P1.1 pin is configured for digital mode.
1650      =3                                                                               
1651      =3  #define P1MDIN_B2__BMASK   0x04 ///< Port 1 Bit 2 Input Mode                 
1652      =3  #define P1MDIN_B2__SHIFT   0x02 ///< Port 1 Bit 2 Input Mode                 
1653      =3  #define P1MDIN_B2__ANALOG  0x00 ///< P1.2 pin is configured for analog mode. 
1654      =3  #define P1MDIN_B2__DIGITAL 0x04 ///< P1.2 pin is configured for digital mode.
1655      =3                                                                               
1656      =3  #define P1MDIN_B3__BMASK   0x08 ///< Port 1 Bit 3 Input Mode                 
1657      =3  #define P1MDIN_B3__SHIFT   0x03 ///< Port 1 Bit 3 Input Mode                 
1658      =3  #define P1MDIN_B3__ANALOG  0x00 ///< P1.3 pin is configured for analog mode. 
1659      =3  #define P1MDIN_B3__DIGITAL 0x08 ///< P1.3 pin is configured for digital mode.
1660      =3                                                                               
1661      =3  #define P1MDIN_B4__BMASK   0x10 ///< Port 1 Bit 4 Input Mode                 
1662      =3  #define P1MDIN_B4__SHIFT   0x04 ///< Port 1 Bit 4 Input Mode                 
1663      =3  #define P1MDIN_B4__ANALOG  0x00 ///< P1.4 pin is configured for analog mode. 
1664      =3  #define P1MDIN_B4__DIGITAL 0x10 ///< P1.4 pin is configured for digital mode.
1665      =3                                                                               
1666      =3  #define P1MDIN_B5__BMASK   0x20 ///< Port 1 Bit 5 Input Mode                 
1667      =3  #define P1MDIN_B5__SHIFT   0x05 ///< Port 1 Bit 5 Input Mode                 
1668      =3  #define P1MDIN_B5__ANALOG  0x00 ///< P1.5 pin is configured for analog mode. 
1669      =3  #define P1MDIN_B5__DIGITAL 0x20 ///< P1.5 pin is configured for digital mode.
1670      =3                                                                               
1671      =3  #define P1MDIN_B6__BMASK   0x40 ///< Port 1 Bit 6 Input Mode                 
1672      =3  #define P1MDIN_B6__SHIFT   0x06 ///< Port 1 Bit 6 Input Mode                 
1673      =3  #define P1MDIN_B6__ANALOG  0x00 ///< P1.6 pin is configured for analog mode. 
1674      =3  #define P1MDIN_B6__DIGITAL 0x40 ///< P1.6 pin is configured for digital mode.
1675      =3                                                                               
1676      =3  #define P1MDIN_B7__BMASK   0x80 ///< Port 1 Bit 7 Input Mode                 
1677      =3  #define P1MDIN_B7__SHIFT   0x07 ///< Port 1 Bit 7 Input Mode                 
1678      =3  #define P1MDIN_B7__ANALOG  0x00 ///< P1.7 pin is configured for analog mode. 
1679      =3  #define P1MDIN_B7__DIGITAL 0x80 ///< P1.7 pin is configured for digital mode.
1680      =3                                                                               
1681      =3  //------------------------------------------------------------------------------
1682      =3  // P1MDOUT Enums (Port 1 Output Mode @ 0xA5)
1683      =3  //------------------------------------------------------------------------------
1684      =3  #define P1MDOUT_B0__BMASK      0x01 ///< Port 1 Bit 0 Output Mode  
1685      =3  #define P1MDOUT_B0__SHIFT      0x00 ///< Port 1 Bit 0 Output Mode  
1686      =3  #define P1MDOUT_B0__OPEN_DRAIN 0x00 ///< P1.0 output is open-drain.
1687      =3  #define P1MDOUT_B0__PUSH_PULL  0x01 ///< P1.0 output is push-pull. 
1688      =3                                                                     
1689      =3  #define P1MDOUT_B1__BMASK      0x02 ///< Port 1 Bit 1 Output Mode  
1690      =3  #define P1MDOUT_B1__SHIFT      0x01 ///< Port 1 Bit 1 Output Mode  
1691      =3  #define P1MDOUT_B1__OPEN_DRAIN 0x00 ///< P1.1 output is open-drain.
1692      =3  #define P1MDOUT_B1__PUSH_PULL  0x02 ///< P1.1 output is push-pull. 
1693      =3                                                                     
1694      =3  #define P1MDOUT_B2__BMASK      0x04 ///< Port 1 Bit 2 Output Mode  
1695      =3  #define P1MDOUT_B2__SHIFT      0x02 ///< Port 1 Bit 2 Output Mode  
1696      =3  #define P1MDOUT_B2__OPEN_DRAIN 0x00 ///< P1.2 output is open-drain.
1697      =3  #define P1MDOUT_B2__PUSH_PULL  0x04 ///< P1.2 output is push-pull. 
1698      =3                                                                     
1699      =3  #define P1MDOUT_B3__BMASK      0x08 ///< Port 1 Bit 3 Output Mode  
1700      =3  #define P1MDOUT_B3__SHIFT      0x03 ///< Port 1 Bit 3 Output Mode  
1701      =3  #define P1MDOUT_B3__OPEN_DRAIN 0x00 ///< P1.3 output is open-drain.
1702      =3  #define P1MDOUT_B3__PUSH_PULL  0x08 ///< P1.3 output is push-pull. 
1703      =3                                                                     
1704      =3  #define P1MDOUT_B4__BMASK      0x10 ///< Port 1 Bit 4 Output Mode  
1705      =3  #define P1MDOUT_B4__SHIFT      0x04 ///< Port 1 Bit 4 Output Mode  
1706      =3  #define P1MDOUT_B4__OPEN_DRAIN 0x00 ///< P1.4 output is open-drain.
1707      =3  #define P1MDOUT_B4__PUSH_PULL  0x10 ///< P1.4 output is push-pull. 
1708      =3                                                                     
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 47  

1709      =3  #define P1MDOUT_B5__BMASK      0x20 ///< Port 1 Bit 5 Output Mode  
1710      =3  #define P1MDOUT_B5__SHIFT      0x05 ///< Port 1 Bit 5 Output Mode  
1711      =3  #define P1MDOUT_B5__OPEN_DRAIN 0x00 ///< P1.5 output is open-drain.
1712      =3  #define P1MDOUT_B5__PUSH_PULL  0x20 ///< P1.5 output is push-pull. 
1713      =3                                                                     
1714      =3  #define P1MDOUT_B6__BMASK      0x40 ///< Port 1 Bit 6 Output Mode  
1715      =3  #define P1MDOUT_B6__SHIFT      0x06 ///< Port 1 Bit 6 Output Mode  
1716      =3  #define P1MDOUT_B6__OPEN_DRAIN 0x00 ///< P1.6 output is open-drain.
1717      =3  #define P1MDOUT_B6__PUSH_PULL  0x40 ///< P1.6 output is push-pull. 
1718      =3                                                                     
1719      =3  #define P1MDOUT_B7__BMASK      0x80 ///< Port 1 Bit 7 Output Mode  
1720      =3  #define P1MDOUT_B7__SHIFT      0x07 ///< Port 1 Bit 7 Output Mode  
1721      =3  #define P1MDOUT_B7__OPEN_DRAIN 0x00 ///< P1.7 output is open-drain.
1722      =3  #define P1MDOUT_B7__PUSH_PULL  0x80 ///< P1.7 output is push-pull. 
1723      =3                                                                     
1724      =3  //------------------------------------------------------------------------------
1725      =3  // P1SKIP Enums (Port 1 Skip @ 0xD5)
1726      =3  //------------------------------------------------------------------------------
1727      =3  #define P1SKIP_B0__BMASK       0x01 ///< Port 1 Bit 0 Skip                       
1728      =3  #define P1SKIP_B0__SHIFT       0x00 ///< Port 1 Bit 0 Skip                       
1729      =3  #define P1SKIP_B0__NOT_SKIPPED 0x00 ///< P1.0 pin is not skipped by the crossbar.
1730      =3  #define P1SKIP_B0__SKIPPED     0x01 ///< P1.0 pin is skipped by the crossbar.    
1731      =3                                                                                   
1732      =3  #define P1SKIP_B1__BMASK       0x02 ///< Port 1 Bit 1 Skip                       
1733      =3  #define P1SKIP_B1__SHIFT       0x01 ///< Port 1 Bit 1 Skip                       
1734      =3  #define P1SKIP_B1__NOT_SKIPPED 0x00 ///< P1.1 pin is not skipped by the crossbar.
1735      =3  #define P1SKIP_B1__SKIPPED     0x02 ///< P1.1 pin is skipped by the crossbar.    
1736      =3                                                                                   
1737      =3  #define P1SKIP_B2__BMASK       0x04 ///< Port 1 Bit 2 Skip                       
1738      =3  #define P1SKIP_B2__SHIFT       0x02 ///< Port 1 Bit 2 Skip                       
1739      =3  #define P1SKIP_B2__NOT_SKIPPED 0x00 ///< P1.2 pin is not skipped by the crossbar.
1740      =3  #define P1SKIP_B2__SKIPPED     0x04 ///< P1.2 pin is skipped by the crossbar.    
1741      =3                                                                                   
1742      =3  #define P1SKIP_B3__BMASK       0x08 ///< Port 1 Bit 3 Skip                       
1743      =3  #define P1SKIP_B3__SHIFT       0x03 ///< Port 1 Bit 3 Skip                       
1744      =3  #define P1SKIP_B3__NOT_SKIPPED 0x00 ///< P1.3 pin is not skipped by the crossbar.
1745      =3  #define P1SKIP_B3__SKIPPED     0x08 ///< P1.3 pin is skipped by the crossbar.    
1746      =3                                                                                   
1747      =3  #define P1SKIP_B4__BMASK       0x10 ///< Port 1 Bit 4 Skip                       
1748      =3  #define P1SKIP_B4__SHIFT       0x04 ///< Port 1 Bit 4 Skip                       
1749      =3  #define P1SKIP_B4__NOT_SKIPPED 0x00 ///< P1.4 pin is not skipped by the crossbar.
1750      =3  #define P1SKIP_B4__SKIPPED     0x10 ///< P1.4 pin is skipped by the crossbar.    
1751      =3                                                                                   
1752      =3  #define P1SKIP_B5__BMASK       0x20 ///< Port 1 Bit 5 Skip                       
1753      =3  #define P1SKIP_B5__SHIFT       0x05 ///< Port 1 Bit 5 Skip                       
1754      =3  #define P1SKIP_B5__NOT_SKIPPED 0x00 ///< P1.5 pin is not skipped by the crossbar.
1755      =3  #define P1SKIP_B5__SKIPPED     0x20 ///< P1.5 pin is skipped by the crossbar.    
1756      =3                                                                                   
1757      =3  #define P1SKIP_B6__BMASK       0x40 ///< Port 1 Bit 6 Skip                       
1758      =3  #define P1SKIP_B6__SHIFT       0x06 ///< Port 1 Bit 6 Skip                       
1759      =3  #define P1SKIP_B6__NOT_SKIPPED 0x00 ///< P1.6 pin is not skipped by the crossbar.
1760      =3  #define P1SKIP_B6__SKIPPED     0x40 ///< P1.6 pin is skipped by the crossbar.    
1761      =3                                                                                   
1762      =3  #define P1SKIP_B7__BMASK       0x80 ///< Port 1 Bit 7 Skip                       
1763      =3  #define P1SKIP_B7__SHIFT       0x07 ///< Port 1 Bit 7 Skip                       
1764      =3  #define P1SKIP_B7__NOT_SKIPPED 0x00 ///< P1.7 pin is not skipped by the crossbar.
1765      =3  #define P1SKIP_B7__SKIPPED     0x80 ///< P1.7 pin is skipped by the crossbar.    
1766      =3                                                                                   
1767      =3  //------------------------------------------------------------------------------
1768      =3  // P2 Enums (Port 2 Pin Latch @ 0xA0)
1769      =3  //------------------------------------------------------------------------------
1770      =3  #define P2_B0__BMASK 0x01 ///< Port 2 Bit 0 Latch                            
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 48  

1771      =3  #define P2_B0__SHIFT 0x00 ///< Port 2 Bit 0 Latch                            
1772      =3  #define P2_B0__LOW   0x00 ///< P2.0 is low. Set P2.0 to drive low.           
1773      =3  #define P2_B0__HIGH  0x01 ///< P2.0 is high. Set P2.0 to drive or float high.
1774      =3                                                                               
1775      =3  #define P2_B1__BMASK 0x02 ///< Port 2 Bit 1 Latch                            
1776      =3  #define P2_B1__SHIFT 0x01 ///< Port 2 Bit 1 Latch                            
1777      =3  #define P2_B1__LOW   0x00 ///< P2.1 is low. Set P2.1 to drive low.           
1778      =3  #define P2_B1__HIGH  0x02 ///< P2.1 is high. Set P2.1 to drive or float high.
1779      =3                                                                               
1780      =3  #define P2_B2__BMASK 0x04 ///< Port 2 Bit 2 Latch                            
1781      =3  #define P2_B2__SHIFT 0x02 ///< Port 2 Bit 2 Latch                            
1782      =3  #define P2_B2__LOW   0x00 ///< P2.2 is low. Set P2.2 to drive low.           
1783      =3  #define P2_B2__HIGH  0x04 ///< P2.2 is high. Set P2.2 to drive or float high.
1784      =3                                                                               
1785      =3  #define P2_B3__BMASK 0x08 ///< Port 2 Bit 3 Latch                            
1786      =3  #define P2_B3__SHIFT 0x03 ///< Port 2 Bit 3 Latch                            
1787      =3  #define P2_B3__LOW   0x00 ///< P2.3 is low. Set P2.3 to drive low.           
1788      =3  #define P2_B3__HIGH  0x08 ///< P2.3 is high. Set P2.3 to drive or float high.
1789      =3                                                                               
1790      =3  #define P2_B4__BMASK 0x10 ///< Port 2 Bit 4 Latch                            
1791      =3  #define P2_B4__SHIFT 0x04 ///< Port 2 Bit 4 Latch                            
1792      =3  #define P2_B4__LOW   0x00 ///< P2.4 is low. Set P2.4 to drive low.           
1793      =3  #define P2_B4__HIGH  0x10 ///< P2.4 is high. Set P2.4 to drive or float high.
1794      =3                                                                               
1795      =3  #define P2_B5__BMASK 0x20 ///< Port 2 Bit 5 Latch                            
1796      =3  #define P2_B5__SHIFT 0x05 ///< Port 2 Bit 5 Latch                            
1797      =3  #define P2_B5__LOW   0x00 ///< P2.5 is low. Set P2.5 to drive low.           
1798      =3  #define P2_B5__HIGH  0x20 ///< P2.5 is high. Set P2.5 to drive or float high.
1799      =3                                                                               
1800      =3  #define P2_B6__BMASK 0x40 ///< Port 2 Bit 6 Latch                            
1801      =3  #define P2_B6__SHIFT 0x06 ///< Port 2 Bit 6 Latch                            
1802      =3  #define P2_B6__LOW   0x00 ///< P2.6 is low. Set P2.6 to drive low.           
1803      =3  #define P2_B6__HIGH  0x40 ///< P2.6 is high. Set P2.6 to drive or float high.
1804      =3                                                                               
1805      =3  #define P2_B7__BMASK 0x80 ///< Port 2 Bit 7 Latch                            
1806      =3  #define P2_B7__SHIFT 0x07 ///< Port 2 Bit 7 Latch                            
1807      =3  #define P2_B7__LOW   0x00 ///< P2.7 is low. Set P2.7 to drive low.           
1808      =3  #define P2_B7__HIGH  0x80 ///< P2.7 is high. Set P2.7 to drive or float high.
1809      =3                                                                               
1810      =3  //------------------------------------------------------------------------------
1811      =3  // P2MDIN Enums (Port 2 Input Mode @ 0xF3)
1812      =3  //------------------------------------------------------------------------------
1813      =3  #define P2MDIN_B0__BMASK   0x01 ///< Port 2 Bit 0 Input Mode                 
1814      =3  #define P2MDIN_B0__SHIFT   0x00 ///< Port 2 Bit 0 Input Mode                 
1815      =3  #define P2MDIN_B0__ANALOG  0x00 ///< P2.0 pin is configured for analog mode. 
1816      =3  #define P2MDIN_B0__DIGITAL 0x01 ///< P2.0 pin is configured for digital mode.
1817      =3                                                                               
1818      =3  #define P2MDIN_B1__BMASK   0x02 ///< Port 2 Bit 1 Input Mode                 
1819      =3  #define P2MDIN_B1__SHIFT   0x01 ///< Port 2 Bit 1 Input Mode                 
1820      =3  #define P2MDIN_B1__ANALOG  0x00 ///< P2.1 pin is configured for analog mode. 
1821      =3  #define P2MDIN_B1__DIGITAL 0x02 ///< P2.1 pin is configured for digital mode.
1822      =3                                                                               
1823      =3  #define P2MDIN_B2__BMASK   0x04 ///< Port 2 Bit 2 Input Mode                 
1824      =3  #define P2MDIN_B2__SHIFT   0x02 ///< Port 2 Bit 2 Input Mode                 
1825      =3  #define P2MDIN_B2__ANALOG  0x00 ///< P2.2 pin is configured for analog mode. 
1826      =3  #define P2MDIN_B2__DIGITAL 0x04 ///< P2.2 pin is configured for digital mode.
1827      =3                                                                               
1828      =3  #define P2MDIN_B3__BMASK   0x08 ///< Port 2 Bit 3 Input Mode                 
1829      =3  #define P2MDIN_B3__SHIFT   0x03 ///< Port 2 Bit 3 Input Mode                 
1830      =3  #define P2MDIN_B3__ANALOG  0x00 ///< P2.3 pin is configured for analog mode. 
1831      =3  #define P2MDIN_B3__DIGITAL 0x08 ///< P2.3 pin is configured for digital mode.
1832      =3                                                                               
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 49  

1833      =3  #define P2MDIN_B4__BMASK   0x10 ///< Port 2 Bit 4 Input Mode                 
1834      =3  #define P2MDIN_B4__SHIFT   0x04 ///< Port 2 Bit 4 Input Mode                 
1835      =3  #define P2MDIN_B4__ANALOG  0x00 ///< P2.4 pin is configured for analog mode. 
1836      =3  #define P2MDIN_B4__DIGITAL 0x10 ///< P2.4 pin is configured for digital mode.
1837      =3                                                                               
1838      =3  #define P2MDIN_B5__BMASK   0x20 ///< Port 2 Bit 5 Input Mode                 
1839      =3  #define P2MDIN_B5__SHIFT   0x05 ///< Port 2 Bit 5 Input Mode                 
1840      =3  #define P2MDIN_B5__ANALOG  0x00 ///< P2.5 pin is configured for analog mode. 
1841      =3  #define P2MDIN_B5__DIGITAL 0x20 ///< P2.5 pin is configured for digital mode.
1842      =3                                                                               
1843      =3  #define P2MDIN_B6__BMASK   0x40 ///< Port 2 Bit 6 Input Mode                 
1844      =3  #define P2MDIN_B6__SHIFT   0x06 ///< Port 2 Bit 6 Input Mode                 
1845      =3  #define P2MDIN_B6__ANALOG  0x00 ///< P2.6 pin is configured for analog mode. 
1846      =3  #define P2MDIN_B6__DIGITAL 0x40 ///< P2.6 pin is configured for digital mode.
1847      =3                                                                               
1848      =3  #define P2MDIN_B7__BMASK   0x80 ///< Port 2 Bit 7 Input Mode                 
1849      =3  #define P2MDIN_B7__SHIFT   0x07 ///< Port 2 Bit 7 Input Mode                 
1850      =3  #define P2MDIN_B7__ANALOG  0x00 ///< P2.7 pin is configured for analog mode. 
1851      =3  #define P2MDIN_B7__DIGITAL 0x80 ///< P2.7 pin is configured for digital mode.
1852      =3                                                                               
1853      =3  //------------------------------------------------------------------------------
1854      =3  // P2MDOUT Enums (Port 2 Output Mode @ 0xA6)
1855      =3  //------------------------------------------------------------------------------
1856      =3  #define P2MDOUT_B0__BMASK      0x01 ///< Port 2 Bit 0 Output Mode  
1857      =3  #define P2MDOUT_B0__SHIFT      0x00 ///< Port 2 Bit 0 Output Mode  
1858      =3  #define P2MDOUT_B0__OPEN_DRAIN 0x00 ///< P2.0 output is open-drain.
1859      =3  #define P2MDOUT_B0__PUSH_PULL  0x01 ///< P2.0 output is push-pull. 
1860      =3                                                                     
1861      =3  #define P2MDOUT_B1__BMASK      0x02 ///< Port 2 Bit 1 Output Mode  
1862      =3  #define P2MDOUT_B1__SHIFT      0x01 ///< Port 2 Bit 1 Output Mode  
1863      =3  #define P2MDOUT_B1__OPEN_DRAIN 0x00 ///< P2.1 output is open-drain.
1864      =3  #define P2MDOUT_B1__PUSH_PULL  0x02 ///< P2.1 output is push-pull. 
1865      =3                                                                     
1866      =3  #define P2MDOUT_B2__BMASK      0x04 ///< Port 2 Bit 2 Output Mode  
1867      =3  #define P2MDOUT_B2__SHIFT      0x02 ///< Port 2 Bit 2 Output Mode  
1868      =3  #define P2MDOUT_B2__OPEN_DRAIN 0x00 ///< P2.2 output is open-drain.
1869      =3  #define P2MDOUT_B2__PUSH_PULL  0x04 ///< P2.2 output is push-pull. 
1870      =3                                                                     
1871      =3  #define P2MDOUT_B3__BMASK      0x08 ///< Port 2 Bit 3 Output Mode  
1872      =3  #define P2MDOUT_B3__SHIFT      0x03 ///< Port 2 Bit 3 Output Mode  
1873      =3  #define P2MDOUT_B3__OPEN_DRAIN 0x00 ///< P2.3 output is open-drain.
1874      =3  #define P2MDOUT_B3__PUSH_PULL  0x08 ///< P2.3 output is push-pull. 
1875      =3                                                                     
1876      =3  #define P2MDOUT_B4__BMASK      0x10 ///< Port 2 Bit 4 Output Mode  
1877      =3  #define P2MDOUT_B4__SHIFT      0x04 ///< Port 2 Bit 4 Output Mode  
1878      =3  #define P2MDOUT_B4__OPEN_DRAIN 0x00 ///< P2.4 output is open-drain.
1879      =3  #define P2MDOUT_B4__PUSH_PULL  0x10 ///< P2.4 output is push-pull. 
1880      =3                                                                     
1881      =3  #define P2MDOUT_B5__BMASK      0x20 ///< Port 2 Bit 5 Output Mode  
1882      =3  #define P2MDOUT_B5__SHIFT      0x05 ///< Port 2 Bit 5 Output Mode  
1883      =3  #define P2MDOUT_B5__OPEN_DRAIN 0x00 ///< P2.5 output is open-drain.
1884      =3  #define P2MDOUT_B5__PUSH_PULL  0x20 ///< P2.5 output is push-pull. 
1885      =3                                                                     
1886      =3  #define P2MDOUT_B6__BMASK      0x40 ///< Port 2 Bit 6 Output Mode  
1887      =3  #define P2MDOUT_B6__SHIFT      0x06 ///< Port 2 Bit 6 Output Mode  
1888      =3  #define P2MDOUT_B6__OPEN_DRAIN 0x00 ///< P2.6 output is open-drain.
1889      =3  #define P2MDOUT_B6__PUSH_PULL  0x40 ///< P2.6 output is push-pull. 
1890      =3                                                                     
1891      =3  #define P2MDOUT_B7__BMASK      0x80 ///< Port 2 Bit 7 Output Mode  
1892      =3  #define P2MDOUT_B7__SHIFT      0x07 ///< Port 2 Bit 7 Output Mode  
1893      =3  #define P2MDOUT_B7__OPEN_DRAIN 0x00 ///< P2.7 output is open-drain.
1894      =3  #define P2MDOUT_B7__PUSH_PULL  0x80 ///< P2.7 output is push-pull. 
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 50  

1895      =3                                                                     
1896      =3  //------------------------------------------------------------------------------
1897      =3  // P2SKIP Enums (Port 2 Skip @ 0xD6)
1898      =3  //------------------------------------------------------------------------------
1899      =3  #define P2SKIP_B0__BMASK       0x01 ///< Port 2 Bit 0 Skip                       
1900      =3  #define P2SKIP_B0__SHIFT       0x00 ///< Port 2 Bit 0 Skip                       
1901      =3  #define P2SKIP_B0__NOT_SKIPPED 0x00 ///< P2.0 pin is not skipped by the crossbar.
1902      =3  #define P2SKIP_B0__SKIPPED     0x01 ///< P2.0 pin is skipped by the crossbar.    
1903      =3                                                                                   
1904      =3  #define P2SKIP_B1__BMASK       0x02 ///< Port 2 Bit 1 Skip                       
1905      =3  #define P2SKIP_B1__SHIFT       0x01 ///< Port 2 Bit 1 Skip                       
1906      =3  #define P2SKIP_B1__NOT_SKIPPED 0x00 ///< P2.1 pin is not skipped by the crossbar.
1907      =3  #define P2SKIP_B1__SKIPPED     0x02 ///< P2.1 pin is skipped by the crossbar.    
1908      =3                                                                                   
1909      =3  #define P2SKIP_B2__BMASK       0x04 ///< Port 2 Bit 2 Skip                       
1910      =3  #define P2SKIP_B2__SHIFT       0x02 ///< Port 2 Bit 2 Skip                       
1911      =3  #define P2SKIP_B2__NOT_SKIPPED 0x00 ///< P2.2 pin is not skipped by the crossbar.
1912      =3  #define P2SKIP_B2__SKIPPED     0x04 ///< P2.2 pin is skipped by the crossbar.    
1913      =3                                                                                   
1914      =3  #define P2SKIP_B3__BMASK       0x08 ///< Port 2 Bit 3 Skip                       
1915      =3  #define P2SKIP_B3__SHIFT       0x03 ///< Port 2 Bit 3 Skip                       
1916      =3  #define P2SKIP_B3__NOT_SKIPPED 0x00 ///< P2.3 pin is not skipped by the crossbar.
1917      =3  #define P2SKIP_B3__SKIPPED     0x08 ///< P2.3 pin is skipped by the crossbar.    
1918      =3                                                                                   
1919      =3  #define P2SKIP_B4__BMASK       0x10 ///< Port 2 Bit 4 Skip                       
1920      =3  #define P2SKIP_B4__SHIFT       0x04 ///< Port 2 Bit 4 Skip                       
1921      =3  #define P2SKIP_B4__NOT_SKIPPED 0x00 ///< P2.4 pin is not skipped by the crossbar.
1922      =3  #define P2SKIP_B4__SKIPPED     0x10 ///< P2.4 pin is skipped by the crossbar.    
1923      =3                                                                                   
1924      =3  #define P2SKIP_B5__BMASK       0x20 ///< Port 2 Bit 5 Skip                       
1925      =3  #define P2SKIP_B5__SHIFT       0x05 ///< Port 2 Bit 5 Skip                       
1926      =3  #define P2SKIP_B5__NOT_SKIPPED 0x00 ///< P2.5 pin is not skipped by the crossbar.
1927      =3  #define P2SKIP_B5__SKIPPED     0x20 ///< P2.5 pin is skipped by the crossbar.    
1928      =3                                                                                   
1929      =3  #define P2SKIP_B6__BMASK       0x40 ///< Port 2 Bit 6 Skip                       
1930      =3  #define P2SKIP_B6__SHIFT       0x06 ///< Port 2 Bit 6 Skip                       
1931      =3  #define P2SKIP_B6__NOT_SKIPPED 0x00 ///< P2.6 pin is not skipped by the crossbar.
1932      =3  #define P2SKIP_B6__SKIPPED     0x40 ///< P2.6 pin is skipped by the crossbar.    
1933      =3                                                                                   
1934      =3  #define P2SKIP_B7__BMASK       0x80 ///< Port 2 Bit 7 Skip                       
1935      =3  #define P2SKIP_B7__SHIFT       0x07 ///< Port 2 Bit 7 Skip                       
1936      =3  #define P2SKIP_B7__NOT_SKIPPED 0x00 ///< P2.7 pin is not skipped by the crossbar.
1937      =3  #define P2SKIP_B7__SKIPPED     0x80 ///< P2.7 pin is skipped by the crossbar.    
1938      =3                                                                                   
1939      =3  //------------------------------------------------------------------------------
1940      =3  // P3 Enums (Port 3 Pin Latch @ 0xB0)
1941      =3  //------------------------------------------------------------------------------
1942      =3  #define P3_B0__BMASK 0x01 ///< Port 3 Bit 0 Latch                            
1943      =3  #define P3_B0__SHIFT 0x00 ///< Port 3 Bit 0 Latch                            
1944      =3  #define P3_B0__LOW   0x00 ///< P3.0 is low. Set P3.0 to drive low.           
1945      =3  #define P3_B0__HIGH  0x01 ///< P3.0 is high. Set P3.0 to drive or float high.
1946      =3                                                                               
1947      =3  #define P3_B1__BMASK 0x02 ///< Port 3 Bit 1 Latch                            
1948      =3  #define P3_B1__SHIFT 0x01 ///< Port 3 Bit 1 Latch                            
1949      =3  #define P3_B1__LOW   0x00 ///< P3.1 is low. Set P3.1 to drive low.           
1950      =3  #define P3_B1__HIGH  0x02 ///< P3.1 is high. Set P3.1 to drive or float high.
1951      =3                                                                               
1952      =3  #define P3_B2__BMASK 0x04 ///< Port 3 Bit 2 Latch                            
1953      =3  #define P3_B2__SHIFT 0x02 ///< Port 3 Bit 2 Latch                            
1954      =3  #define P3_B2__LOW   0x00 ///< P3.2 is low. Set P3.2 to drive low.           
1955      =3  #define P3_B2__HIGH  0x04 ///< P3.2 is high. Set P3.2 to drive or float high.
1956      =3                                                                               
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 51  

1957      =3  #define P3_B3__BMASK 0x08 ///< Port 3 Bit 3 Latch                            
1958      =3  #define P3_B3__SHIFT 0x03 ///< Port 3 Bit 3 Latch                            
1959      =3  #define P3_B3__LOW   0x00 ///< P3.3 is low. Set P3.3 to drive low.           
1960      =3  #define P3_B3__HIGH  0x08 ///< P3.3 is high. Set P3.3 to drive or float high.
1961      =3                                                                               
1962      =3  #define P3_B4__BMASK 0x10 ///< Port 3 Bit 4 Latch                            
1963      =3  #define P3_B4__SHIFT 0x04 ///< Port 3 Bit 4 Latch                            
1964      =3  #define P3_B4__LOW   0x00 ///< P3.4 is low. Set P3.4 to drive low.           
1965      =3  #define P3_B4__HIGH  0x10 ///< P3.4 is high. Set P3.4 to drive or float high.
1966      =3                                                                               
1967      =3  #define P3_B5__BMASK 0x20 ///< Port 3 Bit 5 Latch                            
1968      =3  #define P3_B5__SHIFT 0x05 ///< Port 3 Bit 5 Latch                            
1969      =3  #define P3_B5__LOW   0x00 ///< P3.5 is low. Set P3.5 to drive low.           
1970      =3  #define P3_B5__HIGH  0x20 ///< P3.5 is high. Set P3.5 to drive or float high.
1971      =3                                                                               
1972      =3  #define P3_B6__BMASK 0x40 ///< Port 3 Bit 6 Latch                            
1973      =3  #define P3_B6__SHIFT 0x06 ///< Port 3 Bit 6 Latch                            
1974      =3  #define P3_B6__LOW   0x00 ///< P3.6 is low. Set P3.6 to drive low.           
1975      =3  #define P3_B6__HIGH  0x40 ///< P3.6 is high. Set P3.6 to drive or float high.
1976      =3                                                                               
1977      =3  #define P3_B7__BMASK 0x80 ///< Port 3 Bit 7 Latch                            
1978      =3  #define P3_B7__SHIFT 0x07 ///< Port 3 Bit 7 Latch                            
1979      =3  #define P3_B7__LOW   0x00 ///< P3.7 is low. Set P3.7 to drive low.           
1980      =3  #define P3_B7__HIGH  0x80 ///< P3.7 is high. Set P3.7 to drive or float high.
1981      =3                                                                               
1982      =3  //------------------------------------------------------------------------------
1983      =3  // P3MDIN Enums (Port 3 Input Mode @ 0xF4)
1984      =3  //------------------------------------------------------------------------------
1985      =3  #define P3MDIN_B0__BMASK   0x01 ///< Port 3 Bit 0 Input Mode                 
1986      =3  #define P3MDIN_B0__SHIFT   0x00 ///< Port 3 Bit 0 Input Mode                 
1987      =3  #define P3MDIN_B0__ANALOG  0x00 ///< P3.0 pin is configured for analog mode. 
1988      =3  #define P3MDIN_B0__DIGITAL 0x01 ///< P3.0 pin is configured for digital mode.
1989      =3                                                                               
1990      =3  #define P3MDIN_B1__BMASK   0x02 ///< Port 3 Bit 1 Input Mode                 
1991      =3  #define P3MDIN_B1__SHIFT   0x01 ///< Port 3 Bit 1 Input Mode                 
1992      =3  #define P3MDIN_B1__ANALOG  0x00 ///< P3.1 pin is configured for analog mode. 
1993      =3  #define P3MDIN_B1__DIGITAL 0x02 ///< P3.1 pin is configured for digital mode.
1994      =3                                                                               
1995      =3  #define P3MDIN_B2__BMASK   0x04 ///< Port 3 Bit 2 Input Mode                 
1996      =3  #define P3MDIN_B2__SHIFT   0x02 ///< Port 3 Bit 2 Input Mode                 
1997      =3  #define P3MDIN_B2__ANALOG  0x00 ///< P3.2 pin is configured for analog mode. 
1998      =3  #define P3MDIN_B2__DIGITAL 0x04 ///< P3.2 pin is configured for digital mode.
1999      =3                                                                               
2000      =3  #define P3MDIN_B3__BMASK   0x08 ///< Port 3 Bit 3 Input Mode                 
2001      =3  #define P3MDIN_B3__SHIFT   0x03 ///< Port 3 Bit 3 Input Mode                 
2002      =3  #define P3MDIN_B3__ANALOG  0x00 ///< P3.3 pin is configured for analog mode. 
2003      =3  #define P3MDIN_B3__DIGITAL 0x08 ///< P3.3 pin is configured for digital mode.
2004      =3                                                                               
2005      =3  #define P3MDIN_B4__BMASK   0x10 ///< Port 3 Bit 4 Input Mode                 
2006      =3  #define P3MDIN_B4__SHIFT   0x04 ///< Port 3 Bit 4 Input Mode                 
2007      =3  #define P3MDIN_B4__ANALOG  0x00 ///< P3.4 pin is configured for analog mode. 
2008      =3  #define P3MDIN_B4__DIGITAL 0x10 ///< P3.4 pin is configured for digital mode.
2009      =3                                                                               
2010      =3  #define P3MDIN_B5__BMASK   0x20 ///< Port 3 Bit 5 Input Mode                 
2011      =3  #define P3MDIN_B5__SHIFT   0x05 ///< Port 3 Bit 5 Input Mode                 
2012      =3  #define P3MDIN_B5__ANALOG  0x00 ///< P3.5 pin is configured for analog mode. 
2013      =3  #define P3MDIN_B5__DIGITAL 0x20 ///< P3.5 pin is configured for digital mode.
2014      =3                                                                               
2015      =3  #define P3MDIN_B6__BMASK   0x40 ///< Port 3 Bit 6 Input Mode                 
2016      =3  #define P3MDIN_B6__SHIFT   0x06 ///< Port 3 Bit 6 Input Mode                 
2017      =3  #define P3MDIN_B6__ANALOG  0x00 ///< P3.6 pin is configured for analog mode. 
2018      =3  #define P3MDIN_B6__DIGITAL 0x40 ///< P3.6 pin is configured for digital mode.
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 52  

2019      =3                                                                               
2020      =3  #define P3MDIN_B7__BMASK   0x80 ///< Port 3 Bit 7 Input Mode                 
2021      =3  #define P3MDIN_B7__SHIFT   0x07 ///< Port 3 Bit 7 Input Mode                 
2022      =3  #define P3MDIN_B7__ANALOG  0x00 ///< P3.7 pin is configured for analog mode. 
2023      =3  #define P3MDIN_B7__DIGITAL 0x80 ///< P3.7 pin is configured for digital mode.
2024      =3                                                                               
2025      =3  //------------------------------------------------------------------------------
2026      =3  // P3MDOUT Enums (Port 3 Output Mode @ 0xA7)
2027      =3  //------------------------------------------------------------------------------
2028      =3  #define P3MDOUT_B0__BMASK      0x01 ///< Port 3 Bit 0 Output Mode  
2029      =3  #define P3MDOUT_B0__SHIFT      0x00 ///< Port 3 Bit 0 Output Mode  
2030      =3  #define P3MDOUT_B0__OPEN_DRAIN 0x00 ///< P3.0 output is open-drain.
2031      =3  #define P3MDOUT_B0__PUSH_PULL  0x01 ///< P3.0 output is push-pull. 
2032      =3                                                                     
2033      =3  #define P3MDOUT_B1__BMASK      0x02 ///< Port 3 Bit 1 Output Mode  
2034      =3  #define P3MDOUT_B1__SHIFT      0x01 ///< Port 3 Bit 1 Output Mode  
2035      =3  #define P3MDOUT_B1__OPEN_DRAIN 0x00 ///< P3.1 output is open-drain.
2036      =3  #define P3MDOUT_B1__PUSH_PULL  0x02 ///< P3.1 output is push-pull. 
2037      =3                                                                     
2038      =3  #define P3MDOUT_B2__BMASK      0x04 ///< Port 3 Bit 2 Output Mode  
2039      =3  #define P3MDOUT_B2__SHIFT      0x02 ///< Port 3 Bit 2 Output Mode  
2040      =3  #define P3MDOUT_B2__OPEN_DRAIN 0x00 ///< P3.2 output is open-drain.
2041      =3  #define P3MDOUT_B2__PUSH_PULL  0x04 ///< P3.2 output is push-pull. 
2042      =3                                                                     
2043      =3  #define P3MDOUT_B3__BMASK      0x08 ///< Port 3 Bit 3 Output Mode  
2044      =3  #define P3MDOUT_B3__SHIFT      0x03 ///< Port 3 Bit 3 Output Mode  
2045      =3  #define P3MDOUT_B3__OPEN_DRAIN 0x00 ///< P3.3 output is open-drain.
2046      =3  #define P3MDOUT_B3__PUSH_PULL  0x08 ///< P3.3 output is push-pull. 
2047      =3                                                                     
2048      =3  #define P3MDOUT_B4__BMASK      0x10 ///< Port 3 Bit 4 Output Mode  
2049      =3  #define P3MDOUT_B4__SHIFT      0x04 ///< Port 3 Bit 4 Output Mode  
2050      =3  #define P3MDOUT_B4__OPEN_DRAIN 0x00 ///< P3.4 output is open-drain.
2051      =3  #define P3MDOUT_B4__PUSH_PULL  0x10 ///< P3.4 output is push-pull. 
2052      =3                                                                     
2053      =3  #define P3MDOUT_B5__BMASK      0x20 ///< Port 3 Bit 5 Output Mode  
2054      =3  #define P3MDOUT_B5__SHIFT      0x05 ///< Port 3 Bit 5 Output Mode  
2055      =3  #define P3MDOUT_B5__OPEN_DRAIN 0x00 ///< P3.5 output is open-drain.
2056      =3  #define P3MDOUT_B5__PUSH_PULL  0x20 ///< P3.5 output is push-pull. 
2057      =3                                                                     
2058      =3  #define P3MDOUT_B6__BMASK      0x40 ///< Port 3 Bit 6 Output Mode  
2059      =3  #define P3MDOUT_B6__SHIFT      0x06 ///< Port 3 Bit 6 Output Mode  
2060      =3  #define P3MDOUT_B6__OPEN_DRAIN 0x00 ///< P3.6 output is open-drain.
2061      =3  #define P3MDOUT_B6__PUSH_PULL  0x40 ///< P3.6 output is push-pull. 
2062      =3                                                                     
2063      =3  #define P3MDOUT_B7__BMASK      0x80 ///< Port 3 Bit 7 Output Mode  
2064      =3  #define P3MDOUT_B7__SHIFT      0x07 ///< Port 3 Bit 7 Output Mode  
2065      =3  #define P3MDOUT_B7__OPEN_DRAIN 0x00 ///< P3.7 output is open-drain.
2066      =3  #define P3MDOUT_B7__PUSH_PULL  0x80 ///< P3.7 output is push-pull. 
2067      =3                                                                     
2068      =3  //------------------------------------------------------------------------------
2069      =3  // P3SKIP Enums (Port 3 Skip @ 0xDF)
2070      =3  //------------------------------------------------------------------------------
2071      =3  #define P3SKIP_B0__BMASK       0x01 ///< Port 3 Bit 0 Skip                       
2072      =3  #define P3SKIP_B0__SHIFT       0x00 ///< Port 3 Bit 0 Skip                       
2073      =3  #define P3SKIP_B0__NOT_SKIPPED 0x00 ///< P3.0 pin is not skipped by the crossbar.
2074      =3  #define P3SKIP_B0__SKIPPED     0x01 ///< P3.0 pin is skipped by the crossbar.    
2075      =3                                                                                   
2076      =3  #define P3SKIP_B1__BMASK       0x02 ///< Port 3 Bit 1 Skip                       
2077      =3  #define P3SKIP_B1__SHIFT       0x01 ///< Port 3 Bit 1 Skip                       
2078      =3  #define P3SKIP_B1__NOT_SKIPPED 0x00 ///< P3.1 pin is not skipped by the crossbar.
2079      =3  #define P3SKIP_B1__SKIPPED     0x02 ///< P3.1 pin is skipped by the crossbar.    
2080      =3                                                                                   
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 53  

2081      =3  #define P3SKIP_B2__BMASK       0x04 ///< Port 3 Bit 2 Skip                       
2082      =3  #define P3SKIP_B2__SHIFT       0x02 ///< Port 3 Bit 2 Skip                       
2083      =3  #define P3SKIP_B2__NOT_SKIPPED 0x00 ///< P3.2 pin is not skipped by the crossbar.
2084      =3  #define P3SKIP_B2__SKIPPED     0x04 ///< P3.2 pin is skipped by the crossbar.    
2085      =3                                                                                   
2086      =3  #define P3SKIP_B3__BMASK       0x08 ///< Port 3 Bit 3 Skip                       
2087      =3  #define P3SKIP_B3__SHIFT       0x03 ///< Port 3 Bit 3 Skip                       
2088      =3  #define P3SKIP_B3__NOT_SKIPPED 0x00 ///< P3.3 pin is not skipped by the crossbar.
2089      =3  #define P3SKIP_B3__SKIPPED     0x08 ///< P3.3 pin is skipped by the crossbar.    
2090      =3                                                                                   
2091      =3  #define P3SKIP_B4__BMASK       0x10 ///< Port 3 Bit 4 Skip                       
2092      =3  #define P3SKIP_B4__SHIFT       0x04 ///< Port 3 Bit 4 Skip                       
2093      =3  #define P3SKIP_B4__NOT_SKIPPED 0x00 ///< P3.4 pin is not skipped by the crossbar.
2094      =3  #define P3SKIP_B4__SKIPPED     0x10 ///< P3.4 pin is skipped by the crossbar.    
2095      =3                                                                                   
2096      =3  #define P3SKIP_B5__BMASK       0x20 ///< Port 3 Bit 5 Skip                       
2097      =3  #define P3SKIP_B5__SHIFT       0x05 ///< Port 3 Bit 5 Skip                       
2098      =3  #define P3SKIP_B5__NOT_SKIPPED 0x00 ///< P3.5 pin is not skipped by the crossbar.
2099      =3  #define P3SKIP_B5__SKIPPED     0x20 ///< P3.5 pin is skipped by the crossbar.    
2100      =3                                                                                   
2101      =3  #define P3SKIP_B6__BMASK       0x40 ///< Port 3 Bit 6 Skip                       
2102      =3  #define P3SKIP_B6__SHIFT       0x06 ///< Port 3 Bit 6 Skip                       
2103      =3  #define P3SKIP_B6__NOT_SKIPPED 0x00 ///< P3.6 pin is not skipped by the crossbar.
2104      =3  #define P3SKIP_B6__SKIPPED     0x40 ///< P3.6 pin is skipped by the crossbar.    
2105      =3                                                                                   
2106      =3  #define P3SKIP_B7__BMASK       0x80 ///< Port 3 Bit 7 Skip                       
2107      =3  #define P3SKIP_B7__SHIFT       0x07 ///< Port 3 Bit 7 Skip                       
2108      =3  #define P3SKIP_B7__NOT_SKIPPED 0x00 ///< P3.7 pin is not skipped by the crossbar.
2109      =3  #define P3SKIP_B7__SKIPPED     0x80 ///< P3.7 pin is skipped by the crossbar.    
2110      =3                                                                                   
2111      =3  //------------------------------------------------------------------------------
2112      =3  // P4 Enums (Port 4 Pin Latch @ 0xC7)
2113      =3  //------------------------------------------------------------------------------
2114      =3  #define P4_B0__BMASK 0x01 ///< Port 4 Bit 0 Latch                            
2115      =3  #define P4_B0__SHIFT 0x00 ///< Port 4 Bit 0 Latch                            
2116      =3  #define P4_B0__LOW   0x00 ///< P4.0 is low. Set P4.0 to drive low.           
2117      =3  #define P4_B0__HIGH  0x01 ///< P4.0 is high. Set P4.0 to drive or float high.
2118      =3                                                                               
2119      =3  #define P4_B1__BMASK 0x02 ///< Port 4 Bit 1 Latch                            
2120      =3  #define P4_B1__SHIFT 0x01 ///< Port 4 Bit 1 Latch                            
2121      =3  #define P4_B1__LOW   0x00 ///< P4.1 is low. Set P4.1 to drive low.           
2122      =3  #define P4_B1__HIGH  0x02 ///< P4.1 is high. Set P4.1 to drive or float high.
2123      =3                                                                               
2124      =3  #define P4_B2__BMASK 0x04 ///< Port 4 Bit 2 Latch                            
2125      =3  #define P4_B2__SHIFT 0x02 ///< Port 4 Bit 2 Latch                            
2126      =3  #define P4_B2__LOW   0x00 ///< P4.2 is low. Set P4.2 to drive low.           
2127      =3  #define P4_B2__HIGH  0x04 ///< P4.2 is high. Set P4.2 to drive or float high.
2128      =3                                                                               
2129      =3  #define P4_B3__BMASK 0x08 ///< Port 4 Bit 3 Latch                            
2130      =3  #define P4_B3__SHIFT 0x03 ///< Port 4 Bit 3 Latch                            
2131      =3  #define P4_B3__LOW   0x00 ///< P4.3 is low. Set P4.3 to drive low.           
2132      =3  #define P4_B3__HIGH  0x08 ///< P4.3 is high. Set P4.3 to drive or float high.
2133      =3                                                                               
2134      =3  #define P4_B4__BMASK 0x10 ///< Port 4 Bit 4 Latch                            
2135      =3  #define P4_B4__SHIFT 0x04 ///< Port 4 Bit 4 Latch                            
2136      =3  #define P4_B4__LOW   0x00 ///< P4.4 is low. Set P4.4 to drive low.           
2137      =3  #define P4_B4__HIGH  0x10 ///< P4.4 is high. Set P4.4 to drive or float high.
2138      =3                                                                               
2139      =3  #define P4_B5__BMASK 0x20 ///< Port 4 Bit 5 Latch                            
2140      =3  #define P4_B5__SHIFT 0x05 ///< Port 4 Bit 5 Latch                            
2141      =3  #define P4_B5__LOW   0x00 ///< P4.5 is low. Set P4.5 to drive low.           
2142      =3  #define P4_B5__HIGH  0x20 ///< P4.5 is high. Set P4.5 to drive or float high.
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 54  

2143      =3                                                                               
2144      =3  #define P4_B6__BMASK 0x40 ///< Port 4 Bit 6 Latch                            
2145      =3  #define P4_B6__SHIFT 0x06 ///< Port 4 Bit 6 Latch                            
2146      =3  #define P4_B6__LOW   0x00 ///< P4.6 is low. Set P4.6 to drive low.           
2147      =3  #define P4_B6__HIGH  0x40 ///< P4.6 is high. Set P4.6 to drive or float high.
2148      =3                                                                               
2149      =3  #define P4_B7__BMASK 0x80 ///< Port 4 Bit 7 Latch                            
2150      =3  #define P4_B7__SHIFT 0x07 ///< Port 4 Bit 7 Latch                            
2151      =3  #define P4_B7__LOW   0x00 ///< P4.7 is low. Set P4.7 to drive low.           
2152      =3  #define P4_B7__HIGH  0x80 ///< P4.7 is high. Set P4.7 to drive or float high.
2153      =3                                                                               
2154      =3  //------------------------------------------------------------------------------
2155      =3  // P4MDIN Enums (Port 4 Input Mode @ 0xF5)
2156      =3  //------------------------------------------------------------------------------
2157      =3  #define P4MDIN_B0__BMASK   0x01 ///< Port 4 Bit 0 Input Mode                 
2158      =3  #define P4MDIN_B0__SHIFT   0x00 ///< Port 4 Bit 0 Input Mode                 
2159      =3  #define P4MDIN_B0__ANALOG  0x00 ///< P4.0 pin is configured for analog mode. 
2160      =3  #define P4MDIN_B0__DIGITAL 0x01 ///< P4.0 pin is configured for digital mode.
2161      =3                                                                               
2162      =3  #define P4MDIN_B1__BMASK   0x02 ///< Port 4 Bit 1 Input Mode                 
2163      =3  #define P4MDIN_B1__SHIFT   0x01 ///< Port 4 Bit 1 Input Mode                 
2164      =3  #define P4MDIN_B1__ANALOG  0x00 ///< P4.1 pin is configured for analog mode. 
2165      =3  #define P4MDIN_B1__DIGITAL 0x02 ///< P4.1 pin is configured for digital mode.
2166      =3                                                                               
2167      =3  #define P4MDIN_B2__BMASK   0x04 ///< Port 4 Bit 2 Input Mode                 
2168      =3  #define P4MDIN_B2__SHIFT   0x02 ///< Port 4 Bit 2 Input Mode                 
2169      =3  #define P4MDIN_B2__ANALOG  0x00 ///< P4.2 pin is configured for analog mode. 
2170      =3  #define P4MDIN_B2__DIGITAL 0x04 ///< P4.2 pin is configured for digital mode.
2171      =3                                                                               
2172      =3  #define P4MDIN_B3__BMASK   0x08 ///< Port 4 Bit 3 Input Mode                 
2173      =3  #define P4MDIN_B3__SHIFT   0x03 ///< Port 4 Bit 3 Input Mode                 
2174      =3  #define P4MDIN_B3__ANALOG  0x00 ///< P4.3 pin is configured for analog mode. 
2175      =3  #define P4MDIN_B3__DIGITAL 0x08 ///< P4.3 pin is configured for digital mode.
2176      =3                                                                               
2177      =3  #define P4MDIN_B4__BMASK   0x10 ///< Port 4 Bit 4 Input Mode                 
2178      =3  #define P4MDIN_B4__SHIFT   0x04 ///< Port 4 Bit 4 Input Mode                 
2179      =3  #define P4MDIN_B4__ANALOG  0x00 ///< P4.4 pin is configured for analog mode. 
2180      =3  #define P4MDIN_B4__DIGITAL 0x10 ///< P4.4 pin is configured for digital mode.
2181      =3                                                                               
2182      =3  #define P4MDIN_B5__BMASK   0x20 ///< Port 4 Bit 5 Input Mode                 
2183      =3  #define P4MDIN_B5__SHIFT   0x05 ///< Port 4 Bit 5 Input Mode                 
2184      =3  #define P4MDIN_B5__ANALOG  0x00 ///< P4.5 pin is configured for analog mode. 
2185      =3  #define P4MDIN_B5__DIGITAL 0x20 ///< P4.5 pin is configured for digital mode.
2186      =3                                                                               
2187      =3  #define P4MDIN_B6__BMASK   0x40 ///< Port 4 Bit 6 Input Mode                 
2188      =3  #define P4MDIN_B6__SHIFT   0x06 ///< Port 4 Bit 6 Input Mode                 
2189      =3  #define P4MDIN_B6__ANALOG  0x00 ///< P4.6 pin is configured for analog mode. 
2190      =3  #define P4MDIN_B6__DIGITAL 0x40 ///< P4.6 pin is configured for digital mode.
2191      =3                                                                               
2192      =3  #define P4MDIN_B7__BMASK   0x80 ///< Port 4 Bit 7 Input Mode                 
2193      =3  #define P4MDIN_B7__SHIFT   0x07 ///< Port 4 Bit 7 Input Mode                 
2194      =3  #define P4MDIN_B7__ANALOG  0x00 ///< P4.7 pin is configured for analog mode. 
2195      =3  #define P4MDIN_B7__DIGITAL 0x80 ///< P4.7 pin is configured for digital mode.
2196      =3                                                                               
2197      =3  //------------------------------------------------------------------------------
2198      =3  // P4MDOUT Enums (Port 4 Output Mode @ 0xAE)
2199      =3  //------------------------------------------------------------------------------
2200      =3  #define P4MDOUT_B0__BMASK      0x01 ///< Port 4 Bit 0 Output Mode  
2201      =3  #define P4MDOUT_B0__SHIFT      0x00 ///< Port 4 Bit 0 Output Mode  
2202      =3  #define P4MDOUT_B0__OPEN_DRAIN 0x00 ///< P4.0 output is open-drain.
2203      =3  #define P4MDOUT_B0__PUSH_PULL  0x01 ///< P4.0 output is push-pull. 
2204      =3                                                                     
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 55  

2205      =3  #define P4MDOUT_B1__BMASK      0x02 ///< Port 4 Bit 1 Output Mode  
2206      =3  #define P4MDOUT_B1__SHIFT      0x01 ///< Port 4 Bit 1 Output Mode  
2207      =3  #define P4MDOUT_B1__OPEN_DRAIN 0x00 ///< P4.1 output is open-drain.
2208      =3  #define P4MDOUT_B1__PUSH_PULL  0x02 ///< P4.1 output is push-pull. 
2209      =3                                                                     
2210      =3  #define P4MDOUT_B2__BMASK      0x04 ///< Port 4 Bit 2 Output Mode  
2211      =3  #define P4MDOUT_B2__SHIFT      0x02 ///< Port 4 Bit 2 Output Mode  
2212      =3  #define P4MDOUT_B2__OPEN_DRAIN 0x00 ///< P4.2 output is open-drain.
2213      =3  #define P4MDOUT_B2__PUSH_PULL  0x04 ///< P4.2 output is push-pull. 
2214      =3                                                                     
2215      =3  #define P4MDOUT_B3__BMASK      0x08 ///< Port 4 Bit 3 Output Mode  
2216      =3  #define P4MDOUT_B3__SHIFT      0x03 ///< Port 4 Bit 3 Output Mode  
2217      =3  #define P4MDOUT_B3__OPEN_DRAIN 0x00 ///< P4.3 output is open-drain.
2218      =3  #define P4MDOUT_B3__PUSH_PULL  0x08 ///< P4.3 output is push-pull. 
2219      =3                                                                     
2220      =3  #define P4MDOUT_B4__BMASK      0x10 ///< Port 4 Bit 4 Output Mode  
2221      =3  #define P4MDOUT_B4__SHIFT      0x04 ///< Port 4 Bit 4 Output Mode  
2222      =3  #define P4MDOUT_B4__OPEN_DRAIN 0x00 ///< P4.4 output is open-drain.
2223      =3  #define P4MDOUT_B4__PUSH_PULL  0x10 ///< P4.4 output is push-pull. 
2224      =3                                                                     
2225      =3  #define P4MDOUT_B5__BMASK      0x20 ///< Port 4 Bit 5 Output Mode  
2226      =3  #define P4MDOUT_B5__SHIFT      0x05 ///< Port 4 Bit 5 Output Mode  
2227      =3  #define P4MDOUT_B5__OPEN_DRAIN 0x00 ///< P4.5 output is open-drain.
2228      =3  #define P4MDOUT_B5__PUSH_PULL  0x20 ///< P4.5 output is push-pull. 
2229      =3                                                                     
2230      =3  #define P4MDOUT_B6__BMASK      0x40 ///< Port 4 Bit 6 Output Mode  
2231      =3  #define P4MDOUT_B6__SHIFT      0x06 ///< Port 4 Bit 6 Output Mode  
2232      =3  #define P4MDOUT_B6__OPEN_DRAIN 0x00 ///< P4.6 output is open-drain.
2233      =3  #define P4MDOUT_B6__PUSH_PULL  0x40 ///< P4.6 output is push-pull. 
2234      =3                                                                     
2235      =3  #define P4MDOUT_B7__BMASK      0x80 ///< Port 4 Bit 7 Output Mode  
2236      =3  #define P4MDOUT_B7__SHIFT      0x07 ///< Port 4 Bit 7 Output Mode  
2237      =3  #define P4MDOUT_B7__OPEN_DRAIN 0x00 ///< P4.7 output is open-drain.
2238      =3  #define P4MDOUT_B7__PUSH_PULL  0x80 ///< P4.7 output is push-pull. 
2239      =3                                                                     
2240      =3  //------------------------------------------------------------------------------
2241      =3  // RSTSRC Enums (Reset Source @ 0xEF)
2242      =3  //------------------------------------------------------------------------------
2243      =3  #define RSTSRC_PINRSF__BMASK   0x01 ///< HW Pin Reset Flag                                                
             -    
2244      =3  #define RSTSRC_PINRSF__SHIFT   0x00 ///< HW Pin Reset Flag                                                
             -    
2245      =3  #define RSTSRC_PINRSF__NOT_SET 0x00 ///< The RSTb pin did not cause the last reset.                       
             -    
2246      =3  #define RSTSRC_PINRSF__SET     0x01 ///< The RSTb pin caused the last reset.                              
             -    
2247      =3                                                                                                            
             -    
2248      =3  #define RSTSRC_PORSF__BMASK    0x02 ///< Power-On / Supply Monitor Reset Flag, and Supply Monitor Reset En
             -able
2249      =3  #define RSTSRC_PORSF__SHIFT    0x01 ///< Power-On / Supply Monitor Reset Flag, and Supply Monitor Reset En
             -able
2250      =3  #define RSTSRC_PORSF__NOT_SET  0x00 ///< A power-on or supply monitor reset did not occur.                
             -    
2251      =3  #define RSTSRC_PORSF__SET      0x02 ///< A power-on or supply monitor reset occurred.                     
             -    
2252      =3                                                                                                            
             -    
2253      =3  #define RSTSRC_MCDRSF__BMASK   0x04 ///< Missing Clock Detector Enable and Flag                           
             -    
2254      =3  #define RSTSRC_MCDRSF__SHIFT   0x02 ///< Missing Clock Detector Enable and Flag                           
             -    
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 56  

2255      =3  #define RSTSRC_MCDRSF__NOT_SET 0x00 ///< A missing clock detector reset did not occur.                    
             -    
2256      =3  #define RSTSRC_MCDRSF__SET     0x04 ///< A missing clock detector reset occurred.                         
             -    
2257      =3                                                                                                            
             -    
2258      =3  #define RSTSRC_WDTRSF__BMASK   0x08 ///< Watchdog Timer Reset Flag                                        
             -    
2259      =3  #define RSTSRC_WDTRSF__SHIFT   0x03 ///< Watchdog Timer Reset Flag                                        
             -    
2260      =3  #define RSTSRC_WDTRSF__NOT_SET 0x00 ///< A watchdog timer overflow reset did not occur.                   
             -    
2261      =3  #define RSTSRC_WDTRSF__SET     0x08 ///< A watchdog timer overflow reset occurred.                        
             -    
2262      =3                                                                                                            
             -    
2263      =3  #define RSTSRC_SWRSF__BMASK    0x10 ///< Software Reset Force and Flag                                    
             -    
2264      =3  #define RSTSRC_SWRSF__SHIFT    0x04 ///< Software Reset Force and Flag                                    
             -    
2265      =3  #define RSTSRC_SWRSF__NOT_SET  0x00 ///< A software reset did not occur.                                  
             -    
2266      =3  #define RSTSRC_SWRSF__SET      0x10 ///< A software reset occurred.                                       
             -    
2267      =3                                                                                                            
             -    
2268      =3  #define RSTSRC_C0RSEF__BMASK   0x20 ///< Comparator0 Reset Enable and Flag                                
             -    
2269      =3  #define RSTSRC_C0RSEF__SHIFT   0x05 ///< Comparator0 Reset Enable and Flag                                
             -    
2270      =3  #define RSTSRC_C0RSEF__NOT_SET 0x00 ///< A Comparator 0 reset did not occur.                              
             -    
2271      =3  #define RSTSRC_C0RSEF__SET     0x20 ///< A Comparator 0 reset occurred.                                   
             -    
2272      =3                                                                                                            
             -    
2273      =3  #define RSTSRC_FERROR__BMASK   0x40 ///< Flash Error Reset Flag                                           
             -    
2274      =3  #define RSTSRC_FERROR__SHIFT   0x06 ///< Flash Error Reset Flag                                           
             -    
2275      =3  #define RSTSRC_FERROR__NOT_SET 0x00 ///< A flash error reset did not occur.                               
             -    
2276      =3  #define RSTSRC_FERROR__SET     0x40 ///< A flash error reset occurred.                                    
             -    
2277      =3                                                                                                            
             -    
2278      =3  #define RSTSRC_USBRSF__BMASK   0x80 ///< USB Reset Enable and Flag                                        
             -    
2279      =3  #define RSTSRC_USBRSF__SHIFT   0x07 ///< USB Reset Enable and Flag                                        
             -    
2280      =3  #define RSTSRC_USBRSF__NOT_SET 0x00 ///< A USB0 reset did not occur.                                      
             -    
2281      =3  #define RSTSRC_USBRSF__SET     0x80 ///< A USB0 reset occurred.                                           
             -    
2282      =3                                                                                                            
             -    
2283      =3  //------------------------------------------------------------------------------
2284      =3  // SFRPAGE Enums (SFR Page @ 0xBF)
2285      =3  //------------------------------------------------------------------------------
2286      =3  #define SFRPAGE_SFRPAGE__FMASK 0xFF ///< SFR Page
2287      =3  #define SFRPAGE_SFRPAGE__SHIFT 0x00 ///< SFR Page
2288      =3                                                   
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 57  

2289      =3  //------------------------------------------------------------------------------
2290      =3  // SMB0ADM Enums (SMBus 0 Slave Address Mask @ 0xCE)
2291      =3  //------------------------------------------------------------------------------
2292      =3  #define SMB0ADM_EHACK__BMASK             0x01 ///< Hardware Acknowledge Enable                     
2293      =3  #define SMB0ADM_EHACK__SHIFT             0x00 ///< Hardware Acknowledge Enable                     
2294      =3  #define SMB0ADM_EHACK__ADR_ACK_MANUAL    0x00 ///< Firmware must manually acknowledge all incoming 
2295      =3                                                ///< address and data bytes.                         
2296      =3  #define SMB0ADM_EHACK__ADR_ACK_AUTOMATIC 0x01 ///< Automatic slave address recognition and hardware
2297      =3                                                ///< acknowledge is enabled.                         
2298      =3                                                                                                     
2299      =3  #define SMB0ADM_SLVM__FMASK              0xFE ///< SMBus Slave Address Mask                        
2300      =3  #define SMB0ADM_SLVM__SHIFT              0x01 ///< SMBus Slave Address Mask                        
2301      =3                                                                                                     
2302      =3  //------------------------------------------------------------------------------
2303      =3  // SMB0ADR Enums (SMBus 0 Slave Address @ 0xCF)
2304      =3  //------------------------------------------------------------------------------
2305      =3  #define SMB0ADR_GC__BMASK      0x01 ///< General Call Address Enable        
2306      =3  #define SMB0ADR_GC__SHIFT      0x00 ///< General Call Address Enable        
2307      =3  #define SMB0ADR_GC__IGNORED    0x00 ///< General Call Address is ignored.   
2308      =3  #define SMB0ADR_GC__RECOGNIZED 0x01 ///< General Call Address is recognized.
2309      =3                                                                              
2310      =3  #define SMB0ADR_SLV__FMASK     0xFE ///< SMBus Hardware Slave Address       
2311      =3  #define SMB0ADR_SLV__SHIFT     0x01 ///< SMBus Hardware Slave Address       
2312      =3                                                                              
2313      =3  //------------------------------------------------------------------------------
2314      =3  // SMB0CF Enums (SMBus 0 Configuration @ 0xC1)
2315      =3  //------------------------------------------------------------------------------
2316      =3  #define SMB0CF_SMBCS__FMASK             0x03 ///< SMBus Clock Source Selection                     
2317      =3  #define SMB0CF_SMBCS__SHIFT             0x00 ///< SMBus Clock Source Selection                     
2318      =3  #define SMB0CF_SMBCS__TIMER0            0x00 ///< Timer 0 Overflow.                                
2319      =3  #define SMB0CF_SMBCS__TIMER1            0x01 ///< Timer 1 Overflow.                                
2320      =3  #define SMB0CF_SMBCS__TIMER2_HIGH       0x02 ///< Timer 2 High Byte Overflow.                      
2321      =3  #define SMB0CF_SMBCS__TIMER2_LOW        0x03 ///< Timer 2 Low Byte Overflow.                       
2322      =3                                                                                                     
2323      =3  #define SMB0CF_SMBFTE__BMASK            0x04 ///< SMBus Free Timeout Detection Enable              
2324      =3  #define SMB0CF_SMBFTE__SHIFT            0x02 ///< SMBus Free Timeout Detection Enable              
2325      =3  #define SMB0CF_SMBFTE__FREE_TO_DISABLED 0x00 ///< Disable bus free timeouts.                       
2326      =3  #define SMB0CF_SMBFTE__FREE_TO_ENABLED  0x04 ///< Enable bus free timeouts. The bus the bus will be
2327      =3                                               ///< considered free if SCL and SDA remain high for   
2328      =3                                               ///< more than 10 SMBus clock source periods.         
2329      =3                                                                                                     
2330      =3  #define SMB0CF_SMBTOE__BMASK            0x08 ///< SMBus SCL Timeout Detection Enable               
2331      =3  #define SMB0CF_SMBTOE__SHIFT            0x03 ///< SMBus SCL Timeout Detection Enable               
2332      =3  #define SMB0CF_SMBTOE__SCL_TO_DISABLED  0x00 ///< Disable SCL low timeouts.                        
2333      =3  #define SMB0CF_SMBTOE__SCL_TO_ENABLED   0x08 ///< Enable SCL low timeouts.                         
2334      =3                                                                                                     
2335      =3  #define SMB0CF_EXTHOLD__BMASK           0x10 ///< SMBus Setup and Hold Time Extension Enable       
2336      =3  #define SMB0CF_EXTHOLD__SHIFT           0x04 ///< SMBus Setup and Hold Time Extension Enable       
2337      =3  #define SMB0CF_EXTHOLD__DISABLED        0x00 ///< Disable SDA extended setup and hold times.       
2338      =3  #define SMB0CF_EXTHOLD__ENABLED         0x10 ///< Enable SDA extended setup and hold times.        
2339      =3                                                                                                     
2340      =3  #define SMB0CF_BUSY__BMASK              0x20 ///< SMBus Busy Indicator                             
2341      =3  #define SMB0CF_BUSY__SHIFT              0x05 ///< SMBus Busy Indicator                             
2342      =3  #define SMB0CF_BUSY__NOT_SET            0x00 ///< The bus is not busy.                             
2343      =3  #define SMB0CF_BUSY__SET                0x20 ///< The bus is busy and a transfer is currently in   
2344      =3                                               ///< progress.                                        
2345      =3                                                                                                     
2346      =3  #define SMB0CF_INH__BMASK               0x40 ///< SMBus Slave Inhibit                              
2347      =3  #define SMB0CF_INH__SHIFT               0x06 ///< SMBus Slave Inhibit                              
2348      =3  #define SMB0CF_INH__SLAVE_ENABLED       0x00 ///< Slave states are enabled.                        
2349      =3  #define SMB0CF_INH__SLAVE_DISABLED      0x40 ///< Slave states are inhibited.                      
2350      =3                                                                                                     
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 58  

2351      =3  #define SMB0CF_ENSMB__BMASK             0x80 ///< SMBus Enable                                     
2352      =3  #define SMB0CF_ENSMB__SHIFT             0x07 ///< SMBus Enable                                     
2353      =3  #define SMB0CF_ENSMB__DISABLED          0x00 ///< Disable the SMBus module.                        
2354      =3  #define SMB0CF_ENSMB__ENABLED           0x80 ///< Enable the SMBus module.                         
2355      =3                                                                                                     
2356      =3  //------------------------------------------------------------------------------
2357      =3  // SMB0CN0 Enums (SMBus 0 Control @ 0xC0)
2358      =3  //------------------------------------------------------------------------------
2359      =3  #define SMB0CN0_SI__BMASK           0x01 ///< SMBus Interrupt Flag                           
2360      =3  #define SMB0CN0_SI__SHIFT           0x00 ///< SMBus Interrupt Flag                           
2361      =3  #define SMB0CN0_SI__NOT_SET         0x00 ///<                                                
2362      =3  #define SMB0CN0_SI__SET             0x01 ///<                                                
2363      =3                                                                                               
2364      =3  #define SMB0CN0_ACK__BMASK          0x02 ///< SMBus Acknowledge                              
2365      =3  #define SMB0CN0_ACK__SHIFT          0x01 ///< SMBus Acknowledge                              
2366      =3  #define SMB0CN0_ACK__NOT_SET        0x00 ///< Generate a NACK, or the response was a NACK.   
2367      =3  #define SMB0CN0_ACK__SET            0x02 ///< Generate an ACK, or the response was an ACK.   
2368      =3                                                                                               
2369      =3  #define SMB0CN0_ARBLOST__BMASK      0x04 ///< SMBus Arbitration Lost Indicator               
2370      =3  #define SMB0CN0_ARBLOST__SHIFT      0x02 ///< SMBus Arbitration Lost Indicator               
2371      =3  #define SMB0CN0_ARBLOST__NOT_SET    0x00 ///< No arbitration error.                          
2372      =3  #define SMB0CN0_ARBLOST__ERROR      0x04 ///< Arbitration error occurred.                    
2373      =3                                                                                               
2374      =3  #define SMB0CN0_ACKRQ__BMASK        0x08 ///< SMBus Acknowledge Request                      
2375      =3  #define SMB0CN0_ACKRQ__SHIFT        0x03 ///< SMBus Acknowledge Request                      
2376      =3  #define SMB0CN0_ACKRQ__NOT_SET      0x00 ///< No ACK requested.                              
2377      =3  #define SMB0CN0_ACKRQ__REQUESTED    0x08 ///< ACK requested.                                 
2378      =3                                                                                               
2379      =3  #define SMB0CN0_STO__BMASK          0x10 ///< SMBus Stop Flag                                
2380      =3  #define SMB0CN0_STO__SHIFT          0x04 ///< SMBus Stop Flag                                
2381      =3  #define SMB0CN0_STO__NOT_SET        0x00 ///< A STOP is not pending.                         
2382      =3  #define SMB0CN0_STO__SET            0x10 ///< Generate a STOP or a STOP is currently pending.
2383      =3                                                                                               
2384      =3  #define SMB0CN0_STA__BMASK          0x20 ///< SMBus Start Flag                               
2385      =3  #define SMB0CN0_STA__SHIFT          0x05 ///< SMBus Start Flag                               
2386      =3  #define SMB0CN0_STA__NOT_SET        0x00 ///< A START was not detected.                      
2387      =3  #define SMB0CN0_STA__SET            0x20 ///< Generate a START, repeated START, or a START is
2388      =3                                           ///< currently pending.                             
2389      =3                                                                                               
2390      =3  #define SMB0CN0_TXMODE__BMASK       0x40 ///< SMBus Transmit Mode Indicator                  
2391      =3  #define SMB0CN0_TXMODE__SHIFT       0x06 ///< SMBus Transmit Mode Indicator                  
2392      =3  #define SMB0CN0_TXMODE__RECEIVER    0x00 ///< SMBus in Receiver Mode.                        
2393      =3  #define SMB0CN0_TXMODE__TRANSMITTER 0x40 ///< SMBus in Transmitter Mode.                     
2394      =3                                                                                               
2395      =3  #define SMB0CN0_MASTER__BMASK       0x80 ///< SMBus Master/Slave Indicator                   
2396      =3  #define SMB0CN0_MASTER__SHIFT       0x07 ///< SMBus Master/Slave Indicator                   
2397      =3  #define SMB0CN0_MASTER__SLAVE       0x00 ///< SMBus operating in slave mode.                 
2398      =3  #define SMB0CN0_MASTER__MASTER      0x80 ///< SMBus operating in master mode.                
2399      =3                                                                                               
2400      =3  //------------------------------------------------------------------------------
2401      =3  // SMB0DAT Enums (SMBus 0 Data @ 0xC2)
2402      =3  //------------------------------------------------------------------------------
2403      =3  #define SMB0DAT_SMB0DAT__FMASK 0xFF ///< SMBus 0 Data
2404      =3  #define SMB0DAT_SMB0DAT__SHIFT 0x00 ///< SMBus 0 Data
2405      =3                                                       
2406      =3  //------------------------------------------------------------------------------
2407      =3  // SMB1ADM Enums (SMBus 1 Slave Address Mask @ 0xCE)
2408      =3  //------------------------------------------------------------------------------
2409      =3  #define SMB1ADM_EHACK__BMASK             0x01 ///< Hardware Acknowledge Enable                     
2410      =3  #define SMB1ADM_EHACK__SHIFT             0x00 ///< Hardware Acknowledge Enable                     
2411      =3  #define SMB1ADM_EHACK__ADR_ACK_MANUAL    0x00 ///< Firmware must manually acknowledge all incoming 
2412      =3                                                ///< address and data bytes.                         
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 59  

2413      =3  #define SMB1ADM_EHACK__ADR_ACK_AUTOMATIC 0x01 ///< Automatic slave address recognition and hardware
2414      =3                                                ///< acknowledge is enabled.                         
2415      =3                                                                                                     
2416      =3  #define SMB1ADM_SLVM__FMASK              0xFE ///< SMBus Slave Address Mask                        
2417      =3  #define SMB1ADM_SLVM__SHIFT              0x01 ///< SMBus Slave Address Mask                        
2418      =3                                                                                                     
2419      =3  //------------------------------------------------------------------------------
2420      =3  // SMB1ADR Enums (SMBus 1 Slave Address @ 0xCF)
2421      =3  //------------------------------------------------------------------------------
2422      =3  #define SMB1ADR_GC__BMASK      0x01 ///< General Call Address Enable        
2423      =3  #define SMB1ADR_GC__SHIFT      0x00 ///< General Call Address Enable        
2424      =3  #define SMB1ADR_GC__IGNORED    0x00 ///< General Call Address is ignored.   
2425      =3  #define SMB1ADR_GC__RECOGNIZED 0x01 ///< General Call Address is recognized.
2426      =3                                                                              
2427      =3  #define SMB1ADR_SLV__FMASK     0xFE ///< SMBus Hardware Slave Address       
2428      =3  #define SMB1ADR_SLV__SHIFT     0x01 ///< SMBus Hardware Slave Address       
2429      =3                                                                              
2430      =3  //------------------------------------------------------------------------------
2431      =3  // SMB1CF Enums (SMBus 1 Configuration @ 0xC1)
2432      =3  //------------------------------------------------------------------------------
2433      =3  #define SMB1CF_SMBCS__FMASK             0x03 ///< SMBus Clock Source Selection                     
2434      =3  #define SMB1CF_SMBCS__SHIFT             0x00 ///< SMBus Clock Source Selection                     
2435      =3  #define SMB1CF_SMBCS__TIMER0            0x00 ///< Timer 0 Overflow.                                
2436      =3  #define SMB1CF_SMBCS__TIMER5            0x01 ///< Timer 5 Overflow.                                
2437      =3  #define SMB1CF_SMBCS__TIMER2_HIGH       0x02 ///< Timer 2 High Byte Overflow.                      
2438      =3  #define SMB1CF_SMBCS__TIMER2_LOW        0x03 ///< Timer 2 Low Byte Overflow.                       
2439      =3                                                                                                     
2440      =3  #define SMB1CF_SMBFTE__BMASK            0x04 ///< SMBus Free Timeout Detection Enable              
2441      =3  #define SMB1CF_SMBFTE__SHIFT            0x02 ///< SMBus Free Timeout Detection Enable              
2442      =3  #define SMB1CF_SMBFTE__FREE_TO_DISABLED 0x00 ///< Disable bus free timeouts.                       
2443      =3  #define SMB1CF_SMBFTE__FREE_TO_ENABLED  0x04 ///< Enable bus free timeouts. The bus the bus will be
2444      =3                                               ///< considered free if SCL and SDA remain high for   
2445      =3                                               ///< more than 10 SMBus clock source periods.         
2446      =3                                                                                                     
2447      =3  #define SMB1CF_SMBTOE__BMASK            0x08 ///< SMBus SCL Timeout Detection Enable               
2448      =3  #define SMB1CF_SMBTOE__SHIFT            0x03 ///< SMBus SCL Timeout Detection Enable               
2449      =3  #define SMB1CF_SMBTOE__SCL_TO_DISABLED  0x00 ///< Disable SCL low timeouts.                        
2450      =3  #define SMB1CF_SMBTOE__SCL_TO_ENABLED   0x08 ///< Enable SCL low timeouts.                         
2451      =3                                                                                                     
2452      =3  #define SMB1CF_EXTHOLD__BMASK           0x10 ///< SMBus Setup and Hold Time Extension Enable       
2453      =3  #define SMB1CF_EXTHOLD__SHIFT           0x04 ///< SMBus Setup and Hold Time Extension Enable       
2454      =3  #define SMB1CF_EXTHOLD__DISABLED        0x00 ///< Disable SDA extended setup and hold times.       
2455      =3  #define SMB1CF_EXTHOLD__ENABLED         0x10 ///< Enable SDA extended setup and hold times.        
2456      =3                                                                                                     
2457      =3  #define SMB1CF_BUSY__BMASK              0x20 ///< SMBus Busy Indicator                             
2458      =3  #define SMB1CF_BUSY__SHIFT              0x05 ///< SMBus Busy Indicator                             
2459      =3  #define SMB1CF_BUSY__NOT_SET            0x00 ///< The bus is not busy.                             
2460      =3  #define SMB1CF_BUSY__SET                0x20 ///< The bus is busy and a transfer is currently in   
2461      =3                                               ///< progress.                                        
2462      =3                                                                                                     
2463      =3  #define SMB1CF_INH__BMASK               0x40 ///< SMBus Slave Inhibit                              
2464      =3  #define SMB1CF_INH__SHIFT               0x06 ///< SMBus Slave Inhibit                              
2465      =3  #define SMB1CF_INH__SLAVE_ENABLED       0x00 ///< Slave states are enabled.                        
2466      =3  #define SMB1CF_INH__SLAVE_DISABLED      0x40 ///< Slave states are inhibited.                      
2467      =3                                                                                                     
2468      =3  #define SMB1CF_ENSMB__BMASK             0x80 ///< SMBus Enable                                     
2469      =3  #define SMB1CF_ENSMB__SHIFT             0x07 ///< SMBus Enable                                     
2470      =3  #define SMB1CF_ENSMB__DISABLED          0x00 ///< Disable the SMBus module.                        
2471      =3  #define SMB1CF_ENSMB__ENABLED           0x80 ///< Enable the SMBus module.                         
2472      =3                                                                                                     
2473      =3  //------------------------------------------------------------------------------
2474      =3  // SMB1CN0 Enums (SMBus 1 Control @ 0xC0)
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 60  

2475      =3  //------------------------------------------------------------------------------
2476      =3  #define SMB1CN0_SI__BMASK           0x01 ///< SMBus Interrupt Flag                           
2477      =3  #define SMB1CN0_SI__SHIFT           0x00 ///< SMBus Interrupt Flag                           
2478      =3  #define SMB1CN0_SI__NOT_SET         0x00 ///<                                                
2479      =3  #define SMB1CN0_SI__SET             0x01 ///<                                                
2480      =3                                                                                               
2481      =3  #define SMB1CN0_ACK__BMASK          0x02 ///< SMBus Acknowledge                              
2482      =3  #define SMB1CN0_ACK__SHIFT          0x01 ///< SMBus Acknowledge                              
2483      =3  #define SMB1CN0_ACK__NOT_SET        0x00 ///< Generate a NACK, or the response was a NACK.   
2484      =3  #define SMB1CN0_ACK__SET            0x02 ///< Generate an ACK, or the response was an ACK.   
2485      =3                                                                                               
2486      =3  #define SMB1CN0_ARBLOST__BMASK      0x04 ///< SMBus Arbitration Lost Indicator               
2487      =3  #define SMB1CN0_ARBLOST__SHIFT      0x02 ///< SMBus Arbitration Lost Indicator               
2488      =3  #define SMB1CN0_ARBLOST__NOT_SET    0x00 ///< No arbitration error.                          
2489      =3  #define SMB1CN0_ARBLOST__ERROR      0x04 ///< Arbitration error occurred.                    
2490      =3                                                                                               
2491      =3  #define SMB1CN0_ACKRQ__BMASK        0x08 ///< SMBus Acknowledge Request                      
2492      =3  #define SMB1CN0_ACKRQ__SHIFT        0x03 ///< SMBus Acknowledge Request                      
2493      =3  #define SMB1CN0_ACKRQ__NOT_SET      0x00 ///< No ACK requested.                              
2494      =3  #define SMB1CN0_ACKRQ__REQUESTED    0x08 ///< ACK requested.                                 
2495      =3                                                                                               
2496      =3  #define SMB1CN0_STO__BMASK          0x10 ///< SMBus Stop Flag                                
2497      =3  #define SMB1CN0_STO__SHIFT          0x04 ///< SMBus Stop Flag                                
2498      =3  #define SMB1CN0_STO__NOT_SET        0x00 ///< A STOP is not pending.                         
2499      =3  #define SMB1CN0_STO__SET            0x10 ///< Generate a STOP or a STOP is currently pending.
2500      =3                                                                                               
2501      =3  #define SMB1CN0_STA__BMASK          0x20 ///< SMBus Start Flag                               
2502      =3  #define SMB1CN0_STA__SHIFT          0x05 ///< SMBus Start Flag                               
2503      =3  #define SMB1CN0_STA__NOT_SET        0x00 ///< A START was not detected.                      
2504      =3  #define SMB1CN0_STA__SET            0x20 ///< Generate a START, repeated START, or a START is
2505      =3                                           ///< currently pending.                             
2506      =3                                                                                               
2507      =3  #define SMB1CN0_TXMODE__BMASK       0x40 ///< SMBus Transmit Mode Indicator                  
2508      =3  #define SMB1CN0_TXMODE__SHIFT       0x06 ///< SMBus Transmit Mode Indicator                  
2509      =3  #define SMB1CN0_TXMODE__RECEIVER    0x00 ///< SMBus in Receiver Mode.                        
2510      =3  #define SMB1CN0_TXMODE__TRANSMITTER 0x40 ///< SMBus in Transmitter Mode.                     
2511      =3                                                                                               
2512      =3  #define SMB1CN0_MASTER__BMASK       0x80 ///< SMBus Master/Slave Indicator                   
2513      =3  #define SMB1CN0_MASTER__SHIFT       0x07 ///< SMBus Master/Slave Indicator                   
2514      =3  #define SMB1CN0_MASTER__SLAVE       0x00 ///< SMBus operating in slave mode.                 
2515      =3  #define SMB1CN0_MASTER__MASTER      0x80 ///< SMBus operating in master mode.                
2516      =3                                                                                               
2517      =3  //------------------------------------------------------------------------------
2518      =3  // SMB1DAT Enums (SMBus 1 Data @ 0xC2)
2519      =3  //------------------------------------------------------------------------------
2520      =3  #define SMB1DAT_SMB1DAT__FMASK 0xFF ///< SMBus 1 Data
2521      =3  #define SMB1DAT_SMB1DAT__SHIFT 0x00 ///< SMBus 1 Data
2522      =3                                                       
2523      =3  //------------------------------------------------------------------------------
2524      =3  // SMBTC Enums (SMBus Timing and Pin Control @ 0xB9)
2525      =3  //------------------------------------------------------------------------------
2526      =3  #define SMBTC_SMB0SDD__FMASK         0x03 ///< SMBus 0 Start Detection Window                   
2527      =3  #define SMBTC_SMB0SDD__SHIFT         0x00 ///< SMBus 0 Start Detection Window                   
2528      =3  #define SMBTC_SMB0SDD__NONE          0x00 ///< No additional hold time window (0-1 SYSCLK).     
2529      =3  #define SMBTC_SMB0SDD__ADD_2_SYSCLKS 0x01 ///< Increase hold time window to 2-3 SYSCLKs.        
2530      =3  #define SMBTC_SMB0SDD__ADD_4_SYSCLKS 0x02 ///< Increase hold time window to 4-5 SYSCLKs.        
2531      =3  #define SMBTC_SMB0SDD__ADD_8_SYSCLKS 0x03 ///< Increase hold time window to 8-9 SYSCLKs.        
2532      =3                                                                                                  
2533      =3  #define SMBTC_SMB1SDD__FMASK         0x0C ///< SMBus 1 Start Detection Window                   
2534      =3  #define SMBTC_SMB1SDD__SHIFT         0x02 ///< SMBus 1 Start Detection Window                   
2535      =3  #define SMBTC_SMB1SDD__NONE          0x00 ///< No additional hold time requirement (0-1 SYSCLK).
2536      =3  #define SMBTC_SMB1SDD__ADD_2_SYSCLKS 0x04 ///< Increase hold time window to 2-3 SYSCLKs.        
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 61  

2537      =3  #define SMBTC_SMB1SDD__ADD_4_SYSCLKS 0x08 ///< Increase hold time window to 4-5 SYSCLKs.        
2538      =3  #define SMBTC_SMB1SDD__ADD_8_SYSCLKS 0x0C ///< Increase hold time window to 8-9 SYSCLKs.        
2539      =3                                                                                                  
2540      =3  //------------------------------------------------------------------------------
2541      =3  // SPI0CFG Enums (SPI0 Configuration @ 0xA1)
2542      =3  //------------------------------------------------------------------------------
2543      =3  #define SPI0CFG_RXBMT__BMASK                0x01 ///< Receive Buffer Empty                              
2544      =3  #define SPI0CFG_RXBMT__SHIFT                0x00 ///< Receive Buffer Empty                              
2545      =3  #define SPI0CFG_RXBMT__NOT_SET              0x00 ///< New data is available in the receive buffer (Slave
2546      =3                                                   ///< mode).                                            
2547      =3  #define SPI0CFG_RXBMT__SET                  0x01 ///< No new data in the receive buffer (Slave mode).   
2548      =3                                                                                                          
2549      =3  #define SPI0CFG_SRMT__BMASK                 0x02 ///< Shift Register Empty                              
2550      =3  #define SPI0CFG_SRMT__SHIFT                 0x01 ///< Shift Register Empty                              
2551      =3  #define SPI0CFG_SRMT__NOT_SET               0x00 ///< The shift register is not empty.                  
2552      =3  #define SPI0CFG_SRMT__SET                   0x02 ///< The shift register is empty.                      
2553      =3                                                                                                          
2554      =3  #define SPI0CFG_NSSIN__BMASK                0x04 ///< NSS Instantaneous Pin Input                       
2555      =3  #define SPI0CFG_NSSIN__SHIFT                0x02 ///< NSS Instantaneous Pin Input                       
2556      =3  #define SPI0CFG_NSSIN__LOW                  0x00 ///< The NSS pin is low.                               
2557      =3  #define SPI0CFG_NSSIN__HIGH                 0x04 ///< The NSS pin is high.                              
2558      =3                                                                                                          
2559      =3  #define SPI0CFG_SLVSEL__BMASK               0x08 ///< Slave Selected Flag                               
2560      =3  #define SPI0CFG_SLVSEL__SHIFT               0x03 ///< Slave Selected Flag                               
2561      =3  #define SPI0CFG_SLVSEL__NOT_SELECTED        0x00 ///< The Slave is not selected (NSS is high).          
2562      =3  #define SPI0CFG_SLVSEL__SELECTED            0x08 ///< The Slave is selected (NSS is low).               
2563      =3                                                                                                          
2564      =3  #define SPI0CFG_CKPOL__BMASK                0x10 ///< SPI0 Clock Polarity                               
2565      =3  #define SPI0CFG_CKPOL__SHIFT                0x04 ///< SPI0 Clock Polarity                               
2566      =3  #define SPI0CFG_CKPOL__IDLE_LOW             0x00 ///< SCK line low in idle state.                       
2567      =3  #define SPI0CFG_CKPOL__IDLE_HIGH            0x10 ///< SCK line high in idle state.                      
2568      =3                                                                                                          
2569      =3  #define SPI0CFG_CKPHA__BMASK                0x20 ///< SPI0 Clock Phase                                  
2570      =3  #define SPI0CFG_CKPHA__SHIFT                0x05 ///< SPI0 Clock Phase                                  
2571      =3  #define SPI0CFG_CKPHA__DATA_CENTERED_FIRST  0x00 ///< Data centered on first edge of SCK period.        
2572      =3  #define SPI0CFG_CKPHA__DATA_CENTERED_SECOND 0x20 ///< Data centered on second edge of SCK period.       
2573      =3                                                                                                          
2574      =3  #define SPI0CFG_MSTEN__BMASK                0x40 ///< Master Mode Enable                                
2575      =3  #define SPI0CFG_MSTEN__SHIFT                0x06 ///< Master Mode Enable                                
2576      =3  #define SPI0CFG_MSTEN__MASTER_DISABLED      0x00 ///< Disable master mode. Operate in slave mode.       
2577      =3  #define SPI0CFG_MSTEN__MASTER_ENABLED       0x40 ///< Enable master mode. Operate as a master.          
2578      =3                                                                                                          
2579      =3  #define SPI0CFG_SPIBSY__BMASK               0x80 ///< SPI Busy                                          
2580      =3  #define SPI0CFG_SPIBSY__SHIFT               0x07 ///< SPI Busy                                          
2581      =3  #define SPI0CFG_SPIBSY__NOT_SET             0x00 ///< A SPI transfer is not in progress.                
2582      =3  #define SPI0CFG_SPIBSY__SET                 0x80 ///< A SPI transfer is in progress.                    
2583      =3                                                                                                          
2584      =3  //------------------------------------------------------------------------------
2585      =3  // SPI0CKR Enums (SPI0 Clock Rate @ 0xA2)
2586      =3  //------------------------------------------------------------------------------
2587      =3  #define SPI0CKR_SPI0CKR__FMASK 0xFF ///< SPI0 Clock Rate
2588      =3  #define SPI0CKR_SPI0CKR__SHIFT 0x00 ///< SPI0 Clock Rate
2589      =3                                                          
2590      =3  //------------------------------------------------------------------------------
2591      =3  // SPI0CN0 Enums (SPI0 Control @ 0xF8)
2592      =3  //------------------------------------------------------------------------------
2593      =3  #define SPI0CN0_SPIEN__BMASK                  0x01 ///< SPI0 Enable                                       
2594      =3  #define SPI0CN0_SPIEN__SHIFT                  0x00 ///< SPI0 Enable                                       
2595      =3  #define SPI0CN0_SPIEN__DISABLED               0x00 ///< Disable the SPI module.                           
2596      =3  #define SPI0CN0_SPIEN__ENABLED                0x01 ///< Enable the SPI module.                            
2597      =3                                                                                                            
2598      =3  #define SPI0CN0_TXBMT__BMASK                  0x02 ///< Transmit Buffer Empty                             
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 62  

2599      =3  #define SPI0CN0_TXBMT__SHIFT                  0x01 ///< Transmit Buffer Empty                             
2600      =3  #define SPI0CN0_TXBMT__NOT_SET                0x00 ///< The transmit buffer is not empty.                 
2601      =3  #define SPI0CN0_TXBMT__SET                    0x02 ///< The transmit buffer is empty.                     
2602      =3                                                                                                            
2603      =3  #define SPI0CN0_NSSMD__FMASK                  0x0C ///< Slave Select Mode                                 
2604      =3  #define SPI0CN0_NSSMD__SHIFT                  0x02 ///< Slave Select Mode                                 
2605      =3  #define SPI0CN0_NSSMD__3_WIRE                 0x00 ///< 3-Wire Slave or 3-Wire Master Mode. NSS signal is 
2606      =3                                                     ///< not routed to a port pin.                         
2607      =3  #define SPI0CN0_NSSMD__4_WIRE_SLAVE           0x04 ///< 4-Wire Slave or Multi-Master Mode. NSS is an input
2608      =3                                                     ///< to the device.                                    
2609      =3  #define SPI0CN0_NSSMD__4_WIRE_MASTER_NSS_LOW  0x08 ///< 4-Wire Single-Master Mode. NSS is an output and   
2610      =3                                                     ///< logic low.                                        
2611      =3  #define SPI0CN0_NSSMD__4_WIRE_MASTER_NSS_HIGH 0x0C ///< 4-Wire Single-Master Mode. NSS is an output and   
2612      =3                                                     ///< logic high.                                       
2613      =3                                                                                                            
2614      =3  #define SPI0CN0_RXOVRN__BMASK                 0x10 ///< Receive Overrun Flag                              
2615      =3  #define SPI0CN0_RXOVRN__SHIFT                 0x04 ///< Receive Overrun Flag                              
2616      =3  #define SPI0CN0_RXOVRN__NOT_SET               0x00 ///< A receive overrun did not occur.                  
2617      =3  #define SPI0CN0_RXOVRN__SET                   0x10 ///< A receive overrun occurred.                       
2618      =3                                                                                                            
2619      =3  #define SPI0CN0_MODF__BMASK                   0x20 ///< Mode Fault Flag                                   
2620      =3  #define SPI0CN0_MODF__SHIFT                   0x05 ///< Mode Fault Flag                                   
2621      =3  #define SPI0CN0_MODF__NOT_SET                 0x00 ///< A master collision did not occur.                 
2622      =3  #define SPI0CN0_MODF__SET                     0x20 ///< A master collision occurred.                      
2623      =3                                                                                                            
2624      =3  #define SPI0CN0_WCOL__BMASK                   0x40 ///< Write Collision Flag                              
2625      =3  #define SPI0CN0_WCOL__SHIFT                   0x06 ///< Write Collision Flag                              
2626      =3  #define SPI0CN0_WCOL__NOT_SET                 0x00 ///< A write collision did not occur.                  
2627      =3  #define SPI0CN0_WCOL__SET                     0x40 ///< A write collision occurred.                       
2628      =3                                                                                                            
2629      =3  #define SPI0CN0_SPIF__BMASK                   0x80 ///< SPI0 Interrupt Flag                               
2630      =3  #define SPI0CN0_SPIF__SHIFT                   0x07 ///< SPI0 Interrupt Flag                               
2631      =3  #define SPI0CN0_SPIF__NOT_SET                 0x00 ///< A data transfer has not completed since the last  
2632      =3                                                     ///< time SPIF was cleared.                            
2633      =3  #define SPI0CN0_SPIF__SET                     0x80 ///< A data transfer completed.                        
2634      =3                                                                                                            
2635      =3  //------------------------------------------------------------------------------
2636      =3  // SPI0DAT Enums (SPI0 Data @ 0xA3)
2637      =3  //------------------------------------------------------------------------------
2638      =3  #define SPI0DAT_SPI0DAT__FMASK 0xFF ///< SPI0 Transmit and Receive Data
2639      =3  #define SPI0DAT_SPI0DAT__SHIFT 0x00 ///< SPI0 Transmit and Receive Data
2640      =3                                                                         
2641      =3  //------------------------------------------------------------------------------
2642      =3  // TH0 Enums (Timer 0 High Byte @ 0x8C)
2643      =3  //------------------------------------------------------------------------------
2644      =3  #define TH0_TH0__FMASK 0xFF ///< Timer 0 High Byte
2645      =3  #define TH0_TH0__SHIFT 0x00 ///< Timer 0 High Byte
2646      =3                                                    
2647      =3  //------------------------------------------------------------------------------
2648      =3  // TH1 Enums (Timer 1 High Byte @ 0x8D)
2649      =3  //------------------------------------------------------------------------------
2650      =3  #define TH1_TH1__FMASK 0xFF ///< Timer 1 High Byte
2651      =3  #define TH1_TH1__SHIFT 0x00 ///< Timer 1 High Byte
2652      =3                                                    
2653      =3  //------------------------------------------------------------------------------
2654      =3  // TL0 Enums (Timer 0 Low Byte @ 0x8A)
2655      =3  //------------------------------------------------------------------------------
2656      =3  #define TL0_TL0__FMASK 0xFF ///< Timer 0 Low Byte
2657      =3  #define TL0_TL0__SHIFT 0x00 ///< Timer 0 Low Byte
2658      =3                                                   
2659      =3  //------------------------------------------------------------------------------
2660      =3  // TL1 Enums (Timer 1 Low Byte @ 0x8B)
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 63  

2661      =3  //------------------------------------------------------------------------------
2662      =3  #define TL1_TL1__FMASK 0xFF ///< Timer 1 Low Byte
2663      =3  #define TL1_TL1__SHIFT 0x00 ///< Timer 1 Low Byte
2664      =3                                                   
2665      =3  //------------------------------------------------------------------------------
2666      =3  // TMR2CN0 Enums (Timer 2 Control 0 @ 0xC8)
2667      =3  //------------------------------------------------------------------------------
2668      =3  #define TMR2CN0_T2XCLK__BMASK          0x01 ///< Timer 2 External Clock Select                    
2669      =3  #define TMR2CN0_T2XCLK__SHIFT          0x00 ///< Timer 2 External Clock Select                    
2670      =3  #define TMR2CN0_T2XCLK__SYSCLK_DIV_12  0x00 ///< Timer 2 clock is the system clock divided by 12. 
2671      =3  #define TMR2CN0_T2XCLK__EXTOSC_DIV_8   0x01 ///< Timer 2 clock is the external oscillator divided 
2672      =3                                              ///< by 8 (synchronized with SYSCLK).                 
2673      =3                                                                                                    
2674      =3  #define TMR2CN0_T2CSS__BMASK           0x02 ///< Timer 2 Capture Source Select                    
2675      =3  #define TMR2CN0_T2CSS__SHIFT           0x01 ///< Timer 2 Capture Source Select                    
2676      =3  #define TMR2CN0_T2CSS__USB_SOF_CAPTURE 0x00 ///< Capture source is USB SOF event.                 
2677      =3  #define TMR2CN0_T2CSS__LFOSC_CAPTURE   0x02 ///< Capture source is falling edge of Low-Frequency  
2678      =3                                              ///< Oscillator.                                      
2679      =3                                                                                                    
2680      =3  #define TMR2CN0_TR2__BMASK             0x04 ///< Timer 2 Run Control                              
2681      =3  #define TMR2CN0_TR2__SHIFT             0x02 ///< Timer 2 Run Control                              
2682      =3  #define TMR2CN0_TR2__STOP              0x00 ///< Stop Timer 2.                                    
2683      =3  #define TMR2CN0_TR2__RUN               0x04 ///< Start Timer 2 running.                           
2684      =3                                                                                                    
2685      =3  #define TMR2CN0_T2SPLIT__BMASK         0x08 ///< Timer 2 Split Mode Enable                        
2686      =3  #define TMR2CN0_T2SPLIT__SHIFT         0x03 ///< Timer 2 Split Mode Enable                        
2687      =3  #define TMR2CN0_T2SPLIT__16_BIT_RELOAD 0x00 ///< Timer 2 operates in 16-bit auto-reload mode.     
2688      =3  #define TMR2CN0_T2SPLIT__8_BIT_RELOAD  0x08 ///< Timer 2 operates as two 8-bit auto-reload timers.
2689      =3                                                                                                    
2690      =3  #define TMR2CN0_TF2CEN__BMASK          0x10 ///< Timer 2 Capture Enable                           
2691      =3  #define TMR2CN0_TF2CEN__SHIFT          0x04 ///< Timer 2 Capture Enable                           
2692      =3  #define TMR2CN0_TF2CEN__DISABLED       0x00 ///< Disable capture mode.                            
2693      =3  #define TMR2CN0_TF2CEN__ENABLED        0x10 ///< Enable capture mode.                             
2694      =3                                                                                                    
2695      =3  #define TMR2CN0_TF2LEN__BMASK          0x20 ///< Timer 2 Low Byte Interrupt Enable                
2696      =3  #define TMR2CN0_TF2LEN__SHIFT          0x05 ///< Timer 2 Low Byte Interrupt Enable                
2697      =3  #define TMR2CN0_TF2LEN__DISABLED       0x00 ///< Disable low byte interrupts.                     
2698      =3  #define TMR2CN0_TF2LEN__ENABLED        0x20 ///< Enable low byte interrupts.                      
2699      =3                                                                                                    
2700      =3  #define TMR2CN0_TF2L__BMASK            0x40 ///< Timer 2 Low Byte Overflow Flag                   
2701      =3  #define TMR2CN0_TF2L__SHIFT            0x06 ///< Timer 2 Low Byte Overflow Flag                   
2702      =3  #define TMR2CN0_TF2L__NOT_SET          0x00 ///< Timer 2 low byte did not overflow.               
2703      =3  #define TMR2CN0_TF2L__SET              0x40 ///< Timer 2 low byte overflowed.                     
2704      =3                                                                                                    
2705      =3  #define TMR2CN0_TF2H__BMASK            0x80 ///< Timer 2 High Byte Overflow Flag                  
2706      =3  #define TMR2CN0_TF2H__SHIFT            0x07 ///< Timer 2 High Byte Overflow Flag                  
2707      =3  #define TMR2CN0_TF2H__NOT_SET          0x00 ///< Timer 2 8-bit high byte or 16-bit value did not  
2708      =3                                              ///< overflow.                                        
2709      =3  #define TMR2CN0_TF2H__SET              0x80 ///< Timer 2 8-bit high byte or 16-bit value          
2710      =3                                              ///< overflowed.                                      
2711      =3                                                                                                    
2712      =3  //------------------------------------------------------------------------------
2713      =3  // TMR2H Enums (Timer 2 High Byte @ 0xCD)
2714      =3  //------------------------------------------------------------------------------
2715      =3  #define TMR2H_TMR2H__FMASK 0xFF ///< Timer 2 High Byte
2716      =3  #define TMR2H_TMR2H__SHIFT 0x00 ///< Timer 2 High Byte
2717      =3                                                        
2718      =3  //------------------------------------------------------------------------------
2719      =3  // TMR2L Enums (Timer 2 Low Byte @ 0xCC)
2720      =3  //------------------------------------------------------------------------------
2721      =3  #define TMR2L_TMR2L__FMASK 0xFF ///< Timer 2 Low Byte
2722      =3  #define TMR2L_TMR2L__SHIFT 0x00 ///< Timer 2 Low Byte
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 64  

2723      =3                                                       
2724      =3  //------------------------------------------------------------------------------
2725      =3  // TMR2RLH Enums (Timer 2 Reload High Byte @ 0xCB)
2726      =3  //------------------------------------------------------------------------------
2727      =3  #define TMR2RLH_TMR2RLH__FMASK 0xFF ///< Timer 2 Reload High Byte
2728      =3  #define TMR2RLH_TMR2RLH__SHIFT 0x00 ///< Timer 2 Reload High Byte
2729      =3                                                                   
2730      =3  //------------------------------------------------------------------------------
2731      =3  // TMR2RLL Enums (Timer 2 Reload Low Byte @ 0xCA)
2732      =3  //------------------------------------------------------------------------------
2733      =3  #define TMR2RLL_TMR2RLL__FMASK 0xFF ///< Timer 2 Reload Low Byte
2734      =3  #define TMR2RLL_TMR2RLL__SHIFT 0x00 ///< Timer 2 Reload Low Byte
2735      =3                                                                  
2736      =3  //------------------------------------------------------------------------------
2737      =3  // TMR3CN0 Enums (Timer 3 Control 0 @ 0x91)
2738      =3  //------------------------------------------------------------------------------
2739      =3  #define TMR3CN0_T3XCLK__BMASK          0x01 ///< Timer 3 External Clock Select                    
2740      =3  #define TMR3CN0_T3XCLK__SHIFT          0x00 ///< Timer 3 External Clock Select                    
2741      =3  #define TMR3CN0_T3XCLK__SYSCLK_DIV_12  0x00 ///< Timer 3 clock is the system clock divided by 12. 
2742      =3  #define TMR3CN0_T3XCLK__EXTOSC_DIV_8   0x01 ///< Timer 3 clock is the external oscillator divided 
2743      =3                                              ///< by 8 (synchronized with SYSCLK).                 
2744      =3                                                                                                    
2745      =3  #define TMR3CN0_T3CSS__BMASK           0x02 ///< Timer 3 Capture Source Select                    
2746      =3  #define TMR3CN0_T3CSS__SHIFT           0x01 ///< Timer 3 Capture Source Select                    
2747      =3  #define TMR3CN0_T3CSS__USB_SOF_CAPTURE 0x00 ///< Capture source is USB SOF event.                 
2748      =3  #define TMR3CN0_T3CSS__LFOSC_CAPTURE   0x02 ///< Capture source is falling edge of Low-Frequency  
2749      =3                                              ///< Oscillator.                                      
2750      =3                                                                                                    
2751      =3  #define TMR3CN0_TR3__BMASK             0x04 ///< Timer 3 Run Control                              
2752      =3  #define TMR3CN0_TR3__SHIFT             0x02 ///< Timer 3 Run Control                              
2753      =3  #define TMR3CN0_TR3__STOP              0x00 ///< Stop Timer 3.                                    
2754      =3  #define TMR3CN0_TR3__RUN               0x04 ///< Start Timer 3 running.                           
2755      =3                                                                                                    
2756      =3  #define TMR3CN0_T3SPLIT__BMASK         0x08 ///< Timer 3 Split Mode Enable                        
2757      =3  #define TMR3CN0_T3SPLIT__SHIFT         0x03 ///< Timer 3 Split Mode Enable                        
2758      =3  #define TMR3CN0_T3SPLIT__16_BIT_RELOAD 0x00 ///< Timer 3 operates in 16-bit auto-reload mode.     
2759      =3  #define TMR3CN0_T3SPLIT__8_BIT_RELOAD  0x08 ///< Timer 3 operates as two 8-bit auto-reload timers.
2760      =3                                                                                                    
2761      =3  #define TMR3CN0_TF3CEN__BMASK          0x10 ///< Timer 3 Capture Enable                           
2762      =3  #define TMR3CN0_TF3CEN__SHIFT          0x04 ///< Timer 3 Capture Enable                           
2763      =3  #define TMR3CN0_TF3CEN__DISABLED       0x00 ///< Disable capture mode.                            
2764      =3  #define TMR3CN0_TF3CEN__ENABLED        0x10 ///< Enable capture mode.                             
2765      =3                                                                                                    
2766      =3  #define TMR3CN0_TF3LEN__BMASK          0x20 ///< Timer 3 Low Byte Interrupt Enable                
2767      =3  #define TMR3CN0_TF3LEN__SHIFT          0x05 ///< Timer 3 Low Byte Interrupt Enable                
2768      =3  #define TMR3CN0_TF3LEN__DISABLED       0x00 ///< Disable low byte interrupts.                     
2769      =3  #define TMR3CN0_TF3LEN__ENABLED        0x20 ///< Enable low byte interrupts.                      
2770      =3                                                                                                    
2771      =3  #define TMR3CN0_TF3L__BMASK            0x40 ///< Timer 3 Low Byte Overflow Flag                   
2772      =3  #define TMR3CN0_TF3L__SHIFT            0x06 ///< Timer 3 Low Byte Overflow Flag                   
2773      =3  #define TMR3CN0_TF3L__NOT_SET          0x00 ///< Timer 3 low byte did not overflow.               
2774      =3  #define TMR3CN0_TF3L__SET              0x40 ///< Timer 3 low byte overflowed.                     
2775      =3                                                                                                    
2776      =3  #define TMR3CN0_TF3H__BMASK            0x80 ///< Timer 3 High Byte Overflow Flag                  
2777      =3  #define TMR3CN0_TF3H__SHIFT            0x07 ///< Timer 3 High Byte Overflow Flag                  
2778      =3  #define TMR3CN0_TF3H__NOT_SET          0x00 ///< Timer 3 8-bit high byte or 16-bit value did not  
2779      =3                                              ///< overflow.                                        
2780      =3  #define TMR3CN0_TF3H__SET              0x80 ///< Timer 3 8-bit high byte or 16-bit value          
2781      =3                                              ///< overflowed.                                      
2782      =3  
2783      =3  #define TMR3CN0_TR2_EN()               TMR3CN0 = (TMR3CN0&(~TMR3CN0_TR3__BMASK))|TMR3CN0_TR3__RUN; 
2784      =3  #define TMR3CN0_TR2_DIS()              TMR3CN0 = (TMR3CN0&(~TMR3CN0_TR3__BMASK))|TMR3CN0_TR3__STOP; 
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 65  

2785      =3  #define TMR3CN0_TR2_HOF_CLR()          TMR3CN0 = (TMR3CN0&(~TMR3CN0_TF3H__BMASK))|TMR3CN0_TF3H__NOT_SET;  
2786      =3  #define TMR3CN0_TR2_LOF_CLR()          TMR3CN0 = (TMR3CN0&(~TMR3CN0_TF3L__BMASK))|TMR3CN0_TF3L__NOT_SET; 
2787      =3  
2788      =3  //------------------------------------------------------------------------------
2789      =3  // TMR3H Enums (Timer 3 High Byte @ 0x95)
2790      =3  //------------------------------------------------------------------------------
2791      =3  #define TMR3H_TMR3H__FMASK 0xFF ///< Timer 3 High Byte
2792      =3  #define TMR3H_TMR3H__SHIFT 0x00 ///< Timer 3 High Byte
2793      =3                                                        
2794      =3  //------------------------------------------------------------------------------
2795      =3  // TMR3L Enums (Timer 3 Low Byte @ 0x94)
2796      =3  //------------------------------------------------------------------------------
2797      =3  #define TMR3L_TMR3L__FMASK 0xFF ///< Timer 3 Low Byte
2798      =3  #define TMR3L_TMR3L__SHIFT 0x00 ///< Timer 3 Low Byte
2799      =3                                                       
2800      =3  //------------------------------------------------------------------------------
2801      =3  // TMR3RLH Enums (Timer 3 Reload High Byte @ 0x93)
2802      =3  //------------------------------------------------------------------------------
2803      =3  #define TMR3RLH_TMR3RLH__FMASK 0xFF ///< Timer 3 Reload High Byte
2804      =3  #define TMR3RLH_TMR3RLH__SHIFT 0x00 ///< Timer 3 Reload High Byte
2805      =3                                                                   
2806      =3  //------------------------------------------------------------------------------
2807      =3  // TMR3RLL Enums (Timer 3 Reload Low Byte @ 0x92)
2808      =3  //------------------------------------------------------------------------------
2809      =3  #define TMR3RLL_TMR3RLL__FMASK 0xFF ///< Timer 3 Reload Low Byte
2810      =3  #define TMR3RLL_TMR3RLL__SHIFT 0x00 ///< Timer 3 Reload Low Byte
2811      =3                                                                  
2812      =3  //------------------------------------------------------------------------------
2813      =3  // TMR4CN0 Enums (Timer 4 Control 0 @ 0x91)
2814      =3  //------------------------------------------------------------------------------
2815      =3  #define TMR4CN0_T4XCLK__BMASK          0x01 ///< Timer 4 External Clock Select                    
2816      =3  #define TMR4CN0_T4XCLK__SHIFT          0x00 ///< Timer 4 External Clock Select                    
2817      =3  #define TMR4CN0_T4XCLK__SYSCLK_DIV_12  0x00 ///< Timer 4 clock is the system clock divided by 12. 
2818      =3  #define TMR4CN0_T4XCLK__EXTOSC_DIV_8   0x01 ///< Timer 4 clock is the external oscillator divided 
2819      =3                                              ///< by 8 (synchronized with SYSCLK).                 
2820      =3                                                                                                    
2821      =3  #define TMR4CN0_TR4__BMASK             0x04 ///< Timer 4 Run Control                              
2822      =3  #define TMR4CN0_TR4__SHIFT             0x02 ///< Timer 4 Run Control                              
2823      =3  #define TMR4CN0_TR4__STOP              0x00 ///< Stop Timer 4.                                    
2824      =3  #define TMR4CN0_TR4__RUN               0x04 ///< Start Timer 4 running.                           
2825      =3                                                                                                    
2826      =3  #define TMR4CN0_T4SPLIT__BMASK         0x08 ///< Timer 4 Split Mode Enable                        
2827      =3  #define TMR4CN0_T4SPLIT__SHIFT         0x03 ///< Timer 4 Split Mode Enable                        
2828      =3  #define TMR4CN0_T4SPLIT__16_BIT_RELOAD 0x00 ///< Timer 4 operates in 16-bit auto-reload mode.     
2829      =3  #define TMR4CN0_T4SPLIT__8_BIT_RELOAD  0x08 ///< Timer 4 operates as two 8-bit auto-reload timers.
2830      =3                                                                                                    
2831      =3  #define TMR4CN0_TF4LEN__BMASK          0x20 ///< Timer 4 Low Byte Interrupt Enable                
2832      =3  #define TMR4CN0_TF4LEN__SHIFT          0x05 ///< Timer 4 Low Byte Interrupt Enable                
2833      =3  #define TMR4CN0_TF4LEN__DISABLED       0x00 ///< Disable low byte interrupts.                     
2834      =3  #define TMR4CN0_TF4LEN__ENABLED        0x20 ///< Enable low byte interrupts.                      
2835      =3                                                                                                    
2836      =3  #define TMR4CN0_TF4L__BMASK            0x40 ///< Timer 4 Low Byte Overflow Flag                   
2837      =3  #define TMR4CN0_TF4L__SHIFT            0x06 ///< Timer 4 Low Byte Overflow Flag                   
2838      =3  #define TMR4CN0_TF4L__NOT_SET          0x00 ///< Timer 4 low byte did not overflow.               
2839      =3  #define TMR4CN0_TF4L__SET              0x40 ///< Timer 4 low byte overflowed.                     
2840      =3                                                                                                    
2841      =3  #define TMR4CN0_TF4H__BMASK            0x80 ///< Timer 4 High Byte Overflow Flag                  
2842      =3  #define TMR4CN0_TF4H__SHIFT            0x07 ///< Timer 4 High Byte Overflow Flag                  
2843      =3  #define TMR4CN0_TF4H__NOT_SET          0x00 ///< Timer 4 8-bit high byte or 16-bit value did not  
2844      =3                                              ///< overflow.                                        
2845      =3  #define TMR4CN0_TF4H__SET              0x80 ///< Timer 4 8-bit high byte or 16-bit value          
2846      =3                                              ///< overflowed.                                      
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 66  

2847      =3                                                                                                    
2848      =3  //------------------------------------------------------------------------------
2849      =3  // TMR4H Enums (Timer 4 High Byte @ 0x95)
2850      =3  //------------------------------------------------------------------------------
2851      =3  #define TMR4H_TMR4H__FMASK 0xFF ///< Timer 4 High Byte
2852      =3  #define TMR4H_TMR4H__SHIFT 0x00 ///< Timer 4 High Byte
2853      =3                                                        
2854      =3  //------------------------------------------------------------------------------
2855      =3  // TMR4L Enums (Timer 4 Low Byte @ 0x94)
2856      =3  //------------------------------------------------------------------------------
2857      =3  #define TMR4L_TMR4L__FMASK 0xFF ///< Timer 4 Low Byte
2858      =3  #define TMR4L_TMR4L__SHIFT 0x00 ///< Timer 4 Low Byte
2859      =3                                                       
2860      =3  //------------------------------------------------------------------------------
2861      =3  // TMR4RLH Enums (Timer 4 Reload High Byte @ 0x93)
2862      =3  //------------------------------------------------------------------------------
2863      =3  #define TMR4RLH_TMR4RLH__FMASK 0xFF ///< Timer 4 Reload High Byte
2864      =3  #define TMR4RLH_TMR4RLH__SHIFT 0x00 ///< Timer 4 Reload High Byte
2865      =3                                                                   
2866      =3  //------------------------------------------------------------------------------
2867      =3  // TMR4RLL Enums (Timer 4 Reload Low Byte @ 0x92)
2868      =3  //------------------------------------------------------------------------------
2869      =3  #define TMR4RLL_TMR4RLL__FMASK 0xFF ///< Timer 4 Reload Low Byte
2870      =3  #define TMR4RLL_TMR4RLL__SHIFT 0x00 ///< Timer 4 Reload Low Byte
2871      =3                                                                  
2872      =3  //------------------------------------------------------------------------------
2873      =3  // TMR5CN0 Enums (Timer 5 Control 0 @ 0xC8)
2874      =3  //------------------------------------------------------------------------------
2875      =3  #define TMR5CN0_T5XCLK__BMASK          0x01 ///< Timer 5 External Clock Select                    
2876      =3  #define TMR5CN0_T5XCLK__SHIFT          0x00 ///< Timer 5 External Clock Select                    
2877      =3  #define TMR5CN0_T5XCLK__SYSCLK_DIV_12  0x00 ///< Timer 5 clock is the system clock divided by 12. 
2878      =3  #define TMR5CN0_T5XCLK__EXTOSC_DIV_8   0x01 ///< Timer 5 clock is the external oscillator divided 
2879      =3                                              ///< by 8 (synchronized with SYSCLK).                 
2880      =3                                                                                                    
2881      =3  #define TMR5CN0_TR5__BMASK             0x04 ///< Timer 5 Run Control                              
2882      =3  #define TMR5CN0_TR5__SHIFT             0x02 ///< Timer 5 Run Control                              
2883      =3  #define TMR5CN0_TR5__STOP              0x00 ///< Stop Timer 5.                                    
2884      =3  #define TMR5CN0_TR5__RUN               0x04 ///< Start Timer 5 running.                           
2885      =3                                                                                                    
2886      =3  #define TMR5CN0_T5SPLIT__BMASK         0x08 ///< Timer 5 Split Mode Enable                        
2887      =3  #define TMR5CN0_T5SPLIT__SHIFT         0x03 ///< Timer 5 Split Mode Enable                        
2888      =3  #define TMR5CN0_T5SPLIT__16_BIT_RELOAD 0x00 ///< Timer 5 operates in 16-bit auto-reload mode.     
2889      =3  #define TMR5CN0_T5SPLIT__8_BIT_RELOAD  0x08 ///< Timer 5 operates as two 8-bit auto-reload timers.
2890      =3                                                                                                    
2891      =3  #define TMR5CN0_TF5LEN__BMASK          0x20 ///< Timer 5 Low Byte Interrupt Enable                
2892      =3  #define TMR5CN0_TF5LEN__SHIFT          0x05 ///< Timer 5 Low Byte Interrupt Enable                
2893      =3  #define TMR5CN0_TF5LEN__DISABLED       0x00 ///< Disable low byte interrupts.                     
2894      =3  #define TMR5CN0_TF5LEN__ENABLED        0x20 ///< Enable low byte interrupts.                      
2895      =3                                                                                                    
2896      =3  #define TMR5CN0_TF5L__BMASK            0x40 ///< Timer 5 Low Byte Overflow Flag                   
2897      =3  #define TMR5CN0_TF5L__SHIFT            0x06 ///< Timer 5 Low Byte Overflow Flag                   
2898      =3  #define TMR5CN0_TF5L__NOT_SET          0x00 ///< Timer 5 low byte did not overflow.               
2899      =3  #define TMR5CN0_TF5L__SET              0x40 ///< Timer 5 low byte overflowed.                     
2900      =3                                                                                                    
2901      =3  #define TMR5CN0_TF5H__BMASK            0x80 ///< Timer 5 High Byte Overflow Flag                  
2902      =3  #define TMR5CN0_TF5H__SHIFT            0x07 ///< Timer 5 High Byte Overflow Flag                  
2903      =3  #define TMR5CN0_TF5H__NOT_SET          0x00 ///< Timer 5 8-bit high byte or 16-bit value did not  
2904      =3                                              ///< overflow.                                        
2905      =3  #define TMR5CN0_TF5H__SET              0x80 ///< Timer 5 8-bit high byte or 16-bit value          
2906      =3                                              ///< overflowed.                                      
2907      =3                                                                                                    
2908      =3  //------------------------------------------------------------------------------
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 67  

2909      =3  // TMR5H Enums (Timer 5 High Byte @ 0xCD)
2910      =3  //------------------------------------------------------------------------------
2911      =3  #define TMR5H_TMR5H__FMASK 0xFF ///< Timer 5 High Byte
2912      =3  #define TMR5H_TMR5H__SHIFT 0x00 ///< Timer 5 High Byte
2913      =3                                                        
2914      =3  //------------------------------------------------------------------------------
2915      =3  // TMR5L Enums (Timer 5 Low Byte @ 0xCC)
2916      =3  //------------------------------------------------------------------------------
2917      =3  #define TMR5L_TMR5L__FMASK 0xFF ///< Timer 5 Low Byte
2918      =3  #define TMR5L_TMR5L__SHIFT 0x00 ///< Timer 5 Low Byte
2919      =3                                                       
2920      =3  //------------------------------------------------------------------------------
2921      =3  // TMR5RLH Enums (Timer 5 Reload High Byte @ 0xCB)
2922      =3  //------------------------------------------------------------------------------
2923      =3  #define TMR5RLH_TMR5RLH__FMASK 0xFF ///< Timer 5 Reload High Byte
2924      =3  #define TMR5RLH_TMR5RLH__SHIFT 0x00 ///< Timer 5 Reload High Byte
2925      =3                                                                   
2926      =3  //------------------------------------------------------------------------------
2927      =3  // TMR5RLL Enums (Timer 5 Reload Low Byte @ 0xCA)
2928      =3  //------------------------------------------------------------------------------
2929      =3  #define TMR5RLL_TMR5RLL__FMASK 0xFF ///< Timer 5 Reload Low Byte
2930      =3  #define TMR5RLL_TMR5RLL__SHIFT 0x00 ///< Timer 5 Reload Low Byte
2931      =3                                                                  
2932      =3  //------------------------------------------------------------------------------
2933      =3  // CKCON0 Enums (Clock Control 0 @ 0x8E)
2934      =3  //------------------------------------------------------------------------------
2935      =3  #define CKCON0_SCA__FMASK           0x03 ///< Timer 0/1 Prescale                                
2936      =3  #define CKCON0_SCA__SHIFT           0x00 ///< Timer 0/1 Prescale                                
2937      =3  #define CKCON0_SCA__SYSCLK_DIV_12   0x00 ///< System clock divided by 12.                       
2938      =3  #define CKCON0_SCA__SYSCLK_DIV_4    0x01 ///< System clock divided by 4.                        
2939      =3  #define CKCON0_SCA__SYSCLK_DIV_48   0x02 ///< System clock divided by 48.                       
2940      =3  #define CKCON0_SCA__EXTOSC_DIV_8    0x03 ///< External oscillator divided by 8 (synchronized    
2941      =3                                           ///< with the system clock).                           
2942      =3                                                                                                  
2943      =3  #define CKCON0_T0M__BMASK           0x04 ///< Timer 0 Clock Select                              
2944      =3  #define CKCON0_T0M__SHIFT           0x02 ///< Timer 0 Clock Select                              
2945      =3  #define CKCON0_T0M__PRESCALE        0x00 ///< Counter/Timer 0 uses the clock defined by the     
2946      =3                                           ///< prescale field, SCA.                              
2947      =3  #define CKCON0_T0M__SYSCLK          0x04 ///< Counter/Timer 0 uses the system clock.            
2948      =3                                                                                                  
2949      =3  #define CKCON0_T1M__BMASK           0x08 ///< Timer 1 Clock Select                              
2950      =3  #define CKCON0_T1M__SHIFT           0x03 ///< Timer 1 Clock Select                              
2951      =3  #define CKCON0_T1M__PRESCALE        0x00 ///< Timer 1 uses the clock defined by the prescale    
2952      =3                                           ///< field, SCA.                                       
2953      =3  #define CKCON0_T1M__SYSCLK          0x08 ///< Timer 1 uses the system clock.                    
2954      =3                                                                                                  
2955      =3  #define CKCON0_T2ML__BMASK          0x10 ///< Timer 2 Low Byte Clock Select                     
2956      =3  #define CKCON0_T2ML__SHIFT          0x04 ///< Timer 2 Low Byte Clock Select                     
2957      =3  #define CKCON0_T2ML__EXTERNAL_CLOCK 0x00 ///< Timer 2 low byte uses the clock defined by T2XCLK 
2958      =3                                           ///< in TMR2CN0.                                       
2959      =3  #define CKCON0_T2ML__SYSCLK         0x10 ///< Timer 2 low byte uses the system clock.           
2960      =3                                                                                                  
2961      =3  #define CKCON0_T2MH__BMASK          0x20 ///< Timer 2 High Byte Clock Select                    
2962      =3  #define CKCON0_T2MH__SHIFT          0x05 ///< Timer 2 High Byte Clock Select                    
2963      =3  #define CKCON0_T2MH__EXTERNAL_CLOCK 0x00 ///< Timer 2 high byte uses the clock defined by T2XCLK
2964      =3                                           ///< in TMR2CN0.                                       
2965      =3  #define CKCON0_T2MH__SYSCLK         0x20 ///< Timer 2 high byte uses the system clock.          
2966      =3                                                                                                  
2967      =3  #define CKCON0_T3ML__BMASK          0x40 ///< Timer 3 Low Byte Clock Select                     
2968      =3  #define CKCON0_T3ML__SHIFT          0x06 ///< Timer 3 Low Byte Clock Select                     
2969      =3  #define CKCON0_T3ML__EXTERNAL_CLOCK 0x00 ///< Timer 3 low byte uses the clock defined by T3XCLK 
2970      =3                                           ///< in TMR3CN0.                                       
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 68  

2971      =3  #define CKCON0_T3ML__SYSCLK         0x40 ///< Timer 3 low byte uses the system clock.           
2972      =3                                                                                                  
2973      =3  #define CKCON0_T3MH__BMASK          0x80 ///< Timer 3 High Byte Clock Select                    
2974      =3  #define CKCON0_T3MH__SHIFT          0x07 ///< Timer 3 High Byte Clock Select                    
2975      =3  #define CKCON0_T3MH__EXTERNAL_CLOCK 0x00 ///< Timer 3 high byte uses the clock defined by T3XCLK
2976      =3                                           ///< in TMR3CN0.                                       
2977      =3  #define CKCON0_T3MH__SYSCLK         0x80 ///< Timer 3 high byte uses the system clock.          
2978      =3                                                                                                  
2979      =3  //------------------------------------------------------------------------------
2980      =3  // CKCON1 Enums (Clock Control 1 @ 0xE4)
2981      =3  //------------------------------------------------------------------------------
2982      =3  #define CKCON1_T4ML__BMASK          0x01 ///< Timer 4 Low Byte Clock Select                     
2983      =3  #define CKCON1_T4ML__SHIFT          0x00 ///< Timer 4 Low Byte Clock Select                     
2984      =3  #define CKCON1_T4ML__EXTERNAL_CLOCK 0x00 ///< Timer 4 low byte uses the clock defined by T4XCLK 
2985      =3                                           ///< in TMR4CN0.                                       
2986      =3  #define CKCON1_T4ML__SYSCLK         0x01 ///< Timer 4 low byte uses the system clock.           
2987      =3                                                                                                  
2988      =3  #define CKCON1_T4MH__BMASK          0x02 ///< Timer 4 High Byte Clock Select                    
2989      =3  #define CKCON1_T4MH__SHIFT          0x01 ///< Timer 4 High Byte Clock Select                    
2990      =3  #define CKCON1_T4MH__EXTERNAL_CLOCK 0x00 ///< Timer 4 high byte uses the clock defined by T4XCLK
2991      =3                                           ///< in TMR4CN0.                                       
2992      =3  #define CKCON1_T4MH__SYSCLK         0x02 ///< Timer 4 high byte uses the system clock.          
2993      =3                                                                                                  
2994      =3  #define CKCON1_T5ML__BMASK          0x04 ///< Timer 5 Low Byte Clock Select                     
2995      =3  #define CKCON1_T5ML__SHIFT          0x02 ///< Timer 5 Low Byte Clock Select                     
2996      =3  #define CKCON1_T5ML__EXTERNAL_CLOCK 0x00 ///< Timer 5 low byte uses the clock defined by T5XCLK 
2997      =3                                           ///< in TMR5CN.                                        
2998      =3  #define CKCON1_T5ML__SYSCLK         0x04 ///< Timer 5 low byte uses the system clock.           
2999      =3                                                                                                  
3000      =3  #define CKCON1_T5MH__BMASK          0x08 ///< Timer 5 High Byte Clock Select                    
3001      =3  #define CKCON1_T5MH__SHIFT          0x03 ///< Timer 5 High Byte Clock Select                    
3002      =3  #define CKCON1_T5MH__EXTERNAL_CLOCK 0x00 ///< Timer 5 high byte uses the clock defined by T5XCLK
3003      =3                                           ///< in TMR5CN.                                        
3004      =3  #define CKCON1_T5MH__SYSCLK         0x08 ///< Timer 5 high byte uses the system clock.          
3005      =3                                                                                                  
3006      =3  //------------------------------------------------------------------------------
3007      =3  // TCON Enums (Timer 0/1 Control @ 0x88)
3008      =3  //------------------------------------------------------------------------------
3009      =3  #define TCON_IT0__BMASK   0x01 ///< Interrupt 0 Type Select  
3010      =3  #define TCON_IT0__SHIFT   0x00 ///< Interrupt 0 Type Select  
3011      =3  #define TCON_IT0__LEVEL   0x00 ///< INT0 is level triggered. 
3012      =3  #define TCON_IT0__EDGE    0x01 ///< INT0 is edge triggered.  
3013      =3                                                               
3014      =3  #define TCON_IE0__BMASK   0x02 ///< External Interrupt 0     
3015      =3  #define TCON_IE0__SHIFT   0x01 ///< External Interrupt 0     
3016      =3  #define TCON_IE0__NOT_SET 0x00 ///< Edge/level not detected. 
3017      =3  #define TCON_IE0__SET     0x02 ///< Edge/level detected      
3018      =3                                                               
3019      =3  #define TCON_IT1__BMASK   0x04 ///< Interrupt 1 Type Select  
3020      =3  #define TCON_IT1__SHIFT   0x02 ///< Interrupt 1 Type Select  
3021      =3  #define TCON_IT1__LEVEL   0x00 ///< INT1 is level triggered. 
3022      =3  #define TCON_IT1__EDGE    0x04 ///< INT1 is edge triggered.  
3023      =3                                                               
3024      =3  #define TCON_IE1__BMASK   0x08 ///< External Interrupt 1     
3025      =3  #define TCON_IE1__SHIFT   0x03 ///< External Interrupt 1     
3026      =3  #define TCON_IE1__NOT_SET 0x00 ///< Edge/level not detected. 
3027      =3  #define TCON_IE1__SET     0x08 ///< Edge/level detected      
3028      =3                                                               
3029      =3  #define TCON_TR0__BMASK   0x10 ///< Timer 0 Run Control      
3030      =3  #define TCON_TR0__SHIFT   0x04 ///< Timer 0 Run Control      
3031      =3  #define TCON_TR0__STOP    0x00 ///< Stop Timer 0.            
3032      =3  #define TCON_TR0__RUN     0x10 ///< Start Timer 0 running.   
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 69  

3033      =3                                                               
3034      =3  #define TCON_TF0__BMASK   0x20 ///< Timer 0 Overflow Flag    
3035      =3  #define TCON_TF0__SHIFT   0x05 ///< Timer 0 Overflow Flag    
3036      =3  #define TCON_TF0__NOT_SET 0x00 ///< Timer 0 did not overflow.
3037      =3  #define TCON_TF0__SET     0x20 ///< Timer 0 overflowed.      
3038      =3                                                               
3039      =3  #define TCON_TR1__BMASK   0x40 ///< Timer 1 Run Control      
3040      =3  #define TCON_TR1__SHIFT   0x06 ///< Timer 1 Run Control      
3041      =3  #define TCON_TR1__STOP    0x00 ///< Stop Timer 1.            
3042      =3  #define TCON_TR1__RUN     0x40 ///< Start Timer 1 running.   
3043      =3                                                               
3044      =3  #define TCON_TF1__BMASK   0x80 ///< Timer 1 Overflow Flag    
3045      =3  #define TCON_TF1__SHIFT   0x07 ///< Timer 1 Overflow Flag    
3046      =3  #define TCON_TF1__NOT_SET 0x00 ///< Timer 1 did not overflow.
3047      =3  #define TCON_TF1__SET     0x80 ///< Timer 1 overflowed.      
3048      =3                                                               
3049      =3  //------------------------------------------------------------------------------
3050      =3  // TMOD Enums (Timer 0/1 Mode @ 0x89)
3051      =3  //------------------------------------------------------------------------------
3052      =3  #define TMOD_T0M__FMASK      0x03 ///< Timer 0 Mode Select                               
3053      =3  #define TMOD_T0M__SHIFT      0x00 ///< Timer 0 Mode Select                               
3054      =3  #define TMOD_T0M__MODE0      0x00 ///< Mode 0, 13-bit Counter/Timer                      
3055      =3  #define TMOD_T0M__MODE1      0x01 ///< Mode 1, 16-bit Counter/Timer                      
3056      =3  #define TMOD_T0M__MODE2      0x02 ///< Mode 2, 8-bit Counter/Timer with Auto-Reload      
3057      =3  #define TMOD_T0M__MODE3      0x03 ///< Mode 3, Two 8-bit Counter/Timers                  
3058      =3                                                                                           
3059      =3  #define TMOD_CT0__BMASK      0x04 ///< Counter/Timer 0 Select                            
3060      =3  #define TMOD_CT0__SHIFT      0x02 ///< Counter/Timer 0 Select                            
3061      =3  #define TMOD_CT0__TIMER      0x00 ///< Timer Mode. Timer 0 increments on the clock       
3062      =3                                    ///< defined by T0M in the CKCON0 register.            
3063      =3  #define TMOD_CT0__COUNTER    0x04 ///< Counter Mode. Timer 0 increments on high-to-low   
3064      =3                                    ///< transitions of an external pin (T0).              
3065      =3                                                                                           
3066      =3  #define TMOD_GATE0__BMASK    0x08 ///< Timer 0 Gate Control                              
3067      =3  #define TMOD_GATE0__SHIFT    0x03 ///< Timer 0 Gate Control                              
3068      =3  #define TMOD_GATE0__DISABLED 0x00 ///< Timer 0 enabled when TR0 = 1 irrespective of INT0 
3069      =3                                    ///< logic level.                                      
3070      =3  #define TMOD_GATE0__ENABLED  0x08 ///< Timer 0 enabled only when TR0 = 1 and INT0 is     
3071      =3                                    ///< active as defined by bit IN0PL in register IT01CF.
3072      =3                                                                                           
3073      =3  #define TMOD_T1M__FMASK      0x30 ///< Timer 1 Mode Select                               
3074      =3  #define TMOD_T1M__SHIFT      0x04 ///< Timer 1 Mode Select                               
3075      =3  #define TMOD_T1M__MODE0      0x00 ///< Mode 0, 13-bit Counter/Timer                      
3076      =3  #define TMOD_T1M__MODE1      0x10 ///< Mode 1, 16-bit Counter/Timer                      
3077      =3  #define TMOD_T1M__MODE2      0x20 ///< Mode 2, 8-bit Counter/Timer with Auto-Reload      
3078      =3  #define TMOD_T1M__MODE3      0x30 ///< Mode 3, Timer 1 Inactive                          
3079      =3                                                                                           
3080      =3  #define TMOD_CT1__BMASK      0x40 ///< Counter/Timer 1 Select                            
3081      =3  #define TMOD_CT1__SHIFT      0x06 ///< Counter/Timer 1 Select                            
3082      =3  #define TMOD_CT1__TIMER      0x00 ///< Timer Mode. Timer 1 increments on the clock       
3083      =3                                    ///< defined by T1M in the CKCON0 register.            
3084      =3  #define TMOD_CT1__COUNTER    0x40 ///< Counter Mode. Timer 1 increments on high-to-low   
3085      =3                                    ///< transitions of an external pin (T1).              
3086      =3                                                                                           
3087      =3  #define TMOD_GATE1__BMASK    0x80 ///< Timer 1 Gate Control                              
3088      =3  #define TMOD_GATE1__SHIFT    0x07 ///< Timer 1 Gate Control                              
3089      =3  #define TMOD_GATE1__DISABLED 0x00 ///< Timer 1 enabled when TR1 = 1 irrespective of INT1 
3090      =3                                    ///< logic level.                                      
3091      =3  #define TMOD_GATE1__ENABLED  0x80 ///< Timer 1 enabled only when TR1 = 1 and INT1 is     
3092      =3                                    ///< active as defined by bit IN1PL in register IT01CF.
3093      =3                                                                                           
3094      =3  //------------------------------------------------------------------------------
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 70  

3095      =3  // SBCON1 Enums (UART1 Baud Rate Generator Control @ 0xAC)
3096      =3  //------------------------------------------------------------------------------
3097      =3  #define SBCON1_BPS__FMASK     0x03 ///< Baud Rate Prescaler Select                     
3098      =3  #define SBCON1_BPS__SHIFT     0x00 ///< Baud Rate Prescaler Select                     
3099      =3  #define SBCON1_BPS__DIV_BY_12 0x00 ///< Prescaler = 12.                                
3100      =3  #define SBCON1_BPS__DIV_BY_4  0x01 ///< Prescaler = 4.                                 
3101      =3  #define SBCON1_BPS__DIV_BY_48 0x02 ///< Prescaler = 48.                                
3102      =3  #define SBCON1_BPS__DIV_BY_1  0x03 ///< Prescaler = 1.                                 
3103      =3                                                                                         
3104      =3  #define SBCON1_BREN__BMASK    0x40 ///< Baud Rate Generator Enable                     
3105      =3  #define SBCON1_BREN__SHIFT    0x06 ///< Baud Rate Generator Enable                     
3106      =3  #define SBCON1_BREN__DISABLED 0x00 ///< Disable the baud rate generator. UART1 will not
3107      =3                                     ///< function.                                      
3108      =3  #define SBCON1_BREN__ENABLED  0x40 ///< Enable the baud rate generator.                
3109      =3                                                                                         
3110      =3  //------------------------------------------------------------------------------
3111      =3  // SBRLH1 Enums (UART1 Baud Rate Generator High Byte @ 0xB5)
3112      =3  //------------------------------------------------------------------------------
3113      =3  #define SBRLH1_BRH__FMASK 0xFF ///< UART1 Baud Rate Reload High
3114      =3  #define SBRLH1_BRH__SHIFT 0x00 ///< UART1 Baud Rate Reload High
3115      =3                                                                 
3116      =3  //------------------------------------------------------------------------------
3117      =3  // SBRLL1 Enums (UART1 Baud Rate Generator Low Byte @ 0xB4)
3118      =3  //------------------------------------------------------------------------------
3119      =3  #define SBRLL1_BRL__FMASK 0xFF ///< UART1 Baud Rate Reload Low
3120      =3  #define SBRLL1_BRL__SHIFT 0x00 ///< UART1 Baud Rate Reload Low
3121      =3                                                                
3122      =3  //------------------------------------------------------------------------------
3123      =3  // SBUF1 Enums (UART1 Serial Port Data Buffer @ 0xD3)
3124      =3  //------------------------------------------------------------------------------
3125      =3  #define SBUF1_SBUF1__FMASK 0xFF ///< Serial Port Data Buffer
3126      =3  #define SBUF1_SBUF1__SHIFT 0x00 ///< Serial Port Data Buffer
3127      =3                                                              
3128      =3  //------------------------------------------------------------------------------
3129      =3  // SCON1 Enums (UART1 Serial Port Control @ 0xD2)
3130      =3  //------------------------------------------------------------------------------
3131      =3  #define SCON1_RI__BMASK             0x01 ///< Receive Interrupt Flag                           
3132      =3  #define SCON1_RI__SHIFT             0x00 ///< Receive Interrupt Flag                           
3133      =3  #define SCON1_RI__NOT_SET           0x00 ///< New data has not been received by UART1.         
3134      =3  #define SCON1_RI__SET               0x01 ///< UART1 received one or more data bytes.           
3135      =3                                                                                                 
3136      =3  #define SCON1_TI__BMASK             0x02 ///< Transmit Interrupt Flag                          
3137      =3  #define SCON1_TI__SHIFT             0x01 ///< Transmit Interrupt Flag                          
3138      =3  #define SCON1_TI__NOT_SET           0x00 ///< A byte of data has not been transmitted by UART1.
3139      =3  #define SCON1_TI__SET               0x02 ///< UART1 transmitted a byte of data.                
3140      =3                                                                                                 
3141      =3  #define SCON1_RBX__BMASK            0x04 ///< Extra Receive Bit                                
3142      =3  #define SCON1_RBX__SHIFT            0x02 ///< Extra Receive Bit                                
3143      =3  #define SCON1_RBX__LOW              0x00 ///< The extra bit or the first stop bit is 0.        
3144      =3  #define SCON1_RBX__HIGH             0x04 ///< The extra bit or the first stop bit is 1.        
3145      =3                                                                                                 
3146      =3  #define SCON1_TBX__BMASK            0x08 ///< Extra Transmission Bit                           
3147      =3  #define SCON1_TBX__SHIFT            0x03 ///< Extra Transmission Bit                           
3148      =3  #define SCON1_TBX__LOW              0x00 ///< Set extra bit to 0 (low).                        
3149      =3  #define SCON1_TBX__HIGH             0x08 ///< Set extra bit to 1 (high).                       
3150      =3                                                                                                 
3151      =3  #define SCON1_REN__BMASK            0x10 ///< Receive Enable                                   
3152      =3  #define SCON1_REN__SHIFT            0x04 ///< Receive Enable                                   
3153      =3  #define SCON1_REN__RECEIVE_DISABLED 0x00 ///< UART1 reception disabled.                        
3154      =3  #define SCON1_REN__RECEIVE_ENABLED  0x10 ///< UART1 reception enabled.                         
3155      =3                                                                                                 
3156      =3  #define SCON1_PERR__BMASK           0x40 ///< Parity Error Flag                                
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 71  

3157      =3  #define SCON1_PERR__SHIFT           0x06 ///< Parity Error Flag                                
3158      =3  #define SCON1_PERR__NOT_SET         0x00 ///< Parity error has not occurred.                   
3159      =3  #define SCON1_PERR__SET             0x40 ///< Parity error has occurred.                       
3160      =3                                                                                                 
3161      =3  #define SCON1_OVR__BMASK            0x80 ///< Receive FIFO Overrun Flag                        
3162      =3  #define SCON1_OVR__SHIFT            0x07 ///< Receive FIFO Overrun Flag                        
3163      =3  #define SCON1_OVR__NOT_SET          0x00 ///< Receive FIFO overrun has not occurred.           
3164      =3  #define SCON1_OVR__SET              0x80 ///< Receive FIFO overrun has occurred.               
3165      =3                                                                                                 
3166      =3  //------------------------------------------------------------------------------
3167      =3  // SMOD1 Enums (UART1 Mode @ 0xE5)
3168      =3  //------------------------------------------------------------------------------
3169      =3  #define SMOD1_SBL__BMASK          0x01 ///< Stop Bit Length                                 
3170      =3  #define SMOD1_SBL__SHIFT          0x00 ///< Stop Bit Length                                 
3171      =3  #define SMOD1_SBL__SHORT          0x00 ///< Short: Stop bit is active for one bit time.     
3172      =3  #define SMOD1_SBL__LONG           0x01 ///< Long: Stop bit is active for two bit times (data
3173      =3                                         ///< length = 6, 7, or 8 bits) or 1.5 bit times (data
3174      =3                                         ///< length = 5 bits).                               
3175      =3                                                                                              
3176      =3  #define SMOD1_XBE__BMASK          0x02 ///< Extra Bit Enable                                
3177      =3  #define SMOD1_XBE__SHIFT          0x01 ///< Extra Bit Enable                                
3178      =3  #define SMOD1_XBE__DISABLED       0x00 ///< Disable the extra bit.                          
3179      =3  #define SMOD1_XBE__ENABLED        0x02 ///< Enable the extra bit.                           
3180      =3                                                                                              
3181      =3  #define SMOD1_SDL__FMASK          0x0C ///< Data Length                                     
3182      =3  #define SMOD1_SDL__SHIFT          0x02 ///< Data Length                                     
3183      =3  #define SMOD1_SDL__5_BITS         0x00 ///< 5 bits.                                         
3184      =3  #define SMOD1_SDL__6_BITS         0x04 ///< 6 bits.                                         
3185      =3  #define SMOD1_SDL__7_BITS         0x08 ///< 7 bits.                                         
3186      =3  #define SMOD1_SDL__8_BITS         0x0C ///< 8 bits.                                         
3187      =3                                                                                              
3188      =3  #define SMOD1_PE__BMASK           0x10 ///< Parity Enable                                   
3189      =3  #define SMOD1_PE__SHIFT           0x04 ///< Parity Enable                                   
3190      =3  #define SMOD1_PE__PARITY_DISABLED 0x00 ///< Disable hardware parity.                        
3191      =3  #define SMOD1_PE__PARITY_ENABLED  0x10 ///< Enable hardware parity.                         
3192      =3                                                                                              
3193      =3  #define SMOD1_SPT__FMASK          0x60 ///< Parity Type                                     
3194      =3  #define SMOD1_SPT__SHIFT          0x05 ///< Parity Type                                     
3195      =3  #define SMOD1_SPT__ODD_PARITY     0x00 ///< Odd.                                            
3196      =3  #define SMOD1_SPT__EVEN_PARITY    0x20 ///< Even.                                           
3197      =3  #define SMOD1_SPT__MARK_PARITY    0x40 ///< Mark.                                           
3198      =3  #define SMOD1_SPT__SPACE_PARITY   0x60 ///< Space.                                          
3199      =3                                                                                              
3200      =3  #define SMOD1_MCE__BMASK          0x80 ///< Multiprocessor Communication Enable             
3201      =3  #define SMOD1_MCE__SHIFT          0x07 ///< Multiprocessor Communication Enable             
3202      =3  #define SMOD1_MCE__MULTI_DISABLED 0x00 ///< RI will be activated if the stop bits are 1.    
3203      =3  #define SMOD1_MCE__MULTI_ENABLED  0x80 ///< RI will be activated if the stop bits and extra 
3204      =3                                         ///< bit are 1. The extra bit must be enabled using  
3205      =3                                         ///< XBE.                                            
3206      =3                                                                                              
3207      =3  //------------------------------------------------------------------------------
3208      =3  // SBUF0 Enums (UART0 Serial Port Data Buffer @ 0x99)
3209      =3  //------------------------------------------------------------------------------
3210      =3  #define SBUF0_SBUF0__FMASK 0xFF ///< Serial Data Buffer
3211      =3  #define SBUF0_SBUF0__SHIFT 0x00 ///< Serial Data Buffer
3212      =3                                                         
3213      =3  //------------------------------------------------------------------------------
3214      =3  // SCON0 Enums (UART0 Serial Port Control @ 0x98)
3215      =3  //------------------------------------------------------------------------------
3216      =3  #define SCON0_RI__BMASK             0x01 ///< Receive Interrupt Flag                           
3217      =3  #define SCON0_RI__SHIFT             0x00 ///< Receive Interrupt Flag                           
3218      =3  #define SCON0_RI__NOT_SET           0x00 ///< A byte of data has not been received by UART0.   
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 72  

3219      =3  #define SCON0_RI__SET               0x01 ///< UART0 received a byte of data.                   
3220      =3                                                                                                 
3221      =3  #define SCON0_TI__BMASK             0x02 ///< Transmit Interrupt Flag                          
3222      =3  #define SCON0_TI__SHIFT             0x01 ///< Transmit Interrupt Flag                          
3223      =3  #define SCON0_TI__NOT_SET           0x00 ///< A byte of data has not been transmitted by UART0.
3224      =3  #define SCON0_TI__SET               0x02 ///< UART0 transmitted a byte of data.                
3225      =3                                                                                                 
3226      =3  #define SCON0_RB8__BMASK            0x04 ///< Ninth Receive Bit                                
3227      =3  #define SCON0_RB8__SHIFT            0x02 ///< Ninth Receive Bit                                
3228      =3  #define SCON0_RB8__CLEARED_TO_0     0x00 ///< In Mode 0, the STOP bit was 0. In Mode 1, the 9th
3229      =3                                           ///< bit was 0.                                       
3230      =3  #define SCON0_RB8__SET_TO_1         0x04 ///< In Mode 0, the STOP bit was 1. In Mode 1, the 9th
3231      =3                                           ///< bit was 1.                                       
3232      =3                                                                                                 
3233      =3  #define SCON0_TB8__BMASK            0x08 ///< Ninth Transmission Bit                           
3234      =3  #define SCON0_TB8__SHIFT            0x03 ///< Ninth Transmission Bit                           
3235      =3  #define SCON0_TB8__CLEARED_TO_0     0x00 ///< In Mode 1, set the 9th transmission bit to 0.    
3236      =3  #define SCON0_TB8__SET_TO_1         0x08 ///< In Mode 1, set the 9th transmission bit to 1.    
3237      =3                                                                                                 
3238      =3  #define SCON0_REN__BMASK            0x10 ///< Receive Enable                                   
3239      =3  #define SCON0_REN__SHIFT            0x04 ///< Receive Enable                                   
3240      =3  #define SCON0_REN__RECEIVE_DISABLED 0x00 ///< UART0 reception disabled.                        
3241      =3  #define SCON0_REN__RECEIVE_ENABLED  0x10 ///< UART0 reception enabled.                         
3242      =3                                                                                                 
3243      =3  #define SCON0_MCE__BMASK            0x20 ///< Multiprocessor Communication Enable              
3244      =3  #define SCON0_MCE__SHIFT            0x05 ///< Multiprocessor Communication Enable              
3245      =3  #define SCON0_MCE__MULTI_DISABLED   0x00 ///< Ignore level of 9th bit / Stop bit.              
3246      =3  #define SCON0_MCE__MULTI_ENABLED    0x20 ///< RI is set and an interrupt is generated only when
3247      =3                                           ///< the stop bit is logic 1 (Mode 0) or when the 9th 
3248      =3                                           ///< bit is logic 1 (Mode 1).                         
3249      =3                                                                                                 
3250      =3  #define SCON0_SMODE__BMASK          0x80 ///< Serial Port 0 Operation Mode                     
3251      =3  #define SCON0_SMODE__SHIFT          0x07 ///< Serial Port 0 Operation Mode                     
3252      =3  #define SCON0_SMODE__8_BIT          0x00 ///< 8-bit UART with Variable Baud Rate (Mode 0).     
3253      =3  #define SCON0_SMODE__9_BIT          0x80 ///< 9-bit UART with Variable Baud Rate (Mode 1).     
3254      =3                                                                                                 
3255      =3  //------------------------------------------------------------------------------
3256      =3  // CLKREC Enums (USB0 Clock Recovery Control @ 0x0F)
3257      =3  //------------------------------------------------------------------------------
3258      =3  #define CLKREC_CRLOW__BMASK      0x20 ///< Low Speed Clock Recovery Mode               
3259      =3  #define CLKREC_CRLOW__SHIFT      0x05 ///< Low Speed Clock Recovery Mode               
3260      =3  #define CLKREC_CRLOW__FULL_SPEED 0x00 ///< Full Speed Mode.                            
3261      =3  #define CLKREC_CRLOW__LOW_SPEED  0x20 ///< Low Speed Mode.                             
3262      =3                                                                                         
3263      =3  #define CLKREC_CRSSEN__BMASK     0x40 ///< Clock Recovery Single Step                  
3264      =3  #define CLKREC_CRSSEN__SHIFT     0x06 ///< Clock Recovery Single Step                  
3265      =3  #define CLKREC_CRSSEN__DISABLED  0x00 ///< Disable single-step mode (normal calibration
3266      =3                                        ///< mode).                                      
3267      =3  #define CLKREC_CRSSEN__ENABLED   0x40 ///< Enable single-step mode.                    
3268      =3                                                                                         
3269      =3  #define CLKREC_CRE__BMASK        0x80 ///< Clock Recovery Enable                       
3270      =3  #define CLKREC_CRE__SHIFT        0x07 ///< Clock Recovery Enable                       
3271      =3  #define CLKREC_CRE__DISABLED     0x00 ///< Disable clock recovery.                     
3272      =3  #define CLKREC_CRE__ENABLED      0x80 ///< Enable clock recovery.                      
3273      =3                                                                                         
3274      =3  //------------------------------------------------------------------------------
3275      =3  // CMIE Enums (USB0 Common Interrupt Enable @ 0x0B)
3276      =3  //------------------------------------------------------------------------------
3277      =3  #define CMIE_SUSINTE__BMASK    0x01 ///< Suspend Interrupt Enable       
3278      =3  #define CMIE_SUSINTE__SHIFT    0x00 ///< Suspend Interrupt Enable       
3279      =3  #define CMIE_SUSINTE__DISABLED 0x00 ///< Disable suspend interrupts.    
3280      =3  #define CMIE_SUSINTE__ENABLED  0x01 ///< Enable suspend interrupts.     
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 73  

3281      =3                                                                          
3282      =3  #define CMIE_RSUINTE__BMASK    0x02 ///< Resume Interrupt Enable        
3283      =3  #define CMIE_RSUINTE__SHIFT    0x01 ///< Resume Interrupt Enable        
3284      =3  #define CMIE_RSUINTE__DISABLED 0x00 ///< Disable resume interrupts.     
3285      =3  #define CMIE_RSUINTE__ENABLED  0x02 ///< Enable resume interrupts.      
3286      =3                                                                          
3287      =3  #define CMIE_RSTINTE__BMASK    0x04 ///< Reset Interrupt Enable         
3288      =3  #define CMIE_RSTINTE__SHIFT    0x02 ///< Reset Interrupt Enable         
3289      =3  #define CMIE_RSTINTE__DISABLED 0x00 ///< Disable reset interrupts.      
3290      =3  #define CMIE_RSTINTE__ENABLED  0x04 ///< Enable reset interrupts.       
3291      =3                                                                          
3292      =3  #define CMIE_SOFE__BMASK       0x08 ///< Start of Frame Interrupt Enable
3293      =3  #define CMIE_SOFE__SHIFT       0x03 ///< Start of Frame Interrupt Enable
3294      =3  #define CMIE_SOFE__DISABLED    0x00 ///< Disable SOF interrupts.        
3295      =3  #define CMIE_SOFE__ENABLED     0x08 ///< Enable SOF interrupts.         
3296      =3                                                                          
3297      =3  //------------------------------------------------------------------------------
3298      =3  // CMINT Enums (USB0 Common Interrupt @ 0x06)
3299      =3  //------------------------------------------------------------------------------
3300      =3  #define CMINT_SUSINT__BMASK   0x01 ///< Suspend Interrupt Flag       
3301      =3  #define CMINT_SUSINT__SHIFT   0x00 ///< Suspend Interrupt Flag       
3302      =3  #define CMINT_SUSINT__NOT_SET 0x00 ///< Suspend interrupt inactive.  
3303      =3  #define CMINT_SUSINT__SET     0x01 ///< Suspend interrupt active.    
3304      =3                                                                       
3305      =3  #define CMINT_RSUINT__BMASK   0x02 ///< Resume Interrupt Flag        
3306      =3  #define CMINT_RSUINT__SHIFT   0x01 ///< Resume Interrupt Flag        
3307      =3  #define CMINT_RSUINT__NOT_SET 0x00 ///< Resume interrupt inactive.   
3308      =3  #define CMINT_RSUINT__SET     0x02 ///< Resume interrupt active.     
3309      =3                                                                       
3310      =3  #define CMINT_RSTINT__BMASK   0x04 ///< Reset Interrupt Flag         
3311      =3  #define CMINT_RSTINT__SHIFT   0x02 ///< Reset Interrupt Flag         
3312      =3  #define CMINT_RSTINT__NOT_SET 0x00 ///< Reset interrupt inactive.    
3313      =3  #define CMINT_RSTINT__SET     0x04 ///< Reset interrupt active.      
3314      =3                                                                       
3315      =3  #define CMINT_SOF__BMASK      0x08 ///< Start of Frame Interrupt Flag
3316      =3  #define CMINT_SOF__SHIFT      0x03 ///< Start of Frame Interrupt Flag
3317      =3  #define CMINT_SOF__NOT_SET    0x00 ///< SOF interrupt inactive.      
3318      =3  #define CMINT_SOF__SET        0x08 ///< SOF interrupt active.        
3319      =3                                                                       
3320      =3  //------------------------------------------------------------------------------
3321      =3  // E0CNT Enums (USB0 Endpoint0 Data Count @ 0x16)
3322      =3  //------------------------------------------------------------------------------
3323      =3  #define E0CNT_E0CNT__FMASK 0x7F ///< Endpoint 0 Data Count
3324      =3  #define E0CNT_E0CNT__SHIFT 0x00 ///< Endpoint 0 Data Count
3325      =3                                                            
3326      =3  //------------------------------------------------------------------------------
3327      =3  // E0CSR Enums (USB0 Endpoint0 Control @ 0x11)
3328      =3  //------------------------------------------------------------------------------
3329      =3  #define E0CSR_OPRDY__BMASK     0x01 ///< OUT Packet Ready                                  
3330      =3  #define E0CSR_OPRDY__SHIFT     0x00 ///< OUT Packet Ready                                  
3331      =3  #define E0CSR_OPRDY__NOT_SET   0x00 ///< A data packet has not been received.              
3332      =3  #define E0CSR_OPRDY__SET       0x01 ///< A data packet has been received.                  
3333      =3                                                                                             
3334      =3  #define E0CSR_INPRDY__BMASK    0x02 ///< IN Packet Ready                                   
3335      =3  #define E0CSR_INPRDY__SHIFT    0x01 ///< IN Packet Ready                                   
3336      =3  #define E0CSR_INPRDY__NOT_SET  0x00 ///< An IN packet is not ready to transmit.            
3337      =3  #define E0CSR_INPRDY__SET      0x02 ///< An IN packet is ready to transmit.                
3338      =3                                                                                             
3339      =3  #define E0CSR_STSTL__BMASK     0x04 ///< Sent Stall                                        
3340      =3  #define E0CSR_STSTL__SHIFT     0x02 ///< Sent Stall                                        
3341      =3  #define E0CSR_STSTL__NOT_SET   0x00 ///< A STALL handshake signal was not transmitted.     
3342      =3  #define E0CSR_STSTL__SET       0x04 ///< A STALL handshake signal was transmitted.         
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 74  

3343      =3                                                                                             
3344      =3  #define E0CSR_DATAEND__BMASK   0x08 ///< Data End                                          
3345      =3  #define E0CSR_DATAEND__SHIFT   0x03 ///< Data End                                          
3346      =3  #define E0CSR_DATAEND__NOT_SET 0x00 ///< This is not the last data packet.                 
3347      =3  #define E0CSR_DATAEND__SET     0x08 ///< This is the last data packet.                     
3348      =3                                                                                             
3349      =3  #define E0CSR_SUEND__BMASK     0x10 ///< Setup End                                         
3350      =3  #define E0CSR_SUEND__SHIFT     0x04 ///< Setup End                                         
3351      =3  #define E0CSR_SUEND__NOT_SET   0x00 ///< A control transaction did not end before firmware 
3352      =3                                      ///< wrote a 1 to the DATAEND bit.                     
3353      =3  #define E0CSR_SUEND__SET       0x10 ///< A control transaction ended before firmware wrote 
3354      =3                                      ///< a 1 to the DATAEND bit.                           
3355      =3                                                                                             
3356      =3  #define E0CSR_SDSTL__BMASK     0x20 ///< Send Stall                                        
3357      =3  #define E0CSR_SDSTL__SHIFT     0x05 ///< Send Stall                                        
3358      =3  #define E0CSR_SDSTL__NOT_SET   0x00 ///< Do not send a STALL.                              
3359      =3  #define E0CSR_SDSTL__SET       0x20 ///< Send a STALL.                                     
3360      =3                                                                                             
3361      =3  #define E0CSR_SOPRDY__BMASK    0x40 ///< Serviced OPRDY                                    
3362      =3  #define E0CSR_SOPRDY__SHIFT    0x06 ///< Serviced OPRDY                                    
3363      =3  #define E0CSR_SOPRDY__NOT_SET  0x00 ///< OUT packet has not been serviced.                 
3364      =3  #define E0CSR_SOPRDY__SET      0x40 ///< OUT packet has been serviced.                     
3365      =3                                                                                             
3366      =3  #define E0CSR_SSUEND__BMASK    0x80 ///< Serviced Setup End                                
3367      =3  #define E0CSR_SSUEND__SHIFT    0x07 ///< Serviced Setup End                                
3368      =3  #define E0CSR_SSUEND__NOT_SET  0x00 ///< The setup end (SUEND) event has not been serviced.
3369      =3  #define E0CSR_SSUEND__SET      0x80 ///< The setup end (SUEND) event has been serviced.    
3370      =3                                                                                             
3371      =3  //------------------------------------------------------------------------------
3372      =3  // EENABLE Enums (USB0 Endpoint Enable @ 0x1E)
3373      =3  //------------------------------------------------------------------------------
3374      =3  #define EENABLE_EEN1__BMASK    0x02 ///< Endpoint 1 Enable                                
3375      =3  #define EENABLE_EEN1__SHIFT    0x01 ///< Endpoint 1 Enable                                
3376      =3  #define EENABLE_EEN1__DISABLED 0x00 ///< Disable Endpoint 1 (no NACK, ACK, or STALL on the
3377      =3                                      ///< USB network).                                    
3378      =3  #define EENABLE_EEN1__ENABLED  0x02 ///< Enable Endpoint 1 (normal).                      
3379      =3                                                                                            
3380      =3  #define EENABLE_EEN2__BMASK    0x04 ///< Endpoint 2 Enable                                
3381      =3  #define EENABLE_EEN2__SHIFT    0x02 ///< Endpoint 2 Enable                                
3382      =3  #define EENABLE_EEN2__DISABLED 0x00 ///< Disable Endpoint 2 (no NACK, ACK, or STALL on the
3383      =3                                      ///< USB network).                                    
3384      =3  #define EENABLE_EEN2__ENABLED  0x04 ///< Enable Endpoint 2 (normal).                      
3385      =3                                                                                            
3386      =3  #define EENABLE_EEN3__BMASK    0x08 ///< Endpoint 3 Enable                                
3387      =3  #define EENABLE_EEN3__SHIFT    0x03 ///< Endpoint 3 Enable                                
3388      =3  #define EENABLE_EEN3__DISABLED 0x00 ///< Disable Endpoint 3 (no NACK, ACK, or STALL on the
3389      =3                                      ///< USB network).                                    
3390      =3  #define EENABLE_EEN3__ENABLED  0x08 ///< Enable Endpoint 3 (normal).                      
3391      =3                                                                                            
3392      =3  //------------------------------------------------------------------------------
3393      =3  // EINCSRH Enums (USB0 IN Endpoint Control High @ 0x12)
3394      =3  //------------------------------------------------------------------------------
3395      =3  #define EINCSRH_SPLIT__BMASK        0x04 ///< FIFO Split Enable                                
3396      =3  #define EINCSRH_SPLIT__SHIFT        0x02 ///< FIFO Split Enable                                
3397      =3  #define EINCSRH_SPLIT__DISABLED     0x00 ///< Disable split mode.                              
3398      =3  #define EINCSRH_SPLIT__ENABLED      0x04 ///< Enable split mode.                               
3399      =3                                                                                                 
3400      =3  #define EINCSRH_FCDT__BMASK         0x08 ///< Force Data Toggle                                
3401      =3  #define EINCSRH_FCDT__SHIFT         0x03 ///< Force Data Toggle                                
3402      =3  #define EINCSRH_FCDT__ACK_TOGGLE    0x00 ///< Endpoint data toggle switches only when an ACK is
3403      =3                                           ///< received following a data packet transmission.   
3404      =3  #define EINCSRH_FCDT__ALWAYS_TOGGLE 0x08 ///< Endpoint data toggle forced to switch after every
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 75  

3405      =3                                           ///< data packet is transmitted, regardless of ACK    
3406      =3                                           ///< reception.                                       
3407      =3                                                                                                 
3408      =3  #define EINCSRH_DIRSEL__BMASK       0x20 ///< Endpoint Direction Select                        
3409      =3  #define EINCSRH_DIRSEL__SHIFT       0x05 ///< Endpoint Direction Select                        
3410      =3  #define EINCSRH_DIRSEL__OUT         0x00 ///< Endpoint direction selected as OUT.              
3411      =3  #define EINCSRH_DIRSEL__IN          0x20 ///< Endpoint direction selected as IN.               
3412      =3                                                                                                 
3413      =3  #define EINCSRH_ISO__BMASK          0x40 ///< Isochronous Transfer Enable                      
3414      =3  #define EINCSRH_ISO__SHIFT          0x06 ///< Isochronous Transfer Enable                      
3415      =3  #define EINCSRH_ISO__DISABLED       0x00 ///< Endpoint configured for Bulk/Interrupt transfers.
3416      =3  #define EINCSRH_ISO__ENABLED        0x40 ///< Endpoint configured for Isochronous transfers.   
3417      =3                                                                                                 
3418      =3  #define EINCSRH_DBIEN__BMASK        0x80 ///< IN Endpoint Double-Buffer Enable                 
3419      =3  #define EINCSRH_DBIEN__SHIFT        0x07 ///< IN Endpoint Double-Buffer Enable                 
3420      =3  #define EINCSRH_DBIEN__DISABLED     0x00 ///< Disable double-buffering for the selected IN     
3421      =3                                           ///< endpoint.                                        
3422      =3  #define EINCSRH_DBIEN__ENABLED      0x80 ///< Enable double-buffering for the selected IN      
3423      =3                                           ///< endpoint.                                        
3424      =3                                                                                                 
3425      =3  //------------------------------------------------------------------------------
3426      =3  // EINCSRL Enums (USB0 IN Endpoint Control Low @ 0x11)
3427      =3  //------------------------------------------------------------------------------
3428      =3  #define EINCSRL_INPRDY__BMASK     0x01 ///< In Packet Ready                                   
3429      =3  #define EINCSRL_INPRDY__SHIFT     0x00 ///< In Packet Ready                                   
3430      =3  #define EINCSRL_INPRDY__NOT_SET   0x00 ///< A packet is not available in the Endpoint IN FIFO.
3431      =3  #define EINCSRL_INPRDY__SET       0x01 ///< A packet is available in the Endpoint IN FIFO.    
3432      =3                                                                                                
3433      =3  #define EINCSRL_FIFONE__BMASK     0x02 ///< FIFO Not Empty                                    
3434      =3  #define EINCSRL_FIFONE__SHIFT     0x01 ///< FIFO Not Empty                                    
3435      =3  #define EINCSRL_FIFONE__EMPTY     0x00 ///< The IN Endpoint FIFO is empty.                    
3436      =3  #define EINCSRL_FIFONE__NOT_EMPTY 0x02 ///< The IN Endpoint FIFO contains one or more packets.
3437      =3                                                                                                
3438      =3  #define EINCSRL_UNDRUN__BMASK     0x04 ///< Data Underrun Flag                                
3439      =3  #define EINCSRL_UNDRUN__SHIFT     0x02 ///< Data Underrun Flag                                
3440      =3  #define EINCSRL_UNDRUN__NOT_SET   0x00 ///< A data underrun did not occur.                    
3441      =3  #define EINCSRL_UNDRUN__SET       0x04 ///< A data underrun occurred.                         
3442      =3                                                                                                
3443      =3  #define EINCSRL_FLUSH__BMASK      0x08 ///< FIFO Flush                                        
3444      =3  #define EINCSRL_FLUSH__SHIFT      0x03 ///< FIFO Flush                                        
3445      =3  #define EINCSRL_FLUSH__NOT_SET    0x00 ///< Do not flush the next packet.                     
3446      =3  #define EINCSRL_FLUSH__SET        0x08 ///< Flush the next packet to be transmitted from the  
3447      =3                                         ///< IN Endpoint FIFO.                                 
3448      =3                                                                                                
3449      =3  #define EINCSRL_SDSTL__BMASK      0x10 ///< Send Stall                                        
3450      =3  #define EINCSRL_SDSTL__SHIFT      0x04 ///< Send Stall                                        
3451      =3  #define EINCSRL_SDSTL__NOT_SET    0x00 ///< Terminate the STALL.                              
3452      =3  #define EINCSRL_SDSTL__SET        0x10 ///< Generate a STALL in response to an IN token.      
3453      =3                                                                                                
3454      =3  #define EINCSRL_STSTL__BMASK      0x20 ///< Sent Stall Flag                                   
3455      =3  #define EINCSRL_STSTL__SHIFT      0x05 ///< Sent Stall Flag                                   
3456      =3  #define EINCSRL_STSTL__NOT_SET    0x00 ///< A STALL handshake was not transmitted.            
3457      =3  #define EINCSRL_STSTL__SET        0x20 ///< A STALL handshake was transmitted.                
3458      =3                                                                                                
3459      =3  #define EINCSRL_CLRDT__BMASK      0x40 ///< Clear Data Toggle                                 
3460      =3  #define EINCSRL_CLRDT__SHIFT      0x06 ///< Clear Data Toggle                                 
3461      =3  #define EINCSRL_CLRDT__CLEAR      0x00 ///< Clear the IN Endpoint data toggle.                
3462      =3                                                                                                
3463      =3  //------------------------------------------------------------------------------
3464      =3  // EOUTCNTH Enums (USB0 OUT Endpoint Count High @ 0x17)
3465      =3  //------------------------------------------------------------------------------
3466      =3  #define EOUTCNTH_EOCH__FMASK 0x03 ///< OUT Endpoint Count High
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 76  

3467      =3  #define EOUTCNTH_EOCH__SHIFT 0x00 ///< OUT Endpoint Count High
3468      =3                                                                
3469      =3  //------------------------------------------------------------------------------
3470      =3  // EOUTCNTL Enums (USB0 OUT Endpoint Count Low @ 0x16)
3471      =3  //------------------------------------------------------------------------------
3472      =3  #define EOUTCNTL_EOCL__FMASK 0xFF ///< OUT Endpoint Count Low
3473      =3  #define EOUTCNTL_EOCL__SHIFT 0x00 ///< OUT Endpoint Count Low
3474      =3                                                               
3475      =3  //------------------------------------------------------------------------------
3476      =3  // EOUTCSRH Enums (USB0 OUT Endpoint Control High @ 0x15)
3477      =3  //------------------------------------------------------------------------------
3478      =3  #define EOUTCSRH_ISO__BMASK      0x40 ///< Isochronous Transfer Enable                      
3479      =3  #define EOUTCSRH_ISO__SHIFT      0x06 ///< Isochronous Transfer Enable                      
3480      =3  #define EOUTCSRH_ISO__DISABLED   0x00 ///< Endpoint configured for Bulk/Interrupt transfers.
3481      =3  #define EOUTCSRH_ISO__ENABLED    0x40 ///< Endpoint configured for Isochronous transfers.   
3482      =3                                                                                              
3483      =3  #define EOUTCSRH_DBOEN__BMASK    0x80 ///< Double-Buffer Enable                             
3484      =3  #define EOUTCSRH_DBOEN__SHIFT    0x07 ///< Double-Buffer Enable                             
3485      =3  #define EOUTCSRH_DBOEN__DISABLED 0x00 ///< Disable double-buffering for the selected OUT    
3486      =3                                        ///< endpoint.                                        
3487      =3  #define EOUTCSRH_DBOEN__ENABLED  0x80 ///< Enable double-buffering for the selected OUT     
3488      =3                                        ///< endpoint.                                        
3489      =3                                                                                              
3490      =3  //------------------------------------------------------------------------------
3491      =3  // EOUTCSRL Enums (USB0 OUT Endpoint Control Low @ 0x14)
3492      =3  //------------------------------------------------------------------------------
3493      =3  #define EOUTCSRL_OPRDY__BMASK      0x01 ///< OUT Packet Ready                                  
3494      =3  #define EOUTCSRL_OPRDY__SHIFT      0x00 ///< OUT Packet Ready                                  
3495      =3  #define EOUTCSRL_OPRDY__NOT_SET    0x00 ///< A data packet is not available in the Endpoint OUT
3496      =3                                          ///< FIFO.                                             
3497      =3  #define EOUTCSRL_OPRDY__SET        0x01 ///< A data packet is available in the Endpoint OUT    
3498      =3                                          ///< FIFO.                                             
3499      =3                                                                                                 
3500      =3  #define EOUTCSRL_FIFOFUL__BMASK    0x02 ///< OUT FIFO Full                                     
3501      =3  #define EOUTCSRL_FIFOFUL__SHIFT    0x01 ///< OUT FIFO Full                                     
3502      =3  #define EOUTCSRL_FIFOFUL__NOT_FULL 0x00 ///< OUT endpoint FIFO is not full.                    
3503      =3  #define EOUTCSRL_FIFOFUL__FULL     0x02 ///< OUT endpoint FIFO is full.                        
3504      =3                                                                                                 
3505      =3  #define EOUTCSRL_OVRUN__BMASK      0x04 ///< Data Overrun Flag                                 
3506      =3  #define EOUTCSRL_OVRUN__SHIFT      0x02 ///< Data Overrun Flag                                 
3507      =3  #define EOUTCSRL_OVRUN__NOT_SET    0x00 ///< No data overrun.                                  
3508      =3  #define EOUTCSRL_OVRUN__SET        0x04 ///< A data packet was lost because of a full FIFO     
3509      =3                                          ///< since this flag was last cleared.                 
3510      =3                                                                                                 
3511      =3  #define EOUTCSRL_DATERR__BMASK     0x08 ///< Data Error Flag                                   
3512      =3  #define EOUTCSRL_DATERR__SHIFT     0x03 ///< Data Error Flag                                   
3513      =3  #define EOUTCSRL_DATERR__NOT_SET   0x00 ///< A received packet does not have a CRC or bit-     
3514      =3                                          ///< stuffing error.                                   
3515      =3  #define EOUTCSRL_DATERR__SET       0x08 ///< A received packet has a CRC or bit-stuffing error.
3516      =3                                                                                                 
3517      =3  #define EOUTCSRL_FLUSH__BMASK      0x10 ///< FIFO Flush                                        
3518      =3  #define EOUTCSRL_FLUSH__SHIFT      0x04 ///< FIFO Flush                                        
3519      =3  #define EOUTCSRL_FLUSH__NOT_SET    0x00 ///< Do not flush the next packet.                     
3520      =3  #define EOUTCSRL_FLUSH__SET        0x10 ///< Flush the next packet to be read from the OUT     
3521      =3                                          ///< endpoint FIFO.                                    
3522      =3                                                                                                 
3523      =3  #define EOUTCSRL_SDSTL__BMASK      0x20 ///< Send Stall                                        
3524      =3  #define EOUTCSRL_SDSTL__SHIFT      0x05 ///< Send Stall                                        
3525      =3  #define EOUTCSRL_SDSTL__NOT_SET    0x00 ///< Terminate the STALL.                              
3526      =3  #define EOUTCSRL_SDSTL__SET        0x20 ///< Generate a STALL handshake.                       
3527      =3                                                                                                 
3528      =3  #define EOUTCSRL_STSTL__BMASK      0x40 ///< Sent Stall Flag                                   
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 77  

3529      =3  #define EOUTCSRL_STSTL__SHIFT      0x06 ///< Sent Stall Flag                                   
3530      =3  #define EOUTCSRL_STSTL__NOT_SET    0x00 ///< A STALL handshake was not transmitted.            
3531      =3  #define EOUTCSRL_STSTL__SET        0x40 ///< A STALL handshake was transmitted.                
3532      =3                                                                                                 
3533      =3  #define EOUTCSRL_CLRDT__BMASK      0x80 ///< Clear Data Toggle                                 
3534      =3  #define EOUTCSRL_CLRDT__SHIFT      0x07 ///< Clear Data Toggle                                 
3535      =3  #define EOUTCSRL_CLRDT__CLEAR      0x00 ///< Clear the OUT Endpoint data toggle.               
3536      =3                                                                                                 
3537      =3  //------------------------------------------------------------------------------
3538      =3  // FADDR Enums (USB0 Function Address @ 0x00)
3539      =3  //------------------------------------------------------------------------------
3540      =3  #define FADDR_FADDR__FMASK    0x7F ///< Function Address                               
3541      =3  #define FADDR_FADDR__SHIFT    0x00 ///< Function Address                               
3542      =3                                                                                         
3543      =3  #define FADDR_UPDATE__BMASK   0x80 ///< Function Address Update                        
3544      =3  #define FADDR_UPDATE__SHIFT   0x07 ///< Function Address Update                        
3545      =3  #define FADDR_UPDATE__NOT_SET 0x00 ///< The last address written to FADDR is in effect.
3546      =3  #define FADDR_UPDATE__SET     0x80 ///< The last address written to FADDR is not yet in
3547      =3                                     ///< effect.                                        
3548      =3                                                                                         
3549      =3  //------------------------------------------------------------------------------
3550      =3  // FIFO0 Enums (USB0 Endpoint 0 FIFO Access @ 0x20)
3551      =3  //------------------------------------------------------------------------------
3552      =3  #define FIFO0_FIFODATA__FMASK 0xFF ///< Endpoint 0 FIFO Access
3553      =3  #define FIFO0_FIFODATA__SHIFT 0x00 ///< Endpoint 0 FIFO Access
3554      =3                                                                
3555      =3  //------------------------------------------------------------------------------
3556      =3  // FIFO1 Enums (USB0 Endpoint 1 FIFO Access @ 0x21)
3557      =3  //------------------------------------------------------------------------------
3558      =3  #define FIFO1_FIFODATA__FMASK 0xFF ///< Endpoint 1 FIFO Access
3559      =3  #define FIFO1_FIFODATA__SHIFT 0x00 ///< Endpoint 1 FIFO Access
3560      =3                                                                
3561      =3  //------------------------------------------------------------------------------
3562      =3  // FIFO2 Enums (USB0 Endpoint 2 FIFO Access @ 0x22)
3563      =3  //------------------------------------------------------------------------------
3564      =3  #define FIFO2_FIFODATA__FMASK 0xFF ///< Endpoint 2 FIFO Access
3565      =3  #define FIFO2_FIFODATA__SHIFT 0x00 ///< Endpoint 2 FIFO Access
3566      =3                                                                
3567      =3  //------------------------------------------------------------------------------
3568      =3  // FIFO3 Enums (USB0 Endpoint 3 FIFO Access @ 0x23)
3569      =3  //------------------------------------------------------------------------------
3570      =3  #define FIFO3_FIFODATA__FMASK 0xFF ///< Endpoint 3 FIFO Access
3571      =3  #define FIFO3_FIFODATA__SHIFT 0x00 ///< Endpoint 3 FIFO Access
3572      =3                                                                
3573      =3  //------------------------------------------------------------------------------
3574      =3  // FRAMEH Enums (USB0 Frame Number High @ 0x0D)
3575      =3  //------------------------------------------------------------------------------
3576      =3  #define FRAMEH_FRMEH__FMASK 0x07 ///< Frame Number High
3577      =3  #define FRAMEH_FRMEH__SHIFT 0x00 ///< Frame Number High
3578      =3                                                         
3579      =3  //------------------------------------------------------------------------------
3580      =3  // FRAMEL Enums (USB0 Frame Number Low @ 0x0C)
3581      =3  //------------------------------------------------------------------------------
3582      =3  #define FRAMEL_FRMEL__FMASK 0xFF ///< Frame Number Low
3583      =3  #define FRAMEL_FRMEL__SHIFT 0x00 ///< Frame Number Low
3584      =3                                                        
3585      =3  //------------------------------------------------------------------------------
3586      =3  // IN1IE Enums (USB0 IN Endpoint Interrupt Enable @ 0x07)
3587      =3  //------------------------------------------------------------------------------
3588      =3  #define IN1IE_EP0E__BMASK    0x01 ///< Endpoint 0 Interrupt Enable      
3589      =3  #define IN1IE_EP0E__SHIFT    0x00 ///< Endpoint 0 Interrupt Enable      
3590      =3  #define IN1IE_EP0E__DISABLED 0x00 ///< Disable Endpoint 0 interrupts.   
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 78  

3591      =3  #define IN1IE_EP0E__ENABLED  0x01 ///< Enable Endpoint 0 interrupts.    
3592      =3                                                                          
3593      =3  #define IN1IE_IN1E__BMASK    0x02 ///< IN Endpoint 1 Interrupt Enable   
3594      =3  #define IN1IE_IN1E__SHIFT    0x01 ///< IN Endpoint 1 Interrupt Enable   
3595      =3  #define IN1IE_IN1E__DISABLED 0x00 ///< Disable Endpoint 1 IN interrupts.
3596      =3  #define IN1IE_IN1E__ENABLED  0x02 ///< Enable Endpoint 1 IN interrupts. 
3597      =3                                                                          
3598      =3  #define IN1IE_IN2E__BMASK    0x04 ///< IN Endpoint 2 Interrupt Enable   
3599      =3  #define IN1IE_IN2E__SHIFT    0x02 ///< IN Endpoint 2 Interrupt Enable   
3600      =3  #define IN1IE_IN2E__DISABLED 0x00 ///< Disable Endpoint 2 IN interrupts.
3601      =3  #define IN1IE_IN2E__ENABLED  0x04 ///< Enable Endpoint 2 IN interrupts. 
3602      =3                                                                          
3603      =3  #define IN1IE_IN3E__BMASK    0x08 ///< IN Endpoint 3 Interrupt Enable   
3604      =3  #define IN1IE_IN3E__SHIFT    0x03 ///< IN Endpoint 3 Interrupt Enable   
3605      =3  #define IN1IE_IN3E__DISABLED 0x00 ///< Disable Endpoint 3 IN interrupts.
3606      =3  #define IN1IE_IN3E__ENABLED  0x08 ///< Enable Endpoint 3 IN interrupts. 
3607      =3                                                                          
3608      =3  //------------------------------------------------------------------------------
3609      =3  // IN1INT Enums (USB0 IN Endpoint Interrupt @ 0x02)
3610      =3  //------------------------------------------------------------------------------
3611      =3  #define IN1INT_EP0__BMASK   0x01 ///< Endpoint 0 Interrupt Flag        
3612      =3  #define IN1INT_EP0__SHIFT   0x00 ///< Endpoint 0 Interrupt Flag        
3613      =3  #define IN1INT_EP0__NOT_SET 0x00 ///< Endpoint 0 interrupt inactive.   
3614      =3  #define IN1INT_EP0__SET     0x01 ///< Endpoint 0 interrupt active.     
3615      =3                                                                         
3616      =3  #define IN1INT_IN1__BMASK   0x02 ///< IN Endpoint 1 Interrupt Flag     
3617      =3  #define IN1INT_IN1__SHIFT   0x01 ///< IN Endpoint 1 Interrupt Flag     
3618      =3  #define IN1INT_IN1__NOT_SET 0x00 ///< IN Endpoint 1 interrupt inactive.
3619      =3  #define IN1INT_IN1__SET     0x02 ///< IN Endpoint 1 interrupt active.  
3620      =3                                                                         
3621      =3  #define IN1INT_IN2__BMASK   0x04 ///< IN Endpoint 2 Interrupt Flag     
3622      =3  #define IN1INT_IN2__SHIFT   0x02 ///< IN Endpoint 2 Interrupt Flag     
3623      =3  #define IN1INT_IN2__NOT_SET 0x00 ///< IN Endpoint 2 interrupt inactive.
3624      =3  #define IN1INT_IN2__SET     0x04 ///< IN Endpoint 2 interrupt active.  
3625      =3                                                                         
3626      =3  #define IN1INT_IN3__BMASK   0x08 ///< IN Endpoint 3 Interrupt Flag     
3627      =3  #define IN1INT_IN3__SHIFT   0x03 ///< IN Endpoint 3 Interrupt Flag     
3628      =3  #define IN1INT_IN3__NOT_SET 0x00 ///< IN Endpoint 3 interrupt inactive.
3629      =3  #define IN1INT_IN3__SET     0x08 ///< IN Endpoint 3 interrupt active.  
3630      =3                                                                         
3631      =3  //------------------------------------------------------------------------------
3632      =3  // INDEX Enums (USB0 Endpoint Index @ 0x0E)
3633      =3  //------------------------------------------------------------------------------
3634      =3  #define INDEX_EPSEL__FMASK      0x0F ///< Endpoint Select Bits
3635      =3  #define INDEX_EPSEL__SHIFT      0x00 ///< Endpoint Select Bits
3636      =3  #define INDEX_EPSEL__ENDPOINT_0 0x00 ///< Endpoint 0.         
3637      =3  #define INDEX_EPSEL__ENDPOINT_1 0x01 ///< Endpoint 1.         
3638      =3  #define INDEX_EPSEL__ENDPOINT_2 0x02 ///< Endpoint 2.         
3639      =3  #define INDEX_EPSEL__ENDPOINT_3 0x03 ///< Endpoint 3.         
3640      =3                                                                
3641      =3  //------------------------------------------------------------------------------
3642      =3  // OUT1IE Enums (USB0 OUT Endpoint Interrupt Enable @ 0x09)
3643      =3  //------------------------------------------------------------------------------
3644      =3  #define OUT1IE_OUT1E__BMASK    0x02 ///< OUT Endpoint 1 Interrupt Enable   
3645      =3  #define OUT1IE_OUT1E__SHIFT    0x01 ///< OUT Endpoint 1 Interrupt Enable   
3646      =3  #define OUT1IE_OUT1E__DISABLED 0x00 ///< Disable Endpoint 1 OUT interrupts.
3647      =3  #define OUT1IE_OUT1E__ENABLED  0x02 ///< Enable Endpoint 1 OUT interrupts. 
3648      =3                                                                             
3649      =3  #define OUT1IE_OUT2E__BMASK    0x04 ///< OUT Endpoint 2 Interrupt Enable   
3650      =3  #define OUT1IE_OUT2E__SHIFT    0x02 ///< OUT Endpoint 2 Interrupt Enable   
3651      =3  #define OUT1IE_OUT2E__DISABLED 0x00 ///< Disable Endpoint 2 OUT interrupts.
3652      =3  #define OUT1IE_OUT2E__ENABLED  0x04 ///< Enable Endpoint 2 OUT interrupts. 
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 79  

3653      =3                                                                             
3654      =3  #define OUT1IE_OUT3E__BMASK    0x08 ///< OUT Endpoint 3 Interrupt Enable   
3655      =3  #define OUT1IE_OUT3E__SHIFT    0x03 ///< OUT Endpoint 3 Interrupt Enable   
3656      =3  #define OUT1IE_OUT3E__DISABLED 0x00 ///< Disable Endpoint 3 OUT interrupts.
3657      =3  #define OUT1IE_OUT3E__ENABLED  0x08 ///< Enable Endpoint 3 OUT interrupts. 
3658      =3                                                                             
3659      =3  //------------------------------------------------------------------------------
3660      =3  // OUT1INT Enums (USB0 OUT Endpoint Interrupt @ 0x04)
3661      =3  //------------------------------------------------------------------------------
3662      =3  #define OUT1INT_OUT1__BMASK   0x02 ///< OUT Endpoint 1 Interrupt Flag     
3663      =3  #define OUT1INT_OUT1__SHIFT   0x01 ///< OUT Endpoint 1 Interrupt Flag     
3664      =3  #define OUT1INT_OUT1__NOT_SET 0x00 ///< OUT Endpoint 1 interrupt inactive.
3665      =3  #define OUT1INT_OUT1__SET     0x02 ///< OUT Endpoint 1 interrupt active.  
3666      =3                                                                            
3667      =3  #define OUT1INT_OUT2__BMASK   0x04 ///< OUT Endpoint 2 Interrupt Flag     
3668      =3  #define OUT1INT_OUT2__SHIFT   0x02 ///< OUT Endpoint 2 Interrupt Flag     
3669      =3  #define OUT1INT_OUT2__NOT_SET 0x00 ///< OUT Endpoint 2 interrupt inactive.
3670      =3  #define OUT1INT_OUT2__SET     0x04 ///< OUT Endpoint 2 interrupt active.  
3671      =3                                                                            
3672      =3  #define OUT1INT_OUT3__BMASK   0x08 ///< OUT Endpoint 3 Interrupt Flag     
3673      =3  #define OUT1INT_OUT3__SHIFT   0x03 ///< OUT Endpoint 3 Interrupt Flag     
3674      =3  #define OUT1INT_OUT3__NOT_SET 0x00 ///< OUT Endpoint 3 interrupt inactive.
3675      =3  #define OUT1INT_OUT3__SET     0x08 ///< OUT Endpoint 3 interrupt active.  
3676      =3                                                                            
3677      =3  //------------------------------------------------------------------------------
3678      =3  // POWER Enums (USB0 Power @ 0x01)
3679      =3  //------------------------------------------------------------------------------
3680      =3  #define POWER_SUSEN__BMASK         0x01 ///< Suspend Detection Enable                          
3681      =3  #define POWER_SUSEN__SHIFT         0x00 ///< Suspend Detection Enable                          
3682      =3  #define POWER_SUSEN__DISABLED      0x00 ///< Disable suspend detection. USB0 will ignore       
3683      =3                                          ///< suspend signaling on the bus.                     
3684      =3  #define POWER_SUSEN__ENABLED       0x01 ///< Enable suspend detection. USB0 will enter suspend 
3685      =3                                          ///< mode if it detects suspend signaling on the bus.  
3686      =3                                                                                                 
3687      =3  #define POWER_SUSMD__BMASK         0x02 ///< Suspend Mode                                      
3688      =3  #define POWER_SUSMD__SHIFT         0x01 ///< Suspend Mode                                      
3689      =3  #define POWER_SUSMD__NOT_SUSPENDED 0x00 ///< USB0 not in suspend mode.                         
3690      =3  #define POWER_SUSMD__SUSPENDED     0x02 ///< USB0 in suspend mode.                             
3691      =3                                                                                                 
3692      =3  #define POWER_RESUME__BMASK        0x04 ///< Force Resume                                      
3693      =3  #define POWER_RESUME__SHIFT        0x02 ///< Force Resume                                      
3694      =3  #define POWER_RESUME__START        0x04 ///< Generate resume signalling to create a remote     
3695      =3                                          ///< wakeup event.                                     
3696      =3                                                                                                 
3697      =3  #define POWER_USBRST__BMASK        0x08 ///< Reset Detect                                      
3698      =3  #define POWER_USBRST__SHIFT        0x03 ///< Reset Detect                                      
3699      =3  #define POWER_USBRST__NOT_SET      0x00 ///< USB reset signalling not detected.                
3700      =3  #define POWER_USBRST__SET          0x08 ///< USB reset signalling detected.                    
3701      =3                                                                                                 
3702      =3  #define POWER_USBINH__BMASK        0x10 ///< USB0 Inhibit                                      
3703      =3  #define POWER_USBINH__SHIFT        0x04 ///< USB0 Inhibit                                      
3704      =3  #define POWER_USBINH__ENABLED      0x00 ///< USB0 enabled.                                     
3705      =3  #define POWER_USBINH__DISABLED     0x10 ///< USB0 inhibited. All USB traffic is ignored.       
3706      =3                                                                                                 
3707      =3  #define POWER_ISOUD__BMASK         0x80 ///< Isochronous Update Mode                           
3708      =3  #define POWER_ISOUD__SHIFT         0x07 ///< Isochronous Update Mode                           
3709      =3  #define POWER_ISOUD__IN_TOKEN      0x00 ///< When firmware writes INPRDY = 1, USB0 will send   
3710      =3                                          ///< the packet when the next IN token is received.    
3711      =3  #define POWER_ISOUD__SOF_TOKEN     0x80 ///< When firmware writes INPRDY = 1, USB0 will wait   
3712      =3                                          ///< for a SOF token before sending the packet. If an  
3713      =3                                          ///< IN token is received before a SOF token, USB0 will
3714      =3                                          ///< send a zero-length data packet.                   
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 80  

3715      =3                                                                                                 
3716      =3  //------------------------------------------------------------------------------
3717      =3  // USB0ADR Enums (USB0 Indirect Address @ 0x96)
3718      =3  //------------------------------------------------------------------------------
3719      =3  #define USB0ADR_USB0ADR__FMASK          0x3F ///< USB0 Indirect Register Address                    
3720      =3  #define USB0ADR_USB0ADR__SHIFT          0x00 ///< USB0 Indirect Register Address                    
3721      =3  #define USB0ADR_USB0ADR__FADDR          0x00 ///< Function Address.                                 
3722      =3  #define USB0ADR_USB0ADR__POWER          0x01 ///< Power Management.                                 
3723      =3  #define USB0ADR_USB0ADR__IN1INT         0x02 ///< Endpoint 0 and Endpoints 1-3 IN Interrupt Flags.  
3724      =3  #define USB0ADR_USB0ADR__OUT1INT        0x04 ///< Endpoints 1-3 OUT Interrupt Flags.                
3725      =3  #define USB0ADR_USB0ADR__CMINT          0x06 ///< Common USB Interrupt Flags.                       
3726      =3  #define USB0ADR_USB0ADR__IN1IE          0x07 ///< Endpoint 0 and Endpoints 1-3 IN Interrupt Enables.
3727      =3  #define USB0ADR_USB0ADR__OUT1IE         0x09 ///< Endpoints 1-3 OUT Interrupt Enables.              
3728      =3  #define USB0ADR_USB0ADR__CMIE           0x0B ///< Common USB Interrupt Enables.                     
3729      =3  #define USB0ADR_USB0ADR__FRAMEL         0x0C ///< Frame Number Low Byte.                            
3730      =3  #define USB0ADR_USB0ADR__FRAMEH         0x0D ///< Frame Number High Byte.                           
3731      =3  #define USB0ADR_USB0ADR__INDEX          0x0E ///< Endpoint Index Selection.                         
3732      =3  #define USB0ADR_USB0ADR__CLKREC         0x0F ///< Clock Recovery Control.                           
3733      =3  #define USB0ADR_USB0ADR__E0CSR_EINCSRL  0x11 ///< Endpoint 0 Control / Status, Endpoint IN Control /
3734      =3                                               ///< Status Low Byte.                                  
3735      =3  #define USB0ADR_USB0ADR__EINCSRH        0x12 ///< Endpoint IN Control / Status High Byte.           
3736      =3  #define USB0ADR_USB0ADR__EOUTCSRL       0x14 ///< Endpoint OUT Control / Status Low Byte.           
3737      =3  #define USB0ADR_USB0ADR__EOUTCSRH       0x15 ///< Endpoint OUT Control / Status High Byte.          
3738      =3  #define USB0ADR_USB0ADR__E0CNT_EOUTCNTL 0x16 ///< Number of Received Bytes in Endpoint 0 FIFO,      
3739      =3                                               ///< Endpoint OUT Packet Count Low Byte.               
3740      =3  #define USB0ADR_USB0ADR__EOUTCNTH       0x17 ///< Endpoint OUT Packet Count High Byte.              
3741      =3  #define USB0ADR_USB0ADR__EENABLE        0x1E ///< Endpoint Enable.                                  
3742      =3  #define USB0ADR_USB0ADR__FIFO0          0x20 ///< Endpoint 0 FIFO.                                  
3743      =3  #define USB0ADR_USB0ADR__FIFO1          0x21 ///< Endpoint 1 FIFO.                                  
3744      =3  #define USB0ADR_USB0ADR__FIFO2          0x22 ///< Endpoint 2 FIFO.                                  
3745      =3  #define USB0ADR_USB0ADR__FIFO3          0x23 ///< Endpoint 3 FIFO.                                  
3746      =3                                                                                                      
3747      =3  #define USB0ADR_AUTORD__BMASK           0x40 ///< USB0 Register Auto-Read Flag                      
3748      =3  #define USB0ADR_AUTORD__SHIFT           0x06 ///< USB0 Register Auto-Read Flag                      
3749      =3  #define USB0ADR_AUTORD__DISABLED        0x00 ///< BUSY must be written manually for each USB0       
3750      =3                                               ///< indirect register read.                           
3751      =3  #define USB0ADR_AUTORD__ENABLED         0x40 ///< The next indirect register read will automatically
3752      =3                                               ///< be initiated when firmware reads USB0DAT (USBADDR 
3753      =3                                               ///< bits will not be changed).                        
3754      =3                                                                                                      
3755      =3  #define USB0ADR_BUSY__BMASK             0x80 ///< USB0 Register Read Busy Flag                      
3756      =3  #define USB0ADR_BUSY__SHIFT             0x07 ///< USB0 Register Read Busy Flag                      
3757      =3  #define USB0ADR_BUSY__NOT_SET           0x00 ///< A read is not in progress.                        
3758      =3  #define USB0ADR_BUSY__SET               0x80 ///< Initiate a read or a read is in progress.         
3759      =3                                                                                                      
3760      =3  //------------------------------------------------------------------------------
3761      =3  // USB0DAT Enums (USB0 Data @ 0x97)
3762      =3  //------------------------------------------------------------------------------
3763      =3  #define USB0DAT_USB0DAT__FMASK 0xFF ///< USB0 Data
3764      =3  #define USB0DAT_USB0DAT__SHIFT 0x00 ///< USB0 Data
3765      =3                                                    
3766      =3  //------------------------------------------------------------------------------
3767      =3  // USB0XCN Enums (USB0 Transceiver Control @ 0xD7)
3768      =3  //------------------------------------------------------------------------------
3769      =3  #define USB0XCN_Dn__BMASK                0x01 ///< D- Signal Status                                 
3770      =3  #define USB0XCN_Dn__SHIFT                0x00 ///< D- Signal Status                                 
3771      =3  #define USB0XCN_Dn__LOW                  0x00 ///< D- signal currently at logic 0.                  
3772      =3  #define USB0XCN_Dn__HIGH                 0x01 ///< D- signal currently at logic 1.                  
3773      =3                                                                                                      
3774      =3  #define USB0XCN_Dp__BMASK                0x02 ///< D+ Signal Status                                 
3775      =3  #define USB0XCN_Dp__SHIFT                0x01 ///< D+ Signal Status                                 
3776      =3  #define USB0XCN_Dp__LOW                  0x00 ///< D+ signal currently at logic 0.                  
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 81  

3777      =3  #define USB0XCN_Dp__HIGH                 0x02 ///< D+ signal currently at logic 1.                  
3778      =3                                                                                                      
3779      =3  #define USB0XCN_DFREC__BMASK             0x04 ///< Differential Receiver                            
3780      =3  #define USB0XCN_DFREC__SHIFT             0x02 ///< Differential Receiver                            
3781      =3  #define USB0XCN_DFREC__DIFFERENTIAL_ZERO 0x00 ///< Differential 0 signalling on the bus.            
3782      =3  #define USB0XCN_DFREC__DIFFERENTIAL_ONE  0x04 ///< Differential 1 signalling on the bus.            
3783      =3                                                                                                      
3784      =3  #define USB0XCN_PHYTST__FMASK            0x18 ///< Physical Layer Test                              
3785      =3  #define USB0XCN_PHYTST__SHIFT            0x03 ///< Physical Layer Test                              
3786      =3  #define USB0XCN_PHYTST__MODE0            0x00 ///< Mode 0: Normal (non-test mode) (D+ = X, D- = X). 
3787      =3  #define USB0XCN_PHYTST__MODE1            0x08 ///< Mode 1: Differential 1 forced (D+ = 1, D- = 0).  
3788      =3  #define USB0XCN_PHYTST__MODE2            0x10 ///< Mode 2: Differential 0 forced (D+ = 0, D- = 1).  
3789      =3  #define USB0XCN_PHYTST__MODE3            0x18 ///< Mode 3: Single-Ended 0 forced (D+ = 0, D- = 0).  
3790      =3                                                                                                      
3791      =3  #define USB0XCN_SPEED__BMASK             0x20 ///< USB0 Speed Select                                
3792      =3  #define USB0XCN_SPEED__SHIFT             0x05 ///< USB0 Speed Select                                
3793      =3  #define USB0XCN_SPEED__LOW_SPEED         0x00 ///< USB0 operates as a Low Speed device. If enabled, 
3794      =3                                                ///< the internal pull-up resistor appears on the D-  
3795      =3                                                ///< line.                                            
3796      =3  #define USB0XCN_SPEED__FULL_SPEED        0x20 ///< USB0 operates as a Full Speed device. If enabled,
3797      =3                                                ///< the internal pull-up resistor appears on the D+  
3798      =3                                                ///< line.                                            
3799      =3                                                                                                      
3800      =3  #define USB0XCN_PHYEN__BMASK             0x40 ///< Physical Layer Enable                            
3801      =3  #define USB0XCN_PHYEN__SHIFT             0x06 ///< Physical Layer Enable                            
3802      =3  #define USB0XCN_PHYEN__DISABLED          0x00 ///< Disable the USB0 physical layer transceiver      
3803      =3                                                ///< (suspend).                                       
3804      =3  #define USB0XCN_PHYEN__ENABLED           0x40 ///< Enable the USB0 physical layer transceiver       
3805      =3                                                ///< (normal).                                        
3806      =3                                                                                                      
3807      =3  #define USB0XCN_PREN__BMASK              0x80 ///< Internal Pull-up Resistor Enable                 
3808      =3  #define USB0XCN_PREN__SHIFT              0x07 ///< Internal Pull-up Resistor Enable                 
3809      =3  #define USB0XCN_PREN__PULL_UP_DISABLED   0x00 ///< Internal pull-up resistor disabled (device       
3810      =3                                                ///< effectively detached from USB network).          
3811      =3  #define USB0XCN_PREN__PULL_UP_ENABLED    0x80 ///< Internal pull-up resistor enabled when VBUS is   
3812      =3                                                ///< present (device attached to the USB network).    
3813      =3                                                                                                      
3814      =3  //------------------------------------------------------------------------------
3815      =3  // VDM0CN Enums (Supply Monitor Control @ 0xFF)
3816      =3  //------------------------------------------------------------------------------
3817      =3  #define VDM0CN_VDDSTAT__BMASK  0x40 ///< Supply Status                                   
3818      =3  #define VDM0CN_VDDSTAT__SHIFT  0x06 ///< Supply Status                                   
3819      =3  #define VDM0CN_VDDSTAT__BELOW  0x00 ///< VDD is at or below the supply monitor threshold.
3820      =3  #define VDM0CN_VDDSTAT__ABOVE  0x40 ///< VDD is above the supply monitor threshold.      
3821      =3                                                                                           
3822      =3  #define VDM0CN_VDMEN__BMASK    0x80 ///< Supply Monitor Enable                           
3823      =3  #define VDM0CN_VDMEN__SHIFT    0x07 ///< Supply Monitor Enable                           
3824      =3  #define VDM0CN_VDMEN__DISABLED 0x00 ///< Supply Monitor Disabled.                        
3825      =3  #define VDM0CN_VDMEN__ENABLED  0x80 ///< Supply Monitor Enabled.                         
3826      =3                                                                                           
3827      =3  //------------------------------------------------------------------------------
3828      =3  // REF0CN Enums (Voltage Reference Control @ 0xD1)
3829      =3  //------------------------------------------------------------------------------
3830      =3  #define REF0CN_REFBE__BMASK    0x01 ///< Internal Reference Buffer Enable                  
3831      =3  #define REF0CN_REFBE__SHIFT    0x00 ///< Internal Reference Buffer Enable                  
3832      =3  #define REF0CN_REFBE__DISABLED 0x00 ///< Disable the internal reference buffer.            
3833      =3  #define REF0CN_REFBE__ENABLED  0x01 ///< Enable the internal reference buffer. The internal
3834      =3                                      ///< voltage reference is driven on the VREF pin.      
3835      =3                                                                                             
3836      =3  #define REF0CN_TEMPE__BMASK    0x04 ///< Temperature Sensor Enable                         
3837      =3  #define REF0CN_TEMPE__SHIFT    0x02 ///< Temperature Sensor Enable                         
3838      =3  #define REF0CN_TEMPE__DISABLED 0x00 ///< Disable the internal Temperature Sensor.          
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 82  

3839      =3  #define REF0CN_TEMPE__ENABLED  0x04 ///< Enable the internal Temperature Sensor.           
3840      =3                                                                                             
3841      =3  #define REF0CN_REFSL__BMASK    0x08 ///< Voltage Reference Select                          
3842      =3  #define REF0CN_REFSL__SHIFT    0x03 ///< Voltage Reference Select                          
3843      =3  #define REF0CN_REFSL__VREF     0x00 ///< Use the VREF pin as the voltage reference.        
3844      =3  #define REF0CN_REFSL__VDD      0x08 ///< Use VDD as the voltage reference.                 
3845      =3                                                                                             
3846      =3  #define REF0CN_REGOVR__BMASK   0x10 ///< Regulator Reference Override                      
3847      =3  #define REF0CN_REGOVR__SHIFT   0x04 ///< Regulator Reference Override                      
3848      =3  #define REF0CN_REGOVR__REFSL   0x00 ///< The REFSL bit selects the voltage reference       
3849      =3                                      ///< source.                                           
3850      =3  #define REF0CN_REGOVR__VREG    0x10 ///< Use the output of the internal regulator as the   
3851      =3                                      ///< voltage reference source.                         
3852      =3                                                                                             
3853      =3  #define REF0CN_REFBGS__BMASK   0x80 ///< Reference Buffer Gain Select                      
3854      =3  #define REF0CN_REFBGS__SHIFT   0x07 ///< Reference Buffer Gain Select                      
3855      =3  #define REF0CN_REFBGS__GAIN_2  0x00 ///< The on-chip voltage reference buffer gain is 2.   
3856      =3  #define REF0CN_REFBGS__GAIN_1  0x80 ///< The on-chip voltage reference buffer gain is 1.   
3857      =3                                                                                             
3858      =3  //------------------------------------------------------------------------------
3859      =3  // REG01CN Enums (Voltage Regulator Control @ 0xC9)
3860      =3  //------------------------------------------------------------------------------
3861      =3  #define REG01CN_REG1MD__BMASK     0x02 ///< VREG1 Voltage Regulator Mode                     
3862      =3  #define REG01CN_REG1MD__SHIFT     0x01 ///< VREG1 Voltage Regulator Mode                     
3863      =3  #define REG01CN_REG1MD__NORMAL    0x00 ///< VREG1 Voltage Regulator in normal mode.          
3864      =3  #define REG01CN_REG1MD__LOW_POWER 0x02 ///< VREG1 Voltage Regulator in low power mode.       
3865      =3                                                                                               
3866      =3  #define REG01CN_STOPCF__BMASK     0x08 ///< VREG1 Stop and Shutdown Mode Configuration       
3867      =3  #define REG01CN_STOPCF__SHIFT     0x03 ///< VREG1 Stop and Shutdown Mode Configuration       
3868      =3  #define REG01CN_STOPCF__ACTIVE    0x00 ///< VREG1 Regulator is still active in stop mode. Any
3869      =3                                         ///< enabled reset source will reset the device.      
3870      =3  #define REG01CN_STOPCF__SHUTDOWN  0x08 ///< VREG1 Regulator is shut down in stop mode (device
3871      =3                                         ///< enters Shutdown mode). Only the RSTb pin or power
3872      =3                                         ///< cycle can reset the device.                      
3873      =3                                                                                               
3874      =3  #define REG01CN_REG0MD__BMASK     0x10 ///< VREG0 Voltage Regulator Mode                     
3875      =3  #define REG01CN_REG0MD__SHIFT     0x04 ///< VREG0 Voltage Regulator Mode                     
3876      =3  #define REG01CN_REG0MD__NORMAL    0x00 ///< VREG0 Voltage Regulator in normal mode.          
3877      =3  #define REG01CN_REG0MD__LOW_POWER 0x10 ///< VREG0 Voltage Regulator in low power mode.       
3878      =3                                                                                               
3879      =3  #define REG01CN_VBSTAT__BMASK     0x40 ///< VBUS Signal Status                               
3880      =3  #define REG01CN_VBSTAT__SHIFT     0x06 ///< VBUS Signal Status                               
3881      =3  #define REG01CN_VBSTAT__NOT_SET   0x00 ///< VBUS signal currently absent (device not attached
3882      =3                                         ///< to USB network).                                 
3883      =3  #define REG01CN_VBSTAT__SET       0x40 ///< VBUS signal currently present (device attached to
3884      =3                                         ///< USB network).                                    
3885      =3                                                                                               
3886      =3  #define REG01CN_REG0DIS__BMASK    0x80 ///< Voltage Regulator (REG0) Disable                 
3887      =3  #define REG01CN_REG0DIS__SHIFT    0x07 ///< Voltage Regulator (REG0) Disable                 
3888      =3  #define REG01CN_REG0DIS__ENABLED  0x00 ///< Enable the VREG0 Voltage Regulator.              
3889      =3  #define REG01CN_REG0DIS__DISABLED 0x80 ///< Disable the VREG0 Voltage Regulator.             
3890      =3                                                                                               
3891      =3  //------------------------------------------------------------------------------
3892      =3  // EMI0CF Enums (External Memory Configuration @ 0x85)
3893      =3  //------------------------------------------------------------------------------
3894      =3  #define EMI0CF_EALE__FMASK                    0x03 ///< ALE Pulse-Width Select                            
3895      =3  #define EMI0CF_EALE__SHIFT                    0x00 ///< ALE Pulse-Width Select                            
3896      =3  #define EMI0CF_EALE__1_CLOCK                  0x00 ///< ALE high and ALE low pulse width = 1 SYSCLK cycle.
3897      =3  #define EMI0CF_EALE__2_CLOCKS                 0x01 ///< ALE high and ALE low pulse width = 2 SYSCLK       
3898      =3                                                     ///< cycles.                                           
3899      =3  #define EMI0CF_EALE__3_CLOCKS                 0x02 ///< ALE high and ALE low pulse width = 3 SYSCLK       
3900      =3                                                     ///< cycles.                                           
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 83  

3901      =3  #define EMI0CF_EALE__4_CLOCKS                 0x03 ///< ALE high and ALE low pulse width = 4 SYSCLK       
3902      =3                                                     ///< cycles.                                           
3903      =3                                                                                                            
3904      =3  #define EMI0CF_EMD__FMASK                     0x0C ///< EMIF Operating Mode Select                        
3905      =3  #define EMI0CF_EMD__SHIFT                     0x02 ///< EMIF Operating Mode Select                        
3906      =3  #define EMI0CF_EMD__INTERNAL_ONLY             0x00 ///< Internal Only: MOVX accesses on-chip XRAM only.   
3907      =3                                                     ///< All effective addresses alias to on-chip memory   
3908      =3                                                     ///< space.                                            
3909      =3  #define EMI0CF_EMD__SPLIT_WITHOUT_BANK_SELECT 0x04 ///< Split Mode without Bank Select: Accesses below the
3910      =3                                                     ///< internal XRAM boundary are directed on-chip.      
3911      =3                                                     ///< Accesses above the internal XRAM boundary are     
3912      =3                                                     ///< directed off-chip. 8-bit off-chip MOVX operations 
3913      =3                                                     ///< use the current contents of the Address high port 
3914      =3                                                     ///< latches to resolve the upper address byte. To     
3915      =3                                                     ///< access off chip space, EMI0CN must be set to a    
3916      =3                                                     ///< page that is not contained in the on-chip address 
3917      =3                                                     ///< space.                                            
3918      =3  #define EMI0CF_EMD__SPLIT_WITH_BANK_SELECT    0x08 ///< Split Mode with Bank Select: Accesses below the   
3919      =3                                                     ///< internal XRAM boundary are directed on-chip.      
3920      =3                                                     ///< Accesses above the internal XRAM boundary are     
3921      =3                                                     ///< directed off-chip. 8-bit off-chip MOVX operations 
3922      =3                                                     ///< uses the contents of EMI0CN to determine the high-
3923      =3                                                     ///< byte of the address.                              
3924      =3  #define EMI0CF_EMD__EXTERNAL_ONLY             0x0C ///< External Only: MOVX accesses off-chip XRAM only.  
3925      =3                                                     ///< On-chip XRAM is not visible to the core.          
3926      =3                                                                                                            
3927      =3  #define EMI0CF_MUXMD__BMASK                   0x10 ///< EMIF Multiplex Mode Select                        
3928      =3  #define EMI0CF_MUXMD__SHIFT                   0x04 ///< EMIF Multiplex Mode Select                        
3929      =3  #define EMI0CF_MUXMD__MULTIPLEXED             0x00 ///< EMIF operates in multiplexed address/data mode.   
3930      =3  #define EMI0CF_MUXMD__NON_MULTIPLEXED         0x10 ///< EMIF operates in non-multiplexed mode (separate   
3931      =3                                                     ///< address and data pins).                           
3932      =3                                                                                                            
3933      =3  #define EMI0CF_USBFAE__BMASK                  0x40 ///< USB FIFO Access Enable                            
3934      =3  #define EMI0CF_USBFAE__SHIFT                  0x06 ///< USB FIFO Access Enable                            
3935      =3  #define EMI0CF_USBFAE__FIFO_ACCESS_DISABLED   0x00 ///< USB FIFO RAM not available through MOVX           
3936      =3                                                     ///< instructions.                                     
3937      =3  #define EMI0CF_USBFAE__FIFO_ACCESS_ENABLED    0x40 ///< USB FIFO RAM available using MOVX instructions.   
3938      =3                                                     ///< The 1 KB of USB RAM will be mapped in XRAM space  
3939      =3                                                     ///< at addresses 0x0400 to 0x07FF. The USB clock must 
3940      =3                                                     ///< be active and greater than or equal to twice the  
3941      =3                                                     ///< SYSCLK (USBCLK > 2 x SYSCLK) to access this area  
3942      =3                                                     ///< with MOVX instructions.                           
3943      =3                                                                                                            
3944      =3  //------------------------------------------------------------------------------
3945      =3  // EMI0CN Enums (External Memory Interface Control @ 0xAA)
3946      =3  //------------------------------------------------------------------------------
3947      =3  #define EMI0CN_PGSEL__FMASK 0xFF ///< XRAM Page Select
3948      =3  #define EMI0CN_PGSEL__SHIFT 0x00 ///< XRAM Page Select
3949      =3                                                        
3950      =3  //------------------------------------------------------------------------------
3951      =3  // EMI0TC Enums (External Memory Timing Control @ 0x84)
3952      =3  //------------------------------------------------------------------------------
3953      =3  #define EMI0TC_AHOLD__FMASK      0x03 ///< EMIF Address Hold Time                      
3954      =3  #define EMI0TC_AHOLD__SHIFT      0x00 ///< EMIF Address Hold Time                      
3955      =3  #define EMI0TC_AHOLD__0_CLOCKS   0x00 ///< Address hold time = 0 SYSCLK cycles.        
3956      =3  #define EMI0TC_AHOLD__1_CLOCK    0x01 ///< Address hold time = 1 SYSCLK cycle.         
3957      =3  #define EMI0TC_AHOLD__2_CLOCKS   0x02 ///< Address hold time = 2 SYSCLK cycles.        
3958      =3  #define EMI0TC_AHOLD__3_CLOCKS   0x03 ///< Address hold time = 3 SYSCLK cycles.        
3959      =3                                                                                         
3960      =3  #define EMI0TC_PWIDTH__FMASK     0x3C ///< EMIF /WR and /RD Pulse-Width Control        
3961      =3  #define EMI0TC_PWIDTH__SHIFT     0x02 ///< EMIF /WR and /RD Pulse-Width Control        
3962      =3  #define EMI0TC_PWIDTH__1_CLOCK   0x00 ///< /WR and /RD pulse width is 1 SYSCLK cycle.  
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 84  

3963      =3  #define EMI0TC_PWIDTH__2_CLOCKS  0x04 ///< /WR and /RD pulse width is 2 SYSCLK cycles. 
3964      =3  #define EMI0TC_PWIDTH__3_CLOCKS  0x08 ///< /WR and /RD pulse width is 3 SYSCLK cycles. 
3965      =3  #define EMI0TC_PWIDTH__4_CLOCKS  0x0C ///< /WR and /RD pulse width is 4 SYSCLK cycles. 
3966      =3  #define EMI0TC_PWIDTH__5_CLOCKS  0x10 ///< /WR and /RD pulse width is 5 SYSCLK cycles. 
3967      =3  #define EMI0TC_PWIDTH__6_CLOCKS  0x14 ///< /WR and /RD pulse width is 6 SYSCLK cycles. 
3968      =3  #define EMI0TC_PWIDTH__7_CLOCKS  0x18 ///< /WR and /RD pulse width is 7 SYSCLK cycles. 
3969      =3  #define EMI0TC_PWIDTH__8_CLOCKS  0x1C ///< /WR and /RD pulse width is 8 SYSCLK cycles. 
3970      =3  #define EMI0TC_PWIDTH__9_CLOCKS  0x20 ///< /WR and /RD pulse width is 9 SYSCLK cycles. 
3971      =3  #define EMI0TC_PWIDTH__10_CLOCKS 0x24 ///< /WR and /RD pulse width is 10 SYSCLK cycles.
3972      =3  #define EMI0TC_PWIDTH__11_CLOCKS 0x28 ///< /WR and /RD pulse width is 11 SYSCLK cycles.
3973      =3  #define EMI0TC_PWIDTH__12_CLOCKS 0x2C ///< /WR and /RD pulse width is 12 SYSCLK cycles.
3974      =3  #define EMI0TC_PWIDTH__13_CLOCKS 0x30 ///< /WR and /RD pulse width is 13 SYSCLK cycles.
3975      =3  #define EMI0TC_PWIDTH__14_CLOCKS 0x34 ///< /WR and /RD pulse width is 14 SYSCLK cycles.
3976      =3  #define EMI0TC_PWIDTH__15_CLOCKS 0x38 ///< /WR and /RD pulse width is 15 SYSCLK cycles.
3977      =3  #define EMI0TC_PWIDTH__16_CLOCKS 0x3C ///< /WR and /RD pulse width is 16 SYSCLK cycles.
3978      =3                                                                                         
3979      =3  #define EMI0TC_ASETUP__FMASK     0xC0 ///< EMIF Address Setup Time                     
3980      =3  #define EMI0TC_ASETUP__SHIFT     0x06 ///< EMIF Address Setup Time                     
3981      =3  #define EMI0TC_ASETUP__0_CLOCKS  0x00 ///< Address setup time = 0 SYSCLK cycles.       
3982      =3  #define EMI0TC_ASETUP__1_CLOCK   0x40 ///< Address setup time = 1 SYSCLK cycle.        
3983      =3  #define EMI0TC_ASETUP__2_CLOCKS  0x80 ///< Address setup time = 2 SYSCLK cycles.       
3984      =3  #define EMI0TC_ASETUP__3_CLOCKS  0xC0 ///< Address setup time = 3 SYSCLK cycles.       
3985      =3                                                                                         
3986      =3  #endif // SI_EFM8UB2_REGISTER_ENUMS_H
3987      =3  //-eof--------------------------------------------------------------------------
3988      =3  
   6      =2  
   7      =2  #include <limits.h>
   1      =3  /*--------------------------------------------------------------------------
   2      =3  LIMITS.H
   3      =3  
   4      =3  ANSI standard include file.
   5      =3  Copyright (c) 1988-2008 Keil Elektronik GmbH and Keil Software, Inc.
   6      =3  Copyright (c) 2009 ARM Germany GmbH
   7      =3  All rights reserved.
   8      =3  --------------------------------------------------------------------------*/
   9      =3  
  10      =3  #ifndef __LIMITS_H__
  11      =3  #define __LIMITS_H__
  12      =3  
  13      =3  #define CHAR_BIT         8              /* Number of bits in any "char" */
  14      =3  #define CHAR_MAX         127            /* Max             "char" value */
  15      =3  #define CHAR_MIN       (-128)           /* Min             "char" value */
  16      =3  #define SCHAR_MAX        127            /* Max "signed"    "char" value */
  17      =3  #define SCHAR_MIN      (-128)           /* Min "signed"    "char" value */
  18      =3  #define UCHAR_MAX        255            /* Max "unsigned"  "char" value */
  19      =3  #define SHRT_MAX         32767          /* Max ("signed") "short" value */
  20      =3  #define SHRT_MIN       (-32767-1)       /* Min ("signed") "short" value */
  21      =3  #define USHRT_MAX        0xFFFF         /* Max "unsigned" "short" value */
  22      =3  #define INT_MAX          32767          /* Max ("signed")   "int" value */
  23      =3  #define INT_MIN        (-32767-1)       /* Min ("signed")   "int" value */
  24      =3  #define UINT_MAX         0xFFFF         /* Max "unsigned"   "int" value */
  25      =3  #define LONG_MAX         2147483647     /* Max ("signed")  "long" value */
  26      =3  #define LONG_MIN   (-2147483647L-1L)    /* Min ("signed")  "long" value */
  27      =3  #define ULONG_MAX        0xFFFFFFFF     /* Max "unsigned"  "long" value */
  28      =3  
  29      =3  #endif
   8      =2  
   9      =2  #define ENABLE   1
  10      =2  #define DISABLE  0
  11      =2  
  12      =2  #define SINT8_MAX         (+127)              /* Max "signed"    "char" value */
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 85  

  13      =2  #define SINT8_MIN         (-128)              /* Min "signed"    "char" value */
  14      =2  
  15      =2  #define SINT16_MAX        (+32767)            /* Max ("signed")   "int" value */
  16      =2  #define SINT16_MIN        (-32767-1)          /* Min ("signed")   "int" value */
  17      =2  
  18      =2  #define SINT32_MAX        (+2147483647)       /* Max ("signed")  "long" value */
  19      =2  #define SINT32_MIN        (-2147483647L-1L)   /* Min ("signed")  "long" value */
  20      =2  
  21      =2  #define UINT8_MAX         (0xFF)              /* Max "unsigned"  "char" value */
  22      =2  #define UINT16_MAX        (0xFFFF)            /* Max "unsigned"   "int" value */
  23      =2  #define Uint32_MAX        (0xFFFFFFFF)        /* Max "unsigned"  "long" value */
  24      =2  
  25      =2  #define bool_t   bit
  26      =2  
  27      =2  #define sRom    code
  28      =2  #define sRam    
  29      =2  
  30      =2  #define cRam    data     
  31      =2  #define iRam    
  32      =2  #define bRam    
  33      =2  #define pRam    
  34      =2  #define xRam    
  35      =2  
  36      =2  typedef         signed char   sChar;
  37      =2  typedef       unsigned char   uChar;
  38      =2  typedef         signed char   sChar_t;
  39      =2  typedef       unsigned char   uChar_t;
  40      =2  
  41      =2  typedef         signed char*  sString;
  42      =2  typedef       unsigned char*  uString;
  43      =2  typedef         signed char*  sString_t;
  44      =2  typedef       unsigned char*  uString_t;
  45      =2  
  46      =2  typedef         signed char*  STR;
  47      =2  typedef const   signed char*  CSTR;
  48      =2  
  49      =2  typedef         signed char*  AscString;
  50      =2  typedef const   signed char*  CAscString;
  51      =2  
  52      =2  
  53      =2  
  54      =2  
  55      =2  #endif
   5      =1  #include "SI_EFM8UB2_Register_Enums.h"
   1      =2  //------------------------------------------------------------------------------
   2      =2  // Copyright 2014 Silicon Laboratories, Inc.
   3      =2  // All rights reserved. This program and the accompanying materials
   4      =2  // are made available under the terms of the Silicon Laboratories End User
   5      =2  // License Agreement which accompanies this distribution, and is available at
   6      =2  // http://developer.silabs.com/legal/version/v11/Silicon_Labs_Software_License_Agreement.txt
   7      =2  // Original content and implementation provided by Silicon Laboratories.
   8      =2  //------------------------------------------------------------------------------
   9      =2  //Supported Devices:
  10      =2  //  EFM8UB20F32G_QFN32
  11      =2  //  EFM8UB20F32G_QFP32
  12      =2  //  EFM8UB20F32G_QFP48
  13      =2  //  EFM8UB20F64G_QFN32
  14      =2  //  EFM8UB20F64G_QFP32
  15      =2  //  EFM8UB20F64G_QFP48
  16      =2  
  17      =2  #ifndef SI_EFM8UB2_REGISTER_ENUMS_H
           =2 #define SI_EFM8UB2_REGISTER_ENUMS_H
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 86  

           =2 
           =2 //Standard device includes
           =2 #include "SI_EFM8UB2_Defs.h"
           =2 //------------------------------------------------------------------------------
           =2 // ADC0CF Enums (ADC0 Configuration @ 0xBC)
           =2 //------------------------------------------------------------------------------
           =2 #define ADC0CF_ADLJST__BMASK           0x04 ///< ADC0 Left Justify Select                   
           =2 #define ADC0CF_ADLJST__SHIFT           0x02 ///< ADC0 Left Justify Select                   
           =2 #define ADC0CF_ADLJST__RIGHT_JUSTIFIED 0x00 ///< Data in the ADC0H:ADC0L registers is right-
           =2                                             ///< justified.                                 
           =2 #define ADC0CF_ADLJST__LEFT_JUSTIFIED  0x04 ///< Data in the ADC0H:ADC0L registers is left- 
           =2                                             ///< justified.                                 
           =2                                                                                             
           =2 #define ADC0CF_ADSC__FMASK             0xF8 ///< SAR Clock Divider                          
           =2 #define ADC0CF_ADSC__SHIFT             0x03 ///< SAR Clock Divider                          
           =2                                                                                             
           =2 //------------------------------------------------------------------------------
           =2 // ADC0CN0 Enums (ADC0 Control @ 0xE8)
           =2 //------------------------------------------------------------------------------
           =2 #define ADC0CN0_ADCM__FMASK         0x07 ///< Start of Conversion Mode Select                   
           =2 #define ADC0CN0_ADCM__SHIFT         0x00 ///< Start of Conversion Mode Select                   
           =2 #define ADC0CN0_ADCM__ADBUSY        0x00 ///< ADC0 conversion initiated on write of 1 to ADBUSY.
           =2 #define ADC0CN0_ADCM__TIMER0        0x01 ///< ADC0 conversion initiated on overflow of Timer 0. 
           =2 #define ADC0CN0_ADCM__TIMER2        0x02 ///< ADC0 conversion initiated on overflow of Timer 2. 
           =2 #define ADC0CN0_ADCM__TIMER1        0x03 ///< ADC0 conversion initiated on overflow of Timer 1. 
           =2 #define ADC0CN0_ADCM__CNVSTR        0x04 ///< ADC0 conversion initiated on rising edge of       
           =2                                          ///< CNVSTR.                                           
           =2 #define ADC0CN0_ADCM__TIMER3        0x05 ///< ADC0 conversion initiated on overflow of Timer 3. 
           =2 #define ADC0CN0_ADCM__TIMER4        0x06 ///< ADC0 conversion initiated on overflow of Timer 4. 
           =2 #define ADC0CN0_ADCM__TIMER5        0x07 ///< ADC0 conversion initiated on overflow of Timer 5. 
           =2                                                                                                 
           =2 #define ADC0CN0_ADWINT__BMASK       0x08 ///< Window Compare Interrupt Flag                     
           =2 #define ADC0CN0_ADWINT__SHIFT       0x03 ///< Window Compare Interrupt Flag                     
           =2 #define ADC0CN0_ADWINT__NOT_SET     0x00 ///< An ADC window compare event did not occur.        
           =2 #define ADC0CN0_ADWINT__SET         0x08 ///< An ADC window compare event occurred.             
           =2                                                                                                 
           =2 #define ADC0CN0_ADBUSY__BMASK       0x10 ///< ADC Busy                                          
           =2 #define ADC0CN0_ADBUSY__SHIFT       0x04 ///< ADC Busy                                          
           =2 #define ADC0CN0_ADBUSY__NOT_SET     0x00 ///< An ADC0 conversion is not currently in progress.  
           =2 #define ADC0CN0_ADBUSY__SET         0x10 ///< ADC0 conversion is in progress or start an ADC0   
           =2                                          ///< conversion.                                       
           =2                                                                                                 
           =2 #define ADC0CN0_ADINT__BMASK        0x20 ///< Conversion Complete Interrupt Flag                
           =2 #define ADC0CN0_ADINT__SHIFT        0x05 ///< Conversion Complete Interrupt Flag                
           =2 #define ADC0CN0_ADINT__NOT_SET      0x00 ///< ADC0 has not completed a conversion since the last
           =2                                          ///< time ADINT was cleared.                           
           =2 #define ADC0CN0_ADINT__SET          0x20 ///< ADC0 completed a data conversion.                 
           =2                                                                                                 
           =2 #define ADC0CN0_ADTM__BMASK         0x40 ///< Track Mode                                        
           =2 #define ADC0CN0_ADTM__SHIFT         0x06 ///< Track Mode                                        
           =2 #define ADC0CN0_ADTM__TRACK_NORMAL  0x00 ///< Normal Track Mode. When ADC0 is enabled,          
           =2                                          ///< conversion begins immediately following the start-
           =2                                          ///< of-conversion signal.                             
           =2 #define ADC0CN0_ADTM__TRACK_DELAYED 0x40 ///< Delayed Track Mode. When ADC0 is enabled,         
           =2                                          ///< conversion begins 3 SAR clock cycles following the
           =2                                          ///< start-of-conversion signal. The ADC is allowed to 
           =2                                          ///< track during this time. Note that there is not a  
           =2                                          ///< tracking delay when the external conversion start 
           =2                                          ///< (CNVSTR) is used as the start-of-conversion       
           =2                                          ///< source.                                           
           =2                                                                                                 
           =2 #define ADC0CN0_ADEN__BMASK         0x80 ///< ADC Enable                                        
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 87  

           =2 #define ADC0CN0_ADEN__SHIFT         0x07 ///< ADC Enable                                        
           =2 #define ADC0CN0_ADEN__DISABLED      0x00 ///< ADC0 Disabled (low-power shutdown).               
           =2 #define ADC0CN0_ADEN__ENABLED       0x80 ///< ADC0 Enabled (active and ready for data           
           =2                                          ///< conversions).                                     
           =2                                                                                                 
           =2 //------------------------------------------------------------------------------
           =2 // ADC0GTH Enums (ADC0 Greater-Than High Byte @ 0xC4)
           =2 //------------------------------------------------------------------------------
           =2 #define ADC0GTH_ADC0GTH__FMASK 0xFF ///< Greater-Than High Byte
           =2 #define ADC0GTH_ADC0GTH__SHIFT 0x00 ///< Greater-Than High Byte
           =2                                                                
           =2 //------------------------------------------------------------------------------
           =2 // ADC0GTL Enums (ADC0 Greater-Than Low Byte @ 0xC3)
           =2 //------------------------------------------------------------------------------
           =2 #define ADC0GTL_ADC0GTL__FMASK 0xFF ///< Greater-Than Low Byte
           =2 #define ADC0GTL_ADC0GTL__SHIFT 0x00 ///< Greater-Than Low Byte
           =2                                                               
           =2 //------------------------------------------------------------------------------
           =2 // ADC0H Enums (ADC0 Data Word High Byte @ 0xBE)
           =2 //------------------------------------------------------------------------------
           =2 #define ADC0H_ADC0H__FMASK 0xFF ///< Data Word High Byte
           =2 #define ADC0H_ADC0H__SHIFT 0x00 ///< Data Word High Byte
           =2                                                         
           =2 //------------------------------------------------------------------------------
           =2 // ADC0L Enums (ADC0 Data Word Low Byte @ 0xBD)
           =2 //------------------------------------------------------------------------------
           =2 #define ADC0L_ADC0L__FMASK 0xFF ///< Data Word Low Byte
           =2 #define ADC0L_ADC0L__SHIFT 0x00 ///< Data Word Low Byte
           =2                                                        
           =2 //------------------------------------------------------------------------------
           =2 // ADC0LTH Enums (ADC0 Less-Than High Byte @ 0xC6)
           =2 //------------------------------------------------------------------------------
           =2 #define ADC0LTH_ADC0LTH__FMASK 0xFF ///< Less-Than High Byte
           =2 #define ADC0LTH_ADC0LTH__SHIFT 0x00 ///< Less-Than High Byte
           =2                                                             
           =2 //------------------------------------------------------------------------------
           =2 // ADC0LTL Enums (ADC0 Less-Than Low Byte @ 0xC5)
           =2 //------------------------------------------------------------------------------
           =2 #define ADC0LTL_ADC0LTL__FMASK 0xFF ///< Less-Than Low Byte
           =2 #define ADC0LTL_ADC0LTL__SHIFT 0x00 ///< Less-Than Low Byte
           =2                                                            
           =2 //------------------------------------------------------------------------------
           =2 // AMX0N Enums (AMUX0 Negative Multiplexer Selection @ 0xBA)
           =2 //------------------------------------------------------------------------------
           =2 #define AMX0N_AMX0N__FMASK   0x3F ///< AMUX0 Negative Input Selection
           =2 #define AMX0N_AMX0N__SHIFT   0x00 ///< AMUX0 Negative Input Selection
           =2 #define AMX0N_AMX0N__ADC0N0  0x00 ///< Select ADC0N.0.               
           =2 #define AMX0N_AMX0N__ADC0N1  0x01 ///< Select ADC0N.1.               
           =2 #define AMX0N_AMX0N__ADC0N2  0x02 ///< Select ADC0N.2.               
           =2 #define AMX0N_AMX0N__ADC0N3  0x03 ///< Select ADC0N.3.               
           =2 #define AMX0N_AMX0N__ADC0N4  0x04 ///< Select ADC0N.4.               
           =2 #define AMX0N_AMX0N__ADC0N5  0x05 ///< Select ADC0N.5.               
           =2 #define AMX0N_AMX0N__ADC0N6  0x06 ///< Select ADC0N.6.               
           =2 #define AMX0N_AMX0N__ADC0N7  0x07 ///< Select ADC0N.7.               
           =2 #define AMX0N_AMX0N__ADC0N8  0x08 ///< Select ADC0N.8.               
           =2 #define AMX0N_AMX0N__ADC0N9  0x09 ///< Select ADC0N.9.               
           =2 #define AMX0N_AMX0N__ADC0N10 0x0A ///< Select ADC0N.10.              
           =2 #define AMX0N_AMX0N__ADC0N11 0x0B ///< Select ADC0N.11.              
           =2 #define AMX0N_AMX0N__ADC0N12 0x0C ///< Select ADC0N.12.              
           =2 #define AMX0N_AMX0N__ADC0N13 0x0D ///< Select ADC0N.13.              
           =2 #define AMX0N_AMX0N__ADC0N14 0x0E ///< Select ADC0N.14.              
           =2 #define AMX0N_AMX0N__ADC0N15 0x0F ///< Select ADC0N.15.              
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 88  

           =2 #define AMX0N_AMX0N__ADC0N16 0x10 ///< Select ADC0N.16.              
           =2 #define AMX0N_AMX0N__ADC0N17 0x11 ///< Select ADC0N.17.              
           =2 #define AMX0N_AMX0N__ADC0N18 0x12 ///< Select ADC0N.18.              
           =2 #define AMX0N_AMX0N__ADC0N19 0x13 ///< Select ADC0N.19.              
           =2 #define AMX0N_AMX0N__ADC0N20 0x14 ///< Select ADC0N.20.              
           =2 #define AMX0N_AMX0N__ADC0N21 0x15 ///< Select ADC0N.21.              
           =2 #define AMX0N_AMX0N__ADC0N22 0x16 ///< Select ADC0N.22.              
           =2 #define AMX0N_AMX0N__ADC0N23 0x17 ///< Select ADC0N.23.              
           =2 #define AMX0N_AMX0N__ADC0N24 0x18 ///< Select ADC0N.24.              
           =2 #define AMX0N_AMX0N__ADC0N25 0x19 ///< Select ADC0N.25.              
           =2 #define AMX0N_AMX0N__ADC0N26 0x1A ///< Select ADC0N.26.              
           =2 #define AMX0N_AMX0N__ADC0N27 0x1B ///< Select ADC0N.27.              
           =2 #define AMX0N_AMX0N__ADC0N28 0x1C ///< Select ADC0N.28.              
           =2 #define AMX0N_AMX0N__ADC0N29 0x1D ///< Select ADC0N.29.              
           =2 #define AMX0N_AMX0N__VREF    0x1E ///< Internal Voltage Reference.   
           =2 #define AMX0N_AMX0N__GND     0x1F ///< Ground (single-ended mode).   
           =2 #define AMX0N_AMX0N__ADC0N32 0x20 ///< Select ADC0N.32.              
           =2 #define AMX0N_AMX0N__ADC0N33 0x21 ///< Select ADC0N.33.              
           =2 #define AMX0N_AMX0N__ADC0N34 0x22 ///< Select ADC0N.34.              
           =2                                                                      
           =2 //------------------------------------------------------------------------------
           =2 // AMX0P Enums (AMUX0 Positive Multiplexer Selection @ 0xBB)
           =2 //------------------------------------------------------------------------------
           =2 #define AMX0P_AMX0P__FMASK   0x3F ///< AMUX0 Positive Input Selection
           =2 #define AMX0P_AMX0P__SHIFT   0x00 ///< AMUX0 Positive Input Selection
           =2 #define AMX0P_AMX0P__ADC0P0  0x00 ///< Select ADC0P.0.               
           =2 #define AMX0P_AMX0P__ADC0P1  0x01 ///< Select ADC0P.1.               
           =2 #define AMX0P_AMX0P__ADC0P2  0x02 ///< Select ADC0P.2.               
           =2 #define AMX0P_AMX0P__ADC0P3  0x03 ///< Select ADC0P.3.               
           =2 #define AMX0P_AMX0P__ADC0P4  0x04 ///< Select ADC0P.4.               
           =2 #define AMX0P_AMX0P__ADC0P5  0x05 ///< Select ADC0P.5.               
           =2 #define AMX0P_AMX0P__ADC0P6  0x06 ///< Select ADC0P.6.               
           =2 #define AMX0P_AMX0P__ADC0P7  0x07 ///< Select ADC0P.7.               
           =2 #define AMX0P_AMX0P__ADC0P8  0x08 ///< Select ADC0P.8.               
           =2 #define AMX0P_AMX0P__ADC0P9  0x09 ///< Select ADC0P.9.               
           =2 #define AMX0P_AMX0P__ADC0P10 0x0A ///< Select ADC0P.10.              
           =2 #define AMX0P_AMX0P__ADC0P11 0x0B ///< Select ADC0P.11.              
           =2 #define AMX0P_AMX0P__ADC0P12 0x0C ///< Select ADC0P.12.              
           =2 #define AMX0P_AMX0P__ADC0P13 0x0D ///< Select ADC0P.13.              
           =2 #define AMX0P_AMX0P__ADC0P14 0x0E ///< Select ADC0P.14.              
           =2 #define AMX0P_AMX0P__ADC0P15 0x0F ///< Select ADC0P.15.              
           =2 #define AMX0P_AMX0P__ADC0P16 0x10 ///< Select ADC0P.16.              
           =2 #define AMX0P_AMX0P__ADC0P17 0x11 ///< Select ADC0P.17.              
           =2 #define AMX0P_AMX0P__ADC0P18 0x12 ///< Select ADC0P.18.              
           =2 #define AMX0P_AMX0P__ADC0P19 0x13 ///< Select ADC0P.19.              
           =2 #define AMX0P_AMX0P__ADC0P20 0x14 ///< Select ADC0P.20.              
           =2 #define AMX0P_AMX0P__ADC0P21 0x15 ///< Select ADC0P.21.              
           =2 #define AMX0P_AMX0P__ADC0P22 0x16 ///< Select ADC0P.22.              
           =2 #define AMX0P_AMX0P__ADC0P23 0x17 ///< Select ADC0P.23.              
           =2 #define AMX0P_AMX0P__ADC0P24 0x18 ///< Select ADC0P.24.              
           =2 #define AMX0P_AMX0P__ADC0P25 0x19 ///< Select ADC0P.25.              
           =2 #define AMX0P_AMX0P__ADC0P26 0x1A ///< Select ADC0P.26.              
           =2 #define AMX0P_AMX0P__ADC0P27 0x1B ///< Select ADC0P.27.              
           =2 #define AMX0P_AMX0P__ADC0P28 0x1C ///< Select ADC0P.28.              
           =2 #define AMX0P_AMX0P__ADC0P29 0x1D ///< Select ADC0P.29.              
           =2 #define AMX0P_AMX0P__TEMP    0x1E ///< Temperature sensor.           
           =2 #define AMX0P_AMX0P__VDD     0x1F ///< VDD Supply Voltage.           
           =2 #define AMX0P_AMX0P__ADC0P32 0x20 ///< Select ADC0P.32.              
           =2 #define AMX0P_AMX0P__ADC0P33 0x21 ///< Select ADC0P.33.              
           =2 #define AMX0P_AMX0P__ADC0P34 0x22 ///< Select ADC0P.34.              
           =2                                                                      
           =2 //------------------------------------------------------------------------------
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 89  

           =2 // ACC Enums (Accumulator @ 0xE0)
           =2 //------------------------------------------------------------------------------
           =2 #define ACC_ACC__FMASK 0xFF ///< Accumulator
           =2 #define ACC_ACC__SHIFT 0x00 ///< Accumulator
           =2                                             
           =2 //------------------------------------------------------------------------------
           =2 // B Enums (B Register @ 0xF0)
           =2 //------------------------------------------------------------------------------
           =2 #define B_B__FMASK 0xFF ///< B Register
           =2 #define B_B__SHIFT 0x00 ///< B Register
           =2                                        
           =2 //------------------------------------------------------------------------------
           =2 // DPH Enums (Data Pointer High @ 0x83)
           =2 //------------------------------------------------------------------------------
           =2 #define DPH_DPH__FMASK 0xFF ///< Data Pointer High
           =2 #define DPH_DPH__SHIFT 0x00 ///< Data Pointer High
           =2                                                   
           =2 //------------------------------------------------------------------------------
           =2 // DPL Enums (Data Pointer Low @ 0x82)
           =2 //------------------------------------------------------------------------------
           =2 #define DPL_DPL__FMASK 0xFF ///< Data Pointer Low
           =2 #define DPL_DPL__SHIFT 0x00 ///< Data Pointer Low
           =2                                                  
           =2 //------------------------------------------------------------------------------
           =2 // PFE0CN Enums (Prefetch Engine Control @ 0xAF)
           =2 //------------------------------------------------------------------------------
           =2 #define PFE0CN_FLBWE__BMASK                0x01 ///< Flash Block Write Enable                      
           =2 #define PFE0CN_FLBWE__SHIFT                0x00 ///< Flash Block Write Enable                      
           =2 #define PFE0CN_FLBWE__BLOCK_WRITE_DISABLED 0x00 ///< Each byte of a firmware flash write is written
           =2                                                 ///< individually.                                 
           =2 #define PFE0CN_FLBWE__BLOCK_WRITE_ENABLED  0x01 ///< Flash bytes are written in groups of two.     
           =2                                                                                                    
           =2 #define PFE0CN_PFEN__BMASK                 0x20 ///< Prefetch Enable                               
           =2 #define PFE0CN_PFEN__SHIFT                 0x05 ///< Prefetch Enable                               
           =2 #define PFE0CN_PFEN__DISABLED              0x00 ///< Disable the prefetch engine (SYSCLK < 25 MHz).
           =2 #define PFE0CN_PFEN__ENABLED               0x20 ///< Enable the prefetch engine (SYSCLK > 25 MHz). 
           =2                                                                                                    
           =2 //------------------------------------------------------------------------------
           =2 // PSW Enums (Program Status Word @ 0xD0)
           =2 //------------------------------------------------------------------------------
           =2 #define PSW_PARITY__BMASK   0x01 ///< Parity Flag                                       
           =2 #define PSW_PARITY__SHIFT   0x00 ///< Parity Flag                                       
           =2 #define PSW_PARITY__NOT_SET 0x00 ///< The sum of the 8 bits in the accumulator is even. 
           =2 #define PSW_PARITY__SET     0x01 ///< The sum of the 8 bits in the accumulator is odd.  
           =2                                                                                         
           =2 #define PSW_F1__BMASK       0x02 ///< User Flag 1                                       
           =2 #define PSW_F1__SHIFT       0x01 ///< User Flag 1                                       
           =2 #define PSW_F1__NOT_SET     0x00 ///< Flag is not set.                                  
           =2 #define PSW_F1__SET         0x02 ///< Flag is set.                                      
           =2                                                                                         
           =2 #define PSW_OV__BMASK       0x04 ///< Overflow Flag                                     
           =2 #define PSW_OV__SHIFT       0x02 ///< Overflow Flag                                     
           =2 #define PSW_OV__NOT_SET     0x00 ///< An overflow did not occur.                        
           =2 #define PSW_OV__SET         0x04 ///< An overflow occurred.                             
           =2                                                                                         
           =2 #define PSW_RS__FMASK       0x18 ///< Register Bank Select                              
           =2 #define PSW_RS__SHIFT       0x03 ///< Register Bank Select                              
           =2 #define PSW_RS__BANK0       0x00 ///< Bank 0, Addresses 0x00-0x07                       
           =2 #define PSW_RS__BANK1       0x08 ///< Bank 1, Addresses 0x08-0x0F                       
           =2 #define PSW_RS__BANK2       0x10 ///< Bank 2, Addresses 0x10-0x17                       
           =2 #define PSW_RS__BANK3       0x18 ///< Bank 3, Addresses 0x18-0x1F                       
           =2                                                                                         
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 90  

           =2 #define PSW_F0__BMASK       0x20 ///< User Flag 0                                       
           =2 #define PSW_F0__SHIFT       0x05 ///< User Flag 0                                       
           =2 #define PSW_F0__NOT_SET     0x00 ///< Flag is not set.                                  
           =2 #define PSW_F0__SET         0x20 ///< Flag is set.                                      
           =2                                                                                         
           =2 #define PSW_AC__BMASK       0x40 ///< Auxiliary Carry Flag                              
           =2 #define PSW_AC__SHIFT       0x06 ///< Auxiliary Carry Flag                              
           =2 #define PSW_AC__NOT_SET     0x00 ///< A carry into (addition) or borrow from            
           =2                                  ///< (subtraction) the high order nibble did not occur.
           =2 #define PSW_AC__SET         0x40 ///< A carry into (addition) or borrow from            
           =2                                  ///< (subtraction) the high order nibble occurred.     
           =2                                                                                         
           =2 #define PSW_CY__BMASK       0x80 ///< Carry Flag                                        
           =2 #define PSW_CY__SHIFT       0x07 ///< Carry Flag                                        
           =2 #define PSW_CY__NOT_SET     0x00 ///< A carry (addition) or borrow (subtraction) did not
           =2                                  ///< occur.                                            
           =2 #define PSW_CY__SET         0x80 ///< A carry (addition) or borrow (subtraction)        
           =2                                  ///< occurred.                                         
           =2                                                                                         
           =2 //------------------------------------------------------------------------------
           =2 // SP Enums (Stack Pointer @ 0x81)
           =2 //------------------------------------------------------------------------------
           =2 #define SP_SP__FMASK 0xFF ///< Stack Pointer
           =2 #define SP_SP__SHIFT 0x00 ///< Stack Pointer
           =2                                             
           =2 //------------------------------------------------------------------------------
           =2 // CLKSEL Enums (Clock Select @ 0xA9)
           =2 //------------------------------------------------------------------------------
           =2 #define CLKSEL_CLKSL__FMASK               0x07 ///< System Clock Source Select Bits                   
           =2 #define CLKSEL_CLKSL__SHIFT               0x00 ///< System Clock Source Select Bits                   
           =2 #define CLKSEL_CLKSL__DIVIDED_HFOSC_DIV_4 0x00 ///< Clock (SYSCLK) derived from the Internal High-    
           =2                                                ///< Frequency Oscillator / 4 and scaled per the IFCN  
           =2                                                ///< bits in register OSCICN.                          
           =2 #define CLKSEL_CLKSL__EXTOSC              0x01 ///< Clock (SYSCLK) derived from the External          
           =2                                                ///< Oscillator circuit.                               
           =2 #define CLKSEL_CLKSL__HFOSC_DIV_2         0x02 ///< Clock (SYSCLK) derived from the Internal High-    
           =2                                                ///< Frequency Oscillator / 2.                         
           =2 #define CLKSEL_CLKSL__HFOSC               0x03 ///< Clock (SYSCLK) derived from the Internal High-    
           =2                                                ///< Frequency Oscillator.                             
           =2 #define CLKSEL_CLKSL__LFOSC               0x04 ///< Clock (SYSCLK) derived from the Internal Low-     
           =2                                                ///< Frequency Oscillator and scaled per the OSCLD bits
           =2                                                ///< in register OSCLCN.                               
           =2                                                                                                       
           =2 #define CLKSEL_OUTCLK__BMASK              0x08 ///< Crossbar Clock Out Select                         
           =2 #define CLKSEL_OUTCLK__SHIFT              0x03 ///< Crossbar Clock Out Select                         
           =2 #define CLKSEL_OUTCLK__SYSCLK             0x00 ///< Enabling the Crossbar SYSCLK signal outputs       
           =2                                                ///< SYSCLK.                                           
           =2 #define CLKSEL_OUTCLK__SYSCLK_SYNC_IO     0x08 ///< Enabling the Crossbar SYSCLK signal outputs SYSCLK
           =2                                                ///< synchronized with the Port I/O.                   
           =2                                                                                                       
           =2 #define CLKSEL_USBCLK__FMASK              0x70 ///< USB Clock Source Select Bits                      
           =2 #define CLKSEL_USBCLK__SHIFT              0x04 ///< USB Clock Source Select Bits                      
           =2 #define CLKSEL_USBCLK__HFOSC              0x00 ///< USB clock (USBCLK) derived from the Internal High-
           =2                                                ///< Frequency Oscillator.                             
           =2 #define CLKSEL_USBCLK__HFOSC_DIV_8        0x10 ///< USB clock (USBCLK) derived from the Internal High-
           =2                                                ///< Frequency Oscillator / 8.                         
           =2 #define CLKSEL_USBCLK__EXTOSC             0x20 ///< USB clock (USBCLK) derived from the External      
           =2                                                ///< Oscillator.                                       
           =2 #define CLKSEL_USBCLK__EXTOSC_DIV_2       0x30 ///< USB clock (USBCLK) derived from the External      
           =2                                                ///< Oscillator / 2.                                   
           =2 #define CLKSEL_USBCLK__EXTOSC_DIV_3       0x40 ///< USB clock (USBCLK) derived from the External      
           =2                                                ///< Oscillator / 3.                                   
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 91  

           =2 #define CLKSEL_USBCLK__EXTOSC_DIV_4       0x50 ///< USB clock (USBCLK) derived from the External      
           =2                                                ///< Oscillator / 4.                                   
           =2 #define CLKSEL_USBCLK__LFOSC              0x60 ///< USB clock (USBCLK) derived from the Internal Low- 
           =2                                                ///< Frequency Oscillator.                             
           =2                                                                                                       
           =2 //------------------------------------------------------------------------------
           =2 // CMP0CN0 Enums (Comparator 0 Control 0 @ 0x9B)
           =2 //------------------------------------------------------------------------------
           =2 #define CMP0CN0_CPHYN__FMASK                0x03 ///< Comparator Negative Hysteresis Control            
           =2 #define CMP0CN0_CPHYN__SHIFT                0x00 ///< Comparator Negative Hysteresis Control            
           =2 #define CMP0CN0_CPHYN__DISABLED             0x00 ///< Negative Hysteresis disabled.                     
           =2 #define CMP0CN0_CPHYN__ENABLED_MODE1        0x01 ///< Negative Hysteresis = Hysteresis 1.               
           =2 #define CMP0CN0_CPHYN__ENABLED_MODE2        0x02 ///< Negative Hysteresis = Hysteresis 2.               
           =2 #define CMP0CN0_CPHYN__ENABLED_MODE3        0x03 ///< Negative Hysteresis = Hysteresis 3 (Maximum).     
           =2                                                                                                         
           =2 #define CMP0CN0_CPHYP__FMASK                0x0C ///< Comparator Positive Hysteresis Control            
           =2 #define CMP0CN0_CPHYP__SHIFT                0x02 ///< Comparator Positive Hysteresis Control            
           =2 #define CMP0CN0_CPHYP__DISABLED             0x00 ///< Positive Hysteresis disabled.                     
           =2 #define CMP0CN0_CPHYP__ENABLED_MODE1        0x04 ///< Positive Hysteresis = Hysteresis 1.               
           =2 #define CMP0CN0_CPHYP__ENABLED_MODE2        0x08 ///< Positive Hysteresis = Hysteresis 2.               
           =2 #define CMP0CN0_CPHYP__ENABLED_MODE3        0x0C ///< Positive Hysteresis = Hysteresis 3 (Maximum).     
           =2                                                                                                         
           =2 #define CMP0CN0_CPFIF__BMASK                0x10 ///< Comparator Falling-Edge Flag                      
           =2 #define CMP0CN0_CPFIF__SHIFT                0x04 ///< Comparator Falling-Edge Flag                      
           =2 #define CMP0CN0_CPFIF__NOT_SET              0x00 ///< No comparator falling edge has occurred since this
           =2                                                  ///< flag was last cleared.                            
           =2 #define CMP0CN0_CPFIF__FALLING_EDGE         0x10 ///< Comparator falling edge has occurred.             
           =2                                                                                                         
           =2 #define CMP0CN0_CPRIF__BMASK                0x20 ///< Comparator Rising-Edge Flag                       
           =2 #define CMP0CN0_CPRIF__SHIFT                0x05 ///< Comparator Rising-Edge Flag                       
           =2 #define CMP0CN0_CPRIF__NOT_SET              0x00 ///< No comparator rising edge has occurred since this 
           =2                                                  ///< flag was last cleared.                            
           =2 #define CMP0CN0_CPRIF__RISING_EDGE          0x20 ///< Comparator rising edge has occurred.              
           =2                                                                                                         
           =2 #define CMP0CN0_CPOUT__BMASK                0x40 ///< Comparator Output State Flag                      
           =2 #define CMP0CN0_CPOUT__SHIFT                0x06 ///< Comparator Output State Flag                      
           =2 #define CMP0CN0_CPOUT__POS_LESS_THAN_NEG    0x00 ///< Voltage on CP0P < CP0N.                           
           =2 #define CMP0CN0_CPOUT__POS_GREATER_THAN_NEG 0x40 ///< Voltage on CP0P > CP0N.                           
           =2                                                                                                         
           =2 #define CMP0CN0_CPEN__BMASK                 0x80 ///< Comparator Enable                                 
           =2 #define CMP0CN0_CPEN__SHIFT                 0x07 ///< Comparator Enable                                 
           =2 #define CMP0CN0_CPEN__DISABLED              0x00 ///< Comparator disabled.                              
           =2 #define CMP0CN0_CPEN__ENABLED               0x80 ///< Comparator enabled.                               
           =2                                                                                                         
           =2 //------------------------------------------------------------------------------
           =2 // CMP0MD Enums (Comparator 0 Mode @ 0x9D)
           =2 //------------------------------------------------------------------------------
           =2 #define CMP0MD_CPMD__FMASK              0x03 ///< Comparator Mode Select                      
           =2 #define CMP0MD_CPMD__SHIFT              0x00 ///< Comparator Mode Select                      
           =2 #define CMP0MD_CPMD__MODE0              0x00 ///< Mode 0 (Fastest Response Time, Highest Power
           =2                                              ///< Consumption)                                
           =2 #define CMP0MD_CPMD__MODE1              0x01 ///< Mode 1                                      
           =2 #define CMP0MD_CPMD__MODE2              0x02 ///< Mode 2                                      
           =2 #define CMP0MD_CPMD__MODE3              0x03 ///< Mode 3 (Slowest Response Time, Lowest Power 
           =2                                              ///< Consumption)                                
           =2                                                                                               
           =2 #define CMP0MD_CPFIE__BMASK             0x10 ///< Comparator Falling-Edge Interrupt Enable    
           =2 #define CMP0MD_CPFIE__SHIFT             0x04 ///< Comparator Falling-Edge Interrupt Enable    
           =2 #define CMP0MD_CPFIE__FALL_INT_DISABLED 0x00 ///< Comparator falling-edge interrupt disabled. 
           =2 #define CMP0MD_CPFIE__FALL_INT_ENABLED  0x10 ///< Comparator falling-edge interrupt enabled.  
           =2                                                                                               
           =2 #define CMP0MD_CPRIE__BMASK             0x20 ///< Comparator Rising-Edge Interrupt Enable     
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 92  

           =2 #define CMP0MD_CPRIE__SHIFT             0x05 ///< Comparator Rising-Edge Interrupt Enable     
           =2 #define CMP0MD_CPRIE__RISE_INT_DISABLED 0x00 ///< Comparator rising-edge interrupt disabled.  
           =2 #define CMP0MD_CPRIE__RISE_INT_ENABLED  0x20 ///< Comparator rising-edge interrupt enabled.   
           =2                                                                                               
           =2 //------------------------------------------------------------------------------
           =2 // CMP0MX Enums (Comparator 0 Multiplexer Selection @ 0x9F)
           =2 //------------------------------------------------------------------------------
           =2 #define CMP0MX_CMXP__FMASK  0x07 ///< Comparator Positive Input MUX Selection
           =2 #define CMP0MX_CMXP__SHIFT  0x00 ///< Comparator Positive Input MUX Selection
           =2 #define CMP0MX_CMXP__CMP0P0 0x00 ///< External pin CMP0P.0.                  
           =2 #define CMP0MX_CMXP__CMP0P1 0x01 ///< External pin CMP0P.1.                  
           =2 #define CMP0MX_CMXP__CMP0P2 0x02 ///< External pin CMP0P.2.                  
           =2 #define CMP0MX_CMXP__CMP0P3 0x03 ///< External pin CMP0P.3.                  
           =2 #define CMP0MX_CMXP__CMP0P4 0x04 ///< External pin CMP0P.4.                  
           =2                                                                              
           =2 #define CMP0MX_CMXN__FMASK  0x70 ///< Comparator Negative Input MUX Selection
           =2 #define CMP0MX_CMXN__SHIFT  0x04 ///< Comparator Negative Input MUX Selection
           =2 #define CMP0MX_CMXN__CMP0N0 0x00 ///< External pin CMP0N.0.                  
           =2 #define CMP0MX_CMXN__CMP0N1 0x10 ///< External pin CMP0N.1.                  
           =2 #define CMP0MX_CMXN__CMP0N2 0x20 ///< External pin CMP0N.2.                  
           =2 #define CMP0MX_CMXN__CMP0N3 0x30 ///< External pin CMP0N.3.                  
           =2 #define CMP0MX_CMXN__CMP0N4 0x40 ///< External pin CMP0N.4.                  
           =2                                                                              
           =2 //------------------------------------------------------------------------------
           =2 // CMP1CN0 Enums (Comparator 1 Control 0 @ 0x9A)
           =2 //------------------------------------------------------------------------------
           =2 #define CMP1CN0_CPHYN__FMASK                0x03 ///< Comparator Negative Hysteresis Control            
           =2 #define CMP1CN0_CPHYN__SHIFT                0x00 ///< Comparator Negative Hysteresis Control            
           =2 #define CMP1CN0_CPHYN__DISABLED             0x00 ///< Negative Hysteresis disabled.                     
           =2 #define CMP1CN0_CPHYN__ENABLED_MODE1        0x01 ///< Negative Hysteresis = Hysteresis 1.               
           =2 #define CMP1CN0_CPHYN__ENABLED_MODE2        0x02 ///< Negative Hysteresis = Hysteresis 2.               
           =2 #define CMP1CN0_CPHYN__ENABLED_MODE3        0x03 ///< Negative Hysteresis = Hysteresis 3 (Maximum).     
           =2                                                                                                         
           =2 #define CMP1CN0_CPHYP__FMASK                0x0C ///< Comparator Positive Hysteresis Control            
           =2 #define CMP1CN0_CPHYP__SHIFT                0x02 ///< Comparator Positive Hysteresis Control            
           =2 #define CMP1CN0_CPHYP__DISABLED             0x00 ///< Positive Hysteresis disabled.                     
           =2 #define CMP1CN0_CPHYP__ENABLED_MODE1        0x04 ///< Positive Hysteresis = Hysteresis 1.               
           =2 #define CMP1CN0_CPHYP__ENABLED_MODE2        0x08 ///< Positive Hysteresis = Hysteresis 2.               
           =2 #define CMP1CN0_CPHYP__ENABLED_MODE3        0x0C ///< Positive Hysteresis = Hysteresis 3 (Maximum).     
           =2                                                                                                         
           =2 #define CMP1CN0_CPFIF__BMASK                0x10 ///< Comparator Falling-Edge Flag                      
           =2 #define CMP1CN0_CPFIF__SHIFT                0x04 ///< Comparator Falling-Edge Flag                      
           =2 #define CMP1CN0_CPFIF__NOT_SET              0x00 ///< No comparator falling edge has occurred since this
           =2                                                  ///< flag was last cleared.                            
           =2 #define CMP1CN0_CPFIF__FALLING_EDGE         0x10 ///< Comparator falling edge has occurred.             
           =2                                                                                                         
           =2 #define CMP1CN0_CPRIF__BMASK                0x20 ///< Comparator Rising-Edge Flag                       
           =2 #define CMP1CN0_CPRIF__SHIFT                0x05 ///< Comparator Rising-Edge Flag                       
           =2 #define CMP1CN0_CPRIF__NOT_SET              0x00 ///< No comparator rising edge has occurred since this 
           =2                                                  ///< flag was last cleared.                            
           =2 #define CMP1CN0_CPRIF__RISING_EDGE          0x20 ///< Comparator rising edge has occurred.              
           =2                                                                                                         
           =2 #define CMP1CN0_CPOUT__BMASK                0x40 ///< Comparator Output State Flag                      
           =2 #define CMP1CN0_CPOUT__SHIFT                0x06 ///< Comparator Output State Flag                      
           =2 #define CMP1CN0_CPOUT__POS_LESS_THAN_NEG    0x00 ///< Voltage on CP1P < CP1N.                           
           =2 #define CMP1CN0_CPOUT__POS_GREATER_THAN_NEG 0x40 ///< Voltage on CP1P > CP1N.                           
           =2                                                                                                         
           =2 #define CMP1CN0_CPEN__BMASK                 0x80 ///< Comparator Enable                                 
           =2 #define CMP1CN0_CPEN__SHIFT                 0x07 ///< Comparator Enable                                 
           =2 #define CMP1CN0_CPEN__DISABLED              0x00 ///< Comparator disabled.                              
           =2 #define CMP1CN0_CPEN__ENABLED               0x80 ///< Comparator enabled.                               
           =2                                                                                                         
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 93  

           =2 //------------------------------------------------------------------------------
           =2 // CMP1MD Enums (Comparator 1 Mode @ 0x9C)
           =2 //------------------------------------------------------------------------------
           =2 #define CMP1MD_CPMD__FMASK              0x03 ///< Comparator Mode Select                      
           =2 #define CMP1MD_CPMD__SHIFT              0x00 ///< Comparator Mode Select                      
           =2 #define CMP1MD_CPMD__MODE0              0x00 ///< Mode 0 (Fastest Response Time, Highest Power
           =2                                              ///< Consumption)                                
           =2 #define CMP1MD_CPMD__MODE1              0x01 ///< Mode 1                                      
           =2 #define CMP1MD_CPMD__MODE2              0x02 ///< Mode 2                                      
           =2 #define CMP1MD_CPMD__MODE3              0x03 ///< Mode 3 (Slowest Response Time, Lowest Power 
           =2                                              ///< Consumption)                                
           =2                                                                                               
           =2 #define CMP1MD_CPFIE__BMASK             0x10 ///< Comparator Falling-Edge Interrupt Enable    
           =2 #define CMP1MD_CPFIE__SHIFT             0x04 ///< Comparator Falling-Edge Interrupt Enable    
           =2 #define CMP1MD_CPFIE__FALL_INT_DISABLED 0x00 ///< Comparator falling-edge interrupt disabled. 
           =2 #define CMP1MD_CPFIE__FALL_INT_ENABLED  0x10 ///< Comparator falling-edge interrupt enabled.  
           =2                                                                                               
           =2 #define CMP1MD_CPRIE__BMASK             0x20 ///< Comparator Rising-Edge Interrupt Enable     
           =2 #define CMP1MD_CPRIE__SHIFT             0x05 ///< Comparator Rising-Edge Interrupt Enable     
           =2 #define CMP1MD_CPRIE__RISE_INT_DISABLED 0x00 ///< Comparator rising-edge interrupt disabled.  
           =2 #define CMP1MD_CPRIE__RISE_INT_ENABLED  0x20 ///< Comparator rising-edge interrupt enabled.   
           =2                                                                                               
           =2 //------------------------------------------------------------------------------
           =2 // CMP1MX Enums (Comparator 1 Multiplexer Selection @ 0x9E)
           =2 //------------------------------------------------------------------------------
           =2 #define CMP1MX_CMXP__FMASK  0x07 ///< Comparator Positive Input MUX Selection
           =2 #define CMP1MX_CMXP__SHIFT  0x00 ///< Comparator Positive Input MUX Selection
           =2 #define CMP1MX_CMXP__CMP1P0 0x00 ///< External pin CMP1P.0.                  
           =2 #define CMP1MX_CMXP__CMP1P1 0x01 ///< External pin CMP1P.1.                  
           =2 #define CMP1MX_CMXP__CMP1P2 0x02 ///< External pin CMP1P.2.                  
           =2 #define CMP1MX_CMXP__CMP1P3 0x03 ///< External pin CMP1P.3.                  
           =2 #define CMP1MX_CMXP__CMP1P4 0x04 ///< External pin CMP1P.4.                  
           =2                                                                              
           =2 #define CMP1MX_CMXN__FMASK  0x70 ///< Comparator Negative Input MUX Selection
           =2 #define CMP1MX_CMXN__SHIFT  0x04 ///< Comparator Negative Input MUX Selection
           =2 #define CMP1MX_CMXN__CMP1N0 0x00 ///< External pin CMP1N.0.                  
           =2 #define CMP1MX_CMXN__CMP1N1 0x10 ///< External pin CMP1N.1.                  
           =2 #define CMP1MX_CMXN__CMP1N2 0x20 ///< External pin CMP1N.2.                  
           =2 #define CMP1MX_CMXN__CMP1N3 0x30 ///< External pin CMP1N.3.                  
           =2 #define CMP1MX_CMXN__CMP1N4 0x40 ///< External pin CMP1N.4.                  
           =2                                                                              
           =2 //------------------------------------------------------------------------------
           =2 // IT01CF Enums (INT0/INT1 Configuration @ 0xE4)
           =2 //------------------------------------------------------------------------------
           =2 #define IT01CF_IN0SL__FMASK       0x07 ///< INT0 Port Pin Selection   
           =2 #define IT01CF_IN0SL__SHIFT       0x00 ///< INT0 Port Pin Selection   
           =2 #define IT01CF_IN0SL__P0_0        0x00 ///< Select P0.0.              
           =2 #define IT01CF_IN0SL__P0_1        0x01 ///< Select P0.1.              
           =2 #define IT01CF_IN0SL__P0_2        0x02 ///< Select P0.2.              
           =2 #define IT01CF_IN0SL__P0_3        0x03 ///< Select P0.3.              
           =2 #define IT01CF_IN0SL__P0_4        0x04 ///< Select P0.4.              
           =2 #define IT01CF_IN0SL__P0_5        0x05 ///< Select P0.5.              
           =2 #define IT01CF_IN0SL__P0_6        0x06 ///< Select P0.6.              
           =2 #define IT01CF_IN0SL__P0_7        0x07 ///< Select P0.7.              
           =2                                                                       
           =2 #define IT01CF_IN0PL__BMASK       0x08 ///< INT0 Polarity             
           =2 #define IT01CF_IN0PL__SHIFT       0x03 ///< INT0 Polarity             
           =2 #define IT01CF_IN0PL__ACTIVE_LOW  0x00 ///< INT0 input is active low. 
           =2 #define IT01CF_IN0PL__ACTIVE_HIGH 0x08 ///< INT0 input is active high.
           =2                                                                       
           =2 #define IT01CF_IN1SL__FMASK       0x70 ///< INT1 Port Pin Selection   
           =2 #define IT01CF_IN1SL__SHIFT       0x04 ///< INT1 Port Pin Selection   
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 94  

           =2 #define IT01CF_IN1SL__P0_0        0x00 ///< Select P0.0.              
           =2 #define IT01CF_IN1SL__P0_1        0x10 ///< Select P0.1.              
           =2 #define IT01CF_IN1SL__P0_2        0x20 ///< Select P0.2.              
           =2 #define IT01CF_IN1SL__P0_3        0x30 ///< Select P0.3.              
           =2 #define IT01CF_IN1SL__P0_4        0x40 ///< Select P0.4.              
           =2 #define IT01CF_IN1SL__P0_5        0x50 ///< Select P0.5.              
           =2 #define IT01CF_IN1SL__P0_6        0x60 ///< Select P0.6.              
           =2 #define IT01CF_IN1SL__P0_7        0x70 ///< Select P0.7.              
           =2                                                                       
           =2 #define IT01CF_IN1PL__BMASK       0x80 ///< INT1 Polarity             
           =2 #define IT01CF_IN1PL__SHIFT       0x07 ///< INT1 Polarity             
           =2 #define IT01CF_IN1PL__ACTIVE_LOW  0x00 ///< INT1 input is active low. 
           =2 #define IT01CF_IN1PL__ACTIVE_HIGH 0x80 ///< INT1 input is active high.
           =2                                                                       
           =2 //------------------------------------------------------------------------------
           =2 // XOSC0CN Enums (External Oscillator Control @ 0xB1)
           =2 //------------------------------------------------------------------------------
           =2 #define XOSC0CN_XFCN__FMASK           0x07 ///< External Oscillator Frequency Control            
           =2 #define XOSC0CN_XFCN__SHIFT           0x00 ///< External Oscillator Frequency Control            
           =2 #define XOSC0CN_XFCN__MODE0           0x00 ///< Select external oscillator mode 0: Crystal       
           =2                                            ///< frequency <= 20 kHz, RC/C frequency <= 25 kHz, C 
           =2                                            ///< mode K factor = 0.87.                            
           =2 #define XOSC0CN_XFCN__MODE1           0x01 ///< Select external oscillator mode 1: 20 kHz <      
           =2                                            ///< Crystal frequency <= 58 kHz, 25 kHz < RC/C       
           =2                                            ///< frequency <= 50 kHz, C mode K factor = 2.6.      
           =2 #define XOSC0CN_XFCN__MODE2           0x02 ///< Select external oscillator mode 2: 58 kHz <      
           =2                                            ///< Crystal frequency <= 155 kHz, 50 kHz < RC/C      
           =2                                            ///< frequency <= 100 kHz, C mode K factor = 7.7.     
           =2 #define XOSC0CN_XFCN__MODE3           0x03 ///< Select external oscillator mode 3: 155 kHz <     
           =2                                            ///< Crystal frequency <= 415 kHz, 100 kHz < RC/C     
           =2                                            ///< frequency <= 200 kHz, C mode K factor = 22.      
           =2 #define XOSC0CN_XFCN__MODE4           0x04 ///< Select external oscillator mode 4: 415 kHz <     
           =2                                            ///< Crystal frequency <= 1.1 MHz, 200 kHz < RC/C     
           =2                                            ///< frequency <= 400 kHz, C mode K factor = 65.      
           =2 #define XOSC0CN_XFCN__MODE5           0x05 ///< Select external oscillator mode 5: 1.1 MHz <     
           =2                                            ///< Crystal frequency <= 3.1 MHz, 400 kHz < RC/C     
           =2                                            ///< frequency <= 800 kHz, C mode K factor = 180.     
           =2 #define XOSC0CN_XFCN__MODE6           0x06 ///< Select external oscillator mode 6: 3.1 MHz <     
           =2                                            ///< Crystal frequency <= 8.2 kHz, 800 kHz < RC/C     
           =2                                            ///< frequency <= 1.6 MHz, C mode K factor = 664.     
           =2 #define XOSC0CN_XFCN__MODE7           0x07 ///< Select external oscillator mode 7: 8.2 MHz <     
           =2                                            ///< Crystal frequency <= 25 MHz, 1.6 MHz < RC/C      
           =2                                            ///< frequency <= 3.2 MHz, C mode K factor = 1590.    
           =2                                                                                                  
           =2 #define XOSC0CN_XOSCMD__FMASK         0x70 ///< External Oscillator Mode                         
           =2 #define XOSC0CN_XOSCMD__SHIFT         0x04 ///< External Oscillator Mode                         
           =2 #define XOSC0CN_XOSCMD__DISABLED      0x00 ///< External Oscillator circuit disabled.            
           =2 #define XOSC0CN_XOSCMD__CMOS          0x20 ///< External CMOS Clock Mode.                        
           =2 #define XOSC0CN_XOSCMD__CMOS_DIV_2    0x30 ///< External CMOS Clock Mode with divide by 2 stage. 
           =2 #define XOSC0CN_XOSCMD__RC_DIV_2      0x40 ///< RC Oscillator Mode with divide by 2 stage.       
           =2 #define XOSC0CN_XOSCMD__C_DIV_2       0x50 ///< Capacitor Oscillator Mode with divide by 2 stage.
           =2 #define XOSC0CN_XOSCMD__CRYSTAL       0x60 ///< Crystal Oscillator Mode.                         
           =2 #define XOSC0CN_XOSCMD__CRYSTAL_DIV_2 0x70 ///< Crystal Oscillator Mode with divide by 2 stage.  
           =2                                                                                                  
           =2 #define XOSC0CN_XCLKVLD__BMASK        0x80 ///< External Oscillator Valid Flag                   
           =2 #define XOSC0CN_XCLKVLD__SHIFT        0x07 ///< External Oscillator Valid Flag                   
           =2 #define XOSC0CN_XCLKVLD__NOT_SET      0x00 ///< External Oscillator is unused or not yet stable. 
           =2 #define XOSC0CN_XCLKVLD__SET          0x80 ///< External Oscillator is running and stable.       
           =2                                                                                                  
           =2 //------------------------------------------------------------------------------
           =2 // FLKEY Enums (Flash Lock and Key @ 0xB7)
           =2 //------------------------------------------------------------------------------
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 95  

           =2 #define FLKEY_FLKEY__FMASK    0xFF ///< Flash Lock and Key                             
           =2 #define FLKEY_FLKEY__SHIFT    0x00 ///< Flash Lock and Key                             
           =2 #define FLKEY_FLKEY__LOCKED   0x00 ///< Flash is write/erase locked.                   
           =2 #define FLKEY_FLKEY__FIRST    0x01 ///< The first key code has been written (0xA5).    
           =2 #define FLKEY_FLKEY__UNLOCKED 0x02 ///< Flash is unlocked (writes/erases allowed).     
           =2 #define FLKEY_FLKEY__DISABLED 0x03 ///< Flash writes/erases are disabled until the next
           =2                                    ///< reset.                                         
           =2 #define FLKEY_FLKEY__KEY1     0xA5 ///< Flash writes and erases are enabled by writing 
           =2                                    ///< 0xA5 followed by 0xF1 to the FLKEY register.   
           =2 #define FLKEY_FLKEY__KEY2     0xF1 ///< Flash writes and erases are enabled by writing 
           =2                                    ///< 0xA5 followed by 0xF1 to the FLKEY register.   
           =2                                                                                        
           =2 //------------------------------------------------------------------------------
           =2 // FLSCL Enums (Flash Scale @ 0xB6)
           =2 //------------------------------------------------------------------------------
           =2 #define FLSCL_FLRT__BMASK               0x10 ///< Flash Read Timing                       
           =2 #define FLSCL_FLRT__SHIFT               0x04 ///< Flash Read Timing                       
           =2 #define FLSCL_FLRT__SYSCLK_BELOW_25_MHZ 0x00 ///< SYSCLK <= 25 MHz.                       
           =2 #define FLSCL_FLRT__SYSCLK_BELOW_48_MHZ 0x10 ///< SYSCLK <= 48 MHz.                       
           =2                                                                                           
           =2 #define FLSCL_FOSE__BMASK               0x80 ///< Flash One-Shot Enable                   
           =2 #define FLSCL_FOSE__SHIFT               0x07 ///< Flash One-Shot Enable                   
           =2 #define FLSCL_FOSE__DISABLED            0x00 ///< Disable the flash one-shot.             
           =2 #define FLSCL_FOSE__ENABLED             0x80 ///< Enable the flash one-shot (recommended).
           =2                                                                                           
           =2 //------------------------------------------------------------------------------
           =2 // PSCTL Enums (Program Store Control @ 0x8F)
           =2 //------------------------------------------------------------------------------
           =2 #define PSCTL_PSWE__BMASK          0x01 ///< Program Store Write Enable                      
           =2 #define PSCTL_PSWE__SHIFT          0x00 ///< Program Store Write Enable                      
           =2 #define PSCTL_PSWE__WRITE_DISABLED 0x00 ///< Writes to flash program memory disabled.        
           =2 #define PSCTL_PSWE__WRITE_ENABLED  0x01 ///< Writes to flash program memory enabled; the MOVX
           =2                                         ///< write instruction targets flash memory.         
           =2                                                                                              
           =2 #define PSCTL_PSEE__BMASK          0x02 ///< Program Store Erase Enable                      
           =2 #define PSCTL_PSEE__SHIFT          0x01 ///< Program Store Erase Enable                      
           =2 #define PSCTL_PSEE__ERASE_DISABLED 0x00 ///< Flash program memory erasure disabled.          
           =2 #define PSCTL_PSEE__ERASE_ENABLED  0x02 ///< Flash program memory erasure enabled.           
           =2                                                                                              
           =2 //------------------------------------------------------------------------------
           =2 // HFO0CAL Enums (High Frequency Oscillator Calibration @ 0xB3)
           =2 //------------------------------------------------------------------------------
           =2 #define HFO0CAL_OSCICL__FMASK 0x7F ///< Internal Oscillator Calibration
           =2 #define HFO0CAL_OSCICL__SHIFT 0x00 ///< Internal Oscillator Calibration
           =2                                                                        
           =2 //------------------------------------------------------------------------------
           =2 // HFO0CN Enums (High Frequency Oscillator Control @ 0xB2)
           =2 //------------------------------------------------------------------------------
           =2 #define HFO0CN_IFCN__FMASK        0x03 ///< Oscillator Frequency Divider Control              
           =2 #define HFO0CN_IFCN__SHIFT        0x00 ///< Oscillator Frequency Divider Control              
           =2 #define HFO0CN_IFCN__SYSCLK_DIV_8 0x00 ///< SYSCLK can be derived from Internal H-F Oscillator
           =2                                        ///< divided by 8 (1.5 MHz).                           
           =2 #define HFO0CN_IFCN__SYSCLK_DIV_4 0x01 ///< SYSCLK can be derived from Internal H-F Oscillator
           =2                                        ///< divided by 4 (3 MHz).                             
           =2 #define HFO0CN_IFCN__SYSCLK_DIV_2 0x02 ///< SYSCLK can be derived from Internal H-F Oscillator
           =2                                        ///< divided by 2 (6 MHz).                             
           =2 #define HFO0CN_IFCN__SYSCLK_DIV_1 0x03 ///< SYSCLK can be derived from Internal H-F Oscillator
           =2                                        ///< divided by 1 (12 MHz).                            
           =2                                                                                               
           =2 #define HFO0CN_SUSPEND__BMASK     0x20 ///< Oscillator Suspend Enable                         
           =2 #define HFO0CN_SUSPEND__SHIFT     0x05 ///< Oscillator Suspend Enable                         
           =2 #define HFO0CN_SUSPEND__DISABLED  0x00 ///< The internal oscillator is not in suspend mode.   
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 96  

           =2 #define HFO0CN_SUSPEND__ENABLED   0x20 ///< Place the internal oscillator in suspend mode.    
           =2                                                                                               
           =2 #define HFO0CN_IFRDY__BMASK       0x40 ///< Oscillator Frequency Ready Flag                   
           =2 #define HFO0CN_IFRDY__SHIFT       0x06 ///< Oscillator Frequency Ready Flag                   
           =2 #define HFO0CN_IFRDY__NOT_SET     0x00 ///< The Internal High Frequency Oscillator is not     
           =2                                        ///< running at the programmed frequency.              
           =2 #define HFO0CN_IFRDY__SET         0x40 ///< The Internal High Frequency Oscillator is running 
           =2                                        ///< at the programmed frequency.                      
           =2                                                                                               
           =2 #define HFO0CN_IOSCEN__BMASK      0x80 ///< Oscillator Enable                                 
           =2 #define HFO0CN_IOSCEN__SHIFT      0x07 ///< Oscillator Enable                                 
           =2 #define HFO0CN_IOSCEN__DISABLED   0x00 ///< Disable the High Frequency Oscillator.            
           =2 #define HFO0CN_IOSCEN__ENABLED    0x80 ///< Enable the High Frequency Oscillator.             
           =2                                                                                               
           =2 //------------------------------------------------------------------------------
           =2 // EIE1 Enums (Extended Interrupt Enable 1 @ 0xE6)
           =2 //------------------------------------------------------------------------------
           =2 #define EIE1_ESMB0__BMASK     0x01 ///< SMBus (SMB0) Interrupt Enable                     
           =2 #define EIE1_ESMB0__SHIFT     0x00 ///< SMBus (SMB0) Interrupt Enable                     
           =2 #define EIE1_ESMB0__DISABLED  0x00 ///< Disable all SMB0 interrupts.                      
           =2 #define EIE1_ESMB0__ENABLED   0x01 ///< Enable interrupt requests generated by SMB0.      
           =2                                                                                           
           =2 #define EIE1_EUSB0__BMASK     0x02 ///< USB (USB0) Interrupt Enable                       
           =2 #define EIE1_EUSB0__SHIFT     0x01 ///< USB (USB0) Interrupt Enable                       
           =2 #define EIE1_EUSB0__DISABLED  0x00 ///< Disable all USB0 interrupts.                      
           =2 #define EIE1_EUSB0__ENABLED   0x02 ///< Enable interrupt requests generated by USB0.      
           =2                                                                                           
           =2 #define EIE1_EWADC0__BMASK    0x04 ///< ADC0 Window Comparison Interrupt Enable           
           =2 #define EIE1_EWADC0__SHIFT    0x02 ///< ADC0 Window Comparison Interrupt Enable           
           =2 #define EIE1_EWADC0__DISABLED 0x00 ///< Disable ADC0 Window Comparison interrupt.         
           =2 #define EIE1_EWADC0__ENABLED  0x04 ///< Enable interrupt requests generated by ADC0 Window
           =2                                    ///< Compare flag (ADWINT).                            
           =2                                                                                           
           =2 #define EIE1_EADC0__BMASK     0x08 ///< ADC0 Conversion Complete Interrupt Enable         
           =2 #define EIE1_EADC0__SHIFT     0x03 ///< ADC0 Conversion Complete Interrupt Enable         
           =2 #define EIE1_EADC0__DISABLED  0x00 ///< Disable ADC0 Conversion Complete interrupt.       
           =2 #define EIE1_EADC0__ENABLED   0x08 ///< Enable interrupt requests generated by the ADINT  
           =2                                    ///< flag.                                             
           =2                                                                                           
           =2 #define EIE1_EPCA0__BMASK     0x10 ///< Programmable Counter Array (PCA0) Interrupt Enable
           =2 #define EIE1_EPCA0__SHIFT     0x04 ///< Programmable Counter Array (PCA0) Interrupt Enable
           =2 #define EIE1_EPCA0__DISABLED  0x00 ///< Disable all PCA0 interrupts.                      
           =2 #define EIE1_EPCA0__ENABLED   0x10 ///< Enable interrupt requests generated by PCA0.      
           =2                                                                                           
           =2 #define EIE1_ECP0__BMASK      0x20 ///< Comparator0 (CP0) Interrupt Enable                
           =2 #define EIE1_ECP0__SHIFT      0x05 ///< Comparator0 (CP0) Interrupt Enable                
           =2 #define EIE1_ECP0__DISABLED   0x00 ///< Disable CP0 interrupts.                           
           =2 #define EIE1_ECP0__ENABLED    0x20 ///< Enable interrupt requests generated by the        
           =2                                    ///< comparator 0 CPRIF or CPFIF flags.                
           =2                                                                                           
           =2 #define EIE1_ECP1__BMASK      0x40 ///< Comparator1 (CP1) Interrupt Enable                
           =2 #define EIE1_ECP1__SHIFT      0x06 ///< Comparator1 (CP1) Interrupt Enable                
           =2 #define EIE1_ECP1__DISABLED   0x00 ///< Disable CP1 interrupts.                           
           =2 #define EIE1_ECP1__ENABLED    0x40 ///< Enable interrupt requests generated by the        
           =2                                    ///< comparator 1 CPRIF or CPFIF flags.                
           =2                                                                                           
           =2 #define EIE1_ET3__BMASK       0x80 ///< Timer 3 Interrupt Enable                          
           =2 #define EIE1_ET3__SHIFT       0x07 ///< Timer 3 Interrupt Enable                          
           =2 #define EIE1_ET3__DISABLED    0x00 ///< Disable Timer 3 interrupts.                       
           =2 #define EIE1_ET3__ENABLED     0x80 ///< Enable interrupt requests generated by the TF3L or
           =2                                    ///< TF3H flags.                                       
           =2                                                                                           
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 97  

           =2 //------------------------------------------------------------------------------
           =2 // EIE2 Enums (Extended Interrupt Enable 2 @ 0xE7)
           =2 //------------------------------------------------------------------------------
           =2 #define EIE2_EVBUS__BMASK    0x01 ///< VBUS Level Interrupt Enable                       
           =2 #define EIE2_EVBUS__SHIFT    0x00 ///< VBUS Level Interrupt Enable                       
           =2 #define EIE2_EVBUS__DISABLED 0x00 ///< Disable all VBUS interrupts.                      
           =2 #define EIE2_EVBUS__ENABLED  0x01 ///< Enable interrupt requests generated by VBUS level 
           =2                                   ///< sense.                                            
           =2                                                                                          
           =2 #define EIE2_ES1__BMASK      0x02 ///< UART1 Interrupt Enable                            
           =2 #define EIE2_ES1__SHIFT      0x01 ///< UART1 Interrupt Enable                            
           =2 #define EIE2_ES1__DISABLED   0x00 ///< Disable UART1 interrupt.                          
           =2 #define EIE2_ES1__ENABLED    0x02 ///< Enable UART1 interrupt.                           
           =2                                                                                          
           =2 #define EIE2_ESMB1__BMASK    0x08 ///< SMBus1 Interrupt Enable                           
           =2 #define EIE2_ESMB1__SHIFT    0x03 ///< SMBus1 Interrupt Enable                           
           =2 #define EIE2_ESMB1__DISABLED 0x00 ///< Disable all SMB1 interrupts.                      
           =2 #define EIE2_ESMB1__ENABLED  0x08 ///< Enable interrupt requests generated by SMB1.      
           =2                                                                                          
           =2 #define EIE2_ET4__BMASK      0x10 ///< Timer 4 Interrupt Enable                          
           =2 #define EIE2_ET4__SHIFT      0x04 ///< Timer 4 Interrupt Enable                          
           =2 #define EIE2_ET4__DISABLED   0x00 ///< Disable Timer 4interrupts.                        
           =2 #define EIE2_ET4__ENABLED    0x10 ///< Enable interrupt requests generated by the TF4L or
           =2                                   ///< TF4H flags.                                       
           =2                                                                                          
           =2 #define EIE2_ET5__BMASK      0x20 ///< Timer 5 Interrupt Enable                          
           =2 #define EIE2_ET5__SHIFT      0x05 ///< Timer 5 Interrupt Enable                          
           =2 #define EIE2_ET5__DISABLED   0x00 ///< Disable Timer 5 interrupts.                       
           =2 #define EIE2_ET5__ENABLED    0x20 ///< Enable interrupt requests generated by the TF5L or
           =2                                   ///< TF5H flags.                                       
           =2                                                                                          
           =2 //------------------------------------------------------------------------------
           =2 // EIP1 Enums (Extended Interrupt Priority 1 @ 0xF6)
           =2 //------------------------------------------------------------------------------
           =2 #define EIP1_PSMB0__BMASK  0x01 ///< SMBus (SMB0) Interrupt Priority Control                     
           =2 #define EIP1_PSMB0__SHIFT  0x00 ///< SMBus (SMB0) Interrupt Priority Control                     
           =2 #define EIP1_PSMB0__LOW    0x00 ///< SMB0 interrupt set to low priority level.                   
           =2 #define EIP1_PSMB0__HIGH   0x01 ///< SMB0 interrupt set to high priority level.                  
           =2                                                                                                  
           =2 #define EIP1_PUSB0__BMASK  0x02 ///< USB (USB0) Interrupt Priority Control                       
           =2 #define EIP1_PUSB0__SHIFT  0x01 ///< USB (USB0) Interrupt Priority Control                       
           =2 #define EIP1_PUSB0__LOW    0x00 ///< USB0 interrupt set to low priority level.                   
           =2 #define EIP1_PUSB0__HIGH   0x02 ///< USB0 interrupt set to high priority level.                  
           =2                                                                                                  
           =2 #define EIP1_PWADC0__BMASK 0x04 ///< ADC0 Window Comparator Interrupt Priority Control           
           =2 #define EIP1_PWADC0__SHIFT 0x02 ///< ADC0 Window Comparator Interrupt Priority Control           
           =2 #define EIP1_PWADC0__LOW   0x00 ///< ADC0 Window interrupt set to low priority level.            
           =2 #define EIP1_PWADC0__HIGH  0x04 ///< ADC0 Window interrupt set to high priority level.           
           =2                                                                                                  
           =2 #define EIP1_PADC0__BMASK  0x08 ///< ADC0 Conversion Complete Interrupt Priority Control         
           =2 #define EIP1_PADC0__SHIFT  0x03 ///< ADC0 Conversion Complete Interrupt Priority Control         
           =2 #define EIP1_PADC0__LOW    0x00 ///< ADC0 Conversion Complete interrupt set to low               
           =2                                 ///< priority level.                                             
           =2 #define EIP1_PADC0__HIGH   0x08 ///< ADC0 Conversion Complete interrupt set to high              
           =2                                 ///< priority level.                                             
           =2                                                                                                  
           =2 #define EIP1_PPCA0__BMASK  0x10 ///< Programmable Counter Array (PCA0) Interrupt Priority Control
           =2 #define EIP1_PPCA0__SHIFT  0x04 ///< Programmable Counter Array (PCA0) Interrupt Priority Control
           =2 #define EIP1_PPCA0__LOW    0x00 ///< PCA0 interrupt set to low priority level.                   
           =2 #define EIP1_PPCA0__HIGH   0x10 ///< PCA0 interrupt set to high priority level.                  
           =2                                                                                                  
           =2 #define EIP1_PCP0__BMASK   0x20 ///< Comparator0 (CP0) Interrupt Priority Control                
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 98  

           =2 #define EIP1_PCP0__SHIFT   0x05 ///< Comparator0 (CP0) Interrupt Priority Control                
           =2 #define EIP1_PCP0__LOW     0x00 ///< CP0 interrupt set to low priority level.                    
           =2 #define EIP1_PCP0__HIGH    0x20 ///< CP0 interrupt set to high priority level.                   
           =2                                                                                                  
           =2 #define EIP1_PCP1__BMASK   0x40 ///< Comparator1 (CP1) Interrupt Priority Control                
           =2 #define EIP1_PCP1__SHIFT   0x06 ///< Comparator1 (CP1) Interrupt Priority Control                
           =2 #define EIP1_PCP1__LOW     0x00 ///< CP1 interrupt set to low priority level.                    
           =2 #define EIP1_PCP1__HIGH    0x40 ///< CP1 interrupt set to high priority level.                   
           =2                                                                                                  
           =2 #define EIP1_PT3__BMASK    0x80 ///< Timer 3 Interrupt Priority Control                          
           =2 #define EIP1_PT3__SHIFT    0x07 ///< Timer 3 Interrupt Priority Control                          
           =2 #define EIP1_PT3__LOW      0x00 ///< Timer 3 interrupts set to low priority level.               
           =2 #define EIP1_PT3__HIGH     0x80 ///< Timer 3 interrupts set to high priority level.              
           =2                                                                                                  
           =2 //------------------------------------------------------------------------------
           =2 // EIP2 Enums (Extended Interrupt Priority 2 @ 0xF7)
           =2 //------------------------------------------------------------------------------
           =2 #define EIP2_PVBUS__BMASK 0x01 ///< VBUS Level Interrupt Priority Control        
           =2 #define EIP2_PVBUS__SHIFT 0x00 ///< VBUS Level Interrupt Priority Control        
           =2 #define EIP2_PVBUS__LOW   0x00 ///< VBUS interrupt set to low priority level.    
           =2 #define EIP2_PVBUS__HIGH  0x01 ///< VBUS interrupt set to high priority level.   
           =2                                                                                  
           =2 #define EIP2_PS1__BMASK   0x02 ///< UART1 Interrupt Priority Control             
           =2 #define EIP2_PS1__SHIFT   0x01 ///< UART1 Interrupt Priority Control             
           =2 #define EIP2_PS1__LOW     0x00 ///< UART1 interrupt set to low priority level.   
           =2 #define EIP2_PS1__HIGH    0x02 ///< UART1 interrupt set to high priority level.  
           =2                                                                                  
           =2 #define EIP2_PSMB1__BMASK 0x08 ///< SMBus1 Interrupt Priority Control            
           =2 #define EIP2_PSMB1__SHIFT 0x03 ///< SMBus1 Interrupt Priority Control            
           =2 #define EIP2_PSMB1__LOW   0x00 ///< SMB1 interrupt set to low priority level.    
           =2 #define EIP2_PSMB1__HIGH  0x08 ///< SMB1 interrupt set to high priority level.   
           =2                                                                                  
           =2 #define EIP2_PT4__BMASK   0x10 ///< Timer 4 Interrupt Priority Control           
           =2 #define EIP2_PT4__SHIFT   0x04 ///< Timer 4 Interrupt Priority Control           
           =2 #define EIP2_PT4__LOW     0x00 ///< Timer 4 interrupt set to low priority level. 
           =2 #define EIP2_PT4__HIGH    0x10 ///< Timer 4 interrupt set to high priority level.
           =2                                                                                  
           =2 #define EIP2_PT5__BMASK   0x20 ///< Timer 5 Interrupt Priority Control           
           =2 #define EIP2_PT5__SHIFT   0x05 ///< Timer 5 Interrupt Priority Control           
           =2 #define EIP2_PT5__LOW     0x00 ///< Timer 5 interrupt set to low priority level. 
           =2 #define EIP2_PT5__HIGH    0x20 ///< Timer 5 interrupt set to high priority level.
           =2                                                                                  
           =2 //------------------------------------------------------------------------------
           =2 // IE Enums (Interrupt Enable @ 0xA8)
           =2 //------------------------------------------------------------------------------
           =2 #define IE_EX0__BMASK      0x01 ///< External Interrupt 0 Enable                       
           =2 #define IE_EX0__SHIFT      0x00 ///< External Interrupt 0 Enable                       
           =2 #define IE_EX0__DISABLED   0x00 ///< Disable external interrupt 0.                     
           =2 #define IE_EX0__ENABLED    0x01 ///< Enable interrupt requests generated by the INT0   
           =2                                 ///< input.                                            
           =2                                                                                        
           =2 #define IE_ET0__BMASK      0x02 ///< Timer 0 Interrupt Enable                          
           =2 #define IE_ET0__SHIFT      0x01 ///< Timer 0 Interrupt Enable                          
           =2 #define IE_ET0__DISABLED   0x00 ///< Disable all Timer 0 interrupt.                    
           =2 #define IE_ET0__ENABLED    0x02 ///< Enable interrupt requests generated by the TF0    
           =2                                 ///< flag.                                             
           =2                                                                                        
           =2 #define IE_EX1__BMASK      0x04 ///< External Interrupt 1 Enable                       
           =2 #define IE_EX1__SHIFT      0x02 ///< External Interrupt 1 Enable                       
           =2 #define IE_EX1__DISABLED   0x00 ///< Disable external interrupt 1.                     
           =2 #define IE_EX1__ENABLED    0x04 ///< Enable interrupt requests generated by the INT1   
           =2                                 ///< input.                                            
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 99  

           =2                                                                                        
           =2 #define IE_ET1__BMASK      0x08 ///< Timer 1 Interrupt Enable                          
           =2 #define IE_ET1__SHIFT      0x03 ///< Timer 1 Interrupt Enable                          
           =2 #define IE_ET1__DISABLED   0x00 ///< Disable all Timer 1 interrupt.                    
           =2 #define IE_ET1__ENABLED    0x08 ///< Enable interrupt requests generated by the TF1    
           =2                                 ///< flag.                                             
           =2                                                                                        
           =2 #define IE_ES0__BMASK      0x10 ///< UART0 Interrupt Enable                            
           =2 #define IE_ES0__SHIFT      0x04 ///< UART0 Interrupt Enable                            
           =2 #define IE_ES0__DISABLED   0x00 ///< Disable UART0 interrupt.                          
           =2 #define IE_ES0__ENABLED    0x10 ///< Enable UART0 interrupt.                           
           =2                                                                                        
           =2 #define IE_ET2__BMASK      0x20 ///< Timer 2 Interrupt Enable                          
           =2 #define IE_ET2__SHIFT      0x05 ///< Timer 2 Interrupt Enable                          
           =2 #define IE_ET2__DISABLED   0x00 ///< Disable Timer 2 interrupt.                        
           =2 #define IE_ET2__ENABLED    0x20 ///< Enable interrupt requests generated by the TF2L or
           =2                                 ///< TF2H flags.                                       
           =2                                                                                        
           =2 #define IE_ESPI0__BMASK    0x40 ///< SPI0 Interrupt Enable                             
           =2 #define IE_ESPI0__SHIFT    0x06 ///< SPI0 Interrupt Enable                             
           =2 #define IE_ESPI0__DISABLED 0x00 ///< Disable all SPI0 interrupts.                      
           =2 #define IE_ESPI0__ENABLED  0x40 ///< Enable interrupt requests generated by SPI0.      
           =2                                                                                        
           =2 #define IE_EA__BMASK       0x80 ///< All Interrupts Enable                             
           =2 #define IE_EA__SHIFT       0x07 ///< All Interrupts Enable                             
           =2 #define IE_EA__DISABLED    0x00 ///< Disable all interrupt sources.                    
           =2 #define IE_EA__ENABLED     0x80 ///< Enable each interrupt according to its individual 
           =2                                 ///< mask setting.                                     
           =2                                                                                        
           =2 //------------------------------------------------------------------------------
           =2 // IP Enums (Interrupt Priority @ 0xB8)
           =2 //------------------------------------------------------------------------------
           =2 #define IP_PX0__BMASK   0x01 ///< External Interrupt 0 Priority Control                        
           =2 #define IP_PX0__SHIFT   0x00 ///< External Interrupt 0 Priority Control                        
           =2 #define IP_PX0__LOW     0x00 ///< External Interrupt 0 set to low priority level.              
           =2 #define IP_PX0__HIGH    0x01 ///< External Interrupt 0 set to high priority level.             
           =2                                                                                                
           =2 #define IP_PT0__BMASK   0x02 ///< Timer 0 Interrupt Priority Control                           
           =2 #define IP_PT0__SHIFT   0x01 ///< Timer 0 Interrupt Priority Control                           
           =2 #define IP_PT0__LOW     0x00 ///< Timer 0 interrupt set to low priority level.                 
           =2 #define IP_PT0__HIGH    0x02 ///< Timer 0 interrupt set to high priority level.                
           =2                                                                                                
           =2 #define IP_PX1__BMASK   0x04 ///< External Interrupt 1 Priority Control                        
           =2 #define IP_PX1__SHIFT   0x02 ///< External Interrupt 1 Priority Control                        
           =2 #define IP_PX1__LOW     0x00 ///< External Interrupt 1 set to low priority level.              
           =2 #define IP_PX1__HIGH    0x04 ///< External Interrupt 1 set to high priority level.             
           =2                                                                                                
           =2 #define IP_PT1__BMASK   0x08 ///< Timer 1 Interrupt Priority Control                           
           =2 #define IP_PT1__SHIFT   0x03 ///< Timer 1 Interrupt Priority Control                           
           =2 #define IP_PT1__LOW     0x00 ///< Timer 1 interrupt set to low priority level.                 
           =2 #define IP_PT1__HIGH    0x08 ///< Timer 1 interrupt set to high priority level.                
           =2                                                                                                
           =2 #define IP_PS0__BMASK   0x10 ///< UART0 Interrupt Priority Control                             
           =2 #define IP_PS0__SHIFT   0x04 ///< UART0 Interrupt Priority Control                             
           =2 #define IP_PS0__LOW     0x00 ///< UART0 interrupt set to low priority level.                   
           =2 #define IP_PS0__HIGH    0x10 ///< UART0 interrupt set to high priority level.                  
           =2                                                                                                
           =2 #define IP_PT2__BMASK   0x20 ///< Timer 2 Interrupt Priority Control                           
           =2 #define IP_PT2__SHIFT   0x05 ///< Timer 2 Interrupt Priority Control                           
           =2 #define IP_PT2__LOW     0x00 ///< Timer 2 interrupt set to low priority level.                 
           =2 #define IP_PT2__HIGH    0x20 ///< Timer 2 interrupt set to high priority level.                
           =2                                                                                                
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 100 

           =2 #define IP_PSPI0__BMASK 0x40 ///< Serial Peripheral Interface (SPI0) Interrupt Priority Control
           =2 #define IP_PSPI0__SHIFT 0x06 ///< Serial Peripheral Interface (SPI0) Interrupt Priority Control
           =2 #define IP_PSPI0__LOW   0x00 ///< SPI0 interrupt set to low priority level.                    
           =2 #define IP_PSPI0__HIGH  0x40 ///< SPI0 interrupt set to high priority level.                   
           =2                                                                                                
           =2 //------------------------------------------------------------------------------
           =2 // LFO0CN Enums (Low Frequency Oscillator Control @ 0x86)
           =2 //------------------------------------------------------------------------------
           =2 #define LFO0CN_OSCLD__FMASK       0x03 ///< Internal L-F Oscillator Divider Select           
           =2 #define LFO0CN_OSCLD__SHIFT       0x00 ///< Internal L-F Oscillator Divider Select           
           =2 #define LFO0CN_OSCLD__DIVIDE_BY_8 0x00 ///< Divide by 8 selected.                            
           =2 #define LFO0CN_OSCLD__DIVIDE_BY_4 0x01 ///< Divide by 4 selected.                            
           =2 #define LFO0CN_OSCLD__DIVIDE_BY_2 0x02 ///< Divide by 2 selected.                            
           =2 #define LFO0CN_OSCLD__DIVIDE_BY_1 0x03 ///< Divide by 1 selected.                            
           =2                                                                                              
           =2 #define LFO0CN_OSCLF__FMASK       0x3C ///< Internal L-F Oscillator Frequency Control        
           =2 #define LFO0CN_OSCLF__SHIFT       0x02 ///< Internal L-F Oscillator Frequency Control        
           =2                                                                                              
           =2 #define LFO0CN_OSCLRDY__BMASK     0x40 ///< Internal L-F Oscillator Ready                    
           =2 #define LFO0CN_OSCLRDY__SHIFT     0x06 ///< Internal L-F Oscillator Ready                    
           =2 #define LFO0CN_OSCLRDY__NOT_SET   0x00 ///< Internal L-F Oscillator frequency not stabilized.
           =2 #define LFO0CN_OSCLRDY__SET       0x40 ///< Internal L-F Oscillator frequency stabilized.    
           =2                                                                                              
           =2 #define LFO0CN_OSCLEN__BMASK      0x80 ///< Internal L-F Oscillator Enable                   
           =2 #define LFO0CN_OSCLEN__SHIFT      0x07 ///< Internal L-F Oscillator Enable                   
           =2 #define LFO0CN_OSCLEN__DISABLED   0x00 ///< Internal L-F Oscillator Disabled.                
           =2 #define LFO0CN_OSCLEN__ENABLED    0x80 ///< Internal L-F Oscillator Enabled.                 
           =2                                                                                              
           =2 //------------------------------------------------------------------------------
           =2 // XBR0 Enums (Port I/O Crossbar 0 @ 0xE1)
           =2 //------------------------------------------------------------------------------
           =2 #define XBR0_URT0E__BMASK     0x01 ///< UART0 I/O Output Enable                        
           =2 #define XBR0_URT0E__SHIFT     0x00 ///< UART0 I/O Output Enable                        
           =2 #define XBR0_URT0E__DISABLED  0x00 ///< UART0 I/O unavailable at Port pin.             
           =2 #define XBR0_URT0E__ENABLED   0x01 ///< UART0 TX, RX routed to Port pins P0.4 and P0.5.
           =2                                                                                        
           =2 #define XBR0_SPI0E__BMASK     0x02 ///< SPI I/O Enable                                 
           =2 #define XBR0_SPI0E__SHIFT     0x01 ///< SPI I/O Enable                                 
           =2 #define XBR0_SPI0E__DISABLED  0x00 ///< SPI I/O unavailable at Port pins.              
           =2 #define XBR0_SPI0E__ENABLED   0x02 ///< SPI I/O routed to Port pins. The SPI can be    
           =2                                    ///< assigned either 3 or 4 GPIO pins.              
           =2                                                                                        
           =2 #define XBR0_SMB0E__BMASK     0x04 ///< SMB0 I/O Enable                                
           =2 #define XBR0_SMB0E__SHIFT     0x02 ///< SMB0 I/O Enable                                
           =2 #define XBR0_SMB0E__DISABLED  0x00 ///< SMBus 0 I/O unavailable at Port pins.          
           =2 #define XBR0_SMB0E__ENABLED   0x04 ///< SMBus 0 I/O routed to Port pins.               
           =2                                                                                        
           =2 #define XBR0_SYSCKE__BMASK    0x08 ///< SYSCLK Output Enable                           
           =2 #define XBR0_SYSCKE__SHIFT    0x03 ///< SYSCLK Output Enable                           
           =2 #define XBR0_SYSCKE__DISABLED 0x00 ///< SYSCLK unavailable at Port pin.                
           =2 #define XBR0_SYSCKE__ENABLED  0x08 ///< SYSCLK output routed to Port pin.              
           =2                                                                                        
           =2 #define XBR0_CP0E__BMASK      0x10 ///< Comparator0 Output Enable                      
           =2 #define XBR0_CP0E__SHIFT      0x04 ///< Comparator0 Output Enable                      
           =2 #define XBR0_CP0E__DISABLED   0x00 ///< CP0 unavailable at Port pin.                   
           =2 #define XBR0_CP0E__ENABLED    0x10 ///< CP0 routed to Port pin.                        
           =2                                                                                        
           =2 #define XBR0_CP0AE__BMASK     0x20 ///< Comparator0 Asynchronous Output Enable         
           =2 #define XBR0_CP0AE__SHIFT     0x05 ///< Comparator0 Asynchronous Output Enable         
           =2 #define XBR0_CP0AE__DISABLED  0x00 ///< Asynchronous CP0 unavailable at Port pin.      
           =2 #define XBR0_CP0AE__ENABLED   0x20 ///< Asynchronous CP0 routed to Port pin.           
           =2                                                                                        
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 101 

           =2 #define XBR0_CP1E__BMASK      0x40 ///< Comparator1 Output Enable                      
           =2 #define XBR0_CP1E__SHIFT      0x06 ///< Comparator1 Output Enable                      
           =2 #define XBR0_CP1E__DISABLED   0x00 ///< CP1 unavailable at Port pin.                   
           =2 #define XBR0_CP1E__ENABLED    0x40 ///< CP1 routed to Port pin.                        
           =2                                                                                        
           =2 #define XBR0_CP1AE__BMASK     0x80 ///< Comparator1 Asynchronous Output Enable         
           =2 #define XBR0_CP1AE__SHIFT     0x07 ///< Comparator1 Asynchronous Output Enable         
           =2 #define XBR0_CP1AE__DISABLED  0x00 ///< Asynchronous CP1 unavailable at Port pin.      
           =2 #define XBR0_CP1AE__ENABLED   0x80 ///< Asynchronous CP1 routed to Port pin.           
           =2                                                                                        
           =2 //------------------------------------------------------------------------------
           =2 // XBR1 Enums (Port I/O Crossbar 1 @ 0xE2)
           =2 //------------------------------------------------------------------------------
           =2 #define XBR1_PCA0ME__FMASK                    0x07 ///< PCA Module I/O Enable                            
           =2 #define XBR1_PCA0ME__SHIFT                    0x00 ///< PCA Module I/O Enable                            
           =2 #define XBR1_PCA0ME__DISABLED                 0x00 ///< All PCA I/O unavailable at Port pins.            
           =2 #define XBR1_PCA0ME__CEX0                     0x01 ///< CEX0 routed to Port pin.                         
           =2 #define XBR1_PCA0ME__CEX0_CEX1                0x02 ///< CEX0, CEX1 routed to Port pins.                  
           =2 #define XBR1_PCA0ME__CEX0_CEX1_CEX2           0x03 ///< CEX0, CEX1, CEX2 routed to Port pins.            
           =2 #define XBR1_PCA0ME__CEX0_CEX1_CEX2_CEX3      0x04 ///< CEX0, CEX1, CEX2, CEX3 routed to Port pins.      
           =2 #define XBR1_PCA0ME__CEX0_CEX1_CEX2_CEX3_CEX4 0x05 ///< CEX0, CEX1, CEX2, CEX3, CEX4 routed to Port pins.
           =2                                                                                                          
           =2 #define XBR1_ECIE__BMASK                      0x08 ///< PCA0 External Counter Input Enable               
           =2 #define XBR1_ECIE__SHIFT                      0x03 ///< PCA0 External Counter Input Enable               
           =2 #define XBR1_ECIE__DISABLED                   0x00 ///< ECI unavailable at Port pin.                     
           =2 #define XBR1_ECIE__ENABLED                    0x08 ///< ECI routed to Port pin.                          
           =2                                                                                                          
           =2 #define XBR1_T0E__BMASK                       0x10 ///< T0 Enable                                        
           =2 #define XBR1_T0E__SHIFT                       0x04 ///< T0 Enable                                        
           =2 #define XBR1_T0E__DISABLED                    0x00 ///< T0 unavailable at Port pin.                      
           =2 #define XBR1_T0E__ENABLED                     0x10 ///< T0 routed to Port pin.                           
           =2                                                                                                          
           =2 #define XBR1_T1E__BMASK                       0x20 ///< T1 Enable                                        
           =2 #define XBR1_T1E__SHIFT                       0x05 ///< T1 Enable                                        
           =2 #define XBR1_T1E__DISABLED                    0x00 ///< T1 unavailable at Port pin.                      
           =2 #define XBR1_T1E__ENABLED                     0x20 ///< T1 routed to Port pin.                           
           =2                                                                                                          
           =2 #define XBR1_XBARE__BMASK                     0x40 ///< Crossbar Enable                                  
           =2 #define XBR1_XBARE__SHIFT                     0x06 ///< Crossbar Enable                                  
           =2 #define XBR1_XBARE__DISABLED                  0x00 ///< Crossbar disabled.                               
           =2 #define XBR1_XBARE__ENABLED                   0x40 ///< Crossbar enabled.                                
           =2                                                                                                          
           =2 #define XBR1_WEAKPUD__BMASK                   0x80 ///< Port I/O Weak Pullup Disable                     
           =2 #define XBR1_WEAKPUD__SHIFT                   0x07 ///< Port I/O Weak Pullup Disable                     
           =2 #define XBR1_WEAKPUD__PULL_UPS_ENABLED        0x00 ///< Weak Pullups enabled (except for Ports whose I/O 
           =2                                                    ///< are configured for analog mode).                 
           =2 #define XBR1_WEAKPUD__PULL_UPS_DISABLED       0x80 ///< Weak Pullups disabled.                           
           =2                                                                                                          
           =2 //------------------------------------------------------------------------------
           =2 // XBR2 Enums (Port I/O Crossbar 2 @ 0xE3)
           =2 //------------------------------------------------------------------------------
           =2 #define XBR2_URT1E__BMASK    0x01 ///< UART1 I/O Output Enable             
           =2 #define XBR2_URT1E__SHIFT    0x00 ///< UART1 I/O Output Enable             
           =2 #define XBR2_URT1E__DISABLED 0x00 ///< UART1 I/O unavailable at Port pin.  
           =2 #define XBR2_URT1E__ENABLED  0x01 ///< UART1 TX, RX routed to Port pins.   
           =2                                                                            
           =2 #define XBR2_SMB1E__BMASK    0x02 ///< SMBus1 I/O Enable                   
           =2 #define XBR2_SMB1E__SHIFT    0x01 ///< SMBus1 I/O Enable                   
           =2 #define XBR2_SMB1E__DISABLED 0x00 ///< SMBus1 I/O unavailable at Port pins.
           =2 #define XBR2_SMB1E__ENABLED  0x02 ///< SMBus1 I/O routed to Port pins.     
           =2                                                                            
           =2 //------------------------------------------------------------------------------
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 102 

           =2 // PCA0CPH0 Enums (PCA Channel 0 Capture Module High Byte @ 0xFC)
           =2 //------------------------------------------------------------------------------
           =2 #define PCA0CPH0_PCA0CPH0__FMASK 0xFF ///< PCA Channel 0 Capture Module High Byte
           =2 #define PCA0CPH0_PCA0CPH0__SHIFT 0x00 ///< PCA Channel 0 Capture Module High Byte
           =2                                                                                  
           =2 //------------------------------------------------------------------------------
           =2 // PCA0CPL0 Enums (PCA Channel 0 Capture Module Low Byte @ 0xFB)
           =2 //------------------------------------------------------------------------------
           =2 #define PCA0CPL0_PCA0CPL0__FMASK 0xFF ///< PCA Channel 0 Capture Module Low Byte
           =2 #define PCA0CPL0_PCA0CPL0__SHIFT 0x00 ///< PCA Channel 0 Capture Module Low Byte
           =2                                                                                 
           =2 //------------------------------------------------------------------------------
           =2 // PCA0CPM0 Enums (PCA Channel 0 Capture/Compare Mode @ 0xDA)
           =2 //------------------------------------------------------------------------------
           =2 #define PCA0CPM0_ECCF__BMASK    0x01 ///< Channel 0 Capture/Compare Flag Interrupt Enable
           =2 #define PCA0CPM0_ECCF__SHIFT    0x00 ///< Channel 0 Capture/Compare Flag Interrupt Enable
           =2 #define PCA0CPM0_ECCF__DISABLED 0x00 ///< Disable CCF0 interrupts.                       
           =2 #define PCA0CPM0_ECCF__ENABLED  0x01 ///< Enable a Capture/Compare Flag interrupt request
           =2                                      ///< when CCF0 is set.                              
           =2                                                                                          
           =2 #define PCA0CPM0_PWM__BMASK     0x02 ///< Channel 0 Pulse Width Modulation Mode Enable   
           =2 #define PCA0CPM0_PWM__SHIFT     0x01 ///< Channel 0 Pulse Width Modulation Mode Enable   
           =2 #define PCA0CPM0_PWM__DISABLED  0x00 ///< Disable PWM function.                          
           =2 #define PCA0CPM0_PWM__ENABLED   0x02 ///< Enable PWM function.                           
           =2                                                                                          
           =2 #define PCA0CPM0_TOG__BMASK     0x04 ///< Channel 0 Toggle Function Enable               
           =2 #define PCA0CPM0_TOG__SHIFT     0x02 ///< Channel 0 Toggle Function Enable               
           =2 #define PCA0CPM0_TOG__DISABLED  0x00 ///< Disable toggle function.                       
           =2 #define PCA0CPM0_TOG__ENABLED   0x04 ///< Enable toggle function.                        
           =2                                                                                          
           =2 #define PCA0CPM0_MAT__BMASK     0x08 ///< Channel 0 Match Function Enable                
           =2 #define PCA0CPM0_MAT__SHIFT     0x03 ///< Channel 0 Match Function Enable                
           =2 #define PCA0CPM0_MAT__DISABLED  0x00 ///< Disable match function.                        
           =2 #define PCA0CPM0_MAT__ENABLED   0x08 ///< Enable match function.                         
           =2                                                                                          
           =2 #define PCA0CPM0_CAPN__BMASK    0x10 ///< Channel 0 Capture Negative Function Enable     
           =2 #define PCA0CPM0_CAPN__SHIFT    0x04 ///< Channel 0 Capture Negative Function Enable     
           =2 #define PCA0CPM0_CAPN__DISABLED 0x00 ///< Disable negative edge capture.                 
           =2 #define PCA0CPM0_CAPN__ENABLED  0x10 ///< Enable negative edge capture.                  
           =2                                                                                          
           =2 #define PCA0CPM0_CAPP__BMASK    0x20 ///< Channel 0 Capture Positive Function Enable     
           =2 #define PCA0CPM0_CAPP__SHIFT    0x05 ///< Channel 0 Capture Positive Function Enable     
           =2 #define PCA0CPM0_CAPP__DISABLED 0x00 ///< Disable positive edge capture.                 
           =2 #define PCA0CPM0_CAPP__ENABLED  0x20 ///< Enable positive edge capture.                  
           =2                                                                                          
           =2 #define PCA0CPM0_ECOM__BMASK    0x40 ///< Channel 0 Comparator Function Enable           
           =2 #define PCA0CPM0_ECOM__SHIFT    0x06 ///< Channel 0 Comparator Function Enable           
           =2 #define PCA0CPM0_ECOM__DISABLED 0x00 ///< Disable comparator function.                   
           =2 #define PCA0CPM0_ECOM__ENABLED  0x40 ///< Enable comparator function.                    
           =2                                                                                          
           =2 #define PCA0CPM0_PWM16__BMASK   0x80 ///< Channel 0 16-bit Pulse Width Modulation Enable 
           =2 #define PCA0CPM0_PWM16__SHIFT   0x07 ///< Channel 0 16-bit Pulse Width Modulation Enable 
           =2 #define PCA0CPM0_PWM16__8_BIT   0x00 ///< 8-bit PWM selected.                            
           =2 #define PCA0CPM0_PWM16__16_BIT  0x80 ///< 16-bit PWM selected.                           
           =2                                                                                          
           =2 //------------------------------------------------------------------------------
           =2 // PCA0CPH1 Enums (PCA Channel 1 Capture Module High Byte @ 0xEA)
           =2 //------------------------------------------------------------------------------
           =2 #define PCA0CPH1_PCA0CPH1__FMASK 0xFF ///< PCA Channel 1 Capture Module High Byte
           =2 #define PCA0CPH1_PCA0CPH1__SHIFT 0x00 ///< PCA Channel 1 Capture Module High Byte
           =2                                                                                  
           =2 //------------------------------------------------------------------------------
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 103 

           =2 // PCA0CPL1 Enums (PCA Channel 1 Capture Module Low Byte @ 0xE9)
           =2 //------------------------------------------------------------------------------
           =2 #define PCA0CPL1_PCA0CPL1__FMASK 0xFF ///< PCA Channel 1 Capture Module Low Byte
           =2 #define PCA0CPL1_PCA0CPL1__SHIFT 0x00 ///< PCA Channel 1 Capture Module Low Byte
           =2                                                                                 
           =2 //------------------------------------------------------------------------------
           =2 // PCA0CPM1 Enums (PCA Channel 1 Capture/Compare Mode @ 0xDB)
           =2 //------------------------------------------------------------------------------
           =2 #define PCA0CPM1_ECCF__BMASK    0x01 ///< Channel 1 Capture/Compare Flag Interrupt Enable
           =2 #define PCA0CPM1_ECCF__SHIFT    0x00 ///< Channel 1 Capture/Compare Flag Interrupt Enable
           =2 #define PCA0CPM1_ECCF__DISABLED 0x00 ///< Disable CCF1 interrupts.                       
           =2 #define PCA0CPM1_ECCF__ENABLED  0x01 ///< Enable a Capture/Compare Flag interrupt request
           =2                                      ///< when CCF1 is set.                              
           =2                                                                                          
           =2 #define PCA0CPM1_PWM__BMASK     0x02 ///< Channel 1 Pulse Width Modulation Mode Enable   
           =2 #define PCA0CPM1_PWM__SHIFT     0x01 ///< Channel 1 Pulse Width Modulation Mode Enable   
           =2 #define PCA0CPM1_PWM__DISABLED  0x00 ///< Disable PWM function.                          
           =2 #define PCA0CPM1_PWM__ENABLED   0x02 ///< Enable PWM function.                           
           =2                                                                                          
           =2 #define PCA0CPM1_TOG__BMASK     0x04 ///< Channel 1 Toggle Function Enable               
           =2 #define PCA0CPM1_TOG__SHIFT     0x02 ///< Channel 1 Toggle Function Enable               
           =2 #define PCA0CPM1_TOG__DISABLED  0x00 ///< Disable toggle function.                       
           =2 #define PCA0CPM1_TOG__ENABLED   0x04 ///< Enable toggle function.                        
           =2                                                                                          
           =2 #define PCA0CPM1_MAT__BMASK     0x08 ///< Channel 1 Match Function Enable                
           =2 #define PCA0CPM1_MAT__SHIFT     0x03 ///< Channel 1 Match Function Enable                
           =2 #define PCA0CPM1_MAT__DISABLED  0x00 ///< Disable match function.                        
           =2 #define PCA0CPM1_MAT__ENABLED   0x08 ///< Enable match function.                         
           =2                                                                                          
           =2 #define PCA0CPM1_CAPN__BMASK    0x10 ///< Channel 1 Capture Negative Function Enable     
           =2 #define PCA0CPM1_CAPN__SHIFT    0x04 ///< Channel 1 Capture Negative Function Enable     
           =2 #define PCA0CPM1_CAPN__DISABLED 0x00 ///< Disable negative edge capture.                 
           =2 #define PCA0CPM1_CAPN__ENABLED  0x10 ///< Enable negative edge capture.                  
           =2                                                                                          
           =2 #define PCA0CPM1_CAPP__BMASK    0x20 ///< Channel 1 Capture Positive Function Enable     
           =2 #define PCA0CPM1_CAPP__SHIFT    0x05 ///< Channel 1 Capture Positive Function Enable     
           =2 #define PCA0CPM1_CAPP__DISABLED 0x00 ///< Disable positive edge capture.                 
           =2 #define PCA0CPM1_CAPP__ENABLED  0x20 ///< Enable positive edge capture.                  
           =2                                                                                          
           =2 #define PCA0CPM1_ECOM__BMASK    0x40 ///< Channel 1 Comparator Function Enable           
           =2 #define PCA0CPM1_ECOM__SHIFT    0x06 ///< Channel 1 Comparator Function Enable           
           =2 #define PCA0CPM1_ECOM__DISABLED 0x00 ///< Disable comparator function.                   
           =2 #define PCA0CPM1_ECOM__ENABLED  0x40 ///< Enable comparator function.                    
           =2                                                                                          
           =2 #define PCA0CPM1_PWM16__BMASK   0x80 ///< Channel 1 16-bit Pulse Width Modulation Enable 
           =2 #define PCA0CPM1_PWM16__SHIFT   0x07 ///< Channel 1 16-bit Pulse Width Modulation Enable 
           =2 #define PCA0CPM1_PWM16__8_BIT   0x00 ///< 8-bit PWM selected.                            
           =2 #define PCA0CPM1_PWM16__16_BIT  0x80 ///< 16-bit PWM selected.                           
           =2                                                                                          
           =2 //------------------------------------------------------------------------------
           =2 // PCA0CPH2 Enums (PCA Channel 2 Capture Module High Byte @ 0xEC)
           =2 //------------------------------------------------------------------------------
           =2 #define PCA0CPH2_PCA0CPH2__FMASK 0xFF ///< PCA Channel 2 Capture Module High Byte
           =2 #define PCA0CPH2_PCA0CPH2__SHIFT 0x00 ///< PCA Channel 2 Capture Module High Byte
           =2                                                                                  
           =2 //------------------------------------------------------------------------------
           =2 // PCA0CPL2 Enums (PCA Channel 2 Capture Module Low Byte @ 0xEB)
           =2 //------------------------------------------------------------------------------
           =2 #define PCA0CPL2_PCA0CPL2__FMASK 0xFF ///< PCA Channel 2 Capture Module Low Byte
           =2 #define PCA0CPL2_PCA0CPL2__SHIFT 0x00 ///< PCA Channel 2 Capture Module Low Byte
           =2                                                                                 
           =2 //------------------------------------------------------------------------------
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 104 

           =2 // PCA0CPM2 Enums (PCA Channel 2 Capture/Compare Mode @ 0xDC)
           =2 //------------------------------------------------------------------------------
           =2 #define PCA0CPM2_ECCF__BMASK    0x01 ///< Channel 2 Capture/Compare Flag Interrupt Enable
           =2 #define PCA0CPM2_ECCF__SHIFT    0x00 ///< Channel 2 Capture/Compare Flag Interrupt Enable
           =2 #define PCA0CPM2_ECCF__DISABLED 0x00 ///< Disable CCF2 interrupts.                       
           =2 #define PCA0CPM2_ECCF__ENABLED  0x01 ///< Enable a Capture/Compare Flag interrupt request
           =2                                      ///< when CCF2 is set.                              
           =2                                                                                          
           =2 #define PCA0CPM2_PWM__BMASK     0x02 ///< Channel 2 Pulse Width Modulation Mode Enable   
           =2 #define PCA0CPM2_PWM__SHIFT     0x01 ///< Channel 2 Pulse Width Modulation Mode Enable   
           =2 #define PCA0CPM2_PWM__DISABLED  0x00 ///< Disable PWM function.                          
           =2 #define PCA0CPM2_PWM__ENABLED   0x02 ///< Enable PWM function.                           
           =2                                                                                          
           =2 #define PCA0CPM2_TOG__BMASK     0x04 ///< Channel 2 Toggle Function Enable               
           =2 #define PCA0CPM2_TOG__SHIFT     0x02 ///< Channel 2 Toggle Function Enable               
           =2 #define PCA0CPM2_TOG__DISABLED  0x00 ///< Disable toggle function.                       
           =2 #define PCA0CPM2_TOG__ENABLED   0x04 ///< Enable toggle function.                        
           =2                                                                                          
           =2 #define PCA0CPM2_MAT__BMASK     0x08 ///< Channel 2 Match Function Enable                
           =2 #define PCA0CPM2_MAT__SHIFT     0x03 ///< Channel 2 Match Function Enable                
           =2 #define PCA0CPM2_MAT__DISABLED  0x00 ///< Disable match function.                        
           =2 #define PCA0CPM2_MAT__ENABLED   0x08 ///< Enable match function.                         
           =2                                                                                          
           =2 #define PCA0CPM2_CAPN__BMASK    0x10 ///< Channel 2 Capture Negative Function Enable     
           =2 #define PCA0CPM2_CAPN__SHIFT    0x04 ///< Channel 2 Capture Negative Function Enable     
           =2 #define PCA0CPM2_CAPN__DISABLED 0x00 ///< Disable negative edge capture.                 
           =2 #define PCA0CPM2_CAPN__ENABLED  0x10 ///< Enable negative edge capture.                  
           =2                                                                                          
           =2 #define PCA0CPM2_CAPP__BMASK    0x20 ///< Channel 2 Capture Positive Function Enable     
           =2 #define PCA0CPM2_CAPP__SHIFT    0x05 ///< Channel 2 Capture Positive Function Enable     
           =2 #define PCA0CPM2_CAPP__DISABLED 0x00 ///< Disable positive edge capture.                 
           =2 #define PCA0CPM2_CAPP__ENABLED  0x20 ///< Enable positive edge capture.                  
           =2                                                                                          
           =2 #define PCA0CPM2_ECOM__BMASK    0x40 ///< Channel 2 Comparator Function Enable           
           =2 #define PCA0CPM2_ECOM__SHIFT    0x06 ///< Channel 2 Comparator Function Enable           
           =2 #define PCA0CPM2_ECOM__DISABLED 0x00 ///< Disable comparator function.                   
           =2 #define PCA0CPM2_ECOM__ENABLED  0x40 ///< Enable comparator function.                    
           =2                                                                                          
           =2 #define PCA0CPM2_PWM16__BMASK   0x80 ///< Channel 2 16-bit Pulse Width Modulation Enable 
           =2 #define PCA0CPM2_PWM16__SHIFT   0x07 ///< Channel 2 16-bit Pulse Width Modulation Enable 
           =2 #define PCA0CPM2_PWM16__8_BIT   0x00 ///< 8-bit PWM selected.                            
           =2 #define PCA0CPM2_PWM16__16_BIT  0x80 ///< 16-bit PWM selected.                           
           =2                                                                                          
           =2 //------------------------------------------------------------------------------
           =2 // PCA0CPH3 Enums (PCA Channel 3 Capture Module High Byte @ 0xEE)
           =2 //------------------------------------------------------------------------------
           =2 #define PCA0CPH3_PCA0CPH3__FMASK 0xFF ///< PCA Channel 3 Capture Module High Byte
           =2 #define PCA0CPH3_PCA0CPH3__SHIFT 0x00 ///< PCA Channel 3 Capture Module High Byte
           =2                                                                                  
           =2 //------------------------------------------------------------------------------
           =2 // PCA0CPL3 Enums (PCA Channel 3 Capture Module Low Byte @ 0xED)
           =2 //------------------------------------------------------------------------------
           =2 #define PCA0CPL3_PCA0CPL3__FMASK 0xFF ///< PCA Channel 3 Capture Module Low Byte
           =2 #define PCA0CPL3_PCA0CPL3__SHIFT 0x00 ///< PCA Channel 3 Capture Module Low Byte
           =2                                                                                 
           =2 //------------------------------------------------------------------------------
           =2 // PCA0CPM3 Enums (PCA Channel 3 Capture/Compare Mode @ 0xDD)
           =2 //------------------------------------------------------------------------------
           =2 #define PCA0CPM3_ECCF__BMASK    0x01 ///< Channel 3 Capture/Compare Flag Interrupt Enable
           =2 #define PCA0CPM3_ECCF__SHIFT    0x00 ///< Channel 3 Capture/Compare Flag Interrupt Enable
           =2 #define PCA0CPM3_ECCF__DISABLED 0x00 ///< Disable CCF3 interrupts.                       
           =2 #define PCA0CPM3_ECCF__ENABLED  0x01 ///< Enable a Capture/Compare Flag interrupt request
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 105 

           =2                                      ///< when CCF3 is set.                              
           =2                                                                                          
           =2 #define PCA0CPM3_PWM__BMASK     0x02 ///< Channel 3 Pulse Width Modulation Mode Enable   
           =2 #define PCA0CPM3_PWM__SHIFT     0x01 ///< Channel 3 Pulse Width Modulation Mode Enable   
           =2 #define PCA0CPM3_PWM__DISABLED  0x00 ///< Disable PWM function.                          
           =2 #define PCA0CPM3_PWM__ENABLED   0x02 ///< Enable PWM function.                           
           =2                                                                                          
           =2 #define PCA0CPM3_TOG__BMASK     0x04 ///< Channel 3 Toggle Function Enable               
           =2 #define PCA0CPM3_TOG__SHIFT     0x02 ///< Channel 3 Toggle Function Enable               
           =2 #define PCA0CPM3_TOG__DISABLED  0x00 ///< Disable toggle function.                       
           =2 #define PCA0CPM3_TOG__ENABLED   0x04 ///< Enable toggle function.                        
           =2                                                                                          
           =2 #define PCA0CPM3_MAT__BMASK     0x08 ///< Channel 3 Match Function Enable                
           =2 #define PCA0CPM3_MAT__SHIFT     0x03 ///< Channel 3 Match Function Enable                
           =2 #define PCA0CPM3_MAT__DISABLED  0x00 ///< Disable match function.                        
           =2 #define PCA0CPM3_MAT__ENABLED   0x08 ///< Enable match function.                         
           =2                                                                                          
           =2 #define PCA0CPM3_CAPN__BMASK    0x10 ///< Channel 3 Capture Negative Function Enable     
           =2 #define PCA0CPM3_CAPN__SHIFT    0x04 ///< Channel 3 Capture Negative Function Enable     
           =2 #define PCA0CPM3_CAPN__DISABLED 0x00 ///< Disable negative edge capture.                 
           =2 #define PCA0CPM3_CAPN__ENABLED  0x10 ///< Enable negative edge capture.                  
           =2                                                                                          
           =2 #define PCA0CPM3_CAPP__BMASK    0x20 ///< Channel 3 Capture Positive Function Enable     
           =2 #define PCA0CPM3_CAPP__SHIFT    0x05 ///< Channel 3 Capture Positive Function Enable     
           =2 #define PCA0CPM3_CAPP__DISABLED 0x00 ///< Disable positive edge capture.                 
           =2 #define PCA0CPM3_CAPP__ENABLED  0x20 ///< Enable positive edge capture.                  
           =2                                                                                          
           =2 #define PCA0CPM3_ECOM__BMASK    0x40 ///< Channel 3 Comparator Function Enable           
           =2 #define PCA0CPM3_ECOM__SHIFT    0x06 ///< Channel 3 Comparator Function Enable           
           =2 #define PCA0CPM3_ECOM__DISABLED 0x00 ///< Disable comparator function.                   
           =2 #define PCA0CPM3_ECOM__ENABLED  0x40 ///< Enable comparator function.                    
           =2                                                                                          
           =2 #define PCA0CPM3_PWM16__BMASK   0x80 ///< Channel 3 16-bit Pulse Width Modulation Enable 
           =2 #define PCA0CPM3_PWM16__SHIFT   0x07 ///< Channel 3 16-bit Pulse Width Modulation Enable 
           =2 #define PCA0CPM3_PWM16__8_BIT   0x00 ///< 8-bit PWM selected.                            
           =2 #define PCA0CPM3_PWM16__16_BIT  0x80 ///< 16-bit PWM selected.                           
           =2                                                                                          
           =2 //------------------------------------------------------------------------------
           =2 // PCA0CPH4 Enums (PCA Channel 4 Capture Module High Byte @ 0xFE)
           =2 //------------------------------------------------------------------------------
           =2 #define PCA0CPH4_PCA0CPH4__FMASK 0xFF ///< PCA Channel 4 Capture Module High Byte
           =2 #define PCA0CPH4_PCA0CPH4__SHIFT 0x00 ///< PCA Channel 4 Capture Module High Byte
           =2                                                                                  
           =2 //------------------------------------------------------------------------------
           =2 // PCA0CPL4 Enums (PCA Channel 4 Capture Module Low Byte @ 0xFD)
           =2 //------------------------------------------------------------------------------
           =2 #define PCA0CPL4_PCA0CPL4__FMASK 0xFF ///< PCA Channel 4 Capture Module Low Byte
           =2 #define PCA0CPL4_PCA0CPL4__SHIFT 0x00 ///< PCA Channel 4 Capture Module Low Byte
           =2                                                                                 
           =2 //------------------------------------------------------------------------------
           =2 // PCA0CPM4 Enums (PCA Channel 4 Capture/Compare Mode @ 0xDE)
           =2 //------------------------------------------------------------------------------
           =2 #define PCA0CPM4_ECCF__BMASK    0x01 ///< Channel 4 Capture/Compare Flag Interrupt Enable
           =2 #define PCA0CPM4_ECCF__SHIFT    0x00 ///< Channel 4 Capture/Compare Flag Interrupt Enable
           =2 #define PCA0CPM4_ECCF__DISABLED 0x00 ///< Disable CCF4 interrupts.                       
           =2 #define PCA0CPM4_ECCF__ENABLED  0x01 ///< Enable a Capture/Compare Flag interrupt request
           =2                                      ///< when CCF4 is set.                              
           =2                                                                                          
           =2 #define PCA0CPM4_PWM__BMASK     0x02 ///< Channel 4 Pulse Width Modulation Mode Enable   
           =2 #define PCA0CPM4_PWM__SHIFT     0x01 ///< Channel 4 Pulse Width Modulation Mode Enable   
           =2 #define PCA0CPM4_PWM__DISABLED  0x00 ///< Disable PWM function.                          
           =2 #define PCA0CPM4_PWM__ENABLED   0x02 ///< Enable PWM function.                           
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 106 

           =2                                                                                          
           =2 #define PCA0CPM4_TOG__BMASK     0x04 ///< Channel 4 Toggle Function Enable               
           =2 #define PCA0CPM4_TOG__SHIFT     0x02 ///< Channel 4 Toggle Function Enable               
           =2 #define PCA0CPM4_TOG__DISABLED  0x00 ///< Disable toggle function.                       
           =2 #define PCA0CPM4_TOG__ENABLED   0x04 ///< Enable toggle function.                        
           =2                                                                                          
           =2 #define PCA0CPM4_MAT__BMASK     0x08 ///< Channel 4 Match Function Enable                
           =2 #define PCA0CPM4_MAT__SHIFT     0x03 ///< Channel 4 Match Function Enable                
           =2 #define PCA0CPM4_MAT__DISABLED  0x00 ///< Disable match function.                        
           =2 #define PCA0CPM4_MAT__ENABLED   0x08 ///< Enable match function.                         
           =2                                                                                          
           =2 #define PCA0CPM4_CAPN__BMASK    0x10 ///< Channel 4 Capture Negative Function Enable     
           =2 #define PCA0CPM4_CAPN__SHIFT    0x04 ///< Channel 4 Capture Negative Function Enable     
           =2 #define PCA0CPM4_CAPN__DISABLED 0x00 ///< Disable negative edge capture.                 
           =2 #define PCA0CPM4_CAPN__ENABLED  0x10 ///< Enable negative edge capture.                  
           =2                                                                                          
           =2 #define PCA0CPM4_CAPP__BMASK    0x20 ///< Channel 4 Capture Positive Function Enable     
           =2 #define PCA0CPM4_CAPP__SHIFT    0x05 ///< Channel 4 Capture Positive Function Enable     
           =2 #define PCA0CPM4_CAPP__DISABLED 0x00 ///< Disable positive edge capture.                 
           =2 #define PCA0CPM4_CAPP__ENABLED  0x20 ///< Enable positive edge capture.                  
           =2                                                                                          
           =2 #define PCA0CPM4_ECOM__BMASK    0x40 ///< Channel 4 Comparator Function Enable           
           =2 #define PCA0CPM4_ECOM__SHIFT    0x06 ///< Channel 4 Comparator Function Enable           
           =2 #define PCA0CPM4_ECOM__DISABLED 0x00 ///< Disable comparator function.                   
           =2 #define PCA0CPM4_ECOM__ENABLED  0x40 ///< Enable comparator function.                    
           =2                                                                                          
           =2 #define PCA0CPM4_PWM16__BMASK   0x80 ///< Channel 4 16-bit Pulse Width Modulation Enable 
           =2 #define PCA0CPM4_PWM16__SHIFT   0x07 ///< Channel 4 16-bit Pulse Width Modulation Enable 
           =2 #define PCA0CPM4_PWM16__8_BIT   0x00 ///< 8-bit PWM selected.                            
           =2 #define PCA0CPM4_PWM16__16_BIT  0x80 ///< 16-bit PWM selected.                           
           =2                                                                                          
           =2 //------------------------------------------------------------------------------
           =2 // PCA0CN0 Enums (PCA Control 0 @ 0xD8)
           =2 //------------------------------------------------------------------------------
           =2 #define PCA0CN0_CCF0__BMASK   0x01 ///< PCA Module 0 Capture/Compare Flag             
           =2 #define PCA0CN0_CCF0__SHIFT   0x00 ///< PCA Module 0 Capture/Compare Flag             
           =2 #define PCA0CN0_CCF0__NOT_SET 0x00 ///< A match or capture did not occur on channel 0.
           =2 #define PCA0CN0_CCF0__SET     0x01 ///< A match or capture occurred on channel 0.     
           =2                                                                                       
           =2 #define PCA0CN0_CCF1__BMASK   0x02 ///< PCA Module 1 Capture/Compare Flag             
           =2 #define PCA0CN0_CCF1__SHIFT   0x01 ///< PCA Module 1 Capture/Compare Flag             
           =2 #define PCA0CN0_CCF1__NOT_SET 0x00 ///< A match or capture did not occur on channel 1.
           =2 #define PCA0CN0_CCF1__SET     0x02 ///< A match or capture occurred on channel 1.     
           =2                                                                                       
           =2 #define PCA0CN0_CCF2__BMASK   0x04 ///< PCA Module 2 Capture/Compare Flag             
           =2 #define PCA0CN0_CCF2__SHIFT   0x02 ///< PCA Module 2 Capture/Compare Flag             
           =2 #define PCA0CN0_CCF2__NOT_SET 0x00 ///< A match or capture did not occur on channel 2.
           =2 #define PCA0CN0_CCF2__SET     0x04 ///< A match or capture occurred on channel 2.     
           =2                                                                                       
           =2 #define PCA0CN0_CCF3__BMASK   0x08 ///< PCA Module 3 Capture/Compare Flag             
           =2 #define PCA0CN0_CCF3__SHIFT   0x03 ///< PCA Module 3 Capture/Compare Flag             
           =2 #define PCA0CN0_CCF3__NOT_SET 0x00 ///< A match or capture did not occur on channel 3.
           =2 #define PCA0CN0_CCF3__SET     0x08 ///< A match or capture occurred on channel 3.     
           =2                                                                                       
           =2 #define PCA0CN0_CCF4__BMASK   0x10 ///< PCA Module 4 Capture/Compare Flag             
           =2 #define PCA0CN0_CCF4__SHIFT   0x04 ///< PCA Module 4 Capture/Compare Flag             
           =2 #define PCA0CN0_CCF4__NOT_SET 0x00 ///< A match or capture did not occur on channel 4.
           =2 #define PCA0CN0_CCF4__SET     0x10 ///< A match or capture occurred on channel 4.     
           =2                                                                                       
           =2 #define PCA0CN0_CR__BMASK     0x40 ///< PCA Counter/Timer Run Control                 
           =2 #define PCA0CN0_CR__SHIFT     0x06 ///< PCA Counter/Timer Run Control                 
           =2 #define PCA0CN0_CR__STOP      0x00 ///< Stop the PCA Counter/Timer.                   
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 107 

           =2 #define PCA0CN0_CR__RUN       0x40 ///< Start the PCA Counter/Timer running.          
           =2                                                                                       
           =2 #define PCA0CN0_CF__BMASK     0x80 ///< PCA Counter/Timer Overflow Flag               
           =2 #define PCA0CN0_CF__SHIFT     0x07 ///< PCA Counter/Timer Overflow Flag               
           =2 #define PCA0CN0_CF__NOT_SET   0x00 ///< The PCA counter/timer did not overflow.       
           =2 #define PCA0CN0_CF__SET       0x80 ///< The PCA counter/timer overflowed.             
           =2                                                                                       
           =2 //------------------------------------------------------------------------------
           =2 // PCA0H Enums (PCA Counter/Timer High Byte @ 0xFA)
           =2 //------------------------------------------------------------------------------
           =2 #define PCA0H_PCA0H__FMASK 0xFF ///< PCA Counter/Timer High Byte
           =2 #define PCA0H_PCA0H__SHIFT 0x00 ///< PCA Counter/Timer High Byte
           =2                                                                 
           =2 //------------------------------------------------------------------------------
           =2 // PCA0L Enums (PCA Counter/Timer Low Byte @ 0xF9)
           =2 //------------------------------------------------------------------------------
           =2 #define PCA0L_PCA0L__FMASK 0xFF ///< PCA Counter/Timer Low Byte
           =2 #define PCA0L_PCA0L__SHIFT 0x00 ///< PCA Counter/Timer Low Byte
           =2                                                                
           =2 //------------------------------------------------------------------------------
           =2 // PCA0MD Enums (PCA Mode @ 0xD9)
           =2 //------------------------------------------------------------------------------
           =2 #define PCA0MD_ECF__BMASK            0x01 ///< PCA Counter/Timer Overflow Interrupt Enable       
           =2 #define PCA0MD_ECF__SHIFT            0x00 ///< PCA Counter/Timer Overflow Interrupt Enable       
           =2 #define PCA0MD_ECF__OVF_INT_DISABLED 0x00 ///< Disable the CF interrupt.                         
           =2 #define PCA0MD_ECF__OVF_INT_ENABLED  0x01 ///< Enable a PCA Counter/Timer Overflow interrupt     
           =2                                           ///< request when CF is set.                           
           =2                                                                                                  
           =2 #define PCA0MD_CPS__FMASK            0x0E ///< PCA Counter/Timer Pulse Select                    
           =2 #define PCA0MD_CPS__SHIFT            0x01 ///< PCA Counter/Timer Pulse Select                    
           =2 #define PCA0MD_CPS__SYSCLK_DIV_12    0x00 ///< System clock divided by 12.                       
           =2 #define PCA0MD_CPS__SYSCLK_DIV_4     0x02 ///< System clock divided by 4.                        
           =2 #define PCA0MD_CPS__T0_OVERFLOW      0x04 ///< Timer 0 overflow.                                 
           =2 #define PCA0MD_CPS__ECI              0x06 ///< High-to-low transitions on ECI (max rate = system 
           =2                                           ///< clock divided by 4).                              
           =2 #define PCA0MD_CPS__SYSCLK           0x08 ///< System clock.                                     
           =2 #define PCA0MD_CPS__EXTOSC_DIV_8     0x0A ///< External clock divided by 8 (synchronized with the
           =2                                           ///< system clock).                                    
           =2                                                                                                  
           =2 #define PCA0MD_WDLCK__BMASK          0x20 ///< Watchdog Timer Lock                               
           =2 #define PCA0MD_WDLCK__SHIFT          0x05 ///< Watchdog Timer Lock                               
           =2 #define PCA0MD_WDLCK__UNLOCKED       0x00 ///< Watchdog Timer Enable unlocked.                   
           =2 #define PCA0MD_WDLCK__LOCKED         0x20 ///< Watchdog Timer Enable locked.                     
           =2                                                                                                  
           =2 #define PCA0MD_WDTE__BMASK           0x40 ///< Watchdog Timer Enable                             
           =2 #define PCA0MD_WDTE__SHIFT           0x06 ///< Watchdog Timer Enable                             
           =2 #define PCA0MD_WDTE__DISABLED        0x00 ///< Disable Watchdog Timer.                           
           =2 #define PCA0MD_WDTE__ENABLED         0x40 ///< Enable PCA Module 4 as the Watchdog Timer.        
           =2                                                                                                  
           =2 #define PCA0MD_CIDL__BMASK           0x80 ///< PCA Counter/Timer Idle Control                    
           =2 #define PCA0MD_CIDL__SHIFT           0x07 ///< PCA Counter/Timer Idle Control                    
           =2 #define PCA0MD_CIDL__NORMAL          0x00 ///< PCA continues to function normally while the      
           =2                                           ///< system controller is in Idle Mode.                
           =2 #define PCA0MD_CIDL__SUSPEND         0x80 ///< PCA operation is suspended while the system       
           =2                                           ///< controller is in Idle Mode.                       
           =2                                                                                                  
           =2 //------------------------------------------------------------------------------
           =2 // PCON0 Enums (Power Control @ 0x87)
           =2 //------------------------------------------------------------------------------
           =2 #define PCON0_IDLE__BMASK  0x01 ///< Idle Mode Select                                
           =2 #define PCON0_IDLE__SHIFT  0x00 ///< Idle Mode Select                                
           =2 #define PCON0_IDLE__NORMAL 0x00 ///< Idle mode not activated.                        
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 108 

           =2 #define PCON0_IDLE__IDLE   0x01 ///< CPU goes into Idle mode (shuts off clock to CPU,
           =2                                 ///< but clocks to enabled peripherals are still     
           =2                                 ///< active).                                        
           =2                                                                                      
           =2 #define PCON0_STOP__BMASK  0x02 ///< Stop Mode Select                                
           =2 #define PCON0_STOP__SHIFT  0x01 ///< Stop Mode Select                                
           =2 #define PCON0_STOP__NORMAL 0x00 ///< Stop mode not activated.                        
           =2 #define PCON0_STOP__STOP   0x02 ///< CPU goes into Stop mode (internal oscillator    
           =2                                 ///< stopped).                                       
           =2                                                                                      
           =2 #define PCON0_GF0__BMASK   0x04 ///< General Purpose Flag 0                          
           =2 #define PCON0_GF0__SHIFT   0x02 ///< General Purpose Flag 0                          
           =2 #define PCON0_GF0__NOT_SET 0x00 ///< The GF0 flag is not set. Clear the GF0 flag.    
           =2 #define PCON0_GF0__SET     0x04 ///< The GF0 flag is set. Set the GF0 flag.          
           =2                                                                                      
           =2 #define PCON0_GF1__BMASK   0x08 ///< General Purpose Flag 1                          
           =2 #define PCON0_GF1__SHIFT   0x03 ///< General Purpose Flag 1                          
           =2 #define PCON0_GF1__NOT_SET 0x00 ///< The GF1 flag is not set. Clear the GF1 flag.    
           =2 #define PCON0_GF1__SET     0x08 ///< The GF1 flag is set. Set the GF1 flag.          
           =2                                                                                      
           =2 #define PCON0_GF2__BMASK   0x10 ///< General Purpose Flag 2                          
           =2 #define PCON0_GF2__SHIFT   0x04 ///< General Purpose Flag 2                          
           =2 #define PCON0_GF2__NOT_SET 0x00 ///< The GF2 flag is not set. Clear the GF2 flag.    
           =2 #define PCON0_GF2__SET     0x10 ///< The GF2 flag is set. Set the GF2 flag.          
           =2                                                                                      
           =2 #define PCON0_GF3__BMASK   0x20 ///< General Purpose Flag 3                          
           =2 #define PCON0_GF3__SHIFT   0x05 ///< General Purpose Flag 3                          
           =2 #define PCON0_GF3__NOT_SET 0x00 ///< The GF3 flag is not set. Clear the GF3 flag.    
           =2 #define PCON0_GF3__SET     0x20 ///< The GF3 flag is set. Set the GF3 flag.          
           =2                                                                                      
           =2 #define PCON0_GF4__BMASK   0x40 ///< General Purpose Flag 4                          
           =2 #define PCON0_GF4__SHIFT   0x06 ///< General Purpose Flag 4                          
           =2 #define PCON0_GF4__NOT_SET 0x00 ///< The GF4 flag is not set. Clear the GF4 flag.    
           =2 #define PCON0_GF4__SET     0x40 ///< The GF4 flag is set. Set the GF4 flag.          
           =2                                                                                      
           =2 #define PCON0_GF5__BMASK   0x80 ///< General Purpose Flag 5                          
           =2 #define PCON0_GF5__SHIFT   0x07 ///< General Purpose Flag 5                          
           =2 #define PCON0_GF5__NOT_SET 0x00 ///< The GF5 flag is not set. Clear the GF5 flag.    
           =2 #define PCON0_GF5__SET     0x80 ///< The GF5 flag is set. Set the GF5 flag.          
           =2                                                                                      
           =2 //------------------------------------------------------------------------------
           =2 // P0 Enums (Port 0 Pin Latch @ 0x80)
           =2 //------------------------------------------------------------------------------
           =2 #define P0_B0__BMASK 0x01 ///< Port 0 Bit 0 Latch                            
           =2 #define P0_B0__SHIFT 0x00 ///< Port 0 Bit 0 Latch                            
           =2 #define P0_B0__LOW   0x00 ///< P0.0 is low. Set P0.0 to drive low.           
           =2 #define P0_B0__HIGH  0x01 ///< P0.0 is high. Set P0.0 to drive or float high.
           =2                                                                              
           =2 #define P0_B1__BMASK 0x02 ///< Port 0 Bit 1 Latch                            
           =2 #define P0_B1__SHIFT 0x01 ///< Port 0 Bit 1 Latch                            
           =2 #define P0_B1__LOW   0x00 ///< P0.1 is low. Set P0.1 to drive low.           
           =2 #define P0_B1__HIGH  0x02 ///< P0.1 is high. Set P0.1 to drive or float high.
           =2                                                                              
           =2 #define P0_B2__BMASK 0x04 ///< Port 0 Bit 2 Latch                            
           =2 #define P0_B2__SHIFT 0x02 ///< Port 0 Bit 2 Latch                            
           =2 #define P0_B2__LOW   0x00 ///< P0.2 is low. Set P0.2 to drive low.           
           =2 #define P0_B2__HIGH  0x04 ///< P0.2 is high. Set P0.2 to drive or float high.
           =2                                                                              
           =2 #define P0_B3__BMASK 0x08 ///< Port 0 Bit 3 Latch                            
           =2 #define P0_B3__SHIFT 0x03 ///< Port 0 Bit 3 Latch                            
           =2 #define P0_B3__LOW   0x00 ///< P0.3 is low. Set P0.3 to drive low.           
           =2 #define P0_B3__HIGH  0x08 ///< P0.3 is high. Set P0.3 to drive or float high.
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 109 

           =2                                                                              
           =2 #define P0_B4__BMASK 0x10 ///< Port 0 Bit 4 Latch                            
           =2 #define P0_B4__SHIFT 0x04 ///< Port 0 Bit 4 Latch                            
           =2 #define P0_B4__LOW   0x00 ///< P0.4 is low. Set P0.4 to drive low.           
           =2 #define P0_B4__HIGH  0x10 ///< P0.4 is high. Set P0.4 to drive or float high.
           =2                                                                              
           =2 #define P0_B5__BMASK 0x20 ///< Port 0 Bit 5 Latch                            
           =2 #define P0_B5__SHIFT 0x05 ///< Port 0 Bit 5 Latch                            
           =2 #define P0_B5__LOW   0x00 ///< P0.5 is low. Set P0.5 to drive low.           
           =2 #define P0_B5__HIGH  0x20 ///< P0.5 is high. Set P0.5 to drive or float high.
           =2                                                                              
           =2 #define P0_B6__BMASK 0x40 ///< Port 0 Bit 6 Latch                            
           =2 #define P0_B6__SHIFT 0x06 ///< Port 0 Bit 6 Latch                            
           =2 #define P0_B6__LOW   0x00 ///< P0.6 is low. Set P0.6 to drive low.           
           =2 #define P0_B6__HIGH  0x40 ///< P0.6 is high. Set P0.6 to drive or float high.
           =2                                                                              
           =2 #define P0_B7__BMASK 0x80 ///< Port 0 Bit 7 Latch                            
           =2 #define P0_B7__SHIFT 0x07 ///< Port 0 Bit 7 Latch                            
           =2 #define P0_B7__LOW   0x00 ///< P0.7 is low. Set P0.7 to drive low.           
           =2 #define P0_B7__HIGH  0x80 ///< P0.7 is high. Set P0.7 to drive or float high.
           =2                                                                              
           =2 //------------------------------------------------------------------------------
           =2 // P0MDIN Enums (Port 0 Input Mode @ 0xF1)
           =2 //------------------------------------------------------------------------------
           =2 #define P0MDIN_B0__BMASK   0x01 ///< Port 0 Bit 0 Input Mode                 
           =2 #define P0MDIN_B0__SHIFT   0x00 ///< Port 0 Bit 0 Input Mode                 
           =2 #define P0MDIN_B0__ANALOG  0x00 ///< P0.0 pin is configured for analog mode. 
           =2 #define P0MDIN_B0__DIGITAL 0x01 ///< P0.0 pin is configured for digital mode.
           =2                                                                              
           =2 #define P0MDIN_B1__BMASK   0x02 ///< Port 0 Bit 1 Input Mode                 
           =2 #define P0MDIN_B1__SHIFT   0x01 ///< Port 0 Bit 1 Input Mode                 
           =2 #define P0MDIN_B1__ANALOG  0x00 ///< P0.1 pin is configured for analog mode. 
           =2 #define P0MDIN_B1__DIGITAL 0x02 ///< P0.1 pin is configured for digital mode.
           =2                                                                              
           =2 #define P0MDIN_B2__BMASK   0x04 ///< Port 0 Bit 2 Input Mode                 
           =2 #define P0MDIN_B2__SHIFT   0x02 ///< Port 0 Bit 2 Input Mode                 
           =2 #define P0MDIN_B2__ANALOG  0x00 ///< P0.2 pin is configured for analog mode. 
           =2 #define P0MDIN_B2__DIGITAL 0x04 ///< P0.2 pin is configured for digital mode.
           =2                                                                              
           =2 #define P0MDIN_B3__BMASK   0x08 ///< Port 0 Bit 3 Input Mode                 
           =2 #define P0MDIN_B3__SHIFT   0x03 ///< Port 0 Bit 3 Input Mode                 
           =2 #define P0MDIN_B3__ANALOG  0x00 ///< P0.3 pin is configured for analog mode. 
           =2 #define P0MDIN_B3__DIGITAL 0x08 ///< P0.3 pin is configured for digital mode.
           =2                                                                              
           =2 #define P0MDIN_B4__BMASK   0x10 ///< Port 0 Bit 4 Input Mode                 
           =2 #define P0MDIN_B4__SHIFT   0x04 ///< Port 0 Bit 4 Input Mode                 
           =2 #define P0MDIN_B4__ANALOG  0x00 ///< P0.4 pin is configured for analog mode. 
           =2 #define P0MDIN_B4__DIGITAL 0x10 ///< P0.4 pin is configured for digital mode.
           =2                                                                              
           =2 #define P0MDIN_B5__BMASK   0x20 ///< Port 0 Bit 5 Input Mode                 
           =2 #define P0MDIN_B5__SHIFT   0x05 ///< Port 0 Bit 5 Input Mode                 
           =2 #define P0MDIN_B5__ANALOG  0x00 ///< P0.5 pin is configured for analog mode. 
           =2 #define P0MDIN_B5__DIGITAL 0x20 ///< P0.5 pin is configured for digital mode.
           =2                                                                              
           =2 #define P0MDIN_B6__BMASK   0x40 ///< Port 0 Bit 6 Input Mode                 
           =2 #define P0MDIN_B6__SHIFT   0x06 ///< Port 0 Bit 6 Input Mode                 
           =2 #define P0MDIN_B6__ANALOG  0x00 ///< P0.6 pin is configured for analog mode. 
           =2 #define P0MDIN_B6__DIGITAL 0x40 ///< P0.6 pin is configured for digital mode.
           =2                                                                              
           =2 #define P0MDIN_B7__BMASK   0x80 ///< Port 0 Bit 7 Input Mode                 
           =2 #define P0MDIN_B7__SHIFT   0x07 ///< Port 0 Bit 7 Input Mode                 
           =2 #define P0MDIN_B7__ANALOG  0x00 ///< P0.7 pin is configured for analog mode. 
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 110 

           =2 #define P0MDIN_B7__DIGITAL 0x80 ///< P0.7 pin is configured for digital mode.
           =2                                                                              
           =2 //------------------------------------------------------------------------------
           =2 // P0MDOUT Enums (Port 0 Output Mode @ 0xA4)
           =2 //------------------------------------------------------------------------------
           =2 #define P0MDOUT_B0__BMASK      0x01 ///< Port 0 Bit 0 Output Mode  
           =2 #define P0MDOUT_B0__SHIFT      0x00 ///< Port 0 Bit 0 Output Mode  
           =2 #define P0MDOUT_B0__OPEN_DRAIN 0x00 ///< P0.0 output is open-drain.
           =2 #define P0MDOUT_B0__PUSH_PULL  0x01 ///< P0.0 output is push-pull. 
           =2                                                                    
           =2 #define P0MDOUT_B1__BMASK      0x02 ///< Port 0 Bit 1 Output Mode  
           =2 #define P0MDOUT_B1__SHIFT      0x01 ///< Port 0 Bit 1 Output Mode  
           =2 #define P0MDOUT_B1__OPEN_DRAIN 0x00 ///< P0.1 output is open-drain.
           =2 #define P0MDOUT_B1__PUSH_PULL  0x02 ///< P0.1 output is push-pull. 
           =2                                                                    
           =2 #define P0MDOUT_B2__BMASK      0x04 ///< Port 0 Bit 2 Output Mode  
           =2 #define P0MDOUT_B2__SHIFT      0x02 ///< Port 0 Bit 2 Output Mode  
           =2 #define P0MDOUT_B2__OPEN_DRAIN 0x00 ///< P0.2 output is open-drain.
           =2 #define P0MDOUT_B2__PUSH_PULL  0x04 ///< P0.2 output is push-pull. 
           =2                                                                    
           =2 #define P0MDOUT_B3__BMASK      0x08 ///< Port 0 Bit 3 Output Mode  
           =2 #define P0MDOUT_B3__SHIFT      0x03 ///< Port 0 Bit 3 Output Mode  
           =2 #define P0MDOUT_B3__OPEN_DRAIN 0x00 ///< P0.3 output is open-drain.
           =2 #define P0MDOUT_B3__PUSH_PULL  0x08 ///< P0.3 output is push-pull. 
           =2                                                                    
           =2 #define P0MDOUT_B4__BMASK      0x10 ///< Port 0 Bit 4 Output Mode  
           =2 #define P0MDOUT_B4__SHIFT      0x04 ///< Port 0 Bit 4 Output Mode  
           =2 #define P0MDOUT_B4__OPEN_DRAIN 0x00 ///< P0.4 output is open-drain.
           =2 #define P0MDOUT_B4__PUSH_PULL  0x10 ///< P0.4 output is push-pull. 
           =2                                                                    
           =2 #define P0MDOUT_B5__BMASK      0x20 ///< Port 0 Bit 5 Output Mode  
           =2 #define P0MDOUT_B5__SHIFT      0x05 ///< Port 0 Bit 5 Output Mode  
           =2 #define P0MDOUT_B5__OPEN_DRAIN 0x00 ///< P0.5 output is open-drain.
           =2 #define P0MDOUT_B5__PUSH_PULL  0x20 ///< P0.5 output is push-pull. 
           =2                                                                    
           =2 #define P0MDOUT_B6__BMASK      0x40 ///< Port 0 Bit 6 Output Mode  
           =2 #define P0MDOUT_B6__SHIFT      0x06 ///< Port 0 Bit 6 Output Mode  
           =2 #define P0MDOUT_B6__OPEN_DRAIN 0x00 ///< P0.6 output is open-drain.
           =2 #define P0MDOUT_B6__PUSH_PULL  0x40 ///< P0.6 output is push-pull. 
           =2                                                                    
           =2 #define P0MDOUT_B7__BMASK      0x80 ///< Port 0 Bit 7 Output Mode  
           =2 #define P0MDOUT_B7__SHIFT      0x07 ///< Port 0 Bit 7 Output Mode  
           =2 #define P0MDOUT_B7__OPEN_DRAIN 0x00 ///< P0.7 output is open-drain.
           =2 #define P0MDOUT_B7__PUSH_PULL  0x80 ///< P0.7 output is push-pull. 
           =2                                                                    
           =2 //------------------------------------------------------------------------------
           =2 // P0SKIP Enums (Port 0 Skip @ 0xD4)
           =2 //------------------------------------------------------------------------------
           =2 #define P0SKIP_B0__BMASK       0x01 ///< Port 0 Bit 0 Skip                       
           =2 #define P0SKIP_B0__SHIFT       0x00 ///< Port 0 Bit 0 Skip                       
           =2 #define P0SKIP_B0__NOT_SKIPPED 0x00 ///< P0.0 pin is not skipped by the crossbar.
           =2 #define P0SKIP_B0__SKIPPED     0x01 ///< P0.0 pin is skipped by the crossbar.    
           =2                                                                                  
           =2 #define P0SKIP_B1__BMASK       0x02 ///< Port 0 Bit 1 Skip                       
           =2 #define P0SKIP_B1__SHIFT       0x01 ///< Port 0 Bit 1 Skip                       
           =2 #define P0SKIP_B1__NOT_SKIPPED 0x00 ///< P0.1 pin is not skipped by the crossbar.
           =2 #define P0SKIP_B1__SKIPPED     0x02 ///< P0.1 pin is skipped by the crossbar.    
           =2                                                                                  
           =2 #define P0SKIP_B2__BMASK       0x04 ///< Port 0 Bit 2 Skip                       
           =2 #define P0SKIP_B2__SHIFT       0x02 ///< Port 0 Bit 2 Skip                       
           =2 #define P0SKIP_B2__NOT_SKIPPED 0x00 ///< P0.2 pin is not skipped by the crossbar.
           =2 #define P0SKIP_B2__SKIPPED     0x04 ///< P0.2 pin is skipped by the crossbar.    
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 111 

           =2                                                                                  
           =2 #define P0SKIP_B3__BMASK       0x08 ///< Port 0 Bit 3 Skip                       
           =2 #define P0SKIP_B3__SHIFT       0x03 ///< Port 0 Bit 3 Skip                       
           =2 #define P0SKIP_B3__NOT_SKIPPED 0x00 ///< P0.3 pin is not skipped by the crossbar.
           =2 #define P0SKIP_B3__SKIPPED     0x08 ///< P0.3 pin is skipped by the crossbar.    
           =2                                                                                  
           =2 #define P0SKIP_B4__BMASK       0x10 ///< Port 0 Bit 4 Skip                       
           =2 #define P0SKIP_B4__SHIFT       0x04 ///< Port 0 Bit 4 Skip                       
           =2 #define P0SKIP_B4__NOT_SKIPPED 0x00 ///< P0.4 pin is not skipped by the crossbar.
           =2 #define P0SKIP_B4__SKIPPED     0x10 ///< P0.4 pin is skipped by the crossbar.    
           =2                                                                                  
           =2 #define P0SKIP_B5__BMASK       0x20 ///< Port 0 Bit 5 Skip                       
           =2 #define P0SKIP_B5__SHIFT       0x05 ///< Port 0 Bit 5 Skip                       
           =2 #define P0SKIP_B5__NOT_SKIPPED 0x00 ///< P0.5 pin is not skipped by the crossbar.
           =2 #define P0SKIP_B5__SKIPPED     0x20 ///< P0.5 pin is skipped by the crossbar.    
           =2                                                                                  
           =2 #define P0SKIP_B6__BMASK       0x40 ///< Port 0 Bit 6 Skip                       
           =2 #define P0SKIP_B6__SHIFT       0x06 ///< Port 0 Bit 6 Skip                       
           =2 #define P0SKIP_B6__NOT_SKIPPED 0x00 ///< P0.6 pin is not skipped by the crossbar.
           =2 #define P0SKIP_B6__SKIPPED     0x40 ///< P0.6 pin is skipped by the crossbar.    
           =2                                                                                  
           =2 #define P0SKIP_B7__BMASK       0x80 ///< Port 0 Bit 7 Skip                       
           =2 #define P0SKIP_B7__SHIFT       0x07 ///< Port 0 Bit 7 Skip                       
           =2 #define P0SKIP_B7__NOT_SKIPPED 0x00 ///< P0.7 pin is not skipped by the crossbar.
           =2 #define P0SKIP_B7__SKIPPED     0x80 ///< P0.7 pin is skipped by the crossbar.    
           =2                                                                                  
           =2 //------------------------------------------------------------------------------
           =2 // P1 Enums (Port 1 Pin Latch @ 0x90)
           =2 //------------------------------------------------------------------------------
           =2 #define P1_B0__BMASK 0x01 ///< Port 1 Bit 0 Latch                            
           =2 #define P1_B0__SHIFT 0x00 ///< Port 1 Bit 0 Latch                            
           =2 #define P1_B0__LOW   0x00 ///< P1.0 is low. Set P1.0 to drive low.           
           =2 #define P1_B0__HIGH  0x01 ///< P1.0 is high. Set P1.0 to drive or float high.
           =2                                                                              
           =2 #define P1_B1__BMASK 0x02 ///< Port 1 Bit 1 Latch                            
           =2 #define P1_B1__SHIFT 0x01 ///< Port 1 Bit 1 Latch                            
           =2 #define P1_B1__LOW   0x00 ///< P1.1 is low. Set P1.1 to drive low.           
           =2 #define P1_B1__HIGH  0x02 ///< P1.1 is high. Set P1.1 to drive or float high.
           =2                                                                              
           =2 #define P1_B2__BMASK 0x04 ///< Port 1 Bit 2 Latch                            
           =2 #define P1_B2__SHIFT 0x02 ///< Port 1 Bit 2 Latch                            
           =2 #define P1_B2__LOW   0x00 ///< P1.2 is low. Set P1.2 to drive low.           
           =2 #define P1_B2__HIGH  0x04 ///< P1.2 is high. Set P1.2 to drive or float high.
           =2                                                                              
           =2 #define P1_B3__BMASK 0x08 ///< Port 1 Bit 3 Latch                            
           =2 #define P1_B3__SHIFT 0x03 ///< Port 1 Bit 3 Latch                            
           =2 #define P1_B3__LOW   0x00 ///< P1.3 is low. Set P1.3 to drive low.           
           =2 #define P1_B3__HIGH  0x08 ///< P1.3 is high. Set P1.3 to drive or float high.
           =2                                                                              
           =2 #define P1_B4__BMASK 0x10 ///< Port 1 Bit 4 Latch                            
           =2 #define P1_B4__SHIFT 0x04 ///< Port 1 Bit 4 Latch                            
           =2 #define P1_B4__LOW   0x00 ///< P1.4 is low. Set P1.4 to drive low.           
           =2 #define P1_B4__HIGH  0x10 ///< P1.4 is high. Set P1.4 to drive or float high.
           =2                                                                              
           =2 #define P1_B5__BMASK 0x20 ///< Port 1 Bit 5 Latch                            
           =2 #define P1_B5__SHIFT 0x05 ///< Port 1 Bit 5 Latch                            
           =2 #define P1_B5__LOW   0x00 ///< P1.5 is low. Set P1.5 to drive low.           
           =2 #define P1_B5__HIGH  0x20 ///< P1.5 is high. Set P1.5 to drive or float high.
           =2                                                                              
           =2 #define P1_B6__BMASK 0x40 ///< Port 1 Bit 6 Latch                            
           =2 #define P1_B6__SHIFT 0x06 ///< Port 1 Bit 6 Latch                            
           =2 #define P1_B6__LOW   0x00 ///< P1.6 is low. Set P1.6 to drive low.           
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 112 

           =2 #define P1_B6__HIGH  0x40 ///< P1.6 is high. Set P1.6 to drive or float high.
           =2                                                                              
           =2 #define P1_B7__BMASK 0x80 ///< Port 1 Bit 7 Latch                            
           =2 #define P1_B7__SHIFT 0x07 ///< Port 1 Bit 7 Latch                            
           =2 #define P1_B7__LOW   0x00 ///< P1.7 is low. Set P1.7 to drive low.           
           =2 #define P1_B7__HIGH  0x80 ///< P1.7 is high. Set P1.7 to drive or float high.
           =2                                                                              
           =2 //------------------------------------------------------------------------------
           =2 // P1MDIN Enums (Port 1 Input Mode @ 0xF2)
           =2 //------------------------------------------------------------------------------
           =2 #define P1MDIN_B0__BMASK   0x01 ///< Port 1 Bit 0 Input Mode                 
           =2 #define P1MDIN_B0__SHIFT   0x00 ///< Port 1 Bit 0 Input Mode                 
           =2 #define P1MDIN_B0__ANALOG  0x00 ///< P1.0 pin is configured for analog mode. 
           =2 #define P1MDIN_B0__DIGITAL 0x01 ///< P1.0 pin is configured for digital mode.
           =2                                                                              
           =2 #define P1MDIN_B1__BMASK   0x02 ///< Port 1 Bit 1 Input Mode                 
           =2 #define P1MDIN_B1__SHIFT   0x01 ///< Port 1 Bit 1 Input Mode                 
           =2 #define P1MDIN_B1__ANALOG  0x00 ///< P1.1 pin is configured for analog mode. 
           =2 #define P1MDIN_B1__DIGITAL 0x02 ///< P1.1 pin is configured for digital mode.
           =2                                                                              
           =2 #define P1MDIN_B2__BMASK   0x04 ///< Port 1 Bit 2 Input Mode                 
           =2 #define P1MDIN_B2__SHIFT   0x02 ///< Port 1 Bit 2 Input Mode                 
           =2 #define P1MDIN_B2__ANALOG  0x00 ///< P1.2 pin is configured for analog mode. 
           =2 #define P1MDIN_B2__DIGITAL 0x04 ///< P1.2 pin is configured for digital mode.
           =2                                                                              
           =2 #define P1MDIN_B3__BMASK   0x08 ///< Port 1 Bit 3 Input Mode                 
           =2 #define P1MDIN_B3__SHIFT   0x03 ///< Port 1 Bit 3 Input Mode                 
           =2 #define P1MDIN_B3__ANALOG  0x00 ///< P1.3 pin is configured for analog mode. 
           =2 #define P1MDIN_B3__DIGITAL 0x08 ///< P1.3 pin is configured for digital mode.
           =2                                                                              
           =2 #define P1MDIN_B4__BMASK   0x10 ///< Port 1 Bit 4 Input Mode                 
           =2 #define P1MDIN_B4__SHIFT   0x04 ///< Port 1 Bit 4 Input Mode                 
           =2 #define P1MDIN_B4__ANALOG  0x00 ///< P1.4 pin is configured for analog mode. 
           =2 #define P1MDIN_B4__DIGITAL 0x10 ///< P1.4 pin is configured for digital mode.
           =2                                                                              
           =2 #define P1MDIN_B5__BMASK   0x20 ///< Port 1 Bit 5 Input Mode                 
           =2 #define P1MDIN_B5__SHIFT   0x05 ///< Port 1 Bit 5 Input Mode                 
           =2 #define P1MDIN_B5__ANALOG  0x00 ///< P1.5 pin is configured for analog mode. 
           =2 #define P1MDIN_B5__DIGITAL 0x20 ///< P1.5 pin is configured for digital mode.
           =2                                                                              
           =2 #define P1MDIN_B6__BMASK   0x40 ///< Port 1 Bit 6 Input Mode                 
           =2 #define P1MDIN_B6__SHIFT   0x06 ///< Port 1 Bit 6 Input Mode                 
           =2 #define P1MDIN_B6__ANALOG  0x00 ///< P1.6 pin is configured for analog mode. 
           =2 #define P1MDIN_B6__DIGITAL 0x40 ///< P1.6 pin is configured for digital mode.
           =2                                                                              
           =2 #define P1MDIN_B7__BMASK   0x80 ///< Port 1 Bit 7 Input Mode                 
           =2 #define P1MDIN_B7__SHIFT   0x07 ///< Port 1 Bit 7 Input Mode                 
           =2 #define P1MDIN_B7__ANALOG  0x00 ///< P1.7 pin is configured for analog mode. 
           =2 #define P1MDIN_B7__DIGITAL 0x80 ///< P1.7 pin is configured for digital mode.
           =2                                                                              
           =2 //------------------------------------------------------------------------------
           =2 // P1MDOUT Enums (Port 1 Output Mode @ 0xA5)
           =2 //------------------------------------------------------------------------------
           =2 #define P1MDOUT_B0__BMASK      0x01 ///< Port 1 Bit 0 Output Mode  
           =2 #define P1MDOUT_B0__SHIFT      0x00 ///< Port 1 Bit 0 Output Mode  
           =2 #define P1MDOUT_B0__OPEN_DRAIN 0x00 ///< P1.0 output is open-drain.
           =2 #define P1MDOUT_B0__PUSH_PULL  0x01 ///< P1.0 output is push-pull. 
           =2                                                                    
           =2 #define P1MDOUT_B1__BMASK      0x02 ///< Port 1 Bit 1 Output Mode  
           =2 #define P1MDOUT_B1__SHIFT      0x01 ///< Port 1 Bit 1 Output Mode  
           =2 #define P1MDOUT_B1__OPEN_DRAIN 0x00 ///< P1.1 output is open-drain.
           =2 #define P1MDOUT_B1__PUSH_PULL  0x02 ///< P1.1 output is push-pull. 
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 113 

           =2                                                                    
           =2 #define P1MDOUT_B2__BMASK      0x04 ///< Port 1 Bit 2 Output Mode  
           =2 #define P1MDOUT_B2__SHIFT      0x02 ///< Port 1 Bit 2 Output Mode  
           =2 #define P1MDOUT_B2__OPEN_DRAIN 0x00 ///< P1.2 output is open-drain.
           =2 #define P1MDOUT_B2__PUSH_PULL  0x04 ///< P1.2 output is push-pull. 
           =2                                                                    
           =2 #define P1MDOUT_B3__BMASK      0x08 ///< Port 1 Bit 3 Output Mode  
           =2 #define P1MDOUT_B3__SHIFT      0x03 ///< Port 1 Bit 3 Output Mode  
           =2 #define P1MDOUT_B3__OPEN_DRAIN 0x00 ///< P1.3 output is open-drain.
           =2 #define P1MDOUT_B3__PUSH_PULL  0x08 ///< P1.3 output is push-pull. 
           =2                                                                    
           =2 #define P1MDOUT_B4__BMASK      0x10 ///< Port 1 Bit 4 Output Mode  
           =2 #define P1MDOUT_B4__SHIFT      0x04 ///< Port 1 Bit 4 Output Mode  
           =2 #define P1MDOUT_B4__OPEN_DRAIN 0x00 ///< P1.4 output is open-drain.
           =2 #define P1MDOUT_B4__PUSH_PULL  0x10 ///< P1.4 output is push-pull. 
           =2                                                                    
           =2 #define P1MDOUT_B5__BMASK      0x20 ///< Port 1 Bit 5 Output Mode  
           =2 #define P1MDOUT_B5__SHIFT      0x05 ///< Port 1 Bit 5 Output Mode  
           =2 #define P1MDOUT_B5__OPEN_DRAIN 0x00 ///< P1.5 output is open-drain.
           =2 #define P1MDOUT_B5__PUSH_PULL  0x20 ///< P1.5 output is push-pull. 
           =2                                                                    
           =2 #define P1MDOUT_B6__BMASK      0x40 ///< Port 1 Bit 6 Output Mode  
           =2 #define P1MDOUT_B6__SHIFT      0x06 ///< Port 1 Bit 6 Output Mode  
           =2 #define P1MDOUT_B6__OPEN_DRAIN 0x00 ///< P1.6 output is open-drain.
           =2 #define P1MDOUT_B6__PUSH_PULL  0x40 ///< P1.6 output is push-pull. 
           =2                                                                    
           =2 #define P1MDOUT_B7__BMASK      0x80 ///< Port 1 Bit 7 Output Mode  
           =2 #define P1MDOUT_B7__SHIFT      0x07 ///< Port 1 Bit 7 Output Mode  
           =2 #define P1MDOUT_B7__OPEN_DRAIN 0x00 ///< P1.7 output is open-drain.
           =2 #define P1MDOUT_B7__PUSH_PULL  0x80 ///< P1.7 output is push-pull. 
           =2                                                                    
           =2 //------------------------------------------------------------------------------
           =2 // P1SKIP Enums (Port 1 Skip @ 0xD5)
           =2 //------------------------------------------------------------------------------
           =2 #define P1SKIP_B0__BMASK       0x01 ///< Port 1 Bit 0 Skip                       
           =2 #define P1SKIP_B0__SHIFT       0x00 ///< Port 1 Bit 0 Skip                       
           =2 #define P1SKIP_B0__NOT_SKIPPED 0x00 ///< P1.0 pin is not skipped by the crossbar.
           =2 #define P1SKIP_B0__SKIPPED     0x01 ///< P1.0 pin is skipped by the crossbar.    
           =2                                                                                  
           =2 #define P1SKIP_B1__BMASK       0x02 ///< Port 1 Bit 1 Skip                       
           =2 #define P1SKIP_B1__SHIFT       0x01 ///< Port 1 Bit 1 Skip                       
           =2 #define P1SKIP_B1__NOT_SKIPPED 0x00 ///< P1.1 pin is not skipped by the crossbar.
           =2 #define P1SKIP_B1__SKIPPED     0x02 ///< P1.1 pin is skipped by the crossbar.    
           =2                                                                                  
           =2 #define P1SKIP_B2__BMASK       0x04 ///< Port 1 Bit 2 Skip                       
           =2 #define P1SKIP_B2__SHIFT       0x02 ///< Port 1 Bit 2 Skip                       
           =2 #define P1SKIP_B2__NOT_SKIPPED 0x00 ///< P1.2 pin is not skipped by the crossbar.
           =2 #define P1SKIP_B2__SKIPPED     0x04 ///< P1.2 pin is skipped by the crossbar.    
           =2                                                                                  
           =2 #define P1SKIP_B3__BMASK       0x08 ///< Port 1 Bit 3 Skip                       
           =2 #define P1SKIP_B3__SHIFT       0x03 ///< Port 1 Bit 3 Skip                       
           =2 #define P1SKIP_B3__NOT_SKIPPED 0x00 ///< P1.3 pin is not skipped by the crossbar.
           =2 #define P1SKIP_B3__SKIPPED     0x08 ///< P1.3 pin is skipped by the crossbar.    
           =2                                                                                  
           =2 #define P1SKIP_B4__BMASK       0x10 ///< Port 1 Bit 4 Skip                       
           =2 #define P1SKIP_B4__SHIFT       0x04 ///< Port 1 Bit 4 Skip                       
           =2 #define P1SKIP_B4__NOT_SKIPPED 0x00 ///< P1.4 pin is not skipped by the crossbar.
           =2 #define P1SKIP_B4__SKIPPED     0x10 ///< P1.4 pin is skipped by the crossbar.    
           =2                                                                                  
           =2 #define P1SKIP_B5__BMASK       0x20 ///< Port 1 Bit 5 Skip                       
           =2 #define P1SKIP_B5__SHIFT       0x05 ///< Port 1 Bit 5 Skip                       
           =2 #define P1SKIP_B5__NOT_SKIPPED 0x00 ///< P1.5 pin is not skipped by the crossbar.
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 114 

           =2 #define P1SKIP_B5__SKIPPED     0x20 ///< P1.5 pin is skipped by the crossbar.    
           =2                                                                                  
           =2 #define P1SKIP_B6__BMASK       0x40 ///< Port 1 Bit 6 Skip                       
           =2 #define P1SKIP_B6__SHIFT       0x06 ///< Port 1 Bit 6 Skip                       
           =2 #define P1SKIP_B6__NOT_SKIPPED 0x00 ///< P1.6 pin is not skipped by the crossbar.
           =2 #define P1SKIP_B6__SKIPPED     0x40 ///< P1.6 pin is skipped by the crossbar.    
           =2                                                                                  
           =2 #define P1SKIP_B7__BMASK       0x80 ///< Port 1 Bit 7 Skip                       
           =2 #define P1SKIP_B7__SHIFT       0x07 ///< Port 1 Bit 7 Skip                       
           =2 #define P1SKIP_B7__NOT_SKIPPED 0x00 ///< P1.7 pin is not skipped by the crossbar.
           =2 #define P1SKIP_B7__SKIPPED     0x80 ///< P1.7 pin is skipped by the crossbar.    
           =2                                                                                  
           =2 //------------------------------------------------------------------------------
           =2 // P2 Enums (Port 2 Pin Latch @ 0xA0)
           =2 //------------------------------------------------------------------------------
           =2 #define P2_B0__BMASK 0x01 ///< Port 2 Bit 0 Latch                            
           =2 #define P2_B0__SHIFT 0x00 ///< Port 2 Bit 0 Latch                            
           =2 #define P2_B0__LOW   0x00 ///< P2.0 is low. Set P2.0 to drive low.           
           =2 #define P2_B0__HIGH  0x01 ///< P2.0 is high. Set P2.0 to drive or float high.
           =2                                                                              
           =2 #define P2_B1__BMASK 0x02 ///< Port 2 Bit 1 Latch                            
           =2 #define P2_B1__SHIFT 0x01 ///< Port 2 Bit 1 Latch                            
           =2 #define P2_B1__LOW   0x00 ///< P2.1 is low. Set P2.1 to drive low.           
           =2 #define P2_B1__HIGH  0x02 ///< P2.1 is high. Set P2.1 to drive or float high.
           =2                                                                              
           =2 #define P2_B2__BMASK 0x04 ///< Port 2 Bit 2 Latch                            
           =2 #define P2_B2__SHIFT 0x02 ///< Port 2 Bit 2 Latch                            
           =2 #define P2_B2__LOW   0x00 ///< P2.2 is low. Set P2.2 to drive low.           
           =2 #define P2_B2__HIGH  0x04 ///< P2.2 is high. Set P2.2 to drive or float high.
           =2                                                                              
           =2 #define P2_B3__BMASK 0x08 ///< Port 2 Bit 3 Latch                            
           =2 #define P2_B3__SHIFT 0x03 ///< Port 2 Bit 3 Latch                            
           =2 #define P2_B3__LOW   0x00 ///< P2.3 is low. Set P2.3 to drive low.           
           =2 #define P2_B3__HIGH  0x08 ///< P2.3 is high. Set P2.3 to drive or float high.
           =2                                                                              
           =2 #define P2_B4__BMASK 0x10 ///< Port 2 Bit 4 Latch                            
           =2 #define P2_B4__SHIFT 0x04 ///< Port 2 Bit 4 Latch                            
           =2 #define P2_B4__LOW   0x00 ///< P2.4 is low. Set P2.4 to drive low.           
           =2 #define P2_B4__HIGH  0x10 ///< P2.4 is high. Set P2.4 to drive or float high.
           =2                                                                              
           =2 #define P2_B5__BMASK 0x20 ///< Port 2 Bit 5 Latch                            
           =2 #define P2_B5__SHIFT 0x05 ///< Port 2 Bit 5 Latch                            
           =2 #define P2_B5__LOW   0x00 ///< P2.5 is low. Set P2.5 to drive low.           
           =2 #define P2_B5__HIGH  0x20 ///< P2.5 is high. Set P2.5 to drive or float high.
           =2                                                                              
           =2 #define P2_B6__BMASK 0x40 ///< Port 2 Bit 6 Latch                            
           =2 #define P2_B6__SHIFT 0x06 ///< Port 2 Bit 6 Latch                            
           =2 #define P2_B6__LOW   0x00 ///< P2.6 is low. Set P2.6 to drive low.           
           =2 #define P2_B6__HIGH  0x40 ///< P2.6 is high. Set P2.6 to drive or float high.
           =2                                                                              
           =2 #define P2_B7__BMASK 0x80 ///< Port 2 Bit 7 Latch                            
           =2 #define P2_B7__SHIFT 0x07 ///< Port 2 Bit 7 Latch                            
           =2 #define P2_B7__LOW   0x00 ///< P2.7 is low. Set P2.7 to drive low.           
           =2 #define P2_B7__HIGH  0x80 ///< P2.7 is high. Set P2.7 to drive or float high.
           =2                                                                              
           =2 //------------------------------------------------------------------------------
           =2 // P2MDIN Enums (Port 2 Input Mode @ 0xF3)
           =2 //------------------------------------------------------------------------------
           =2 #define P2MDIN_B0__BMASK   0x01 ///< Port 2 Bit 0 Input Mode                 
           =2 #define P2MDIN_B0__SHIFT   0x00 ///< Port 2 Bit 0 Input Mode                 
           =2 #define P2MDIN_B0__ANALOG  0x00 ///< P2.0 pin is configured for analog mode. 
           =2 #define P2MDIN_B0__DIGITAL 0x01 ///< P2.0 pin is configured for digital mode.
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 115 

           =2                                                                              
           =2 #define P2MDIN_B1__BMASK   0x02 ///< Port 2 Bit 1 Input Mode                 
           =2 #define P2MDIN_B1__SHIFT   0x01 ///< Port 2 Bit 1 Input Mode                 
           =2 #define P2MDIN_B1__ANALOG  0x00 ///< P2.1 pin is configured for analog mode. 
           =2 #define P2MDIN_B1__DIGITAL 0x02 ///< P2.1 pin is configured for digital mode.
           =2                                                                              
           =2 #define P2MDIN_B2__BMASK   0x04 ///< Port 2 Bit 2 Input Mode                 
           =2 #define P2MDIN_B2__SHIFT   0x02 ///< Port 2 Bit 2 Input Mode                 
           =2 #define P2MDIN_B2__ANALOG  0x00 ///< P2.2 pin is configured for analog mode. 
           =2 #define P2MDIN_B2__DIGITAL 0x04 ///< P2.2 pin is configured for digital mode.
           =2                                                                              
           =2 #define P2MDIN_B3__BMASK   0x08 ///< Port 2 Bit 3 Input Mode                 
           =2 #define P2MDIN_B3__SHIFT   0x03 ///< Port 2 Bit 3 Input Mode                 
           =2 #define P2MDIN_B3__ANALOG  0x00 ///< P2.3 pin is configured for analog mode. 
           =2 #define P2MDIN_B3__DIGITAL 0x08 ///< P2.3 pin is configured for digital mode.
           =2                                                                              
           =2 #define P2MDIN_B4__BMASK   0x10 ///< Port 2 Bit 4 Input Mode                 
           =2 #define P2MDIN_B4__SHIFT   0x04 ///< Port 2 Bit 4 Input Mode                 
           =2 #define P2MDIN_B4__ANALOG  0x00 ///< P2.4 pin is configured for analog mode. 
           =2 #define P2MDIN_B4__DIGITAL 0x10 ///< P2.4 pin is configured for digital mode.
           =2                                                                              
           =2 #define P2MDIN_B5__BMASK   0x20 ///< Port 2 Bit 5 Input Mode                 
           =2 #define P2MDIN_B5__SHIFT   0x05 ///< Port 2 Bit 5 Input Mode                 
           =2 #define P2MDIN_B5__ANALOG  0x00 ///< P2.5 pin is configured for analog mode. 
           =2 #define P2MDIN_B5__DIGITAL 0x20 ///< P2.5 pin is configured for digital mode.
           =2                                                                              
           =2 #define P2MDIN_B6__BMASK   0x40 ///< Port 2 Bit 6 Input Mode                 
           =2 #define P2MDIN_B6__SHIFT   0x06 ///< Port 2 Bit 6 Input Mode                 
           =2 #define P2MDIN_B6__ANALOG  0x00 ///< P2.6 pin is configured for analog mode. 
           =2 #define P2MDIN_B6__DIGITAL 0x40 ///< P2.6 pin is configured for digital mode.
           =2                                                                              
           =2 #define P2MDIN_B7__BMASK   0x80 ///< Port 2 Bit 7 Input Mode                 
           =2 #define P2MDIN_B7__SHIFT   0x07 ///< Port 2 Bit 7 Input Mode                 
           =2 #define P2MDIN_B7__ANALOG  0x00 ///< P2.7 pin is configured for analog mode. 
           =2 #define P2MDIN_B7__DIGITAL 0x80 ///< P2.7 pin is configured for digital mode.
           =2                                                                              
           =2 //------------------------------------------------------------------------------
           =2 // P2MDOUT Enums (Port 2 Output Mode @ 0xA6)
           =2 //------------------------------------------------------------------------------
           =2 #define P2MDOUT_B0__BMASK      0x01 ///< Port 2 Bit 0 Output Mode  
           =2 #define P2MDOUT_B0__SHIFT      0x00 ///< Port 2 Bit 0 Output Mode  
           =2 #define P2MDOUT_B0__OPEN_DRAIN 0x00 ///< P2.0 output is open-drain.
           =2 #define P2MDOUT_B0__PUSH_PULL  0x01 ///< P2.0 output is push-pull. 
           =2                                                                    
           =2 #define P2MDOUT_B1__BMASK      0x02 ///< Port 2 Bit 1 Output Mode  
           =2 #define P2MDOUT_B1__SHIFT      0x01 ///< Port 2 Bit 1 Output Mode  
           =2 #define P2MDOUT_B1__OPEN_DRAIN 0x00 ///< P2.1 output is open-drain.
           =2 #define P2MDOUT_B1__PUSH_PULL  0x02 ///< P2.1 output is push-pull. 
           =2                                                                    
           =2 #define P2MDOUT_B2__BMASK      0x04 ///< Port 2 Bit 2 Output Mode  
           =2 #define P2MDOUT_B2__SHIFT      0x02 ///< Port 2 Bit 2 Output Mode  
           =2 #define P2MDOUT_B2__OPEN_DRAIN 0x00 ///< P2.2 output is open-drain.
           =2 #define P2MDOUT_B2__PUSH_PULL  0x04 ///< P2.2 output is push-pull. 
           =2                                                                    
           =2 #define P2MDOUT_B3__BMASK      0x08 ///< Port 2 Bit 3 Output Mode  
           =2 #define P2MDOUT_B3__SHIFT      0x03 ///< Port 2 Bit 3 Output Mode  
           =2 #define P2MDOUT_B3__OPEN_DRAIN 0x00 ///< P2.3 output is open-drain.
           =2 #define P2MDOUT_B3__PUSH_PULL  0x08 ///< P2.3 output is push-pull. 
           =2                                                                    
           =2 #define P2MDOUT_B4__BMASK      0x10 ///< Port 2 Bit 4 Output Mode  
           =2 #define P2MDOUT_B4__SHIFT      0x04 ///< Port 2 Bit 4 Output Mode  
           =2 #define P2MDOUT_B4__OPEN_DRAIN 0x00 ///< P2.4 output is open-drain.
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 116 

           =2 #define P2MDOUT_B4__PUSH_PULL  0x10 ///< P2.4 output is push-pull. 
           =2                                                                    
           =2 #define P2MDOUT_B5__BMASK      0x20 ///< Port 2 Bit 5 Output Mode  
           =2 #define P2MDOUT_B5__SHIFT      0x05 ///< Port 2 Bit 5 Output Mode  
           =2 #define P2MDOUT_B5__OPEN_DRAIN 0x00 ///< P2.5 output is open-drain.
           =2 #define P2MDOUT_B5__PUSH_PULL  0x20 ///< P2.5 output is push-pull. 
           =2                                                                    
           =2 #define P2MDOUT_B6__BMASK      0x40 ///< Port 2 Bit 6 Output Mode  
           =2 #define P2MDOUT_B6__SHIFT      0x06 ///< Port 2 Bit 6 Output Mode  
           =2 #define P2MDOUT_B6__OPEN_DRAIN 0x00 ///< P2.6 output is open-drain.
           =2 #define P2MDOUT_B6__PUSH_PULL  0x40 ///< P2.6 output is push-pull. 
           =2                                                                    
           =2 #define P2MDOUT_B7__BMASK      0x80 ///< Port 2 Bit 7 Output Mode  
           =2 #define P2MDOUT_B7__SHIFT      0x07 ///< Port 2 Bit 7 Output Mode  
           =2 #define P2MDOUT_B7__OPEN_DRAIN 0x00 ///< P2.7 output is open-drain.
           =2 #define P2MDOUT_B7__PUSH_PULL  0x80 ///< P2.7 output is push-pull. 
           =2                                                                    
           =2 //------------------------------------------------------------------------------
           =2 // P2SKIP Enums (Port 2 Skip @ 0xD6)
           =2 //------------------------------------------------------------------------------
           =2 #define P2SKIP_B0__BMASK       0x01 ///< Port 2 Bit 0 Skip                       
           =2 #define P2SKIP_B0__SHIFT       0x00 ///< Port 2 Bit 0 Skip                       
           =2 #define P2SKIP_B0__NOT_SKIPPED 0x00 ///< P2.0 pin is not skipped by the crossbar.
           =2 #define P2SKIP_B0__SKIPPED     0x01 ///< P2.0 pin is skipped by the crossbar.    
           =2                                                                                  
           =2 #define P2SKIP_B1__BMASK       0x02 ///< Port 2 Bit 1 Skip                       
           =2 #define P2SKIP_B1__SHIFT       0x01 ///< Port 2 Bit 1 Skip                       
           =2 #define P2SKIP_B1__NOT_SKIPPED 0x00 ///< P2.1 pin is not skipped by the crossbar.
           =2 #define P2SKIP_B1__SKIPPED     0x02 ///< P2.1 pin is skipped by the crossbar.    
           =2                                                                                  
           =2 #define P2SKIP_B2__BMASK       0x04 ///< Port 2 Bit 2 Skip                       
           =2 #define P2SKIP_B2__SHIFT       0x02 ///< Port 2 Bit 2 Skip                       
           =2 #define P2SKIP_B2__NOT_SKIPPED 0x00 ///< P2.2 pin is not skipped by the crossbar.
           =2 #define P2SKIP_B2__SKIPPED     0x04 ///< P2.2 pin is skipped by the crossbar.    
           =2                                                                                  
           =2 #define P2SKIP_B3__BMASK       0x08 ///< Port 2 Bit 3 Skip                       
           =2 #define P2SKIP_B3__SHIFT       0x03 ///< Port 2 Bit 3 Skip                       
           =2 #define P2SKIP_B3__NOT_SKIPPED 0x00 ///< P2.3 pin is not skipped by the crossbar.
           =2 #define P2SKIP_B3__SKIPPED     0x08 ///< P2.3 pin is skipped by the crossbar.    
           =2                                                                                  
           =2 #define P2SKIP_B4__BMASK       0x10 ///< Port 2 Bit 4 Skip                       
           =2 #define P2SKIP_B4__SHIFT       0x04 ///< Port 2 Bit 4 Skip                       
           =2 #define P2SKIP_B4__NOT_SKIPPED 0x00 ///< P2.4 pin is not skipped by the crossbar.
           =2 #define P2SKIP_B4__SKIPPED     0x10 ///< P2.4 pin is skipped by the crossbar.    
           =2                                                                                  
           =2 #define P2SKIP_B5__BMASK       0x20 ///< Port 2 Bit 5 Skip                       
           =2 #define P2SKIP_B5__SHIFT       0x05 ///< Port 2 Bit 5 Skip                       
           =2 #define P2SKIP_B5__NOT_SKIPPED 0x00 ///< P2.5 pin is not skipped by the crossbar.
           =2 #define P2SKIP_B5__SKIPPED     0x20 ///< P2.5 pin is skipped by the crossbar.    
           =2                                                                                  
           =2 #define P2SKIP_B6__BMASK       0x40 ///< Port 2 Bit 6 Skip                       
           =2 #define P2SKIP_B6__SHIFT       0x06 ///< Port 2 Bit 6 Skip                       
           =2 #define P2SKIP_B6__NOT_SKIPPED 0x00 ///< P2.6 pin is not skipped by the crossbar.
           =2 #define P2SKIP_B6__SKIPPED     0x40 ///< P2.6 pin is skipped by the crossbar.    
           =2                                                                                  
           =2 #define P2SKIP_B7__BMASK       0x80 ///< Port 2 Bit 7 Skip                       
           =2 #define P2SKIP_B7__SHIFT       0x07 ///< Port 2 Bit 7 Skip                       
           =2 #define P2SKIP_B7__NOT_SKIPPED 0x00 ///< P2.7 pin is not skipped by the crossbar.
           =2 #define P2SKIP_B7__SKIPPED     0x80 ///< P2.7 pin is skipped by the crossbar.    
           =2                                                                                  
           =2 //------------------------------------------------------------------------------
           =2 // P3 Enums (Port 3 Pin Latch @ 0xB0)
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 117 

           =2 //------------------------------------------------------------------------------
           =2 #define P3_B0__BMASK 0x01 ///< Port 3 Bit 0 Latch                            
           =2 #define P3_B0__SHIFT 0x00 ///< Port 3 Bit 0 Latch                            
           =2 #define P3_B0__LOW   0x00 ///< P3.0 is low. Set P3.0 to drive low.           
           =2 #define P3_B0__HIGH  0x01 ///< P3.0 is high. Set P3.0 to drive or float high.
           =2                                                                              
           =2 #define P3_B1__BMASK 0x02 ///< Port 3 Bit 1 Latch                            
           =2 #define P3_B1__SHIFT 0x01 ///< Port 3 Bit 1 Latch                            
           =2 #define P3_B1__LOW   0x00 ///< P3.1 is low. Set P3.1 to drive low.           
           =2 #define P3_B1__HIGH  0x02 ///< P3.1 is high. Set P3.1 to drive or float high.
           =2                                                                              
           =2 #define P3_B2__BMASK 0x04 ///< Port 3 Bit 2 Latch                            
           =2 #define P3_B2__SHIFT 0x02 ///< Port 3 Bit 2 Latch                            
           =2 #define P3_B2__LOW   0x00 ///< P3.2 is low. Set P3.2 to drive low.           
           =2 #define P3_B2__HIGH  0x04 ///< P3.2 is high. Set P3.2 to drive or float high.
           =2                                                                              
           =2 #define P3_B3__BMASK 0x08 ///< Port 3 Bit 3 Latch                            
           =2 #define P3_B3__SHIFT 0x03 ///< Port 3 Bit 3 Latch                            
           =2 #define P3_B3__LOW   0x00 ///< P3.3 is low. Set P3.3 to drive low.           
           =2 #define P3_B3__HIGH  0x08 ///< P3.3 is high. Set P3.3 to drive or float high.
           =2                                                                              
           =2 #define P3_B4__BMASK 0x10 ///< Port 3 Bit 4 Latch                            
           =2 #define P3_B4__SHIFT 0x04 ///< Port 3 Bit 4 Latch                            
           =2 #define P3_B4__LOW   0x00 ///< P3.4 is low. Set P3.4 to drive low.           
           =2 #define P3_B4__HIGH  0x10 ///< P3.4 is high. Set P3.4 to drive or float high.
           =2                                                                              
           =2 #define P3_B5__BMASK 0x20 ///< Port 3 Bit 5 Latch                            
           =2 #define P3_B5__SHIFT 0x05 ///< Port 3 Bit 5 Latch                            
           =2 #define P3_B5__LOW   0x00 ///< P3.5 is low. Set P3.5 to drive low.           
           =2 #define P3_B5__HIGH  0x20 ///< P3.5 is high. Set P3.5 to drive or float high.
           =2                                                                              
           =2 #define P3_B6__BMASK 0x40 ///< Port 3 Bit 6 Latch                            
           =2 #define P3_B6__SHIFT 0x06 ///< Port 3 Bit 6 Latch                            
           =2 #define P3_B6__LOW   0x00 ///< P3.6 is low. Set P3.6 to drive low.           
           =2 #define P3_B6__HIGH  0x40 ///< P3.6 is high. Set P3.6 to drive or float high.
           =2                                                                              
           =2 #define P3_B7__BMASK 0x80 ///< Port 3 Bit 7 Latch                            
           =2 #define P3_B7__SHIFT 0x07 ///< Port 3 Bit 7 Latch                            
           =2 #define P3_B7__LOW   0x00 ///< P3.7 is low. Set P3.7 to drive low.           
           =2 #define P3_B7__HIGH  0x80 ///< P3.7 is high. Set P3.7 to drive or float high.
           =2                                                                              
           =2 //------------------------------------------------------------------------------
           =2 // P3MDIN Enums (Port 3 Input Mode @ 0xF4)
           =2 //------------------------------------------------------------------------------
           =2 #define P3MDIN_B0__BMASK   0x01 ///< Port 3 Bit 0 Input Mode                 
           =2 #define P3MDIN_B0__SHIFT   0x00 ///< Port 3 Bit 0 Input Mode                 
           =2 #define P3MDIN_B0__ANALOG  0x00 ///< P3.0 pin is configured for analog mode. 
           =2 #define P3MDIN_B0__DIGITAL 0x01 ///< P3.0 pin is configured for digital mode.
           =2                                                                              
           =2 #define P3MDIN_B1__BMASK   0x02 ///< Port 3 Bit 1 Input Mode                 
           =2 #define P3MDIN_B1__SHIFT   0x01 ///< Port 3 Bit 1 Input Mode                 
           =2 #define P3MDIN_B1__ANALOG  0x00 ///< P3.1 pin is configured for analog mode. 
           =2 #define P3MDIN_B1__DIGITAL 0x02 ///< P3.1 pin is configured for digital mode.
           =2                                                                              
           =2 #define P3MDIN_B2__BMASK   0x04 ///< Port 3 Bit 2 Input Mode                 
           =2 #define P3MDIN_B2__SHIFT   0x02 ///< Port 3 Bit 2 Input Mode                 
           =2 #define P3MDIN_B2__ANALOG  0x00 ///< P3.2 pin is configured for analog mode. 
           =2 #define P3MDIN_B2__DIGITAL 0x04 ///< P3.2 pin is configured for digital mode.
           =2                                                                              
           =2 #define P3MDIN_B3__BMASK   0x08 ///< Port 3 Bit 3 Input Mode                 
           =2 #define P3MDIN_B3__SHIFT   0x03 ///< Port 3 Bit 3 Input Mode                 
           =2 #define P3MDIN_B3__ANALOG  0x00 ///< P3.3 pin is configured for analog mode. 
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 118 

           =2 #define P3MDIN_B3__DIGITAL 0x08 ///< P3.3 pin is configured for digital mode.
           =2                                                                              
           =2 #define P3MDIN_B4__BMASK   0x10 ///< Port 3 Bit 4 Input Mode                 
           =2 #define P3MDIN_B4__SHIFT   0x04 ///< Port 3 Bit 4 Input Mode                 
           =2 #define P3MDIN_B4__ANALOG  0x00 ///< P3.4 pin is configured for analog mode. 
           =2 #define P3MDIN_B4__DIGITAL 0x10 ///< P3.4 pin is configured for digital mode.
           =2                                                                              
           =2 #define P3MDIN_B5__BMASK   0x20 ///< Port 3 Bit 5 Input Mode                 
           =2 #define P3MDIN_B5__SHIFT   0x05 ///< Port 3 Bit 5 Input Mode                 
           =2 #define P3MDIN_B5__ANALOG  0x00 ///< P3.5 pin is configured for analog mode. 
           =2 #define P3MDIN_B5__DIGITAL 0x20 ///< P3.5 pin is configured for digital mode.
           =2                                                                              
           =2 #define P3MDIN_B6__BMASK   0x40 ///< Port 3 Bit 6 Input Mode                 
           =2 #define P3MDIN_B6__SHIFT   0x06 ///< Port 3 Bit 6 Input Mode                 
           =2 #define P3MDIN_B6__ANALOG  0x00 ///< P3.6 pin is configured for analog mode. 
           =2 #define P3MDIN_B6__DIGITAL 0x40 ///< P3.6 pin is configured for digital mode.
           =2                                                                              
           =2 #define P3MDIN_B7__BMASK   0x80 ///< Port 3 Bit 7 Input Mode                 
           =2 #define P3MDIN_B7__SHIFT   0x07 ///< Port 3 Bit 7 Input Mode                 
           =2 #define P3MDIN_B7__ANALOG  0x00 ///< P3.7 pin is configured for analog mode. 
           =2 #define P3MDIN_B7__DIGITAL 0x80 ///< P3.7 pin is configured for digital mode.
           =2                                                                              
           =2 //------------------------------------------------------------------------------
           =2 // P3MDOUT Enums (Port 3 Output Mode @ 0xA7)
           =2 //------------------------------------------------------------------------------
           =2 #define P3MDOUT_B0__BMASK      0x01 ///< Port 3 Bit 0 Output Mode  
           =2 #define P3MDOUT_B0__SHIFT      0x00 ///< Port 3 Bit 0 Output Mode  
           =2 #define P3MDOUT_B0__OPEN_DRAIN 0x00 ///< P3.0 output is open-drain.
           =2 #define P3MDOUT_B0__PUSH_PULL  0x01 ///< P3.0 output is push-pull. 
           =2                                                                    
           =2 #define P3MDOUT_B1__BMASK      0x02 ///< Port 3 Bit 1 Output Mode  
           =2 #define P3MDOUT_B1__SHIFT      0x01 ///< Port 3 Bit 1 Output Mode  
           =2 #define P3MDOUT_B1__OPEN_DRAIN 0x00 ///< P3.1 output is open-drain.
           =2 #define P3MDOUT_B1__PUSH_PULL  0x02 ///< P3.1 output is push-pull. 
           =2                                                                    
           =2 #define P3MDOUT_B2__BMASK      0x04 ///< Port 3 Bit 2 Output Mode  
           =2 #define P3MDOUT_B2__SHIFT      0x02 ///< Port 3 Bit 2 Output Mode  
           =2 #define P3MDOUT_B2__OPEN_DRAIN 0x00 ///< P3.2 output is open-drain.
           =2 #define P3MDOUT_B2__PUSH_PULL  0x04 ///< P3.2 output is push-pull. 
           =2                                                                    
           =2 #define P3MDOUT_B3__BMASK      0x08 ///< Port 3 Bit 3 Output Mode  
           =2 #define P3MDOUT_B3__SHIFT      0x03 ///< Port 3 Bit 3 Output Mode  
           =2 #define P3MDOUT_B3__OPEN_DRAIN 0x00 ///< P3.3 output is open-drain.
           =2 #define P3MDOUT_B3__PUSH_PULL  0x08 ///< P3.3 output is push-pull. 
           =2                                                                    
           =2 #define P3MDOUT_B4__BMASK      0x10 ///< Port 3 Bit 4 Output Mode  
           =2 #define P3MDOUT_B4__SHIFT      0x04 ///< Port 3 Bit 4 Output Mode  
           =2 #define P3MDOUT_B4__OPEN_DRAIN 0x00 ///< P3.4 output is open-drain.
           =2 #define P3MDOUT_B4__PUSH_PULL  0x10 ///< P3.4 output is push-pull. 
           =2                                                                    
           =2 #define P3MDOUT_B5__BMASK      0x20 ///< Port 3 Bit 5 Output Mode  
           =2 #define P3MDOUT_B5__SHIFT      0x05 ///< Port 3 Bit 5 Output Mode  
           =2 #define P3MDOUT_B5__OPEN_DRAIN 0x00 ///< P3.5 output is open-drain.
           =2 #define P3MDOUT_B5__PUSH_PULL  0x20 ///< P3.5 output is push-pull. 
           =2                                                                    
           =2 #define P3MDOUT_B6__BMASK      0x40 ///< Port 3 Bit 6 Output Mode  
           =2 #define P3MDOUT_B6__SHIFT      0x06 ///< Port 3 Bit 6 Output Mode  
           =2 #define P3MDOUT_B6__OPEN_DRAIN 0x00 ///< P3.6 output is open-drain.
           =2 #define P3MDOUT_B6__PUSH_PULL  0x40 ///< P3.6 output is push-pull. 
           =2                                                                    
           =2 #define P3MDOUT_B7__BMASK      0x80 ///< Port 3 Bit 7 Output Mode  
           =2 #define P3MDOUT_B7__SHIFT      0x07 ///< Port 3 Bit 7 Output Mode  
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 119 

           =2 #define P3MDOUT_B7__OPEN_DRAIN 0x00 ///< P3.7 output is open-drain.
           =2 #define P3MDOUT_B7__PUSH_PULL  0x80 ///< P3.7 output is push-pull. 
           =2                                                                    
           =2 //------------------------------------------------------------------------------
           =2 // P3SKIP Enums (Port 3 Skip @ 0xDF)
           =2 //------------------------------------------------------------------------------
           =2 #define P3SKIP_B0__BMASK       0x01 ///< Port 3 Bit 0 Skip                       
           =2 #define P3SKIP_B0__SHIFT       0x00 ///< Port 3 Bit 0 Skip                       
           =2 #define P3SKIP_B0__NOT_SKIPPED 0x00 ///< P3.0 pin is not skipped by the crossbar.
           =2 #define P3SKIP_B0__SKIPPED     0x01 ///< P3.0 pin is skipped by the crossbar.    
           =2                                                                                  
           =2 #define P3SKIP_B1__BMASK       0x02 ///< Port 3 Bit 1 Skip                       
           =2 #define P3SKIP_B1__SHIFT       0x01 ///< Port 3 Bit 1 Skip                       
           =2 #define P3SKIP_B1__NOT_SKIPPED 0x00 ///< P3.1 pin is not skipped by the crossbar.
           =2 #define P3SKIP_B1__SKIPPED     0x02 ///< P3.1 pin is skipped by the crossbar.    
           =2                                                                                  
           =2 #define P3SKIP_B2__BMASK       0x04 ///< Port 3 Bit 2 Skip                       
           =2 #define P3SKIP_B2__SHIFT       0x02 ///< Port 3 Bit 2 Skip                       
           =2 #define P3SKIP_B2__NOT_SKIPPED 0x00 ///< P3.2 pin is not skipped by the crossbar.
           =2 #define P3SKIP_B2__SKIPPED     0x04 ///< P3.2 pin is skipped by the crossbar.    
           =2                                                                                  
           =2 #define P3SKIP_B3__BMASK       0x08 ///< Port 3 Bit 3 Skip                       
           =2 #define P3SKIP_B3__SHIFT       0x03 ///< Port 3 Bit 3 Skip                       
           =2 #define P3SKIP_B3__NOT_SKIPPED 0x00 ///< P3.3 pin is not skipped by the crossbar.
           =2 #define P3SKIP_B3__SKIPPED     0x08 ///< P3.3 pin is skipped by the crossbar.    
           =2                                                                                  
           =2 #define P3SKIP_B4__BMASK       0x10 ///< Port 3 Bit 4 Skip                       
           =2 #define P3SKIP_B4__SHIFT       0x04 ///< Port 3 Bit 4 Skip                       
           =2 #define P3SKIP_B4__NOT_SKIPPED 0x00 ///< P3.4 pin is not skipped by the crossbar.
           =2 #define P3SKIP_B4__SKIPPED     0x10 ///< P3.4 pin is skipped by the crossbar.    
           =2                                                                                  
           =2 #define P3SKIP_B5__BMASK       0x20 ///< Port 3 Bit 5 Skip                       
           =2 #define P3SKIP_B5__SHIFT       0x05 ///< Port 3 Bit 5 Skip                       
           =2 #define P3SKIP_B5__NOT_SKIPPED 0x00 ///< P3.5 pin is not skipped by the crossbar.
           =2 #define P3SKIP_B5__SKIPPED     0x20 ///< P3.5 pin is skipped by the crossbar.    
           =2                                                                                  
           =2 #define P3SKIP_B6__BMASK       0x40 ///< Port 3 Bit 6 Skip                       
           =2 #define P3SKIP_B6__SHIFT       0x06 ///< Port 3 Bit 6 Skip                       
           =2 #define P3SKIP_B6__NOT_SKIPPED 0x00 ///< P3.6 pin is not skipped by the crossbar.
           =2 #define P3SKIP_B6__SKIPPED     0x40 ///< P3.6 pin is skipped by the crossbar.    
           =2                                                                                  
           =2 #define P3SKIP_B7__BMASK       0x80 ///< Port 3 Bit 7 Skip                       
           =2 #define P3SKIP_B7__SHIFT       0x07 ///< Port 3 Bit 7 Skip                       
           =2 #define P3SKIP_B7__NOT_SKIPPED 0x00 ///< P3.7 pin is not skipped by the crossbar.
           =2 #define P3SKIP_B7__SKIPPED     0x80 ///< P3.7 pin is skipped by the crossbar.    
           =2                                                                                  
           =2 //------------------------------------------------------------------------------
           =2 // P4 Enums (Port 4 Pin Latch @ 0xC7)
           =2 //------------------------------------------------------------------------------
           =2 #define P4_B0__BMASK 0x01 ///< Port 4 Bit 0 Latch                            
           =2 #define P4_B0__SHIFT 0x00 ///< Port 4 Bit 0 Latch                            
           =2 #define P4_B0__LOW   0x00 ///< P4.0 is low. Set P4.0 to drive low.           
           =2 #define P4_B0__HIGH  0x01 ///< P4.0 is high. Set P4.0 to drive or float high.
           =2                                                                              
           =2 #define P4_B1__BMASK 0x02 ///< Port 4 Bit 1 Latch                            
           =2 #define P4_B1__SHIFT 0x01 ///< Port 4 Bit 1 Latch                            
           =2 #define P4_B1__LOW   0x00 ///< P4.1 is low. Set P4.1 to drive low.           
           =2 #define P4_B1__HIGH  0x02 ///< P4.1 is high. Set P4.1 to drive or float high.
           =2                                                                              
           =2 #define P4_B2__BMASK 0x04 ///< Port 4 Bit 2 Latch                            
           =2 #define P4_B2__SHIFT 0x02 ///< Port 4 Bit 2 Latch                            
           =2 #define P4_B2__LOW   0x00 ///< P4.2 is low. Set P4.2 to drive low.           
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 120 

           =2 #define P4_B2__HIGH  0x04 ///< P4.2 is high. Set P4.2 to drive or float high.
           =2                                                                              
           =2 #define P4_B3__BMASK 0x08 ///< Port 4 Bit 3 Latch                            
           =2 #define P4_B3__SHIFT 0x03 ///< Port 4 Bit 3 Latch                            
           =2 #define P4_B3__LOW   0x00 ///< P4.3 is low. Set P4.3 to drive low.           
           =2 #define P4_B3__HIGH  0x08 ///< P4.3 is high. Set P4.3 to drive or float high.
           =2                                                                              
           =2 #define P4_B4__BMASK 0x10 ///< Port 4 Bit 4 Latch                            
           =2 #define P4_B4__SHIFT 0x04 ///< Port 4 Bit 4 Latch                            
           =2 #define P4_B4__LOW   0x00 ///< P4.4 is low. Set P4.4 to drive low.           
           =2 #define P4_B4__HIGH  0x10 ///< P4.4 is high. Set P4.4 to drive or float high.
           =2                                                                              
           =2 #define P4_B5__BMASK 0x20 ///< Port 4 Bit 5 Latch                            
           =2 #define P4_B5__SHIFT 0x05 ///< Port 4 Bit 5 Latch                            
           =2 #define P4_B5__LOW   0x00 ///< P4.5 is low. Set P4.5 to drive low.           
           =2 #define P4_B5__HIGH  0x20 ///< P4.5 is high. Set P4.5 to drive or float high.
           =2                                                                              
           =2 #define P4_B6__BMASK 0x40 ///< Port 4 Bit 6 Latch                            
           =2 #define P4_B6__SHIFT 0x06 ///< Port 4 Bit 6 Latch                            
           =2 #define P4_B6__LOW   0x00 ///< P4.6 is low. Set P4.6 to drive low.           
           =2 #define P4_B6__HIGH  0x40 ///< P4.6 is high. Set P4.6 to drive or float high.
           =2                                                                              
           =2 #define P4_B7__BMASK 0x80 ///< Port 4 Bit 7 Latch                            
           =2 #define P4_B7__SHIFT 0x07 ///< Port 4 Bit 7 Latch                            
           =2 #define P4_B7__LOW   0x00 ///< P4.7 is low. Set P4.7 to drive low.           
           =2 #define P4_B7__HIGH  0x80 ///< P4.7 is high. Set P4.7 to drive or float high.
           =2                                                                              
           =2 //------------------------------------------------------------------------------
           =2 // P4MDIN Enums (Port 4 Input Mode @ 0xF5)
           =2 //------------------------------------------------------------------------------
           =2 #define P4MDIN_B0__BMASK   0x01 ///< Port 4 Bit 0 Input Mode                 
           =2 #define P4MDIN_B0__SHIFT   0x00 ///< Port 4 Bit 0 Input Mode                 
           =2 #define P4MDIN_B0__ANALOG  0x00 ///< P4.0 pin is configured for analog mode. 
           =2 #define P4MDIN_B0__DIGITAL 0x01 ///< P4.0 pin is configured for digital mode.
           =2                                                                              
           =2 #define P4MDIN_B1__BMASK   0x02 ///< Port 4 Bit 1 Input Mode                 
           =2 #define P4MDIN_B1__SHIFT   0x01 ///< Port 4 Bit 1 Input Mode                 
           =2 #define P4MDIN_B1__ANALOG  0x00 ///< P4.1 pin is configured for analog mode. 
           =2 #define P4MDIN_B1__DIGITAL 0x02 ///< P4.1 pin is configured for digital mode.
           =2                                                                              
           =2 #define P4MDIN_B2__BMASK   0x04 ///< Port 4 Bit 2 Input Mode                 
           =2 #define P4MDIN_B2__SHIFT   0x02 ///< Port 4 Bit 2 Input Mode                 
           =2 #define P4MDIN_B2__ANALOG  0x00 ///< P4.2 pin is configured for analog mode. 
           =2 #define P4MDIN_B2__DIGITAL 0x04 ///< P4.2 pin is configured for digital mode.
           =2                                                                              
           =2 #define P4MDIN_B3__BMASK   0x08 ///< Port 4 Bit 3 Input Mode                 
           =2 #define P4MDIN_B3__SHIFT   0x03 ///< Port 4 Bit 3 Input Mode                 
           =2 #define P4MDIN_B3__ANALOG  0x00 ///< P4.3 pin is configured for analog mode. 
           =2 #define P4MDIN_B3__DIGITAL 0x08 ///< P4.3 pin is configured for digital mode.
           =2                                                                              
           =2 #define P4MDIN_B4__BMASK   0x10 ///< Port 4 Bit 4 Input Mode                 
           =2 #define P4MDIN_B4__SHIFT   0x04 ///< Port 4 Bit 4 Input Mode                 
           =2 #define P4MDIN_B4__ANALOG  0x00 ///< P4.4 pin is configured for analog mode. 
           =2 #define P4MDIN_B4__DIGITAL 0x10 ///< P4.4 pin is configured for digital mode.
           =2                                                                              
           =2 #define P4MDIN_B5__BMASK   0x20 ///< Port 4 Bit 5 Input Mode                 
           =2 #define P4MDIN_B5__SHIFT   0x05 ///< Port 4 Bit 5 Input Mode                 
           =2 #define P4MDIN_B5__ANALOG  0x00 ///< P4.5 pin is configured for analog mode. 
           =2 #define P4MDIN_B5__DIGITAL 0x20 ///< P4.5 pin is configured for digital mode.
           =2                                                                              
           =2 #define P4MDIN_B6__BMASK   0x40 ///< Port 4 Bit 6 Input Mode                 
           =2 #define P4MDIN_B6__SHIFT   0x06 ///< Port 4 Bit 6 Input Mode                 
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 121 

           =2 #define P4MDIN_B6__ANALOG  0x00 ///< P4.6 pin is configured for analog mode. 
           =2 #define P4MDIN_B6__DIGITAL 0x40 ///< P4.6 pin is configured for digital mode.
           =2                                                                              
           =2 #define P4MDIN_B7__BMASK   0x80 ///< Port 4 Bit 7 Input Mode                 
           =2 #define P4MDIN_B7__SHIFT   0x07 ///< Port 4 Bit 7 Input Mode                 
           =2 #define P4MDIN_B7__ANALOG  0x00 ///< P4.7 pin is configured for analog mode. 
           =2 #define P4MDIN_B7__DIGITAL 0x80 ///< P4.7 pin is configured for digital mode.
           =2                                                                              
           =2 //------------------------------------------------------------------------------
           =2 // P4MDOUT Enums (Port 4 Output Mode @ 0xAE)
           =2 //------------------------------------------------------------------------------
           =2 #define P4MDOUT_B0__BMASK      0x01 ///< Port 4 Bit 0 Output Mode  
           =2 #define P4MDOUT_B0__SHIFT      0x00 ///< Port 4 Bit 0 Output Mode  
           =2 #define P4MDOUT_B0__OPEN_DRAIN 0x00 ///< P4.0 output is open-drain.
           =2 #define P4MDOUT_B0__PUSH_PULL  0x01 ///< P4.0 output is push-pull. 
           =2                                                                    
           =2 #define P4MDOUT_B1__BMASK      0x02 ///< Port 4 Bit 1 Output Mode  
           =2 #define P4MDOUT_B1__SHIFT      0x01 ///< Port 4 Bit 1 Output Mode  
           =2 #define P4MDOUT_B1__OPEN_DRAIN 0x00 ///< P4.1 output is open-drain.
           =2 #define P4MDOUT_B1__PUSH_PULL  0x02 ///< P4.1 output is push-pull. 
           =2                                                                    
           =2 #define P4MDOUT_B2__BMASK      0x04 ///< Port 4 Bit 2 Output Mode  
           =2 #define P4MDOUT_B2__SHIFT      0x02 ///< Port 4 Bit 2 Output Mode  
           =2 #define P4MDOUT_B2__OPEN_DRAIN 0x00 ///< P4.2 output is open-drain.
           =2 #define P4MDOUT_B2__PUSH_PULL  0x04 ///< P4.2 output is push-pull. 
           =2                                                                    
           =2 #define P4MDOUT_B3__BMASK      0x08 ///< Port 4 Bit 3 Output Mode  
           =2 #define P4MDOUT_B3__SHIFT      0x03 ///< Port 4 Bit 3 Output Mode  
           =2 #define P4MDOUT_B3__OPEN_DRAIN 0x00 ///< P4.3 output is open-drain.
           =2 #define P4MDOUT_B3__PUSH_PULL  0x08 ///< P4.3 output is push-pull. 
           =2                                                                    
           =2 #define P4MDOUT_B4__BMASK      0x10 ///< Port 4 Bit 4 Output Mode  
           =2 #define P4MDOUT_B4__SHIFT      0x04 ///< Port 4 Bit 4 Output Mode  
           =2 #define P4MDOUT_B4__OPEN_DRAIN 0x00 ///< P4.4 output is open-drain.
           =2 #define P4MDOUT_B4__PUSH_PULL  0x10 ///< P4.4 output is push-pull. 
           =2                                                                    
           =2 #define P4MDOUT_B5__BMASK      0x20 ///< Port 4 Bit 5 Output Mode  
           =2 #define P4MDOUT_B5__SHIFT      0x05 ///< Port 4 Bit 5 Output Mode  
           =2 #define P4MDOUT_B5__OPEN_DRAIN 0x00 ///< P4.5 output is open-drain.
           =2 #define P4MDOUT_B5__PUSH_PULL  0x20 ///< P4.5 output is push-pull. 
           =2                                                                    
           =2 #define P4MDOUT_B6__BMASK      0x40 ///< Port 4 Bit 6 Output Mode  
           =2 #define P4MDOUT_B6__SHIFT      0x06 ///< Port 4 Bit 6 Output Mode  
           =2 #define P4MDOUT_B6__OPEN_DRAIN 0x00 ///< P4.6 output is open-drain.
           =2 #define P4MDOUT_B6__PUSH_PULL  0x40 ///< P4.6 output is push-pull. 
           =2                                                                    
           =2 #define P4MDOUT_B7__BMASK      0x80 ///< Port 4 Bit 7 Output Mode  
           =2 #define P4MDOUT_B7__SHIFT      0x07 ///< Port 4 Bit 7 Output Mode  
           =2 #define P4MDOUT_B7__OPEN_DRAIN 0x00 ///< P4.7 output is open-drain.
           =2 #define P4MDOUT_B7__PUSH_PULL  0x80 ///< P4.7 output is push-pull. 
           =2                                                                    
           =2 //------------------------------------------------------------------------------
           =2 // RSTSRC Enums (Reset Source @ 0xEF)
           =2 //------------------------------------------------------------------------------
           =2 #define RSTSRC_PINRSF__BMASK   0x01 ///< HW Pin Reset Flag                                                
             -    
           =2 #define RSTSRC_PINRSF__SHIFT   0x00 ///< HW Pin Reset Flag                                                
             -    
           =2 #define RSTSRC_PINRSF__NOT_SET 0x00 ///< The RSTb pin did not cause the last reset.                       
             -    
           =2 #define RSTSRC_PINRSF__SET     0x01 ///< The RSTb pin caused the last reset.                              
             -    
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 122 

           =2                                                                                                           
             -    
           =2 #define RSTSRC_PORSF__BMASK    0x02 ///< Power-On / Supply Monitor Reset Flag, and Supply Monitor Reset En
             -able
           =2 #define RSTSRC_PORSF__SHIFT    0x01 ///< Power-On / Supply Monitor Reset Flag, and Supply Monitor Reset En
             -able
           =2 #define RSTSRC_PORSF__NOT_SET  0x00 ///< A power-on or supply monitor reset did not occur.                
             -    
           =2 #define RSTSRC_PORSF__SET      0x02 ///< A power-on or supply monitor reset occurred.                     
             -    
           =2                                                                                                           
             -    
           =2 #define RSTSRC_MCDRSF__BMASK   0x04 ///< Missing Clock Detector Enable and Flag                           
             -    
           =2 #define RSTSRC_MCDRSF__SHIFT   0x02 ///< Missing Clock Detector Enable and Flag                           
             -    
           =2 #define RSTSRC_MCDRSF__NOT_SET 0x00 ///< A missing clock detector reset did not occur.                    
             -    
           =2 #define RSTSRC_MCDRSF__SET     0x04 ///< A missing clock detector reset occurred.                         
             -    
           =2                                                                                                           
             -    
           =2 #define RSTSRC_WDTRSF__BMASK   0x08 ///< Watchdog Timer Reset Flag                                        
             -    
           =2 #define RSTSRC_WDTRSF__SHIFT   0x03 ///< Watchdog Timer Reset Flag                                        
             -    
           =2 #define RSTSRC_WDTRSF__NOT_SET 0x00 ///< A watchdog timer overflow reset did not occur.                   
             -    
           =2 #define RSTSRC_WDTRSF__SET     0x08 ///< A watchdog timer overflow reset occurred.                        
             -    
           =2                                                                                                           
             -    
           =2 #define RSTSRC_SWRSF__BMASK    0x10 ///< Software Reset Force and Flag                                    
             -    
           =2 #define RSTSRC_SWRSF__SHIFT    0x04 ///< Software Reset Force and Flag                                    
             -    
           =2 #define RSTSRC_SWRSF__NOT_SET  0x00 ///< A software reset did not occur.                                  
             -    
           =2 #define RSTSRC_SWRSF__SET      0x10 ///< A software reset occurred.                                       
             -    
           =2                                                                                                           
             -    
           =2 #define RSTSRC_C0RSEF__BMASK   0x20 ///< Comparator0 Reset Enable and Flag                                
             -    
           =2 #define RSTSRC_C0RSEF__SHIFT   0x05 ///< Comparator0 Reset Enable and Flag                                
             -    
           =2 #define RSTSRC_C0RSEF__NOT_SET 0x00 ///< A Comparator 0 reset did not occur.                              
             -    
           =2 #define RSTSRC_C0RSEF__SET     0x20 ///< A Comparator 0 reset occurred.                                   
             -    
           =2                                                                                                           
             -    
           =2 #define RSTSRC_FERROR__BMASK   0x40 ///< Flash Error Reset Flag                                           
             -    
           =2 #define RSTSRC_FERROR__SHIFT   0x06 ///< Flash Error Reset Flag                                           
             -    
           =2 #define RSTSRC_FERROR__NOT_SET 0x00 ///< A flash error reset did not occur.                               
             -    
           =2 #define RSTSRC_FERROR__SET     0x40 ///< A flash error reset occurred.                                    
             -    
           =2                                                                                                           
             -    
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 123 

           =2 #define RSTSRC_USBRSF__BMASK   0x80 ///< USB Reset Enable and Flag                                        
             -    
           =2 #define RSTSRC_USBRSF__SHIFT   0x07 ///< USB Reset Enable and Flag                                        
             -    
           =2 #define RSTSRC_USBRSF__NOT_SET 0x00 ///< A USB0 reset did not occur.                                      
             -    
           =2 #define RSTSRC_USBRSF__SET     0x80 ///< A USB0 reset occurred.                                           
             -    
           =2                                                                                                           
             -    
           =2 //------------------------------------------------------------------------------
           =2 // SFRPAGE Enums (SFR Page @ 0xBF)
           =2 //------------------------------------------------------------------------------
           =2 #define SFRPAGE_SFRPAGE__FMASK 0xFF ///< SFR Page
           =2 #define SFRPAGE_SFRPAGE__SHIFT 0x00 ///< SFR Page
           =2                                                  
           =2 //------------------------------------------------------------------------------
           =2 // SMB0ADM Enums (SMBus 0 Slave Address Mask @ 0xCE)
           =2 //------------------------------------------------------------------------------
           =2 #define SMB0ADM_EHACK__BMASK             0x01 ///< Hardware Acknowledge Enable                     
           =2 #define SMB0ADM_EHACK__SHIFT             0x00 ///< Hardware Acknowledge Enable                     
           =2 #define SMB0ADM_EHACK__ADR_ACK_MANUAL    0x00 ///< Firmware must manually acknowledge all incoming 
           =2                                               ///< address and data bytes.                         
           =2 #define SMB0ADM_EHACK__ADR_ACK_AUTOMATIC 0x01 ///< Automatic slave address recognition and hardware
           =2                                               ///< acknowledge is enabled.                         
           =2                                                                                                    
           =2 #define SMB0ADM_SLVM__FMASK              0xFE ///< SMBus Slave Address Mask                        
           =2 #define SMB0ADM_SLVM__SHIFT              0x01 ///< SMBus Slave Address Mask                        
           =2                                                                                                    
           =2 //------------------------------------------------------------------------------
           =2 // SMB0ADR Enums (SMBus 0 Slave Address @ 0xCF)
           =2 //------------------------------------------------------------------------------
           =2 #define SMB0ADR_GC__BMASK      0x01 ///< General Call Address Enable        
           =2 #define SMB0ADR_GC__SHIFT      0x00 ///< General Call Address Enable        
           =2 #define SMB0ADR_GC__IGNORED    0x00 ///< General Call Address is ignored.   
           =2 #define SMB0ADR_GC__RECOGNIZED 0x01 ///< General Call Address is recognized.
           =2                                                                             
           =2 #define SMB0ADR_SLV__FMASK     0xFE ///< SMBus Hardware Slave Address       
           =2 #define SMB0ADR_SLV__SHIFT     0x01 ///< SMBus Hardware Slave Address       
           =2                                                                             
           =2 //------------------------------------------------------------------------------
           =2 // SMB0CF Enums (SMBus 0 Configuration @ 0xC1)
           =2 //------------------------------------------------------------------------------
           =2 #define SMB0CF_SMBCS__FMASK             0x03 ///< SMBus Clock Source Selection                     
           =2 #define SMB0CF_SMBCS__SHIFT             0x00 ///< SMBus Clock Source Selection                     
           =2 #define SMB0CF_SMBCS__TIMER0            0x00 ///< Timer 0 Overflow.                                
           =2 #define SMB0CF_SMBCS__TIMER1            0x01 ///< Timer 1 Overflow.                                
           =2 #define SMB0CF_SMBCS__TIMER2_HIGH       0x02 ///< Timer 2 High Byte Overflow.                      
           =2 #define SMB0CF_SMBCS__TIMER2_LOW        0x03 ///< Timer 2 Low Byte Overflow.                       
           =2                                                                                                    
           =2 #define SMB0CF_SMBFTE__BMASK            0x04 ///< SMBus Free Timeout Detection Enable              
           =2 #define SMB0CF_SMBFTE__SHIFT            0x02 ///< SMBus Free Timeout Detection Enable              
           =2 #define SMB0CF_SMBFTE__FREE_TO_DISABLED 0x00 ///< Disable bus free timeouts.                       
           =2 #define SMB0CF_SMBFTE__FREE_TO_ENABLED  0x04 ///< Enable bus free timeouts. The bus the bus will be
           =2                                              ///< considered free if SCL and SDA remain high for   
           =2                                              ///< more than 10 SMBus clock source periods.         
           =2                                                                                                    
           =2 #define SMB0CF_SMBTOE__BMASK            0x08 ///< SMBus SCL Timeout Detection Enable               
           =2 #define SMB0CF_SMBTOE__SHIFT            0x03 ///< SMBus SCL Timeout Detection Enable               
           =2 #define SMB0CF_SMBTOE__SCL_TO_DISABLED  0x00 ///< Disable SCL low timeouts.                        
           =2 #define SMB0CF_SMBTOE__SCL_TO_ENABLED   0x08 ///< Enable SCL low timeouts.                         
           =2                                                                                                    
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 124 

           =2 #define SMB0CF_EXTHOLD__BMASK           0x10 ///< SMBus Setup and Hold Time Extension Enable       
           =2 #define SMB0CF_EXTHOLD__SHIFT           0x04 ///< SMBus Setup and Hold Time Extension Enable       
           =2 #define SMB0CF_EXTHOLD__DISABLED        0x00 ///< Disable SDA extended setup and hold times.       
           =2 #define SMB0CF_EXTHOLD__ENABLED         0x10 ///< Enable SDA extended setup and hold times.        
           =2                                                                                                    
           =2 #define SMB0CF_BUSY__BMASK              0x20 ///< SMBus Busy Indicator                             
           =2 #define SMB0CF_BUSY__SHIFT              0x05 ///< SMBus Busy Indicator                             
           =2 #define SMB0CF_BUSY__NOT_SET            0x00 ///< The bus is not busy.                             
           =2 #define SMB0CF_BUSY__SET                0x20 ///< The bus is busy and a transfer is currently in   
           =2                                              ///< progress.                                        
           =2                                                                                                    
           =2 #define SMB0CF_INH__BMASK               0x40 ///< SMBus Slave Inhibit                              
           =2 #define SMB0CF_INH__SHIFT               0x06 ///< SMBus Slave Inhibit                              
           =2 #define SMB0CF_INH__SLAVE_ENABLED       0x00 ///< Slave states are enabled.                        
           =2 #define SMB0CF_INH__SLAVE_DISABLED      0x40 ///< Slave states are inhibited.                      
           =2                                                                                                    
           =2 #define SMB0CF_ENSMB__BMASK             0x80 ///< SMBus Enable                                     
           =2 #define SMB0CF_ENSMB__SHIFT             0x07 ///< SMBus Enable                                     
           =2 #define SMB0CF_ENSMB__DISABLED          0x00 ///< Disable the SMBus module.                        
           =2 #define SMB0CF_ENSMB__ENABLED           0x80 ///< Enable the SMBus module.                         
           =2                                                                                                    
           =2 //------------------------------------------------------------------------------
           =2 // SMB0CN0 Enums (SMBus 0 Control @ 0xC0)
           =2 //------------------------------------------------------------------------------
           =2 #define SMB0CN0_SI__BMASK           0x01 ///< SMBus Interrupt Flag                           
           =2 #define SMB0CN0_SI__SHIFT           0x00 ///< SMBus Interrupt Flag                           
           =2 #define SMB0CN0_SI__NOT_SET         0x00 ///<                                                
           =2 #define SMB0CN0_SI__SET             0x01 ///<                                                
           =2                                                                                              
           =2 #define SMB0CN0_ACK__BMASK          0x02 ///< SMBus Acknowledge                              
           =2 #define SMB0CN0_ACK__SHIFT          0x01 ///< SMBus Acknowledge                              
           =2 #define SMB0CN0_ACK__NOT_SET        0x00 ///< Generate a NACK, or the response was a NACK.   
           =2 #define SMB0CN0_ACK__SET            0x02 ///< Generate an ACK, or the response was an ACK.   
           =2                                                                                              
           =2 #define SMB0CN0_ARBLOST__BMASK      0x04 ///< SMBus Arbitration Lost Indicator               
           =2 #define SMB0CN0_ARBLOST__SHIFT      0x02 ///< SMBus Arbitration Lost Indicator               
           =2 #define SMB0CN0_ARBLOST__NOT_SET    0x00 ///< No arbitration error.                          
           =2 #define SMB0CN0_ARBLOST__ERROR      0x04 ///< Arbitration error occurred.                    
           =2                                                                                              
           =2 #define SMB0CN0_ACKRQ__BMASK        0x08 ///< SMBus Acknowledge Request                      
           =2 #define SMB0CN0_ACKRQ__SHIFT        0x03 ///< SMBus Acknowledge Request                      
           =2 #define SMB0CN0_ACKRQ__NOT_SET      0x00 ///< No ACK requested.                              
           =2 #define SMB0CN0_ACKRQ__REQUESTED    0x08 ///< ACK requested.                                 
           =2                                                                                              
           =2 #define SMB0CN0_STO__BMASK          0x10 ///< SMBus Stop Flag                                
           =2 #define SMB0CN0_STO__SHIFT          0x04 ///< SMBus Stop Flag                                
           =2 #define SMB0CN0_STO__NOT_SET        0x00 ///< A STOP is not pending.                         
           =2 #define SMB0CN0_STO__SET            0x10 ///< Generate a STOP or a STOP is currently pending.
           =2                                                                                              
           =2 #define SMB0CN0_STA__BMASK          0x20 ///< SMBus Start Flag                               
           =2 #define SMB0CN0_STA__SHIFT          0x05 ///< SMBus Start Flag                               
           =2 #define SMB0CN0_STA__NOT_SET        0x00 ///< A START was not detected.                      
           =2 #define SMB0CN0_STA__SET            0x20 ///< Generate a START, repeated START, or a START is
           =2                                          ///< currently pending.                             
           =2                                                                                              
           =2 #define SMB0CN0_TXMODE__BMASK       0x40 ///< SMBus Transmit Mode Indicator                  
           =2 #define SMB0CN0_TXMODE__SHIFT       0x06 ///< SMBus Transmit Mode Indicator                  
           =2 #define SMB0CN0_TXMODE__RECEIVER    0x00 ///< SMBus in Receiver Mode.                        
           =2 #define SMB0CN0_TXMODE__TRANSMITTER 0x40 ///< SMBus in Transmitter Mode.                     
           =2                                                                                              
           =2 #define SMB0CN0_MASTER__BMASK       0x80 ///< SMBus Master/Slave Indicator                   
           =2 #define SMB0CN0_MASTER__SHIFT       0x07 ///< SMBus Master/Slave Indicator                   
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 125 

           =2 #define SMB0CN0_MASTER__SLAVE       0x00 ///< SMBus operating in slave mode.                 
           =2 #define SMB0CN0_MASTER__MASTER      0x80 ///< SMBus operating in master mode.                
           =2                                                                                              
           =2 //------------------------------------------------------------------------------
           =2 // SMB0DAT Enums (SMBus 0 Data @ 0xC2)
           =2 //------------------------------------------------------------------------------
           =2 #define SMB0DAT_SMB0DAT__FMASK 0xFF ///< SMBus 0 Data
           =2 #define SMB0DAT_SMB0DAT__SHIFT 0x00 ///< SMBus 0 Data
           =2                                                      
           =2 //------------------------------------------------------------------------------
           =2 // SMB1ADM Enums (SMBus 1 Slave Address Mask @ 0xCE)
           =2 //------------------------------------------------------------------------------
           =2 #define SMB1ADM_EHACK__BMASK             0x01 ///< Hardware Acknowledge Enable                     
           =2 #define SMB1ADM_EHACK__SHIFT             0x00 ///< Hardware Acknowledge Enable                     
           =2 #define SMB1ADM_EHACK__ADR_ACK_MANUAL    0x00 ///< Firmware must manually acknowledge all incoming 
           =2                                               ///< address and data bytes.                         
           =2 #define SMB1ADM_EHACK__ADR_ACK_AUTOMATIC 0x01 ///< Automatic slave address recognition and hardware
           =2                                               ///< acknowledge is enabled.                         
           =2                                                                                                    
           =2 #define SMB1ADM_SLVM__FMASK              0xFE ///< SMBus Slave Address Mask                        
           =2 #define SMB1ADM_SLVM__SHIFT              0x01 ///< SMBus Slave Address Mask                        
           =2                                                                                                    
           =2 //------------------------------------------------------------------------------
           =2 // SMB1ADR Enums (SMBus 1 Slave Address @ 0xCF)
           =2 //------------------------------------------------------------------------------
           =2 #define SMB1ADR_GC__BMASK      0x01 ///< General Call Address Enable        
           =2 #define SMB1ADR_GC__SHIFT      0x00 ///< General Call Address Enable        
           =2 #define SMB1ADR_GC__IGNORED    0x00 ///< General Call Address is ignored.   
           =2 #define SMB1ADR_GC__RECOGNIZED 0x01 ///< General Call Address is recognized.
           =2                                                                             
           =2 #define SMB1ADR_SLV__FMASK     0xFE ///< SMBus Hardware Slave Address       
           =2 #define SMB1ADR_SLV__SHIFT     0x01 ///< SMBus Hardware Slave Address       
           =2                                                                             
           =2 //------------------------------------------------------------------------------
           =2 // SMB1CF Enums (SMBus 1 Configuration @ 0xC1)
           =2 //------------------------------------------------------------------------------
           =2 #define SMB1CF_SMBCS__FMASK             0x03 ///< SMBus Clock Source Selection                     
           =2 #define SMB1CF_SMBCS__SHIFT             0x00 ///< SMBus Clock Source Selection                     
           =2 #define SMB1CF_SMBCS__TIMER0            0x00 ///< Timer 0 Overflow.                                
           =2 #define SMB1CF_SMBCS__TIMER5            0x01 ///< Timer 5 Overflow.                                
           =2 #define SMB1CF_SMBCS__TIMER2_HIGH       0x02 ///< Timer 2 High Byte Overflow.                      
           =2 #define SMB1CF_SMBCS__TIMER2_LOW        0x03 ///< Timer 2 Low Byte Overflow.                       
           =2                                                                                                    
           =2 #define SMB1CF_SMBFTE__BMASK            0x04 ///< SMBus Free Timeout Detection Enable              
           =2 #define SMB1CF_SMBFTE__SHIFT            0x02 ///< SMBus Free Timeout Detection Enable              
           =2 #define SMB1CF_SMBFTE__FREE_TO_DISABLED 0x00 ///< Disable bus free timeouts.                       
           =2 #define SMB1CF_SMBFTE__FREE_TO_ENABLED  0x04 ///< Enable bus free timeouts. The bus the bus will be
           =2                                              ///< considered free if SCL and SDA remain high for   
           =2                                              ///< more than 10 SMBus clock source periods.         
           =2                                                                                                    
           =2 #define SMB1CF_SMBTOE__BMASK            0x08 ///< SMBus SCL Timeout Detection Enable               
           =2 #define SMB1CF_SMBTOE__SHIFT            0x03 ///< SMBus SCL Timeout Detection Enable               
           =2 #define SMB1CF_SMBTOE__SCL_TO_DISABLED  0x00 ///< Disable SCL low timeouts.                        
           =2 #define SMB1CF_SMBTOE__SCL_TO_ENABLED   0x08 ///< Enable SCL low timeouts.                         
           =2                                                                                                    
           =2 #define SMB1CF_EXTHOLD__BMASK           0x10 ///< SMBus Setup and Hold Time Extension Enable       
           =2 #define SMB1CF_EXTHOLD__SHIFT           0x04 ///< SMBus Setup and Hold Time Extension Enable       
           =2 #define SMB1CF_EXTHOLD__DISABLED        0x00 ///< Disable SDA extended setup and hold times.       
           =2 #define SMB1CF_EXTHOLD__ENABLED         0x10 ///< Enable SDA extended setup and hold times.        
           =2                                                                                                    
           =2 #define SMB1CF_BUSY__BMASK              0x20 ///< SMBus Busy Indicator                             
           =2 #define SMB1CF_BUSY__SHIFT              0x05 ///< SMBus Busy Indicator                             
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 126 

           =2 #define SMB1CF_BUSY__NOT_SET            0x00 ///< The bus is not busy.                             
           =2 #define SMB1CF_BUSY__SET                0x20 ///< The bus is busy and a transfer is currently in   
           =2                                              ///< progress.                                        
           =2                                                                                                    
           =2 #define SMB1CF_INH__BMASK               0x40 ///< SMBus Slave Inhibit                              
           =2 #define SMB1CF_INH__SHIFT               0x06 ///< SMBus Slave Inhibit                              
           =2 #define SMB1CF_INH__SLAVE_ENABLED       0x00 ///< Slave states are enabled.                        
           =2 #define SMB1CF_INH__SLAVE_DISABLED      0x40 ///< Slave states are inhibited.                      
           =2                                                                                                    
           =2 #define SMB1CF_ENSMB__BMASK             0x80 ///< SMBus Enable                                     
           =2 #define SMB1CF_ENSMB__SHIFT             0x07 ///< SMBus Enable                                     
           =2 #define SMB1CF_ENSMB__DISABLED          0x00 ///< Disable the SMBus module.                        
           =2 #define SMB1CF_ENSMB__ENABLED           0x80 ///< Enable the SMBus module.                         
           =2                                                                                                    
           =2 //------------------------------------------------------------------------------
           =2 // SMB1CN0 Enums (SMBus 1 Control @ 0xC0)
           =2 //------------------------------------------------------------------------------
           =2 #define SMB1CN0_SI__BMASK           0x01 ///< SMBus Interrupt Flag                           
           =2 #define SMB1CN0_SI__SHIFT           0x00 ///< SMBus Interrupt Flag                           
           =2 #define SMB1CN0_SI__NOT_SET         0x00 ///<                                                
           =2 #define SMB1CN0_SI__SET             0x01 ///<                                                
           =2                                                                                              
           =2 #define SMB1CN0_ACK__BMASK          0x02 ///< SMBus Acknowledge                              
           =2 #define SMB1CN0_ACK__SHIFT          0x01 ///< SMBus Acknowledge                              
           =2 #define SMB1CN0_ACK__NOT_SET        0x00 ///< Generate a NACK, or the response was a NACK.   
           =2 #define SMB1CN0_ACK__SET            0x02 ///< Generate an ACK, or the response was an ACK.   
           =2                                                                                              
           =2 #define SMB1CN0_ARBLOST__BMASK      0x04 ///< SMBus Arbitration Lost Indicator               
           =2 #define SMB1CN0_ARBLOST__SHIFT      0x02 ///< SMBus Arbitration Lost Indicator               
           =2 #define SMB1CN0_ARBLOST__NOT_SET    0x00 ///< No arbitration error.                          
           =2 #define SMB1CN0_ARBLOST__ERROR      0x04 ///< Arbitration error occurred.                    
           =2                                                                                              
           =2 #define SMB1CN0_ACKRQ__BMASK        0x08 ///< SMBus Acknowledge Request                      
           =2 #define SMB1CN0_ACKRQ__SHIFT        0x03 ///< SMBus Acknowledge Request                      
           =2 #define SMB1CN0_ACKRQ__NOT_SET      0x00 ///< No ACK requested.                              
           =2 #define SMB1CN0_ACKRQ__REQUESTED    0x08 ///< ACK requested.                                 
           =2                                                                                              
           =2 #define SMB1CN0_STO__BMASK          0x10 ///< SMBus Stop Flag                                
           =2 #define SMB1CN0_STO__SHIFT          0x04 ///< SMBus Stop Flag                                
           =2 #define SMB1CN0_STO__NOT_SET        0x00 ///< A STOP is not pending.                         
           =2 #define SMB1CN0_STO__SET            0x10 ///< Generate a STOP or a STOP is currently pending.
           =2                                                                                              
           =2 #define SMB1CN0_STA__BMASK          0x20 ///< SMBus Start Flag                               
           =2 #define SMB1CN0_STA__SHIFT          0x05 ///< SMBus Start Flag                               
           =2 #define SMB1CN0_STA__NOT_SET        0x00 ///< A START was not detected.                      
           =2 #define SMB1CN0_STA__SET            0x20 ///< Generate a START, repeated START, or a START is
           =2                                          ///< currently pending.                             
           =2                                                                                              
           =2 #define SMB1CN0_TXMODE__BMASK       0x40 ///< SMBus Transmit Mode Indicator                  
           =2 #define SMB1CN0_TXMODE__SHIFT       0x06 ///< SMBus Transmit Mode Indicator                  
           =2 #define SMB1CN0_TXMODE__RECEIVER    0x00 ///< SMBus in Receiver Mode.                        
           =2 #define SMB1CN0_TXMODE__TRANSMITTER 0x40 ///< SMBus in Transmitter Mode.                     
           =2                                                                                              
           =2 #define SMB1CN0_MASTER__BMASK       0x80 ///< SMBus Master/Slave Indicator                   
           =2 #define SMB1CN0_MASTER__SHIFT       0x07 ///< SMBus Master/Slave Indicator                   
           =2 #define SMB1CN0_MASTER__SLAVE       0x00 ///< SMBus operating in slave mode.                 
           =2 #define SMB1CN0_MASTER__MASTER      0x80 ///< SMBus operating in master mode.                
           =2                                                                                              
           =2 //------------------------------------------------------------------------------
           =2 // SMB1DAT Enums (SMBus 1 Data @ 0xC2)
           =2 //------------------------------------------------------------------------------
           =2 #define SMB1DAT_SMB1DAT__FMASK 0xFF ///< SMBus 1 Data
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 127 

           =2 #define SMB1DAT_SMB1DAT__SHIFT 0x00 ///< SMBus 1 Data
           =2                                                      
           =2 //------------------------------------------------------------------------------
           =2 // SMBTC Enums (SMBus Timing and Pin Control @ 0xB9)
           =2 //------------------------------------------------------------------------------
           =2 #define SMBTC_SMB0SDD__FMASK         0x03 ///< SMBus 0 Start Detection Window                   
           =2 #define SMBTC_SMB0SDD__SHIFT         0x00 ///< SMBus 0 Start Detection Window                   
           =2 #define SMBTC_SMB0SDD__NONE          0x00 ///< No additional hold time window (0-1 SYSCLK).     
           =2 #define SMBTC_SMB0SDD__ADD_2_SYSCLKS 0x01 ///< Increase hold time window to 2-3 SYSCLKs.        
           =2 #define SMBTC_SMB0SDD__ADD_4_SYSCLKS 0x02 ///< Increase hold time window to 4-5 SYSCLKs.        
           =2 #define SMBTC_SMB0SDD__ADD_8_SYSCLKS 0x03 ///< Increase hold time window to 8-9 SYSCLKs.        
           =2                                                                                                 
           =2 #define SMBTC_SMB1SDD__FMASK         0x0C ///< SMBus 1 Start Detection Window                   
           =2 #define SMBTC_SMB1SDD__SHIFT         0x02 ///< SMBus 1 Start Detection Window                   
           =2 #define SMBTC_SMB1SDD__NONE          0x00 ///< No additional hold time requirement (0-1 SYSCLK).
           =2 #define SMBTC_SMB1SDD__ADD_2_SYSCLKS 0x04 ///< Increase hold time window to 2-3 SYSCLKs.        
           =2 #define SMBTC_SMB1SDD__ADD_4_SYSCLKS 0x08 ///< Increase hold time window to 4-5 SYSCLKs.        
           =2 #define SMBTC_SMB1SDD__ADD_8_SYSCLKS 0x0C ///< Increase hold time window to 8-9 SYSCLKs.        
           =2                                                                                                 
           =2 //------------------------------------------------------------------------------
           =2 // SPI0CFG Enums (SPI0 Configuration @ 0xA1)
           =2 //------------------------------------------------------------------------------
           =2 #define SPI0CFG_RXBMT__BMASK                0x01 ///< Receive Buffer Empty                              
           =2 #define SPI0CFG_RXBMT__SHIFT                0x00 ///< Receive Buffer Empty                              
           =2 #define SPI0CFG_RXBMT__NOT_SET              0x00 ///< New data is available in the receive buffer (Slave
           =2                                                  ///< mode).                                            
           =2 #define SPI0CFG_RXBMT__SET                  0x01 ///< No new data in the receive buffer (Slave mode).   
           =2                                                                                                         
           =2 #define SPI0CFG_SRMT__BMASK                 0x02 ///< Shift Register Empty                              
           =2 #define SPI0CFG_SRMT__SHIFT                 0x01 ///< Shift Register Empty                              
           =2 #define SPI0CFG_SRMT__NOT_SET               0x00 ///< The shift register is not empty.                  
           =2 #define SPI0CFG_SRMT__SET                   0x02 ///< The shift register is empty.                      
           =2                                                                                                         
           =2 #define SPI0CFG_NSSIN__BMASK                0x04 ///< NSS Instantaneous Pin Input                       
           =2 #define SPI0CFG_NSSIN__SHIFT                0x02 ///< NSS Instantaneous Pin Input                       
           =2 #define SPI0CFG_NSSIN__LOW                  0x00 ///< The NSS pin is low.                               
           =2 #define SPI0CFG_NSSIN__HIGH                 0x04 ///< The NSS pin is high.                              
           =2                                                                                                         
           =2 #define SPI0CFG_SLVSEL__BMASK               0x08 ///< Slave Selected Flag                               
           =2 #define SPI0CFG_SLVSEL__SHIFT               0x03 ///< Slave Selected Flag                               
           =2 #define SPI0CFG_SLVSEL__NOT_SELECTED        0x00 ///< The Slave is not selected (NSS is high).          
           =2 #define SPI0CFG_SLVSEL__SELECTED            0x08 ///< The Slave is selected (NSS is low).               
           =2                                                                                                         
           =2 #define SPI0CFG_CKPOL__BMASK                0x10 ///< SPI0 Clock Polarity                               
           =2 #define SPI0CFG_CKPOL__SHIFT                0x04 ///< SPI0 Clock Polarity                               
           =2 #define SPI0CFG_CKPOL__IDLE_LOW             0x00 ///< SCK line low in idle state.                       
           =2 #define SPI0CFG_CKPOL__IDLE_HIGH            0x10 ///< SCK line high in idle state.                      
           =2                                                                                                         
           =2 #define SPI0CFG_CKPHA__BMASK                0x20 ///< SPI0 Clock Phase                                  
           =2 #define SPI0CFG_CKPHA__SHIFT                0x05 ///< SPI0 Clock Phase                                  
           =2 #define SPI0CFG_CKPHA__DATA_CENTERED_FIRST  0x00 ///< Data centered on first edge of SCK period.        
           =2 #define SPI0CFG_CKPHA__DATA_CENTERED_SECOND 0x20 ///< Data centered on second edge of SCK period.       
           =2                                                                                                         
           =2 #define SPI0CFG_MSTEN__BMASK                0x40 ///< Master Mode Enable                                
           =2 #define SPI0CFG_MSTEN__SHIFT                0x06 ///< Master Mode Enable                                
           =2 #define SPI0CFG_MSTEN__MASTER_DISABLED      0x00 ///< Disable master mode. Operate in slave mode.       
           =2 #define SPI0CFG_MSTEN__MASTER_ENABLED       0x40 ///< Enable master mode. Operate as a master.          
           =2                                                                                                         
           =2 #define SPI0CFG_SPIBSY__BMASK               0x80 ///< SPI Busy                                          
           =2 #define SPI0CFG_SPIBSY__SHIFT               0x07 ///< SPI Busy                                          
           =2 #define SPI0CFG_SPIBSY__NOT_SET             0x00 ///< A SPI transfer is not in progress.                
           =2 #define SPI0CFG_SPIBSY__SET                 0x80 ///< A SPI transfer is in progress.                    
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 128 

           =2                                                                                                         
           =2 //------------------------------------------------------------------------------
           =2 // SPI0CKR Enums (SPI0 Clock Rate @ 0xA2)
           =2 //------------------------------------------------------------------------------
           =2 #define SPI0CKR_SPI0CKR__FMASK 0xFF ///< SPI0 Clock Rate
           =2 #define SPI0CKR_SPI0CKR__SHIFT 0x00 ///< SPI0 Clock Rate
           =2                                                         
           =2 //------------------------------------------------------------------------------
           =2 // SPI0CN0 Enums (SPI0 Control @ 0xF8)
           =2 //------------------------------------------------------------------------------
           =2 #define SPI0CN0_SPIEN__BMASK                  0x01 ///< SPI0 Enable                                       
           =2 #define SPI0CN0_SPIEN__SHIFT                  0x00 ///< SPI0 Enable                                       
           =2 #define SPI0CN0_SPIEN__DISABLED               0x00 ///< Disable the SPI module.                           
           =2 #define SPI0CN0_SPIEN__ENABLED                0x01 ///< Enable the SPI module.                            
           =2                                                                                                           
           =2 #define SPI0CN0_TXBMT__BMASK                  0x02 ///< Transmit Buffer Empty                             
           =2 #define SPI0CN0_TXBMT__SHIFT                  0x01 ///< Transmit Buffer Empty                             
           =2 #define SPI0CN0_TXBMT__NOT_SET                0x00 ///< The transmit buffer is not empty.                 
           =2 #define SPI0CN0_TXBMT__SET                    0x02 ///< The transmit buffer is empty.                     
           =2                                                                                                           
           =2 #define SPI0CN0_NSSMD__FMASK                  0x0C ///< Slave Select Mode                                 
           =2 #define SPI0CN0_NSSMD__SHIFT                  0x02 ///< Slave Select Mode                                 
           =2 #define SPI0CN0_NSSMD__3_WIRE                 0x00 ///< 3-Wire Slave or 3-Wire Master Mode. NSS signal is 
           =2                                                    ///< not routed to a port pin.                         
           =2 #define SPI0CN0_NSSMD__4_WIRE_SLAVE           0x04 ///< 4-Wire Slave or Multi-Master Mode. NSS is an input
           =2                                                    ///< to the device.                                    
           =2 #define SPI0CN0_NSSMD__4_WIRE_MASTER_NSS_LOW  0x08 ///< 4-Wire Single-Master Mode. NSS is an output and   
           =2                                                    ///< logic low.                                        
           =2 #define SPI0CN0_NSSMD__4_WIRE_MASTER_NSS_HIGH 0x0C ///< 4-Wire Single-Master Mode. NSS is an output and   
           =2                                                    ///< logic high.                                       
           =2                                                                                                           
           =2 #define SPI0CN0_RXOVRN__BMASK                 0x10 ///< Receive Overrun Flag                              
           =2 #define SPI0CN0_RXOVRN__SHIFT                 0x04 ///< Receive Overrun Flag                              
           =2 #define SPI0CN0_RXOVRN__NOT_SET               0x00 ///< A receive overrun did not occur.                  
           =2 #define SPI0CN0_RXOVRN__SET                   0x10 ///< A receive overrun occurred.                       
           =2                                                                                                           
           =2 #define SPI0CN0_MODF__BMASK                   0x20 ///< Mode Fault Flag                                   
           =2 #define SPI0CN0_MODF__SHIFT                   0x05 ///< Mode Fault Flag                                   
           =2 #define SPI0CN0_MODF__NOT_SET                 0x00 ///< A master collision did not occur.                 
           =2 #define SPI0CN0_MODF__SET                     0x20 ///< A master collision occurred.                      
           =2                                                                                                           
           =2 #define SPI0CN0_WCOL__BMASK                   0x40 ///< Write Collision Flag                              
           =2 #define SPI0CN0_WCOL__SHIFT                   0x06 ///< Write Collision Flag                              
           =2 #define SPI0CN0_WCOL__NOT_SET                 0x00 ///< A write collision did not occur.                  
           =2 #define SPI0CN0_WCOL__SET                     0x40 ///< A write collision occurred.                       
           =2                                                                                                           
           =2 #define SPI0CN0_SPIF__BMASK                   0x80 ///< SPI0 Interrupt Flag                               
           =2 #define SPI0CN0_SPIF__SHIFT                   0x07 ///< SPI0 Interrupt Flag                               
           =2 #define SPI0CN0_SPIF__NOT_SET                 0x00 ///< A data transfer has not completed since the last  
           =2                                                    ///< time SPIF was cleared.                            
           =2 #define SPI0CN0_SPIF__SET                     0x80 ///< A data transfer completed.                        
           =2                                                                                                           
           =2 //------------------------------------------------------------------------------
           =2 // SPI0DAT Enums (SPI0 Data @ 0xA3)
           =2 //------------------------------------------------------------------------------
           =2 #define SPI0DAT_SPI0DAT__FMASK 0xFF ///< SPI0 Transmit and Receive Data
           =2 #define SPI0DAT_SPI0DAT__SHIFT 0x00 ///< SPI0 Transmit and Receive Data
           =2                                                                        
           =2 //------------------------------------------------------------------------------
           =2 // TH0 Enums (Timer 0 High Byte @ 0x8C)
           =2 //------------------------------------------------------------------------------
           =2 #define TH0_TH0__FMASK 0xFF ///< Timer 0 High Byte
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 129 

           =2 #define TH0_TH0__SHIFT 0x00 ///< Timer 0 High Byte
           =2                                                   
           =2 //------------------------------------------------------------------------------
           =2 // TH1 Enums (Timer 1 High Byte @ 0x8D)
           =2 //------------------------------------------------------------------------------
           =2 #define TH1_TH1__FMASK 0xFF ///< Timer 1 High Byte
           =2 #define TH1_TH1__SHIFT 0x00 ///< Timer 1 High Byte
           =2                                                   
           =2 //------------------------------------------------------------------------------
           =2 // TL0 Enums (Timer 0 Low Byte @ 0x8A)
           =2 //------------------------------------------------------------------------------
           =2 #define TL0_TL0__FMASK 0xFF ///< Timer 0 Low Byte
           =2 #define TL0_TL0__SHIFT 0x00 ///< Timer 0 Low Byte
           =2                                                  
           =2 //------------------------------------------------------------------------------
           =2 // TL1 Enums (Timer 1 Low Byte @ 0x8B)
           =2 //------------------------------------------------------------------------------
           =2 #define TL1_TL1__FMASK 0xFF ///< Timer 1 Low Byte
           =2 #define TL1_TL1__SHIFT 0x00 ///< Timer 1 Low Byte
           =2                                                  
           =2 //------------------------------------------------------------------------------
           =2 // TMR2CN0 Enums (Timer 2 Control 0 @ 0xC8)
           =2 //------------------------------------------------------------------------------
           =2 #define TMR2CN0_T2XCLK__BMASK          0x01 ///< Timer 2 External Clock Select                    
           =2 #define TMR2CN0_T2XCLK__SHIFT          0x00 ///< Timer 2 External Clock Select                    
           =2 #define TMR2CN0_T2XCLK__SYSCLK_DIV_12  0x00 ///< Timer 2 clock is the system clock divided by 12. 
           =2 #define TMR2CN0_T2XCLK__EXTOSC_DIV_8   0x01 ///< Timer 2 clock is the external oscillator divided 
           =2                                             ///< by 8 (synchronized with SYSCLK).                 
           =2                                                                                                   
           =2 #define TMR2CN0_T2CSS__BMASK           0x02 ///< Timer 2 Capture Source Select                    
           =2 #define TMR2CN0_T2CSS__SHIFT           0x01 ///< Timer 2 Capture Source Select                    
           =2 #define TMR2CN0_T2CSS__USB_SOF_CAPTURE 0x00 ///< Capture source is USB SOF event.                 
           =2 #define TMR2CN0_T2CSS__LFOSC_CAPTURE   0x02 ///< Capture source is falling edge of Low-Frequency  
           =2                                             ///< Oscillator.                                      
           =2                                                                                                   
           =2 #define TMR2CN0_TR2__BMASK             0x04 ///< Timer 2 Run Control                              
           =2 #define TMR2CN0_TR2__SHIFT             0x02 ///< Timer 2 Run Control                              
           =2 #define TMR2CN0_TR2__STOP              0x00 ///< Stop Timer 2.                                    
           =2 #define TMR2CN0_TR2__RUN               0x04 ///< Start Timer 2 running.                           
           =2                                                                                                   
           =2 #define TMR2CN0_T2SPLIT__BMASK         0x08 ///< Timer 2 Split Mode Enable                        
           =2 #define TMR2CN0_T2SPLIT__SHIFT         0x03 ///< Timer 2 Split Mode Enable                        
           =2 #define TMR2CN0_T2SPLIT__16_BIT_RELOAD 0x00 ///< Timer 2 operates in 16-bit auto-reload mode.     
           =2 #define TMR2CN0_T2SPLIT__8_BIT_RELOAD  0x08 ///< Timer 2 operates as two 8-bit auto-reload timers.
           =2                                                                                                   
           =2 #define TMR2CN0_TF2CEN__BMASK          0x10 ///< Timer 2 Capture Enable                           
           =2 #define TMR2CN0_TF2CEN__SHIFT          0x04 ///< Timer 2 Capture Enable                           
           =2 #define TMR2CN0_TF2CEN__DISABLED       0x00 ///< Disable capture mode.                            
           =2 #define TMR2CN0_TF2CEN__ENABLED        0x10 ///< Enable capture mode.                             
           =2                                                                                                   
           =2 #define TMR2CN0_TF2LEN__BMASK          0x20 ///< Timer 2 Low Byte Interrupt Enable                
           =2 #define TMR2CN0_TF2LEN__SHIFT          0x05 ///< Timer 2 Low Byte Interrupt Enable                
           =2 #define TMR2CN0_TF2LEN__DISABLED       0x00 ///< Disable low byte interrupts.                     
           =2 #define TMR2CN0_TF2LEN__ENABLED        0x20 ///< Enable low byte interrupts.                      
           =2                                                                                                   
           =2 #define TMR2CN0_TF2L__BMASK            0x40 ///< Timer 2 Low Byte Overflow Flag                   
           =2 #define TMR2CN0_TF2L__SHIFT            0x06 ///< Timer 2 Low Byte Overflow Flag                   
           =2 #define TMR2CN0_TF2L__NOT_SET          0x00 ///< Timer 2 low byte did not overflow.               
           =2 #define TMR2CN0_TF2L__SET              0x40 ///< Timer 2 low byte overflowed.                     
           =2                                                                                                   
           =2 #define TMR2CN0_TF2H__BMASK            0x80 ///< Timer 2 High Byte Overflow Flag                  
           =2 #define TMR2CN0_TF2H__SHIFT            0x07 ///< Timer 2 High Byte Overflow Flag                  
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 130 

           =2 #define TMR2CN0_TF2H__NOT_SET          0x00 ///< Timer 2 8-bit high byte or 16-bit value did not  
           =2                                             ///< overflow.                                        
           =2 #define TMR2CN0_TF2H__SET              0x80 ///< Timer 2 8-bit high byte or 16-bit value          
           =2                                             ///< overflowed.                                      
           =2                                                                                                   
           =2 //------------------------------------------------------------------------------
           =2 // TMR2H Enums (Timer 2 High Byte @ 0xCD)
           =2 //------------------------------------------------------------------------------
           =2 #define TMR2H_TMR2H__FMASK 0xFF ///< Timer 2 High Byte
           =2 #define TMR2H_TMR2H__SHIFT 0x00 ///< Timer 2 High Byte
           =2                                                       
           =2 //------------------------------------------------------------------------------
           =2 // TMR2L Enums (Timer 2 Low Byte @ 0xCC)
           =2 //------------------------------------------------------------------------------
           =2 #define TMR2L_TMR2L__FMASK 0xFF ///< Timer 2 Low Byte
           =2 #define TMR2L_TMR2L__SHIFT 0x00 ///< Timer 2 Low Byte
           =2                                                      
           =2 //------------------------------------------------------------------------------
           =2 // TMR2RLH Enums (Timer 2 Reload High Byte @ 0xCB)
           =2 //------------------------------------------------------------------------------
           =2 #define TMR2RLH_TMR2RLH__FMASK 0xFF ///< Timer 2 Reload High Byte
           =2 #define TMR2RLH_TMR2RLH__SHIFT 0x00 ///< Timer 2 Reload High Byte
           =2                                                                  
           =2 //------------------------------------------------------------------------------
           =2 // TMR2RLL Enums (Timer 2 Reload Low Byte @ 0xCA)
           =2 //------------------------------------------------------------------------------
           =2 #define TMR2RLL_TMR2RLL__FMASK 0xFF ///< Timer 2 Reload Low Byte
           =2 #define TMR2RLL_TMR2RLL__SHIFT 0x00 ///< Timer 2 Reload Low Byte
           =2                                                                 
           =2 //------------------------------------------------------------------------------
           =2 // TMR3CN0 Enums (Timer 3 Control 0 @ 0x91)
           =2 //------------------------------------------------------------------------------
           =2 #define TMR3CN0_T3XCLK__BMASK          0x01 ///< Timer 3 External Clock Select                    
           =2 #define TMR3CN0_T3XCLK__SHIFT          0x00 ///< Timer 3 External Clock Select                    
           =2 #define TMR3CN0_T3XCLK__SYSCLK_DIV_12  0x00 ///< Timer 3 clock is the system clock divided by 12. 
           =2 #define TMR3CN0_T3XCLK__EXTOSC_DIV_8   0x01 ///< Timer 3 clock is the external oscillator divided 
           =2                                             ///< by 8 (synchronized with SYSCLK).                 
           =2                                                                                                   
           =2 #define TMR3CN0_T3CSS__BMASK           0x02 ///< Timer 3 Capture Source Select                    
           =2 #define TMR3CN0_T3CSS__SHIFT           0x01 ///< Timer 3 Capture Source Select                    
           =2 #define TMR3CN0_T3CSS__USB_SOF_CAPTURE 0x00 ///< Capture source is USB SOF event.                 
           =2 #define TMR3CN0_T3CSS__LFOSC_CAPTURE   0x02 ///< Capture source is falling edge of Low-Frequency  
           =2                                             ///< Oscillator.                                      
           =2                                                                                                   
           =2 #define TMR3CN0_TR3__BMASK             0x04 ///< Timer 3 Run Control                              
           =2 #define TMR3CN0_TR3__SHIFT             0x02 ///< Timer 3 Run Control                              
           =2 #define TMR3CN0_TR3__STOP              0x00 ///< Stop Timer 3.                                    
           =2 #define TMR3CN0_TR3__RUN               0x04 ///< Start Timer 3 running.                           
           =2                                                                                                   
           =2 #define TMR3CN0_T3SPLIT__BMASK         0x08 ///< Timer 3 Split Mode Enable                        
           =2 #define TMR3CN0_T3SPLIT__SHIFT         0x03 ///< Timer 3 Split Mode Enable                        
           =2 #define TMR3CN0_T3SPLIT__16_BIT_RELOAD 0x00 ///< Timer 3 operates in 16-bit auto-reload mode.     
           =2 #define TMR3CN0_T3SPLIT__8_BIT_RELOAD  0x08 ///< Timer 3 operates as two 8-bit auto-reload timers.
           =2                                                                                                   
           =2 #define TMR3CN0_TF3CEN__BMASK          0x10 ///< Timer 3 Capture Enable                           
           =2 #define TMR3CN0_TF3CEN__SHIFT          0x04 ///< Timer 3 Capture Enable                           
           =2 #define TMR3CN0_TF3CEN__DISABLED       0x00 ///< Disable capture mode.                            
           =2 #define TMR3CN0_TF3CEN__ENABLED        0x10 ///< Enable capture mode.                             
           =2                                                                                                   
           =2 #define TMR3CN0_TF3LEN__BMASK          0x20 ///< Timer 3 Low Byte Interrupt Enable                
           =2 #define TMR3CN0_TF3LEN__SHIFT          0x05 ///< Timer 3 Low Byte Interrupt Enable                
           =2 #define TMR3CN0_TF3LEN__DISABLED       0x00 ///< Disable low byte interrupts.                     
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 131 

           =2 #define TMR3CN0_TF3LEN__ENABLED        0x20 ///< Enable low byte interrupts.                      
           =2                                                                                                   
           =2 #define TMR3CN0_TF3L__BMASK            0x40 ///< Timer 3 Low Byte Overflow Flag                   
           =2 #define TMR3CN0_TF3L__SHIFT            0x06 ///< Timer 3 Low Byte Overflow Flag                   
           =2 #define TMR3CN0_TF3L__NOT_SET          0x00 ///< Timer 3 low byte did not overflow.               
           =2 #define TMR3CN0_TF3L__SET              0x40 ///< Timer 3 low byte overflowed.                     
           =2                                                                                                   
           =2 #define TMR3CN0_TF3H__BMASK            0x80 ///< Timer 3 High Byte Overflow Flag                  
           =2 #define TMR3CN0_TF3H__SHIFT            0x07 ///< Timer 3 High Byte Overflow Flag                  
           =2 #define TMR3CN0_TF3H__NOT_SET          0x00 ///< Timer 3 8-bit high byte or 16-bit value did not  
           =2                                             ///< overflow.                                        
           =2 #define TMR3CN0_TF3H__SET              0x80 ///< Timer 3 8-bit high byte or 16-bit value          
           =2                                             ///< overflowed.                                      
           =2 
           =2 #define TMR3CN0_TR2_EN()               TMR3CN0 = (TMR3CN0&(~TMR3CN0_TR3__BMASK))|TMR3CN0_TR3__RUN; 
           =2 #define TMR3CN0_TR2_DIS()              TMR3CN0 = (TMR3CN0&(~TMR3CN0_TR3__BMASK))|TMR3CN0_TR3__STOP; 
           =2 #define TMR3CN0_TR2_HOF_CLR()          TMR3CN0 = (TMR3CN0&(~TMR3CN0_TF3H__BMASK))|TMR3CN0_TF3H__NOT_SET;  
           =2 #define TMR3CN0_TR2_LOF_CLR()          TMR3CN0 = (TMR3CN0&(~TMR3CN0_TF3L__BMASK))|TMR3CN0_TF3L__NOT_SET; 
           =2 
           =2 //------------------------------------------------------------------------------
           =2 // TMR3H Enums (Timer 3 High Byte @ 0x95)
           =2 //------------------------------------------------------------------------------
           =2 #define TMR3H_TMR3H__FMASK 0xFF ///< Timer 3 High Byte
           =2 #define TMR3H_TMR3H__SHIFT 0x00 ///< Timer 3 High Byte
           =2                                                       
           =2 //------------------------------------------------------------------------------
           =2 // TMR3L Enums (Timer 3 Low Byte @ 0x94)
           =2 //------------------------------------------------------------------------------
           =2 #define TMR3L_TMR3L__FMASK 0xFF ///< Timer 3 Low Byte
           =2 #define TMR3L_TMR3L__SHIFT 0x00 ///< Timer 3 Low Byte
           =2                                                      
           =2 //------------------------------------------------------------------------------
           =2 // TMR3RLH Enums (Timer 3 Reload High Byte @ 0x93)
           =2 //------------------------------------------------------------------------------
           =2 #define TMR3RLH_TMR3RLH__FMASK 0xFF ///< Timer 3 Reload High Byte
           =2 #define TMR3RLH_TMR3RLH__SHIFT 0x00 ///< Timer 3 Reload High Byte
           =2                                                                  
           =2 //------------------------------------------------------------------------------
           =2 // TMR3RLL Enums (Timer 3 Reload Low Byte @ 0x92)
           =2 //------------------------------------------------------------------------------
           =2 #define TMR3RLL_TMR3RLL__FMASK 0xFF ///< Timer 3 Reload Low Byte
           =2 #define TMR3RLL_TMR3RLL__SHIFT 0x00 ///< Timer 3 Reload Low Byte
           =2                                                                 
           =2 //------------------------------------------------------------------------------
           =2 // TMR4CN0 Enums (Timer 4 Control 0 @ 0x91)
           =2 //------------------------------------------------------------------------------
           =2 #define TMR4CN0_T4XCLK__BMASK          0x01 ///< Timer 4 External Clock Select                    
           =2 #define TMR4CN0_T4XCLK__SHIFT          0x00 ///< Timer 4 External Clock Select                    
           =2 #define TMR4CN0_T4XCLK__SYSCLK_DIV_12  0x00 ///< Timer 4 clock is the system clock divided by 12. 
           =2 #define TMR4CN0_T4XCLK__EXTOSC_DIV_8   0x01 ///< Timer 4 clock is the external oscillator divided 
           =2                                             ///< by 8 (synchronized with SYSCLK).                 
           =2                                                                                                   
           =2 #define TMR4CN0_TR4__BMASK             0x04 ///< Timer 4 Run Control                              
           =2 #define TMR4CN0_TR4__SHIFT             0x02 ///< Timer 4 Run Control                              
           =2 #define TMR4CN0_TR4__STOP              0x00 ///< Stop Timer 4.                                    
           =2 #define TMR4CN0_TR4__RUN               0x04 ///< Start Timer 4 running.                           
           =2                                                                                                   
           =2 #define TMR4CN0_T4SPLIT__BMASK         0x08 ///< Timer 4 Split Mode Enable                        
           =2 #define TMR4CN0_T4SPLIT__SHIFT         0x03 ///< Timer 4 Split Mode Enable                        
           =2 #define TMR4CN0_T4SPLIT__16_BIT_RELOAD 0x00 ///< Timer 4 operates in 16-bit auto-reload mode.     
           =2 #define TMR4CN0_T4SPLIT__8_BIT_RELOAD  0x08 ///< Timer 4 operates as two 8-bit auto-reload timers.
           =2                                                                                                   
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 132 

           =2 #define TMR4CN0_TF4LEN__BMASK          0x20 ///< Timer 4 Low Byte Interrupt Enable                
           =2 #define TMR4CN0_TF4LEN__SHIFT          0x05 ///< Timer 4 Low Byte Interrupt Enable                
           =2 #define TMR4CN0_TF4LEN__DISABLED       0x00 ///< Disable low byte interrupts.                     
           =2 #define TMR4CN0_TF4LEN__ENABLED        0x20 ///< Enable low byte interrupts.                      
           =2                                                                                                   
           =2 #define TMR4CN0_TF4L__BMASK            0x40 ///< Timer 4 Low Byte Overflow Flag                   
           =2 #define TMR4CN0_TF4L__SHIFT            0x06 ///< Timer 4 Low Byte Overflow Flag                   
           =2 #define TMR4CN0_TF4L__NOT_SET          0x00 ///< Timer 4 low byte did not overflow.               
           =2 #define TMR4CN0_TF4L__SET              0x40 ///< Timer 4 low byte overflowed.                     
           =2                                                                                                   
           =2 #define TMR4CN0_TF4H__BMASK            0x80 ///< Timer 4 High Byte Overflow Flag                  
           =2 #define TMR4CN0_TF4H__SHIFT            0x07 ///< Timer 4 High Byte Overflow Flag                  
           =2 #define TMR4CN0_TF4H__NOT_SET          0x00 ///< Timer 4 8-bit high byte or 16-bit value did not  
           =2                                             ///< overflow.                                        
           =2 #define TMR4CN0_TF4H__SET              0x80 ///< Timer 4 8-bit high byte or 16-bit value          
           =2                                             ///< overflowed.                                      
           =2                                                                                                   
           =2 //------------------------------------------------------------------------------
           =2 // TMR4H Enums (Timer 4 High Byte @ 0x95)
           =2 //------------------------------------------------------------------------------
           =2 #define TMR4H_TMR4H__FMASK 0xFF ///< Timer 4 High Byte
           =2 #define TMR4H_TMR4H__SHIFT 0x00 ///< Timer 4 High Byte
           =2                                                       
           =2 //------------------------------------------------------------------------------
           =2 // TMR4L Enums (Timer 4 Low Byte @ 0x94)
           =2 //------------------------------------------------------------------------------
           =2 #define TMR4L_TMR4L__FMASK 0xFF ///< Timer 4 Low Byte
           =2 #define TMR4L_TMR4L__SHIFT 0x00 ///< Timer 4 Low Byte
           =2                                                      
           =2 //------------------------------------------------------------------------------
           =2 // TMR4RLH Enums (Timer 4 Reload High Byte @ 0x93)
           =2 //------------------------------------------------------------------------------
           =2 #define TMR4RLH_TMR4RLH__FMASK 0xFF ///< Timer 4 Reload High Byte
           =2 #define TMR4RLH_TMR4RLH__SHIFT 0x00 ///< Timer 4 Reload High Byte
           =2                                                                  
           =2 //------------------------------------------------------------------------------
           =2 // TMR4RLL Enums (Timer 4 Reload Low Byte @ 0x92)
           =2 //------------------------------------------------------------------------------
           =2 #define TMR4RLL_TMR4RLL__FMASK 0xFF ///< Timer 4 Reload Low Byte
           =2 #define TMR4RLL_TMR4RLL__SHIFT 0x00 ///< Timer 4 Reload Low Byte
           =2                                                                 
           =2 //------------------------------------------------------------------------------
           =2 // TMR5CN0 Enums (Timer 5 Control 0 @ 0xC8)
           =2 //------------------------------------------------------------------------------
           =2 #define TMR5CN0_T5XCLK__BMASK          0x01 ///< Timer 5 External Clock Select                    
           =2 #define TMR5CN0_T5XCLK__SHIFT          0x00 ///< Timer 5 External Clock Select                    
           =2 #define TMR5CN0_T5XCLK__SYSCLK_DIV_12  0x00 ///< Timer 5 clock is the system clock divided by 12. 
           =2 #define TMR5CN0_T5XCLK__EXTOSC_DIV_8   0x01 ///< Timer 5 clock is the external oscillator divided 
           =2                                             ///< by 8 (synchronized with SYSCLK).                 
           =2                                                                                                   
           =2 #define TMR5CN0_TR5__BMASK             0x04 ///< Timer 5 Run Control                              
           =2 #define TMR5CN0_TR5__SHIFT             0x02 ///< Timer 5 Run Control                              
           =2 #define TMR5CN0_TR5__STOP              0x00 ///< Stop Timer 5.                                    
           =2 #define TMR5CN0_TR5__RUN               0x04 ///< Start Timer 5 running.                           
           =2                                                                                                   
           =2 #define TMR5CN0_T5SPLIT__BMASK         0x08 ///< Timer 5 Split Mode Enable                        
           =2 #define TMR5CN0_T5SPLIT__SHIFT         0x03 ///< Timer 5 Split Mode Enable                        
           =2 #define TMR5CN0_T5SPLIT__16_BIT_RELOAD 0x00 ///< Timer 5 operates in 16-bit auto-reload mode.     
           =2 #define TMR5CN0_T5SPLIT__8_BIT_RELOAD  0x08 ///< Timer 5 operates as two 8-bit auto-reload timers.
           =2                                                                                                   
           =2 #define TMR5CN0_TF5LEN__BMASK          0x20 ///< Timer 5 Low Byte Interrupt Enable                
           =2 #define TMR5CN0_TF5LEN__SHIFT          0x05 ///< Timer 5 Low Byte Interrupt Enable                
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 133 

           =2 #define TMR5CN0_TF5LEN__DISABLED       0x00 ///< Disable low byte interrupts.                     
           =2 #define TMR5CN0_TF5LEN__ENABLED        0x20 ///< Enable low byte interrupts.                      
           =2                                                                                                   
           =2 #define TMR5CN0_TF5L__BMASK            0x40 ///< Timer 5 Low Byte Overflow Flag                   
           =2 #define TMR5CN0_TF5L__SHIFT            0x06 ///< Timer 5 Low Byte Overflow Flag                   
           =2 #define TMR5CN0_TF5L__NOT_SET          0x00 ///< Timer 5 low byte did not overflow.               
           =2 #define TMR5CN0_TF5L__SET              0x40 ///< Timer 5 low byte overflowed.                     
           =2                                                                                                   
           =2 #define TMR5CN0_TF5H__BMASK            0x80 ///< Timer 5 High Byte Overflow Flag                  
           =2 #define TMR5CN0_TF5H__SHIFT            0x07 ///< Timer 5 High Byte Overflow Flag                  
           =2 #define TMR5CN0_TF5H__NOT_SET          0x00 ///< Timer 5 8-bit high byte or 16-bit value did not  
           =2                                             ///< overflow.                                        
           =2 #define TMR5CN0_TF5H__SET              0x80 ///< Timer 5 8-bit high byte or 16-bit value          
           =2                                             ///< overflowed.                                      
           =2                                                                                                   
           =2 //------------------------------------------------------------------------------
           =2 // TMR5H Enums (Timer 5 High Byte @ 0xCD)
           =2 //------------------------------------------------------------------------------
           =2 #define TMR5H_TMR5H__FMASK 0xFF ///< Timer 5 High Byte
           =2 #define TMR5H_TMR5H__SHIFT 0x00 ///< Timer 5 High Byte
           =2                                                       
           =2 //------------------------------------------------------------------------------
           =2 // TMR5L Enums (Timer 5 Low Byte @ 0xCC)
           =2 //------------------------------------------------------------------------------
           =2 #define TMR5L_TMR5L__FMASK 0xFF ///< Timer 5 Low Byte
           =2 #define TMR5L_TMR5L__SHIFT 0x00 ///< Timer 5 Low Byte
           =2                                                      
           =2 //------------------------------------------------------------------------------
           =2 // TMR5RLH Enums (Timer 5 Reload High Byte @ 0xCB)
           =2 //------------------------------------------------------------------------------
           =2 #define TMR5RLH_TMR5RLH__FMASK 0xFF ///< Timer 5 Reload High Byte
           =2 #define TMR5RLH_TMR5RLH__SHIFT 0x00 ///< Timer 5 Reload High Byte
           =2                                                                  
           =2 //------------------------------------------------------------------------------
           =2 // TMR5RLL Enums (Timer 5 Reload Low Byte @ 0xCA)
           =2 //------------------------------------------------------------------------------
           =2 #define TMR5RLL_TMR5RLL__FMASK 0xFF ///< Timer 5 Reload Low Byte
           =2 #define TMR5RLL_TMR5RLL__SHIFT 0x00 ///< Timer 5 Reload Low Byte
           =2                                                                 
           =2 //------------------------------------------------------------------------------
           =2 // CKCON0 Enums (Clock Control 0 @ 0x8E)
           =2 //------------------------------------------------------------------------------
           =2 #define CKCON0_SCA__FMASK           0x03 ///< Timer 0/1 Prescale                                
           =2 #define CKCON0_SCA__SHIFT           0x00 ///< Timer 0/1 Prescale                                
           =2 #define CKCON0_SCA__SYSCLK_DIV_12   0x00 ///< System clock divided by 12.                       
           =2 #define CKCON0_SCA__SYSCLK_DIV_4    0x01 ///< System clock divided by 4.                        
           =2 #define CKCON0_SCA__SYSCLK_DIV_48   0x02 ///< System clock divided by 48.                       
           =2 #define CKCON0_SCA__EXTOSC_DIV_8    0x03 ///< External oscillator divided by 8 (synchronized    
           =2                                          ///< with the system clock).                           
           =2                                                                                                 
           =2 #define CKCON0_T0M__BMASK           0x04 ///< Timer 0 Clock Select                              
           =2 #define CKCON0_T0M__SHIFT           0x02 ///< Timer 0 Clock Select                              
           =2 #define CKCON0_T0M__PRESCALE        0x00 ///< Counter/Timer 0 uses the clock defined by the     
           =2                                          ///< prescale field, SCA.                              
           =2 #define CKCON0_T0M__SYSCLK          0x04 ///< Counter/Timer 0 uses the system clock.            
           =2                                                                                                 
           =2 #define CKCON0_T1M__BMASK           0x08 ///< Timer 1 Clock Select                              
           =2 #define CKCON0_T1M__SHIFT           0x03 ///< Timer 1 Clock Select                              
           =2 #define CKCON0_T1M__PRESCALE        0x00 ///< Timer 1 uses the clock defined by the prescale    
           =2                                          ///< field, SCA.                                       
           =2 #define CKCON0_T1M__SYSCLK          0x08 ///< Timer 1 uses the system clock.                    
           =2                                                                                                 
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 134 

           =2 #define CKCON0_T2ML__BMASK          0x10 ///< Timer 2 Low Byte Clock Select                     
           =2 #define CKCON0_T2ML__SHIFT          0x04 ///< Timer 2 Low Byte Clock Select                     
           =2 #define CKCON0_T2ML__EXTERNAL_CLOCK 0x00 ///< Timer 2 low byte uses the clock defined by T2XCLK 
           =2                                          ///< in TMR2CN0.                                       
           =2 #define CKCON0_T2ML__SYSCLK         0x10 ///< Timer 2 low byte uses the system clock.           
           =2                                                                                                 
           =2 #define CKCON0_T2MH__BMASK          0x20 ///< Timer 2 High Byte Clock Select                    
           =2 #define CKCON0_T2MH__SHIFT          0x05 ///< Timer 2 High Byte Clock Select                    
           =2 #define CKCON0_T2MH__EXTERNAL_CLOCK 0x00 ///< Timer 2 high byte uses the clock defined by T2XCLK
           =2                                          ///< in TMR2CN0.                                       
           =2 #define CKCON0_T2MH__SYSCLK         0x20 ///< Timer 2 high byte uses the system clock.          
           =2                                                                                                 
           =2 #define CKCON0_T3ML__BMASK          0x40 ///< Timer 3 Low Byte Clock Select                     
           =2 #define CKCON0_T3ML__SHIFT          0x06 ///< Timer 3 Low Byte Clock Select                     
           =2 #define CKCON0_T3ML__EXTERNAL_CLOCK 0x00 ///< Timer 3 low byte uses the clock defined by T3XCLK 
           =2                                          ///< in TMR3CN0.                                       
           =2 #define CKCON0_T3ML__SYSCLK         0x40 ///< Timer 3 low byte uses the system clock.           
           =2                                                                                                 
           =2 #define CKCON0_T3MH__BMASK          0x80 ///< Timer 3 High Byte Clock Select                    
           =2 #define CKCON0_T3MH__SHIFT          0x07 ///< Timer 3 High Byte Clock Select                    
           =2 #define CKCON0_T3MH__EXTERNAL_CLOCK 0x00 ///< Timer 3 high byte uses the clock defined by T3XCLK
           =2                                          ///< in TMR3CN0.                                       
           =2 #define CKCON0_T3MH__SYSCLK         0x80 ///< Timer 3 high byte uses the system clock.          
           =2                                                                                                 
           =2 //------------------------------------------------------------------------------
           =2 // CKCON1 Enums (Clock Control 1 @ 0xE4)
           =2 //------------------------------------------------------------------------------
           =2 #define CKCON1_T4ML__BMASK          0x01 ///< Timer 4 Low Byte Clock Select                     
           =2 #define CKCON1_T4ML__SHIFT          0x00 ///< Timer 4 Low Byte Clock Select                     
           =2 #define CKCON1_T4ML__EXTERNAL_CLOCK 0x00 ///< Timer 4 low byte uses the clock defined by T4XCLK 
           =2                                          ///< in TMR4CN0.                                       
           =2 #define CKCON1_T4ML__SYSCLK         0x01 ///< Timer 4 low byte uses the system clock.           
           =2                                                                                                 
           =2 #define CKCON1_T4MH__BMASK          0x02 ///< Timer 4 High Byte Clock Select                    
           =2 #define CKCON1_T4MH__SHIFT          0x01 ///< Timer 4 High Byte Clock Select                    
           =2 #define CKCON1_T4MH__EXTERNAL_CLOCK 0x00 ///< Timer 4 high byte uses the clock defined by T4XCLK
           =2                                          ///< in TMR4CN0.                                       
           =2 #define CKCON1_T4MH__SYSCLK         0x02 ///< Timer 4 high byte uses the system clock.          
           =2                                                                                                 
           =2 #define CKCON1_T5ML__BMASK          0x04 ///< Timer 5 Low Byte Clock Select                     
           =2 #define CKCON1_T5ML__SHIFT          0x02 ///< Timer 5 Low Byte Clock Select                     
           =2 #define CKCON1_T5ML__EXTERNAL_CLOCK 0x00 ///< Timer 5 low byte uses the clock defined by T5XCLK 
           =2                                          ///< in TMR5CN.                                        
           =2 #define CKCON1_T5ML__SYSCLK         0x04 ///< Timer 5 low byte uses the system clock.           
           =2                                                                                                 
           =2 #define CKCON1_T5MH__BMASK          0x08 ///< Timer 5 High Byte Clock Select                    
           =2 #define CKCON1_T5MH__SHIFT          0x03 ///< Timer 5 High Byte Clock Select                    
           =2 #define CKCON1_T5MH__EXTERNAL_CLOCK 0x00 ///< Timer 5 high byte uses the clock defined by T5XCLK
           =2                                          ///< in TMR5CN.                                        
           =2 #define CKCON1_T5MH__SYSCLK         0x08 ///< Timer 5 high byte uses the system clock.          
           =2                                                                                                 
           =2 //------------------------------------------------------------------------------
           =2 // TCON Enums (Timer 0/1 Control @ 0x88)
           =2 //------------------------------------------------------------------------------
           =2 #define TCON_IT0__BMASK   0x01 ///< Interrupt 0 Type Select  
           =2 #define TCON_IT0__SHIFT   0x00 ///< Interrupt 0 Type Select  
           =2 #define TCON_IT0__LEVEL   0x00 ///< INT0 is level triggered. 
           =2 #define TCON_IT0__EDGE    0x01 ///< INT0 is edge triggered.  
           =2                                                              
           =2 #define TCON_IE0__BMASK   0x02 ///< External Interrupt 0     
           =2 #define TCON_IE0__SHIFT   0x01 ///< External Interrupt 0     
           =2 #define TCON_IE0__NOT_SET 0x00 ///< Edge/level not detected. 
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 135 

           =2 #define TCON_IE0__SET     0x02 ///< Edge/level detected      
           =2                                                              
           =2 #define TCON_IT1__BMASK   0x04 ///< Interrupt 1 Type Select  
           =2 #define TCON_IT1__SHIFT   0x02 ///< Interrupt 1 Type Select  
           =2 #define TCON_IT1__LEVEL   0x00 ///< INT1 is level triggered. 
           =2 #define TCON_IT1__EDGE    0x04 ///< INT1 is edge triggered.  
           =2                                                              
           =2 #define TCON_IE1__BMASK   0x08 ///< External Interrupt 1     
           =2 #define TCON_IE1__SHIFT   0x03 ///< External Interrupt 1     
           =2 #define TCON_IE1__NOT_SET 0x00 ///< Edge/level not detected. 
           =2 #define TCON_IE1__SET     0x08 ///< Edge/level detected      
           =2                                                              
           =2 #define TCON_TR0__BMASK   0x10 ///< Timer 0 Run Control      
           =2 #define TCON_TR0__SHIFT   0x04 ///< Timer 0 Run Control      
           =2 #define TCON_TR0__STOP    0x00 ///< Stop Timer 0.            
           =2 #define TCON_TR0__RUN     0x10 ///< Start Timer 0 running.   
           =2                                                              
           =2 #define TCON_TF0__BMASK   0x20 ///< Timer 0 Overflow Flag    
           =2 #define TCON_TF0__SHIFT   0x05 ///< Timer 0 Overflow Flag    
           =2 #define TCON_TF0__NOT_SET 0x00 ///< Timer 0 did not overflow.
           =2 #define TCON_TF0__SET     0x20 ///< Timer 0 overflowed.      
           =2                                                              
           =2 #define TCON_TR1__BMASK   0x40 ///< Timer 1 Run Control      
           =2 #define TCON_TR1__SHIFT   0x06 ///< Timer 1 Run Control      
           =2 #define TCON_TR1__STOP    0x00 ///< Stop Timer 1.            
           =2 #define TCON_TR1__RUN     0x40 ///< Start Timer 1 running.   
           =2                                                              
           =2 #define TCON_TF1__BMASK   0x80 ///< Timer 1 Overflow Flag    
           =2 #define TCON_TF1__SHIFT   0x07 ///< Timer 1 Overflow Flag    
           =2 #define TCON_TF1__NOT_SET 0x00 ///< Timer 1 did not overflow.
           =2 #define TCON_TF1__SET     0x80 ///< Timer 1 overflowed.      
           =2                                                              
           =2 //------------------------------------------------------------------------------
           =2 // TMOD Enums (Timer 0/1 Mode @ 0x89)
           =2 //------------------------------------------------------------------------------
           =2 #define TMOD_T0M__FMASK      0x03 ///< Timer 0 Mode Select                               
           =2 #define TMOD_T0M__SHIFT      0x00 ///< Timer 0 Mode Select                               
           =2 #define TMOD_T0M__MODE0      0x00 ///< Mode 0, 13-bit Counter/Timer                      
           =2 #define TMOD_T0M__MODE1      0x01 ///< Mode 1, 16-bit Counter/Timer                      
           =2 #define TMOD_T0M__MODE2      0x02 ///< Mode 2, 8-bit Counter/Timer with Auto-Reload      
           =2 #define TMOD_T0M__MODE3      0x03 ///< Mode 3, Two 8-bit Counter/Timers                  
           =2                                                                                          
           =2 #define TMOD_CT0__BMASK      0x04 ///< Counter/Timer 0 Select                            
           =2 #define TMOD_CT0__SHIFT      0x02 ///< Counter/Timer 0 Select                            
           =2 #define TMOD_CT0__TIMER      0x00 ///< Timer Mode. Timer 0 increments on the clock       
           =2                                   ///< defined by T0M in the CKCON0 register.            
           =2 #define TMOD_CT0__COUNTER    0x04 ///< Counter Mode. Timer 0 increments on high-to-low   
           =2                                   ///< transitions of an external pin (T0).              
           =2                                                                                          
           =2 #define TMOD_GATE0__BMASK    0x08 ///< Timer 0 Gate Control                              
           =2 #define TMOD_GATE0__SHIFT    0x03 ///< Timer 0 Gate Control                              
           =2 #define TMOD_GATE0__DISABLED 0x00 ///< Timer 0 enabled when TR0 = 1 irrespective of INT0 
           =2                                   ///< logic level.                                      
           =2 #define TMOD_GATE0__ENABLED  0x08 ///< Timer 0 enabled only when TR0 = 1 and INT0 is     
           =2                                   ///< active as defined by bit IN0PL in register IT01CF.
           =2                                                                                          
           =2 #define TMOD_T1M__FMASK      0x30 ///< Timer 1 Mode Select                               
           =2 #define TMOD_T1M__SHIFT      0x04 ///< Timer 1 Mode Select                               
           =2 #define TMOD_T1M__MODE0      0x00 ///< Mode 0, 13-bit Counter/Timer                      
           =2 #define TMOD_T1M__MODE1      0x10 ///< Mode 1, 16-bit Counter/Timer                      
           =2 #define TMOD_T1M__MODE2      0x20 ///< Mode 2, 8-bit Counter/Timer with Auto-Reload      
           =2 #define TMOD_T1M__MODE3      0x30 ///< Mode 3, Timer 1 Inactive                          
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 136 

           =2                                                                                          
           =2 #define TMOD_CT1__BMASK      0x40 ///< Counter/Timer 1 Select                            
           =2 #define TMOD_CT1__SHIFT      0x06 ///< Counter/Timer 1 Select                            
           =2 #define TMOD_CT1__TIMER      0x00 ///< Timer Mode. Timer 1 increments on the clock       
           =2                                   ///< defined by T1M in the CKCON0 register.            
           =2 #define TMOD_CT1__COUNTER    0x40 ///< Counter Mode. Timer 1 increments on high-to-low   
           =2                                   ///< transitions of an external pin (T1).              
           =2                                                                                          
           =2 #define TMOD_GATE1__BMASK    0x80 ///< Timer 1 Gate Control                              
           =2 #define TMOD_GATE1__SHIFT    0x07 ///< Timer 1 Gate Control                              
           =2 #define TMOD_GATE1__DISABLED 0x00 ///< Timer 1 enabled when TR1 = 1 irrespective of INT1 
           =2                                   ///< logic level.                                      
           =2 #define TMOD_GATE1__ENABLED  0x80 ///< Timer 1 enabled only when TR1 = 1 and INT1 is     
           =2                                   ///< active as defined by bit IN1PL in register IT01CF.
           =2                                                                                          
           =2 //------------------------------------------------------------------------------
           =2 // SBCON1 Enums (UART1 Baud Rate Generator Control @ 0xAC)
           =2 //------------------------------------------------------------------------------
           =2 #define SBCON1_BPS__FMASK     0x03 ///< Baud Rate Prescaler Select                     
           =2 #define SBCON1_BPS__SHIFT     0x00 ///< Baud Rate Prescaler Select                     
           =2 #define SBCON1_BPS__DIV_BY_12 0x00 ///< Prescaler = 12.                                
           =2 #define SBCON1_BPS__DIV_BY_4  0x01 ///< Prescaler = 4.                                 
           =2 #define SBCON1_BPS__DIV_BY_48 0x02 ///< Prescaler = 48.                                
           =2 #define SBCON1_BPS__DIV_BY_1  0x03 ///< Prescaler = 1.                                 
           =2                                                                                        
           =2 #define SBCON1_BREN__BMASK    0x40 ///< Baud Rate Generator Enable                     
           =2 #define SBCON1_BREN__SHIFT    0x06 ///< Baud Rate Generator Enable                     
           =2 #define SBCON1_BREN__DISABLED 0x00 ///< Disable the baud rate generator. UART1 will not
           =2                                    ///< function.                                      
           =2 #define SBCON1_BREN__ENABLED  0x40 ///< Enable the baud rate generator.                
           =2                                                                                        
           =2 //------------------------------------------------------------------------------
           =2 // SBRLH1 Enums (UART1 Baud Rate Generator High Byte @ 0xB5)
           =2 //------------------------------------------------------------------------------
           =2 #define SBRLH1_BRH__FMASK 0xFF ///< UART1 Baud Rate Reload High
           =2 #define SBRLH1_BRH__SHIFT 0x00 ///< UART1 Baud Rate Reload High
           =2                                                                
           =2 //------------------------------------------------------------------------------
           =2 // SBRLL1 Enums (UART1 Baud Rate Generator Low Byte @ 0xB4)
           =2 //------------------------------------------------------------------------------
           =2 #define SBRLL1_BRL__FMASK 0xFF ///< UART1 Baud Rate Reload Low
           =2 #define SBRLL1_BRL__SHIFT 0x00 ///< UART1 Baud Rate Reload Low
           =2                                                               
           =2 //------------------------------------------------------------------------------
           =2 // SBUF1 Enums (UART1 Serial Port Data Buffer @ 0xD3)
           =2 //------------------------------------------------------------------------------
           =2 #define SBUF1_SBUF1__FMASK 0xFF ///< Serial Port Data Buffer
           =2 #define SBUF1_SBUF1__SHIFT 0x00 ///< Serial Port Data Buffer
           =2                                                             
           =2 //------------------------------------------------------------------------------
           =2 // SCON1 Enums (UART1 Serial Port Control @ 0xD2)
           =2 //------------------------------------------------------------------------------
           =2 #define SCON1_RI__BMASK             0x01 ///< Receive Interrupt Flag                           
           =2 #define SCON1_RI__SHIFT             0x00 ///< Receive Interrupt Flag                           
           =2 #define SCON1_RI__NOT_SET           0x00 ///< New data has not been received by UART1.         
           =2 #define SCON1_RI__SET               0x01 ///< UART1 received one or more data bytes.           
           =2                                                                                                
           =2 #define SCON1_TI__BMASK             0x02 ///< Transmit Interrupt Flag                          
           =2 #define SCON1_TI__SHIFT             0x01 ///< Transmit Interrupt Flag                          
           =2 #define SCON1_TI__NOT_SET           0x00 ///< A byte of data has not been transmitted by UART1.
           =2 #define SCON1_TI__SET               0x02 ///< UART1 transmitted a byte of data.                
           =2                                                                                                
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 137 

           =2 #define SCON1_RBX__BMASK            0x04 ///< Extra Receive Bit                                
           =2 #define SCON1_RBX__SHIFT            0x02 ///< Extra Receive Bit                                
           =2 #define SCON1_RBX__LOW              0x00 ///< The extra bit or the first stop bit is 0.        
           =2 #define SCON1_RBX__HIGH             0x04 ///< The extra bit or the first stop bit is 1.        
           =2                                                                                                
           =2 #define SCON1_TBX__BMASK            0x08 ///< Extra Transmission Bit                           
           =2 #define SCON1_TBX__SHIFT            0x03 ///< Extra Transmission Bit                           
           =2 #define SCON1_TBX__LOW              0x00 ///< Set extra bit to 0 (low).                        
           =2 #define SCON1_TBX__HIGH             0x08 ///< Set extra bit to 1 (high).                       
           =2                                                                                                
           =2 #define SCON1_REN__BMASK            0x10 ///< Receive Enable                                   
           =2 #define SCON1_REN__SHIFT            0x04 ///< Receive Enable                                   
           =2 #define SCON1_REN__RECEIVE_DISABLED 0x00 ///< UART1 reception disabled.                        
           =2 #define SCON1_REN__RECEIVE_ENABLED  0x10 ///< UART1 reception enabled.                         
           =2                                                                                                
           =2 #define SCON1_PERR__BMASK           0x40 ///< Parity Error Flag                                
           =2 #define SCON1_PERR__SHIFT           0x06 ///< Parity Error Flag                                
           =2 #define SCON1_PERR__NOT_SET         0x00 ///< Parity error has not occurred.                   
           =2 #define SCON1_PERR__SET             0x40 ///< Parity error has occurred.                       
           =2                                                                                                
           =2 #define SCON1_OVR__BMASK            0x80 ///< Receive FIFO Overrun Flag                        
           =2 #define SCON1_OVR__SHIFT            0x07 ///< Receive FIFO Overrun Flag                        
           =2 #define SCON1_OVR__NOT_SET          0x00 ///< Receive FIFO overrun has not occurred.           
           =2 #define SCON1_OVR__SET              0x80 ///< Receive FIFO overrun has occurred.               
           =2                                                                                                
           =2 //------------------------------------------------------------------------------
           =2 // SMOD1 Enums (UART1 Mode @ 0xE5)
           =2 //------------------------------------------------------------------------------
           =2 #define SMOD1_SBL__BMASK          0x01 ///< Stop Bit Length                                 
           =2 #define SMOD1_SBL__SHIFT          0x00 ///< Stop Bit Length                                 
           =2 #define SMOD1_SBL__SHORT          0x00 ///< Short: Stop bit is active for one bit time.     
           =2 #define SMOD1_SBL__LONG           0x01 ///< Long: Stop bit is active for two bit times (data
           =2                                        ///< length = 6, 7, or 8 bits) or 1.5 bit times (data
           =2                                        ///< length = 5 bits).                               
           =2                                                                                             
           =2 #define SMOD1_XBE__BMASK          0x02 ///< Extra Bit Enable                                
           =2 #define SMOD1_XBE__SHIFT          0x01 ///< Extra Bit Enable                                
           =2 #define SMOD1_XBE__DISABLED       0x00 ///< Disable the extra bit.                          
           =2 #define SMOD1_XBE__ENABLED        0x02 ///< Enable the extra bit.                           
           =2                                                                                             
           =2 #define SMOD1_SDL__FMASK          0x0C ///< Data Length                                     
           =2 #define SMOD1_SDL__SHIFT          0x02 ///< Data Length                                     
           =2 #define SMOD1_SDL__5_BITS         0x00 ///< 5 bits.                                         
           =2 #define SMOD1_SDL__6_BITS         0x04 ///< 6 bits.                                         
           =2 #define SMOD1_SDL__7_BITS         0x08 ///< 7 bits.                                         
           =2 #define SMOD1_SDL__8_BITS         0x0C ///< 8 bits.                                         
           =2                                                                                             
           =2 #define SMOD1_PE__BMASK           0x10 ///< Parity Enable                                   
           =2 #define SMOD1_PE__SHIFT           0x04 ///< Parity Enable                                   
           =2 #define SMOD1_PE__PARITY_DISABLED 0x00 ///< Disable hardware parity.                        
           =2 #define SMOD1_PE__PARITY_ENABLED  0x10 ///< Enable hardware parity.                         
           =2                                                                                             
           =2 #define SMOD1_SPT__FMASK          0x60 ///< Parity Type                                     
           =2 #define SMOD1_SPT__SHIFT          0x05 ///< Parity Type                                     
           =2 #define SMOD1_SPT__ODD_PARITY     0x00 ///< Odd.                                            
           =2 #define SMOD1_SPT__EVEN_PARITY    0x20 ///< Even.                                           
           =2 #define SMOD1_SPT__MARK_PARITY    0x40 ///< Mark.                                           
           =2 #define SMOD1_SPT__SPACE_PARITY   0x60 ///< Space.                                          
           =2                                                                                             
           =2 #define SMOD1_MCE__BMASK          0x80 ///< Multiprocessor Communication Enable             
           =2 #define SMOD1_MCE__SHIFT          0x07 ///< Multiprocessor Communication Enable             
           =2 #define SMOD1_MCE__MULTI_DISABLED 0x00 ///< RI will be activated if the stop bits are 1.    
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 138 

           =2 #define SMOD1_MCE__MULTI_ENABLED  0x80 ///< RI will be activated if the stop bits and extra 
           =2                                        ///< bit are 1. The extra bit must be enabled using  
           =2                                        ///< XBE.                                            
           =2                                                                                             
           =2 //------------------------------------------------------------------------------
           =2 // SBUF0 Enums (UART0 Serial Port Data Buffer @ 0x99)
           =2 //------------------------------------------------------------------------------
           =2 #define SBUF0_SBUF0__FMASK 0xFF ///< Serial Data Buffer
           =2 #define SBUF0_SBUF0__SHIFT 0x00 ///< Serial Data Buffer
           =2                                                        
           =2 //------------------------------------------------------------------------------
           =2 // SCON0 Enums (UART0 Serial Port Control @ 0x98)
           =2 //------------------------------------------------------------------------------
           =2 #define SCON0_RI__BMASK             0x01 ///< Receive Interrupt Flag                           
           =2 #define SCON0_RI__SHIFT             0x00 ///< Receive Interrupt Flag                           
           =2 #define SCON0_RI__NOT_SET           0x00 ///< A byte of data has not been received by UART0.   
           =2 #define SCON0_RI__SET               0x01 ///< UART0 received a byte of data.                   
           =2                                                                                                
           =2 #define SCON0_TI__BMASK             0x02 ///< Transmit Interrupt Flag                          
           =2 #define SCON0_TI__SHIFT             0x01 ///< Transmit Interrupt Flag                          
           =2 #define SCON0_TI__NOT_SET           0x00 ///< A byte of data has not been transmitted by UART0.
           =2 #define SCON0_TI__SET               0x02 ///< UART0 transmitted a byte of data.                
           =2                                                                                                
           =2 #define SCON0_RB8__BMASK            0x04 ///< Ninth Receive Bit                                
           =2 #define SCON0_RB8__SHIFT            0x02 ///< Ninth Receive Bit                                
           =2 #define SCON0_RB8__CLEARED_TO_0     0x00 ///< In Mode 0, the STOP bit was 0. In Mode 1, the 9th
           =2                                          ///< bit was 0.                                       
           =2 #define SCON0_RB8__SET_TO_1         0x04 ///< In Mode 0, the STOP bit was 1. In Mode 1, the 9th
           =2                                          ///< bit was 1.                                       
           =2                                                                                                
           =2 #define SCON0_TB8__BMASK            0x08 ///< Ninth Transmission Bit                           
           =2 #define SCON0_TB8__SHIFT            0x03 ///< Ninth Transmission Bit                           
           =2 #define SCON0_TB8__CLEARED_TO_0     0x00 ///< In Mode 1, set the 9th transmission bit to 0.    
           =2 #define SCON0_TB8__SET_TO_1         0x08 ///< In Mode 1, set the 9th transmission bit to 1.    
           =2                                                                                                
           =2 #define SCON0_REN__BMASK            0x10 ///< Receive Enable                                   
           =2 #define SCON0_REN__SHIFT            0x04 ///< Receive Enable                                   
           =2 #define SCON0_REN__RECEIVE_DISABLED 0x00 ///< UART0 reception disabled.                        
           =2 #define SCON0_REN__RECEIVE_ENABLED  0x10 ///< UART0 reception enabled.                         
           =2                                                                                                
           =2 #define SCON0_MCE__BMASK            0x20 ///< Multiprocessor Communication Enable              
           =2 #define SCON0_MCE__SHIFT            0x05 ///< Multiprocessor Communication Enable              
           =2 #define SCON0_MCE__MULTI_DISABLED   0x00 ///< Ignore level of 9th bit / Stop bit.              
           =2 #define SCON0_MCE__MULTI_ENABLED    0x20 ///< RI is set and an interrupt is generated only when
           =2                                          ///< the stop bit is logic 1 (Mode 0) or when the 9th 
           =2                                          ///< bit is logic 1 (Mode 1).                         
           =2                                                                                                
           =2 #define SCON0_SMODE__BMASK          0x80 ///< Serial Port 0 Operation Mode                     
           =2 #define SCON0_SMODE__SHIFT          0x07 ///< Serial Port 0 Operation Mode                     
           =2 #define SCON0_SMODE__8_BIT          0x00 ///< 8-bit UART with Variable Baud Rate (Mode 0).     
           =2 #define SCON0_SMODE__9_BIT          0x80 ///< 9-bit UART with Variable Baud Rate (Mode 1).     
           =2                                                                                                
           =2 //------------------------------------------------------------------------------
           =2 // CLKREC Enums (USB0 Clock Recovery Control @ 0x0F)
           =2 //------------------------------------------------------------------------------
           =2 #define CLKREC_CRLOW__BMASK      0x20 ///< Low Speed Clock Recovery Mode               
           =2 #define CLKREC_CRLOW__SHIFT      0x05 ///< Low Speed Clock Recovery Mode               
           =2 #define CLKREC_CRLOW__FULL_SPEED 0x00 ///< Full Speed Mode.                            
           =2 #define CLKREC_CRLOW__LOW_SPEED  0x20 ///< Low Speed Mode.                             
           =2                                                                                        
           =2 #define CLKREC_CRSSEN__BMASK     0x40 ///< Clock Recovery Single Step                  
           =2 #define CLKREC_CRSSEN__SHIFT     0x06 ///< Clock Recovery Single Step                  
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 139 

           =2 #define CLKREC_CRSSEN__DISABLED  0x00 ///< Disable single-step mode (normal calibration
           =2                                       ///< mode).                                      
           =2 #define CLKREC_CRSSEN__ENABLED   0x40 ///< Enable single-step mode.                    
           =2                                                                                        
           =2 #define CLKREC_CRE__BMASK        0x80 ///< Clock Recovery Enable                       
           =2 #define CLKREC_CRE__SHIFT        0x07 ///< Clock Recovery Enable                       
           =2 #define CLKREC_CRE__DISABLED     0x00 ///< Disable clock recovery.                     
           =2 #define CLKREC_CRE__ENABLED      0x80 ///< Enable clock recovery.                      
           =2                                                                                        
           =2 //------------------------------------------------------------------------------
           =2 // CMIE Enums (USB0 Common Interrupt Enable @ 0x0B)
           =2 //------------------------------------------------------------------------------
           =2 #define CMIE_SUSINTE__BMASK    0x01 ///< Suspend Interrupt Enable       
           =2 #define CMIE_SUSINTE__SHIFT    0x00 ///< Suspend Interrupt Enable       
           =2 #define CMIE_SUSINTE__DISABLED 0x00 ///< Disable suspend interrupts.    
           =2 #define CMIE_SUSINTE__ENABLED  0x01 ///< Enable suspend interrupts.     
           =2                                                                         
           =2 #define CMIE_RSUINTE__BMASK    0x02 ///< Resume Interrupt Enable        
           =2 #define CMIE_RSUINTE__SHIFT    0x01 ///< Resume Interrupt Enable        
           =2 #define CMIE_RSUINTE__DISABLED 0x00 ///< Disable resume interrupts.     
           =2 #define CMIE_RSUINTE__ENABLED  0x02 ///< Enable resume interrupts.      
           =2                                                                         
           =2 #define CMIE_RSTINTE__BMASK    0x04 ///< Reset Interrupt Enable         
           =2 #define CMIE_RSTINTE__SHIFT    0x02 ///< Reset Interrupt Enable         
           =2 #define CMIE_RSTINTE__DISABLED 0x00 ///< Disable reset interrupts.      
           =2 #define CMIE_RSTINTE__ENABLED  0x04 ///< Enable reset interrupts.       
           =2                                                                         
           =2 #define CMIE_SOFE__BMASK       0x08 ///< Start of Frame Interrupt Enable
           =2 #define CMIE_SOFE__SHIFT       0x03 ///< Start of Frame Interrupt Enable
           =2 #define CMIE_SOFE__DISABLED    0x00 ///< Disable SOF interrupts.        
           =2 #define CMIE_SOFE__ENABLED     0x08 ///< Enable SOF interrupts.         
           =2                                                                         
           =2 //------------------------------------------------------------------------------
           =2 // CMINT Enums (USB0 Common Interrupt @ 0x06)
           =2 //------------------------------------------------------------------------------
           =2 #define CMINT_SUSINT__BMASK   0x01 ///< Suspend Interrupt Flag       
           =2 #define CMINT_SUSINT__SHIFT   0x00 ///< Suspend Interrupt Flag       
           =2 #define CMINT_SUSINT__NOT_SET 0x00 ///< Suspend interrupt inactive.  
           =2 #define CMINT_SUSINT__SET     0x01 ///< Suspend interrupt active.    
           =2                                                                      
           =2 #define CMINT_RSUINT__BMASK   0x02 ///< Resume Interrupt Flag        
           =2 #define CMINT_RSUINT__SHIFT   0x01 ///< Resume Interrupt Flag        
           =2 #define CMINT_RSUINT__NOT_SET 0x00 ///< Resume interrupt inactive.   
           =2 #define CMINT_RSUINT__SET     0x02 ///< Resume interrupt active.     
           =2                                                                      
           =2 #define CMINT_RSTINT__BMASK   0x04 ///< Reset Interrupt Flag         
           =2 #define CMINT_RSTINT__SHIFT   0x02 ///< Reset Interrupt Flag         
           =2 #define CMINT_RSTINT__NOT_SET 0x00 ///< Reset interrupt inactive.    
           =2 #define CMINT_RSTINT__SET     0x04 ///< Reset interrupt active.      
           =2                                                                      
           =2 #define CMINT_SOF__BMASK      0x08 ///< Start of Frame Interrupt Flag
           =2 #define CMINT_SOF__SHIFT      0x03 ///< Start of Frame Interrupt Flag
           =2 #define CMINT_SOF__NOT_SET    0x00 ///< SOF interrupt inactive.      
           =2 #define CMINT_SOF__SET        0x08 ///< SOF interrupt active.        
           =2                                                                      
           =2 //------------------------------------------------------------------------------
           =2 // E0CNT Enums (USB0 Endpoint0 Data Count @ 0x16)
           =2 //------------------------------------------------------------------------------
           =2 #define E0CNT_E0CNT__FMASK 0x7F ///< Endpoint 0 Data Count
           =2 #define E0CNT_E0CNT__SHIFT 0x00 ///< Endpoint 0 Data Count
           =2                                                           
           =2 //------------------------------------------------------------------------------
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 140 

           =2 // E0CSR Enums (USB0 Endpoint0 Control @ 0x11)
           =2 //------------------------------------------------------------------------------
           =2 #define E0CSR_OPRDY__BMASK     0x01 ///< OUT Packet Ready                                  
           =2 #define E0CSR_OPRDY__SHIFT     0x00 ///< OUT Packet Ready                                  
           =2 #define E0CSR_OPRDY__NOT_SET   0x00 ///< A data packet has not been received.              
           =2 #define E0CSR_OPRDY__SET       0x01 ///< A data packet has been received.                  
           =2                                                                                            
           =2 #define E0CSR_INPRDY__BMASK    0x02 ///< IN Packet Ready                                   
           =2 #define E0CSR_INPRDY__SHIFT    0x01 ///< IN Packet Ready                                   
           =2 #define E0CSR_INPRDY__NOT_SET  0x00 ///< An IN packet is not ready to transmit.            
           =2 #define E0CSR_INPRDY__SET      0x02 ///< An IN packet is ready to transmit.                
           =2                                                                                            
           =2 #define E0CSR_STSTL__BMASK     0x04 ///< Sent Stall                                        
           =2 #define E0CSR_STSTL__SHIFT     0x02 ///< Sent Stall                                        
           =2 #define E0CSR_STSTL__NOT_SET   0x00 ///< A STALL handshake signal was not transmitted.     
           =2 #define E0CSR_STSTL__SET       0x04 ///< A STALL handshake signal was transmitted.         
           =2                                                                                            
           =2 #define E0CSR_DATAEND__BMASK   0x08 ///< Data End                                          
           =2 #define E0CSR_DATAEND__SHIFT   0x03 ///< Data End                                          
           =2 #define E0CSR_DATAEND__NOT_SET 0x00 ///< This is not the last data packet.                 
           =2 #define E0CSR_DATAEND__SET     0x08 ///< This is the last data packet.                     
           =2                                                                                            
           =2 #define E0CSR_SUEND__BMASK     0x10 ///< Setup End                                         
           =2 #define E0CSR_SUEND__SHIFT     0x04 ///< Setup End                                         
           =2 #define E0CSR_SUEND__NOT_SET   0x00 ///< A control transaction did not end before firmware 
           =2                                     ///< wrote a 1 to the DATAEND bit.                     
           =2 #define E0CSR_SUEND__SET       0x10 ///< A control transaction ended before firmware wrote 
           =2                                     ///< a 1 to the DATAEND bit.                           
           =2                                                                                            
           =2 #define E0CSR_SDSTL__BMASK     0x20 ///< Send Stall                                        
           =2 #define E0CSR_SDSTL__SHIFT     0x05 ///< Send Stall                                        
           =2 #define E0CSR_SDSTL__NOT_SET   0x00 ///< Do not send a STALL.                              
           =2 #define E0CSR_SDSTL__SET       0x20 ///< Send a STALL.                                     
           =2                                                                                            
           =2 #define E0CSR_SOPRDY__BMASK    0x40 ///< Serviced OPRDY                                    
           =2 #define E0CSR_SOPRDY__SHIFT    0x06 ///< Serviced OPRDY                                    
           =2 #define E0CSR_SOPRDY__NOT_SET  0x00 ///< OUT packet has not been serviced.                 
           =2 #define E0CSR_SOPRDY__SET      0x40 ///< OUT packet has been serviced.                     
           =2                                                                                            
           =2 #define E0CSR_SSUEND__BMASK    0x80 ///< Serviced Setup End                                
           =2 #define E0CSR_SSUEND__SHIFT    0x07 ///< Serviced Setup End                                
           =2 #define E0CSR_SSUEND__NOT_SET  0x00 ///< The setup end (SUEND) event has not been serviced.
           =2 #define E0CSR_SSUEND__SET      0x80 ///< The setup end (SUEND) event has been serviced.    
           =2                                                                                            
           =2 //------------------------------------------------------------------------------
           =2 // EENABLE Enums (USB0 Endpoint Enable @ 0x1E)
           =2 //------------------------------------------------------------------------------
           =2 #define EENABLE_EEN1__BMASK    0x02 ///< Endpoint 1 Enable                                
           =2 #define EENABLE_EEN1__SHIFT    0x01 ///< Endpoint 1 Enable                                
           =2 #define EENABLE_EEN1__DISABLED 0x00 ///< Disable Endpoint 1 (no NACK, ACK, or STALL on the
           =2                                     ///< USB network).                                    
           =2 #define EENABLE_EEN1__ENABLED  0x02 ///< Enable Endpoint 1 (normal).                      
           =2                                                                                           
           =2 #define EENABLE_EEN2__BMASK    0x04 ///< Endpoint 2 Enable                                
           =2 #define EENABLE_EEN2__SHIFT    0x02 ///< Endpoint 2 Enable                                
           =2 #define EENABLE_EEN2__DISABLED 0x00 ///< Disable Endpoint 2 (no NACK, ACK, or STALL on the
           =2                                     ///< USB network).                                    
           =2 #define EENABLE_EEN2__ENABLED  0x04 ///< Enable Endpoint 2 (normal).                      
           =2                                                                                           
           =2 #define EENABLE_EEN3__BMASK    0x08 ///< Endpoint 3 Enable                                
           =2 #define EENABLE_EEN3__SHIFT    0x03 ///< Endpoint 3 Enable                                
           =2 #define EENABLE_EEN3__DISABLED 0x00 ///< Disable Endpoint 3 (no NACK, ACK, or STALL on the
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 141 

           =2                                     ///< USB network).                                    
           =2 #define EENABLE_EEN3__ENABLED  0x08 ///< Enable Endpoint 3 (normal).                      
           =2                                                                                           
           =2 //------------------------------------------------------------------------------
           =2 // EINCSRH Enums (USB0 IN Endpoint Control High @ 0x12)
           =2 //------------------------------------------------------------------------------
           =2 #define EINCSRH_SPLIT__BMASK        0x04 ///< FIFO Split Enable                                
           =2 #define EINCSRH_SPLIT__SHIFT        0x02 ///< FIFO Split Enable                                
           =2 #define EINCSRH_SPLIT__DISABLED     0x00 ///< Disable split mode.                              
           =2 #define EINCSRH_SPLIT__ENABLED      0x04 ///< Enable split mode.                               
           =2                                                                                                
           =2 #define EINCSRH_FCDT__BMASK         0x08 ///< Force Data Toggle                                
           =2 #define EINCSRH_FCDT__SHIFT         0x03 ///< Force Data Toggle                                
           =2 #define EINCSRH_FCDT__ACK_TOGGLE    0x00 ///< Endpoint data toggle switches only when an ACK is
           =2                                          ///< received following a data packet transmission.   
           =2 #define EINCSRH_FCDT__ALWAYS_TOGGLE 0x08 ///< Endpoint data toggle forced to switch after every
           =2                                          ///< data packet is transmitted, regardless of ACK    
           =2                                          ///< reception.                                       
           =2                                                                                                
           =2 #define EINCSRH_DIRSEL__BMASK       0x20 ///< Endpoint Direction Select                        
           =2 #define EINCSRH_DIRSEL__SHIFT       0x05 ///< Endpoint Direction Select                        
           =2 #define EINCSRH_DIRSEL__OUT         0x00 ///< Endpoint direction selected as OUT.              
           =2 #define EINCSRH_DIRSEL__IN          0x20 ///< Endpoint direction selected as IN.               
           =2                                                                                                
           =2 #define EINCSRH_ISO__BMASK          0x40 ///< Isochronous Transfer Enable                      
           =2 #define EINCSRH_ISO__SHIFT          0x06 ///< Isochronous Transfer Enable                      
           =2 #define EINCSRH_ISO__DISABLED       0x00 ///< Endpoint configured for Bulk/Interrupt transfers.
           =2 #define EINCSRH_ISO__ENABLED        0x40 ///< Endpoint configured for Isochronous transfers.   
           =2                                                                                                
           =2 #define EINCSRH_DBIEN__BMASK        0x80 ///< IN Endpoint Double-Buffer Enable                 
           =2 #define EINCSRH_DBIEN__SHIFT        0x07 ///< IN Endpoint Double-Buffer Enable                 
           =2 #define EINCSRH_DBIEN__DISABLED     0x00 ///< Disable double-buffering for the selected IN     
           =2                                          ///< endpoint.                                        
           =2 #define EINCSRH_DBIEN__ENABLED      0x80 ///< Enable double-buffering for the selected IN      
           =2                                          ///< endpoint.                                        
           =2                                                                                                
           =2 //------------------------------------------------------------------------------
           =2 // EINCSRL Enums (USB0 IN Endpoint Control Low @ 0x11)
           =2 //------------------------------------------------------------------------------
           =2 #define EINCSRL_INPRDY__BMASK     0x01 ///< In Packet Ready                                   
           =2 #define EINCSRL_INPRDY__SHIFT     0x00 ///< In Packet Ready                                   
           =2 #define EINCSRL_INPRDY__NOT_SET   0x00 ///< A packet is not available in the Endpoint IN FIFO.
           =2 #define EINCSRL_INPRDY__SET       0x01 ///< A packet is available in the Endpoint IN FIFO.    
           =2                                                                                               
           =2 #define EINCSRL_FIFONE__BMASK     0x02 ///< FIFO Not Empty                                    
           =2 #define EINCSRL_FIFONE__SHIFT     0x01 ///< FIFO Not Empty                                    
           =2 #define EINCSRL_FIFONE__EMPTY     0x00 ///< The IN Endpoint FIFO is empty.                    
           =2 #define EINCSRL_FIFONE__NOT_EMPTY 0x02 ///< The IN Endpoint FIFO contains one or more packets.
           =2                                                                                               
           =2 #define EINCSRL_UNDRUN__BMASK     0x04 ///< Data Underrun Flag                                
           =2 #define EINCSRL_UNDRUN__SHIFT     0x02 ///< Data Underrun Flag                                
           =2 #define EINCSRL_UNDRUN__NOT_SET   0x00 ///< A data underrun did not occur.                    
           =2 #define EINCSRL_UNDRUN__SET       0x04 ///< A data underrun occurred.                         
           =2                                                                                               
           =2 #define EINCSRL_FLUSH__BMASK      0x08 ///< FIFO Flush                                        
           =2 #define EINCSRL_FLUSH__SHIFT      0x03 ///< FIFO Flush                                        
           =2 #define EINCSRL_FLUSH__NOT_SET    0x00 ///< Do not flush the next packet.                     
           =2 #define EINCSRL_FLUSH__SET        0x08 ///< Flush the next packet to be transmitted from the  
           =2                                        ///< IN Endpoint FIFO.                                 
           =2                                                                                               
           =2 #define EINCSRL_SDSTL__BMASK      0x10 ///< Send Stall                                        
           =2 #define EINCSRL_SDSTL__SHIFT      0x04 ///< Send Stall                                        
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 142 

           =2 #define EINCSRL_SDSTL__NOT_SET    0x00 ///< Terminate the STALL.                              
           =2 #define EINCSRL_SDSTL__SET        0x10 ///< Generate a STALL in response to an IN token.      
           =2                                                                                               
           =2 #define EINCSRL_STSTL__BMASK      0x20 ///< Sent Stall Flag                                   
           =2 #define EINCSRL_STSTL__SHIFT      0x05 ///< Sent Stall Flag                                   
           =2 #define EINCSRL_STSTL__NOT_SET    0x00 ///< A STALL handshake was not transmitted.            
           =2 #define EINCSRL_STSTL__SET        0x20 ///< A STALL handshake was transmitted.                
           =2                                                                                               
           =2 #define EINCSRL_CLRDT__BMASK      0x40 ///< Clear Data Toggle                                 
           =2 #define EINCSRL_CLRDT__SHIFT      0x06 ///< Clear Data Toggle                                 
           =2 #define EINCSRL_CLRDT__CLEAR      0x00 ///< Clear the IN Endpoint data toggle.                
           =2                                                                                               
           =2 //------------------------------------------------------------------------------
           =2 // EOUTCNTH Enums (USB0 OUT Endpoint Count High @ 0x17)
           =2 //------------------------------------------------------------------------------
           =2 #define EOUTCNTH_EOCH__FMASK 0x03 ///< OUT Endpoint Count High
           =2 #define EOUTCNTH_EOCH__SHIFT 0x00 ///< OUT Endpoint Count High
           =2                                                               
           =2 //------------------------------------------------------------------------------
           =2 // EOUTCNTL Enums (USB0 OUT Endpoint Count Low @ 0x16)
           =2 //------------------------------------------------------------------------------
           =2 #define EOUTCNTL_EOCL__FMASK 0xFF ///< OUT Endpoint Count Low
           =2 #define EOUTCNTL_EOCL__SHIFT 0x00 ///< OUT Endpoint Count Low
           =2                                                              
           =2 //------------------------------------------------------------------------------
           =2 // EOUTCSRH Enums (USB0 OUT Endpoint Control High @ 0x15)
           =2 //------------------------------------------------------------------------------
           =2 #define EOUTCSRH_ISO__BMASK      0x40 ///< Isochronous Transfer Enable                      
           =2 #define EOUTCSRH_ISO__SHIFT      0x06 ///< Isochronous Transfer Enable                      
           =2 #define EOUTCSRH_ISO__DISABLED   0x00 ///< Endpoint configured for Bulk/Interrupt transfers.
           =2 #define EOUTCSRH_ISO__ENABLED    0x40 ///< Endpoint configured for Isochronous transfers.   
           =2                                                                                             
           =2 #define EOUTCSRH_DBOEN__BMASK    0x80 ///< Double-Buffer Enable                             
           =2 #define EOUTCSRH_DBOEN__SHIFT    0x07 ///< Double-Buffer Enable                             
           =2 #define EOUTCSRH_DBOEN__DISABLED 0x00 ///< Disable double-buffering for the selected OUT    
           =2                                       ///< endpoint.                                        
           =2 #define EOUTCSRH_DBOEN__ENABLED  0x80 ///< Enable double-buffering for the selected OUT     
           =2                                       ///< endpoint.                                        
           =2                                                                                             
           =2 //------------------------------------------------------------------------------
           =2 // EOUTCSRL Enums (USB0 OUT Endpoint Control Low @ 0x14)
           =2 //------------------------------------------------------------------------------
           =2 #define EOUTCSRL_OPRDY__BMASK      0x01 ///< OUT Packet Ready                                  
           =2 #define EOUTCSRL_OPRDY__SHIFT      0x00 ///< OUT Packet Ready                                  
           =2 #define EOUTCSRL_OPRDY__NOT_SET    0x00 ///< A data packet is not available in the Endpoint OUT
           =2                                         ///< FIFO.                                             
           =2 #define EOUTCSRL_OPRDY__SET        0x01 ///< A data packet is available in the Endpoint OUT    
           =2                                         ///< FIFO.                                             
           =2                                                                                                
           =2 #define EOUTCSRL_FIFOFUL__BMASK    0x02 ///< OUT FIFO Full                                     
           =2 #define EOUTCSRL_FIFOFUL__SHIFT    0x01 ///< OUT FIFO Full                                     
           =2 #define EOUTCSRL_FIFOFUL__NOT_FULL 0x00 ///< OUT endpoint FIFO is not full.                    
           =2 #define EOUTCSRL_FIFOFUL__FULL     0x02 ///< OUT endpoint FIFO is full.                        
           =2                                                                                                
           =2 #define EOUTCSRL_OVRUN__BMASK      0x04 ///< Data Overrun Flag                                 
           =2 #define EOUTCSRL_OVRUN__SHIFT      0x02 ///< Data Overrun Flag                                 
           =2 #define EOUTCSRL_OVRUN__NOT_SET    0x00 ///< No data overrun.                                  
           =2 #define EOUTCSRL_OVRUN__SET        0x04 ///< A data packet was lost because of a full FIFO     
           =2                                         ///< since this flag was last cleared.                 
           =2                                                                                                
           =2 #define EOUTCSRL_DATERR__BMASK     0x08 ///< Data Error Flag                                   
           =2 #define EOUTCSRL_DATERR__SHIFT     0x03 ///< Data Error Flag                                   
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 143 

           =2 #define EOUTCSRL_DATERR__NOT_SET   0x00 ///< A received packet does not have a CRC or bit-     
           =2                                         ///< stuffing error.                                   
           =2 #define EOUTCSRL_DATERR__SET       0x08 ///< A received packet has a CRC or bit-stuffing error.
           =2                                                                                                
           =2 #define EOUTCSRL_FLUSH__BMASK      0x10 ///< FIFO Flush                                        
           =2 #define EOUTCSRL_FLUSH__SHIFT      0x04 ///< FIFO Flush                                        
           =2 #define EOUTCSRL_FLUSH__NOT_SET    0x00 ///< Do not flush the next packet.                     
           =2 #define EOUTCSRL_FLUSH__SET        0x10 ///< Flush the next packet to be read from the OUT     
           =2                                         ///< endpoint FIFO.                                    
           =2                                                                                                
           =2 #define EOUTCSRL_SDSTL__BMASK      0x20 ///< Send Stall                                        
           =2 #define EOUTCSRL_SDSTL__SHIFT      0x05 ///< Send Stall                                        
           =2 #define EOUTCSRL_SDSTL__NOT_SET    0x00 ///< Terminate the STALL.                              
           =2 #define EOUTCSRL_SDSTL__SET        0x20 ///< Generate a STALL handshake.                       
           =2                                                                                                
           =2 #define EOUTCSRL_STSTL__BMASK      0x40 ///< Sent Stall Flag                                   
           =2 #define EOUTCSRL_STSTL__SHIFT      0x06 ///< Sent Stall Flag                                   
           =2 #define EOUTCSRL_STSTL__NOT_SET    0x00 ///< A STALL handshake was not transmitted.            
           =2 #define EOUTCSRL_STSTL__SET        0x40 ///< A STALL handshake was transmitted.                
           =2                                                                                                
           =2 #define EOUTCSRL_CLRDT__BMASK      0x80 ///< Clear Data Toggle                                 
           =2 #define EOUTCSRL_CLRDT__SHIFT      0x07 ///< Clear Data Toggle                                 
           =2 #define EOUTCSRL_CLRDT__CLEAR      0x00 ///< Clear the OUT Endpoint data toggle.               
           =2                                                                                                
           =2 //------------------------------------------------------------------------------
           =2 // FADDR Enums (USB0 Function Address @ 0x00)
           =2 //------------------------------------------------------------------------------
           =2 #define FADDR_FADDR__FMASK    0x7F ///< Function Address                               
           =2 #define FADDR_FADDR__SHIFT    0x00 ///< Function Address                               
           =2                                                                                        
           =2 #define FADDR_UPDATE__BMASK   0x80 ///< Function Address Update                        
           =2 #define FADDR_UPDATE__SHIFT   0x07 ///< Function Address Update                        
           =2 #define FADDR_UPDATE__NOT_SET 0x00 ///< The last address written to FADDR is in effect.
           =2 #define FADDR_UPDATE__SET     0x80 ///< The last address written to FADDR is not yet in
           =2                                    ///< effect.                                        
           =2                                                                                        
           =2 //------------------------------------------------------------------------------
           =2 // FIFO0 Enums (USB0 Endpoint 0 FIFO Access @ 0x20)
           =2 //------------------------------------------------------------------------------
           =2 #define FIFO0_FIFODATA__FMASK 0xFF ///< Endpoint 0 FIFO Access
           =2 #define FIFO0_FIFODATA__SHIFT 0x00 ///< Endpoint 0 FIFO Access
           =2                                                               
           =2 //------------------------------------------------------------------------------
           =2 // FIFO1 Enums (USB0 Endpoint 1 FIFO Access @ 0x21)
           =2 //------------------------------------------------------------------------------
           =2 #define FIFO1_FIFODATA__FMASK 0xFF ///< Endpoint 1 FIFO Access
           =2 #define FIFO1_FIFODATA__SHIFT 0x00 ///< Endpoint 1 FIFO Access
           =2                                                               
           =2 //------------------------------------------------------------------------------
           =2 // FIFO2 Enums (USB0 Endpoint 2 FIFO Access @ 0x22)
           =2 //------------------------------------------------------------------------------
           =2 #define FIFO2_FIFODATA__FMASK 0xFF ///< Endpoint 2 FIFO Access
           =2 #define FIFO2_FIFODATA__SHIFT 0x00 ///< Endpoint 2 FIFO Access
           =2                                                               
           =2 //------------------------------------------------------------------------------
           =2 // FIFO3 Enums (USB0 Endpoint 3 FIFO Access @ 0x23)
           =2 //------------------------------------------------------------------------------
           =2 #define FIFO3_FIFODATA__FMASK 0xFF ///< Endpoint 3 FIFO Access
           =2 #define FIFO3_FIFODATA__SHIFT 0x00 ///< Endpoint 3 FIFO Access
           =2                                                               
           =2 //------------------------------------------------------------------------------
           =2 // FRAMEH Enums (USB0 Frame Number High @ 0x0D)
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 144 

           =2 //------------------------------------------------------------------------------
           =2 #define FRAMEH_FRMEH__FMASK 0x07 ///< Frame Number High
           =2 #define FRAMEH_FRMEH__SHIFT 0x00 ///< Frame Number High
           =2                                                        
           =2 //------------------------------------------------------------------------------
           =2 // FRAMEL Enums (USB0 Frame Number Low @ 0x0C)
           =2 //------------------------------------------------------------------------------
           =2 #define FRAMEL_FRMEL__FMASK 0xFF ///< Frame Number Low
           =2 #define FRAMEL_FRMEL__SHIFT 0x00 ///< Frame Number Low
           =2                                                       
           =2 //------------------------------------------------------------------------------
           =2 // IN1IE Enums (USB0 IN Endpoint Interrupt Enable @ 0x07)
           =2 //------------------------------------------------------------------------------
           =2 #define IN1IE_EP0E__BMASK    0x01 ///< Endpoint 0 Interrupt Enable      
           =2 #define IN1IE_EP0E__SHIFT    0x00 ///< Endpoint 0 Interrupt Enable      
           =2 #define IN1IE_EP0E__DISABLED 0x00 ///< Disable Endpoint 0 interrupts.   
           =2 #define IN1IE_EP0E__ENABLED  0x01 ///< Enable Endpoint 0 interrupts.    
           =2                                                                         
           =2 #define IN1IE_IN1E__BMASK    0x02 ///< IN Endpoint 1 Interrupt Enable   
           =2 #define IN1IE_IN1E__SHIFT    0x01 ///< IN Endpoint 1 Interrupt Enable   
           =2 #define IN1IE_IN1E__DISABLED 0x00 ///< Disable Endpoint 1 IN interrupts.
           =2 #define IN1IE_IN1E__ENABLED  0x02 ///< Enable Endpoint 1 IN interrupts. 
           =2                                                                         
           =2 #define IN1IE_IN2E__BMASK    0x04 ///< IN Endpoint 2 Interrupt Enable   
           =2 #define IN1IE_IN2E__SHIFT    0x02 ///< IN Endpoint 2 Interrupt Enable   
           =2 #define IN1IE_IN2E__DISABLED 0x00 ///< Disable Endpoint 2 IN interrupts.
           =2 #define IN1IE_IN2E__ENABLED  0x04 ///< Enable Endpoint 2 IN interrupts. 
           =2                                                                         
           =2 #define IN1IE_IN3E__BMASK    0x08 ///< IN Endpoint 3 Interrupt Enable   
           =2 #define IN1IE_IN3E__SHIFT    0x03 ///< IN Endpoint 3 Interrupt Enable   
           =2 #define IN1IE_IN3E__DISABLED 0x00 ///< Disable Endpoint 3 IN interrupts.
           =2 #define IN1IE_IN3E__ENABLED  0x08 ///< Enable Endpoint 3 IN interrupts. 
           =2                                                                         
           =2 //------------------------------------------------------------------------------
           =2 // IN1INT Enums (USB0 IN Endpoint Interrupt @ 0x02)
           =2 //------------------------------------------------------------------------------
           =2 #define IN1INT_EP0__BMASK   0x01 ///< Endpoint 0 Interrupt Flag        
           =2 #define IN1INT_EP0__SHIFT   0x00 ///< Endpoint 0 Interrupt Flag        
           =2 #define IN1INT_EP0__NOT_SET 0x00 ///< Endpoint 0 interrupt inactive.   
           =2 #define IN1INT_EP0__SET     0x01 ///< Endpoint 0 interrupt active.     
           =2                                                                        
           =2 #define IN1INT_IN1__BMASK   0x02 ///< IN Endpoint 1 Interrupt Flag     
           =2 #define IN1INT_IN1__SHIFT   0x01 ///< IN Endpoint 1 Interrupt Flag     
           =2 #define IN1INT_IN1__NOT_SET 0x00 ///< IN Endpoint 1 interrupt inactive.
           =2 #define IN1INT_IN1__SET     0x02 ///< IN Endpoint 1 interrupt active.  
           =2                                                                        
           =2 #define IN1INT_IN2__BMASK   0x04 ///< IN Endpoint 2 Interrupt Flag     
           =2 #define IN1INT_IN2__SHIFT   0x02 ///< IN Endpoint 2 Interrupt Flag     
           =2 #define IN1INT_IN2__NOT_SET 0x00 ///< IN Endpoint 2 interrupt inactive.
           =2 #define IN1INT_IN2__SET     0x04 ///< IN Endpoint 2 interrupt active.  
           =2                                                                        
           =2 #define IN1INT_IN3__BMASK   0x08 ///< IN Endpoint 3 Interrupt Flag     
           =2 #define IN1INT_IN3__SHIFT   0x03 ///< IN Endpoint 3 Interrupt Flag     
           =2 #define IN1INT_IN3__NOT_SET 0x00 ///< IN Endpoint 3 interrupt inactive.
           =2 #define IN1INT_IN3__SET     0x08 ///< IN Endpoint 3 interrupt active.  
           =2                                                                        
           =2 //------------------------------------------------------------------------------
           =2 // INDEX Enums (USB0 Endpoint Index @ 0x0E)
           =2 //------------------------------------------------------------------------------
           =2 #define INDEX_EPSEL__FMASK      0x0F ///< Endpoint Select Bits
           =2 #define INDEX_EPSEL__SHIFT      0x00 ///< Endpoint Select Bits
           =2 #define INDEX_EPSEL__ENDPOINT_0 0x00 ///< Endpoint 0.         
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 145 

           =2 #define INDEX_EPSEL__ENDPOINT_1 0x01 ///< Endpoint 1.         
           =2 #define INDEX_EPSEL__ENDPOINT_2 0x02 ///< Endpoint 2.         
           =2 #define INDEX_EPSEL__ENDPOINT_3 0x03 ///< Endpoint 3.         
           =2                                                               
           =2 //------------------------------------------------------------------------------
           =2 // OUT1IE Enums (USB0 OUT Endpoint Interrupt Enable @ 0x09)
           =2 //------------------------------------------------------------------------------
           =2 #define OUT1IE_OUT1E__BMASK    0x02 ///< OUT Endpoint 1 Interrupt Enable   
           =2 #define OUT1IE_OUT1E__SHIFT    0x01 ///< OUT Endpoint 1 Interrupt Enable   
           =2 #define OUT1IE_OUT1E__DISABLED 0x00 ///< Disable Endpoint 1 OUT interrupts.
           =2 #define OUT1IE_OUT1E__ENABLED  0x02 ///< Enable Endpoint 1 OUT interrupts. 
           =2                                                                            
           =2 #define OUT1IE_OUT2E__BMASK    0x04 ///< OUT Endpoint 2 Interrupt Enable   
           =2 #define OUT1IE_OUT2E__SHIFT    0x02 ///< OUT Endpoint 2 Interrupt Enable   
           =2 #define OUT1IE_OUT2E__DISABLED 0x00 ///< Disable Endpoint 2 OUT interrupts.
           =2 #define OUT1IE_OUT2E__ENABLED  0x04 ///< Enable Endpoint 2 OUT interrupts. 
           =2                                                                            
           =2 #define OUT1IE_OUT3E__BMASK    0x08 ///< OUT Endpoint 3 Interrupt Enable   
           =2 #define OUT1IE_OUT3E__SHIFT    0x03 ///< OUT Endpoint 3 Interrupt Enable   
           =2 #define OUT1IE_OUT3E__DISABLED 0x00 ///< Disable Endpoint 3 OUT interrupts.
           =2 #define OUT1IE_OUT3E__ENABLED  0x08 ///< Enable Endpoint 3 OUT interrupts. 
           =2                                                                            
           =2 //------------------------------------------------------------------------------
           =2 // OUT1INT Enums (USB0 OUT Endpoint Interrupt @ 0x04)
           =2 //------------------------------------------------------------------------------
           =2 #define OUT1INT_OUT1__BMASK   0x02 ///< OUT Endpoint 1 Interrupt Flag     
           =2 #define OUT1INT_OUT1__SHIFT   0x01 ///< OUT Endpoint 1 Interrupt Flag     
           =2 #define OUT1INT_OUT1__NOT_SET 0x00 ///< OUT Endpoint 1 interrupt inactive.
           =2 #define OUT1INT_OUT1__SET     0x02 ///< OUT Endpoint 1 interrupt active.  
           =2                                                                           
           =2 #define OUT1INT_OUT2__BMASK   0x04 ///< OUT Endpoint 2 Interrupt Flag     
           =2 #define OUT1INT_OUT2__SHIFT   0x02 ///< OUT Endpoint 2 Interrupt Flag     
           =2 #define OUT1INT_OUT2__NOT_SET 0x00 ///< OUT Endpoint 2 interrupt inactive.
           =2 #define OUT1INT_OUT2__SET     0x04 ///< OUT Endpoint 2 interrupt active.  
           =2                                                                           
           =2 #define OUT1INT_OUT3__BMASK   0x08 ///< OUT Endpoint 3 Interrupt Flag     
           =2 #define OUT1INT_OUT3__SHIFT   0x03 ///< OUT Endpoint 3 Interrupt Flag     
           =2 #define OUT1INT_OUT3__NOT_SET 0x00 ///< OUT Endpoint 3 interrupt inactive.
           =2 #define OUT1INT_OUT3__SET     0x08 ///< OUT Endpoint 3 interrupt active.  
           =2                                                                           
           =2 //------------------------------------------------------------------------------
           =2 // POWER Enums (USB0 Power @ 0x01)
           =2 //------------------------------------------------------------------------------
           =2 #define POWER_SUSEN__BMASK         0x01 ///< Suspend Detection Enable                          
           =2 #define POWER_SUSEN__SHIFT         0x00 ///< Suspend Detection Enable                          
           =2 #define POWER_SUSEN__DISABLED      0x00 ///< Disable suspend detection. USB0 will ignore       
           =2                                         ///< suspend signaling on the bus.                     
           =2 #define POWER_SUSEN__ENABLED       0x01 ///< Enable suspend detection. USB0 will enter suspend 
           =2                                         ///< mode if it detects suspend signaling on the bus.  
           =2                                                                                                
           =2 #define POWER_SUSMD__BMASK         0x02 ///< Suspend Mode                                      
           =2 #define POWER_SUSMD__SHIFT         0x01 ///< Suspend Mode                                      
           =2 #define POWER_SUSMD__NOT_SUSPENDED 0x00 ///< USB0 not in suspend mode.                         
           =2 #define POWER_SUSMD__SUSPENDED     0x02 ///< USB0 in suspend mode.                             
           =2                                                                                                
           =2 #define POWER_RESUME__BMASK        0x04 ///< Force Resume                                      
           =2 #define POWER_RESUME__SHIFT        0x02 ///< Force Resume                                      
           =2 #define POWER_RESUME__START        0x04 ///< Generate resume signalling to create a remote     
           =2                                         ///< wakeup event.                                     
           =2                                                                                                
           =2 #define POWER_USBRST__BMASK        0x08 ///< Reset Detect                                      
           =2 #define POWER_USBRST__SHIFT        0x03 ///< Reset Detect                                      
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 146 

           =2 #define POWER_USBRST__NOT_SET      0x00 ///< USB reset signalling not detected.                
           =2 #define POWER_USBRST__SET          0x08 ///< USB reset signalling detected.                    
           =2                                                                                                
           =2 #define POWER_USBINH__BMASK        0x10 ///< USB0 Inhibit                                      
           =2 #define POWER_USBINH__SHIFT        0x04 ///< USB0 Inhibit                                      
           =2 #define POWER_USBINH__ENABLED      0x00 ///< USB0 enabled.                                     
           =2 #define POWER_USBINH__DISABLED     0x10 ///< USB0 inhibited. All USB traffic is ignored.       
           =2                                                                                                
           =2 #define POWER_ISOUD__BMASK         0x80 ///< Isochronous Update Mode                           
           =2 #define POWER_ISOUD__SHIFT         0x07 ///< Isochronous Update Mode                           
           =2 #define POWER_ISOUD__IN_TOKEN      0x00 ///< When firmware writes INPRDY = 1, USB0 will send   
           =2                                         ///< the packet when the next IN token is received.    
           =2 #define POWER_ISOUD__SOF_TOKEN     0x80 ///< When firmware writes INPRDY = 1, USB0 will wait   
           =2                                         ///< for a SOF token before sending the packet. If an  
           =2                                         ///< IN token is received before a SOF token, USB0 will
           =2                                         ///< send a zero-length data packet.                   
           =2                                                                                                
           =2 //------------------------------------------------------------------------------
           =2 // USB0ADR Enums (USB0 Indirect Address @ 0x96)
           =2 //------------------------------------------------------------------------------
           =2 #define USB0ADR_USB0ADR__FMASK          0x3F ///< USB0 Indirect Register Address                    
           =2 #define USB0ADR_USB0ADR__SHIFT          0x00 ///< USB0 Indirect Register Address                    
           =2 #define USB0ADR_USB0ADR__FADDR          0x00 ///< Function Address.                                 
           =2 #define USB0ADR_USB0ADR__POWER          0x01 ///< Power Management.                                 
           =2 #define USB0ADR_USB0ADR__IN1INT         0x02 ///< Endpoint 0 and Endpoints 1-3 IN Interrupt Flags.  
           =2 #define USB0ADR_USB0ADR__OUT1INT        0x04 ///< Endpoints 1-3 OUT Interrupt Flags.                
           =2 #define USB0ADR_USB0ADR__CMINT          0x06 ///< Common USB Interrupt Flags.                       
           =2 #define USB0ADR_USB0ADR__IN1IE          0x07 ///< Endpoint 0 and Endpoints 1-3 IN Interrupt Enables.
           =2 #define USB0ADR_USB0ADR__OUT1IE         0x09 ///< Endpoints 1-3 OUT Interrupt Enables.              
           =2 #define USB0ADR_USB0ADR__CMIE           0x0B ///< Common USB Interrupt Enables.                     
           =2 #define USB0ADR_USB0ADR__FRAMEL         0x0C ///< Frame Number Low Byte.                            
           =2 #define USB0ADR_USB0ADR__FRAMEH         0x0D ///< Frame Number High Byte.                           
           =2 #define USB0ADR_USB0ADR__INDEX          0x0E ///< Endpoint Index Selection.                         
           =2 #define USB0ADR_USB0ADR__CLKREC         0x0F ///< Clock Recovery Control.                           
           =2 #define USB0ADR_USB0ADR__E0CSR_EINCSRL  0x11 ///< Endpoint 0 Control / Status, Endpoint IN Control /
           =2                                              ///< Status Low Byte.                                  
           =2 #define USB0ADR_USB0ADR__EINCSRH        0x12 ///< Endpoint IN Control / Status High Byte.           
           =2 #define USB0ADR_USB0ADR__EOUTCSRL       0x14 ///< Endpoint OUT Control / Status Low Byte.           
           =2 #define USB0ADR_USB0ADR__EOUTCSRH       0x15 ///< Endpoint OUT Control / Status High Byte.          
           =2 #define USB0ADR_USB0ADR__E0CNT_EOUTCNTL 0x16 ///< Number of Received Bytes in Endpoint 0 FIFO,      
           =2                                              ///< Endpoint OUT Packet Count Low Byte.               
           =2 #define USB0ADR_USB0ADR__EOUTCNTH       0x17 ///< Endpoint OUT Packet Count High Byte.              
           =2 #define USB0ADR_USB0ADR__EENABLE        0x1E ///< Endpoint Enable.                                  
           =2 #define USB0ADR_USB0ADR__FIFO0          0x20 ///< Endpoint 0 FIFO.                                  
           =2 #define USB0ADR_USB0ADR__FIFO1          0x21 ///< Endpoint 1 FIFO.                                  
           =2 #define USB0ADR_USB0ADR__FIFO2          0x22 ///< Endpoint 2 FIFO.                                  
           =2 #define USB0ADR_USB0ADR__FIFO3          0x23 ///< Endpoint 3 FIFO.                                  
           =2                                                                                                     
           =2 #define USB0ADR_AUTORD__BMASK           0x40 ///< USB0 Register Auto-Read Flag                      
           =2 #define USB0ADR_AUTORD__SHIFT           0x06 ///< USB0 Register Auto-Read Flag                      
           =2 #define USB0ADR_AUTORD__DISABLED        0x00 ///< BUSY must be written manually for each USB0       
           =2                                              ///< indirect register read.                           
           =2 #define USB0ADR_AUTORD__ENABLED         0x40 ///< The next indirect register read will automatically
           =2                                              ///< be initiated when firmware reads USB0DAT (USBADDR 
           =2                                              ///< bits will not be changed).                        
           =2                                                                                                     
           =2 #define USB0ADR_BUSY__BMASK             0x80 ///< USB0 Register Read Busy Flag                      
           =2 #define USB0ADR_BUSY__SHIFT             0x07 ///< USB0 Register Read Busy Flag                      
           =2 #define USB0ADR_BUSY__NOT_SET           0x00 ///< A read is not in progress.                        
           =2 #define USB0ADR_BUSY__SET               0x80 ///< Initiate a read or a read is in progress.         
           =2                                                                                                     
           =2 //------------------------------------------------------------------------------
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 147 

           =2 // USB0DAT Enums (USB0 Data @ 0x97)
           =2 //------------------------------------------------------------------------------
           =2 #define USB0DAT_USB0DAT__FMASK 0xFF ///< USB0 Data
           =2 #define USB0DAT_USB0DAT__SHIFT 0x00 ///< USB0 Data
           =2                                                   
           =2 //------------------------------------------------------------------------------
           =2 // USB0XCN Enums (USB0 Transceiver Control @ 0xD7)
           =2 //------------------------------------------------------------------------------
           =2 #define USB0XCN_Dn__BMASK                0x01 ///< D- Signal Status                                 
           =2 #define USB0XCN_Dn__SHIFT                0x00 ///< D- Signal Status                                 
           =2 #define USB0XCN_Dn__LOW                  0x00 ///< D- signal currently at logic 0.                  
           =2 #define USB0XCN_Dn__HIGH                 0x01 ///< D- signal currently at logic 1.                  
           =2                                                                                                     
           =2 #define USB0XCN_Dp__BMASK                0x02 ///< D+ Signal Status                                 
           =2 #define USB0XCN_Dp__SHIFT                0x01 ///< D+ Signal Status                                 
           =2 #define USB0XCN_Dp__LOW                  0x00 ///< D+ signal currently at logic 0.                  
           =2 #define USB0XCN_Dp__HIGH                 0x02 ///< D+ signal currently at logic 1.                  
           =2                                                                                                     
           =2 #define USB0XCN_DFREC__BMASK             0x04 ///< Differential Receiver                            
           =2 #define USB0XCN_DFREC__SHIFT             0x02 ///< Differential Receiver                            
           =2 #define USB0XCN_DFREC__DIFFERENTIAL_ZERO 0x00 ///< Differential 0 signalling on the bus.            
           =2 #define USB0XCN_DFREC__DIFFERENTIAL_ONE  0x04 ///< Differential 1 signalling on the bus.            
           =2                                                                                                     
           =2 #define USB0XCN_PHYTST__FMASK            0x18 ///< Physical Layer Test                              
           =2 #define USB0XCN_PHYTST__SHIFT            0x03 ///< Physical Layer Test                              
           =2 #define USB0XCN_PHYTST__MODE0            0x00 ///< Mode 0: Normal (non-test mode) (D+ = X, D- = X). 
           =2 #define USB0XCN_PHYTST__MODE1            0x08 ///< Mode 1: Differential 1 forced (D+ = 1, D- = 0).  
           =2 #define USB0XCN_PHYTST__MODE2            0x10 ///< Mode 2: Differential 0 forced (D+ = 0, D- = 1).  
           =2 #define USB0XCN_PHYTST__MODE3            0x18 ///< Mode 3: Single-Ended 0 forced (D+ = 0, D- = 0).  
           =2                                                                                                     
           =2 #define USB0XCN_SPEED__BMASK             0x20 ///< USB0 Speed Select                                
           =2 #define USB0XCN_SPEED__SHIFT             0x05 ///< USB0 Speed Select                                
           =2 #define USB0XCN_SPEED__LOW_SPEED         0x00 ///< USB0 operates as a Low Speed device. If enabled, 
           =2                                               ///< the internal pull-up resistor appears on the D-  
           =2                                               ///< line.                                            
           =2 #define USB0XCN_SPEED__FULL_SPEED        0x20 ///< USB0 operates as a Full Speed device. If enabled,
           =2                                               ///< the internal pull-up resistor appears on the D+  
           =2                                               ///< line.                                            
           =2                                                                                                     
           =2 #define USB0XCN_PHYEN__BMASK             0x40 ///< Physical Layer Enable                            
           =2 #define USB0XCN_PHYEN__SHIFT             0x06 ///< Physical Layer Enable                            
           =2 #define USB0XCN_PHYEN__DISABLED          0x00 ///< Disable the USB0 physical layer transceiver      
           =2                                               ///< (suspend).                                       
           =2 #define USB0XCN_PHYEN__ENABLED           0x40 ///< Enable the USB0 physical layer transceiver       
           =2                                               ///< (normal).                                        
           =2                                                                                                     
           =2 #define USB0XCN_PREN__BMASK              0x80 ///< Internal Pull-up Resistor Enable                 
           =2 #define USB0XCN_PREN__SHIFT              0x07 ///< Internal Pull-up Resistor Enable                 
           =2 #define USB0XCN_PREN__PULL_UP_DISABLED   0x00 ///< Internal pull-up resistor disabled (device       
           =2                                               ///< effectively detached from USB network).          
           =2 #define USB0XCN_PREN__PULL_UP_ENABLED    0x80 ///< Internal pull-up resistor enabled when VBUS is   
           =2                                               ///< present (device attached to the USB network).    
           =2                                                                                                     
           =2 //------------------------------------------------------------------------------
           =2 // VDM0CN Enums (Supply Monitor Control @ 0xFF)
           =2 //------------------------------------------------------------------------------
           =2 #define VDM0CN_VDDSTAT__BMASK  0x40 ///< Supply Status                                   
           =2 #define VDM0CN_VDDSTAT__SHIFT  0x06 ///< Supply Status                                   
           =2 #define VDM0CN_VDDSTAT__BELOW  0x00 ///< VDD is at or below the supply monitor threshold.
           =2 #define VDM0CN_VDDSTAT__ABOVE  0x40 ///< VDD is above the supply monitor threshold.      
           =2                                                                                          
           =2 #define VDM0CN_VDMEN__BMASK    0x80 ///< Supply Monitor Enable                           
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 148 

           =2 #define VDM0CN_VDMEN__SHIFT    0x07 ///< Supply Monitor Enable                           
           =2 #define VDM0CN_VDMEN__DISABLED 0x00 ///< Supply Monitor Disabled.                        
           =2 #define VDM0CN_VDMEN__ENABLED  0x80 ///< Supply Monitor Enabled.                         
           =2                                                                                          
           =2 //------------------------------------------------------------------------------
           =2 // REF0CN Enums (Voltage Reference Control @ 0xD1)
           =2 //------------------------------------------------------------------------------
           =2 #define REF0CN_REFBE__BMASK    0x01 ///< Internal Reference Buffer Enable                  
           =2 #define REF0CN_REFBE__SHIFT    0x00 ///< Internal Reference Buffer Enable                  
           =2 #define REF0CN_REFBE__DISABLED 0x00 ///< Disable the internal reference buffer.            
           =2 #define REF0CN_REFBE__ENABLED  0x01 ///< Enable the internal reference buffer. The internal
           =2                                     ///< voltage reference is driven on the VREF pin.      
           =2                                                                                            
           =2 #define REF0CN_TEMPE__BMASK    0x04 ///< Temperature Sensor Enable                         
           =2 #define REF0CN_TEMPE__SHIFT    0x02 ///< Temperature Sensor Enable                         
           =2 #define REF0CN_TEMPE__DISABLED 0x00 ///< Disable the internal Temperature Sensor.          
           =2 #define REF0CN_TEMPE__ENABLED  0x04 ///< Enable the internal Temperature Sensor.           
           =2                                                                                            
           =2 #define REF0CN_REFSL__BMASK    0x08 ///< Voltage Reference Select                          
           =2 #define REF0CN_REFSL__SHIFT    0x03 ///< Voltage Reference Select                          
           =2 #define REF0CN_REFSL__VREF     0x00 ///< Use the VREF pin as the voltage reference.        
           =2 #define REF0CN_REFSL__VDD      0x08 ///< Use VDD as the voltage reference.                 
           =2                                                                                            
           =2 #define REF0CN_REGOVR__BMASK   0x10 ///< Regulator Reference Override                      
           =2 #define REF0CN_REGOVR__SHIFT   0x04 ///< Regulator Reference Override                      
           =2 #define REF0CN_REGOVR__REFSL   0x00 ///< The REFSL bit selects the voltage reference       
           =2                                     ///< source.                                           
           =2 #define REF0CN_REGOVR__VREG    0x10 ///< Use the output of the internal regulator as the   
           =2                                     ///< voltage reference source.                         
           =2                                                                                            
           =2 #define REF0CN_REFBGS__BMASK   0x80 ///< Reference Buffer Gain Select                      
           =2 #define REF0CN_REFBGS__SHIFT   0x07 ///< Reference Buffer Gain Select                      
           =2 #define REF0CN_REFBGS__GAIN_2  0x00 ///< The on-chip voltage reference buffer gain is 2.   
           =2 #define REF0CN_REFBGS__GAIN_1  0x80 ///< The on-chip voltage reference buffer gain is 1.   
           =2                                                                                            
           =2 //------------------------------------------------------------------------------
           =2 // REG01CN Enums (Voltage Regulator Control @ 0xC9)
           =2 //------------------------------------------------------------------------------
           =2 #define REG01CN_REG1MD__BMASK     0x02 ///< VREG1 Voltage Regulator Mode                     
           =2 #define REG01CN_REG1MD__SHIFT     0x01 ///< VREG1 Voltage Regulator Mode                     
           =2 #define REG01CN_REG1MD__NORMAL    0x00 ///< VREG1 Voltage Regulator in normal mode.          
           =2 #define REG01CN_REG1MD__LOW_POWER 0x02 ///< VREG1 Voltage Regulator in low power mode.       
           =2                                                                                              
           =2 #define REG01CN_STOPCF__BMASK     0x08 ///< VREG1 Stop and Shutdown Mode Configuration       
           =2 #define REG01CN_STOPCF__SHIFT     0x03 ///< VREG1 Stop and Shutdown Mode Configuration       
           =2 #define REG01CN_STOPCF__ACTIVE    0x00 ///< VREG1 Regulator is still active in stop mode. Any
           =2                                        ///< enabled reset source will reset the device.      
           =2 #define REG01CN_STOPCF__SHUTDOWN  0x08 ///< VREG1 Regulator is shut down in stop mode (device
           =2                                        ///< enters Shutdown mode). Only the RSTb pin or power
           =2                                        ///< cycle can reset the device.                      
           =2                                                                                              
           =2 #define REG01CN_REG0MD__BMASK     0x10 ///< VREG0 Voltage Regulator Mode                     
           =2 #define REG01CN_REG0MD__SHIFT     0x04 ///< VREG0 Voltage Regulator Mode                     
           =2 #define REG01CN_REG0MD__NORMAL    0x00 ///< VREG0 Voltage Regulator in normal mode.          
           =2 #define REG01CN_REG0MD__LOW_POWER 0x10 ///< VREG0 Voltage Regulator in low power mode.       
           =2                                                                                              
           =2 #define REG01CN_VBSTAT__BMASK     0x40 ///< VBUS Signal Status                               
           =2 #define REG01CN_VBSTAT__SHIFT     0x06 ///< VBUS Signal Status                               
           =2 #define REG01CN_VBSTAT__NOT_SET   0x00 ///< VBUS signal currently absent (device not attached
           =2                                        ///< to USB network).                                 
           =2 #define REG01CN_VBSTAT__SET       0x40 ///< VBUS signal currently present (device attached to
           =2                                        ///< USB network).                                    
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 149 

           =2                                                                                              
           =2 #define REG01CN_REG0DIS__BMASK    0x80 ///< Voltage Regulator (REG0) Disable                 
           =2 #define REG01CN_REG0DIS__SHIFT    0x07 ///< Voltage Regulator (REG0) Disable                 
           =2 #define REG01CN_REG0DIS__ENABLED  0x00 ///< Enable the VREG0 Voltage Regulator.              
           =2 #define REG01CN_REG0DIS__DISABLED 0x80 ///< Disable the VREG0 Voltage Regulator.             
           =2                                                                                              
           =2 //------------------------------------------------------------------------------
           =2 // EMI0CF Enums (External Memory Configuration @ 0x85)
           =2 //------------------------------------------------------------------------------
           =2 #define EMI0CF_EALE__FMASK                    0x03 ///< ALE Pulse-Width Select                            
           =2 #define EMI0CF_EALE__SHIFT                    0x00 ///< ALE Pulse-Width Select                            
           =2 #define EMI0CF_EALE__1_CLOCK                  0x00 ///< ALE high and ALE low pulse width = 1 SYSCLK cycle.
           =2 #define EMI0CF_EALE__2_CLOCKS                 0x01 ///< ALE high and ALE low pulse width = 2 SYSCLK       
           =2                                                    ///< cycles.                                           
           =2 #define EMI0CF_EALE__3_CLOCKS                 0x02 ///< ALE high and ALE low pulse width = 3 SYSCLK       
           =2                                                    ///< cycles.                                           
           =2 #define EMI0CF_EALE__4_CLOCKS                 0x03 ///< ALE high and ALE low pulse width = 4 SYSCLK       
           =2                                                    ///< cycles.                                           
           =2                                                                                                           
           =2 #define EMI0CF_EMD__FMASK                     0x0C ///< EMIF Operating Mode Select                        
           =2 #define EMI0CF_EMD__SHIFT                     0x02 ///< EMIF Operating Mode Select                        
           =2 #define EMI0CF_EMD__INTERNAL_ONLY             0x00 ///< Internal Only: MOVX accesses on-chip XRAM only.   
           =2                                                    ///< All effective addresses alias to on-chip memory   
           =2                                                    ///< space.                                            
           =2 #define EMI0CF_EMD__SPLIT_WITHOUT_BANK_SELECT 0x04 ///< Split Mode without Bank Select: Accesses below the
           =2                                                    ///< internal XRAM boundary are directed on-chip.      
           =2                                                    ///< Accesses above the internal XRAM boundary are     
           =2                                                    ///< directed off-chip. 8-bit off-chip MOVX operations 
           =2                                                    ///< use the current contents of the Address high port 
           =2                                                    ///< latches to resolve the upper address byte. To     
           =2                                                    ///< access off chip space, EMI0CN must be set to a    
           =2                                                    ///< page that is not contained in the on-chip address 
           =2                                                    ///< space.                                            
           =2 #define EMI0CF_EMD__SPLIT_WITH_BANK_SELECT    0x08 ///< Split Mode with Bank Select: Accesses below the   
           =2                                                    ///< internal XRAM boundary are directed on-chip.      
           =2                                                    ///< Accesses above the internal XRAM boundary are     
           =2                                                    ///< directed off-chip. 8-bit off-chip MOVX operations 
           =2                                                    ///< uses the contents of EMI0CN to determine the high-
           =2                                                    ///< byte of the address.                              
           =2 #define EMI0CF_EMD__EXTERNAL_ONLY             0x0C ///< External Only: MOVX accesses off-chip XRAM only.  
           =2                                                    ///< On-chip XRAM is not visible to the core.          
           =2                                                                                                           
           =2 #define EMI0CF_MUXMD__BMASK                   0x10 ///< EMIF Multiplex Mode Select                        
           =2 #define EMI0CF_MUXMD__SHIFT                   0x04 ///< EMIF Multiplex Mode Select                        
           =2 #define EMI0CF_MUXMD__MULTIPLEXED             0x00 ///< EMIF operates in multiplexed address/data mode.   
           =2 #define EMI0CF_MUXMD__NON_MULTIPLEXED         0x10 ///< EMIF operates in non-multiplexed mode (separate   
           =2                                                    ///< address and data pins).                           
           =2                                                                                                           
           =2 #define EMI0CF_USBFAE__BMASK                  0x40 ///< USB FIFO Access Enable                            
           =2 #define EMI0CF_USBFAE__SHIFT                  0x06 ///< USB FIFO Access Enable                            
           =2 #define EMI0CF_USBFAE__FIFO_ACCESS_DISABLED   0x00 ///< USB FIFO RAM not available through MOVX           
           =2                                                    ///< instructions.                                     
           =2 #define EMI0CF_USBFAE__FIFO_ACCESS_ENABLED    0x40 ///< USB FIFO RAM available using MOVX instructions.   
           =2                                                    ///< The 1 KB of USB RAM will be mapped in XRAM space  
           =2                                                    ///< at addresses 0x0400 to 0x07FF. The USB clock must 
           =2                                                    ///< be active and greater than or equal to twice the  
           =2                                                    ///< SYSCLK (USBCLK > 2 x SYSCLK) to access this area  
           =2                                                    ///< with MOVX instructions.                           
           =2                                                                                                           
           =2 //------------------------------------------------------------------------------
           =2 // EMI0CN Enums (External Memory Interface Control @ 0xAA)
           =2 //------------------------------------------------------------------------------
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 150 

           =2 #define EMI0CN_PGSEL__FMASK 0xFF ///< XRAM Page Select
           =2 #define EMI0CN_PGSEL__SHIFT 0x00 ///< XRAM Page Select
           =2                                                       
           =2 //------------------------------------------------------------------------------
           =2 // EMI0TC Enums (External Memory Timing Control @ 0x84)
           =2 //------------------------------------------------------------------------------
           =2 #define EMI0TC_AHOLD__FMASK      0x03 ///< EMIF Address Hold Time                      
           =2 #define EMI0TC_AHOLD__SHIFT      0x00 ///< EMIF Address Hold Time                      
           =2 #define EMI0TC_AHOLD__0_CLOCKS   0x00 ///< Address hold time = 0 SYSCLK cycles.        
           =2 #define EMI0TC_AHOLD__1_CLOCK    0x01 ///< Address hold time = 1 SYSCLK cycle.         
           =2 #define EMI0TC_AHOLD__2_CLOCKS   0x02 ///< Address hold time = 2 SYSCLK cycles.        
           =2 #define EMI0TC_AHOLD__3_CLOCKS   0x03 ///< Address hold time = 3 SYSCLK cycles.        
           =2                                                                                        
           =2 #define EMI0TC_PWIDTH__FMASK     0x3C ///< EMIF /WR and /RD Pulse-Width Control        
           =2 #define EMI0TC_PWIDTH__SHIFT     0x02 ///< EMIF /WR and /RD Pulse-Width Control        
           =2 #define EMI0TC_PWIDTH__1_CLOCK   0x00 ///< /WR and /RD pulse width is 1 SYSCLK cycle.  
           =2 #define EMI0TC_PWIDTH__2_CLOCKS  0x04 ///< /WR and /RD pulse width is 2 SYSCLK cycles. 
           =2 #define EMI0TC_PWIDTH__3_CLOCKS  0x08 ///< /WR and /RD pulse width is 3 SYSCLK cycles. 
           =2 #define EMI0TC_PWIDTH__4_CLOCKS  0x0C ///< /WR and /RD pulse width is 4 SYSCLK cycles. 
           =2 #define EMI0TC_PWIDTH__5_CLOCKS  0x10 ///< /WR and /RD pulse width is 5 SYSCLK cycles. 
           =2 #define EMI0TC_PWIDTH__6_CLOCKS  0x14 ///< /WR and /RD pulse width is 6 SYSCLK cycles. 
           =2 #define EMI0TC_PWIDTH__7_CLOCKS  0x18 ///< /WR and /RD pulse width is 7 SYSCLK cycles. 
           =2 #define EMI0TC_PWIDTH__8_CLOCKS  0x1C ///< /WR and /RD pulse width is 8 SYSCLK cycles. 
           =2 #define EMI0TC_PWIDTH__9_CLOCKS  0x20 ///< /WR and /RD pulse width is 9 SYSCLK cycles. 
           =2 #define EMI0TC_PWIDTH__10_CLOCKS 0x24 ///< /WR and /RD pulse width is 10 SYSCLK cycles.
           =2 #define EMI0TC_PWIDTH__11_CLOCKS 0x28 ///< /WR and /RD pulse width is 11 SYSCLK cycles.
           =2 #define EMI0TC_PWIDTH__12_CLOCKS 0x2C ///< /WR and /RD pulse width is 12 SYSCLK cycles.
           =2 #define EMI0TC_PWIDTH__13_CLOCKS 0x30 ///< /WR and /RD pulse width is 13 SYSCLK cycles.
           =2 #define EMI0TC_PWIDTH__14_CLOCKS 0x34 ///< /WR and /RD pulse width is 14 SYSCLK cycles.
           =2 #define EMI0TC_PWIDTH__15_CLOCKS 0x38 ///< /WR and /RD pulse width is 15 SYSCLK cycles.
           =2 #define EMI0TC_PWIDTH__16_CLOCKS 0x3C ///< /WR and /RD pulse width is 16 SYSCLK cycles.
           =2                                                                                        
           =2 #define EMI0TC_ASETUP__FMASK     0xC0 ///< EMIF Address Setup Time                     
           =2 #define EMI0TC_ASETUP__SHIFT     0x06 ///< EMIF Address Setup Time                     
           =2 #define EMI0TC_ASETUP__0_CLOCKS  0x00 ///< Address setup time = 0 SYSCLK cycles.       
           =2 #define EMI0TC_ASETUP__1_CLOCK   0x40 ///< Address setup time = 1 SYSCLK cycle.        
           =2 #define EMI0TC_ASETUP__2_CLOCKS  0x80 ///< Address setup time = 2 SYSCLK cycles.       
           =2 #define EMI0TC_ASETUP__3_CLOCKS  0xC0 ///< Address setup time = 3 SYSCLK cycles.       
           =2                                                                                        
           =2 #endif // SI_EFM8UB2_REGISTER_ENUMS_H
3987      =2  //-eof--------------------------------------------------------------------------
3988      =2  
   6      =1  
   7      =1  #include "ReMap.h"
   1      =2  #ifndef __BSPREMAP_H
   2      =2  #define __BSPREMAP_H
   3      =2  
   4      =2  #include "TypeDef.h"
   1      =3  #ifndef __TYPEDEF_H
           =3 #define __TYPEDEF_H
           =3 
           =3 #include "Stdint.h"
           =3 #include "SI_EFM8UB2_Register_Enums.h"        // SFR declarations
           =3 
           =3 #include <limits.h>
           =3 
           =3 #define ENABLE   1
           =3 #define DISABLE  0
           =3 
           =3 #define SINT8_MAX         (+127)              /* Max "signed"    "char" value */
           =3 #define SINT8_MIN         (-128)              /* Min "signed"    "char" value */
           =3 
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 151 

           =3 #define SINT16_MAX        (+32767)            /* Max ("signed")   "int" value */
           =3 #define SINT16_MIN        (-32767-1)          /* Min ("signed")   "int" value */
           =3 
           =3 #define SINT32_MAX        (+2147483647)       /* Max ("signed")  "long" value */
           =3 #define SINT32_MIN        (-2147483647L-1L)   /* Min ("signed")  "long" value */
           =3 
           =3 #define UINT8_MAX         (0xFF)              /* Max "unsigned"  "char" value */
           =3 #define UINT16_MAX        (0xFFFF)            /* Max "unsigned"   "int" value */
           =3 #define Uint32_MAX        (0xFFFFFFFF)        /* Max "unsigned"  "long" value */
           =3 
           =3 #define bool_t   bit
           =3 
           =3 #define sRom    code
           =3 #define sRam    
           =3 
           =3 #define cRam    data     
           =3 #define iRam    
           =3 #define bRam    
           =3 #define pRam    
           =3 #define xRam    
           =3 
           =3 typedef         signed char   sChar;
           =3 typedef       unsigned char   uChar;
           =3 typedef         signed char   sChar_t;
           =3 typedef       unsigned char   uChar_t;
           =3 
           =3 typedef         signed char*  sString;
           =3 typedef       unsigned char*  uString;
           =3 typedef         signed char*  sString_t;
           =3 typedef       unsigned char*  uString_t;
           =3 
           =3 typedef         signed char*  STR;
           =3 typedef const   signed char*  CSTR;
           =3 
           =3 typedef         signed char*  AscString;
           =3 typedef const   signed char*  CAscString;
           =3 
           =3 
           =3 
           =3 
           =3 #endif
   5      =2  
   6      =2  // LCD_PIN
   7      =2  SI_SBIT (LCD_RS,      SFR_P0, 2);
   8      =2  SI_SBIT (LCD_RST,     SFR_P1, 3);
   9      =2  
  10      =2  SI_SBIT (LCD_CS,      SFR_P0, 6);
  11      =2  SI_SBIT (LCD_SCK,     SFR_P0, 3);
  12      =2  SI_SBIT (LCD_SDA,     SFR_P0, 5);
  13      =2  
  14      =2  // BTN_PIN
  15      =2  SI_SBIT (BtnEntGpio,  SFR_P0, 0);
  16      =2  SI_SBIT (BtnExtGpio,  SFR_P0, 1);
  17      =2  
  18      =2  SI_SBIT (BtnUpGpio,   SFR_P1, 4);
  19      =2  SI_SBIT (BtnDwGpio,   SFR_P1, 5);
  20      =2  
  21      =2  SI_SBIT (RC_OUT,      SFR_P0, 4);         // 
  22      =2  
  23      =2  #endif
  24      =2  
   8      =1  #include "AppDef.h"
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 152 

   1      =2  #ifndef __APPDEF_H
   2      =2  #define __APPDEF_H
   3      =2  
   4      =2  #include "TypeDef.h"
   1      =3  #ifndef __TYPEDEF_H
           =3 #define __TYPEDEF_H
           =3 
           =3 #include "Stdint.h"
           =3 #include "SI_EFM8UB2_Register_Enums.h"        // SFR declarations
           =3 
           =3 #include <limits.h>
           =3 
           =3 #define ENABLE   1
           =3 #define DISABLE  0
           =3 
           =3 #define SINT8_MAX         (+127)              /* Max "signed"    "char" value */
           =3 #define SINT8_MIN         (-128)              /* Min "signed"    "char" value */
           =3 
           =3 #define SINT16_MAX        (+32767)            /* Max ("signed")   "int" value */
           =3 #define SINT16_MIN        (-32767-1)          /* Min ("signed")   "int" value */
           =3 
           =3 #define SINT32_MAX        (+2147483647)       /* Max ("signed")  "long" value */
           =3 #define SINT32_MIN        (-2147483647L-1L)   /* Min ("signed")  "long" value */
           =3 
           =3 #define UINT8_MAX         (0xFF)              /* Max "unsigned"  "char" value */
           =3 #define UINT16_MAX        (0xFFFF)            /* Max "unsigned"   "int" value */
           =3 #define Uint32_MAX        (0xFFFFFFFF)        /* Max "unsigned"  "long" value */
           =3 
           =3 #define bool_t   bit
           =3 
           =3 #define sRom    code
           =3 #define sRam    
           =3 
           =3 #define cRam    data     
           =3 #define iRam    
           =3 #define bRam    
           =3 #define pRam    
           =3 #define xRam    
           =3 
           =3 typedef         signed char   sChar;
           =3 typedef       unsigned char   uChar;
           =3 typedef         signed char   sChar_t;
           =3 typedef       unsigned char   uChar_t;
           =3 
           =3 typedef         signed char*  sString;
           =3 typedef       unsigned char*  uString;
           =3 typedef         signed char*  sString_t;
           =3 typedef       unsigned char*  uString_t;
           =3 
           =3 typedef         signed char*  STR;
           =3 typedef const   signed char*  CSTR;
           =3 
           =3 typedef         signed char*  AscString;
           =3 typedef const   signed char*  CAscString;
           =3 
           =3 
           =3 
           =3 
           =3 #endif
   5      =2  
   6      =2  typedef enum{
   7      =2    LNG_CHS = 0x00,
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 153 

   8      =2    LNG_ENG = 0x01,
   9      =2  }LngDef, LngTypeDef;
  10      =2  
  11      =2  typedef struct{   
  12      =2    int16_t Mark;                               
  13      =2    
  14      =2    int16_t Version;                            // 
  15      =2                       
  16      =2    int16_t LightSw;                            // 
  17      =2    int16_t LightTim;                           // 
  18      =2    int16_t Contrast;                           // 
  19      =2   
  20      =2    int16_t Language;                           // 
  21      =2  }TxSysDef, TxSysTypeDef;
  22      =2  
  23      =2  
  24      =2  #endif
   9      =1  #include "InitDevice.h"
   1      =2  //=========================================================
   2      =2  // inc/InitDevice.h: generated by Hardware Configurator
   3      =2  //
   4      =2  // This file will be regenerated when saving a document.
   5      =2  // leave the sections inside the "$[...]" comment tags alone
   6      =2  // or they will be overwritten!
   7      =2  //=========================================================
   8      =2  #ifndef __INIT_DEVICE_H__
   9      =2  #define __INIT_DEVICE_H__
  10      =2  
  11      =2  // USER CONSTANTS
  12      =2  // USER PROTOTYPES
  13      =2  
  14      =2  // $[Mode Transition Prototypes]
  15      =2  extern void enter_DefaultMode_from_RESET(void);
  16      =2  // [Mode Transition Prototypes]$
  17      =2  
  18      =2  // $[Config(Per-Module Mode)Transition Prototypes]
  19      =2  extern void PCA_0_enter_DefaultMode_from_RESET(void);
  20      =2  extern void PCACH_0_enter_DefaultMode_from_RESET(void);
  21      =2  extern void PCACH_4_enter_DefaultMode_from_RESET(void);
  22      =2  extern void PORTS_0_enter_DefaultMode_from_RESET(void);
  23      =2  extern void PORTS_1_enter_DefaultMode_from_RESET(void);
  24      =2  extern void PORTS_2_enter_DefaultMode_from_RESET(void);
  25      =2  extern void PBCFG_0_enter_DefaultMode_from_RESET(void);
  26      =2  extern void ADC_0_enter_DefaultMode_from_RESET(void);
  27      =2  extern void HFOSC_0_enter_DefaultMode_from_RESET(void);
  28      =2  extern void CLOCK_0_enter_DefaultMode_from_RESET(void);
  29      =2  extern void TIMER01_0_enter_DefaultMode_from_RESET(void);
  30      =2  extern void TIMER16_2_enter_DefaultMode_from_RESET(void);
  31      =2  extern void TIMER16_3_enter_DefaultMode_from_RESET(void);
  32      =2  extern void TIMER_SETUP_0_enter_DefaultMode_from_RESET(void);
  33      =2  extern void UARTE_1_enter_DefaultMode_from_RESET(void);
  34      =2  extern void EXTINT_0_enter_DefaultMode_from_RESET(void);
  35      =2  extern void INTERRUPT_0_enter_DefaultMode_from_RESET(void);
  36      =2  // [Config(Per-Module Mode)Transition Prototypes]$
  37      =2  
  38      =2  
  39      =2  #endif
  40      =2  
  10      =1  
  11      =1  #include "InputBtn.h"
   1      =2  #ifndef __INPUTBTN_H
   2      =2  #define __INPUTBTN_H
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 154 

   3      =2  
   4      =2  #include "Global.h"
           =1 #include "Page.h"
           =1 
           =1 #include "Esc.h"
           =1 #include "Battery.h"
           =1 #include "Stablizer.h"
           =1 #include "Sterring.h"
           =1 // Bug,,,
           =1 #define TickTimeInt(x)            TCON_IT1 = x
           =1 
           =1 #define BTN_CNT_TRIG              100
           =1 #define BTN_CNT_FREQ              10
           =1 
           =1 #define ESC_1TH_HANDLE_MSAK       0x02
           =1 #define ESC_2TH_HANDLE_MSAK      0x04
           =1 #define ESC_3TH_HANDLE_MSAK       0x20
           =1 #define LIPOCELLS_HANDLE_MSAK     0x08
           =1 #define STABLIZER_HANDLE_MSAK     0x10
           =1 #define STERRING_HANDLE_MSAK      0x20
           =1 
           =1 #define ESC_MODULE                0x04
           =1 #define LIPOCELLS_MODULE          0x02
           =1 #define STABLIZER_MODULE          0x01
           =1 #define STERRING_MODULE           0x08
           =1 
           =1 #define TX_CMD              0x8D  // 
           =1 #define TX_ACK_CMD          0xFF  //   
           =1 #define TX_CMD_SIZE         0x01  // 
           =1       
           =1 #define RX_CMD              0xD8  //  
           =1 #define RX_ACK_CMD          0xCC  // 
           =1 #define RX_CMD_SIZE         0x01  // 
           =1 
           =1 #define TX_DATA_SIZE        0x0A
           =1 #define RX_DATA_SIZE        0x0A
           =1 #define TX_BUFFER_SIZE      (TX_DATA_SIZE + 0x03)
           =1 #define RX_BUFFER_SIZE      (RX_DATA_SIZE + 0x03)
           =1 
           =1 #define STABLIZER_SIZE      18
           =1 
           =1 #define IDX_BUILD           17    //  []
           =1 
           =1 #define IDX_SW              13    //  []  
           =1 #define IDX_SW_P1           9     //  0 []
           =1 #define IDX_SW_P2           10    //  1 []
           =1 #define IDX_SW_P3           11    //  2 []  
           =1 
           =1 #define IDX_YAW_DIR         14    //  []  
           =1 #define IDX_YAW_ANGLE       3     //  []
           =1 #define IDX_YAW_RATE        6     //  []
           =1 
           =1 #define IDX_ROLL_DIR        15    //  []
           =1 #define IDX_ROLL_ANGLE      1     //  []
           =1 #define IDX_ROLL_RATE       4     //  []
           =1 
           =1 #define IDX_PITCH_DIR       16    //  []
           =1 #define IDX_PITCH_RATE      5     //  []
           =1 #define IDX_PITCH_ANGLE     2     //  []
           =1 
           =1 #define IDX_ROLL_OFFSET     7     //  []
           =1 #define IDX_PITCH_OFFSET    8     //  []
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 155 

           =1 
           =1 #define IDX_MOUNT_DIR       0     //  []
           =1 #define IDX_WING_TYPE       12    //  []  
           =1  
           =1 #define ESC_PARAM_SIZE      24    
           =1 
           =1 extern uint16_t cRam TickCnt1ms;
           =1 extern uint16_t bRam SysTaskHandle;
           =1 extern uint16_t bRam SysModuleEnable;
           =1 
           =1 extern TxSysDef xRam TxSys;
           =1 
           =1 extern uint8_t AdcCovOkFlag;
           =1 extern uint8_t AdcCovEnTrigger;
           =1 extern uint16_t xRam BatVoltage[9];          //   [9] 
           =1 
           =1 extern uint8_t bRam PgmStatus;
           =1 extern int16_t xRam EscParam[ESC_PARAM_SIZE];
           =1 extern int16_t xRam EscTxParam[ESC_PARAM_SIZE];
           =1 
           =1 extern uint8_t xRam RxTxStatue;
           =1 extern int16_t xRam StabilizerParam[STABLIZER_SIZE];
           =1 
           =1 extern void EscDatInit(void);
           =1 extern uint8_t EscDatCharge(int16_t *pDat, uint8_t DatSize);
           =1 
           =1 extern void SysDatInit(void);
           =1 extern void DelayMs(uint16_t mTim); 
           =1 
           =1 #endif
   4      =2  #ifndef __INPUTBTN_H
   4      =2  #define __INPUTBTN_H
   4      =2  
   4      =2  #include "Global.h"
   5      =2  #include "InputBtnBsp.h"
   1      =3  #ifndef __INPUTBTNBSP_H
   2      =3  #define __INPUTBTNBSP_H
   3      =3  
   4      =3  #include "ReMap.h"
   1      =4  #ifndef __BSPREMAP_H
           =4 #define __BSPREMAP_H
           =4 
           =4 #include "TypeDef.h"
           =4 
           =4 // LCD_PIN
           =4 SI_SBIT (LCD_RS,      SFR_P0, 2);
           =4 SI_SBIT (LCD_RST,     SFR_P1, 3);
           =4 
           =4 SI_SBIT (LCD_CS,      SFR_P0, 6);
           =4 SI_SBIT (LCD_SCK,     SFR_P0, 3);
           =4 SI_SBIT (LCD_SDA,     SFR_P0, 5);
           =4 
           =4 // BTN_PIN
           =4 SI_SBIT (BtnEntGpio,  SFR_P0, 0);
           =4 SI_SBIT (BtnExtGpio,  SFR_P0, 1);
           =4 
           =4 SI_SBIT (BtnUpGpio,   SFR_P1, 4);
           =4 SI_SBIT (BtnDwGpio,   SFR_P1, 5);
           =4 
           =4 SI_SBIT (RC_OUT,      SFR_P0, 4);         // 
           =4 
           =4 #endif
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 156 

  24      =4  
   5      =3  
   6      =3  //**************************************************************************************************
   7      =3  #define IDX_BTN_UP            ((uint8_t)(0x01))
   8      =3  #define IDX_BTN_DW            ((uint8_t)(0x02)) 
   9      =3  #define IDX_BTN_ENT           ((uint8_t)(0x04))
  10      =3  #define IDX_BTN_EXT           ((uint8_t)(0x08))
  11      =3  //**************************************************************************************************
  12      =3  extern uint8_t BtnGetState(uint8_t IdxBtn);
  13      =3  
  14      =3  #endif
   6      =2  //**************************************************************************************************
   7      =2  #define BTN_UP                ((uint8_t)(0x01))
   8      =2  #define BTN_DW                ((uint8_t)(0x02))
   9      =2  #define BTN_ENT               ((uint8_t)(0x04))
  10      =2  #define BTN_EXT               ((uint8_t)(0x08))
  11      =2  #define BTN_MASK              ((uint8_t)(BTN_ENT|BTN_EXT|BTN_UP|BTN_DW))
  12      =2  //**************************************************************************************************
  13      =2  extern void BtnDatInit(void);
  14      =2  //**************************************************************************************************
  15      =2  extern void BtnScanHandle(void);
  16      =2  //**************************************************************************************************
  17      =2  extern void BtnFlush(void);
  18      =2  extern void BtnStopCnt(void);
  19      =2  extern void BtnClearDown(uint8_t BtnMask);
  20      =2  extern uint8_t BtnTstStat(uint8_t BtnMask);
  21      =2  extern uint8_t BtnTstDown(uint8_t BtnMask);
  22      =2  extern uint8_t BtnTstHold(uint8_t BtnMask);
  23      =2  
  24      =2  #endif
   1      =2  #ifndef __PAGE_H
   2      =2  #define __PAGE_H
   3      =2  
   4      =2  #include "Global.h"
   4      =2  #ifndef __PAGE_H
   4      =2  #define __PAGE_H
   4      =2  
   4      =2  #include "Global.h"
   5      =2  #include "LcdDraw.h"
   1      =3  #ifndef __LCDDRAW_H
   2      =3  #define __LCDDRAW_H
   3      =3  
   4      =3  #include "LcdBase.h"
   1      =4  #ifndef __LCDBASE_H
   2      =4  #define __LCDBASE_H
   3      =4  /**
   4      =4    **************************************************************************************************
   5      =4    * File    Name  :
   6      =4    * Creat   Time  :
   7      =4    * Revise  Time  :
   8      =4    * Creat   Author:
   9      =4    * Revise  Author:
  10      =4    * Describe      :
  11      =4  **/
  12      =4  #include "ReMap.h"
   1      =5  #ifndef __BSPREMAP_H
           =5 #define __BSPREMAP_H
           =5 
           =5 #include "TypeDef.h"
           =5 
           =5 // LCD_PIN
           =5 SI_SBIT (LCD_RS,      SFR_P0, 2);
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 157 

           =5 SI_SBIT (LCD_RST,     SFR_P1, 3);
           =5 
           =5 SI_SBIT (LCD_CS,      SFR_P0, 6);
           =5 SI_SBIT (LCD_SCK,     SFR_P0, 3);
           =5 SI_SBIT (LCD_SDA,     SFR_P0, 5);
           =5 
           =5 // BTN_PIN
           =5 SI_SBIT (BtnEntGpio,  SFR_P0, 0);
           =5 SI_SBIT (BtnExtGpio,  SFR_P0, 1);
           =5 
           =5 SI_SBIT (BtnUpGpio,   SFR_P1, 4);
           =5 SI_SBIT (BtnDwGpio,   SFR_P1, 5);
           =5 
           =5 SI_SBIT (RC_OUT,      SFR_P0, 4);         // 
           =5 
           =5 #endif
  24      =5  
  13      =4  #include "Global.h"
  13      =2  #ifndef __LCDBASE_H
  13      =2  #define __LCDBASE_H
  13      =2  /**
  13      =2    **************************************************************************************************
  13      =2    * File    Name  :
  13      =2    * Creat   Time  :
  13      =2    * Revise  Time  :
  13      =2    * Creat   Author:
  13      =2    * Revise  Author:
  13      =2    * Describe      :
  13      =2  **/
  13      =2  #include "ReMap.h"
  13      =2  #include "Global.h"
  14      =2  #include "PageRes.h"
   1      =3  #ifndef __PAGERES_H
   2      =3  #define __PAGERES_H
   3      =3  
   4      =3  #include "TypeDef.h"
   1      =4  #ifndef __TYPEDEF_H
           =4 #define __TYPEDEF_H
           =4 
           =4 #include "Stdint.h"
           =4 #include "SI_EFM8UB2_Register_Enums.h"        // SFR declarations
           =4 
           =4 #include <limits.h>
           =4 
           =4 #define ENABLE   1
           =4 #define DISABLE  0
           =4 
           =4 #define SINT8_MAX         (+127)              /* Max "signed"    "char" value */
           =4 #define SINT8_MIN         (-128)              /* Min "signed"    "char" value */
           =4 
           =4 #define SINT16_MAX        (+32767)            /* Max ("signed")   "int" value */
           =4 #define SINT16_MIN        (-32767-1)          /* Min ("signed")   "int" value */
           =4 
           =4 #define SINT32_MAX        (+2147483647)       /* Max ("signed")  "long" value */
           =4 #define SINT32_MIN        (-2147483647L-1L)   /* Min ("signed")  "long" value */
           =4 
           =4 #define UINT8_MAX         (0xFF)              /* Max "unsigned"  "char" value */
           =4 #define UINT16_MAX        (0xFFFF)            /* Max "unsigned"   "int" value */
           =4 #define Uint32_MAX        (0xFFFFFFFF)        /* Max "unsigned"  "long" value */
           =4 
           =4 #define bool_t   bit
           =4 
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 158 

           =4 #define sRom    code
           =4 #define sRam    
           =4 
           =4 #define cRam    data     
           =4 #define iRam    
           =4 #define bRam    
           =4 #define pRam    
           =4 #define xRam    
           =4 
           =4 typedef         signed char   sChar;
           =4 typedef       unsigned char   uChar;
           =4 typedef         signed char   sChar_t;
           =4 typedef       unsigned char   uChar_t;
           =4 
           =4 typedef         signed char*  sString;
           =4 typedef       unsigned char*  uString;
           =4 typedef         signed char*  sString_t;
           =4 typedef       unsigned char*  uString_t;
           =4 
           =4 typedef         signed char*  STR;
           =4 typedef const   signed char*  CSTR;
           =4 
           =4 typedef         signed char*  AscString;
           =4 typedef const   signed char*  CAscString;
           =4 
           =4 
           =4 
           =4 
           =4 #endif
   5      =3  
   6      =3  //**************************************************************************************************
   7      =3  #define ASCSUM    127
   8      =3  #define CHSSUM    2
   9      =3  #define MINISUM   50
  10      =3  //**************************************************************************************************
  11      =3  #define LCD_MN_DOT      10
  12      =3  #define LCD_MN_MINUS    11
  13      =3  #define LCD_MN_MW1      12
  14      =3  #define LCD_MN_MW2      13
  15      =3  #define LCD_MN_MW3      14
  16      =3  #define LCD_MN_SP       15
  17      =3  #define LCD_MN_PLUS     16
  18      =3  #define LCD_MN_SPA      17
  19      =3  #define LCD_MN_COL      18
  20      =3  #define LCD_MN_A        23
  21      =3  #define LCD_MN_CHAR(X)  (X-'A'+LCD_MN_A)
  22      =3  //**************************************************************************************************
  23      =3  extern uint8_t sRom AscFontTableMask[ASCSUM*6];
  24      =3  extern uint8_t sRom ChsFontTableMask[CHSSUM*26];
  25      =3  extern uint8_t sRom MinFontTableMask[MINISUM][4];
  26      =3  //**************************************************************************************************
  27      =3  extern uint8_t sRom PageMainBmp[1088];
  28      =3  
  29      =3  #endif
  15      =2  
  16      =2  //**************************************************************************************************
  17      =2  #undef SPI_MODE_BYTE
  18      =2  #define SPI_MODE_SERIES
  19      =2  //**************************************************************************************************
  20      =2  #define LCD_IC_H              72    // ST7567_132 Reserve
  21      =2  #define LCD_IC_W              132   // ST7567_72  Reserve
  22      =2  
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 159 

  23      =2  #define LCD_PHY_PAGES         8
  24      =2  #define LCD_PHY_WIDTH         128
  25      =2  //**************************************************************************************************      
             -         
  26      =2  #define LCD_STATIC_LOG_ON     0xAD  // 8
  27      =2  #define LCD_STATIC_LOG_OFF    0xAC
  28      =2  
  29      =2  #define LCD_BOOST_RATIO       0x00  // 0x00:2,3,4, 0x01:5, 0x03:6
  30      =2  
  31      =2  #define LCD_BEGIN_RMW         0xE0  // 
  32      =2  #define LCD_END_RMW           0xEE  // 
  33      =2  //--------------------------------------------------------------------------------------------------
  34      =2  #define LCD_TEST_MASK         0xF0  
  35      =2  #define LCD_ADDR_PAG_MASK     0xB0  // 0xB0->0xB8 >> 0x00->0x08     
  36      =2  #define LCD_ADDR_MSB_LIN_MASK 0x10  // 
  37      =2  #define LCD_ADDR_LSB_LIN_MASK 0x00  // 
  38      =2  //--------------------------------------------------------------------------------------------------
  39      =2  #define LCD_NOP               0xE3  // NOP
  40      =2  #define LCD_CMD_RST           0xE2  // 
  41      =2  
  42      =2  #define LCD_PWR_BOOST_ON      0x2C  // 
  43      =2  #define LCD_PWR_BOOST_ADJ     0x2E  // 
  44      =2  #define LCD_PWR_BOOST_TRACK   0x2F  // 
  45      =2   
  46      =2  #define LCD_CONTRAST_MAIN     0x24  // :0x20-0x27     
  47      =2  #define LCD_CONTRAST_KEK      0x81  //  
  48      =2  #define LCD_CONTRAST_SUB      0x1A  // :0x00-0x3F
  49      =2  
  50      =2  #define LCD_BIAS_9DIV         0xA2  // 1/9  
  51      =2  #define LCD_BIAS_7DIV         0XA3  // 1/7 
  52      =2  
  53      =2  #define LCD_LINE_INC          0xC0  // _
  54      =2  #define LCD_LINE_DEC          0xC8  // _
  55      =2  #define LCD_COLUMN_INC        0xA0  // _
  56      =2  #define LCD_COLUMN_DEC        0xA1  // _
  57      =2  
  58      =2  #define LCD_COLUMN_OFFSET     0x40  // DDRAM_0x40->0x64 >> 0x00->0x63  
  59      =2  
  60      =2  #define LCD_DISPLAY_NOR       0xA6  // 
  61      =2  #define LCD_DISPLAY_REV       0xA7  // 
  62      =2  #define LCD_REFRESH_ALL       0xA4  // ()
  63      =2  #define LCD_REFRESH_NOR       0xA5  // 
  64      =2  
  65      =2  #define LCD_ON                0xAF  // 
  66      =2  #define LCD_OFF               0xAE  //   
  67      =2  //**************************************************************************************************
  68      =2  extern void Lcd_Init(void);
  69      =2  //**************************************************************************************************
  70      =2  extern void Lcd_SetPage(uint8_t Page);
  71      =2  extern void Lcd_SetColumn(uint8_t Column);
  72      =2  extern void Lcd_SetPageColumn(uint8_t Page, uint8_t Column);
  73      =2  //**************************************************************************************************
  74      =2  extern void LcdWriteClr(uint8_t Bw);
  75      =2  extern void LcdWriteDatLine(uint8_t Dat);
  76      =2  extern void LcdWriteClrline(uint8_t nClr, uint8_t mDat);
  77      =2  //**************************************************************************************************
  78      =2  extern void LcdWriteAscChar(uint8_t iAsc, uint8_t mBw);
  79      =2  extern void LcdWriteAscString(uint8_t iPage, uint8_t iColumn, uint8_t mBw, sString pString);
  80      =2  //**************************************************************************************************
  81      =2  extern void LcdDrawBufferRefresh(void);
  82      =2  
  83      =2  #endif
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 160 

   4      =3  #ifndef __LCDDRAW_H
   4      =3  #define __LCDDRAW_H
   4      =3  
   4      =3  #include "LcdBase.h"
   5      =3  #include <math.h>
   1      =4  /*--------------------------------------------------------------------------
   2      =4  MATH.H
   3      =4  
   4      =4  Prototypes for mathematic functions.
   5      =4  Copyright (c) 1988-2008 Keil Elektronik GmbH and Keil Software, Inc.
   6      =4  Copyright (c) 2008-2016 ARM Germany GmbH
   7      =4  All rights reserved.
   8      =4  --------------------------------------------------------------------------*/
   9      =4  
  10      =4  #ifndef __MATH_H__
  11      =4  #define __MATH_H__
  12      =4  
  13      =4  #if defined __CX2__ && (__CX2__ >= 558 || __CX2__ == 556 && __CX2_MINOR__ >= 207)
           =4 #ifndef HUGE_VAL
           =4 #define HUGE_VAL __inf__
           =4 #endif // HUGE_VAL
           =4 
           =4 #ifndef NAN
           =4 #define NAN __nan__
           =4 #endif // NAN
           =4 
           =4 #pragma SAVE
           =4 #pragma FUNCTIONS(STATIC)
           =4 /* intrinsic functions are reentrant, but need static attribute */
           =4 extern int    abs  (int   val);
           =4 #pragma RESTORE
           =4 #endif
  28      =4  
  29      =4  #pragma SAVE
  30      =4  #pragma REGPARMS
  31      =4  #if !defined (__CX2__)
  32      =4  extern char  cabs  (char  val);
  33      =4  extern int    abs  (int   val);
  34      =4  extern long  labs  (long  val);
  35      =4  #endif
  36      =4  
  37      =4  extern float fabs  (float val);
  38      =4  extern float sqrt  (float val);
  39      =4  extern float exp   (float val);
  40      =4  extern float log   (float val);
  41      =4  extern float log10 (float val);
  42      =4  extern float sin   (float val);
  43      =4  extern float cos   (float val);
  44      =4  extern float tan   (float val);
  45      =4  extern float asin  (float val);
  46      =4  extern float acos  (float val);
  47      =4  extern float atan  (float val);
  48      =4  extern float sinh  (float val);
  49      =4  extern float cosh  (float val);
  50      =4  extern float tanh  (float val);
  51      =4  extern float atan2 (float y, float x);
  52      =4  
  53      =4  extern float ceil  (float val);
  54      =4  extern float floor (float val);
  55      =4  extern float modf  (float val, float *n);
  56      =4  extern float fmod  (float x, float y);
  57      =4  extern float pow   (float x, float y);
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 161 

  58      =4  
  59      =4  #if defined (__CX2__)
           =4 extern float frexp (float val, int *exp);
           =4 extern float ldexp (float val, int exp);
           =4 #endif
  63      =4  
  64      =4  #pragma RESTORE
  65      =4  
  66      =4  #endif
   6      =3  #include <stdio.h>
   1      =4  /*--------------------------------------------------------------------------
   2      =4  STDIO.H
   3      =4  
   4      =4  Prototypes for standard I/O functions.
   5      =4  Copyright (c) 1988-2002 Keil Elektronik GmbH and Keil Software, Inc.
   6      =4  All rights reserved.
   7      =4  --------------------------------------------------------------------------*/
   8      =4  
   9      =4  #ifndef __STDIO_H__
  10      =4  #define __STDIO_H__
  11      =4  
  12      =4  #ifndef EOF
  13      =4   #define EOF -1
  14      =4  #endif
  15      =4  
  16      =4  #ifndef NULL
           =4  #define NULL ((void *) 0)
           =4 #endif
  19      =4  
  20      =4  #ifndef _SIZE_T
  21      =4   #define _SIZE_T
  22      =4   typedef unsigned int size_t;
  23      =4  #endif
  24      =4  
  25      =4  #pragma SAVE
  26      =4  #pragma REGPARMS
  27      =4  extern char _getkey (void);
  28      =4  extern char getchar (void);
  29      =4  extern char ungetchar (char);
  30      =4  extern char putchar (char);
  31      =4  extern int printf   (const char *, ...);
  32      =4  extern int sprintf  (char *, const char *, ...);
  33      =4  extern int vprintf  (const char *, char *);
  34      =4  extern int vsprintf (char *, const char *, char *);
  35      =4  extern char *gets (char *, int n);
  36      =4  extern int scanf (const char *, ...);
  37      =4  extern int sscanf (char *, const char *, ...);
  38      =4  extern int puts (const char *);
  39      =4  
  40      =4  #pragma RESTORE
  41      =4  
  42      =4  #endif
  43      =4  
   7      =3  #include <string.h>
   1      =4  /*--------------------------------------------------------------------------
   2      =4  STRING.H
   3      =4  
   4      =4  String functions.
   5      =4  Copyright (c) 1988-2008 Keil Elektronik GmbH and Keil Software, Inc.
   6      =4  Copyright (c) 2008-2016 ARM Germany GmbH
   7      =4  All rights reserved.
   8      =4  --------------------------------------------------------------------------*/
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 162 

   9      =4  
  10      =4  #ifndef __STRING_H__
  11      =4  #define __STRING_H__
  12      =4  
  13      =4  #ifndef _SIZE_T
           =4  #define _SIZE_T
           =4  typedef unsigned int size_t;
           =4 #endif
  17      =4  
  18      =4  #ifndef NULL
           =4  #define NULL ((void *)0)
           =4 #endif
  21      =4  
  22      =4  #pragma SAVE
  23      =4  #pragma REGPARMS
  24      =4  extern char  *strcat  (char *s1, const char *s2);
  25      =4  extern char  *strncat (char *s1, const char *s2, size_t n);
  26      =4  
  27      =4  extern char   strcmp  (const char *s1, const char *s2);
  28      =4  extern char   strncmp (const char *s1, const char *s2, size_t n);
  29      =4  
  30      =4  extern char  *strcpy  (char *s1, const char *s2);
  31      =4  extern char  *strncpy (char *s1, const char *s2, size_t n);
  32      =4  
  33      =4  extern size_t strlen  (const char *);
  34      =4  
  35      =4  extern char  *strchr  (const char *s, char c);
  36      =4  extern int    strpos  (const char *s, char c);
  37      =4  extern char  *strrchr (const char *s, char c);
  38      =4  extern int    strrpos (const char *s, char c);
  39      =4  
  40      =4  extern size_t strspn  (const char *s, const char *set);
  41      =4  extern size_t strcspn (const char *s, const char *set);
  42      =4  extern char  *strpbrk (const char *s, const char *set);
  43      =4  extern char  *strrpbrk(const char *s, const char *set);
  44      =4  extern char  *strstr  (const char *s, const char *sub);
  45      =4  extern char  *strtok  (char *str, const char *set);
  46      =4  
  47      =4  extern char   memcmp  (const void *s1, const void *s2, size_t n);
  48      =4  extern void  *memcpy  (void *s1, const void *s2, size_t n);
  49      =4  extern void  *memchr  (const void *s, char val, size_t n);
  50      =4  extern void  *memccpy (void *s1, const void *s2, char val, size_t n);
  51      =4  extern void  *memmove (void *s1, const void *s2, size_t n);
  52      =4  extern void  *memset  (void *s, char val, size_t n);
  53      =4  #pragma RESTORE
  54      =4  
  55      =4  #endif
   8      =3  //**************************************************************************************************
   9      =3  #define LCD_H          64
  10      =3  #define LCD_W          128
  11      =3  //**************************************************************************************************
  12      =3  extern uint8_t xRam LcdBw;   
  13      =3  //**************************************************************************************************
  14      =3  extern void LcdDrawClr(uint8_t Bw);
  15      =3  //**************************************************************************************************
  16      =3  extern void LcdDrawPixelXY(uint16_t x, uint16_t y, uint16_t color);
  17      =3  extern void LcdDrawHLine(uint16_t x1, uint16_t x2, uint16_t y, uint16_t color);
  18      =3  extern void LcdDrawVLine(uint16_t x, uint16_t y1, uint16_t y2, uint16_t color);
  19      =3  extern void LcdDrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color);
  20      =3  extern void LcdDrawRect(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color);
  21      =3  //**************************************************************************************************
  22      =3  extern void LcdDrawBmpToArray(uint16_t x, uint16_t y, uint8_t *pImageDat);
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 163 

  23      =3  extern void LcdDrawGeChar(uint16_t x, uint16_t y, uint8_t width, uint8_t yOffset, uint8_t height, uint8_t 
             -*pImageDat);
  24      =3  //**************************************************************************************************
  25      =3  extern void LcdDrawChsChar(uint16_t x, uint16_t y, uint16_t iChs);
  26      =3  extern void LcdDrawAscChar(uint16_t x, uint16_t y, uint8_t iAsc);
  27      =3  extern uint16_t LcdDrawTextString(uint16_t x, uint16_t y, uint8_t *pText);
  28      =3  //**************************************************************************************************
  29      =3  extern void LcdDrawInt(uint16_t x, uint16_t y, int16_t value, uint8_t n, uint8_t dot, uint8_t plus, uint8_
             -t ar);
  30      =3  //**************************************************************************************************
  31      =3  extern void LcdDrawMiniBmp(uint16_t x, uint16_t y, uint8_t iTab);
  32      =3  extern void LcdDrawMiniAsc(uint16_t x, uint16_t y, uint8_t *pAsc);
  33      =3  extern void LcdDrawMiniInt(uint16_t x, uint16_t y, int16_t value, uint8_t n, uint8_t dot, uint8_t plus, ui
             -nt8_t ar);
  34      =3  //**************************************************************************************************
  35      =3  extern void LcdDatInit(void);
  36      =3  extern void LcdDrawInit(void);
  37      =3  
  38      =3  #endif
   5      =4  #ifndef __PAGE_H
   5      =4  #define __PAGE_H
   5      =4  
   5      =4  #include "Global.h"
   5      =4  #include "LcdDraw.h"
   6      =4  #include "InputBtn.h"
   1      =5  #ifndef __INPUTBTN_H
           =5 #define __INPUTBTN_H
           =5 
           =5 #include "Global.h"
           =5 #include "InputBtnBsp.h"
           =5 //**************************************************************************************************
           =5 #define BTN_UP                ((uint8_t)(0x01))
           =5 #define BTN_DW                ((uint8_t)(0x02))
           =5 #define BTN_ENT               ((uint8_t)(0x04))
           =5 #define BTN_EXT               ((uint8_t)(0x08))
           =5 #define BTN_MASK              ((uint8_t)(BTN_ENT|BTN_EXT|BTN_UP|BTN_DW))
           =5 //**************************************************************************************************
           =5 extern void BtnDatInit(void);
           =5 //**************************************************************************************************
           =5 extern void BtnScanHandle(void);
           =5 //**************************************************************************************************
           =5 extern void BtnFlush(void);
           =5 extern void BtnStopCnt(void);
           =5 extern void BtnClearDown(uint8_t BtnMask);
           =5 extern uint8_t BtnTstStat(uint8_t BtnMask);
           =5 extern uint8_t BtnTstDown(uint8_t BtnMask);
           =5 extern uint8_t BtnTstHold(uint8_t BtnMask);
           =5 
           =5 #endif
   7      =4  #include "Stablizer.h"
   1      =5  #ifndef __STABLIZER_H
   2      =5  #define __STABLIZER_H
   3      =5  
   4      =5  #define READ_COMMAND    0x01
   5      =5  #define WRITE_COMMAND   0x02
   6      =5  
   7      =5  extern void StablizerDatInit(void);
   8      =5  extern void StablizerDetect(void);
   9      =5  extern void DetectChargeParameter(int16_t *p_data, uint8_t ArraySize);
  10      =5  extern void StablizerProcessHandle(void);
  11      =5  
  12      =5  #endif
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 164 

   8      =4  
   9      =4  #define PAGE_LEVEL        3  // 
  10      =4  #define LCD_MENU_LINES    3  // ,
  11      =4  
  12      =4  //**************************************************************************************************
  13      =4  typedef enum{
  14      =4    PD_TITLE  = 0x01,
  15      =4    PD_LIST   = 0x02,
  16      =4    PD_IDX    = 0x04,
  17      =4    PD_VALUE  = 0x08,
  18      =4    PD_ALL    = 0xFF,
  19      =4  }PdDef, PdTypeDef;
  20      =4  
  21      =4  typedef enum{
  22      =4    PV_INIT   = 0x01,         // 
  23      =4    PV_RUN    = 0x02,         // 
  24      =4    PV_END    = 0x04,         // 
  25      =4    PV_REDRAW = 0x08,         //     
  26      =4    PV_PARAM  = 0x10,         // 
  27      =4  }PvInitDef, PvInitTypeDef;
  28      =4  
  29      =4  typedef uint8_t (*PageFun)(uint8_t Event);
  30      =4  
  31      =4  typedef struct{
  32      =4    uint8_t     Init;         // 
  33      =4    uint8_t     DrawMask,     //   
  34      =4                Focus,        // 
  35      =4                Start,        // 
  36      =4                Total;        // 
  37      =4    uint8_t     ItemEdit;     // 
  38      =4  }MenuStat, MenuStatDef, MenuStatTypeDef;
  39      =4  
  40      =4  typedef struct{
  41      =4    sString     Title;        // 
  42      =4    PageFun     SubItem;      // 
  43      =4    sString   * ValueList;    //   
  44      =4    int16_t     Min, Max;     // 
  45      =4    int16_t   * pValue;       // 
  46      =4    uint8_t     Data;         // 
  47      =4    sString     Text;         // 
  48      =4  }MenuItem, MenuItemDef, MenuItemTypeDef;
  49      =4  
  50      =4  //**************************************************************************************************
  51      =4  extern uint8_t cRam PageStackIdx;
  52      =4  extern PageFun cRam PageStack[PAGE_LEVEL];
  53      =4  //--------------------------------------------------------------------------------------------------
  54      =4  extern void PageInit(PageFun Page, uint8_t Msg);
  55      =4  extern void PageGoto(PageFun Page, uint8_t Msg);
  56      =4  extern void PageEnter(PageFun Page, uint8_t Msg);
  57      =4  extern void PageReturn(uint8_t Msg);
  58      =4  //--------------------------------------------------------------------------------------------------
  59      =4  extern void PageMenuStatDatInit(void);
  60      =4  //--------------------------------------------------------------------------------------------------
  61      =4  extern void PageMenuProc(MenuItem *pmi, MenuStat *pms);
  62      =4  //**************************************************************************************************
  63      =4  extern uint8_t PageEscParam(uint8_t event); 
  64      =4  //--------------------------------------------------------------------------------------------------
  65      =4  extern uint8_t PageEsc1th(uint8_t event);
  66      =4  extern uint8_t PageEsc2th(uint8_t event);
  67      =4  extern uint8_t PageEsc3th(uint8_t event);
  68      =4  //--------------------------------------------------------------------------------------------------
  69      =4  extern uint8_t PageEsc1thRst(uint8_t event);
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 165 

  70      =4  extern uint8_t PageEsc2thRst(uint8_t event);
  71      =4  extern uint8_t PageEsc3thRst(uint8_t event);
  72      =4  extern uint8_t PageEsc3thAbout(uint8_t event);
  73      =4  //--------------------------------------------------------------------------------------------------
  74      =4  extern uint8_t PageAutoFly(uint8_t event);
  75      =4  //--------------------------------------------------------------------------------------------------
  76      =4  extern uint8_t PageAutoFlyMode(uint8_t event);
  77      =4  extern uint8_t PageStablizerBuild(uint8_t event);
  78      =4  extern uint8_t PageAutoFlyYawGain(uint8_t event);
  79      =4  extern uint8_t PageAutoFlyRollGain(uint8_t event);
  80      =4  extern uint8_t PageAutoFlyPitchGain(uint8_t event);
  81      =4  //--------------------------------------------------------------------------------------------------
  82      =4  extern uint8_t PageBatVolt(uint8_t event);
  83      =4  //--------------------------------------------------------------------------------------------------
  84      =4  extern uint8_t PageSterring(uint8_t event);
  85      =4  //**************************************************************************************************
  86      =4  extern MenuStat xRam EscMs;
  87      =4  //--------------------------------------------------------------------------------------------------
  88      =4  extern MenuStat xRam Esc1thMs;
  89      =4  extern MenuStat xRam Esc2thMs;
  90      =4  extern MenuStat xRam Esc3thMs;
  91      =4  //--------------------------------------------------------------------------------------------------
  92      =4  extern MenuStat xRam AutoFlyMs;
  93      =4  extern MenuStat xRam AutoFlyModeMs;
  94      =4  extern MenuStat xRam AutoFlyYawGainMs;
  95      =4  extern MenuStat xRam AutoFlyRollGainMs;
  96      =4  extern MenuStat xRam AutoFlyPitchGainMs;
  97      =4  //--------------------------------------------------------------------------------------------------
  98      =4  extern MenuStat xRam LipoCellsEscMs;
  99      =4  //--------------------------------------------------------------------------------------------------
 100      =4  extern MenuStat xRam SterringMs;
 101      =4  //**************************************************************************************************
 102      =4  
 103      =4  #endif
   1      =2  #ifndef __ESC_H
   2      =2  #define __ESC_H
   3      =2  
   4      =2  #define PGM_WRITE_ING     0x20
   5      =2  #define PGM_WRITE_PEND    0x40
   6      =2  
   7      =2  extern void EscDetect(void);
   8      =2  
   9      =2  #endif
   1      =2  #ifndef __BATTERY_H
   2      =2  #define __BATTERY_H
   3      =2  
   4      =2  extern void LipoCellsProcessHandle(void);
   5      =2  extern void LipoCellsDatInit(void);
   6      =2  extern void LipoCellsDetect(void);
   7      =2  
   8      =2  #endif
   1      =2  #ifndef __STABLIZER_H
           =2 #define __STABLIZER_H
           =2 
           =2 #define READ_COMMAND    0x01
           =2 #define WRITE_COMMAND   0x02
           =2 
           =2 extern void StablizerDatInit(void);
           =2 extern void StablizerDetect(void);
           =2 extern void DetectChargeParameter(int16_t *p_data, uint8_t ArraySize);
           =2 extern void StablizerProcessHandle(void);
           =2 
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 166 

           =2 #endif
   1      =2  #ifndef __STERRING_H
   2      =2  #define __STERRING_H
   3      =2  
   4      =2  #define IDX_TESTMODE  0x00
   5      =2  #define IDX_LOCATION  0x01
   6      =2  #define IDX_AUTOSTEP  0x02
   7      =2  extern sint16_t xRam SterringParam[3];
   8      =2  
   9      =2  extern void SterringDatInit(void);
  10      =2  extern void SterringDetect(void);
  11      =2  extern void SterringProcessHandle(void);
  12      =2  
  13      =2  #endif
   2          
   3          uint8_t xRam RxTxStatue;
   4          int16_t xRam StabilizerParam[STABLIZER_SIZE];
   5          
   6          // Private *****************************************************************************************
   7          uint8_t xRam RxDatHandle;
   8          
   9          uint8_t xRam RxStatusIdx;
  10          uint8_t xRam RxPackageData;
  11          uint8_t xRam RxPackageLength, RxPackageCnt;
  12          
  13          uint8_t xRam TxSocketDat[TX_BUFFER_SIZE];
  14          uint8_t xRam RxSocketDat[RX_BUFFER_SIZE]; 
  15          
  16          uint8_t  cRam DetectStablizerTickOverFlow;
  17          uint16_t cRam DetectStablizerTickCnt;
  18          
  19          uint8_t  cRam StablizerTickOverFlow;
  20          uint16_t cRam StablizerTickCnt;
  21          
  22          int16_t xRam Sum, SumPre; //static NoInit
  23          
  24          // Private *****************************************************************************************
  25          void UART1_Write_Buffer(uint8_t *pTxBuffer, uint8_t SizeBuffer){
  26   1        uint8_t i = 0;
  27   1        for(i = 0; i < SizeBuffer; i++){
  28   2          SBUF1 = pTxBuffer[i];
  29   2          while(!(SCON1&SCON1_TI__BMASK));
  30   2          SCON1 &= (uint8_t)(~SCON1_TI__BMASK);
  31   2        }
  32   1      }
  33          void UART1_Read_Encode(void){   // 
  34   1        TxSocketDat[0] = TX_CMD;
  35   1        TxSocketDat[1] = TX_CMD_SIZE; 
  36   1        TxSocketDat[2] = TX_ACK_CMD;
  37   1        TxSocketDat[3] = TxSocketDat[0] + TxSocketDat[1] + TxSocketDat[2];
  38   1      }
  39          void UART1_Write_Encode(void) {
  40   1        TxSocketDat[0] = TX_CMD; 
  41   1        TxSocketDat[1] = TX_DATA_SIZE;
  42   1        TxSocketDat[2] = StabilizerParam[IDX_ROLL_ANGLE]   +   StabilizerParam[IDX_ROLL_DIR]  * 100;
  43   1        TxSocketDat[3] = StabilizerParam[IDX_PITCH_ANGLE]  +   StabilizerParam[IDX_PITCH_DIR] * 100;
  44   1        TxSocketDat[4] = StabilizerParam[IDX_YAW_ANGLE]    +   StabilizerParam[IDX_YAW_DIR]   * 100;
  45   1        TxSocketDat[5] = StabilizerParam[IDX_ROLL_RATE]    +   StabilizerParam[IDX_ROLL_DIR]  * 100;
  46   1        TxSocketDat[6] = StabilizerParam[IDX_PITCH_RATE]   +   StabilizerParam[IDX_PITCH_DIR] * 100;
  47   1        TxSocketDat[7] = StabilizerParam[IDX_YAW_RATE]     +   StabilizerParam[IDX_YAW_DIR]   * 100;
  48   1        TxSocketDat[8] = StabilizerParam[IDX_ROLL_OFFSET]  +   20;
  49   1        TxSocketDat[9] = StabilizerParam[IDX_PITCH_OFFSET] +   20;
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 167 

  50   1        
  51   1        TxSocketDat[10] = (StabilizerParam[IDX_SW_P1] << 0) | (StabilizerParam[IDX_SW_P2] << 2)
  52   1                        | (StabilizerParam[IDX_SW_P3] << 4) | (StabilizerParam[IDX_SW] << 6);
  53   1        
  54   1        
  55   1        TxSocketDat[11] = (StabilizerParam[IDX_BUILD] << 4)   
  56   1                        | (StabilizerParam[IDX_MOUNT_DIR] << 2) | (StabilizerParam[IDX_WING_TYPE] << 0);
  57   1        
  58   1        TxSocketDat[12] = TxSocketDat[0] + TxSocketDat[1] + TxSocketDat[2]
  59   1                        + TxSocketDat[3] + TxSocketDat[4] + TxSocketDat[5] 
  60   1                        + TxSocketDat[6] + TxSocketDat[7] + TxSocketDat[8] 
  61   1                        + TxSocketDat[9] + TxSocketDat[10] + TxSocketDat[11];
  62   1      }
  63          void RxSocketDeCode(void) {
  64   1        if(RxSocketDat[2] > 100) { StabilizerParam[IDX_ROLL_DIR] = 1; }
  65   1        else if(RxSocketDat[2] <= 100) { StabilizerParam[IDX_ROLL_DIR] = 0; }
  66   1      
  67   1        if(RxSocketDat[3] > 100) { StabilizerParam[IDX_PITCH_DIR] = 1; }
  68   1        else if(RxSocketDat[3] <= 100) { StabilizerParam[IDX_PITCH_DIR] = 0; }
  69   1      
  70   1        if(RxSocketDat[4] > 100) { StabilizerParam[IDX_YAW_DIR] = 1; }
  71   1        else if(RxSocketDat[4] <= 100) { StabilizerParam[IDX_YAW_DIR] = 0; }
  72   1      
  73   1        StabilizerParam[IDX_ROLL_ANGLE]   = RxSocketDat[2] - StabilizerParam[IDX_ROLL_DIR]  * 100;
  74   1        StabilizerParam[IDX_ROLL_RATE]    = RxSocketDat[5] - StabilizerParam[IDX_ROLL_DIR]  * 100;  
  75   1        
  76   1        StabilizerParam[IDX_PITCH_ANGLE]  = RxSocketDat[3] - StabilizerParam[IDX_PITCH_DIR] * 100;
  77   1        StabilizerParam[IDX_PITCH_RATE]   = RxSocketDat[6] - StabilizerParam[IDX_PITCH_DIR] * 100; 
  78   1        
  79   1        StabilizerParam[IDX_YAW_ANGLE]    = RxSocketDat[4] - StabilizerParam[IDX_YAW_DIR]   * 100;
  80   1        StabilizerParam[IDX_YAW_RATE]     = RxSocketDat[7] - StabilizerParam[IDX_YAW_DIR]   * 100;
  81   1        
  82   1        StabilizerParam[IDX_ROLL_OFFSET]  = RxSocketDat[8] - 20;
  83   1        StabilizerParam[IDX_PITCH_OFFSET] = RxSocketDat[9] - 20;
  84   1        
  85   1        StabilizerParam[IDX_SW_P1]        = (RxSocketDat[10] >> 0) & 0x03;
  86   1        StabilizerParam[IDX_SW_P2]        = (RxSocketDat[10] >> 2) & 0x03;
  87   1        StabilizerParam[IDX_SW_P3]        = (RxSocketDat[10] >> 4) & 0x03;
  88   1        StabilizerParam[IDX_SW]           = (RxSocketDat[10] >> 6) & 0x03;
  89   1        
  90   1        StabilizerParam[IDX_WING_TYPE]    = (RxSocketDat[11] >> 0) & 0x03;
  91   1        StabilizerParam[IDX_MOUNT_DIR]    = (RxSocketDat[11] >> 2) & 0x03;
  92   1        StabilizerParam[IDX_BUILD]        = (RxSocketDat[11] >> 4) & 0x03;
  93   1      }
  94          void RxSocketHandler(void){
  95   1        uint8_t i, Crc_Data;
  96   1        
  97   1        for(i = 0, Crc_Data = 0; i < RxSocketDat[1] + 0x02; i++){
  98   2          Crc_Data += RxSocketDat[i] ;
  99   2        }
 100   1      
 101   1        if(Crc_Data == RxSocketDat[i]){
 102   2          if(RxSocketDat[0] == RX_CMD && RxSocketDat[1] == RX_CMD_SIZE && RxSocketDat[2] == RX_ACK_CMD){  // 
             -
 103   3            RxTxStatue &= ~WRITE_COMMAND;
 104   3          }else if(RxSocketDat[0] == RX_CMD && RxSocketDat[1] == RX_DATA_SIZE){                           // 
             -
 105   3            RxTxStatue &= ~READ_COMMAND;
 106   3            RxSocketDeCode();
 107   3          }
 108   2        }
 109   1      }
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 168 

 110          void DetectChargeParameter(int16_t *pData, uint8_t DataSize){
 111   1        uint8_t sRam i;
 112   1        
 113   1        Sum = 0;
 114   1        for(i = 0; i < DataSize; i++){
 115   2          Sum += pData[i];
 116   2        }
 117   1        if(Sum != SumPre){
 118   2          SumPre = Sum;
 119   2          if(!(RxTxStatue&WRITE_COMMAND)){
 120   3            RxTxStatue &= ~READ_COMMAND; RxTxStatue |= WRITE_COMMAND;
 121   3            
 122   3            TickTimeInt(0);
 123   3            StablizerTickCnt = TickCnt1ms + 50; 
 124   3            if(StablizerTickCnt < 50){
 125   4              StablizerTickOverFlow = 0x1;
 126   4            }
 127   3            TickTimeInt(1);
 128   3          }
 129   2        }
 130   1      }
 131          
 132          void StablizerDatInit(void){
 133   1        uint8_t i;
 134   1        
 135   1        for(i = 0; i < TX_BUFFER_SIZE; i++) TxSocketDat[i] = 0;
 136   1        for(i = 0; i < RX_BUFFER_SIZE; i++) RxSocketDat[i] = 0;
 137   1        for(i = 0; i < STABLIZER_SIZE; i++) StabilizerParam[i] = 0; 
 138   1        
 139   1        RxStatusIdx = 0;
 140   1        RxPackageData = 0;
 141   1        RxPackageLength = 0, RxPackageCnt = 0; 
 142   1        
 143   1        DetectStablizerTickOverFlow = 0x0; DetectStablizerTickCnt = 0;
 144   1        StablizerTickOverFlow = 0x0; StablizerTickCnt = 0;
 145   1      }
 146          void StablizerDetect(void){
 147   1        uint8_t InitDatCnt;
 148   1        
 149   1        InitDatCnt = 0x32;
 150   1        RxTxStatue = READ_COMMAND;
 151   1        
 152   1        while(1){
 153   2          // 
 154   2          if(RxDatHandle == 1){ 
 155   3            SysModuleEnable |= STABLIZER_MODULE;
 156   3            return;
 157   3          }
 158   2          // 
 159   2          TickTimeInt(0);
 160   2          if(DetectStablizerTickOverFlow == 0x1){
 161   3            if(TickCnt1ms > UINT16_MAX-0x04){
 162   4              NOP(); NOP(); NOP(); NOP();
 163   4            }else{
 164   4              DetectStablizerTickOverFlow = 0x0;
 165   4            }
 166   3            TickTimeInt(1);
 167   3          }else{
 168   3            if(TickCnt1ms >= DetectStablizerTickCnt){
 169   4              DetectStablizerTickCnt = TickCnt1ms + 0x04;
 170   4              if(DetectStablizerTickCnt < 0x04) DetectStablizerTickOverFlow = 0x1; 
 171   4              TickTimeInt(1);
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 169 

 172   4              
 173   4              InitDatCnt--;
 174   4              UART1_Read_Encode();
 175   4              UART1_Write_Buffer(TxSocketDat, 4);
 176   4            }
 177   3          }
 178   2        }
 179   1        P1MDOUT = (P1MDOUT&(~P1MDOUT_B0__BMASK))|P1MDOUT_B0__OPEN_DRAIN;
 180   1        P1MDIN = (P1MDIN&(~P1MDIN_B0__BMASK))|P1MDIN_B0__DIGITAL;
 181   1        P1_B0 = 0x1; 
 182   1        
 183   1        P1MDOUT = (P1MDOUT&(~P1MDOUT_B1__BMASK))|P1MDOUT_B1__OPEN_DRAIN;
 184   1        P1MDIN = (P1MDIN&(~P1MDIN_B1__BMASK))|P1MDIN_B1__DIGITAL;
 185   1        P1_B1 = 0x1;
 186   1      }
 187          void StablizerProcessHandle(void){
 188   1        // 
 189   1        if(RxDatHandle){
 190   2          RxDatHandle = 0; RxSocketHandler();
 191   2        }
 192   1        // 
 193   1        TickTimeInt(0);
 194   1        if(StablizerTickOverFlow == 0x1){
 195   2          if(TickCnt1ms > UINT16_MAX-50){
 196   3            NOP(); NOP();
 197   3          }else{
 198   3            StablizerTickOverFlow = 0x0;
 199   3          }
 200   2          TickTimeInt(1);
 201   2        }else{
 202   2          if(TickCnt1ms >= StablizerTickCnt){
 203   3            StablizerTickCnt = TickCnt1ms + 50;
 204   3            if(StablizerTickCnt < 50) StablizerTickOverFlow = 0x1; 
 205   3            TickTimeInt(1);
 206   3            
 207   3            if(RxTxStatue&READ_COMMAND){
 208   4              UART1_Read_Encode();
 209   4              UART1_Write_Buffer(TxSocketDat, RX_CMD_SIZE+0x03);
 210   4            }else if(RxTxStatue&WRITE_COMMAND){
 211   4              UART1_Write_Encode();
 212   4              UART1_Write_Buffer(TxSocketDat, TX_DATA_SIZE+0x03);
 213   4            }
 214   3          }
 215   2        }
 216   1      }
 217          // Private *****************************************************************************************
 218          void UART1_ISR(void) interrupt UART1_IRQn {
 219   1        if(SCON1&SCON1_RI__BMASK){
 220   2          SCON1 &= ~SCON1_RI__BMASK;
 221   2          RxPackageData = SBUF1;
 222   2          
 223   2          if(RxStatusIdx == 0x00 && RxPackageData == RX_CMD){       // 
 224   3            RxStatusIdx = 0x01;
 225   3            RxSocketDat[0] = RxPackageData;
 226   3          }else if(RxStatusIdx == 0x01 && RxPackageData < 0x14){    // 
 227   3            RxStatusIdx = 0x02;
 228   3            RxSocketDat[1] = RxPackageData;
 229   3            RxPackageCnt = 0x00; RxPackageLength = RxPackageData;
 230   3          }else if(RxStatusIdx == 0x02 && RxPackageLength > 0x00){  // 
 231   3            if((--RxPackageLength) == 0x00){
 232   4              RxStatusIdx = 0x03;
 233   4            }
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 170 

 234   3            RxSocketDat[RxPackageCnt+0x02] = RxPackageData;
 235   3            RxPackageCnt++;
 236   3          }else if(RxStatusIdx == 0x03){                            // 
 237   3            RxStatusIdx = 0x00;
 238   3            RxSocketDat[RxPackageCnt+0x02] = RxPackageData;
 239   3            RxDatHandle = 0x01;
 240   3          }else{
 241   3            RxStatusIdx = 0x00;
 242   3          }
 243   2        }
 244   1      }
*** WARNING C294 IN LINE 179 OF ..\..\SrcCode\Logic\Core\Stablizer.c: unreachable code
*** WARNING C294 IN LINE 179 OF ..\..\SrcCode\Logic\Core\Stablizer.c: unreachable code
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 171 

ASSEMBLY LISTING OF GENERATED OBJECT CODE


             ; FUNCTION _UART1_Write_Buffer (BEGIN)
                                           ; SOURCE LINE # 25
0000 900000      R     MOV     DPTR,#pTxBuffer
0003 EB                MOV     A,R3
0004 F0                MOVX    @DPTR,A
0005 A3                INC     DPTR
0006 EA                MOV     A,R2
0007 F0                MOVX    @DPTR,A
0008 A3                INC     DPTR
0009 E9                MOV     A,R1
000A F0                MOVX    @DPTR,A
000B 900000      R     MOV     DPTR,#SizeBuffer
000E ED                MOV     A,R5
000F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 26
0010 900000      R     MOV     DPTR,#i
0013 E4                CLR     A
0014 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 27
0015 900000      R     MOV     DPTR,#i
0018 E4                CLR     A
0019 F0                MOVX    @DPTR,A
001A         ?C0001:
001A 900000      R     MOV     DPTR,#SizeBuffer
001D E0                MOVX    A,@DPTR
001E FF                MOV     R7,A
001F 900000      R     MOV     DPTR,#i
0022 E0                MOVX    A,@DPTR
0023 FE                MOV     R6,A
0024 EE                MOV     A,R6
0025 C3                CLR     C
0026 9F                SUBB    A,R7
0027 502B              JNC     ?C0006
                                           ; SOURCE LINE # 28
0029 900000      R     MOV     DPTR,#pTxBuffer
002C E0                MOVX    A,@DPTR
002D FB                MOV     R3,A
002E A3                INC     DPTR
002F E0                MOVX    A,@DPTR
0030 FA                MOV     R2,A
0031 A3                INC     DPTR
0032 E0                MOVX    A,@DPTR
0033 F9                MOV     R1,A
0034 900000      R     MOV     DPTR,#i
0037 E0                MOVX    A,@DPTR
0038 FF                MOV     R7,A
0039 8F82              MOV     DPL,R7
003B 758300            MOV     DPH,#00H
003E 120000      E     LCALL   ?C?CLDOPTR
0041 FF                MOV     R7,A
0042 8FD3              MOV     SBUF1,R7
0044         ?C0004:
                                           ; SOURCE LINE # 29
0044 E5D2              MOV     A,SCON1
0046 30E1FB            JNB     ACC.1,?C0004
0049         ?C0005:
                                           ; SOURCE LINE # 30
0049 53D2FD            ANL     SCON1,#0FDH
                                           ; SOURCE LINE # 31
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 172 

004C         ?C0003:
004C 900000      R     MOV     DPTR,#i
004F E0                MOVX    A,@DPTR
0050 04                INC     A
0051 F0                MOVX    @DPTR,A
0052 80C6              SJMP    ?C0001
0054         ?C0002:
                                           ; SOURCE LINE # 32
0054         ?C0006:
0054 22                RET     
             ; FUNCTION _UART1_Write_Buffer (END)

             ; FUNCTION UART1_Read_Encode (BEGIN)
                                           ; SOURCE LINE # 33
                                           ; SOURCE LINE # 34
0000 900000      R     MOV     DPTR,#TxSocketDat
0003 748D              MOV     A,#08DH
0005 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 35
0006 900000      R     MOV     DPTR,#TxSocketDat+01H
0009 7401              MOV     A,#01H
000B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 36
000C 900000      R     MOV     DPTR,#TxSocketDat+02H
000F 74FF              MOV     A,#0FFH
0011 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 37
0012 900000      R     MOV     DPTR,#TxSocketDat+01H
0015 E0                MOVX    A,@DPTR
0016 FF                MOV     R7,A
0017 900000      R     MOV     DPTR,#TxSocketDat
001A E0                MOVX    A,@DPTR
001B FE                MOV     R6,A
001C EE                MOV     A,R6
001D 2F                ADD     A,R7
001E FF                MOV     R7,A
001F 900000      R     MOV     DPTR,#TxSocketDat+02H
0022 E0                MOVX    A,@DPTR
0023 FE                MOV     R6,A
0024 EF                MOV     A,R7
0025 2E                ADD     A,R6
0026 FF                MOV     R7,A
0027 900000      R     MOV     DPTR,#TxSocketDat+03H
002A EF                MOV     A,R7
002B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 38
002C         ?C0007:
002C 22                RET     
             ; FUNCTION UART1_Read_Encode (END)

             ; FUNCTION UART1_Write_Encode (BEGIN)
                                           ; SOURCE LINE # 39
                                           ; SOURCE LINE # 40
0000 900000      R     MOV     DPTR,#TxSocketDat
0003 748D              MOV     A,#08DH
0005 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 41
0006 900000      R     MOV     DPTR,#TxSocketDat+01H
0009 740A              MOV     A,#0AH
000B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 42
000C 900000      R     MOV     DPTR,#StabilizerParam+01EH
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 173 

000F E0                MOVX    A,@DPTR
0010 FE                MOV     R6,A
0011 A3                INC     DPTR
0012 E0                MOVX    A,@DPTR
0013 FF                MOV     R7,A
0014 EF                MOV     A,R7
0015 75F064            MOV     B,#064H
0018 A4                MUL     AB
0019 FF                MOV     R7,A
001A 900000      R     MOV     DPTR,#StabilizerParam+02H
001D E0                MOVX    A,@DPTR
001E FC                MOV     R4,A
001F A3                INC     DPTR
0020 E0                MOVX    A,@DPTR
0021 FD                MOV     R5,A
0022 AE05              MOV     R6,AR5
0024 EF                MOV     A,R7
0025 2E                ADD     A,R6
0026 FF                MOV     R7,A
0027 900000      R     MOV     DPTR,#TxSocketDat+02H
002A EF                MOV     A,R7
002B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 43
002C 900000      R     MOV     DPTR,#StabilizerParam+020H
002F E0                MOVX    A,@DPTR
0030 FE                MOV     R6,A
0031 A3                INC     DPTR
0032 E0                MOVX    A,@DPTR
0033 FF                MOV     R7,A
0034 EF                MOV     A,R7
0035 75F064            MOV     B,#064H
0038 A4                MUL     AB
0039 FF                MOV     R7,A
003A 900000      R     MOV     DPTR,#StabilizerParam+04H
003D E0                MOVX    A,@DPTR
003E FC                MOV     R4,A
003F A3                INC     DPTR
0040 E0                MOVX    A,@DPTR
0041 FD                MOV     R5,A
0042 AE05              MOV     R6,AR5
0044 EF                MOV     A,R7
0045 2E                ADD     A,R6
0046 FF                MOV     R7,A
0047 900000      R     MOV     DPTR,#TxSocketDat+03H
004A EF                MOV     A,R7
004B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 44
004C 900000      R     MOV     DPTR,#StabilizerParam+01CH
004F E0                MOVX    A,@DPTR
0050 FE                MOV     R6,A
0051 A3                INC     DPTR
0052 E0                MOVX    A,@DPTR
0053 FF                MOV     R7,A
0054 EF                MOV     A,R7
0055 75F064            MOV     B,#064H
0058 A4                MUL     AB
0059 FF                MOV     R7,A
005A 900000      R     MOV     DPTR,#StabilizerParam+06H
005D E0                MOVX    A,@DPTR
005E FC                MOV     R4,A
005F A3                INC     DPTR
0060 E0                MOVX    A,@DPTR
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 174 

0061 FD                MOV     R5,A
0062 AE05              MOV     R6,AR5
0064 EF                MOV     A,R7
0065 2E                ADD     A,R6
0066 FF                MOV     R7,A
0067 900000      R     MOV     DPTR,#TxSocketDat+04H
006A EF                MOV     A,R7
006B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 45
006C 900000      R     MOV     DPTR,#StabilizerParam+01EH
006F E0                MOVX    A,@DPTR
0070 FE                MOV     R6,A
0071 A3                INC     DPTR
0072 E0                MOVX    A,@DPTR
0073 FF                MOV     R7,A
0074 EF                MOV     A,R7
0075 75F064            MOV     B,#064H
0078 A4                MUL     AB
0079 FF                MOV     R7,A
007A 900000      R     MOV     DPTR,#StabilizerParam+08H
007D E0                MOVX    A,@DPTR
007E FC                MOV     R4,A
007F A3                INC     DPTR
0080 E0                MOVX    A,@DPTR
0081 FD                MOV     R5,A
0082 AE05              MOV     R6,AR5
0084 EF                MOV     A,R7
0085 2E                ADD     A,R6
0086 FF                MOV     R7,A
0087 900000      R     MOV     DPTR,#TxSocketDat+05H
008A EF                MOV     A,R7
008B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 46
008C 900000      R     MOV     DPTR,#StabilizerParam+020H
008F E0                MOVX    A,@DPTR
0090 FE                MOV     R6,A
0091 A3                INC     DPTR
0092 E0                MOVX    A,@DPTR
0093 FF                MOV     R7,A
0094 EF                MOV     A,R7
0095 75F064            MOV     B,#064H
0098 A4                MUL     AB
0099 FF                MOV     R7,A
009A 900000      R     MOV     DPTR,#StabilizerParam+0AH
009D E0                MOVX    A,@DPTR
009E FC                MOV     R4,A
009F A3                INC     DPTR
00A0 E0                MOVX    A,@DPTR
00A1 FD                MOV     R5,A
00A2 AE05              MOV     R6,AR5
00A4 EF                MOV     A,R7
00A5 2E                ADD     A,R6
00A6 FF                MOV     R7,A
00A7 900000      R     MOV     DPTR,#TxSocketDat+06H
00AA EF                MOV     A,R7
00AB F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 47
00AC 900000      R     MOV     DPTR,#StabilizerParam+01CH
00AF E0                MOVX    A,@DPTR
00B0 FE                MOV     R6,A
00B1 A3                INC     DPTR
00B2 E0                MOVX    A,@DPTR
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 175 

00B3 FF                MOV     R7,A
00B4 EF                MOV     A,R7
00B5 75F064            MOV     B,#064H
00B8 A4                MUL     AB
00B9 FF                MOV     R7,A
00BA 900000      R     MOV     DPTR,#StabilizerParam+0CH
00BD E0                MOVX    A,@DPTR
00BE FC                MOV     R4,A
00BF A3                INC     DPTR
00C0 E0                MOVX    A,@DPTR
00C1 FD                MOV     R5,A
00C2 AE05              MOV     R6,AR5
00C4 EF                MOV     A,R7
00C5 2E                ADD     A,R6
00C6 FF                MOV     R7,A
00C7 900000      R     MOV     DPTR,#TxSocketDat+07H
00CA EF                MOV     A,R7
00CB F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 48
00CC 900000      R     MOV     DPTR,#StabilizerParam+0EH
00CF E0                MOVX    A,@DPTR
00D0 FE                MOV     R6,A
00D1 A3                INC     DPTR
00D2 E0                MOVX    A,@DPTR
00D3 FF                MOV     R7,A
00D4 EF                MOV     A,R7
00D5 2414              ADD     A,#014H
00D7 FF                MOV     R7,A
00D8 900000      R     MOV     DPTR,#TxSocketDat+08H
00DB EF                MOV     A,R7
00DC F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 49
00DD 900000      R     MOV     DPTR,#StabilizerParam+010H
00E0 E0                MOVX    A,@DPTR
00E1 FE                MOV     R6,A
00E2 A3                INC     DPTR
00E3 E0                MOVX    A,@DPTR
00E4 FF                MOV     R7,A
00E5 EF                MOV     A,R7
00E6 2414              ADD     A,#014H
00E8 FF                MOV     R7,A
00E9 900000      R     MOV     DPTR,#TxSocketDat+09H
00EC EF                MOV     A,R7
00ED F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 51
00EE 900000      R     MOV     DPTR,#StabilizerParam+014H
00F1 E0                MOVX    A,@DPTR
00F2 FE                MOV     R6,A
00F3 A3                INC     DPTR
00F4 E0                MOVX    A,@DPTR
00F5 FF                MOV     R7,A
00F6 EF                MOV     A,R7
00F7 25E0              ADD     A,ACC
00F9 25E0              ADD     A,ACC
00FB FF                MOV     R7,A
00FC 900000      R     MOV     DPTR,#StabilizerParam+012H
00FF E0                MOVX    A,@DPTR
0100 FC                MOV     R4,A
0101 A3                INC     DPTR
0102 E0                MOVX    A,@DPTR
0103 FD                MOV     R5,A
0104 AE05              MOV     R6,AR5
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 176 

0106 EE                MOV     A,R6
0107 4F                ORL     A,R7
0108 FF                MOV     R7,A
0109 900000      R     MOV     DPTR,#StabilizerParam+016H
010C E0                MOVX    A,@DPTR
010D FC                MOV     R4,A
010E A3                INC     DPTR
010F E0                MOVX    A,@DPTR
0110 FD                MOV     R5,A
0111 AE05              MOV     R6,AR5
0113 EE                MOV     A,R6
0114 C4                SWAP    A
0115 54F0              ANL     A,#0F0H
0117 FE                MOV     R6,A
0118 EE                MOV     A,R6
0119 4F                ORL     A,R7
011A FF                MOV     R7,A
011B 900000      R     MOV     DPTR,#StabilizerParam+01AH
011E E0                MOVX    A,@DPTR
011F FC                MOV     R4,A
0120 A3                INC     DPTR
0121 E0                MOVX    A,@DPTR
0122 FD                MOV     R5,A
0123 AE05              MOV     R6,AR5
0125 EE                MOV     A,R6
0126 C4                SWAP    A
0127 33                RLC     A
0128 33                RLC     A
0129 54C0              ANL     A,#0C0H
012B FE                MOV     R6,A
012C EE                MOV     A,R6
012D 4F                ORL     A,R7
012E FF                MOV     R7,A
012F 900000      R     MOV     DPTR,#TxSocketDat+0AH
0132 EF                MOV     A,R7
0133 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 55
0134 900000      R     MOV     DPTR,#StabilizerParam
0137 E0                MOVX    A,@DPTR
0138 FE                MOV     R6,A
0139 A3                INC     DPTR
013A E0                MOVX    A,@DPTR
013B FF                MOV     R7,A
013C EF                MOV     A,R7
013D 25E0              ADD     A,ACC
013F 25E0              ADD     A,ACC
0141 FF                MOV     R7,A
0142 900000      R     MOV     DPTR,#StabilizerParam+022H
0145 E0                MOVX    A,@DPTR
0146 FC                MOV     R4,A
0147 A3                INC     DPTR
0148 E0                MOVX    A,@DPTR
0149 FD                MOV     R5,A
014A AE05              MOV     R6,AR5
014C EE                MOV     A,R6
014D C4                SWAP    A
014E 54F0              ANL     A,#0F0H
0150 FE                MOV     R6,A
0151 EE                MOV     A,R6
0152 4F                ORL     A,R7
0153 FF                MOV     R7,A
0154 900000      R     MOV     DPTR,#StabilizerParam+018H
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 177 

0157 E0                MOVX    A,@DPTR
0158 FC                MOV     R4,A
0159 A3                INC     DPTR
015A E0                MOVX    A,@DPTR
015B FD                MOV     R5,A
015C AE05              MOV     R6,AR5
015E EE                MOV     A,R6
015F 4F                ORL     A,R7
0160 FF                MOV     R7,A
0161 900000      R     MOV     DPTR,#TxSocketDat+0BH
0164 EF                MOV     A,R7
0165 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 58
0166 900000      R     MOV     DPTR,#TxSocketDat+01H
0169 E0                MOVX    A,@DPTR
016A FF                MOV     R7,A
016B 900000      R     MOV     DPTR,#TxSocketDat
016E E0                MOVX    A,@DPTR
016F FE                MOV     R6,A
0170 EE                MOV     A,R6
0171 2F                ADD     A,R7
0172 FF                MOV     R7,A
0173 900000      R     MOV     DPTR,#TxSocketDat+02H
0176 E0                MOVX    A,@DPTR
0177 FE                MOV     R6,A
0178 EF                MOV     A,R7
0179 2E                ADD     A,R6
017A FF                MOV     R7,A
017B 900000      R     MOV     DPTR,#TxSocketDat+03H
017E E0                MOVX    A,@DPTR
017F FE                MOV     R6,A
0180 EF                MOV     A,R7
0181 2E                ADD     A,R6
0182 FF                MOV     R7,A
0183 900000      R     MOV     DPTR,#TxSocketDat+04H
0186 E0                MOVX    A,@DPTR
0187 FE                MOV     R6,A
0188 EF                MOV     A,R7
0189 2E                ADD     A,R6
018A FF                MOV     R7,A
018B 900000      R     MOV     DPTR,#TxSocketDat+05H
018E E0                MOVX    A,@DPTR
018F FE                MOV     R6,A
0190 EF                MOV     A,R7
0191 2E                ADD     A,R6
0192 FF                MOV     R7,A
0193 900000      R     MOV     DPTR,#TxSocketDat+06H
0196 E0                MOVX    A,@DPTR
0197 FE                MOV     R6,A
0198 EF                MOV     A,R7
0199 2E                ADD     A,R6
019A FF                MOV     R7,A
019B 900000      R     MOV     DPTR,#TxSocketDat+07H
019E E0                MOVX    A,@DPTR
019F FE                MOV     R6,A
01A0 EF                MOV     A,R7
01A1 2E                ADD     A,R6
01A2 FF                MOV     R7,A
01A3 900000      R     MOV     DPTR,#TxSocketDat+08H
01A6 E0                MOVX    A,@DPTR
01A7 FE                MOV     R6,A
01A8 EF                MOV     A,R7
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 178 

01A9 2E                ADD     A,R6
01AA FF                MOV     R7,A
01AB 900000      R     MOV     DPTR,#TxSocketDat+09H
01AE E0                MOVX    A,@DPTR
01AF FE                MOV     R6,A
01B0 EF                MOV     A,R7
01B1 2E                ADD     A,R6
01B2 FF                MOV     R7,A
01B3 900000      R     MOV     DPTR,#TxSocketDat+0AH
01B6 E0                MOVX    A,@DPTR
01B7 FE                MOV     R6,A
01B8 EF                MOV     A,R7
01B9 2E                ADD     A,R6
01BA FF                MOV     R7,A
01BB 900000      R     MOV     DPTR,#TxSocketDat+0BH
01BE E0                MOVX    A,@DPTR
01BF FE                MOV     R6,A
01C0 EF                MOV     A,R7
01C1 2E                ADD     A,R6
01C2 FF                MOV     R7,A
01C3 900000      R     MOV     DPTR,#TxSocketDat+0CH
01C6 EF                MOV     A,R7
01C7 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 62
01C8         ?C0008:
01C8 22                RET     
             ; FUNCTION UART1_Write_Encode (END)

             ; FUNCTION RxSocketDeCode (BEGIN)
                                           ; SOURCE LINE # 63
                                           ; SOURCE LINE # 64
0000 900000      R     MOV     DPTR,#RxSocketDat+02H
0003 E0                MOVX    A,@DPTR
0004 FF                MOV     R7,A
0005 EF                MOV     A,R7
0006 D3                SETB    C
0007 9464              SUBB    A,#064H
0009 400B              JC      ?C0009
000B 900000      R     MOV     DPTR,#StabilizerParam+01EH
000E E4                CLR     A
000F F0                MOVX    @DPTR,A
0010 A3                INC     DPTR
0011 7401              MOV     A,#01H
0013 F0                MOVX    @DPTR,A
0014 8013              SJMP    ?C0010
0016         ?C0009:
                                           ; SOURCE LINE # 65
0016 900000      R     MOV     DPTR,#RxSocketDat+02H
0019 E0                MOVX    A,@DPTR
001A FF                MOV     R7,A
001B EF                MOV     A,R7
001C D3                SETB    C
001D 9464              SUBB    A,#064H
001F 5008              JNC     ?C0010
0021 900000      R     MOV     DPTR,#StabilizerParam+01EH
0024 E4                CLR     A
0025 F0                MOVX    @DPTR,A
0026 A3                INC     DPTR
0027 E4                CLR     A
0028 F0                MOVX    @DPTR,A
0029         ?C0011:
0029         ?C0010:
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 179 

                                           ; SOURCE LINE # 67
0029 900000      R     MOV     DPTR,#RxSocketDat+03H
002C E0                MOVX    A,@DPTR
002D FF                MOV     R7,A
002E EF                MOV     A,R7
002F D3                SETB    C
0030 9464              SUBB    A,#064H
0032 400B              JC      ?C0012
0034 900000      R     MOV     DPTR,#StabilizerParam+020H
0037 E4                CLR     A
0038 F0                MOVX    @DPTR,A
0039 A3                INC     DPTR
003A 7401              MOV     A,#01H
003C F0                MOVX    @DPTR,A
003D 8013              SJMP    ?C0013
003F         ?C0012:
                                           ; SOURCE LINE # 68
003F 900000      R     MOV     DPTR,#RxSocketDat+03H
0042 E0                MOVX    A,@DPTR
0043 FF                MOV     R7,A
0044 EF                MOV     A,R7
0045 D3                SETB    C
0046 9464              SUBB    A,#064H
0048 5008              JNC     ?C0013
004A 900000      R     MOV     DPTR,#StabilizerParam+020H
004D E4                CLR     A
004E F0                MOVX    @DPTR,A
004F A3                INC     DPTR
0050 E4                CLR     A
0051 F0                MOVX    @DPTR,A
0052         ?C0014:
0052         ?C0013:
                                           ; SOURCE LINE # 70
0052 900000      R     MOV     DPTR,#RxSocketDat+04H
0055 E0                MOVX    A,@DPTR
0056 FF                MOV     R7,A
0057 EF                MOV     A,R7
0058 D3                SETB    C
0059 9464              SUBB    A,#064H
005B 400B              JC      ?C0015
005D 900000      R     MOV     DPTR,#StabilizerParam+01CH
0060 E4                CLR     A
0061 F0                MOVX    @DPTR,A
0062 A3                INC     DPTR
0063 7401              MOV     A,#01H
0065 F0                MOVX    @DPTR,A
0066 8013              SJMP    ?C0016
0068         ?C0015:
                                           ; SOURCE LINE # 71
0068 900000      R     MOV     DPTR,#RxSocketDat+04H
006B E0                MOVX    A,@DPTR
006C FF                MOV     R7,A
006D EF                MOV     A,R7
006E D3                SETB    C
006F 9464              SUBB    A,#064H
0071 5008              JNC     ?C0016
0073 900000      R     MOV     DPTR,#StabilizerParam+01CH
0076 E4                CLR     A
0077 F0                MOVX    @DPTR,A
0078 A3                INC     DPTR
0079 E4                CLR     A
007A F0                MOVX    @DPTR,A
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 180 

007B         ?C0017:
007B         ?C0016:
                                           ; SOURCE LINE # 73
007B 900000      R     MOV     DPTR,#StabilizerParam+01EH
007E E0                MOVX    A,@DPTR
007F FE                MOV     R6,A
0080 A3                INC     DPTR
0081 E0                MOVX    A,@DPTR
0082 FF                MOV     R7,A
0083 7C00              MOV     R4,#00H
0085 7D64              MOV     R5,#064H
0087 120000      E     LCALL   ?C?IMUL
008A 900000      R     MOV     DPTR,#RxSocketDat+02H
008D E0                MOVX    A,@DPTR
008E FD                MOV     R5,A
008F 7C00              MOV     R4,#00H
0091 C3                CLR     C
0092 ED                MOV     A,R5
0093 9F                SUBB    A,R7
0094 FF                MOV     R7,A
0095 EC                MOV     A,R4
0096 9E                SUBB    A,R6
0097 FE                MOV     R6,A
0098 900000      R     MOV     DPTR,#StabilizerParam+02H
009B EE                MOV     A,R6
009C F0                MOVX    @DPTR,A
009D A3                INC     DPTR
009E EF                MOV     A,R7
009F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 74
00A0 900000      R     MOV     DPTR,#StabilizerParam+01EH
00A3 E0                MOVX    A,@DPTR
00A4 FE                MOV     R6,A
00A5 A3                INC     DPTR
00A6 E0                MOVX    A,@DPTR
00A7 FF                MOV     R7,A
00A8 7C00              MOV     R4,#00H
00AA 7D64              MOV     R5,#064H
00AC 120000      E     LCALL   ?C?IMUL
00AF 900000      R     MOV     DPTR,#RxSocketDat+05H
00B2 E0                MOVX    A,@DPTR
00B3 FD                MOV     R5,A
00B4 7C00              MOV     R4,#00H
00B6 C3                CLR     C
00B7 ED                MOV     A,R5
00B8 9F                SUBB    A,R7
00B9 FF                MOV     R7,A
00BA EC                MOV     A,R4
00BB 9E                SUBB    A,R6
00BC FE                MOV     R6,A
00BD 900000      R     MOV     DPTR,#StabilizerParam+08H
00C0 EE                MOV     A,R6
00C1 F0                MOVX    @DPTR,A
00C2 A3                INC     DPTR
00C3 EF                MOV     A,R7
00C4 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 76
00C5 900000      R     MOV     DPTR,#StabilizerParam+020H
00C8 E0                MOVX    A,@DPTR
00C9 FE                MOV     R6,A
00CA A3                INC     DPTR
00CB E0                MOVX    A,@DPTR
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 181 

00CC FF                MOV     R7,A
00CD 7C00              MOV     R4,#00H
00CF 7D64              MOV     R5,#064H
00D1 120000      E     LCALL   ?C?IMUL
00D4 900000      R     MOV     DPTR,#RxSocketDat+03H
00D7 E0                MOVX    A,@DPTR
00D8 FD                MOV     R5,A
00D9 7C00              MOV     R4,#00H
00DB C3                CLR     C
00DC ED                MOV     A,R5
00DD 9F                SUBB    A,R7
00DE FF                MOV     R7,A
00DF EC                MOV     A,R4
00E0 9E                SUBB    A,R6
00E1 FE                MOV     R6,A
00E2 900000      R     MOV     DPTR,#StabilizerParam+04H
00E5 EE                MOV     A,R6
00E6 F0                MOVX    @DPTR,A
00E7 A3                INC     DPTR
00E8 EF                MOV     A,R7
00E9 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 77
00EA 900000      R     MOV     DPTR,#StabilizerParam+020H
00ED E0                MOVX    A,@DPTR
00EE FE                MOV     R6,A
00EF A3                INC     DPTR
00F0 E0                MOVX    A,@DPTR
00F1 FF                MOV     R7,A
00F2 7C00              MOV     R4,#00H
00F4 7D64              MOV     R5,#064H
00F6 120000      E     LCALL   ?C?IMUL
00F9 900000      R     MOV     DPTR,#RxSocketDat+06H
00FC E0                MOVX    A,@DPTR
00FD FD                MOV     R5,A
00FE 7C00              MOV     R4,#00H
0100 C3                CLR     C
0101 ED                MOV     A,R5
0102 9F                SUBB    A,R7
0103 FF                MOV     R7,A
0104 EC                MOV     A,R4
0105 9E                SUBB    A,R6
0106 FE                MOV     R6,A
0107 900000      R     MOV     DPTR,#StabilizerParam+0AH
010A EE                MOV     A,R6
010B F0                MOVX    @DPTR,A
010C A3                INC     DPTR
010D EF                MOV     A,R7
010E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 79
010F 900000      R     MOV     DPTR,#StabilizerParam+01CH
0112 E0                MOVX    A,@DPTR
0113 FE                MOV     R6,A
0114 A3                INC     DPTR
0115 E0                MOVX    A,@DPTR
0116 FF                MOV     R7,A
0117 7C00              MOV     R4,#00H
0119 7D64              MOV     R5,#064H
011B 120000      E     LCALL   ?C?IMUL
011E 900000      R     MOV     DPTR,#RxSocketDat+04H
0121 E0                MOVX    A,@DPTR
0122 FD                MOV     R5,A
0123 7C00              MOV     R4,#00H
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 182 

0125 C3                CLR     C
0126 ED                MOV     A,R5
0127 9F                SUBB    A,R7
0128 FF                MOV     R7,A
0129 EC                MOV     A,R4
012A 9E                SUBB    A,R6
012B FE                MOV     R6,A
012C 900000      R     MOV     DPTR,#StabilizerParam+06H
012F EE                MOV     A,R6
0130 F0                MOVX    @DPTR,A
0131 A3                INC     DPTR
0132 EF                MOV     A,R7
0133 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 80
0134 900000      R     MOV     DPTR,#StabilizerParam+01CH
0137 E0                MOVX    A,@DPTR
0138 FE                MOV     R6,A
0139 A3                INC     DPTR
013A E0                MOVX    A,@DPTR
013B FF                MOV     R7,A
013C 7C00              MOV     R4,#00H
013E 7D64              MOV     R5,#064H
0140 120000      E     LCALL   ?C?IMUL
0143 900000      R     MOV     DPTR,#RxSocketDat+07H
0146 E0                MOVX    A,@DPTR
0147 FD                MOV     R5,A
0148 7C00              MOV     R4,#00H
014A C3                CLR     C
014B ED                MOV     A,R5
014C 9F                SUBB    A,R7
014D FF                MOV     R7,A
014E EC                MOV     A,R4
014F 9E                SUBB    A,R6
0150 FE                MOV     R6,A
0151 900000      R     MOV     DPTR,#StabilizerParam+0CH
0154 EE                MOV     A,R6
0155 F0                MOVX    @DPTR,A
0156 A3                INC     DPTR
0157 EF                MOV     A,R7
0158 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 82
0159 900000      R     MOV     DPTR,#RxSocketDat+08H
015C E0                MOVX    A,@DPTR
015D FF                MOV     R7,A
015E 7E00              MOV     R6,#00H
0160 EF                MOV     A,R7
0161 24EC              ADD     A,#0ECH
0163 FF                MOV     R7,A
0164 EE                MOV     A,R6
0165 34FF              ADDC    A,#0FFH
0167 FE                MOV     R6,A
0168 900000      R     MOV     DPTR,#StabilizerParam+0EH
016B EE                MOV     A,R6
016C F0                MOVX    @DPTR,A
016D A3                INC     DPTR
016E EF                MOV     A,R7
016F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 83
0170 900000      R     MOV     DPTR,#RxSocketDat+09H
0173 E0                MOVX    A,@DPTR
0174 FF                MOV     R7,A
0175 7E00              MOV     R6,#00H
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 183 

0177 EF                MOV     A,R7
0178 24EC              ADD     A,#0ECH
017A FF                MOV     R7,A
017B EE                MOV     A,R6
017C 34FF              ADDC    A,#0FFH
017E FE                MOV     R6,A
017F 900000      R     MOV     DPTR,#StabilizerParam+010H
0182 EE                MOV     A,R6
0183 F0                MOVX    @DPTR,A
0184 A3                INC     DPTR
0185 EF                MOV     A,R7
0186 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 85
0187 900000      R     MOV     DPTR,#RxSocketDat+0AH
018A E0                MOVX    A,@DPTR
018B FF                MOV     R7,A
018C 7E00              MOV     R6,#00H
018E 7E00              MOV     R6,#00H
0190 EF                MOV     A,R7
0191 5403              ANL     A,#03H
0193 FF                MOV     R7,A
0194 900000      R     MOV     DPTR,#StabilizerParam+012H
0197 EE                MOV     A,R6
0198 F0                MOVX    @DPTR,A
0199 A3                INC     DPTR
019A EF                MOV     A,R7
019B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 86
019C 900000      R     MOV     DPTR,#RxSocketDat+0AH
019F E0                MOVX    A,@DPTR
01A0 FF                MOV     R7,A
01A1 EF                MOV     A,R7
01A2 13                RRC     A
01A3 13                RRC     A
01A4 543F              ANL     A,#03FH
01A6 FF                MOV     R7,A
01A7 7E00              MOV     R6,#00H
01A9 7E00              MOV     R6,#00H
01AB EF                MOV     A,R7
01AC 5403              ANL     A,#03H
01AE FF                MOV     R7,A
01AF 900000      R     MOV     DPTR,#StabilizerParam+014H
01B2 EE                MOV     A,R6
01B3 F0                MOVX    @DPTR,A
01B4 A3                INC     DPTR
01B5 EF                MOV     A,R7
01B6 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 87
01B7 900000      R     MOV     DPTR,#RxSocketDat+0AH
01BA E0                MOVX    A,@DPTR
01BB FF                MOV     R7,A
01BC EF                MOV     A,R7
01BD C4                SWAP    A
01BE 540F              ANL     A,#0FH
01C0 FF                MOV     R7,A
01C1 7E00              MOV     R6,#00H
01C3 7E00              MOV     R6,#00H
01C5 EF                MOV     A,R7
01C6 5403              ANL     A,#03H
01C8 FF                MOV     R7,A
01C9 900000      R     MOV     DPTR,#StabilizerParam+016H
01CC EE                MOV     A,R6
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 184 

01CD F0                MOVX    @DPTR,A
01CE A3                INC     DPTR
01CF EF                MOV     A,R7
01D0 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 88
01D1 900000      R     MOV     DPTR,#RxSocketDat+0AH
01D4 E0                MOVX    A,@DPTR
01D5 FF                MOV     R7,A
01D6 EF                MOV     A,R7
01D7 C4                SWAP    A
01D8 13                RRC     A
01D9 13                RRC     A
01DA 5403              ANL     A,#03H
01DC FF                MOV     R7,A
01DD 7E00              MOV     R6,#00H
01DF 7E00              MOV     R6,#00H
01E1 EF                MOV     A,R7
01E2 5403              ANL     A,#03H
01E4 FF                MOV     R7,A
01E5 900000      R     MOV     DPTR,#StabilizerParam+01AH
01E8 EE                MOV     A,R6
01E9 F0                MOVX    @DPTR,A
01EA A3                INC     DPTR
01EB EF                MOV     A,R7
01EC F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 90
01ED 900000      R     MOV     DPTR,#RxSocketDat+0BH
01F0 E0                MOVX    A,@DPTR
01F1 FF                MOV     R7,A
01F2 7E00              MOV     R6,#00H
01F4 7E00              MOV     R6,#00H
01F6 EF                MOV     A,R7
01F7 5403              ANL     A,#03H
01F9 FF                MOV     R7,A
01FA 900000      R     MOV     DPTR,#StabilizerParam+018H
01FD EE                MOV     A,R6
01FE F0                MOVX    @DPTR,A
01FF A3                INC     DPTR
0200 EF                MOV     A,R7
0201 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 91
0202 900000      R     MOV     DPTR,#RxSocketDat+0BH
0205 E0                MOVX    A,@DPTR
0206 FF                MOV     R7,A
0207 EF                MOV     A,R7
0208 13                RRC     A
0209 13                RRC     A
020A 543F              ANL     A,#03FH
020C FF                MOV     R7,A
020D 7E00              MOV     R6,#00H
020F 7E00              MOV     R6,#00H
0211 EF                MOV     A,R7
0212 5403              ANL     A,#03H
0214 FF                MOV     R7,A
0215 900000      R     MOV     DPTR,#StabilizerParam
0218 EE                MOV     A,R6
0219 F0                MOVX    @DPTR,A
021A A3                INC     DPTR
021B EF                MOV     A,R7
021C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 92
021D 900000      R     MOV     DPTR,#RxSocketDat+0BH
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 185 

0220 E0                MOVX    A,@DPTR
0221 FF                MOV     R7,A
0222 EF                MOV     A,R7
0223 C4                SWAP    A
0224 540F              ANL     A,#0FH
0226 FF                MOV     R7,A
0227 7E00              MOV     R6,#00H
0229 7E00              MOV     R6,#00H
022B EF                MOV     A,R7
022C 5403              ANL     A,#03H
022E FF                MOV     R7,A
022F 900000      R     MOV     DPTR,#StabilizerParam+022H
0232 EE                MOV     A,R6
0233 F0                MOVX    @DPTR,A
0234 A3                INC     DPTR
0235 EF                MOV     A,R7
0236 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 93
0237         ?C0018:
0237 22                RET     
             ; FUNCTION RxSocketDeCode (END)

             ; FUNCTION RxSocketHandler (BEGIN)
                                           ; SOURCE LINE # 94
                                           ; SOURCE LINE # 97
0000 900000      R     MOV     DPTR,#i
0003 E4                CLR     A
0004 F0                MOVX    @DPTR,A
0005 900000      R     MOV     DPTR,#Crc_Data
0008 E4                CLR     A
0009 F0                MOVX    @DPTR,A
000A         ?C0019:
000A 900000      R     MOV     DPTR,#RxSocketDat+01H
000D E0                MOVX    A,@DPTR
000E FF                MOV     R7,A
000F 7E00              MOV     R6,#00H
0011 EF                MOV     A,R7
0012 2402              ADD     A,#02H
0014 FF                MOV     R7,A
0015 EE                MOV     A,R6
0016 3400              ADDC    A,#00H
0018 FE                MOV     R6,A
0019 900000      R     MOV     DPTR,#i
001C E0                MOVX    A,@DPTR
001D FD                MOV     R5,A
001E 7C00              MOV     R4,#00H
0020 C3                CLR     C
0021 ED                MOV     A,R5
0022 9F                SUBB    A,R7
0023 EE                MOV     A,R6
0024 6480              XRL     A,#080H
0026 F8                MOV     R0,A
0027 EC                MOV     A,R4
0028 6480              XRL     A,#080H
002A 98                SUBB    A,R0
002B 501F              JNC     ?C0020
                                           ; SOURCE LINE # 98
002D 900000      R     MOV     DPTR,#i
0030 E0                MOVX    A,@DPTR
0031 FF                MOV     R7,A
0032 7400        R     MOV     A,#LOW RxSocketDat
0034 2F                ADD     A,R7
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 186 

0035 F582              MOV     DPL,A
0037 E4                CLR     A
0038 3400        R     ADDC    A,#HIGH RxSocketDat
003A F583              MOV     DPH,A
003C E0                MOVX    A,@DPTR
003D FF                MOV     R7,A
003E 900000      R     MOV     DPTR,#Crc_Data
0041 E0                MOVX    A,@DPTR
0042 2F                ADD     A,R7
0043 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 99
0044         ?C0021:
0044 900000      R     MOV     DPTR,#i
0047 E0                MOVX    A,@DPTR
0048 04                INC     A
0049 F0                MOVX    @DPTR,A
004A 80BE              SJMP    ?C0019
004C         ?C0020:
                                           ; SOURCE LINE # 101
004C 900000      R     MOV     DPTR,#i
004F E0                MOVX    A,@DPTR
0050 FF                MOV     R7,A
0051 7400        R     MOV     A,#LOW RxSocketDat
0053 2F                ADD     A,R7
0054 F582              MOV     DPL,A
0056 E4                CLR     A
0057 3400        R     ADDC    A,#HIGH RxSocketDat
0059 F583              MOV     DPH,A
005B E0                MOVX    A,@DPTR
005C FF                MOV     R7,A
005D 900000      R     MOV     DPTR,#Crc_Data
0060 E0                MOVX    A,@DPTR
0061 FE                MOV     R6,A
0062 EE                MOV     A,R6
0063 6F                XRL     A,R7
0064 704D              JNZ     ?C0026
                                           ; SOURCE LINE # 102
0066 900000      R     MOV     DPTR,#RxSocketDat
0069 E0                MOVX    A,@DPTR
006A FF                MOV     R7,A
006B EF                MOV     A,R7
006C B4D821            CJNE    A,#0D8H,?C0023
006F 900000      R     MOV     DPTR,#RxSocketDat+01H
0072 E0                MOVX    A,@DPTR
0073 FF                MOV     R7,A
0074 EF                MOV     A,R7
0075 B40118            CJNE    A,#01H,?C0023
0078 900000      R     MOV     DPTR,#RxSocketDat+02H
007B E0                MOVX    A,@DPTR
007C FF                MOV     R7,A
007D EF                MOV     A,R7
007E B4CC0F            CJNE    A,#0CCH,?C0023
                                           ; SOURCE LINE # 103
0081 900000      R     MOV     DPTR,#RxTxStatue
0084 E0                MOVX    A,@DPTR
0085 FF                MOV     R7,A
0086 EF                MOV     A,R7
0087 54FD              ANL     A,#0FDH
0089 FF                MOV     R7,A
008A 900000      R     MOV     DPTR,#RxTxStatue
008D EF                MOV     A,R7
008E F0                MOVX    @DPTR,A
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 187 

                                           ; SOURCE LINE # 104
008F 22                RET     
0090         ?C0023:
0090 900000      R     MOV     DPTR,#RxSocketDat
0093 E0                MOVX    A,@DPTR
0094 FF                MOV     R7,A
0095 EF                MOV     A,R7
0096 B4D81A            CJNE    A,#0D8H,?C0026
0099 900000      R     MOV     DPTR,#RxSocketDat+01H
009C E0                MOVX    A,@DPTR
009D FF                MOV     R7,A
009E EF                MOV     A,R7
009F B40A11            CJNE    A,#0AH,?C0026
                                           ; SOURCE LINE # 105
00A2 900000      R     MOV     DPTR,#RxTxStatue
00A5 E0                MOVX    A,@DPTR
00A6 FF                MOV     R7,A
00A7 EF                MOV     A,R7
00A8 54FE              ANL     A,#0FEH
00AA FF                MOV     R7,A
00AB 900000      R     MOV     DPTR,#RxTxStatue
00AE EF                MOV     A,R7
00AF F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 106
00B0 120000      R     LCALL   RxSocketDeCode
                                           ; SOURCE LINE # 107
00B3         ?C0025:
00B3         ?C0024:
                                           ; SOURCE LINE # 108
00B3         ?C0022:
                                           ; SOURCE LINE # 109
00B3         ?C0026:
00B3 22                RET     
             ; FUNCTION RxSocketHandler (END)

             ; FUNCTION _DetectChargeParameter (BEGIN)
                                           ; SOURCE LINE # 110
0000 900000      R     MOV     DPTR,#pData
0003 EB                MOV     A,R3
0004 F0                MOVX    @DPTR,A
0005 A3                INC     DPTR
0006 EA                MOV     A,R2
0007 F0                MOVX    @DPTR,A
0008 A3                INC     DPTR
0009 E9                MOV     A,R1
000A F0                MOVX    @DPTR,A
000B 900000      R     MOV     DPTR,#DataSize
000E ED                MOV     A,R5
000F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 113
0010 900000      R     MOV     DPTR,#Sum
0013 E4                CLR     A
0014 F0                MOVX    @DPTR,A
0015 A3                INC     DPTR
0016 E4                CLR     A
0017 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 114
0018 900000      R     MOV     DPTR,#i
001B E4                CLR     A
001C F0                MOVX    @DPTR,A
001D         ?C0027:
001D 900000      R     MOV     DPTR,#DataSize
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 188 

0020 E0                MOVX    A,@DPTR
0021 FF                MOV     R7,A
0022 900000      R     MOV     DPTR,#i
0025 E0                MOVX    A,@DPTR
0026 FE                MOV     R6,A
0027 EE                MOV     A,R6
0028 C3                CLR     C
0029 9F                SUBB    A,R7
002A 5034              JNC     ?C0028
                                           ; SOURCE LINE # 115
002C 900000      R     MOV     DPTR,#pData
002F E0                MOVX    A,@DPTR
0030 FB                MOV     R3,A
0031 A3                INC     DPTR
0032 E0                MOVX    A,@DPTR
0033 FA                MOV     R2,A
0034 A3                INC     DPTR
0035 E0                MOVX    A,@DPTR
0036 F9                MOV     R1,A
0037 900000      R     MOV     DPTR,#i
003A E0                MOVX    A,@DPTR
003B FF                MOV     R7,A
003C 75F002            MOV     B,#02H
003F EF                MOV     A,R7
0040 A4                MUL     AB
0041 F582              MOV     DPL,A
0043 85F083            MOV     DPH,B
0046 120000      E     LCALL   ?C?ILDOPTR
0049 FF                MOV     R7,A
004A AEF0              MOV     R6,B
004C 900000      R     MOV     DPTR,#Sum+01H
004F E0                MOVX    A,@DPTR
0050 2F                ADD     A,R7
0051 F0                MOVX    @DPTR,A
0052 900000      R     MOV     DPTR,#Sum
0055 E0                MOVX    A,@DPTR
0056 3E                ADDC    A,R6
0057 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 116
0058         ?C0029:
0058 900000      R     MOV     DPTR,#i
005B E0                MOVX    A,@DPTR
005C 04                INC     A
005D F0                MOVX    @DPTR,A
005E 80BD              SJMP    ?C0027
0060         ?C0028:
                                           ; SOURCE LINE # 117
0060 900000      R     MOV     DPTR,#SumPre
0063 E0                MOVX    A,@DPTR
0064 FE                MOV     R6,A
0065 A3                INC     DPTR
0066 E0                MOVX    A,@DPTR
0067 FF                MOV     R7,A
0068 900000      R     MOV     DPTR,#Sum
006B E0                MOVX    A,@DPTR
006C FC                MOV     R4,A
006D A3                INC     DPTR
006E E0                MOVX    A,@DPTR
006F FD                MOV     R5,A
0070 ED                MOV     A,R5
0071 6F                XRL     A,R7
0072 7002              JNZ     ?C0076
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 189 

0074 EC                MOV     A,R4
0075 6E                XRL     A,R6
0076         ?C0076:
0076 6053              JZ      ?C0033
                                           ; SOURCE LINE # 118
0078 900000      R     MOV     DPTR,#Sum
007B E0                MOVX    A,@DPTR
007C FE                MOV     R6,A
007D A3                INC     DPTR
007E E0                MOVX    A,@DPTR
007F FF                MOV     R7,A
0080 900000      R     MOV     DPTR,#SumPre
0083 EE                MOV     A,R6
0084 F0                MOVX    @DPTR,A
0085 A3                INC     DPTR
0086 EF                MOV     A,R7
0087 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 119
0088 900000      R     MOV     DPTR,#RxTxStatue
008B E0                MOVX    A,@DPTR
008C FF                MOV     R7,A
008D EF                MOV     A,R7
008E 20E13A            JB      ACC.1,?C0033
                                           ; SOURCE LINE # 120
0091 900000      R     MOV     DPTR,#RxTxStatue
0094 E0                MOVX    A,@DPTR
0095 FF                MOV     R7,A
0096 EF                MOV     A,R7
0097 54FE              ANL     A,#0FEH
0099 FF                MOV     R7,A
009A 900000      R     MOV     DPTR,#RxTxStatue
009D EF                MOV     A,R7
009E F0                MOVX    @DPTR,A
009F 900000      R     MOV     DPTR,#RxTxStatue
00A2 E0                MOVX    A,@DPTR
00A3 FF                MOV     R7,A
00A4 EF                MOV     A,R7
00A5 4402              ORL     A,#02H
00A7 FF                MOV     R7,A
00A8 900000      R     MOV     DPTR,#RxTxStatue
00AB EF                MOV     A,R7
00AC F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 122
00AD C28A              CLR     TCON_IT1
                                           ; SOURCE LINE # 123
00AF E500        E     MOV     A,TickCnt1ms+01H
00B1 2432              ADD     A,#032H
00B3 F500        R     MOV     StablizerTickCnt+01H,A
00B5 E500        E     MOV     A,TickCnt1ms
00B7 3400              ADDC    A,#00H
00B9 F500        R     MOV     StablizerTickCnt,A
                                           ; SOURCE LINE # 124
00BB C3                CLR     C
00BC E500        R     MOV     A,StablizerTickCnt+01H
00BE 9432              SUBB    A,#032H
00C0 E500        R     MOV     A,StablizerTickCnt
00C2 9400              SUBB    A,#00H
00C4 5003              JNC     ?C0032
                                           ; SOURCE LINE # 125
00C6 750001      R     MOV     StablizerTickOverFlow,#01H
                                           ; SOURCE LINE # 126
00C9         ?C0032:
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 190 

                                           ; SOURCE LINE # 127
00C9 D28A              SETB    TCON_IT1
                                           ; SOURCE LINE # 128
00CB         ?C0031:
                                           ; SOURCE LINE # 129
00CB         ?C0030:
                                           ; SOURCE LINE # 130
00CB         ?C0033:
00CB 22                RET     
             ; FUNCTION _DetectChargeParameter (END)

             ; FUNCTION StablizerDatInit (BEGIN)
                                           ; SOURCE LINE # 132
                                           ; SOURCE LINE # 135
0000 900000      R     MOV     DPTR,#i
0003 E4                CLR     A
0004 F0                MOVX    @DPTR,A
0005         ?C0034:
0005 900000      R     MOV     DPTR,#i
0008 E0                MOVX    A,@DPTR
0009 FF                MOV     R7,A
000A EF                MOV     A,R7
000B C3                CLR     C
000C 940D              SUBB    A,#0DH
000E 5019              JNC     ?C0035
0010 900000      R     MOV     DPTR,#i
0013 E0                MOVX    A,@DPTR
0014 FF                MOV     R7,A
0015 7400        R     MOV     A,#LOW TxSocketDat
0017 2F                ADD     A,R7
0018 F582              MOV     DPL,A
001A E4                CLR     A
001B 3400        R     ADDC    A,#HIGH TxSocketDat
001D F583              MOV     DPH,A
001F E4                CLR     A
0020 F0                MOVX    @DPTR,A
0021         ?C0036:
0021 900000      R     MOV     DPTR,#i
0024 E0                MOVX    A,@DPTR
0025 04                INC     A
0026 F0                MOVX    @DPTR,A
0027 80DC              SJMP    ?C0034
0029         ?C0035:
                                           ; SOURCE LINE # 136
0029 900000      R     MOV     DPTR,#i
002C E4                CLR     A
002D F0                MOVX    @DPTR,A
002E         ?C0037:
002E 900000      R     MOV     DPTR,#i
0031 E0                MOVX    A,@DPTR
0032 FF                MOV     R7,A
0033 EF                MOV     A,R7
0034 C3                CLR     C
0035 940D              SUBB    A,#0DH
0037 5019              JNC     ?C0038
0039 900000      R     MOV     DPTR,#i
003C E0                MOVX    A,@DPTR
003D FF                MOV     R7,A
003E 7400        R     MOV     A,#LOW RxSocketDat
0040 2F                ADD     A,R7
0041 F582              MOV     DPL,A
0043 E4                CLR     A
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 191 

0044 3400        R     ADDC    A,#HIGH RxSocketDat
0046 F583              MOV     DPH,A
0048 E4                CLR     A
0049 F0                MOVX    @DPTR,A
004A         ?C0039:
004A 900000      R     MOV     DPTR,#i
004D E0                MOVX    A,@DPTR
004E 04                INC     A
004F F0                MOVX    @DPTR,A
0050 80DC              SJMP    ?C0037
0052         ?C0038:
                                           ; SOURCE LINE # 137
0052 900000      R     MOV     DPTR,#i
0055 E4                CLR     A
0056 F0                MOVX    @DPTR,A
0057         ?C0040:
0057 900000      R     MOV     DPTR,#i
005A E0                MOVX    A,@DPTR
005B FF                MOV     R7,A
005C EF                MOV     A,R7
005D C3                CLR     C
005E 9412              SUBB    A,#012H
0060 501E              JNC     ?C0041
0062 900000      R     MOV     DPTR,#i
0065 E0                MOVX    A,@DPTR
0066 FF                MOV     R7,A
0067 EF                MOV     A,R7
0068 25E0              ADD     A,ACC
006A 2400        R     ADD     A,#LOW StabilizerParam
006C F582              MOV     DPL,A
006E E4                CLR     A
006F 3400        R     ADDC    A,#HIGH StabilizerParam
0071 F583              MOV     DPH,A
0073 E4                CLR     A
0074 F0                MOVX    @DPTR,A
0075 A3                INC     DPTR
0076 E4                CLR     A
0077 F0                MOVX    @DPTR,A
0078         ?C0042:
0078 900000      R     MOV     DPTR,#i
007B E0                MOVX    A,@DPTR
007C 04                INC     A
007D F0                MOVX    @DPTR,A
007E 80D7              SJMP    ?C0040
0080         ?C0041:
                                           ; SOURCE LINE # 139
0080 900000      R     MOV     DPTR,#RxStatusIdx
0083 E4                CLR     A
0084 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 140
0085 900000      R     MOV     DPTR,#RxPackageData
0088 E4                CLR     A
0089 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 141
008A 900000      R     MOV     DPTR,#RxPackageLength
008D E4                CLR     A
008E F0                MOVX    @DPTR,A
008F 900000      R     MOV     DPTR,#RxPackageCnt
0092 E4                CLR     A
0093 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 143
0094 750000      R     MOV     DetectStablizerTickOverFlow,#00H
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 192 

0097 750000      R     MOV     DetectStablizerTickCnt,#00H
009A 750000      R     MOV     DetectStablizerTickCnt+01H,#00H
                                           ; SOURCE LINE # 144
009D 750000      R     MOV     StablizerTickOverFlow,#00H
00A0 750000      R     MOV     StablizerTickCnt,#00H
00A3 750000      R     MOV     StablizerTickCnt+01H,#00H
                                           ; SOURCE LINE # 145
00A6         ?C0043:
00A6 22                RET     
             ; FUNCTION StablizerDatInit (END)

             ; FUNCTION StablizerDetect (BEGIN)
                                           ; SOURCE LINE # 146
                                           ; SOURCE LINE # 149
0000 900000      R     MOV     DPTR,#InitDatCnt
0003 7432              MOV     A,#032H
0005 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 150
0006 900000      R     MOV     DPTR,#RxTxStatue
0009 7401              MOV     A,#01H
000B F0                MOVX    @DPTR,A
000C         ?C0044:
                                           ; SOURCE LINE # 152
                                           ; SOURCE LINE # 154
000C 900000      R     MOV     DPTR,#RxDatHandle
000F E0                MOVX    A,@DPTR
0010 FF                MOV     R7,A
0011 EF                MOV     A,R7
0012 B4010F            CJNE    A,#01H,?C0046
                                           ; SOURCE LINE # 155
0015 900000      E     MOV     DPTR,#SysModuleEnable+01H
0018 E0                MOVX    A,@DPTR
0019 FF                MOV     R7,A
001A EF                MOV     A,R7
001B 4401              ORL     A,#01H
001D FF                MOV     R7,A
001E 900000      E     MOV     DPTR,#SysModuleEnable+01H
0021 EF                MOV     A,R7
0022 F0                MOVX    @DPTR,A
0023 22                RET     
                                           ; SOURCE LINE # 157
0024         ?C0046:
                                           ; SOURCE LINE # 159
0024 C28A              CLR     TCON_IT1
                                           ; SOURCE LINE # 160
0026 E500        R     MOV     A,DetectStablizerTickOverFlow
0028 B40118            CJNE    A,#01H,?C0048
                                           ; SOURCE LINE # 161
002B D3                SETB    C
002C E500        E     MOV     A,TickCnt1ms+01H
002E 94FB              SUBB    A,#0FBH
0030 E500        E     MOV     A,TickCnt1ms
0032 94FF              SUBB    A,#0FFH
0034 4006              JC      ?C0049
                                           ; SOURCE LINE # 162
0036 00                NOP     
0037 00                NOP     
0038 00                NOP     
0039 00                NOP     
                                           ; SOURCE LINE # 163
003A 8003              SJMP    ?C0050
003C         ?C0049:
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 193 

                                           ; SOURCE LINE # 164
003C 750000      R     MOV     DetectStablizerTickOverFlow,#00H
                                           ; SOURCE LINE # 165
003F         ?C0050:
                                           ; SOURCE LINE # 166
003F D28A              SETB    TCON_IT1
                                           ; SOURCE LINE # 167
0041 80C9              SJMP    ?C0044
0043         ?C0048:
                                           ; SOURCE LINE # 168
0043 C3                CLR     C
0044 E500        E     MOV     A,TickCnt1ms+01H
0046 9500        R     SUBB    A,DetectStablizerTickCnt+01H
0048 E500        E     MOV     A,TickCnt1ms
004A 9500        R     SUBB    A,DetectStablizerTickCnt
004C 40BE              JC      ?C0044
                                           ; SOURCE LINE # 169
004E E500        E     MOV     A,TickCnt1ms+01H
0050 2404              ADD     A,#04H
0052 F500        R     MOV     DetectStablizerTickCnt+01H,A
0054 E500        E     MOV     A,TickCnt1ms
0056 3400              ADDC    A,#00H
0058 F500        R     MOV     DetectStablizerTickCnt,A
                                           ; SOURCE LINE # 170
005A C3                CLR     C
005B E500        R     MOV     A,DetectStablizerTickCnt+01H
005D 9404              SUBB    A,#04H
005F E500        R     MOV     A,DetectStablizerTickCnt
0061 9400              SUBB    A,#00H
0063 5003              JNC     ?C0053
0065 750001      R     MOV     DetectStablizerTickOverFlow,#01H
0068         ?C0053:
                                           ; SOURCE LINE # 171
0068 D28A              SETB    TCON_IT1
                                           ; SOURCE LINE # 173
006A 900000      R     MOV     DPTR,#InitDatCnt
006D E0                MOVX    A,@DPTR
006E 14                DEC     A
006F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 174
0070 120000      R     LCALL   UART1_Read_Encode
                                           ; SOURCE LINE # 175
0073 7B01              MOV     R3,#01H
0075 7A00        R     MOV     R2,#HIGH TxSocketDat
0077 7900        R     MOV     R1,#LOW TxSocketDat
0079 7D04              MOV     R5,#04H
007B 120000      R     LCALL   _UART1_Write_Buffer
                                           ; SOURCE LINE # 176
007E         ?C0052:
                                           ; SOURCE LINE # 177
007E         ?C0051:
                                           ; SOURCE LINE # 178
007E 808C              SJMP    ?C0044
0080         ?C0045:
                                           ; SOURCE LINE # 179
0080 53A5FE            ANL     P1MDOUT,#0FEH
                                           ; SOURCE LINE # 180
0083 E5F2              MOV     A,P1MDIN
0085 54FE              ANL     A,#0FEH
0087 FF                MOV     R7,A
0088 EF                MOV     A,R7
0089 4401              ORL     A,#01H
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 194 

008B F5F2              MOV     P1MDIN,A
                                           ; SOURCE LINE # 181
008D D290              SETB    P1_B0
                                           ; SOURCE LINE # 183
008F 53A5FD            ANL     P1MDOUT,#0FDH
                                           ; SOURCE LINE # 184
0092 E5F2              MOV     A,P1MDIN
0094 54FD              ANL     A,#0FDH
0096 FF                MOV     R7,A
0097 EF                MOV     A,R7
0098 4402              ORL     A,#02H
009A F5F2              MOV     P1MDIN,A
                                           ; SOURCE LINE # 185
009C D291              SETB    P1_B1
                                           ; SOURCE LINE # 186
009E         ?C0047:
009E 22                RET     
             ; FUNCTION StablizerDetect (END)

             ; FUNCTION StablizerProcessHandle (BEGIN)
                                           ; SOURCE LINE # 187
                                           ; SOURCE LINE # 189
0000 900000      R     MOV     DPTR,#RxDatHandle
0003 E0                MOVX    A,@DPTR
0004 FF                MOV     R7,A
0005 EF                MOV     A,R7
0006 6008              JZ      ?C0054
                                           ; SOURCE LINE # 190
0008 900000      R     MOV     DPTR,#RxDatHandle
000B E4                CLR     A
000C F0                MOVX    @DPTR,A
000D 120000      R     LCALL   RxSocketHandler
                                           ; SOURCE LINE # 191
0010         ?C0054:
                                           ; SOURCE LINE # 193
0010 C28A              CLR     TCON_IT1
                                           ; SOURCE LINE # 194
0012 E500        R     MOV     A,StablizerTickOverFlow
0014 B40115            CJNE    A,#01H,?C0055
                                           ; SOURCE LINE # 195
0017 D3                SETB    C
0018 E500        E     MOV     A,TickCnt1ms+01H
001A 94CD              SUBB    A,#0CDH
001C E500        E     MOV     A,TickCnt1ms
001E 94FF              SUBB    A,#0FFH
0020 4004              JC      ?C0056
                                           ; SOURCE LINE # 196
0022 00                NOP     
0023 00                NOP     
                                           ; SOURCE LINE # 197
0024 8003              SJMP    ?C0057
0026         ?C0056:
                                           ; SOURCE LINE # 198
0026 750000      R     MOV     StablizerTickOverFlow,#00H
                                           ; SOURCE LINE # 199
0029         ?C0057:
                                           ; SOURCE LINE # 200
0029 D28A              SETB    TCON_IT1
                                           ; SOURCE LINE # 201
002B 22                RET     
002C         ?C0055:
                                           ; SOURCE LINE # 202
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 195 

002C C3                CLR     C
002D E500        E     MOV     A,TickCnt1ms+01H
002F 9500        R     SUBB    A,StablizerTickCnt+01H
0031 E500        E     MOV     A,TickCnt1ms
0033 9500        R     SUBB    A,StablizerTickCnt
0035 404B              JC      ?C0064
                                           ; SOURCE LINE # 203
0037 E500        E     MOV     A,TickCnt1ms+01H
0039 2432              ADD     A,#032H
003B F500        R     MOV     StablizerTickCnt+01H,A
003D E500        E     MOV     A,TickCnt1ms
003F 3400              ADDC    A,#00H
0041 F500        R     MOV     StablizerTickCnt,A
                                           ; SOURCE LINE # 204
0043 C3                CLR     C
0044 E500        R     MOV     A,StablizerTickCnt+01H
0046 9432              SUBB    A,#032H
0048 E500        R     MOV     A,StablizerTickCnt
004A 9400              SUBB    A,#00H
004C 5003              JNC     ?C0060
004E 750001      R     MOV     StablizerTickOverFlow,#01H
0051         ?C0060:
                                           ; SOURCE LINE # 205
0051 D28A              SETB    TCON_IT1
                                           ; SOURCE LINE # 207
0053 900000      R     MOV     DPTR,#RxTxStatue
0056 E0                MOVX    A,@DPTR
0057 FF                MOV     R7,A
0058 EF                MOV     A,R7
0059 30E00F            JNB     ACC.0,?C0061
                                           ; SOURCE LINE # 208
005C 120000      R     LCALL   UART1_Read_Encode
                                           ; SOURCE LINE # 209
005F 7B01              MOV     R3,#01H
0061 7A00        R     MOV     R2,#HIGH TxSocketDat
0063 7900        R     MOV     R1,#LOW TxSocketDat
0065 7D04              MOV     R5,#04H
0067 120000      R     LCALL   _UART1_Write_Buffer
                                           ; SOURCE LINE # 210
006A 22                RET     
006B         ?C0061:
006B 900000      R     MOV     DPTR,#RxTxStatue
006E E0                MOVX    A,@DPTR
006F FF                MOV     R7,A
0070 EF                MOV     A,R7
0071 30E10E            JNB     ACC.1,?C0064
                                           ; SOURCE LINE # 211
0074 120000      R     LCALL   UART1_Write_Encode
                                           ; SOURCE LINE # 212
0077 7B01              MOV     R3,#01H
0079 7A00        R     MOV     R2,#HIGH TxSocketDat
007B 7900        R     MOV     R1,#LOW TxSocketDat
007D 7D0D              MOV     R5,#0DH
007F 120000      R     LCALL   _UART1_Write_Buffer
                                           ; SOURCE LINE # 213
0082         ?C0063:
0082         ?C0062:
                                           ; SOURCE LINE # 214
0082         ?C0059:
                                           ; SOURCE LINE # 215
0082         ?C0058:
                                           ; SOURCE LINE # 216
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 196 

0082         ?C0064:
0082 22                RET     
             ; FUNCTION StablizerProcessHandle (END)

             ; FUNCTION UART1_ISR (BEGIN)
0000 C0E0              PUSH    ACC
0002 C083              PUSH    DPH
0004 C082              PUSH    DPL
0006 C0D0              PUSH    PSW
0008 75D000            MOV     PSW,#00H
000B C006              PUSH    AR6
000D C007              PUSH    AR7
                                           ; SOURCE LINE # 218
                                           ; SOURCE LINE # 219
000F E5D2              MOV     A,SCON1
0011 20E003            JB      ACC.0,$ + 6H
0014 020000      R     LJMP    ?C0075
                                           ; SOURCE LINE # 220
0017 53D2FE            ANL     SCON1,#0FEH
                                           ; SOURCE LINE # 221
001A 900000      R     MOV     DPTR,#RxPackageData
001D E5D3              MOV     A,SBUF1
001F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 223
0020 900000      R     MOV     DPTR,#RxStatusIdx
0023 E0                MOVX    A,@DPTR
0024 FF                MOV     R7,A
0025 EF                MOV     A,R7
0026 701C              JNZ     ?C0066
0028 900000      R     MOV     DPTR,#RxPackageData
002B E0                MOVX    A,@DPTR
002C FF                MOV     R7,A
002D EF                MOV     A,R7
002E B4D813            CJNE    A,#0D8H,?C0066
                                           ; SOURCE LINE # 224
0031 900000      R     MOV     DPTR,#RxStatusIdx
0034 7401              MOV     A,#01H
0036 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 225
0037 900000      R     MOV     DPTR,#RxPackageData
003A E0                MOVX    A,@DPTR
003B FF                MOV     R7,A
003C 900000      R     MOV     DPTR,#RxSocketDat
003F EF                MOV     A,R7
0040 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 226
0041 020000      R     LJMP    ?C0075
0044         ?C0066:
0044 900000      R     MOV     DPTR,#RxStatusIdx
0047 E0                MOVX    A,@DPTR
0048 FF                MOV     R7,A
0049 EF                MOV     A,R7
004A B4012C            CJNE    A,#01H,?C0068
004D 900000      R     MOV     DPTR,#RxPackageData
0050 E0                MOVX    A,@DPTR
0051 FF                MOV     R7,A
0052 EF                MOV     A,R7
0053 C3                CLR     C
0054 9414              SUBB    A,#014H
0056 5021              JNC     ?C0068
                                           ; SOURCE LINE # 227
0058 900000      R     MOV     DPTR,#RxStatusIdx
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 197 

005B 7402              MOV     A,#02H
005D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 228
005E 900000      R     MOV     DPTR,#RxPackageData
0061 E0                MOVX    A,@DPTR
0062 FF                MOV     R7,A
0063 900000      R     MOV     DPTR,#RxSocketDat+01H
0066 EF                MOV     A,R7
0067 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 229
0068 900000      R     MOV     DPTR,#RxPackageCnt
006B E4                CLR     A
006C F0                MOVX    @DPTR,A
006D 900000      R     MOV     DPTR,#RxPackageData
0070 E0                MOVX    A,@DPTR
0071 FF                MOV     R7,A
0072 900000      R     MOV     DPTR,#RxPackageLength
0075 EF                MOV     A,R7
0076 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 230
0077 8073              SJMP    ?C0075
0079         ?C0068:
0079 900000      R     MOV     DPTR,#RxStatusIdx
007C E0                MOVX    A,@DPTR
007D FF                MOV     R7,A
007E EF                MOV     A,R7
007F B40239            CJNE    A,#02H,?C0070
0082 900000      R     MOV     DPTR,#RxPackageLength
0085 E0                MOVX    A,@DPTR
0086 FF                MOV     R7,A
0087 EF                MOV     A,R7
0088 D3                SETB    C
0089 9400              SUBB    A,#00H
008B 402E              JC      ?C0070
                                           ; SOURCE LINE # 231
008D 900000      R     MOV     DPTR,#RxPackageLength
0090 E0                MOVX    A,@DPTR
0091 14                DEC     A
0092 FF                MOV     R7,A
0093 F0                MOVX    @DPTR,A
0094 EF                MOV     A,R7
0095 7006              JNZ     ?C0071
                                           ; SOURCE LINE # 232
0097 900000      R     MOV     DPTR,#RxStatusIdx
009A 7403              MOV     A,#03H
009C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 233
009D         ?C0071:
                                           ; SOURCE LINE # 234
009D 900000      R     MOV     DPTR,#RxPackageData
00A0 E0                MOVX    A,@DPTR
00A1 FF                MOV     R7,A
00A2 900000      R     MOV     DPTR,#RxPackageCnt
00A5 E0                MOVX    A,@DPTR
00A6 FE                MOV     R6,A
00A7 7400        R     MOV     A,#LOW RxSocketDat+02H
00A9 2E                ADD     A,R6
00AA F582              MOV     DPL,A
00AC E4                CLR     A
00AD 3400        R     ADDC    A,#HIGH RxSocketDat+02H
00AF F583              MOV     DPH,A
00B1 EF                MOV     A,R7
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 198 

00B2 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 235
00B3 900000      R     MOV     DPTR,#RxPackageCnt
00B6 E0                MOVX    A,@DPTR
00B7 04                INC     A
00B8 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 236
00B9 8031              SJMP    ?C0075
00BB         ?C0070:
00BB 900000      R     MOV     DPTR,#RxStatusIdx
00BE E0                MOVX    A,@DPTR
00BF FF                MOV     R7,A
00C0 EF                MOV     A,R7
00C1 B40323            CJNE    A,#03H,?C0073
                                           ; SOURCE LINE # 237
00C4 900000      R     MOV     DPTR,#RxStatusIdx
00C7 E4                CLR     A
00C8 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 238
00C9 900000      R     MOV     DPTR,#RxPackageData
00CC E0                MOVX    A,@DPTR
00CD FF                MOV     R7,A
00CE 900000      R     MOV     DPTR,#RxPackageCnt
00D1 E0                MOVX    A,@DPTR
00D2 FE                MOV     R6,A
00D3 7400        R     MOV     A,#LOW RxSocketDat+02H
00D5 2E                ADD     A,R6
00D6 F582              MOV     DPL,A
00D8 E4                CLR     A
00D9 3400        R     ADDC    A,#HIGH RxSocketDat+02H
00DB F583              MOV     DPH,A
00DD EF                MOV     A,R7
00DE F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 239
00DF 900000      R     MOV     DPTR,#RxDatHandle
00E2 7401              MOV     A,#01H
00E4 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 240
00E5 8005              SJMP    ?C0075
00E7         ?C0073:
                                           ; SOURCE LINE # 241
00E7 900000      R     MOV     DPTR,#RxStatusIdx
00EA E4                CLR     A
00EB F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 242
00EC         ?C0074:
00EC         ?C0072:
00EC         ?C0069:
00EC         ?C0067:
                                           ; SOURCE LINE # 243
00EC         ?C0065:
                                           ; SOURCE LINE # 244
00EC         ?C0075:
00EC D007              POP     AR7
00EE D006              POP     AR6
00F0 D0D0              POP     PSW
00F2 D082              POP     DPL
00F4 D083              POP     DPH
00F6 D0E0              POP     ACC
00F8 32                RETI    
             ; FUNCTION UART1_ISR (END)

C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 199 

NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====


StablizerTickOverFlow. . . . . . . . .  PUBLIC   DATA   U_CHAR   0000H  1
uint16_t . . . . . . . . . . . . . . .  TYPEDEF  -----  U_INT    -----  2
UART1_Read_Encode. . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
sint64_t . . . . . . . . . . . . . . .  TYPEDEF  -----  ARRAY    -----  8
uint64_t . . . . . . . . . . . . . . .  TYPEDEF  -----  ARRAY    -----  8
SI_GEN_PTR_t . . . . . . . . . . . . .  TYPEDEF  -----  UNION    -----  3
  u8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  3
  gptr . . . . . . . . . . . . . . . .  MEMBER   -----  STRUCT   0000H  3
int32_t. . . . . . . . . . . . . . . .  TYPEDEF  -----  LONG     -----  4
int16_t. . . . . . . . . . . . . . . .  TYPEDEF  -----  INT      -----  2
int64_t. . . . . . . . . . . . . . . .  TYPEDEF  -----  ARRAY    -----  8
P1MDOUT. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A5H  1
SI_UU32. . . . . . . . . . . . . . . .  * TAG *  -----  UNION    -----  4
  u32. . . . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0000H  4
  s32. . . . . . . . . . . . . . . . .  MEMBER   -----  LONG     0000H  4
  uu16 . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  u16. . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  s16. . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  u8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  s8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
false. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SI_UU16. . . . . . . . . . . . . . . .  * TAG *  -----  UNION    -----  2
  u16. . . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0000H  2
  s16. . . . . . . . . . . . . . . . .  MEMBER   -----  INT      0000H  2
  u8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  2
  s8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  2
UART1_Write_Encode . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
size_t . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_INT    -----  2
RxTxStatue . . . . . . . . . . . . . .  PUBLIC   XDATA  U_CHAR   0000H  1
GPTR_t . . . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  3
  memtype. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  address. . . . . . . . . . . . . . .  MEMBER   -----  UNION    0001H  2
PvInitTypeDef. . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
StablizerDetect. . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  InitDatCnt . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0000H  1
AscString. . . . . . . . . . . . . . .  TYPEDEF  -----  PTR      -----  3
StabilizerParam. . . . . . . . . . . .  PUBLIC   XDATA  ARRAY    0001H  36
_UART1_Write_Buffer. . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  pTxBuffer. . . . . . . . . . . . . .  AUTO     XDATA  PTR      0000H  3
  SizeBuffer . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0003H  1
  i. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0004H  1
LNG_ENG. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TxSysDef . . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  Mark . . . . . . . . . . . . . . . .  MEMBER   -----  INT      0000H  2
  Version. . . . . . . . . . . . . . .  MEMBER   -----  INT      0002H  2
  LightSw. . . . . . . . . . . . . . .  MEMBER   -----  INT      0004H  2
  LightTim . . . . . . . . . . . . . .  MEMBER   -----  INT      0006H  2
  Contrast . . . . . . . . . . . . . .  MEMBER   -----  INT      0008H  2
  Language . . . . . . . . . . . . . .  MEMBER   -----  INT      000AH  2
BoolDef. . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
LNG_CHS. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
RxPackageCnt . . . . . . . . . . . . .  PUBLIC   XDATA  U_CHAR   0025H  1
MenuItem . . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  20
  Title. . . . . . . . . . . . . . . .  MEMBER   -----  PTR      0000H  3
  SubItem. . . . . . . . . . . . . . .  MEMBER   -----  PTR      0003H  3
  ValueList. . . . . . . . . . . . . .  MEMBER   -----  PTR      0006H  3
  Min. . . . . . . . . . . . . . . . .  MEMBER   -----  INT      0009H  2
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 200 

NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====


  Max. . . . . . . . . . . . . . . . .  MEMBER   -----  INT      000BH  2
  pValue . . . . . . . . . . . . . . .  MEMBER   -----  PTR      000DH  3
  Data . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0010H  1
  Text . . . . . . . . . . . . . . . .  MEMBER   -----  PTR      0011H  3
PageFun. . . . . . . . . . . . . . . .  TYPEDEF  -----  PTR      -----  3
P1MDIN . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F2H  1
bool . . . . . . . . . . . . . . . . .  TYPEDEF  -----  BIT      -----  1
SI_GEN_PTR . . . . . . . . . . . . . .  * TAG *  -----  UNION    -----  3
  u8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  3
  gptr . . . . . . . . . . . . . . . .  MEMBER   -----  STRUCT   0000H  3
PD_LIST. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
LngDef . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
Sum. . . . . . . . . . . . . . . . . .  PUBLIC   XDATA  INT      0026H  2
RxDatHandle. . . . . . . . . . . . . .  PUBLIC   XDATA  U_CHAR   0028H  1
MenuStat . . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  6
  Init . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  DrawMask . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  Focus. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  Start. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  Total. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  ItemEdit . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0005H  1
MenuItemDef. . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  20
  Title. . . . . . . . . . . . . . . .  MEMBER   -----  PTR      0000H  3
  SubItem. . . . . . . . . . . . . . .  MEMBER   -----  PTR      0003H  3
  ValueList. . . . . . . . . . . . . .  MEMBER   -----  PTR      0006H  3
  Min. . . . . . . . . . . . . . . . .  MEMBER   -----  INT      0009H  2
  Max. . . . . . . . . . . . . . . . .  MEMBER   -----  INT      000BH  2
  pValue . . . . . . . . . . . . . . .  MEMBER   -----  PTR      000DH  3
  Data . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0010H  1
  Text . . . . . . . . . . . . . . . .  MEMBER   -----  PTR      0011H  3
PV_INIT. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
CSTR . . . . . . . . . . . . . . . . .  TYPEDEF  -----  PTR      -----  3
UART1_ISR. . . . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
true . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
sString_t. . . . . . . . . . . . . . .  TYPEDEF  -----  PTR      -----  3
TxSysTypeDef . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  Mark . . . . . . . . . . . . . . . .  MEMBER   -----  INT      0000H  2
  Version. . . . . . . . . . . . . . .  MEMBER   -----  INT      0002H  2
  LightSw. . . . . . . . . . . . . . .  MEMBER   -----  INT      0004H  2
  LightTim . . . . . . . . . . . . . .  MEMBER   -----  INT      0006H  2
  Contrast . . . . . . . . . . . . . .  MEMBER   -----  INT      0008H  2
  Language . . . . . . . . . . . . . .  MEMBER   -----  INT      000AH  2
BoolTypeDef. . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PdDef. . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
uString_t. . . . . . . . . . . . . . .  TYPEDEF  -----  PTR      -----  3
TickCnt1ms . . . . . . . . . . . . . .  EXTERN   DATA   U_INT    -----  2
MenuStatDef. . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  6
  Init . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  DrawMask . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  Focus. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  Start. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  Total. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  ItemEdit . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0005H  1
sChar_t. . . . . . . . . . . . . . . .  TYPEDEF  -----  CHAR     -----  1
DetectStablizerTickCnt . . . . . . . .  PUBLIC   DATA   U_INT    0001H  2
uChar_t. . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
sint8_t. . . . . . . . . . . . . . . .  TYPEDEF  -----  CHAR     -----  1
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 201 

NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====


PV_REDRAW. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PD_ALL . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
uint8_t. . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
RxSocketDat. . . . . . . . . . . . . .  PUBLIC   XDATA  ARRAY    0029H  13
_DetectChargeParameter . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  pData. . . . . . . . . . . . . . . .  AUTO     XDATA  PTR      0000H  3
  DataSize . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0003H  1
  i. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0004H  1
P1_B0. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0090H  1
P1_B1. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0091H  1
TxSocketDat. . . . . . . . . . . . . .  PUBLIC   XDATA  ARRAY    0036H  13
CAscString . . . . . . . . . . . . . .  TYPEDEF  -----  PTR      -----  3
LngTypeDef . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
int8_t . . . . . . . . . . . . . . . .  TYPEDEF  -----  CHAR     -----  1
PD_IDX . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DetectStablizerTickOverFlow. . . . . .  PUBLIC   DATA   U_CHAR   0003H  1
PV_END . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SumPre . . . . . . . . . . . . . . . .  PUBLIC   XDATA  INT      0043H  2
MenuItemTypeDef. . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  20
  Title. . . . . . . . . . . . . . . .  MEMBER   -----  PTR      0000H  3
  SubItem. . . . . . . . . . . . . . .  MEMBER   -----  PTR      0003H  3
  ValueList. . . . . . . . . . . . . .  MEMBER   -----  PTR      0006H  3
  Min. . . . . . . . . . . . . . . . .  MEMBER   -----  INT      0009H  2
  Max. . . . . . . . . . . . . . . . .  MEMBER   -----  INT      000BH  2
  pValue . . . . . . . . . . . . . . .  MEMBER   -----  PTR      000DH  3
  Data . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0010H  1
  Text . . . . . . . . . . . . . . . .  MEMBER   -----  PTR      0011H  3
RxSocketDeCode . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
SI_UU32_t. . . . . . . . . . . . . . .  TYPEDEF  -----  UNION    -----  4
  u32. . . . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0000H  4
  s32. . . . . . . . . . . . . . . . .  MEMBER   -----  LONG     0000H  4
  uu16 . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  u16. . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  s16. . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  u8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  s8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
RxPackageLength. . . . . . . . . . . .  PUBLIC   XDATA  U_CHAR   0045H  1
SBUF1. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D3H  1
SI_UU16_t. . . . . . . . . . . . . . .  TYPEDEF  -----  UNION    -----  2
  u16. . . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0000H  2
  s16. . . . . . . . . . . . . . . . .  MEMBER   -----  INT      0000H  2
  u8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  2
  s8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  2
TCON_IT1 . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008AH  1
SCON1. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D2H  1
StablizerDatInit . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  i. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0000H  1
PdTypeDef. . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
StablizerTickCnt . . . . . . . . . . .  PUBLIC   DATA   U_INT    0004H  2
StablizerProcessHandle . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
MenuStatTypeDef. . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  6
  Init . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  DrawMask . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  Focus. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  Start. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  Total. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  ItemEdit . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0005H  1
C51 COMPILER V9.56.0.0   STABLIZER                                                         09/10/2018 09:40:58 PAGE 202 

NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====


PvInitDef. . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
sString. . . . . . . . . . . . . . . .  TYPEDEF  -----  PTR      -----  3
uString. . . . . . . . . . . . . . . .  TYPEDEF  -----  PTR      -----  3
PD_VALUE . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
sChar. . . . . . . . . . . . . . . . .  TYPEDEF  -----  CHAR     -----  1
uChar. . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
SysModuleEnable. . . . . . . . . . . .  EXTERN   XDATA  U_INT    -----  2
RxPackageData. . . . . . . . . . . . .  PUBLIC   XDATA  U_CHAR   0046H  1
PD_TITLE . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PV_PARAM . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
STR. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  PTR      -----  3
RxStatusIdx. . . . . . . . . . . . . .  PUBLIC   XDATA  U_CHAR   0047H  1
sint32_t . . . . . . . . . . . . . . .  TYPEDEF  -----  LONG     -----  4
RxSocketHandler. . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  i. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0000H  1
  Crc_Data . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0001H  1
PV_RUN . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
sint16_t . . . . . . . . . . . . . . .  TYPEDEF  -----  INT      -----  2
uint32_t . . . . . . . . . . . . . . .  TYPEDEF  -----  U_LONG   -----  4


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =   2245    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =     86    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =      6    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  2 WARNING(S),  0 ERROR(S)
