[{"DBLP title": "On-chip timing uncertainty measurements on IBM microprocessors.", "DBLP authors": ["Robert L. Franch", "Phillip J. Restle", "James K. Norman", "William V. Huott", "Joshua Friedrich", "R. Dixon", "Steve Weitzel", "K. van Goor", "G. Salem"], "year": 2007, "MAG papers": [{"PaperId": 2096486545, "PaperTitle": "on chip timing uncertainty measurements on ibm microprocessors", "Year": 2007, "CitationCount": 80, "EstimatedCitation": 107, "Affiliations": {"ibm": 8.0, "university of rochester": 1.0}}], "source": "ES"}, {"DBLP title": "Design for testability features of the SUN microsystems niagara2 CMP/CMT SPARC chip.", "DBLP authors": ["Robert F. Molyneaux", "Thomas A. Ziaja", "Hong Kim", "Shahryar Aryani", "Sungbae Hwang", "Alex Hsieh"], "year": 2007, "MAG papers": [{"PaperId": 2142409304, "PaperTitle": "design for testability features of the sun microsystems niagara2 cmp cmt sparc chip", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"sun microsystems": 6.0}}], "source": "ES"}, {"DBLP title": "Test cost reduction for the AMD\u2122 Athlon processor using test partitioning.", "DBLP authors": ["Anuja Sehgal", "Jeff Fitzgerald", "Jeff Rearick"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "On ATPG for multiple aggressor crosstalk faults in presence of gate delays.", "DBLP authors": ["Kunal P. Ganeshpure", "Sandip Kundu"], "year": 2007, "MAG papers": [{"PaperId": 2153741073, "PaperTitle": "on atpg for multiple aggressor crosstalk faults in presence of gate delays", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Silicon evaluation of longest path avoidance testing for small delay defects.", "DBLP authors": ["Ritesh P. Turakhia", "W. Robert Daasch", "Mark Ward", "John Van Slyke"], "year": 2007, "MAG papers": [{"PaperId": 2099401609, "PaperTitle": "silicon evaluation of longest path avoidance testing for small delay defects", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"lsi corporation": 2.0}}], "source": "ES"}, {"DBLP title": "Which defects are most critical? optimizing test sets to minimize failures due to test escapes.", "DBLP authors": ["Jennifer Dworak"], "year": 2007, "MAG papers": [{"PaperId": 2104696797, "PaperTitle": "which defects are most critical optimizing test sets to minimize failures due to test escapes", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"brown university": 1.0}}], "source": "ES"}, {"DBLP title": "Advancements in at-speed array BIST: multiple improvements.", "DBLP authors": ["Kevin W. Gorman", "Michael Roberge", "Adrian Paparelli", "Gary Pomichter", "Stephen Sliva", "William Corbin"], "year": 2007, "MAG papers": [{"PaperId": 2126274875, "PaperTitle": "advancements in at speed array bist multiple improvements", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ibm": 6.0}}], "source": "ES"}, {"DBLP title": "A concurrent approach for testing address decoder faults in eFlash memories.", "DBLP authors": ["Olivier Ginez", "Patrick Girard", "Christian Landrault", "Serge Pravossoudovitch", "Arnaud Virazel", "Jean Michel Daga"], "year": 2007, "MAG papers": [{"PaperId": 2112922815, "PaperTitle": "a concurrent approach for testing address decoder faults in eflash memories", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Diagnosis for MRAM write disturbance fault.", "DBLP authors": ["Chin-Lung Su", "Chih-Wea Tsai", "Cheng-Wen Wu", "Ji-Jan Chen", "Wen Ching Wu", "Chien-Chung Hung", "Ming-Jer Kao"], "year": 2007, "MAG papers": [{"PaperId": 2039869723, "PaperTitle": "diagnosis for mram write disturbance fault", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"industrial technology research institute": 4.0, "national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Data jitter measurement using a delta-time-to-voltage converter method.", "DBLP authors": ["Kiyotaka Ichiyama", "Masahiro Ishida", "Takahiro J. Yamaguchi", "Mani Soma"], "year": 2007, "MAG papers": [{"PaperId": 2113715961, "PaperTitle": "data jitter measurement using a delta time to voltage converter method", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of washington": 1.0}}], "source": "ES"}, {"DBLP title": "New methods for receiver internal jitter measurement.", "DBLP authors": ["Mike P. Li", "Jinhua Chen"], "year": 2007, "MAG papers": [{"PaperId": 2128134926, "PaperTitle": "new methods for receiver internal jitter measurement", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"emc corporation": 1.0}}], "source": "ES"}, {"DBLP title": "A selt-testing BOST for high-frequency PLLs, DLLs, and SerDes.", "DBLP authors": ["Stephen K. Sunter", "Aubin Roy"], "year": 2007, "MAG papers": [{"PaperId": 2120724425, "PaperTitle": "a selt testing bost for high frequency plls dlls and serdes", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"logicvision": 2.0}}], "source": "ES"}, {"DBLP title": "Test-wrapper designs for the detection of signal-integrity faults on core-external interconnects of SoCs.", "DBLP authors": ["Qiang Xu", "Yubin Zhang", "Krishnendu Chakrabarty"], "year": 2007, "MAG papers": [{"PaperId": 2159594558, "PaperTitle": "test wrapper designs for the detection of signal integrity faults on core external interconnects of socs", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"duke university": 1.0, "the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "A heuristic for thermal-safe SoC test scheduling.", "DBLP authors": ["Zhiyuan He", "Zebo Peng", "Petru Eles"], "year": 2007, "MAG papers": [{"PaperId": 2167073370, "PaperTitle": "a heuristic for thermal safe soc test scheduling", "Year": 2007, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"linkoping university": 3.0}}], "source": "ES"}, {"DBLP title": "Redefining and testing interconnect faults in Mesh NoCs.", "DBLP authors": ["\u00c9rika F. Cota", "Fernanda Lima Kastensmidt", "Maico Cassel", "Paulo Meirelles", "Alexandre M. Amory", "Marcelo Lubaszewski"], "year": 2007, "MAG papers": [{"PaperId": 2156526246, "PaperTitle": "redefining and testing interconnect faults in mesh nocs", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Fully X-tolerant combinational scan compression.", "DBLP authors": ["Peter Wohl", "John A. Waicukauski", "Sanjay Ramnath"], "year": 2007, "MAG papers": [{"PaperId": 2097417935, "PaperTitle": "fully x tolerant combinational scan compression", "Year": 2007, "CitationCount": 54, "EstimatedCitation": 82, "Affiliations": {"synopsys": 3.0}}], "source": "ES"}, {"DBLP title": "X-canceling MISR - An X-tolerant methodology for compacting output responses with unknowns using a MISR.", "DBLP authors": ["Nur A. Touba"], "year": 2007, "MAG papers": [{"PaperId": 2114204923, "PaperTitle": "x canceling misr an x tolerant methodology for compacting output responses with unknowns using a misr", "Year": 2007, "CitationCount": 71, "EstimatedCitation": 85, "Affiliations": {"university of texas at austin": 1.0}}], "source": "ES"}, {"DBLP title": "Using timing flexibility of automatic test equipment to complement X-tolerant test compression techniques.", "DBLP authors": ["Andreas Leininger", "Martin Fischer", "Michael Richter", "Michael G\u00f6ssel"], "year": 2007, "MAG papers": [{"PaperId": 2145063258, "PaperTitle": "using timing flexibility of automatic test equipment to complement x tolerant test compression techniques", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"verigy": 1.0, "university of potsdam": 2.0}}], "source": "ES"}, {"DBLP title": "Diagnose compound scan chain and system logic defects.", "DBLP authors": ["Yu Huang", "Wu-Tung Cheng", "Ruifeng Guo", "Will Hsu", "Yuan-Shih Chen", "Albert Mann"], "year": 2007, "MAG papers": [{"PaperId": 2122520060, "PaperTitle": "diagnose compound scan chain and system logic defects", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"mentor graphics": 3.0, "tsmc": 2.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "A complete test set to diagnose scan chain failures.", "DBLP authors": ["Ruifeng Guo", "Yu Huang", "Wu-Tung Cheng"], "year": 2007, "MAG papers": [{"PaperId": 2108440155, "PaperTitle": "a complete test set to diagnose scan chain failures", "Year": 2007, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"mentor graphics": 3.0}}], "source": "ES"}, {"DBLP title": "Interconnect open defect diagnosis with minimal physical information.", "DBLP authors": ["Chen Liu", "Wei Zou", "Sudhakar M. Reddy", "Wu-Tung Cheng", "Manish Sharma", "Huaxing Tang"], "year": 2007, "MAG papers": [{"PaperId": 2170290165, "PaperTitle": "interconnect open defect diagnosis with minimal physical information", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"mentor graphics": 4.0, "university of iowa": 2.0}}], "source": "ES"}, {"DBLP title": "Multi-GHz loopback testing using MEMs switches and SiGe logic.", "DBLP authors": ["David C. Keezer", "Dany Minier", "Patrice Ducharme", "Doris Viens", "Greg Flynn", "John McKillop"], "year": 2007, "MAG papers": [{"PaperId": 2136631773, "PaperTitle": "multi ghz loopback testing using mems switches and sige logic", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"georgia institute of technology": 1.0, "ibm": 3.0}}], "source": "ES"}, {"DBLP title": "Analyzing and addressing the impact of test fixture relays for multi-gigabit ATE I/O characterization applications.", "DBLP authors": ["Jose Moreira", "Heidi Barnes", "Guenter Hoersch"], "year": 2007, "MAG papers": [{"PaperId": 2132713456, "PaperTitle": "analyzing and addressing the impact of test fixture relays for multi gigabit ate i o characterization applications", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"verigy": 3.0}}], "source": "ES"}, {"DBLP title": "Critical roles of RF and microwave electromagnetic field solver simulators in multi-gigabit high-speed digital applications.", "DBLP authors": ["Minh Quach", "Mark Hinton", "Regee Petaja"], "year": 2007, "MAG papers": [{"PaperId": 2061262631, "PaperTitle": "critical roles of rf and microwave electromagnetic field solver simulators in multi gigabit high speed digital applications", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Testing of Vega2, a chip multi-processor with spare processors.", "DBLP authors": ["Samy Makar", "Tony Altinis", "Niteen Patkar", "Janet Wu"], "year": 2007, "MAG papers": [{"PaperId": 2102443485, "PaperTitle": "testing of vega2 a chip multi processor with spare processors", "Year": 2007, "CitationCount": 35, "EstimatedCitation": 53, "Affiliations": {"azul systems": 4.0}}], "source": "ES"}, {"DBLP title": "The design-for-testability features of a general purpose microprocessor.", "DBLP authors": ["Da Wang", "Xiaoxin Fan", "Xiang Fu", "Hui Liu", "Ke Wen", "Rui Li", "Huawei Li", "Yu Hu", "Xiaowei Li"], "year": 2007, "MAG papers": [{"PaperId": 2119399216, "PaperTitle": "the design for testability features of a general purpose microprocessor", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"chinese academy of sciences": 8.0, "stmicroelectronics": 1.0}}], "source": "ES"}, {"DBLP title": "Design for test features of the ARM clock control macro.", "DBLP authors": ["Frank Frederick", "Teresa L. McLaurin"], "year": 2007, "MAG papers": [{"PaperId": 2122241287, "PaperTitle": "design for test features of the arm clock control macro", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Analyzing the risk of timing modeling based on path delay tests.", "DBLP authors": ["Pouria Bastani", "Benjamin N. Lee", "Li-C. Wang", "Savithri Sundareswaran", "Magdy S. Abadir"], "year": 2007, "MAG papers": [{"PaperId": 2170285316, "PaperTitle": "analyzing the risk of timing modeling based on path delay tests", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"freescale semiconductor": 2.0, "university of california santa barbara": 3.0}}], "source": "ES"}, {"DBLP title": "Mining-guided state justification with partitioned navigation tracks.", "DBLP authors": ["Ankur Parikh", "Weixin Wu", "Michael S. Hsiao"], "year": 2007, "MAG papers": [{"PaperId": 2132673604, "PaperTitle": "mining guided state justification with partitioned navigation tracks", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"virginia tech": 3.0}}], "source": "ES"}, {"DBLP title": "An efficient SAT-based path delay fault ATPG with an unified sensitization model.", "DBLP authors": ["Shun-Yen Lu", "Ming-Ting Hsieh", "Jing-Jia Liou"], "year": 2007, "MAG papers": [{"PaperId": 2151053034, "PaperTitle": "an efficient sat based path delay fault atpg with an unified sensitization model", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Characterization of NBTI induced temporal performance degradation in nano-scale SRAM array using IDDQ.", "DBLP authors": ["Kunhyuk Kang", "Muhammad Ashraful Alam", "Kaushik Roy"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Separating temperature effects from ring-oscillator readings to measure true IR-drop on a chip.", "DBLP authors": ["Zahi S. Abuhamdeh", "Vincent D'Alassandro", "Richard Pico", "Dale Montrone", "Alfred L. Crouch", "Andrew Tracy"], "year": 2007, "MAG papers": [{"PaperId": 2155582375, "PaperTitle": "separating temperature effects from ring oscillator readings to measure true ir drop on a chip", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of warwick": 1.0}}], "source": "ES"}, {"DBLP title": "Gate delay ratio model for unified path delay analysis.", "DBLP authors": ["Yukio Okuda"], "year": 2007, "MAG papers": [{"PaperId": 2167236166, "PaperTitle": "gate delay ratio model for unified path delay analysis", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"sony broadcast professional research laboratories": 1.0}}], "source": "ES"}, {"DBLP title": "Rapid UHF RFID silicon debug and production testing.", "DBLP authors": ["Udaya Shankar Natarajan", "Hemalatha Shanmugasundaram", "Prachi Deshpande", "Chin Soon Wah"], "year": 2007, "MAG papers": [{"PaperId": 2032364416, "PaperTitle": "rapid uhf rfid silicon debug and production testing", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"intel": 4.0}}], "source": "ES"}, {"DBLP title": "A high accuracy high throughput jitter test solution on ATE for 3GBPS and 6gbps serial-ata.", "DBLP authors": ["Yongquan Fan", "Yi Cai", "Zeljko Zilic"], "year": 2007, "MAG papers": [{"PaperId": 2155068431, "PaperTitle": "a high accuracy high throughput jitter test solution on ate for 3gbps and 6gbps serial ata", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"mcgill university": 1.0, "lsi corporation": 2.0}}], "source": "ES"}, {"DBLP title": "High throughput non-contact SiP testing.", "DBLP authors": ["Brian Moore", "Chris Sellathamby", "Philippe Cauvet", "H\u00e9rv\u00e9 Fleury", "M. Paulson", "Md. Mahbub Reja", "Lin Fu", "Brenda Bai", "Edwin Walter Reid", "Igor M. Filanovsky", "Steven Slupsky"], "year": 2007, "MAG papers": [{"PaperId": 2095709610, "PaperTitle": "high throughput non contact sip testing", "Year": 2007, "CitationCount": 76, "EstimatedCitation": 114, "Affiliations": {"nxp semiconductors": 2.0, "university of alberta": 1.0}}], "source": "ES"}, {"DBLP title": "A stochastic pattern generation and optimization framework for variation-tolerant, power-safe scan test.", "DBLP authors": ["V. R. Devanathan", "C. P. Ravikumar", "V. Kamakoti"], "year": 2007, "MAG papers": [{"PaperId": 2135936250, "PaperTitle": "a stochastic pattern generation and optimization framework for variation tolerant power safe scan test", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"texas instruments": 2.0, "indian institute of technology madras": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient power droop aware delay fault testing.", "DBLP authors": ["Bin Li", "Lei Fang", "Michael S. Hsiao"], "year": 2007, "MAG papers": [{"PaperId": 2164374928, "PaperTitle": "efficient power droop aware delay fault testing", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"virginia tech": 3.0}}], "source": "ES"}, {"DBLP title": "PMScan : A power-managed scan for simultaneous reduction of dynamic and leakage power during scan test.", "DBLP authors": ["V. R. Devanathan", "C. P. Ravikumar", "Rajat Mehrotra", "V. Kamakoti"], "year": 2007, "MAG papers": [{"PaperId": 2126152478, "PaperTitle": "pmscan a power managed scan for simultaneous reduction of dynamic and leakage power during scan test", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"indian institute of technology madras": 1.0, "texas instruments": 3.0}}], "source": "ES"}, {"DBLP title": "Implementing bead probe technology for in-circuit test: A case study.", "DBLP authors": ["Mike Farrell", "Glen Leinbach"], "year": 2007, "MAG papers": [{"PaperId": 2095836882, "PaperTitle": "implementing bead probe technology for in circuit test a case study", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"agilent technologies": 1.0}}], "source": "ES"}, {"DBLP title": "A bead probe CAD strategy for in-circuit test.", "DBLP authors": ["Kenneth P. Parker", "Don DeMille"], "year": 2007, "MAG papers": [{"PaperId": 2166556330, "PaperTitle": "a bead probe cad strategy for in circuit test", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"agilent technologies": 1.0}}], "source": "ES"}, {"DBLP title": "Impact of Quad Flat No Lead package (QFN) on automated X-ray inspection (AXI).", "DBLP authors": ["Tee Chwee Liong", "Andy Pascual"], "year": 2007, "MAG papers": [{"PaperId": 1651230684, "PaperTitle": "impact of quad flat no lead package qfn on automated x ray inspection axi", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"intel": 1.0, "agilent technologies": 1.0}}], "source": "ES"}, {"DBLP title": "Delay defect diagnosis using segment network faults.", "DBLP authors": ["Osei Poku", "Ronald D. Blanton"], "year": 2007, "MAG papers": [{"PaperId": 1973717315, "PaperTitle": "delay defect diagnosis using segment network faults", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "Testing for systematic defects based on DFM guidelines.", "DBLP authors": ["Dongok Kim", "M. Enamul Amyeen", "Srikanth Venkataraman", "Irith Pomeranz", "Swagato Basumallick", "Berni Landau"], "year": 2007, "MAG papers": [{"PaperId": 2162464888, "PaperTitle": "testing for systematic defects based on dfm guidelines", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"intel": 4.0, "purdue university": 2.0}}], "source": "ES"}, {"DBLP title": "Faster defect localization in nanometer technology based on defective cell diagnosis.", "DBLP authors": ["Manish Sharma", "Wu-Tung Cheng", "Ting-Pu Tai", "Y. S. Cheng", "Will Hsu", "Chen Liu", "Sudhakar M. Reddy", "Albert Mann"], "year": 2007, "MAG papers": [{"PaperId": 2102372015, "PaperTitle": "faster defect localization in nanometer technology based on defective cell diagnosis", "Year": 2007, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"university of iowa": 2.0, "tsmc": 2.0, "mentor graphics": 3.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Real-time signal processing - a new PLL test approach.", "DBLP authors": ["Hideo Okawara"], "year": 2007, "MAG papers": [{"PaperId": 2103474302, "PaperTitle": "real time signal processing a new pll test approach", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"verigy": 1.0}}], "source": "ES"}, {"DBLP title": "A methodology for systematic built-in self-test of phase-locked loops targeting at parametric failures.", "DBLP authors": ["Guo Yu", "Peng Li"], "year": 2007, "MAG papers": [{"PaperId": 2166954087, "PaperTitle": "a methodology for systematic built in self test of phase locked loops targeting at parametric failures", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "An FFT-based jitter separation method for high-frequency jitter testing with a 10x reduction in test time.", "DBLP authors": ["Takahiro J. Yamaguchi", "H. X. Hou", "Koji Takayama", "Dave Armstrong", "Masahiro Ishida", "Mani Soma"], "year": 2007, "MAG papers": [{"PaperId": 2143339223, "PaperTitle": "an fft based jitter separation method for high frequency jitter testing with a 10x reduction in test time", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of washington": 1.0}}], "source": "ES"}, {"DBLP title": "Achieving high transition delay fault coverage with partial DTSFF scan chains.", "DBLP authors": ["Gefu Xu", "Adit D. Singh"], "year": 2007, "MAG papers": [{"PaperId": 2112705672, "PaperTitle": "achieving high transition delay fault coverage with partial dtsff scan chains", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"auburn university": 2.0}}], "source": "ES"}, {"DBLP title": "Fundamentals of timing information for test: How simple can we get?", "DBLP authors": ["Rohit Kapur", "Jindrich Zejda", "Thomas W. Williams"], "year": 2007, "MAG papers": [{"PaperId": 2103452085, "PaperTitle": "fundamentals of timing information for test how simple can we get", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"synopsys": 3.0}}], "source": "ES"}, {"DBLP title": "Automated handling of programmable on-product clock generation (OPCG) circuitry for delay test vector generation.", "DBLP authors": ["Anis Uzzaman", "Bibo Li", "Thomas J. Snethen", "Brion L. Keller", "Gary Grise"], "year": 2007, "MAG papers": [{"PaperId": 2110881494, "PaperTitle": "automated handling of programmable on product clock generation opcg circuitry for delay test vector generation", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"cadence design systems": 4.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Programmable deterministic Built-In Self-Test.", "DBLP authors": ["Abdul Wahid Hakmi", "Hans-Joachim Wunderlich", "Christian G. Zoellin", "Andreas Glowatz", "Friedrich Hapke", "J\u00fcrgen Schl\u00f6ffel", "Laurent Souef"], "year": 2007, "MAG papers": [{"PaperId": 2133610003, "PaperTitle": "programmable deterministic built in self test", "Year": 2007, "CitationCount": 53, "EstimatedCitation": 82, "Affiliations": {"university of stuttgart": 3.0, "nxp semiconductors": 2.0}}], "source": "ES"}, {"DBLP title": "A low cost test data compression technique for high n-detection fault coverage.", "DBLP authors": ["Seongmoon Wang", "Zhanglei Wang", "Wenlong Wei", "Srimat T. Chakradhar"], "year": 2007, "MAG papers": [{"PaperId": 2021253405, "PaperTitle": "a low cost test data compression technique for high n detection fault coverage", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"princeton university": 3.0, "cisco systems inc": 1.0}}], "source": "ES"}, {"DBLP title": "On using lossless compression of debug data in embedded logic analysis.", "DBLP authors": ["Ehab Anis", "Nicola Nicolici"], "year": 2007, "MAG papers": [{"PaperId": 2113717210, "PaperTitle": "on using lossless compression of debug data in embedded logic analysis", "Year": 2007, "CitationCount": 131, "EstimatedCitation": 259, "Affiliations": {"mcmaster university": 2.0}}], "source": "ES"}, {"DBLP title": "Functional testing of digital microfluidic biochips.", "DBLP authors": ["Tao Xu", "Krishnendu Chakrabarty"], "year": 2007, "MAG papers": [{"PaperId": 2103390486, "PaperTitle": "functional testing of digital microfluidic biochips", "Year": 2007, "CitationCount": 58, "EstimatedCitation": 89, "Affiliations": {"duke university": 2.0}}], "source": "ES"}, {"DBLP title": "Enhancing signal controllability in functional test-benches through automatic constraint extraction.", "DBLP authors": ["Onur Guzey", "Li-C. Wang", "Jayanta Bhadra"], "year": 2007, "MAG papers": [{"PaperId": 2096241967, "PaperTitle": "enhancing signal controllability in functional test benches through automatic constraint extraction", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"freescale semiconductor": 1.0, "university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "Measurement ratio testing for improved quality and outlier detection.", "DBLP authors": ["Jeffrey L. Roehr"], "year": 2007, "MAG papers": [{"PaperId": 2144042770, "PaperTitle": "measurement ratio testing for improved quality and outlier detection", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"analog devices": 1.0}}], "source": "ES"}, {"DBLP title": "The new ATE: Protocol aware.", "DBLP authors": ["Andrew C. Evans"], "year": 2007, "MAG papers": [{"PaperId": 2037933143, "PaperTitle": "the new ate protocol aware", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"broadcom": 1.0}}], "source": "ES"}, {"DBLP title": "A matched expansion MEMS probe card with low CTE LTCC substrate.", "DBLP authors": ["Seong-Hun Choe", "Shuji Tanaka", "Masayoshi Esashi"], "year": 2007, "MAG papers": [{"PaperId": 2153354910, "PaperTitle": "a matched expansion mems probe card with low cte ltcc substrate", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"tohoku university": 3.0}}, {"PaperId": 1502335503, "PaperTitle": "a matched expansion mems probe card with low cte ltcc substrate", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Management of common-mode currents in semiconductor ATE.", "DBLP authors": ["William J. Bowhers"], "year": 2007, "MAG papers": [{"PaperId": 2122347814, "PaperTitle": "management of common mode currents in semiconductor ate", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"merrimack college": 1.0}}], "source": "ES"}, {"DBLP title": "SPARTAN: a spectral and information theoretic approach to partial-scan.", "DBLP authors": ["Omar I. Khan", "Michael L. Bushnell", "Suresh Kumar Devanathan", "Vishwani D. Agrawal"], "year": 2007, "MAG papers": [{"PaperId": 2156643581, "PaperTitle": "spartan a spectral and information theoretic approach to partial scan", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"auburn university": 1.0, "rutgers university": 3.0}}], "source": "ES"}, {"DBLP title": "A scanisland based design enabling prebond testability in die-stacked microprocessors.", "DBLP authors": ["Dean L. Lewis", "Hsien-Hsin S. Lee"], "year": 2007, "MAG papers": [{"PaperId": 2116426145, "PaperTitle": "a scanisland based design enabling prebond testability in die stacked microprocessors", "Year": 2007, "CitationCount": 114, "EstimatedCitation": 151, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A generic and reconfigurable test paradigm using Low-cost integrated Poly-Si TFTs.", "DBLP authors": ["Jing Li", "Swaroop Ghosh", "Kaushik Roy"], "year": 2007, "MAG papers": [{"PaperId": 2166459220, "PaperTitle": "a generic and reconfigurable test paradigm using low cost integrated poly si tfts", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "Co-development of test electronics and PCI Express interface for a multi-Gbps optical switching network.", "DBLP authors": ["Carl Edward Gray", "Odile Liboiron-Ladouceur", "David C. Keezer", "Keren Bergman"], "year": 2007, "MAG papers": [{"PaperId": 2137136761, "PaperTitle": "co development of test electronics and pci express interface for a multi gbps optical switching network", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"columbia university": 2.0, "georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Finding power/ground defects on connectors - a new approach.", "DBLP authors": ["Kenneth P. Parker", "Stephen Hird"], "year": 2007, "MAG papers": [{"PaperId": 2150024655, "PaperTitle": "finding power ground defects on connectors a new approach", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"agilent technologies": 2.0}}], "source": "ES"}, {"DBLP title": "IEEE P1581 can solve your board level memory cluster test problems.", "DBLP authors": ["Heiko Ehrenberg"], "year": 2007, "MAG papers": [{"PaperId": 2166935218, "PaperTitle": "ieee p1581 can solve your board level memory cluster test problems", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Statistical analysis and optimization of parametric delay test.", "DBLP authors": ["Sean Hsi Yuan Wu", "Benjamin N. Lee", "Li-C. Wang", "Magdy S. Abadir"], "year": 2007, "MAG papers": [{"PaperId": 2144578812, "PaperTitle": "statistical analysis and optimization of parametric delay test", "Year": 2007, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of california santa barbara": 3.0, "freescale semiconductor": 1.0}}], "source": "ES"}, {"DBLP title": "Backside E-Beam Probing on Nano scale devices.", "DBLP authors": ["Rudolf Schlangen", "Reiner Leihkauf", "Uwe Kerst", "Christian Boit", "Rajesh Jain", "Tahir Malik", "Keneth R. Wilsher", "Ted R. Lundquist", "Bernd Kr\u00fcger"], "year": 2007, "MAG papers": [{"PaperId": 2117336269, "PaperTitle": "backside e beam probing on nano scale devices", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"technical university of berlin": 4.0}}], "source": "ES"}, {"DBLP title": "Verification and debugging of IDDQ test of low power chips.", "DBLP authors": ["Michael Laisne", "Triphuong Nguyen", "Song-lin Zuo", "Xiangdong Pan", "Hailong Cui", "Cher Bai", "A. Street", "M. Parley", "Neetu Agrawal", "K. Sundararaman"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Low cost automatic mixed-signal board test using IEEE 1149.4.", "DBLP authors": ["Srividya Sundar", "Bruce C. Kim", "Toby Byrd", "Felipe Toledo", "Sudhir Wokhlu", "Erika Beskar", "Raul Rousselin", "David Cotton", "Gary Kendall"], "year": 2007, "MAG papers": [{"PaperId": 2009655452, "PaperTitle": "low cost automatic mixed signal board test using ieee 1149 4", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of alabama": 2.0, "texas instruments": 5.0}}], "source": "ES"}, {"DBLP title": "Efficient simulation of parametric faults for multi-stage analog circuits.", "DBLP authors": ["Fang Liu", "Sule Ozev"], "year": 2007, "MAG papers": [{"PaperId": 2135282447, "PaperTitle": "efficient simulation of parametric faults for multi stage analog circuits", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"duke university": 2.0}}], "source": "ES"}, {"DBLP title": "Using built-in sensors to cope with long duration transient faults in future technologies.", "DBLP authors": ["Carlos Arthur Lang Lisb\u00f4a", "Fernanda Lima Kastensmidt", "Egas Henes Neto", "Gilson I. Wirth", "Luigi Carro"], "year": 2007, "MAG papers": [{"PaperId": 2151491839, "PaperTitle": "using built in sensors to cope with long duration transient faults in future technologies", "Year": 2007, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"universidade federal do rio grande do sul": 2.0}}], "source": "ES"}, {"DBLP title": "A novel scheme to reduce power supply noise for high-quality at-speed scan testing.", "DBLP authors": ["Xiaoqing Wen", "Kohei Miyase", "Seiji Kajihara", "Tatsuya Suzuki", "Yuta Yamato", "Patrick Girard", "Yuji Ohsumi", "Laung-Terng Wang"], "year": 2007, "MAG papers": [{"PaperId": 2125014350, "PaperTitle": "a novel scheme to reduce power supply noise for high quality at speed scan testing", "Year": 2007, "CitationCount": 73, "EstimatedCitation": 96, "Affiliations": {"kyushu institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Pattern-directed circuit virtual partitioning for test power reduction.", "DBLP authors": ["Qiang Xu", "Dianwei Hu", "Dong Xiang"], "year": 2007, "MAG papers": [{"PaperId": 2124638590, "PaperTitle": "pattern directed circuit virtual partitioning for test power reduction", "Year": 2007, "CitationCount": 34, "EstimatedCitation": 53, "Affiliations": {"tsinghua university": 2.0, "the chinese university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "California scan architecture for high quality and low power testing.", "DBLP authors": ["Kyoung Youn Cho", "Subhasish Mitra", "Edward J. McCluskey"], "year": 2007, "MAG papers": [{"PaperId": 2138284668, "PaperTitle": "california scan architecture for high quality and low power testing", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"stanford university": 3.0}}], "source": "ES"}, {"DBLP title": "Estimating stuck fault coverage in sequential logic using state traversal and entropy analysis.", "DBLP authors": ["Soumitra Bose", "Vishwani D. Agrawal"], "year": 2007, "MAG papers": [{"PaperId": 2056971036, "PaperTitle": "estimating stuck fault coverage in sequential logic using state traversal and entropy analysis", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"auburn university": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Fast and effective fault simulation for path delay faults based on selected testable paths.", "DBLP authors": ["Dong Xiang", "Yang Zhao", "Kaiwei Li", "Hideo Fujiwara"], "year": 2007, "MAG papers": [{"PaperId": 2122249833, "PaperTitle": "fast and effective fault simulation for path delay faults based on selected testable paths", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"tsinghua university": 3.0, "national archives and records administration": 1.0}}], "source": "ES"}, {"DBLP title": "Delay fault simulation with bounded gate delay mode.", "DBLP authors": ["Soumitra Bose", "Hillary Grimes", "Vishwani D. Agrawal"], "year": 2007, "MAG papers": [{"PaperId": 2022980973, "PaperTitle": "delay fault simulation with bounded gate delay mode", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"auburn university": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "ERTG: A test generator for error-rate testing.", "DBLP authors": ["Shideh Shahidi", "Sandeep K. Gupta"], "year": 2007, "MAG papers": [{"PaperId": 2147814275, "PaperTitle": "ertg a test generator for error rate testing", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "ACCE: Automatic correction of control-flow errors.", "DBLP authors": ["Ramtilak Vemu", "Sankar Gurumurthy", "Jacob A. Abraham"], "year": 2007, "MAG papers": [{"PaperId": 2105854325, "PaperTitle": "acce automatic correction of control flow errors", "Year": 2007, "CitationCount": 65, "EstimatedCitation": 96, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "Modeling facet roughening errors in self-assembly by snake tile sets.", "DBLP authors": ["Xiaojun Ma", "Jing Huang", "Fabrizio Lombardi"], "year": 2007, "MAG papers": [{"PaperId": 2155377125, "PaperTitle": "modeling facet roughening errors in self assembly by snake tile sets", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"northeastern university": 3.0}}], "source": "ES"}, {"DBLP title": "Low cost characterization of RF transceivers through IQ data analysis.", "DBLP authors": ["Erkan Acar", "Sule Ozev"], "year": 2007, "MAG papers": [{"PaperId": 2161922577, "PaperTitle": "low cost characterization of rf transceivers through iq data analysis", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"duke university": 2.0}}], "source": "ES"}, {"DBLP title": "An algorithm to evaluate wide-band quadrature mixers.", "DBLP authors": ["Koji Asami"], "year": 2007, "MAG papers": [{"PaperId": 2124647791, "PaperTitle": "an algorithm to evaluate wide band quadrature mixers", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"advantest": 1.0}}], "source": "ES"}, {"DBLP title": "Test yield estimation for analog/RF circuits over multiple correlated measurements.", "DBLP authors": ["Fang Liu", "Erkan Acar", "Sule Ozev"], "year": 2007, "MAG papers": [{"PaperId": 2131594217, "PaperTitle": "test yield estimation for analog rf circuits over multiple correlated measurements", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"duke university": 3.0}}], "source": "ES"}, {"DBLP title": "Dependable clock distribution for crosstalk aware design.", "DBLP authors": ["Yukiya Miura"], "year": 2007, "MAG papers": [{"PaperId": 2147595938, "PaperTitle": "dependable clock distribution for crosstalk aware design", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tokyo metropolitan university": 1.0}}], "source": "ES"}, {"DBLP title": "Novel compensation scheme for local clocks of high performance microprocessors.", "DBLP authors": ["Cecilia Metra", "Martin Oma\u00f1a", "T. M. Mak", "Simon Tam"], "year": 2007, "MAG papers": [{"PaperId": 2157502145, "PaperTitle": "novel compensation scheme for local clocks of high performance microprocessors", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"intel": 2.0, "university of bologna": 2.0}}], "source": "ES"}, {"DBLP title": "A methodology for detecting performance faults in microprocessors via performance monitoring hardware.", "DBLP authors": ["Miltiadis Hatzimihail", "Mihalis Psarakis", "Dimitris Gizopoulos", "Antonis M. Paschalis"], "year": 2007, "MAG papers": [{"PaperId": 2101340408, "PaperTitle": "a methodology for detecting performance faults in microprocessors via performance monitoring hardware", "Year": 2007, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"university of piraeus": 3.0, "national and kapodistrian university of athens": 1.0}}], "source": "ES"}, {"DBLP title": "On the saturation of n-detection test sets with increased n.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2007, "MAG papers": [{"PaperId": 2122580723, "PaperTitle": "on the saturation of n detection test sets with increased n", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of iowa": 1.0, "purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Achieving serendipitous N-detect mark-offs in Multi-Capture-Clock scan patterns.", "DBLP authors": ["Gaurav Bhargava", "Dale Meehl", "James Sage"], "year": 2007, "MAG papers": [{"PaperId": 2100665647, "PaperTitle": "achieving serendipitous n detect mark offs in multi capture clock scan patterns", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"qualcomm": 1.0, "cadence design systems": 2.0}}], "source": "ES"}, {"DBLP title": "Embedded multi-detect ATPG and Its Effect on the Detection of Unmodeled Defects.", "DBLP authors": ["Jeroen Geuzebroek", "Erik Jan Marinissen", "Ananta K. Majhi", "Andreas Glowatz", "Friedrich Hapke"], "year": 2007, "MAG papers": [{"PaperId": 2034030717, "PaperTitle": "embedded multi detect atpg and its effect on the detection of unmodeled defects", "Year": 2007, "CitationCount": 63, "EstimatedCitation": 85, "Affiliations": {"nxp semiconductors": 5.0}}], "source": "ES"}, {"DBLP title": "A comparative study of continuous sampling plans for functional board testing.", "DBLP authors": ["Jukka Antila", "Timo Karhu"], "year": 2007, "MAG papers": [{"PaperId": 2138733486, "PaperTitle": "a comparative study of continuous sampling plans for functional board testing", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nokia networks": 2.0}}], "source": "ES"}, {"DBLP title": "Enhanced testing of clock faults.", "DBLP authors": ["Teresa L. McLaurin", "Rich Slobodnik", "Kun-Han Tsai", "Ana Keim"], "year": 2007, "MAG papers": [{"PaperId": 2101059814, "PaperTitle": "enhanced testing of clock faults", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"mentor graphics": 2.0}}], "source": "ES"}, {"DBLP title": "SiP-test: Predicting delivery quality.", "DBLP authors": ["Alex S. Biewenga", "Frans G. M. de Jong"], "year": 2007, "MAG papers": [{"PaperId": 2106460721, "PaperTitle": "sip test predicting delivery quality", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"nxp semiconductors": 2.0}}], "source": "ES"}, {"DBLP title": "A stereo audio \u03a3\u2211 ADC architecture with embedded SNDR self-test.", "DBLP authors": ["Lu\u00eds Rol\u00edndez", "Salvador Mir", "Jean-Louis Carbon\u00e9ro", "Dimitri Goguet", "Nabil Chouba"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Sigma-delta ADC characterization using noise transfer function pole-zero tracking.", "DBLP authors": ["Hochul Kim", "Kye-Shin Lee"], "year": 2007, "MAG papers": [{"PaperId": 2108748450, "PaperTitle": "sigma delta adc characterization using noise transfer function pole zero tracking", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"texas instruments": 2.0}}], "source": "ES"}, {"DBLP title": "A fully digital-compatible BIST strategy for ADC linearity testing.", "DBLP authors": ["Hanqing Xing", "Hanjun Jiang", "Degang Chen", "Randall L. Geiger"], "year": 2007, "MAG papers": [{"PaperId": 2109570325, "PaperTitle": "a fully digital compatible bist strategy for adc linearity testing", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"iowa state university": 3.0, "texas instruments": 1.0}}], "source": "ES"}, {"DBLP title": "IJTAG: The path to organized instrument connectivity.", "DBLP authors": ["Alfred L. Crouch"], "year": 2007, "MAG papers": [{"PaperId": 2153973228, "PaperTitle": "ijtag the path to organized instrument connectivity", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "JTAG system test in a MicroTCA world.", "DBLP authors": ["Bradford G. Van Treuren", "Adam W. Ley"], "year": 2007, "MAG papers": [{"PaperId": 1995848150, "PaperTitle": "jtag system test in a microtca world", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"alcatel lucent": 1.0}}], "source": "ES"}, {"DBLP title": "Protocol requirements in an SJTAG/IJTAG environment.", "DBLP authors": ["Gunnar Carlsson", "Johan Holmqvist", "Erik Larsson"], "year": 2007, "MAG papers": [{"PaperId": 2111182024, "PaperTitle": "protocol requirements in an sjtag ijtag environment", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"linkoping university": 2.0, "ericsson": 1.0}}], "source": "ES"}, {"DBLP title": "Power dissipation, variations and nanoscale CMOS design: Test challenges and self-calibration/self-repair solutions.", "DBLP authors": ["Swarup Bhunia", "Kaushik Roy"], "year": 2007, "MAG papers": [{"PaperId": 2161883091, "PaperTitle": "power dissipation variations and nanoscale cmos design test challenges and self calibration self repair solutions", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"case western reserve university": 1.0, "purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Power-aware test: Challenges and solutions.", "DBLP authors": ["Srivaths Ravi"], "year": 2007, "MAG papers": [{"PaperId": 2126872604, "PaperTitle": "power aware test challenges and solutions", "Year": 2007, "CitationCount": 92, "EstimatedCitation": 137, "Affiliations": {"texas instruments": 1.0}}], "source": "ES"}, {"DBLP title": "Case study of a low power MTCMOS based ARM926 SoC : Design, analysis and test challenges.", "DBLP authors": ["Sachin Idgunji"], "year": 2007, "MAG papers": [{"PaperId": 2078514087, "PaperTitle": "case study of a low power mtcmos based arm926 soc design analysis and test challenges", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Cost effective manufacturing test using mission mode tests.", "DBLP authors": ["Parmod Aggarwal"], "year": 2007, "MAG papers": [{"PaperId": 2164253310, "PaperTitle": "cost effective manufacturing test using mission mode tests", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A practical approach to comprehensive system test & debug using boundary scan based test architecture.", "DBLP authors": ["Tapan J. Chakraborty", "Chen-Huan Chiang", "Bradford G. Van Treuren"], "year": 2007, "MAG papers": [{"PaperId": 2097898932, "PaperTitle": "a practical approach to comprehensive system test debug using boundary scan based test architecture", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"alcatel lucent": 3.0}}], "source": "ES"}, {"DBLP title": "GRAAL: a new fault tolerant design paradigm for mitigating the flaws of deep nanometric technologies.", "DBLP authors": ["Michael Nicolaidis"], "year": 2007, "MAG papers": [{"PaperId": 2163094833, "PaperTitle": "graal a new fault tolerant design paradigm for mitigating the flaws of deep nanometric technologies", "Year": 2007, "CitationCount": 48, "EstimatedCitation": 71, "Affiliations": {}}], "source": "ES"}]