// SPDX-License-Identifier: GPL-2.0-only
/*
 * Google GS201 ISP device tree for interrupt events
 *
 * Copyright 2021 Google LLC.
 */

#include <dt-bindings/lwis/platform/gs201/csi.h>
#include <dt-bindings/lwis/platform/gs201/g3aa.h>
#include <dt-bindings/lwis/platform/gs201/gdc.h>
#include <dt-bindings/lwis/platform/gs201/gtnr_align.h>
#include <dt-bindings/lwis/platform/gs201/gtnr_merge.h>
#include <dt-bindings/lwis/platform/gs201/ipp.h>
#include <dt-bindings/lwis/platform/gs201/itp.h>
#include <dt-bindings/lwis/platform/gs201/mcsc.h>
#include <dt-bindings/lwis/platform/gs201/pdp.h>
#include <dt-bindings/lwis/platform/gs201/scsc.h>

/ {
	/*
	 * CSI Interrupt Event Definitions
	 */

	csi_ctx0_csis_int0: csi-event-info@0 {
		irq-reg-space = "csis-link0";
		irq-src-reg = <0x0 0x14>;
		irq-reset-reg = <0x0 0x14>;
		irq-mask-reg = <0x0 0x10>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_ERR_ID>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_ERR_CRC>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_ERR_ECC>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_ERR_WRONG_CONFIG>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_ERR_OVER>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_ERR_CRC_PH>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_MAL_CRC>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_RX_INVALID_CODE_HS_LANE0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_RX_INVALID_CODE_HS_LANE1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_RX_INVALID_CODE_HS_LANE2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_RX_INVALID_CODE_HS_LANE3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_ERR_SOT_HS_LANE0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_ERR_SOT_HS_LANE1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_ERR_SOT_HS_LANE2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_ERR_SOT_HS_LANE3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_ERR_SOT_SYNC_HS_LANE0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_ERR_SOT_SYNC_HS_LANE1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_ERR_SOT_SYNC_HS_LANE2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_ERR_SOT_SYNC_HS_LANE3>;
		int-reg-bits =
			<CSI_CSIS_INT0_CTX0_ERR_ID>,
			<CSI_CSIS_INT0_CTX0_ERR_CRC>,
			<CSI_CSIS_INT0_CTX0_ERR_ECC>,
			<CSI_CSIS_INT0_CTX0_ERR_WRONG_CONFIG>,
			<CSI_CSIS_INT0_CTX0_ERR_OVER>,
			<CSI_CSIS_INT0_CTX0_ERR_CRC_PH>,
			<CSI_CSIS_INT0_CTX0_MAL_CRC>,
			<CSI_CSIS_INT0_CTX0_RX_INVALID_CODE_HS_LANE0>,
			<CSI_CSIS_INT0_CTX0_RX_INVALID_CODE_HS_LANE1>,
			<CSI_CSIS_INT0_CTX0_RX_INVALID_CODE_HS_LANE2>,
			<CSI_CSIS_INT0_CTX0_RX_INVALID_CODE_HS_LANE3>,
			<CSI_CSIS_INT0_CTX0_ERR_SOT_HS_LANE0>,
			<CSI_CSIS_INT0_CTX0_ERR_SOT_HS_LANE1>,
			<CSI_CSIS_INT0_CTX0_ERR_SOT_HS_LANE2>,
			<CSI_CSIS_INT0_CTX0_ERR_SOT_HS_LANE3>,
			<CSI_CSIS_INT0_CTX0_ERR_SOT_SYNC_HS_LANE0>,
			<CSI_CSIS_INT0_CTX0_ERR_SOT_SYNC_HS_LANE1>,
			<CSI_CSIS_INT0_CTX0_ERR_SOT_SYNC_HS_LANE2>,
			<CSI_CSIS_INT0_CTX0_ERR_SOT_SYNC_HS_LANE3>;
	};

	csi_ctx1_csis_int0: csi-event-info@1 {
		irq-reg-space = "csis-link1";
		irq-src-reg = <0x0 0x14>;
		irq-reset-reg = <0x0 0x14>;
		irq-mask-reg = <0x0 0x10>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_ERR_ID>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_ERR_CRC>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_ERR_ECC>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_ERR_WRONG_CONFIG>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_ERR_OVER>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_ERR_CRC_PH>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_MAL_CRC>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_RX_INVALID_CODE_HS_LANE0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_RX_INVALID_CODE_HS_LANE1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_RX_INVALID_CODE_HS_LANE2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_RX_INVALID_CODE_HS_LANE3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_ERR_SOT_HS_LANE0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_ERR_SOT_HS_LANE1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_ERR_SOT_HS_LANE2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_ERR_SOT_HS_LANE3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_ERR_SOT_SYNC_HS_LANE0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_ERR_SOT_SYNC_HS_LANE1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_ERR_SOT_SYNC_HS_LANE2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_ERR_SOT_SYNC_HS_LANE3>;
		int-reg-bits =
			<CSI_CSIS_INT0_CTX1_ERR_ID>,
			<CSI_CSIS_INT0_CTX1_ERR_CRC>,
			<CSI_CSIS_INT0_CTX1_ERR_ECC>,
			<CSI_CSIS_INT0_CTX1_ERR_WRONG_CONFIG>,
			<CSI_CSIS_INT0_CTX1_ERR_OVER>,
			<CSI_CSIS_INT0_CTX1_ERR_CRC_PH>,
			<CSI_CSIS_INT0_CTX1_MAL_CRC>,
			<CSI_CSIS_INT0_CTX1_RX_INVALID_CODE_HS_LANE0>,
			<CSI_CSIS_INT0_CTX1_RX_INVALID_CODE_HS_LANE1>,
			<CSI_CSIS_INT0_CTX1_RX_INVALID_CODE_HS_LANE2>,
			<CSI_CSIS_INT0_CTX1_RX_INVALID_CODE_HS_LANE3>,
			<CSI_CSIS_INT0_CTX1_ERR_SOT_HS_LANE0>,
			<CSI_CSIS_INT0_CTX1_ERR_SOT_HS_LANE1>,
			<CSI_CSIS_INT0_CTX1_ERR_SOT_HS_LANE2>,
			<CSI_CSIS_INT0_CTX1_ERR_SOT_HS_LANE3>,
			<CSI_CSIS_INT0_CTX1_ERR_SOT_SYNC_HS_LANE0>,
			<CSI_CSIS_INT0_CTX1_ERR_SOT_SYNC_HS_LANE1>,
			<CSI_CSIS_INT0_CTX1_ERR_SOT_SYNC_HS_LANE2>,
			<CSI_CSIS_INT0_CTX1_ERR_SOT_SYNC_HS_LANE3>;
	};

	csi_ctx2_csis_int0: csi-event-info@2 {
		irq-reg-space = "csis-link2";
		irq-src-reg = <0x0 0x14>;
		irq-reset-reg = <0x0 0x14>;
		irq-mask-reg = <0x0 0x10>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_ERR_ID>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_ERR_CRC>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_ERR_ECC>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_ERR_WRONG_CONFIG>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_ERR_OVER>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_ERR_CRC_PH>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_MAL_CRC>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_RX_INVALID_CODE_HS_LANE0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_RX_INVALID_CODE_HS_LANE1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_RX_INVALID_CODE_HS_LANE2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_RX_INVALID_CODE_HS_LANE3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_ERR_SOT_HS_LANE0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_ERR_SOT_HS_LANE1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_ERR_SOT_HS_LANE2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_ERR_SOT_HS_LANE3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_ERR_SOT_SYNC_HS_LANE0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_ERR_SOT_SYNC_HS_LANE1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_ERR_SOT_SYNC_HS_LANE2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_ERR_SOT_SYNC_HS_LANE3>;
		int-reg-bits =
			<CSI_CSIS_INT0_CTX2_ERR_ID>,
			<CSI_CSIS_INT0_CTX2_ERR_CRC>,
			<CSI_CSIS_INT0_CTX2_ERR_ECC>,
			<CSI_CSIS_INT0_CTX2_ERR_WRONG_CONFIG>,
			<CSI_CSIS_INT0_CTX2_ERR_OVER>,
			<CSI_CSIS_INT0_CTX2_ERR_CRC_PH>,
			<CSI_CSIS_INT0_CTX2_MAL_CRC>,
			<CSI_CSIS_INT0_CTX2_RX_INVALID_CODE_HS_LANE0>,
			<CSI_CSIS_INT0_CTX2_RX_INVALID_CODE_HS_LANE1>,
			<CSI_CSIS_INT0_CTX2_RX_INVALID_CODE_HS_LANE2>,
			<CSI_CSIS_INT0_CTX2_RX_INVALID_CODE_HS_LANE3>,
			<CSI_CSIS_INT0_CTX2_ERR_SOT_HS_LANE0>,
			<CSI_CSIS_INT0_CTX2_ERR_SOT_HS_LANE1>,
			<CSI_CSIS_INT0_CTX2_ERR_SOT_HS_LANE2>,
			<CSI_CSIS_INT0_CTX2_ERR_SOT_HS_LANE3>,
			<CSI_CSIS_INT0_CTX2_ERR_SOT_SYNC_HS_LANE0>,
			<CSI_CSIS_INT0_CTX2_ERR_SOT_SYNC_HS_LANE1>,
			<CSI_CSIS_INT0_CTX2_ERR_SOT_SYNC_HS_LANE2>,
			<CSI_CSIS_INT0_CTX2_ERR_SOT_SYNC_HS_LANE3>;
	};

	csi_ctx3_csis_int0: csi-event-info@3 {
		irq-reg-space = "csis-link3";
		irq-src-reg = <0x0 0x14>;
		irq-reset-reg = <0x0 0x14>;
		irq-mask-reg = <0x0 0x10>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_ERR_ID>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_ERR_CRC>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_ERR_ECC>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_ERR_WRONG_CONFIG>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_ERR_OVER>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_ERR_CRC_PH>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_MAL_CRC>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_RX_INVALID_CODE_HS_LANE0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_RX_INVALID_CODE_HS_LANE1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_RX_INVALID_CODE_HS_LANE2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_RX_INVALID_CODE_HS_LANE3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_ERR_SOT_HS_LANE0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_ERR_SOT_HS_LANE1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_ERR_SOT_HS_LANE2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_ERR_SOT_HS_LANE3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_ERR_SOT_SYNC_HS_LANE0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_ERR_SOT_SYNC_HS_LANE1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_ERR_SOT_SYNC_HS_LANE2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_ERR_SOT_SYNC_HS_LANE3>;
		int-reg-bits =
			<CSI_CSIS_INT0_CTX3_ERR_ID>,
			<CSI_CSIS_INT0_CTX3_ERR_CRC>,
			<CSI_CSIS_INT0_CTX3_ERR_ECC>,
			<CSI_CSIS_INT0_CTX3_ERR_WRONG_CONFIG>,
			<CSI_CSIS_INT0_CTX3_ERR_OVER>,
			<CSI_CSIS_INT0_CTX3_ERR_CRC_PH>,
			<CSI_CSIS_INT0_CTX3_MAL_CRC>,
			<CSI_CSIS_INT0_CTX3_RX_INVALID_CODE_HS_LANE0>,
			<CSI_CSIS_INT0_CTX3_RX_INVALID_CODE_HS_LANE1>,
			<CSI_CSIS_INT0_CTX3_RX_INVALID_CODE_HS_LANE2>,
			<CSI_CSIS_INT0_CTX3_RX_INVALID_CODE_HS_LANE3>,
			<CSI_CSIS_INT0_CTX3_ERR_SOT_HS_LANE0>,
			<CSI_CSIS_INT0_CTX3_ERR_SOT_HS_LANE1>,
			<CSI_CSIS_INT0_CTX3_ERR_SOT_HS_LANE2>,
			<CSI_CSIS_INT0_CTX3_ERR_SOT_HS_LANE3>,
			<CSI_CSIS_INT0_CTX3_ERR_SOT_SYNC_HS_LANE0>,
			<CSI_CSIS_INT0_CTX3_ERR_SOT_SYNC_HS_LANE1>,
			<CSI_CSIS_INT0_CTX3_ERR_SOT_SYNC_HS_LANE2>,
			<CSI_CSIS_INT0_CTX3_ERR_SOT_SYNC_HS_LANE3>;
	};

	csi_ctx4_csis_int0: csi-event-info@4 {
		irq-reg-space = "csis-link4";
		irq-src-reg = <0x0 0x14>;
		irq-reset-reg = <0x0 0x14>;
		irq-mask-reg = <0x0 0x10>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_ERR_ID>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_ERR_CRC>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_ERR_ECC>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_ERR_WRONG_CONFIG>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_ERR_OVER>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_ERR_CRC_PH>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_MAL_CRC>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_RX_INVALID_CODE_HS_LANE0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_RX_INVALID_CODE_HS_LANE1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_RX_INVALID_CODE_HS_LANE2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_RX_INVALID_CODE_HS_LANE3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_ERR_SOT_HS_LANE0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_ERR_SOT_HS_LANE1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_ERR_SOT_HS_LANE2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_ERR_SOT_HS_LANE3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_ERR_SOT_SYNC_HS_LANE0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_ERR_SOT_SYNC_HS_LANE1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_ERR_SOT_SYNC_HS_LANE2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_ERR_SOT_SYNC_HS_LANE3>;
		int-reg-bits =
			<CSI_CSIS_INT0_CTX4_ERR_ID>,
			<CSI_CSIS_INT0_CTX4_ERR_CRC>,
			<CSI_CSIS_INT0_CTX4_ERR_ECC>,
			<CSI_CSIS_INT0_CTX4_ERR_WRONG_CONFIG>,
			<CSI_CSIS_INT0_CTX4_ERR_OVER>,
			<CSI_CSIS_INT0_CTX4_ERR_CRC_PH>,
			<CSI_CSIS_INT0_CTX4_MAL_CRC>,
			<CSI_CSIS_INT0_CTX4_RX_INVALID_CODE_HS_LANE0>,
			<CSI_CSIS_INT0_CTX4_RX_INVALID_CODE_HS_LANE1>,
			<CSI_CSIS_INT0_CTX4_RX_INVALID_CODE_HS_LANE2>,
			<CSI_CSIS_INT0_CTX4_RX_INVALID_CODE_HS_LANE3>,
			<CSI_CSIS_INT0_CTX4_ERR_SOT_HS_LANE0>,
			<CSI_CSIS_INT0_CTX4_ERR_SOT_HS_LANE1>,
			<CSI_CSIS_INT0_CTX4_ERR_SOT_HS_LANE2>,
			<CSI_CSIS_INT0_CTX4_ERR_SOT_HS_LANE3>,
			<CSI_CSIS_INT0_CTX4_ERR_SOT_SYNC_HS_LANE0>,
			<CSI_CSIS_INT0_CTX4_ERR_SOT_SYNC_HS_LANE1>,
			<CSI_CSIS_INT0_CTX4_ERR_SOT_SYNC_HS_LANE2>,
			<CSI_CSIS_INT0_CTX4_ERR_SOT_SYNC_HS_LANE3>;
	};

	csi_ctx5_csis_int0: csi-event-info@5 {
		irq-reg-space = "csis-link5";
		irq-src-reg = <0x0 0x14>;
		irq-reset-reg = <0x0 0x14>;
		irq-mask-reg = <0x0 0x10>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_ERR_ID>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_ERR_CRC>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_ERR_ECC>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_ERR_WRONG_CONFIG>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_ERR_OVER>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_ERR_CRC_PH>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_MAL_CRC>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_RX_INVALID_CODE_HS_LANE0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_RX_INVALID_CODE_HS_LANE1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_RX_INVALID_CODE_HS_LANE2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_RX_INVALID_CODE_HS_LANE3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_ERR_SOT_HS_LANE0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_ERR_SOT_HS_LANE1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_ERR_SOT_HS_LANE2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_ERR_SOT_HS_LANE3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_ERR_SOT_SYNC_HS_LANE0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_ERR_SOT_SYNC_HS_LANE1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_ERR_SOT_SYNC_HS_LANE2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_ERR_SOT_SYNC_HS_LANE3>;
		int-reg-bits =
			<CSI_CSIS_INT0_CTX5_ERR_ID>,
			<CSI_CSIS_INT0_CTX5_ERR_CRC>,
			<CSI_CSIS_INT0_CTX5_ERR_ECC>,
			<CSI_CSIS_INT0_CTX5_ERR_WRONG_CONFIG>,
			<CSI_CSIS_INT0_CTX5_ERR_OVER>,
			<CSI_CSIS_INT0_CTX5_ERR_CRC_PH>,
			<CSI_CSIS_INT0_CTX5_MAL_CRC>,
			<CSI_CSIS_INT0_CTX5_RX_INVALID_CODE_HS_LANE0>,
			<CSI_CSIS_INT0_CTX5_RX_INVALID_CODE_HS_LANE1>,
			<CSI_CSIS_INT0_CTX5_RX_INVALID_CODE_HS_LANE2>,
			<CSI_CSIS_INT0_CTX5_RX_INVALID_CODE_HS_LANE3>,
			<CSI_CSIS_INT0_CTX5_ERR_SOT_HS_LANE0>,
			<CSI_CSIS_INT0_CTX5_ERR_SOT_HS_LANE1>,
			<CSI_CSIS_INT0_CTX5_ERR_SOT_HS_LANE2>,
			<CSI_CSIS_INT0_CTX5_ERR_SOT_HS_LANE3>,
			<CSI_CSIS_INT0_CTX5_ERR_SOT_SYNC_HS_LANE0>,
			<CSI_CSIS_INT0_CTX5_ERR_SOT_SYNC_HS_LANE1>,
			<CSI_CSIS_INT0_CTX5_ERR_SOT_SYNC_HS_LANE2>,
			<CSI_CSIS_INT0_CTX5_ERR_SOT_SYNC_HS_LANE3>;
	};

	csi_ctx6_csis_int0: csi-event-info@6 {
		irq-reg-space = "csis-link6";
		irq-src-reg = <0x0 0x14>;
		irq-reset-reg = <0x0 0x14>;
		irq-mask-reg = <0x0 0x10>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_ERR_ID>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_ERR_CRC>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_ERR_ECC>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_ERR_WRONG_CONFIG>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_ERR_OVER>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_ERR_CRC_PH>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_MAL_CRC>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_RX_INVALID_CODE_HS_LANE0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_RX_INVALID_CODE_HS_LANE1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_RX_INVALID_CODE_HS_LANE2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_RX_INVALID_CODE_HS_LANE3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_ERR_SOT_HS_LANE0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_ERR_SOT_HS_LANE1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_ERR_SOT_HS_LANE2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_ERR_SOT_HS_LANE3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_ERR_SOT_SYNC_HS_LANE0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_ERR_SOT_SYNC_HS_LANE1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_ERR_SOT_SYNC_HS_LANE2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_ERR_SOT_SYNC_HS_LANE3>;
		int-reg-bits =
			<CSI_CSIS_INT0_CTX6_ERR_ID>,
			<CSI_CSIS_INT0_CTX6_ERR_CRC>,
			<CSI_CSIS_INT0_CTX6_ERR_ECC>,
			<CSI_CSIS_INT0_CTX6_ERR_WRONG_CONFIG>,
			<CSI_CSIS_INT0_CTX6_ERR_OVER>,
			<CSI_CSIS_INT0_CTX6_ERR_CRC_PH>,
			<CSI_CSIS_INT0_CTX6_MAL_CRC>,
			<CSI_CSIS_INT0_CTX6_RX_INVALID_CODE_HS_LANE0>,
			<CSI_CSIS_INT0_CTX6_RX_INVALID_CODE_HS_LANE1>,
			<CSI_CSIS_INT0_CTX6_RX_INVALID_CODE_HS_LANE2>,
			<CSI_CSIS_INT0_CTX6_RX_INVALID_CODE_HS_LANE3>,
			<CSI_CSIS_INT0_CTX6_ERR_SOT_HS_LANE0>,
			<CSI_CSIS_INT0_CTX6_ERR_SOT_HS_LANE1>,
			<CSI_CSIS_INT0_CTX6_ERR_SOT_HS_LANE2>,
			<CSI_CSIS_INT0_CTX6_ERR_SOT_HS_LANE3>,
			<CSI_CSIS_INT0_CTX6_ERR_SOT_SYNC_HS_LANE0>,
			<CSI_CSIS_INT0_CTX6_ERR_SOT_SYNC_HS_LANE1>,
			<CSI_CSIS_INT0_CTX6_ERR_SOT_SYNC_HS_LANE2>,
			<CSI_CSIS_INT0_CTX6_ERR_SOT_SYNC_HS_LANE3>;
	};

	csi_ctx7_csis_int0: csi-event-info@7 {
		irq-reg-space = "csis-link7";
		irq-src-reg = <0x0 0x14>;
		irq-reset-reg = <0x0 0x14>;
		irq-mask-reg = <0x0 0x10>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_ERR_ID>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_ERR_CRC>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_ERR_ECC>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_ERR_WRONG_CONFIG>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_ERR_OVER>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_ERR_CRC_PH>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_MAL_CRC>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_RX_INVALID_CODE_HS_LANE0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_RX_INVALID_CODE_HS_LANE1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_RX_INVALID_CODE_HS_LANE2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_RX_INVALID_CODE_HS_LANE3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_ERR_SOT_HS_LANE0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_ERR_SOT_HS_LANE1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_ERR_SOT_HS_LANE2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_ERR_SOT_HS_LANE3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_ERR_SOT_SYNC_HS_LANE0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_ERR_SOT_SYNC_HS_LANE1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_ERR_SOT_SYNC_HS_LANE2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_ERR_SOT_SYNC_HS_LANE3>;
		int-reg-bits =
			<CSI_CSIS_INT0_CTX7_ERR_ID>,
			<CSI_CSIS_INT0_CTX7_ERR_CRC>,
			<CSI_CSIS_INT0_CTX7_ERR_ECC>,
			<CSI_CSIS_INT0_CTX7_ERR_WRONG_CONFIG>,
			<CSI_CSIS_INT0_CTX7_ERR_OVER>,
			<CSI_CSIS_INT0_CTX7_ERR_CRC_PH>,
			<CSI_CSIS_INT0_CTX7_MAL_CRC>,
			<CSI_CSIS_INT0_CTX7_RX_INVALID_CODE_HS_LANE0>,
			<CSI_CSIS_INT0_CTX7_RX_INVALID_CODE_HS_LANE1>,
			<CSI_CSIS_INT0_CTX7_RX_INVALID_CODE_HS_LANE2>,
			<CSI_CSIS_INT0_CTX7_RX_INVALID_CODE_HS_LANE3>,
			<CSI_CSIS_INT0_CTX7_ERR_SOT_HS_LANE0>,
			<CSI_CSIS_INT0_CTX7_ERR_SOT_HS_LANE1>,
			<CSI_CSIS_INT0_CTX7_ERR_SOT_HS_LANE2>,
			<CSI_CSIS_INT0_CTX7_ERR_SOT_HS_LANE3>,
			<CSI_CSIS_INT0_CTX7_ERR_SOT_SYNC_HS_LANE0>,
			<CSI_CSIS_INT0_CTX7_ERR_SOT_SYNC_HS_LANE1>,
			<CSI_CSIS_INT0_CTX7_ERR_SOT_SYNC_HS_LANE2>,
			<CSI_CSIS_INT0_CTX7_ERR_SOT_SYNC_HS_LANE3>;
	};

	csi_ctx0_csis_int1: csi-event-info@8 {
		irq-reg-space = "csis-link0";
		irq-src-reg = <0x0 0x1c>;
		irq-reset-reg = <0x0 0x1c>;
		irq-mask-reg = <0x0 0x18>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_LINE_END>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_ERR_LOST_FE>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_ERR_LOST_FS>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_HRESOL_MISMATCH>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_VRESOL_MISMATCH>;
		int-reg-bits =
			<CSI_CSIS_INT1_CTX0_LINE_END>,
			<CSI_CSIS_INT1_CTX0_FRAME_END>,
			<CSI_CSIS_INT1_CTX0_FRAME_START>,
			<CSI_CSIS_INT1_CTX0_ERR_LOST_FE>,
			<CSI_CSIS_INT1_CTX0_ERR_LOST_FS>,
			<CSI_CSIS_INT1_CTX0_HRESOL_MISMATCH>,
			<CSI_CSIS_INT1_CTX0_VRESOL_MISMATCH>;
	};

	csi_ctx1_csis_int1: csi-event-info@9 {
		irq-reg-space = "csis-link1";
		irq-src-reg = <0x0 0x1c>;
		irq-reset-reg = <0x0 0x1c>;
		irq-mask-reg = <0x0 0x18>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_LINE_END>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_ERR_LOST_FE>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_ERR_LOST_FS>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_HRESOL_MISMATCH>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_VRESOL_MISMATCH>;
		int-reg-bits =
			<CSI_CSIS_INT1_CTX1_LINE_END>,
			<CSI_CSIS_INT1_CTX1_FRAME_END>,
			<CSI_CSIS_INT1_CTX1_FRAME_START>,
			<CSI_CSIS_INT1_CTX1_ERR_LOST_FE>,
			<CSI_CSIS_INT1_CTX1_ERR_LOST_FS>,
			<CSI_CSIS_INT1_CTX1_HRESOL_MISMATCH>,
			<CSI_CSIS_INT1_CTX1_VRESOL_MISMATCH>;
	};

	csi_ctx2_csis_int1: csi-event-info@10 {
		irq-reg-space = "csis-link2";
		irq-src-reg = <0x0 0x1c>;
		irq-reset-reg = <0x0 0x1c>;
		irq-mask-reg = <0x0 0x18>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_LINE_END>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_ERR_LOST_FE>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_ERR_LOST_FS>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_HRESOL_MISMATCH>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_VRESOL_MISMATCH>;
		int-reg-bits =
			<CSI_CSIS_INT1_CTX2_LINE_END>,
			<CSI_CSIS_INT1_CTX2_FRAME_END>,
			<CSI_CSIS_INT1_CTX2_FRAME_START>,
			<CSI_CSIS_INT1_CTX2_ERR_LOST_FE>,
			<CSI_CSIS_INT1_CTX2_ERR_LOST_FS>,
			<CSI_CSIS_INT1_CTX2_HRESOL_MISMATCH>,
			<CSI_CSIS_INT1_CTX2_VRESOL_MISMATCH>;
	};

	csi_ctx3_csis_int1: csi-event-info@11 {
		irq-reg-space = "csis-link3";
		irq-src-reg = <0x0 0x1c>;
		irq-reset-reg = <0x0 0x1c>;
		irq-mask-reg = <0x0 0x18>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_LINE_END>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_ERR_LOST_FE>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_ERR_LOST_FS>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_HRESOL_MISMATCH>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_VRESOL_MISMATCH>;
		int-reg-bits =
			<CSI_CSIS_INT1_CTX3_LINE_END>,
			<CSI_CSIS_INT1_CTX3_FRAME_END>,
			<CSI_CSIS_INT1_CTX3_FRAME_START>,
			<CSI_CSIS_INT1_CTX3_ERR_LOST_FE>,
			<CSI_CSIS_INT1_CTX3_ERR_LOST_FS>,
			<CSI_CSIS_INT1_CTX3_HRESOL_MISMATCH>,
			<CSI_CSIS_INT1_CTX3_VRESOL_MISMATCH>;
	};

	csi_ctx4_csis_int1: csi-event-info@12 {
		irq-reg-space = "csis-link4";
		irq-src-reg = <0x0 0x1c>;
		irq-reset-reg = <0x0 0x1c>;
		irq-mask-reg = <0x0 0x18>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_LINE_END>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_ERR_LOST_FE>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_ERR_LOST_FS>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_HRESOL_MISMATCH>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_VRESOL_MISMATCH>;
		int-reg-bits =
			<CSI_CSIS_INT1_CTX4_LINE_END>,
			<CSI_CSIS_INT1_CTX4_FRAME_END>,
			<CSI_CSIS_INT1_CTX4_FRAME_START>,
			<CSI_CSIS_INT1_CTX4_ERR_LOST_FE>,
			<CSI_CSIS_INT1_CTX4_ERR_LOST_FS>,
			<CSI_CSIS_INT1_CTX4_HRESOL_MISMATCH>,
			<CSI_CSIS_INT1_CTX4_VRESOL_MISMATCH>;
	};

	csi_ctx5_csis_int1: csi-event-info@13 {
		irq-reg-space = "csis-link5";
		irq-src-reg = <0x0 0x1c>;
		irq-reset-reg = <0x0 0x1c>;
		irq-mask-reg = <0x0 0x18>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_LINE_END>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_ERR_LOST_FE>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_ERR_LOST_FS>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_HRESOL_MISMATCH>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_VRESOL_MISMATCH>;
		int-reg-bits =
			<CSI_CSIS_INT1_CTX5_LINE_END>,
			<CSI_CSIS_INT1_CTX5_FRAME_END>,
			<CSI_CSIS_INT1_CTX5_FRAME_START>,
			<CSI_CSIS_INT1_CTX5_ERR_LOST_FE>,
			<CSI_CSIS_INT1_CTX5_ERR_LOST_FS>,
			<CSI_CSIS_INT1_CTX5_HRESOL_MISMATCH>,
			<CSI_CSIS_INT1_CTX5_VRESOL_MISMATCH>;
	};

	csi_ctx6_csis_int1: csi-event-info@14 {
		irq-reg-space = "csis-link6";
		irq-src-reg = <0x0 0x1c>;
		irq-reset-reg = <0x0 0x1c>;
		irq-mask-reg = <0x0 0x18>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_LINE_END>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_ERR_LOST_FE>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_ERR_LOST_FS>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_HRESOL_MISMATCH>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_VRESOL_MISMATCH>;
		int-reg-bits =
			<CSI_CSIS_INT1_CTX6_LINE_END>,
			<CSI_CSIS_INT1_CTX6_FRAME_END>,
			<CSI_CSIS_INT1_CTX6_FRAME_START>,
			<CSI_CSIS_INT1_CTX6_ERR_LOST_FE>,
			<CSI_CSIS_INT1_CTX6_ERR_LOST_FS>,
			<CSI_CSIS_INT1_CTX6_HRESOL_MISMATCH>,
			<CSI_CSIS_INT1_CTX6_VRESOL_MISMATCH>;
	};

	csi_ctx7_csis_int1: csi-event-info@15 {
		irq-reg-space = "csis-link7";
		irq-src-reg = <0x0 0x1c>;
		irq-reset-reg = <0x0 0x1c>;
		irq-mask-reg = <0x0 0x18>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_LINE_END>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_ERR_LOST_FE>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_ERR_LOST_FS>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_HRESOL_MISMATCH>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_VRESOL_MISMATCH>;
		int-reg-bits =
			<CSI_CSIS_INT1_CTX7_LINE_END>,
			<CSI_CSIS_INT1_CTX7_FRAME_END>,
			<CSI_CSIS_INT1_CTX7_FRAME_START>,
			<CSI_CSIS_INT1_CTX7_ERR_LOST_FE>,
			<CSI_CSIS_INT1_CTX7_ERR_LOST_FS>,
			<CSI_CSIS_INT1_CTX7_HRESOL_MISMATCH>,
			<CSI_CSIS_INT1_CTX7_VRESOL_MISMATCH>;
	};

	csi_ctx0_fs_int: csi-event-info@16 {
		irq-reg-space = "csis-link0";
		irq-src-reg = <0x0 0x24>;
		irq-reset-reg = <0x0 0x24>;
		irq-mask-reg = <0x0 0x20>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH4>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH5>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH6>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH7>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH8>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH9>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH10>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH11>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH12>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH13>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH14>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH15>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH16>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH17>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH18>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH19>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH20>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH21>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH22>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH23>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH24>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH25>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH26>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH27>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH28>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH29>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH30>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_START_CH31>;
		int-reg-bits =
			<CSI_FS_INT_CTX0_FRAME_START_CH0>,
			<CSI_FS_INT_CTX0_FRAME_START_CH1>,
			<CSI_FS_INT_CTX0_FRAME_START_CH2>,
			<CSI_FS_INT_CTX0_FRAME_START_CH3>,
			<CSI_FS_INT_CTX0_FRAME_START_CH4>,
			<CSI_FS_INT_CTX0_FRAME_START_CH5>,
			<CSI_FS_INT_CTX0_FRAME_START_CH6>,
			<CSI_FS_INT_CTX0_FRAME_START_CH7>,
			<CSI_FS_INT_CTX0_FRAME_START_CH8>,
			<CSI_FS_INT_CTX0_FRAME_START_CH9>,
			<CSI_FS_INT_CTX0_FRAME_START_CH10>,
			<CSI_FS_INT_CTX0_FRAME_START_CH11>,
			<CSI_FS_INT_CTX0_FRAME_START_CH12>,
			<CSI_FS_INT_CTX0_FRAME_START_CH13>,
			<CSI_FS_INT_CTX0_FRAME_START_CH14>,
			<CSI_FS_INT_CTX0_FRAME_START_CH15>,
			<CSI_FS_INT_CTX0_FRAME_START_CH16>,
			<CSI_FS_INT_CTX0_FRAME_START_CH17>,
			<CSI_FS_INT_CTX0_FRAME_START_CH18>,
			<CSI_FS_INT_CTX0_FRAME_START_CH19>,
			<CSI_FS_INT_CTX0_FRAME_START_CH20>,
			<CSI_FS_INT_CTX0_FRAME_START_CH21>,
			<CSI_FS_INT_CTX0_FRAME_START_CH22>,
			<CSI_FS_INT_CTX0_FRAME_START_CH23>,
			<CSI_FS_INT_CTX0_FRAME_START_CH24>,
			<CSI_FS_INT_CTX0_FRAME_START_CH25>,
			<CSI_FS_INT_CTX0_FRAME_START_CH26>,
			<CSI_FS_INT_CTX0_FRAME_START_CH27>,
			<CSI_FS_INT_CTX0_FRAME_START_CH28>,
			<CSI_FS_INT_CTX0_FRAME_START_CH29>,
			<CSI_FS_INT_CTX0_FRAME_START_CH30>,
			<CSI_FS_INT_CTX0_FRAME_START_CH31>;
	};

	csi_ctx1_fs_int: csi-event-info@17 {
		irq-reg-space = "csis-link1";
		irq-src-reg = <0x0 0x24>;
		irq-reset-reg = <0x0 0x24>;
		irq-mask-reg = <0x0 0x20>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH4>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH5>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH6>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH7>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH8>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH9>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH10>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH11>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH12>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH13>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH14>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH15>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH16>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH17>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH18>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH19>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH20>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH21>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH22>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH23>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH24>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH25>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH26>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH27>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH28>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH29>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH30>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_START_CH31>;
		int-reg-bits =
			<CSI_FS_INT_CTX1_FRAME_START_CH0>,
			<CSI_FS_INT_CTX1_FRAME_START_CH1>,
			<CSI_FS_INT_CTX1_FRAME_START_CH2>,
			<CSI_FS_INT_CTX1_FRAME_START_CH3>,
			<CSI_FS_INT_CTX1_FRAME_START_CH4>,
			<CSI_FS_INT_CTX1_FRAME_START_CH5>,
			<CSI_FS_INT_CTX1_FRAME_START_CH6>,
			<CSI_FS_INT_CTX1_FRAME_START_CH7>,
			<CSI_FS_INT_CTX1_FRAME_START_CH8>,
			<CSI_FS_INT_CTX1_FRAME_START_CH9>,
			<CSI_FS_INT_CTX1_FRAME_START_CH10>,
			<CSI_FS_INT_CTX1_FRAME_START_CH11>,
			<CSI_FS_INT_CTX1_FRAME_START_CH12>,
			<CSI_FS_INT_CTX1_FRAME_START_CH13>,
			<CSI_FS_INT_CTX1_FRAME_START_CH14>,
			<CSI_FS_INT_CTX1_FRAME_START_CH15>,
			<CSI_FS_INT_CTX1_FRAME_START_CH16>,
			<CSI_FS_INT_CTX1_FRAME_START_CH17>,
			<CSI_FS_INT_CTX1_FRAME_START_CH18>,
			<CSI_FS_INT_CTX1_FRAME_START_CH19>,
			<CSI_FS_INT_CTX1_FRAME_START_CH20>,
			<CSI_FS_INT_CTX1_FRAME_START_CH21>,
			<CSI_FS_INT_CTX1_FRAME_START_CH22>,
			<CSI_FS_INT_CTX1_FRAME_START_CH23>,
			<CSI_FS_INT_CTX1_FRAME_START_CH24>,
			<CSI_FS_INT_CTX1_FRAME_START_CH25>,
			<CSI_FS_INT_CTX1_FRAME_START_CH26>,
			<CSI_FS_INT_CTX1_FRAME_START_CH27>,
			<CSI_FS_INT_CTX1_FRAME_START_CH28>,
			<CSI_FS_INT_CTX1_FRAME_START_CH29>,
			<CSI_FS_INT_CTX1_FRAME_START_CH30>,
			<CSI_FS_INT_CTX1_FRAME_START_CH31>;
	};

	csi_ctx2_fs_int: csi-event-info@18 {
		irq-reg-space = "csis-link2";
		irq-src-reg = <0x0 0x24>;
		irq-reset-reg = <0x0 0x24>;
		irq-mask-reg = <0x0 0x20>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH4>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH5>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH6>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH7>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH8>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH9>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH10>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH11>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH12>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH13>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH14>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH15>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH16>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH17>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH18>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH19>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH20>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH21>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH22>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH23>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH24>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH25>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH26>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH27>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH28>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH29>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH30>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_START_CH31>;
		int-reg-bits =
			<CSI_FS_INT_CTX2_FRAME_START_CH0>,
			<CSI_FS_INT_CTX2_FRAME_START_CH1>,
			<CSI_FS_INT_CTX2_FRAME_START_CH2>,
			<CSI_FS_INT_CTX2_FRAME_START_CH3>,
			<CSI_FS_INT_CTX2_FRAME_START_CH4>,
			<CSI_FS_INT_CTX2_FRAME_START_CH5>,
			<CSI_FS_INT_CTX2_FRAME_START_CH6>,
			<CSI_FS_INT_CTX2_FRAME_START_CH7>,
			<CSI_FS_INT_CTX2_FRAME_START_CH8>,
			<CSI_FS_INT_CTX2_FRAME_START_CH9>,
			<CSI_FS_INT_CTX2_FRAME_START_CH10>,
			<CSI_FS_INT_CTX2_FRAME_START_CH11>,
			<CSI_FS_INT_CTX2_FRAME_START_CH12>,
			<CSI_FS_INT_CTX2_FRAME_START_CH13>,
			<CSI_FS_INT_CTX2_FRAME_START_CH14>,
			<CSI_FS_INT_CTX2_FRAME_START_CH15>,
			<CSI_FS_INT_CTX2_FRAME_START_CH16>,
			<CSI_FS_INT_CTX2_FRAME_START_CH17>,
			<CSI_FS_INT_CTX2_FRAME_START_CH18>,
			<CSI_FS_INT_CTX2_FRAME_START_CH19>,
			<CSI_FS_INT_CTX2_FRAME_START_CH20>,
			<CSI_FS_INT_CTX2_FRAME_START_CH21>,
			<CSI_FS_INT_CTX2_FRAME_START_CH22>,
			<CSI_FS_INT_CTX2_FRAME_START_CH23>,
			<CSI_FS_INT_CTX2_FRAME_START_CH24>,
			<CSI_FS_INT_CTX2_FRAME_START_CH25>,
			<CSI_FS_INT_CTX2_FRAME_START_CH26>,
			<CSI_FS_INT_CTX2_FRAME_START_CH27>,
			<CSI_FS_INT_CTX2_FRAME_START_CH28>,
			<CSI_FS_INT_CTX2_FRAME_START_CH29>,
			<CSI_FS_INT_CTX2_FRAME_START_CH30>,
			<CSI_FS_INT_CTX2_FRAME_START_CH31>;
	};

	csi_ctx3_fs_int: csi-event-info@19 {
		irq-reg-space = "csis-link3";
		irq-src-reg = <0x0 0x24>;
		irq-reset-reg = <0x0 0x24>;
		irq-mask-reg = <0x0 0x20>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH4>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH5>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH6>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH7>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH8>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH9>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH10>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH11>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH12>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH13>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH14>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH15>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH16>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH17>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH18>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH19>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH20>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH21>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH22>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH23>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH24>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH25>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH26>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH27>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH28>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH29>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH30>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_START_CH31>;
		int-reg-bits =
			<CSI_FS_INT_CTX3_FRAME_START_CH0>,
			<CSI_FS_INT_CTX3_FRAME_START_CH1>,
			<CSI_FS_INT_CTX3_FRAME_START_CH2>,
			<CSI_FS_INT_CTX3_FRAME_START_CH3>,
			<CSI_FS_INT_CTX3_FRAME_START_CH4>,
			<CSI_FS_INT_CTX3_FRAME_START_CH5>,
			<CSI_FS_INT_CTX3_FRAME_START_CH6>,
			<CSI_FS_INT_CTX3_FRAME_START_CH7>,
			<CSI_FS_INT_CTX3_FRAME_START_CH8>,
			<CSI_FS_INT_CTX3_FRAME_START_CH9>,
			<CSI_FS_INT_CTX3_FRAME_START_CH10>,
			<CSI_FS_INT_CTX3_FRAME_START_CH11>,
			<CSI_FS_INT_CTX3_FRAME_START_CH12>,
			<CSI_FS_INT_CTX3_FRAME_START_CH13>,
			<CSI_FS_INT_CTX3_FRAME_START_CH14>,
			<CSI_FS_INT_CTX3_FRAME_START_CH15>,
			<CSI_FS_INT_CTX3_FRAME_START_CH16>,
			<CSI_FS_INT_CTX3_FRAME_START_CH17>,
			<CSI_FS_INT_CTX3_FRAME_START_CH18>,
			<CSI_FS_INT_CTX3_FRAME_START_CH19>,
			<CSI_FS_INT_CTX3_FRAME_START_CH20>,
			<CSI_FS_INT_CTX3_FRAME_START_CH21>,
			<CSI_FS_INT_CTX3_FRAME_START_CH22>,
			<CSI_FS_INT_CTX3_FRAME_START_CH23>,
			<CSI_FS_INT_CTX3_FRAME_START_CH24>,
			<CSI_FS_INT_CTX3_FRAME_START_CH25>,
			<CSI_FS_INT_CTX3_FRAME_START_CH26>,
			<CSI_FS_INT_CTX3_FRAME_START_CH27>,
			<CSI_FS_INT_CTX3_FRAME_START_CH28>,
			<CSI_FS_INT_CTX3_FRAME_START_CH29>,
			<CSI_FS_INT_CTX3_FRAME_START_CH30>,
			<CSI_FS_INT_CTX3_FRAME_START_CH31>;
	};

	csi_ctx4_fs_int: csi-event-info@20 {
		irq-reg-space = "csis-link4";
		irq-src-reg = <0x0 0x24>;
		irq-reset-reg = <0x0 0x24>;
		irq-mask-reg = <0x0 0x20>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH4>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH5>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH6>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH7>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH8>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH9>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH10>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH11>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH12>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH13>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH14>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH15>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH16>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH17>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH18>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH19>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH20>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH21>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH22>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH23>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH24>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH25>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH26>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH27>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH28>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH29>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH30>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_START_CH31>;
		int-reg-bits =
			<CSI_FS_INT_CTX4_FRAME_START_CH0>,
			<CSI_FS_INT_CTX4_FRAME_START_CH1>,
			<CSI_FS_INT_CTX4_FRAME_START_CH2>,
			<CSI_FS_INT_CTX4_FRAME_START_CH3>,
			<CSI_FS_INT_CTX4_FRAME_START_CH4>,
			<CSI_FS_INT_CTX4_FRAME_START_CH5>,
			<CSI_FS_INT_CTX4_FRAME_START_CH6>,
			<CSI_FS_INT_CTX4_FRAME_START_CH7>,
			<CSI_FS_INT_CTX4_FRAME_START_CH8>,
			<CSI_FS_INT_CTX4_FRAME_START_CH9>,
			<CSI_FS_INT_CTX4_FRAME_START_CH10>,
			<CSI_FS_INT_CTX4_FRAME_START_CH11>,
			<CSI_FS_INT_CTX4_FRAME_START_CH12>,
			<CSI_FS_INT_CTX4_FRAME_START_CH13>,
			<CSI_FS_INT_CTX4_FRAME_START_CH14>,
			<CSI_FS_INT_CTX4_FRAME_START_CH15>,
			<CSI_FS_INT_CTX4_FRAME_START_CH16>,
			<CSI_FS_INT_CTX4_FRAME_START_CH17>,
			<CSI_FS_INT_CTX4_FRAME_START_CH18>,
			<CSI_FS_INT_CTX4_FRAME_START_CH19>,
			<CSI_FS_INT_CTX4_FRAME_START_CH20>,
			<CSI_FS_INT_CTX4_FRAME_START_CH21>,
			<CSI_FS_INT_CTX4_FRAME_START_CH22>,
			<CSI_FS_INT_CTX4_FRAME_START_CH23>,
			<CSI_FS_INT_CTX4_FRAME_START_CH24>,
			<CSI_FS_INT_CTX4_FRAME_START_CH25>,
			<CSI_FS_INT_CTX4_FRAME_START_CH26>,
			<CSI_FS_INT_CTX4_FRAME_START_CH27>,
			<CSI_FS_INT_CTX4_FRAME_START_CH28>,
			<CSI_FS_INT_CTX4_FRAME_START_CH29>,
			<CSI_FS_INT_CTX4_FRAME_START_CH30>,
			<CSI_FS_INT_CTX4_FRAME_START_CH31>;
	};

	csi_ctx5_fs_int: csi-event-info@21 {
		irq-reg-space = "csis-link5";
		irq-src-reg = <0x0 0x24>;
		irq-reset-reg = <0x0 0x24>;
		irq-mask-reg = <0x0 0x20>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH4>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH5>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH6>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH7>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH8>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH9>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH10>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH11>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH12>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH13>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH14>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH15>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH16>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH17>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH18>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH19>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH20>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH21>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH22>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH23>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH24>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH25>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH26>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH27>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH28>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH29>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH30>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_START_CH31>;
		int-reg-bits =
			<CSI_FS_INT_CTX5_FRAME_START_CH0>,
			<CSI_FS_INT_CTX5_FRAME_START_CH1>,
			<CSI_FS_INT_CTX5_FRAME_START_CH2>,
			<CSI_FS_INT_CTX5_FRAME_START_CH3>,
			<CSI_FS_INT_CTX5_FRAME_START_CH4>,
			<CSI_FS_INT_CTX5_FRAME_START_CH5>,
			<CSI_FS_INT_CTX5_FRAME_START_CH6>,
			<CSI_FS_INT_CTX5_FRAME_START_CH7>,
			<CSI_FS_INT_CTX5_FRAME_START_CH8>,
			<CSI_FS_INT_CTX5_FRAME_START_CH9>,
			<CSI_FS_INT_CTX5_FRAME_START_CH10>,
			<CSI_FS_INT_CTX5_FRAME_START_CH11>,
			<CSI_FS_INT_CTX5_FRAME_START_CH12>,
			<CSI_FS_INT_CTX5_FRAME_START_CH13>,
			<CSI_FS_INT_CTX5_FRAME_START_CH14>,
			<CSI_FS_INT_CTX5_FRAME_START_CH15>,
			<CSI_FS_INT_CTX5_FRAME_START_CH16>,
			<CSI_FS_INT_CTX5_FRAME_START_CH17>,
			<CSI_FS_INT_CTX5_FRAME_START_CH18>,
			<CSI_FS_INT_CTX5_FRAME_START_CH19>,
			<CSI_FS_INT_CTX5_FRAME_START_CH20>,
			<CSI_FS_INT_CTX5_FRAME_START_CH21>,
			<CSI_FS_INT_CTX5_FRAME_START_CH22>,
			<CSI_FS_INT_CTX5_FRAME_START_CH23>,
			<CSI_FS_INT_CTX5_FRAME_START_CH24>,
			<CSI_FS_INT_CTX5_FRAME_START_CH25>,
			<CSI_FS_INT_CTX5_FRAME_START_CH26>,
			<CSI_FS_INT_CTX5_FRAME_START_CH27>,
			<CSI_FS_INT_CTX5_FRAME_START_CH28>,
			<CSI_FS_INT_CTX5_FRAME_START_CH29>,
			<CSI_FS_INT_CTX5_FRAME_START_CH30>,
			<CSI_FS_INT_CTX5_FRAME_START_CH31>;
	};

	csi_ctx6_fs_int: csi-event-info@22 {
		irq-reg-space = "csis-link6";
		irq-src-reg = <0x0 0x24>;
		irq-reset-reg = <0x0 0x24>;
		irq-mask-reg = <0x0 0x20>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH4>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH5>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH6>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH7>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH8>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH9>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH10>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH11>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH12>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH13>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH14>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH15>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH16>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH17>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH18>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH19>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH20>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH21>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH22>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH23>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH24>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH25>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH26>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH27>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH28>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH29>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH30>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_START_CH31>;
		int-reg-bits =
			<CSI_FS_INT_CTX6_FRAME_START_CH0>,
			<CSI_FS_INT_CTX6_FRAME_START_CH1>,
			<CSI_FS_INT_CTX6_FRAME_START_CH2>,
			<CSI_FS_INT_CTX6_FRAME_START_CH3>,
			<CSI_FS_INT_CTX6_FRAME_START_CH4>,
			<CSI_FS_INT_CTX6_FRAME_START_CH5>,
			<CSI_FS_INT_CTX6_FRAME_START_CH6>,
			<CSI_FS_INT_CTX6_FRAME_START_CH7>,
			<CSI_FS_INT_CTX6_FRAME_START_CH8>,
			<CSI_FS_INT_CTX6_FRAME_START_CH9>,
			<CSI_FS_INT_CTX6_FRAME_START_CH10>,
			<CSI_FS_INT_CTX6_FRAME_START_CH11>,
			<CSI_FS_INT_CTX6_FRAME_START_CH12>,
			<CSI_FS_INT_CTX6_FRAME_START_CH13>,
			<CSI_FS_INT_CTX6_FRAME_START_CH14>,
			<CSI_FS_INT_CTX6_FRAME_START_CH15>,
			<CSI_FS_INT_CTX6_FRAME_START_CH16>,
			<CSI_FS_INT_CTX6_FRAME_START_CH17>,
			<CSI_FS_INT_CTX6_FRAME_START_CH18>,
			<CSI_FS_INT_CTX6_FRAME_START_CH19>,
			<CSI_FS_INT_CTX6_FRAME_START_CH20>,
			<CSI_FS_INT_CTX6_FRAME_START_CH21>,
			<CSI_FS_INT_CTX6_FRAME_START_CH22>,
			<CSI_FS_INT_CTX6_FRAME_START_CH23>,
			<CSI_FS_INT_CTX6_FRAME_START_CH24>,
			<CSI_FS_INT_CTX6_FRAME_START_CH25>,
			<CSI_FS_INT_CTX6_FRAME_START_CH26>,
			<CSI_FS_INT_CTX6_FRAME_START_CH27>,
			<CSI_FS_INT_CTX6_FRAME_START_CH28>,
			<CSI_FS_INT_CTX6_FRAME_START_CH29>,
			<CSI_FS_INT_CTX6_FRAME_START_CH30>,
			<CSI_FS_INT_CTX6_FRAME_START_CH31>;
	};

	csi_ctx7_fs_int: csi-event-info@23 {
		irq-reg-space = "csis-link7";
		irq-src-reg = <0x0 0x24>;
		irq-reset-reg = <0x0 0x24>;
		irq-mask-reg = <0x0 0x20>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH4>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH5>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH6>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH7>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH8>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH9>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH10>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH11>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH12>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH13>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH14>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH15>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH16>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH17>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH18>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH19>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH20>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH21>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH22>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH23>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH24>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH25>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH26>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH27>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH28>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH29>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH30>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_START_CH31>;
		int-reg-bits =
			<CSI_FS_INT_CTX7_FRAME_START_CH0>,
			<CSI_FS_INT_CTX7_FRAME_START_CH1>,
			<CSI_FS_INT_CTX7_FRAME_START_CH2>,
			<CSI_FS_INT_CTX7_FRAME_START_CH3>,
			<CSI_FS_INT_CTX7_FRAME_START_CH4>,
			<CSI_FS_INT_CTX7_FRAME_START_CH5>,
			<CSI_FS_INT_CTX7_FRAME_START_CH6>,
			<CSI_FS_INT_CTX7_FRAME_START_CH7>,
			<CSI_FS_INT_CTX7_FRAME_START_CH8>,
			<CSI_FS_INT_CTX7_FRAME_START_CH9>,
			<CSI_FS_INT_CTX7_FRAME_START_CH10>,
			<CSI_FS_INT_CTX7_FRAME_START_CH11>,
			<CSI_FS_INT_CTX7_FRAME_START_CH12>,
			<CSI_FS_INT_CTX7_FRAME_START_CH13>,
			<CSI_FS_INT_CTX7_FRAME_START_CH14>,
			<CSI_FS_INT_CTX7_FRAME_START_CH15>,
			<CSI_FS_INT_CTX7_FRAME_START_CH16>,
			<CSI_FS_INT_CTX7_FRAME_START_CH17>,
			<CSI_FS_INT_CTX7_FRAME_START_CH18>,
			<CSI_FS_INT_CTX7_FRAME_START_CH19>,
			<CSI_FS_INT_CTX7_FRAME_START_CH20>,
			<CSI_FS_INT_CTX7_FRAME_START_CH21>,
			<CSI_FS_INT_CTX7_FRAME_START_CH22>,
			<CSI_FS_INT_CTX7_FRAME_START_CH23>,
			<CSI_FS_INT_CTX7_FRAME_START_CH24>,
			<CSI_FS_INT_CTX7_FRAME_START_CH25>,
			<CSI_FS_INT_CTX7_FRAME_START_CH26>,
			<CSI_FS_INT_CTX7_FRAME_START_CH27>,
			<CSI_FS_INT_CTX7_FRAME_START_CH28>,
			<CSI_FS_INT_CTX7_FRAME_START_CH29>,
			<CSI_FS_INT_CTX7_FRAME_START_CH30>,
			<CSI_FS_INT_CTX7_FRAME_START_CH31>;
	};

	csi_ctx0_fe_int: csi-event-info@24 {
		irq-reg-space = "csis-link0";
		irq-src-reg = <0x0 0x2c>;
		irq-reset-reg = <0x0 0x2c>;
		irq-mask-reg = <0x0 0x28>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH4>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH5>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH6>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH7>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH8>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH9>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH10>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH11>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH12>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH13>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH14>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH15>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH16>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH17>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH18>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH19>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH20>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH21>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH22>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH23>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH24>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH25>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH26>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH27>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH28>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH29>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH30>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX0_FRAME_END_CH31>;
		int-reg-bits =
			<CSI_FE_INT_CTX0_FRAME_END_CH0>,
			<CSI_FE_INT_CTX0_FRAME_END_CH1>,
			<CSI_FE_INT_CTX0_FRAME_END_CH2>,
			<CSI_FE_INT_CTX0_FRAME_END_CH3>,
			<CSI_FE_INT_CTX0_FRAME_END_CH4>,
			<CSI_FE_INT_CTX0_FRAME_END_CH5>,
			<CSI_FE_INT_CTX0_FRAME_END_CH6>,
			<CSI_FE_INT_CTX0_FRAME_END_CH7>,
			<CSI_FE_INT_CTX0_FRAME_END_CH8>,
			<CSI_FE_INT_CTX0_FRAME_END_CH9>,
			<CSI_FE_INT_CTX0_FRAME_END_CH10>,
			<CSI_FE_INT_CTX0_FRAME_END_CH11>,
			<CSI_FE_INT_CTX0_FRAME_END_CH12>,
			<CSI_FE_INT_CTX0_FRAME_END_CH13>,
			<CSI_FE_INT_CTX0_FRAME_END_CH14>,
			<CSI_FE_INT_CTX0_FRAME_END_CH15>,
			<CSI_FE_INT_CTX0_FRAME_END_CH16>,
			<CSI_FE_INT_CTX0_FRAME_END_CH17>,
			<CSI_FE_INT_CTX0_FRAME_END_CH18>,
			<CSI_FE_INT_CTX0_FRAME_END_CH19>,
			<CSI_FE_INT_CTX0_FRAME_END_CH20>,
			<CSI_FE_INT_CTX0_FRAME_END_CH21>,
			<CSI_FE_INT_CTX0_FRAME_END_CH22>,
			<CSI_FE_INT_CTX0_FRAME_END_CH23>,
			<CSI_FE_INT_CTX0_FRAME_END_CH24>,
			<CSI_FE_INT_CTX0_FRAME_END_CH25>,
			<CSI_FE_INT_CTX0_FRAME_END_CH26>,
			<CSI_FE_INT_CTX0_FRAME_END_CH27>,
			<CSI_FE_INT_CTX0_FRAME_END_CH28>,
			<CSI_FE_INT_CTX0_FRAME_END_CH29>,
			<CSI_FE_INT_CTX0_FRAME_END_CH30>,
			<CSI_FE_INT_CTX0_FRAME_END_CH31>;
	};

	csi_ctx1_fe_int: csi-event-info@25 {
		irq-reg-space = "csis-link1";
		irq-src-reg = <0x0 0x2c>;
		irq-reset-reg = <0x0 0x2c>;
		irq-mask-reg = <0x0 0x28>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH4>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH5>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH6>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH7>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH8>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH9>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH10>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH11>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH12>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH13>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH14>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH15>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH16>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH17>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH18>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH19>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH20>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH21>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH22>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH23>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH24>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH25>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH26>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH27>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH28>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH29>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH30>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX1_FRAME_END_CH31>;
		int-reg-bits =
			<CSI_FE_INT_CTX1_FRAME_END_CH0>,
			<CSI_FE_INT_CTX1_FRAME_END_CH1>,
			<CSI_FE_INT_CTX1_FRAME_END_CH2>,
			<CSI_FE_INT_CTX1_FRAME_END_CH3>,
			<CSI_FE_INT_CTX1_FRAME_END_CH4>,
			<CSI_FE_INT_CTX1_FRAME_END_CH5>,
			<CSI_FE_INT_CTX1_FRAME_END_CH6>,
			<CSI_FE_INT_CTX1_FRAME_END_CH7>,
			<CSI_FE_INT_CTX1_FRAME_END_CH8>,
			<CSI_FE_INT_CTX1_FRAME_END_CH9>,
			<CSI_FE_INT_CTX1_FRAME_END_CH10>,
			<CSI_FE_INT_CTX1_FRAME_END_CH11>,
			<CSI_FE_INT_CTX1_FRAME_END_CH12>,
			<CSI_FE_INT_CTX1_FRAME_END_CH13>,
			<CSI_FE_INT_CTX1_FRAME_END_CH14>,
			<CSI_FE_INT_CTX1_FRAME_END_CH15>,
			<CSI_FE_INT_CTX1_FRAME_END_CH16>,
			<CSI_FE_INT_CTX1_FRAME_END_CH17>,
			<CSI_FE_INT_CTX1_FRAME_END_CH18>,
			<CSI_FE_INT_CTX1_FRAME_END_CH19>,
			<CSI_FE_INT_CTX1_FRAME_END_CH20>,
			<CSI_FE_INT_CTX1_FRAME_END_CH21>,
			<CSI_FE_INT_CTX1_FRAME_END_CH22>,
			<CSI_FE_INT_CTX1_FRAME_END_CH23>,
			<CSI_FE_INT_CTX1_FRAME_END_CH24>,
			<CSI_FE_INT_CTX1_FRAME_END_CH25>,
			<CSI_FE_INT_CTX1_FRAME_END_CH26>,
			<CSI_FE_INT_CTX1_FRAME_END_CH27>,
			<CSI_FE_INT_CTX1_FRAME_END_CH28>,
			<CSI_FE_INT_CTX1_FRAME_END_CH29>,
			<CSI_FE_INT_CTX1_FRAME_END_CH30>,
			<CSI_FE_INT_CTX1_FRAME_END_CH31>;
	};

	csi_ctx2_fe_int: csi-event-info@26 {
		irq-reg-space = "csis-link2";
		irq-src-reg = <0x0 0x2c>;
		irq-reset-reg = <0x0 0x2c>;
		irq-mask-reg = <0x0 0x28>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH4>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH5>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH6>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH7>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH8>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH9>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH10>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH11>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH12>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH13>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH14>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH15>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH16>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH17>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH18>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH19>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH20>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH21>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH22>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH23>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH24>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH25>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH26>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH27>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH28>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH29>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH30>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX2_FRAME_END_CH31>;
		int-reg-bits =
			<CSI_FE_INT_CTX2_FRAME_END_CH0>,
			<CSI_FE_INT_CTX2_FRAME_END_CH1>,
			<CSI_FE_INT_CTX2_FRAME_END_CH2>,
			<CSI_FE_INT_CTX2_FRAME_END_CH3>,
			<CSI_FE_INT_CTX2_FRAME_END_CH4>,
			<CSI_FE_INT_CTX2_FRAME_END_CH5>,
			<CSI_FE_INT_CTX2_FRAME_END_CH6>,
			<CSI_FE_INT_CTX2_FRAME_END_CH7>,
			<CSI_FE_INT_CTX2_FRAME_END_CH8>,
			<CSI_FE_INT_CTX2_FRAME_END_CH9>,
			<CSI_FE_INT_CTX2_FRAME_END_CH10>,
			<CSI_FE_INT_CTX2_FRAME_END_CH11>,
			<CSI_FE_INT_CTX2_FRAME_END_CH12>,
			<CSI_FE_INT_CTX2_FRAME_END_CH13>,
			<CSI_FE_INT_CTX2_FRAME_END_CH14>,
			<CSI_FE_INT_CTX2_FRAME_END_CH15>,
			<CSI_FE_INT_CTX2_FRAME_END_CH16>,
			<CSI_FE_INT_CTX2_FRAME_END_CH17>,
			<CSI_FE_INT_CTX2_FRAME_END_CH18>,
			<CSI_FE_INT_CTX2_FRAME_END_CH19>,
			<CSI_FE_INT_CTX2_FRAME_END_CH20>,
			<CSI_FE_INT_CTX2_FRAME_END_CH21>,
			<CSI_FE_INT_CTX2_FRAME_END_CH22>,
			<CSI_FE_INT_CTX2_FRAME_END_CH23>,
			<CSI_FE_INT_CTX2_FRAME_END_CH24>,
			<CSI_FE_INT_CTX2_FRAME_END_CH25>,
			<CSI_FE_INT_CTX2_FRAME_END_CH26>,
			<CSI_FE_INT_CTX2_FRAME_END_CH27>,
			<CSI_FE_INT_CTX2_FRAME_END_CH28>,
			<CSI_FE_INT_CTX2_FRAME_END_CH29>,
			<CSI_FE_INT_CTX2_FRAME_END_CH30>,
			<CSI_FE_INT_CTX2_FRAME_END_CH31>;
	};

	csi_ctx3_fe_int: csi-event-info@27 {
		irq-reg-space = "csis-link3";
		irq-src-reg = <0x0 0x2c>;
		irq-reset-reg = <0x0 0x2c>;
		irq-mask-reg = <0x0 0x28>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH4>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH5>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH6>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH7>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH8>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH9>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH10>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH11>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH12>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH13>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH14>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH15>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH16>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH17>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH18>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH19>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH20>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH21>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH22>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH23>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH24>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH25>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH26>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH27>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH28>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH29>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH30>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX3_FRAME_END_CH31>;
		int-reg-bits =
			<CSI_FE_INT_CTX3_FRAME_END_CH0>,
			<CSI_FE_INT_CTX3_FRAME_END_CH1>,
			<CSI_FE_INT_CTX3_FRAME_END_CH2>,
			<CSI_FE_INT_CTX3_FRAME_END_CH3>,
			<CSI_FE_INT_CTX3_FRAME_END_CH4>,
			<CSI_FE_INT_CTX3_FRAME_END_CH5>,
			<CSI_FE_INT_CTX3_FRAME_END_CH6>,
			<CSI_FE_INT_CTX3_FRAME_END_CH7>,
			<CSI_FE_INT_CTX3_FRAME_END_CH8>,
			<CSI_FE_INT_CTX3_FRAME_END_CH9>,
			<CSI_FE_INT_CTX3_FRAME_END_CH10>,
			<CSI_FE_INT_CTX3_FRAME_END_CH11>,
			<CSI_FE_INT_CTX3_FRAME_END_CH12>,
			<CSI_FE_INT_CTX3_FRAME_END_CH13>,
			<CSI_FE_INT_CTX3_FRAME_END_CH14>,
			<CSI_FE_INT_CTX3_FRAME_END_CH15>,
			<CSI_FE_INT_CTX3_FRAME_END_CH16>,
			<CSI_FE_INT_CTX3_FRAME_END_CH17>,
			<CSI_FE_INT_CTX3_FRAME_END_CH18>,
			<CSI_FE_INT_CTX3_FRAME_END_CH19>,
			<CSI_FE_INT_CTX3_FRAME_END_CH20>,
			<CSI_FE_INT_CTX3_FRAME_END_CH21>,
			<CSI_FE_INT_CTX3_FRAME_END_CH22>,
			<CSI_FE_INT_CTX3_FRAME_END_CH23>,
			<CSI_FE_INT_CTX3_FRAME_END_CH24>,
			<CSI_FE_INT_CTX3_FRAME_END_CH25>,
			<CSI_FE_INT_CTX3_FRAME_END_CH26>,
			<CSI_FE_INT_CTX3_FRAME_END_CH27>,
			<CSI_FE_INT_CTX3_FRAME_END_CH28>,
			<CSI_FE_INT_CTX3_FRAME_END_CH29>,
			<CSI_FE_INT_CTX3_FRAME_END_CH30>,
			<CSI_FE_INT_CTX3_FRAME_END_CH31>;
	};

	csi_ctx4_fe_int: csi-event-info@28 {
		irq-reg-space = "csis-link4";
		irq-src-reg = <0x0 0x2c>;
		irq-reset-reg = <0x0 0x2c>;
		irq-mask-reg = <0x0 0x28>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH4>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH5>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH6>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH7>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH8>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH9>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH10>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH11>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH12>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH13>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH14>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH15>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH16>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH17>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH18>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH19>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH20>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH21>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH22>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH23>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH24>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH25>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH26>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH27>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH28>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH29>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH30>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX4_FRAME_END_CH31>;
		int-reg-bits =
			<CSI_FE_INT_CTX4_FRAME_END_CH0>,
			<CSI_FE_INT_CTX4_FRAME_END_CH1>,
			<CSI_FE_INT_CTX4_FRAME_END_CH2>,
			<CSI_FE_INT_CTX4_FRAME_END_CH3>,
			<CSI_FE_INT_CTX4_FRAME_END_CH4>,
			<CSI_FE_INT_CTX4_FRAME_END_CH5>,
			<CSI_FE_INT_CTX4_FRAME_END_CH6>,
			<CSI_FE_INT_CTX4_FRAME_END_CH7>,
			<CSI_FE_INT_CTX4_FRAME_END_CH8>,
			<CSI_FE_INT_CTX4_FRAME_END_CH9>,
			<CSI_FE_INT_CTX4_FRAME_END_CH10>,
			<CSI_FE_INT_CTX4_FRAME_END_CH11>,
			<CSI_FE_INT_CTX4_FRAME_END_CH12>,
			<CSI_FE_INT_CTX4_FRAME_END_CH13>,
			<CSI_FE_INT_CTX4_FRAME_END_CH14>,
			<CSI_FE_INT_CTX4_FRAME_END_CH15>,
			<CSI_FE_INT_CTX4_FRAME_END_CH16>,
			<CSI_FE_INT_CTX4_FRAME_END_CH17>,
			<CSI_FE_INT_CTX4_FRAME_END_CH18>,
			<CSI_FE_INT_CTX4_FRAME_END_CH19>,
			<CSI_FE_INT_CTX4_FRAME_END_CH20>,
			<CSI_FE_INT_CTX4_FRAME_END_CH21>,
			<CSI_FE_INT_CTX4_FRAME_END_CH22>,
			<CSI_FE_INT_CTX4_FRAME_END_CH23>,
			<CSI_FE_INT_CTX4_FRAME_END_CH24>,
			<CSI_FE_INT_CTX4_FRAME_END_CH25>,
			<CSI_FE_INT_CTX4_FRAME_END_CH26>,
			<CSI_FE_INT_CTX4_FRAME_END_CH27>,
			<CSI_FE_INT_CTX4_FRAME_END_CH28>,
			<CSI_FE_INT_CTX4_FRAME_END_CH29>,
			<CSI_FE_INT_CTX4_FRAME_END_CH30>,
			<CSI_FE_INT_CTX4_FRAME_END_CH31>;
	};

	csi_ctx5_fe_int: csi-event-info@29 {
		irq-reg-space = "csis-link5";
		irq-src-reg = <0x0 0x2c>;
		irq-reset-reg = <0x0 0x2c>;
		irq-mask-reg = <0x0 0x28>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH4>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH5>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH6>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH7>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH8>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH9>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH10>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH11>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH12>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH13>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH14>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH15>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH16>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH17>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH18>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH19>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH20>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH21>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH22>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH23>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH24>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH25>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH26>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH27>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH28>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH29>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH30>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX5_FRAME_END_CH31>;
		int-reg-bits =
			<CSI_FE_INT_CTX5_FRAME_END_CH0>,
			<CSI_FE_INT_CTX5_FRAME_END_CH1>,
			<CSI_FE_INT_CTX5_FRAME_END_CH2>,
			<CSI_FE_INT_CTX5_FRAME_END_CH3>,
			<CSI_FE_INT_CTX5_FRAME_END_CH4>,
			<CSI_FE_INT_CTX5_FRAME_END_CH5>,
			<CSI_FE_INT_CTX5_FRAME_END_CH6>,
			<CSI_FE_INT_CTX5_FRAME_END_CH7>,
			<CSI_FE_INT_CTX5_FRAME_END_CH8>,
			<CSI_FE_INT_CTX5_FRAME_END_CH9>,
			<CSI_FE_INT_CTX5_FRAME_END_CH10>,
			<CSI_FE_INT_CTX5_FRAME_END_CH11>,
			<CSI_FE_INT_CTX5_FRAME_END_CH12>,
			<CSI_FE_INT_CTX5_FRAME_END_CH13>,
			<CSI_FE_INT_CTX5_FRAME_END_CH14>,
			<CSI_FE_INT_CTX5_FRAME_END_CH15>,
			<CSI_FE_INT_CTX5_FRAME_END_CH16>,
			<CSI_FE_INT_CTX5_FRAME_END_CH17>,
			<CSI_FE_INT_CTX5_FRAME_END_CH18>,
			<CSI_FE_INT_CTX5_FRAME_END_CH19>,
			<CSI_FE_INT_CTX5_FRAME_END_CH20>,
			<CSI_FE_INT_CTX5_FRAME_END_CH21>,
			<CSI_FE_INT_CTX5_FRAME_END_CH22>,
			<CSI_FE_INT_CTX5_FRAME_END_CH23>,
			<CSI_FE_INT_CTX5_FRAME_END_CH24>,
			<CSI_FE_INT_CTX5_FRAME_END_CH25>,
			<CSI_FE_INT_CTX5_FRAME_END_CH26>,
			<CSI_FE_INT_CTX5_FRAME_END_CH27>,
			<CSI_FE_INT_CTX5_FRAME_END_CH28>,
			<CSI_FE_INT_CTX5_FRAME_END_CH29>,
			<CSI_FE_INT_CTX5_FRAME_END_CH30>,
			<CSI_FE_INT_CTX5_FRAME_END_CH31>;
		};

	csi_ctx6_fe_int: csi-event-info@30 {
		irq-reg-space = "csis-link6";
		irq-src-reg = <0x0 0x2c>;
		irq-reset-reg = <0x0 0x2c>;
		irq-mask-reg = <0x0 0x28>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH4>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH5>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH6>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH7>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH8>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH9>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH10>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH11>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH12>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH13>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH14>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH15>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH16>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH17>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH18>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH19>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH20>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH21>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH22>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH23>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH24>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH25>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH26>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH27>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH28>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH29>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH30>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX6_FRAME_END_CH31>;
		int-reg-bits =
			<CSI_FE_INT_CTX6_FRAME_END_CH0>,
			<CSI_FE_INT_CTX6_FRAME_END_CH1>,
			<CSI_FE_INT_CTX6_FRAME_END_CH2>,
			<CSI_FE_INT_CTX6_FRAME_END_CH3>,
			<CSI_FE_INT_CTX6_FRAME_END_CH4>,
			<CSI_FE_INT_CTX6_FRAME_END_CH5>,
			<CSI_FE_INT_CTX6_FRAME_END_CH6>,
			<CSI_FE_INT_CTX6_FRAME_END_CH7>,
			<CSI_FE_INT_CTX6_FRAME_END_CH8>,
			<CSI_FE_INT_CTX6_FRAME_END_CH9>,
			<CSI_FE_INT_CTX6_FRAME_END_CH10>,
			<CSI_FE_INT_CTX6_FRAME_END_CH11>,
			<CSI_FE_INT_CTX6_FRAME_END_CH12>,
			<CSI_FE_INT_CTX6_FRAME_END_CH13>,
			<CSI_FE_INT_CTX6_FRAME_END_CH14>,
			<CSI_FE_INT_CTX6_FRAME_END_CH15>,
			<CSI_FE_INT_CTX6_FRAME_END_CH16>,
			<CSI_FE_INT_CTX6_FRAME_END_CH17>,
			<CSI_FE_INT_CTX6_FRAME_END_CH18>,
			<CSI_FE_INT_CTX6_FRAME_END_CH19>,
			<CSI_FE_INT_CTX6_FRAME_END_CH20>,
			<CSI_FE_INT_CTX6_FRAME_END_CH21>,
			<CSI_FE_INT_CTX6_FRAME_END_CH22>,
			<CSI_FE_INT_CTX6_FRAME_END_CH23>,
			<CSI_FE_INT_CTX6_FRAME_END_CH24>,
			<CSI_FE_INT_CTX6_FRAME_END_CH25>,
			<CSI_FE_INT_CTX6_FRAME_END_CH26>,
			<CSI_FE_INT_CTX6_FRAME_END_CH27>,
			<CSI_FE_INT_CTX6_FRAME_END_CH28>,
			<CSI_FE_INT_CTX6_FRAME_END_CH29>,
			<CSI_FE_INT_CTX6_FRAME_END_CH30>,
			<CSI_FE_INT_CTX6_FRAME_END_CH31>;
	};

	csi_ctx7_fe_int: csi-event-info@31 {
		irq-reg-space = "csis-link7";
		irq-src-reg = <0x0 0x2c>;
		irq-reset-reg = <0x0 0x2c>;
		irq-mask-reg = <0x0 0x28>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH4>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH5>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH6>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH7>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH8>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH9>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH10>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH11>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH12>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH13>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH14>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH15>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH16>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH17>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH18>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH19>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH20>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH21>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH22>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH23>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH24>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH25>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH26>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH27>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH28>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH29>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH30>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CTX7_FRAME_END_CH31>;
		int-reg-bits =
			<CSI_FE_INT_CTX7_FRAME_END_CH0>,
			<CSI_FE_INT_CTX7_FRAME_END_CH1>,
			<CSI_FE_INT_CTX7_FRAME_END_CH2>,
			<CSI_FE_INT_CTX7_FRAME_END_CH3>,
			<CSI_FE_INT_CTX7_FRAME_END_CH4>,
			<CSI_FE_INT_CTX7_FRAME_END_CH5>,
			<CSI_FE_INT_CTX7_FRAME_END_CH6>,
			<CSI_FE_INT_CTX7_FRAME_END_CH7>,
			<CSI_FE_INT_CTX7_FRAME_END_CH8>,
			<CSI_FE_INT_CTX7_FRAME_END_CH9>,
			<CSI_FE_INT_CTX7_FRAME_END_CH10>,
			<CSI_FE_INT_CTX7_FRAME_END_CH11>,
			<CSI_FE_INT_CTX7_FRAME_END_CH12>,
			<CSI_FE_INT_CTX7_FRAME_END_CH13>,
			<CSI_FE_INT_CTX7_FRAME_END_CH14>,
			<CSI_FE_INT_CTX7_FRAME_END_CH15>,
			<CSI_FE_INT_CTX7_FRAME_END_CH16>,
			<CSI_FE_INT_CTX7_FRAME_END_CH17>,
			<CSI_FE_INT_CTX7_FRAME_END_CH18>,
			<CSI_FE_INT_CTX7_FRAME_END_CH19>,
			<CSI_FE_INT_CTX7_FRAME_END_CH20>,
			<CSI_FE_INT_CTX7_FRAME_END_CH21>,
			<CSI_FE_INT_CTX7_FRAME_END_CH22>,
			<CSI_FE_INT_CTX7_FRAME_END_CH23>,
			<CSI_FE_INT_CTX7_FRAME_END_CH24>,
			<CSI_FE_INT_CTX7_FRAME_END_CH25>,
			<CSI_FE_INT_CTX7_FRAME_END_CH26>,
			<CSI_FE_INT_CTX7_FRAME_END_CH27>,
			<CSI_FE_INT_CTX7_FRAME_END_CH28>,
			<CSI_FE_INT_CTX7_FRAME_END_CH29>,
			<CSI_FE_INT_CTX7_FRAME_END_CH30>,
			<CSI_FE_INT_CTX7_FRAME_END_CH31>;
	};

	csi_zsl_dma_ctx0_int: csi_zsl_dma-event-info@32 {
		irq-reg-space = "csis-dma";
		irq-src-reg = <0x0 0x1408>;
		irq-reset-reg = <0x0 0x1408>;
		irq-mask-reg = <0x0 0x1404>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX0_LINE_END0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX0_LINE_END1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX0_LINE_END2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX0_LINE_END3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX0_FRAME_START0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX0_FRAME_START1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX0_FRAME_START2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX0_FRAME_START3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX0_FRAME_END0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX0_FRAME_END1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX0_FRAME_END2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX0_FRAME_END3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX0_FIFO_FULL>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX0_QREQN_P>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX0_LASTDATA_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX0_LASTADDR_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX0_ABORT_DONE>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX0_FSTART_IN_FLUSH_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX0_FSTART_IN_FLUSH_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX0_OVERLAP0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX0_OVERLAP1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX0_OVERLAP2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX0_OVERLAP3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX0_FRAME_DROP0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX0_FRAME_DROP1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX0_FRAME_DROP2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX0_FRAME_DROP3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX0_C2COM_LOST_FLUSH_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX0_C2COM_LOST_FLUSH_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX0_C2COM_SLOW_RING>;
		int-reg-bits =
			<CSI_ZSL_DMA_INT_CTX0_LINE_END0>,
			<CSI_ZSL_DMA_INT_CTX0_LINE_END1>,
			<CSI_ZSL_DMA_INT_CTX0_LINE_END2>,
			<CSI_ZSL_DMA_INT_CTX0_LINE_END3>,
			<CSI_ZSL_DMA_INT_CTX0_FRAME_START0>,
			<CSI_ZSL_DMA_INT_CTX0_FRAME_START1>,
			<CSI_ZSL_DMA_INT_CTX0_FRAME_START2>,
			<CSI_ZSL_DMA_INT_CTX0_FRAME_START3>,
			<CSI_ZSL_DMA_INT_CTX0_FRAME_END0>,
			<CSI_ZSL_DMA_INT_CTX0_FRAME_END1>,
			<CSI_ZSL_DMA_INT_CTX0_FRAME_END2>,
			<CSI_ZSL_DMA_INT_CTX0_FRAME_END3>,
			<CSI_ZSL_DMA_INT_CTX0_FIFO_FULL>,
			<CSI_ZSL_DMA_INT_CTX0_QREQN_P>,
			<CSI_ZSL_DMA_INT_CTX0_LASTDATA_ERROR>,
			<CSI_ZSL_DMA_INT_CTX0_LASTADDR_ERROR>,
			<CSI_ZSL_DMA_INT_CTX0_ABORT_DONE>,
			<CSI_ZSL_DMA_INT_CTX0_FSTART_IN_FLUSH_CH0>,
			<CSI_ZSL_DMA_INT_CTX0_FSTART_IN_FLUSH_CH1>,
			<CSI_ZSL_DMA_INT_CTX0_OVERLAP0>,
			<CSI_ZSL_DMA_INT_CTX0_OVERLAP1>,
			<CSI_ZSL_DMA_INT_CTX0_OVERLAP2>,
			<CSI_ZSL_DMA_INT_CTX0_OVERLAP3>,
			<CSI_ZSL_DMA_INT_CTX0_FRAME_DROP0>,
			<CSI_ZSL_DMA_INT_CTX0_FRAME_DROP1>,
			<CSI_ZSL_DMA_INT_CTX0_FRAME_DROP2>,
			<CSI_ZSL_DMA_INT_CTX0_FRAME_DROP3>,
			<CSI_ZSL_DMA_INT_CTX0_C2COM_LOST_FLUSH_CH0>,
			<CSI_ZSL_DMA_INT_CTX0_C2COM_LOST_FLUSH_CH1>,
			<CSI_ZSL_DMA_INT_CTX0_C2COM_SLOW_RING>;
	};

	csi_zsl_dma_ctx1_int: csi_zsl_dma-event-info@33 {
		irq-reg-space = "csis-dma";
		irq-src-reg = <0x0 0x2408>;
		irq-reset-reg = <0x0 0x2408>;
		irq-mask-reg = <0x0 0x2404>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX1_LINE_END0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX1_LINE_END1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX1_LINE_END2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX1_LINE_END3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX1_FRAME_START0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX1_FRAME_START1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX1_FRAME_START2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX1_FRAME_START3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX1_FRAME_END0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX1_FRAME_END1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX1_FRAME_END2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX1_FRAME_END3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX1_FIFO_FULL>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX1_QREQN_P>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX1_LASTDATA_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX1_LASTADDR_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX1_ABORT_DONE>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX1_FSTART_IN_FLUSH_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX1_FSTART_IN_FLUSH_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX1_OVERLAP0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX1_OVERLAP1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX1_OVERLAP2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX1_OVERLAP3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX1_FRAME_DROP0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX1_FRAME_DROP1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX1_FRAME_DROP2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX1_FRAME_DROP3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX1_C2COM_LOST_FLUSH_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX1_C2COM_LOST_FLUSH_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX1_C2COM_SLOW_RING>;
		int-reg-bits =
			<CSI_ZSL_DMA_INT_CTX1_LINE_END0>,
			<CSI_ZSL_DMA_INT_CTX1_LINE_END1>,
			<CSI_ZSL_DMA_INT_CTX1_LINE_END2>,
			<CSI_ZSL_DMA_INT_CTX1_LINE_END3>,
			<CSI_ZSL_DMA_INT_CTX1_FRAME_START0>,
			<CSI_ZSL_DMA_INT_CTX1_FRAME_START1>,
			<CSI_ZSL_DMA_INT_CTX1_FRAME_START2>,
			<CSI_ZSL_DMA_INT_CTX1_FRAME_START3>,
			<CSI_ZSL_DMA_INT_CTX1_FRAME_END0>,
			<CSI_ZSL_DMA_INT_CTX1_FRAME_END1>,
			<CSI_ZSL_DMA_INT_CTX1_FRAME_END2>,
			<CSI_ZSL_DMA_INT_CTX1_FRAME_END3>,
			<CSI_ZSL_DMA_INT_CTX1_FIFO_FULL>,
			<CSI_ZSL_DMA_INT_CTX1_QREQN_P>,
			<CSI_ZSL_DMA_INT_CTX1_LASTDATA_ERROR>,
			<CSI_ZSL_DMA_INT_CTX1_LASTADDR_ERROR>,
			<CSI_ZSL_DMA_INT_CTX1_ABORT_DONE>,
			<CSI_ZSL_DMA_INT_CTX1_FSTART_IN_FLUSH_CH0>,
			<CSI_ZSL_DMA_INT_CTX1_FSTART_IN_FLUSH_CH1>,
			<CSI_ZSL_DMA_INT_CTX1_OVERLAP0>,
			<CSI_ZSL_DMA_INT_CTX1_OVERLAP1>,
			<CSI_ZSL_DMA_INT_CTX1_OVERLAP2>,
			<CSI_ZSL_DMA_INT_CTX1_OVERLAP3>,
			<CSI_ZSL_DMA_INT_CTX1_FRAME_DROP0>,
			<CSI_ZSL_DMA_INT_CTX1_FRAME_DROP1>,
			<CSI_ZSL_DMA_INT_CTX1_FRAME_DROP2>,
			<CSI_ZSL_DMA_INT_CTX1_FRAME_DROP3>,
			<CSI_ZSL_DMA_INT_CTX1_C2COM_LOST_FLUSH_CH0>,
			<CSI_ZSL_DMA_INT_CTX1_C2COM_LOST_FLUSH_CH1>,
			<CSI_ZSL_DMA_INT_CTX1_C2COM_SLOW_RING>;
	};

	csi_zsl_dma_ctx2_int: csi_zsl_dma-event-info@34 {
		irq-reg-space = "csis-dma";
		irq-src-reg = <0x0 0x3408>;
		irq-reset-reg = <0x0 0x3408>;
		irq-mask-reg = <0x0 0x3404>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX2_LINE_END0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX2_LINE_END1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX2_LINE_END2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX2_LINE_END3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX2_FRAME_START0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX2_FRAME_START1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX2_FRAME_START2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX2_FRAME_START3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX2_FRAME_END0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX2_FRAME_END1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX2_FRAME_END2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX2_FRAME_END3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX2_FIFO_FULL>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX2_QREQN_P>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX2_LASTDATA_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX2_LASTADDR_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX2_ABORT_DONE>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX2_FSTART_IN_FLUSH_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX2_FSTART_IN_FLUSH_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX2_OVERLAP0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX2_OVERLAP1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX2_OVERLAP2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX2_OVERLAP3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX2_FRAME_DROP0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX2_FRAME_DROP1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX2_FRAME_DROP2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX2_FRAME_DROP3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX2_C2COM_LOST_FLUSH_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX2_C2COM_LOST_FLUSH_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_ZSL_DMA_CTX2_C2COM_SLOW_RING>;
		int-reg-bits =
			<CSI_ZSL_DMA_INT_CTX2_LINE_END0>,
			<CSI_ZSL_DMA_INT_CTX2_LINE_END1>,
			<CSI_ZSL_DMA_INT_CTX2_LINE_END2>,
			<CSI_ZSL_DMA_INT_CTX2_LINE_END3>,
			<CSI_ZSL_DMA_INT_CTX2_FRAME_START0>,
			<CSI_ZSL_DMA_INT_CTX2_FRAME_START1>,
			<CSI_ZSL_DMA_INT_CTX2_FRAME_START2>,
			<CSI_ZSL_DMA_INT_CTX2_FRAME_START3>,
			<CSI_ZSL_DMA_INT_CTX2_FRAME_END0>,
			<CSI_ZSL_DMA_INT_CTX2_FRAME_END1>,
			<CSI_ZSL_DMA_INT_CTX2_FRAME_END2>,
			<CSI_ZSL_DMA_INT_CTX2_FRAME_END3>,
			<CSI_ZSL_DMA_INT_CTX2_FIFO_FULL>,
			<CSI_ZSL_DMA_INT_CTX2_QREQN_P>,
			<CSI_ZSL_DMA_INT_CTX2_LASTDATA_ERROR>,
			<CSI_ZSL_DMA_INT_CTX2_LASTADDR_ERROR>,
			<CSI_ZSL_DMA_INT_CTX2_ABORT_DONE>,
			<CSI_ZSL_DMA_INT_CTX2_FSTART_IN_FLUSH_CH0>,
			<CSI_ZSL_DMA_INT_CTX2_FSTART_IN_FLUSH_CH1>,
			<CSI_ZSL_DMA_INT_CTX2_OVERLAP0>,
			<CSI_ZSL_DMA_INT_CTX2_OVERLAP1>,
			<CSI_ZSL_DMA_INT_CTX2_OVERLAP2>,
			<CSI_ZSL_DMA_INT_CTX2_OVERLAP3>,
			<CSI_ZSL_DMA_INT_CTX2_FRAME_DROP0>,
			<CSI_ZSL_DMA_INT_CTX2_FRAME_DROP1>,
			<CSI_ZSL_DMA_INT_CTX2_FRAME_DROP2>,
			<CSI_ZSL_DMA_INT_CTX2_FRAME_DROP3>,
			<CSI_ZSL_DMA_INT_CTX2_C2COM_LOST_FLUSH_CH0>,
			<CSI_ZSL_DMA_INT_CTX2_C2COM_LOST_FLUSH_CH1>,
			<CSI_ZSL_DMA_INT_CTX2_C2COM_SLOW_RING>;
	};

	csi_strp_dma_ctx0_int: csi_strp_dma-event-info@35 {
		irq-reg-space = "csis-dma";
		irq-src-reg = <0x0 0x4408>;
		irq-reset-reg = <0x0 0x4408>;
		irq-mask-reg = <0x0 0x4404>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX0_LINE_END0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX0_LINE_END1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX0_LINE_END2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX0_LINE_END3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX0_FRAME_START0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX0_FRAME_START1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX0_FRAME_START2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX0_FRAME_START3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX0_FRAME_END0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX0_FRAME_END1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX0_FRAME_END2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX0_FRAME_END3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX0_FIFO_FULL>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX0_QREQN_P>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX0_LASTDATA_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX0_LASTADDR_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX0_ABORT_DONE>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX0_FSTART_IN_FLUSH_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX0_FSTART_IN_FLUSH_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX0_OVERLAP0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX0_OVERLAP1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX0_OVERLAP2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX0_OVERLAP3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX0_FRAME_DROP0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX0_FRAME_DROP1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX0_FRAME_DROP2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX0_FRAME_DROP3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX0_C2COM_LOST_FLUSH_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX0_C2COM_LOST_FLUSH_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX0_C2COM_SLOW_RING>;
		int-reg-bits =
			<CSI_STRP_DMA_INT_CTX0_LINE_END0>,
			<CSI_STRP_DMA_INT_CTX0_LINE_END1>,
			<CSI_STRP_DMA_INT_CTX0_LINE_END2>,
			<CSI_STRP_DMA_INT_CTX0_LINE_END3>,
			<CSI_STRP_DMA_INT_CTX0_FRAME_START0>,
			<CSI_STRP_DMA_INT_CTX0_FRAME_START1>,
			<CSI_STRP_DMA_INT_CTX0_FRAME_START2>,
			<CSI_STRP_DMA_INT_CTX0_FRAME_START3>,
			<CSI_STRP_DMA_INT_CTX0_FRAME_END0>,
			<CSI_STRP_DMA_INT_CTX0_FRAME_END1>,
			<CSI_STRP_DMA_INT_CTX0_FRAME_END2>,
			<CSI_STRP_DMA_INT_CTX0_FRAME_END3>,
			<CSI_STRP_DMA_INT_CTX0_FIFO_FULL>,
			<CSI_STRP_DMA_INT_CTX0_QREQN_P>,
			<CSI_STRP_DMA_INT_CTX0_LASTDATA_ERROR>,
			<CSI_STRP_DMA_INT_CTX0_LASTADDR_ERROR>,
			<CSI_STRP_DMA_INT_CTX0_ABORT_DONE>,
			<CSI_STRP_DMA_INT_CTX0_FSTART_IN_FLUSH_CH0>,
			<CSI_STRP_DMA_INT_CTX0_FSTART_IN_FLUSH_CH1>,
			<CSI_STRP_DMA_INT_CTX0_OVERLAP0>,
			<CSI_STRP_DMA_INT_CTX0_OVERLAP1>,
			<CSI_STRP_DMA_INT_CTX0_OVERLAP2>,
			<CSI_STRP_DMA_INT_CTX0_OVERLAP3>,
			<CSI_STRP_DMA_INT_CTX0_FRAME_DROP0>,
			<CSI_STRP_DMA_INT_CTX0_FRAME_DROP1>,
			<CSI_STRP_DMA_INT_CTX0_FRAME_DROP2>,
			<CSI_STRP_DMA_INT_CTX0_FRAME_DROP3>,
			<CSI_STRP_DMA_INT_CTX0_C2COM_LOST_FLUSH_CH0>,
			<CSI_STRP_DMA_INT_CTX0_C2COM_LOST_FLUSH_CH1>,
			<CSI_STRP_DMA_INT_CTX0_C2COM_SLOW_RING>;
	};

	csi_strp_dma_ctx1_int: csi_strp_dma-event-info@36 {
		irq-reg-space = "csis-dma";
		irq-src-reg = <0x0 0x5408>;
		irq-reset-reg = <0x0 0x5408>;
		irq-mask-reg = <0x0 0x5404>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX1_LINE_END0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX1_LINE_END1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX1_LINE_END2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX1_LINE_END3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX1_FRAME_START0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX1_FRAME_START1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX1_FRAME_START2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX1_FRAME_START3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX1_FRAME_END0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX1_FRAME_END1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX1_FRAME_END2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX1_FRAME_END3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX1_FIFO_FULL>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX1_QREQN_P>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX1_LASTDATA_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX1_LASTADDR_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX1_ABORT_DONE>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX1_FSTART_IN_FLUSH_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX1_FSTART_IN_FLUSH_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX1_OVERLAP0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX1_OVERLAP1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX1_OVERLAP2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX1_OVERLAP3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX1_FRAME_DROP0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX1_FRAME_DROP1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX1_FRAME_DROP2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX1_FRAME_DROP3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX1_C2COM_LOST_FLUSH_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX1_C2COM_LOST_FLUSH_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX1_C2COM_SLOW_RING>;
		int-reg-bits =
			<CSI_STRP_DMA_INT_CTX1_LINE_END0>,
			<CSI_STRP_DMA_INT_CTX1_LINE_END1>,
			<CSI_STRP_DMA_INT_CTX1_LINE_END2>,
			<CSI_STRP_DMA_INT_CTX1_LINE_END3>,
			<CSI_STRP_DMA_INT_CTX1_FRAME_START0>,
			<CSI_STRP_DMA_INT_CTX1_FRAME_START1>,
			<CSI_STRP_DMA_INT_CTX1_FRAME_START2>,
			<CSI_STRP_DMA_INT_CTX1_FRAME_START3>,
			<CSI_STRP_DMA_INT_CTX1_FRAME_END0>,
			<CSI_STRP_DMA_INT_CTX1_FRAME_END1>,
			<CSI_STRP_DMA_INT_CTX1_FRAME_END2>,
			<CSI_STRP_DMA_INT_CTX1_FRAME_END3>,
			<CSI_STRP_DMA_INT_CTX1_FIFO_FULL>,
			<CSI_STRP_DMA_INT_CTX1_QREQN_P>,
			<CSI_STRP_DMA_INT_CTX1_LASTDATA_ERROR>,
			<CSI_STRP_DMA_INT_CTX1_LASTADDR_ERROR>,
			<CSI_STRP_DMA_INT_CTX1_ABORT_DONE>,
			<CSI_STRP_DMA_INT_CTX1_FSTART_IN_FLUSH_CH0>,
			<CSI_STRP_DMA_INT_CTX1_FSTART_IN_FLUSH_CH1>,
			<CSI_STRP_DMA_INT_CTX1_OVERLAP0>,
			<CSI_STRP_DMA_INT_CTX1_OVERLAP1>,
			<CSI_STRP_DMA_INT_CTX1_OVERLAP2>,
			<CSI_STRP_DMA_INT_CTX1_OVERLAP3>,
			<CSI_STRP_DMA_INT_CTX1_FRAME_DROP0>,
			<CSI_STRP_DMA_INT_CTX1_FRAME_DROP1>,
			<CSI_STRP_DMA_INT_CTX1_FRAME_DROP2>,
			<CSI_STRP_DMA_INT_CTX1_FRAME_DROP3>,
			<CSI_STRP_DMA_INT_CTX1_C2COM_LOST_FLUSH_CH0>,
			<CSI_STRP_DMA_INT_CTX1_C2COM_LOST_FLUSH_CH1>,
			<CSI_STRP_DMA_INT_CTX1_C2COM_SLOW_RING>;
	};

	csi_strp_dma_ctx2_int: csi_strp_dma-event-info@37 {
		irq-reg-space = "csis-dma";
		irq-src-reg = <0x0 0x6408>;
		irq-reset-reg = <0x0 0x6408>;
		irq-mask-reg = <0x0 0x6404>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX2_LINE_END0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX2_LINE_END1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX2_LINE_END2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX2_LINE_END3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX2_FRAME_START0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX2_FRAME_START1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX2_FRAME_START2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX2_FRAME_START3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX2_FRAME_END0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX2_FRAME_END1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX2_FRAME_END2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX2_FRAME_END3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX2_FIFO_FULL>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX2_QREQN_P>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX2_LASTDATA_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX2_LASTADDR_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX2_ABORT_DONE>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX2_FSTART_IN_FLUSH_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX2_FSTART_IN_FLUSH_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX2_OVERLAP0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX2_OVERLAP1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX2_OVERLAP2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX2_OVERLAP3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX2_FRAME_DROP0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX2_FRAME_DROP1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX2_FRAME_DROP2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX2_FRAME_DROP3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX2_C2COM_LOST_FLUSH_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX2_C2COM_LOST_FLUSH_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_STRP_DMA_CTX2_C2COM_SLOW_RING>;
		int-reg-bits =
			<CSI_STRP_DMA_INT_CTX2_LINE_END0>,
			<CSI_STRP_DMA_INT_CTX2_LINE_END1>,
			<CSI_STRP_DMA_INT_CTX2_LINE_END2>,
			<CSI_STRP_DMA_INT_CTX2_LINE_END3>,
			<CSI_STRP_DMA_INT_CTX2_FRAME_START0>,
			<CSI_STRP_DMA_INT_CTX2_FRAME_START1>,
			<CSI_STRP_DMA_INT_CTX2_FRAME_START2>,
			<CSI_STRP_DMA_INT_CTX2_FRAME_START3>,
			<CSI_STRP_DMA_INT_CTX2_FRAME_END0>,
			<CSI_STRP_DMA_INT_CTX2_FRAME_END1>,
			<CSI_STRP_DMA_INT_CTX2_FRAME_END2>,
			<CSI_STRP_DMA_INT_CTX2_FRAME_END3>,
			<CSI_STRP_DMA_INT_CTX2_FIFO_FULL>,
			<CSI_STRP_DMA_INT_CTX2_QREQN_P>,
			<CSI_STRP_DMA_INT_CTX2_LASTDATA_ERROR>,
			<CSI_STRP_DMA_INT_CTX2_LASTADDR_ERROR>,
			<CSI_STRP_DMA_INT_CTX2_ABORT_DONE>,
			<CSI_STRP_DMA_INT_CTX2_FSTART_IN_FLUSH_CH0>,
			<CSI_STRP_DMA_INT_CTX2_FSTART_IN_FLUSH_CH1>,
			<CSI_STRP_DMA_INT_CTX2_OVERLAP0>,
			<CSI_STRP_DMA_INT_CTX2_OVERLAP1>,
			<CSI_STRP_DMA_INT_CTX2_OVERLAP2>,
			<CSI_STRP_DMA_INT_CTX2_OVERLAP3>,
			<CSI_STRP_DMA_INT_CTX2_FRAME_DROP0>,
			<CSI_STRP_DMA_INT_CTX2_FRAME_DROP1>,
			<CSI_STRP_DMA_INT_CTX2_FRAME_DROP2>,
			<CSI_STRP_DMA_INT_CTX2_FRAME_DROP3>,
			<CSI_STRP_DMA_INT_CTX2_C2COM_LOST_FLUSH_CH0>,
			<CSI_STRP_DMA_INT_CTX2_C2COM_LOST_FLUSH_CH1>,
			<CSI_STRP_DMA_INT_CTX2_C2COM_SLOW_RING>;
	};

	csi_csis_dma_ctx0_int: csi_csis_dma-event-info@38 {
		irq-reg-space = "csis-dma";
		irq-src-reg = <0x0 0x7408>;
		irq-reset-reg = <0x0 0x7408>;
		irq-mask-reg = <0x0 0x7404>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX0_LINE_END0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX0_LINE_END1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX0_LINE_END2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX0_LINE_END3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX0_FRAME_START0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX0_FRAME_START1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX0_FRAME_START2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX0_FRAME_START3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX0_FRAME_END0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX0_FRAME_END1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX0_FRAME_END2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX0_FRAME_END3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX0_FIFO_FULL>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX0_QREQN_P>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX0_LASTDATA_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX0_LASTADDR_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX0_ABORT_DONE>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX0_FSTART_IN_FLUSH_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX0_FSTART_IN_FLUSH_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX0_OVERLAP0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX0_OVERLAP1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX0_OVERLAP2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX0_OVERLAP3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX0_FRAME_DROP0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX0_FRAME_DROP1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX0_FRAME_DROP2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX0_FRAME_DROP3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX0_C2COM_LOST_FLUSH_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX0_C2COM_LOST_FLUSH_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX0_C2COM_SLOW_RING>;
		int-reg-bits =
			<CSI_CSIS_DMA_INT_CTX0_LINE_END0>,
			<CSI_CSIS_DMA_INT_CTX0_LINE_END1>,
			<CSI_CSIS_DMA_INT_CTX0_LINE_END2>,
			<CSI_CSIS_DMA_INT_CTX0_LINE_END3>,
			<CSI_CSIS_DMA_INT_CTX0_FRAME_START0>,
			<CSI_CSIS_DMA_INT_CTX0_FRAME_START1>,
			<CSI_CSIS_DMA_INT_CTX0_FRAME_START2>,
			<CSI_CSIS_DMA_INT_CTX0_FRAME_START3>,
			<CSI_CSIS_DMA_INT_CTX0_FRAME_END0>,
			<CSI_CSIS_DMA_INT_CTX0_FRAME_END1>,
			<CSI_CSIS_DMA_INT_CTX0_FRAME_END2>,
			<CSI_CSIS_DMA_INT_CTX0_FRAME_END3>,
			<CSI_CSIS_DMA_INT_CTX0_FIFO_FULL>,
			<CSI_CSIS_DMA_INT_CTX0_QREQN_P>,
			<CSI_CSIS_DMA_INT_CTX0_LASTDATA_ERROR>,
			<CSI_CSIS_DMA_INT_CTX0_LASTADDR_ERROR>,
			<CSI_CSIS_DMA_INT_CTX0_ABORT_DONE>,
			<CSI_CSIS_DMA_INT_CTX0_FSTART_IN_FLUSH_CH0>,
			<CSI_CSIS_DMA_INT_CTX0_FSTART_IN_FLUSH_CH1>,
			<CSI_CSIS_DMA_INT_CTX0_OVERLAP0>,
			<CSI_CSIS_DMA_INT_CTX0_OVERLAP1>,
			<CSI_CSIS_DMA_INT_CTX0_OVERLAP2>,
			<CSI_CSIS_DMA_INT_CTX0_OVERLAP3>,
			<CSI_CSIS_DMA_INT_CTX0_FRAME_DROP0>,
			<CSI_CSIS_DMA_INT_CTX0_FRAME_DROP1>,
			<CSI_CSIS_DMA_INT_CTX0_FRAME_DROP2>,
			<CSI_CSIS_DMA_INT_CTX0_FRAME_DROP3>,
			<CSI_CSIS_DMA_INT_CTX0_C2COM_LOST_FLUSH_CH0>,
			<CSI_CSIS_DMA_INT_CTX0_C2COM_LOST_FLUSH_CH1>,
			<CSI_CSIS_DMA_INT_CTX0_C2COM_SLOW_RING>;
	};

	csi_csis_dma_ctx1_int: csi_csis_dma-event-info@39 {
		irq-reg-space = "csis-dma";
		irq-src-reg = <0x0 0x8408>;
		irq-reset-reg = <0x0 0x8408>;
		irq-mask-reg = <0x0 0x8404>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX1_LINE_END0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX1_LINE_END1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX1_LINE_END2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX1_LINE_END3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX1_FRAME_START0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX1_FRAME_START1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX1_FRAME_START2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX1_FRAME_START3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX1_FRAME_END0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX1_FRAME_END1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX1_FRAME_END2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX1_FRAME_END3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX1_FIFO_FULL>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX1_QREQN_P>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX1_LASTDATA_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX1_LASTADDR_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX1_ABORT_DONE>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX1_FSTART_IN_FLUSH_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX1_FSTART_IN_FLUSH_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX1_OVERLAP0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX1_OVERLAP1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX1_OVERLAP2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX1_OVERLAP3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX1_FRAME_DROP0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX1_FRAME_DROP1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX1_FRAME_DROP2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX1_FRAME_DROP3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX1_C2COM_LOST_FLUSH_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX1_C2COM_LOST_FLUSH_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX1_C2COM_SLOW_RING>;
		int-reg-bits =
			<CSI_CSIS_DMA_INT_CTX1_LINE_END0>,
			<CSI_CSIS_DMA_INT_CTX1_LINE_END1>,
			<CSI_CSIS_DMA_INT_CTX1_LINE_END2>,
			<CSI_CSIS_DMA_INT_CTX1_LINE_END3>,
			<CSI_CSIS_DMA_INT_CTX1_FRAME_START0>,
			<CSI_CSIS_DMA_INT_CTX1_FRAME_START1>,
			<CSI_CSIS_DMA_INT_CTX1_FRAME_START2>,
			<CSI_CSIS_DMA_INT_CTX1_FRAME_START3>,
			<CSI_CSIS_DMA_INT_CTX1_FRAME_END0>,
			<CSI_CSIS_DMA_INT_CTX1_FRAME_END1>,
			<CSI_CSIS_DMA_INT_CTX1_FRAME_END2>,
			<CSI_CSIS_DMA_INT_CTX1_FRAME_END3>,
			<CSI_CSIS_DMA_INT_CTX1_FIFO_FULL>,
			<CSI_CSIS_DMA_INT_CTX1_QREQN_P>,
			<CSI_CSIS_DMA_INT_CTX1_LASTDATA_ERROR>,
			<CSI_CSIS_DMA_INT_CTX1_LASTADDR_ERROR>,
			<CSI_CSIS_DMA_INT_CTX1_ABORT_DONE>,
			<CSI_CSIS_DMA_INT_CTX1_FSTART_IN_FLUSH_CH0>,
			<CSI_CSIS_DMA_INT_CTX1_FSTART_IN_FLUSH_CH1>,
			<CSI_CSIS_DMA_INT_CTX1_OVERLAP0>,
			<CSI_CSIS_DMA_INT_CTX1_OVERLAP1>,
			<CSI_CSIS_DMA_INT_CTX1_OVERLAP2>,
			<CSI_CSIS_DMA_INT_CTX1_OVERLAP3>,
			<CSI_CSIS_DMA_INT_CTX1_FRAME_DROP0>,
			<CSI_CSIS_DMA_INT_CTX1_FRAME_DROP1>,
			<CSI_CSIS_DMA_INT_CTX1_FRAME_DROP2>,
			<CSI_CSIS_DMA_INT_CTX1_FRAME_DROP3>,
			<CSI_CSIS_DMA_INT_CTX1_C2COM_LOST_FLUSH_CH0>,
			<CSI_CSIS_DMA_INT_CTX1_C2COM_LOST_FLUSH_CH1>,
			<CSI_CSIS_DMA_INT_CTX1_C2COM_SLOW_RING>;
	};

	csi_csis_dma_ctx2_int: csi_csis_dma-event-info@40 {
		irq-reg-space = "csis-dma";
		irq-src-reg = <0x0 0x9408>;
		irq-reset-reg = <0x0 0x9408>;
		irq-mask-reg = <0x0 0x9404>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX2_LINE_END0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX2_LINE_END1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX2_LINE_END2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX2_LINE_END3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX2_FRAME_START0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX2_FRAME_START1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX2_FRAME_START2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX2_FRAME_START3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX2_FRAME_END0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX2_FRAME_END1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX2_FRAME_END2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX2_FRAME_END3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX2_FIFO_FULL>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX2_QREQN_P>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX2_LASTDATA_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX2_LASTADDR_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX2_ABORT_DONE>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX2_FSTART_IN_FLUSH_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX2_FSTART_IN_FLUSH_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX2_OVERLAP0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX2_OVERLAP1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX2_OVERLAP2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX2_OVERLAP3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX2_FRAME_DROP0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX2_FRAME_DROP1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX2_FRAME_DROP2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX2_FRAME_DROP3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX2_C2COM_LOST_FLUSH_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX2_C2COM_LOST_FLUSH_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX2_C2COM_SLOW_RING>;
		int-reg-bits =
			<CSI_CSIS_DMA_INT_CTX2_LINE_END0>,
			<CSI_CSIS_DMA_INT_CTX2_LINE_END1>,
			<CSI_CSIS_DMA_INT_CTX2_LINE_END2>,
			<CSI_CSIS_DMA_INT_CTX2_LINE_END3>,
			<CSI_CSIS_DMA_INT_CTX2_FRAME_START0>,
			<CSI_CSIS_DMA_INT_CTX2_FRAME_START1>,
			<CSI_CSIS_DMA_INT_CTX2_FRAME_START2>,
			<CSI_CSIS_DMA_INT_CTX2_FRAME_START3>,
			<CSI_CSIS_DMA_INT_CTX2_FRAME_END0>,
			<CSI_CSIS_DMA_INT_CTX2_FRAME_END1>,
			<CSI_CSIS_DMA_INT_CTX2_FRAME_END2>,
			<CSI_CSIS_DMA_INT_CTX2_FRAME_END3>,
			<CSI_CSIS_DMA_INT_CTX2_FIFO_FULL>,
			<CSI_CSIS_DMA_INT_CTX2_QREQN_P>,
			<CSI_CSIS_DMA_INT_CTX2_LASTDATA_ERROR>,
			<CSI_CSIS_DMA_INT_CTX2_LASTADDR_ERROR>,
			<CSI_CSIS_DMA_INT_CTX2_ABORT_DONE>,
			<CSI_CSIS_DMA_INT_CTX2_FSTART_IN_FLUSH_CH0>,
			<CSI_CSIS_DMA_INT_CTX2_FSTART_IN_FLUSH_CH1>,
			<CSI_CSIS_DMA_INT_CTX2_OVERLAP0>,
			<CSI_CSIS_DMA_INT_CTX2_OVERLAP1>,
			<CSI_CSIS_DMA_INT_CTX2_OVERLAP2>,
			<CSI_CSIS_DMA_INT_CTX2_OVERLAP3>,
			<CSI_CSIS_DMA_INT_CTX2_FRAME_DROP0>,
			<CSI_CSIS_DMA_INT_CTX2_FRAME_DROP1>,
			<CSI_CSIS_DMA_INT_CTX2_FRAME_DROP2>,
			<CSI_CSIS_DMA_INT_CTX2_FRAME_DROP3>,
			<CSI_CSIS_DMA_INT_CTX2_C2COM_LOST_FLUSH_CH0>,
			<CSI_CSIS_DMA_INT_CTX2_C2COM_LOST_FLUSH_CH1>,
			<CSI_CSIS_DMA_INT_CTX2_C2COM_SLOW_RING>;
	};

	csi_csis_dma_ctx3_int: csi_csis_dma-event-info@41 {
		irq-reg-space = "csis-dma";
		irq-src-reg = <0x0 0xa408>;
		irq-reset-reg = <0x0 0xa408>;
		irq-mask-reg = <0x0 0xa404>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX3_LINE_END0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX3_LINE_END1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX3_LINE_END2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX3_LINE_END3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX3_FRAME_START0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX3_FRAME_START1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX3_FRAME_START2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX3_FRAME_START3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX3_FRAME_END0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX3_FRAME_END1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX3_FRAME_END2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX3_FRAME_END3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX3_FIFO_FULL>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX3_QREQN_P>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX3_LASTDATA_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX3_LASTADDR_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX3_ABORT_DONE>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX3_FSTART_IN_FLUSH_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX3_FSTART_IN_FLUSH_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX3_OVERLAP0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX3_OVERLAP1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX3_OVERLAP2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX3_OVERLAP3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX3_FRAME_DROP0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX3_FRAME_DROP1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX3_FRAME_DROP2>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX3_FRAME_DROP3>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX3_C2COM_LOST_FLUSH_CH0>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX3_C2COM_LOST_FLUSH_CH1>,
			<LWIS_PLATFORM_EVENT_ID_CSI_CSIS_DMA_CTX3_C2COM_SLOW_RING>;
		int-reg-bits =
			<CSI_CSIS_DMA_INT_CTX3_LINE_END0>,
			<CSI_CSIS_DMA_INT_CTX3_LINE_END1>,
			<CSI_CSIS_DMA_INT_CTX3_LINE_END2>,
			<CSI_CSIS_DMA_INT_CTX3_LINE_END3>,
			<CSI_CSIS_DMA_INT_CTX3_FRAME_START0>,
			<CSI_CSIS_DMA_INT_CTX3_FRAME_START1>,
			<CSI_CSIS_DMA_INT_CTX3_FRAME_START2>,
			<CSI_CSIS_DMA_INT_CTX3_FRAME_START3>,
			<CSI_CSIS_DMA_INT_CTX3_FRAME_END0>,
			<CSI_CSIS_DMA_INT_CTX3_FRAME_END1>,
			<CSI_CSIS_DMA_INT_CTX3_FRAME_END2>,
			<CSI_CSIS_DMA_INT_CTX3_FRAME_END3>,
			<CSI_CSIS_DMA_INT_CTX3_FIFO_FULL>,
			<CSI_CSIS_DMA_INT_CTX3_QREQN_P>,
			<CSI_CSIS_DMA_INT_CTX3_LASTDATA_ERROR>,
			<CSI_CSIS_DMA_INT_CTX3_LASTADDR_ERROR>,
			<CSI_CSIS_DMA_INT_CTX3_ABORT_DONE>,
			<CSI_CSIS_DMA_INT_CTX3_FSTART_IN_FLUSH_CH0>,
			<CSI_CSIS_DMA_INT_CTX3_FSTART_IN_FLUSH_CH1>,
			<CSI_CSIS_DMA_INT_CTX3_OVERLAP0>,
			<CSI_CSIS_DMA_INT_CTX3_OVERLAP1>,
			<CSI_CSIS_DMA_INT_CTX3_OVERLAP2>,
			<CSI_CSIS_DMA_INT_CTX3_OVERLAP3>,
			<CSI_CSIS_DMA_INT_CTX3_FRAME_DROP0>,
			<CSI_CSIS_DMA_INT_CTX3_FRAME_DROP1>,
			<CSI_CSIS_DMA_INT_CTX3_FRAME_DROP2>,
			<CSI_CSIS_DMA_INT_CTX3_FRAME_DROP3>,
			<CSI_CSIS_DMA_INT_CTX3_C2COM_LOST_FLUSH_CH0>,
			<CSI_CSIS_DMA_INT_CTX3_C2COM_LOST_FLUSH_CH1>,
			<CSI_CSIS_DMA_INT_CTX3_C2COM_SLOW_RING>;
	};

	csi_ebuf0_int: csi_ebuf-event-info@42 {
		irq-reg-space = "csis-ebuf";
		irq-src-reg = <0x0 0xd0>;
		irq-reset-reg = <0x0 0xd8>;
		irq-mask-reg = <0x0 0xd4>;

		critical-irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_EBUF_EBUF0_FULL>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_EBUF_EBUF0_FULL>,
			<LWIS_PLATFORM_EVENT_ID_CSI_EBUF_EBUF0_FAKE_FRAME_DONE>;
		int-reg-bits =
			<CSI_EBUF_INT_EBUF0_FULL>,
			<CSI_EBUF_INT_EBUF0_FAKE_FRAME_DONE>;
	};

	csi_ebuf1_int: csi_ebuf-event-info@43 {
		irq-reg-space = "csis-ebuf";
		irq-src-reg = <0x0 0xd0>;
		irq-reset-reg = <0x0 0xd8>;
		irq-mask-reg = <0x0 0xd4>;

		critical-irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_EBUF_EBUF1_FULL>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_EBUF_EBUF1_FULL>,
			<LWIS_PLATFORM_EVENT_ID_CSI_EBUF_EBUF1_FAKE_FRAME_DONE>;
		int-reg-bits =
			<CSI_EBUF_INT_EBUF1_FULL>,
			<CSI_EBUF_INT_EBUF1_FAKE_FRAME_DONE>;
	};

	csi_ebuf2_int: csi_ebuf-event-info@44 {
		irq-reg-space = "csis-ebuf";
		irq-src-reg = <0x0 0xd0>;
		irq-reset-reg = <0x0 0xd8>;
		irq-mask-reg = <0x0 0xd4>;

		critical-irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_EBUF_EBUF2_FULL>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_EBUF_EBUF2_FULL>,
			<LWIS_PLATFORM_EVENT_ID_CSI_EBUF_EBUF2_FAKE_FRAME_DONE>;
		int-reg-bits =
			<CSI_EBUF_INT_EBUF2_FULL>,
			<CSI_EBUF_INT_EBUF2_FAKE_FRAME_DONE>;
	};

	csi_ebuf3_int: csi_ebuf-event-info@45 {
		irq-reg-space = "csis-ebuf";
		irq-src-reg = <0x0 0xd0>;
		irq-reset-reg = <0x0 0xd8>;
		irq-mask-reg = <0x0 0xd4>;

		critical-irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_EBUF_EBUF3_FULL>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_CSI_EBUF_EBUF3_FULL>,
			<LWIS_PLATFORM_EVENT_ID_CSI_EBUF_EBUF3_FAKE_FRAME_DONE>;
		int-reg-bits =
			<CSI_EBUF_INT_EBUF3_FULL>,
			<CSI_EBUF_INT_EBUF3_FAKE_FRAME_DONE>;
	};

	/*
	 * G3AA Interrupt Event Definitions
	 */

	g3aa_ctx0_interrupts: g3aa-event-info@0 {
		irq-reg-space = "g3aa";
		irq-src-reg = <0x0 0x5c>;
		irq-reset-reg = <0x0 0x60>;
		irq-mask-reg = <0x0 0x58>;
		irq-reg-bitwidth = <16>;
		irq-events =
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX0_BAYER_START_OF_FRAME>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX0_BAYER_END_OF_FRAME>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX0_BAYER_CDAF_PRIMARY>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX0_BAYER_CDAF_WINDOWS>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX0_BAYER_AE_STATS>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX0_BAYER_AWB_STATS>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX0_BAYER_LSC_STATS>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX0_BAYER_FLICKER_STATS>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX0_BAYER_HISTOGRAM0>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX0_BAYER_HISTOGRAM1>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX0_BAYER_HISTOGRAM2>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX0_BAYER_UAE_STATS>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX0_BAYER_MOTION_METERING>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX0_PDAF_START_OF_FRAME>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX0_PDAF_EARLY>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX0_PDAF_END_OF_FRAME>;
		int-reg-bits =
			<G3AA_INTERRUPTS_CTX0_BAYER_START_OF_FRAME>,
			<G3AA_INTERRUPTS_CTX0_BAYER_END_OF_FRAME>,
			<G3AA_INTERRUPTS_CTX0_BAYER_CDAF_PRIMARY>,
			<G3AA_INTERRUPTS_CTX0_BAYER_CDAF_WINDOWS>,
			<G3AA_INTERRUPTS_CTX0_BAYER_AE_STATS>,
			<G3AA_INTERRUPTS_CTX0_BAYER_AWB_STATS>,
			<G3AA_INTERRUPTS_CTX0_BAYER_LSC_STATS>,
			<G3AA_INTERRUPTS_CTX0_BAYER_FLICKER_STATS>,
			<G3AA_INTERRUPTS_CTX0_BAYER_HISTOGRAM0>,
			<G3AA_INTERRUPTS_CTX0_BAYER_HISTOGRAM1>,
			<G3AA_INTERRUPTS_CTX0_BAYER_HISTOGRAM2>,
			<G3AA_INTERRUPTS_CTX0_BAYER_UAE_STATS>,
			<G3AA_INTERRUPTS_CTX0_BAYER_MOTION_METERING>,
			<G3AA_INTERRUPTS_CTX0_PDAF_START_OF_FRAME>,
			<G3AA_INTERRUPTS_CTX0_PDAF_EARLY>,
			<G3AA_INTERRUPTS_CTX0_PDAF_END_OF_FRAME>;
	};

	g3aa_ctx1_interrupts: g3aa-event-info@1 {
		irq-reg-space = "g3aa";
		irq-src-reg = <0x0 0x6c>;
		irq-reset-reg = <0x0 0x70>;
		irq-mask-reg = <0x0 0x68>;
		irq-reg-bitwidth = <16>;
		irq-events =
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX1_BAYER_START_OF_FRAME>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX1_BAYER_END_OF_FRAME>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX1_BAYER_CDAF_PRIMARY>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX1_BAYER_CDAF_WINDOWS>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX1_BAYER_AE_STATS>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX1_BAYER_AWB_STATS>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX1_BAYER_LSC_STATS>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX1_BAYER_FLICKER_STATS>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX1_BAYER_HISTOGRAM0>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX1_BAYER_HISTOGRAM1>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX1_BAYER_HISTOGRAM2>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX1_BAYER_UAE_STATS>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX1_BAYER_MOTION_METERING>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX1_PDAF_START_OF_FRAME>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX1_PDAF_EARLY>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX1_PDAF_END_OF_FRAME>;
		int-reg-bits =
			<G3AA_INTERRUPTS_CTX1_BAYER_START_OF_FRAME>,
			<G3AA_INTERRUPTS_CTX1_BAYER_END_OF_FRAME>,
			<G3AA_INTERRUPTS_CTX1_BAYER_CDAF_PRIMARY>,
			<G3AA_INTERRUPTS_CTX1_BAYER_CDAF_WINDOWS>,
			<G3AA_INTERRUPTS_CTX1_BAYER_AE_STATS>,
			<G3AA_INTERRUPTS_CTX1_BAYER_AWB_STATS>,
			<G3AA_INTERRUPTS_CTX1_BAYER_LSC_STATS>,
			<G3AA_INTERRUPTS_CTX1_BAYER_FLICKER_STATS>,
			<G3AA_INTERRUPTS_CTX1_BAYER_HISTOGRAM0>,
			<G3AA_INTERRUPTS_CTX1_BAYER_HISTOGRAM1>,
			<G3AA_INTERRUPTS_CTX1_BAYER_HISTOGRAM2>,
			<G3AA_INTERRUPTS_CTX1_BAYER_UAE_STATS>,
			<G3AA_INTERRUPTS_CTX1_BAYER_MOTION_METERING>,
			<G3AA_INTERRUPTS_CTX1_PDAF_START_OF_FRAME>,
			<G3AA_INTERRUPTS_CTX1_PDAF_EARLY>,
			<G3AA_INTERRUPTS_CTX1_PDAF_END_OF_FRAME>;
	};

	g3aa_ctx2_interrupts: g3aa-event-info@2 {
		irq-reg-space = "g3aa";
		irq-src-reg = <0x0 0x7c>;
		irq-reset-reg = <0x0 0x80>;
		irq-mask-reg = <0x0 0x78>;
		irq-reg-bitwidth = <16>;
		irq-events =
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX2_BAYER_START_OF_FRAME>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX2_BAYER_END_OF_FRAME>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX2_BAYER_CDAF_PRIMARY>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX2_BAYER_CDAF_WINDOWS>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX2_BAYER_AE_STATS>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX2_BAYER_AWB_STATS>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX2_BAYER_LSC_STATS>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX2_BAYER_FLICKER_STATS>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX2_BAYER_HISTOGRAM0>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX2_BAYER_HISTOGRAM1>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX2_BAYER_HISTOGRAM2>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX2_BAYER_UAE_STATS>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX2_BAYER_MOTION_METERING>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX2_PDAF_START_OF_FRAME>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX2_PDAF_EARLY>,
			<LWIS_PLATFORM_EVENT_ID_G3AA_CTX2_PDAF_END_OF_FRAME>;
		int-reg-bits =
			<G3AA_INTERRUPTS_CTX2_BAYER_START_OF_FRAME>,
			<G3AA_INTERRUPTS_CTX2_BAYER_END_OF_FRAME>,
			<G3AA_INTERRUPTS_CTX2_BAYER_CDAF_PRIMARY>,
			<G3AA_INTERRUPTS_CTX2_BAYER_CDAF_WINDOWS>,
			<G3AA_INTERRUPTS_CTX2_BAYER_AE_STATS>,
			<G3AA_INTERRUPTS_CTX2_BAYER_AWB_STATS>,
			<G3AA_INTERRUPTS_CTX2_BAYER_LSC_STATS>,
			<G3AA_INTERRUPTS_CTX2_BAYER_FLICKER_STATS>,
			<G3AA_INTERRUPTS_CTX2_BAYER_HISTOGRAM0>,
			<G3AA_INTERRUPTS_CTX2_BAYER_HISTOGRAM1>,
			<G3AA_INTERRUPTS_CTX2_BAYER_HISTOGRAM2>,
			<G3AA_INTERRUPTS_CTX2_BAYER_UAE_STATS>,
			<G3AA_INTERRUPTS_CTX2_BAYER_MOTION_METERING>,
			<G3AA_INTERRUPTS_CTX2_PDAF_START_OF_FRAME>,
			<G3AA_INTERRUPTS_CTX2_PDAF_EARLY>,
			<G3AA_INTERRUPTS_CTX2_PDAF_END_OF_FRAME>;
	};

	g3aa_error_interrupts: g3aa-event-info@3 {
		irq-reg-space = "g3aa";
		irq-src-reg = <0x0 0x5e>;
		irq-reset-reg = <0x0 0x62>;
		irq-mask-reg = <0x0 0x5a>;
		irq-reg-bitwidth = <16>;
		irq-events =
				<LWIS_PLATFORM_EVENT_ID_G3AA_HW_TIMEOUT>,
				<LWIS_PLATFORM_EVENT_ID_G3AA_BUS_ERROR>,
				<LWIS_PLATFORM_EVENT_ID_G3AA_AXI_READ_DATA_OVERFLOW>,
				<LWIS_PLATFORM_EVENT_ID_G3AA_AXI_WRITE_DATA_OVERFLOW>;
		int-reg-bits =
				<G3AA_ERROR_INTERRUPTS_HW_TIMEOUT>,
				<G3AA_ERROR_INTERRUPTS_BUS_ERROR>,
				<G3AA_ERROR_INTERRUPTS_AXI_READ_DATA_OVERFLOW>,
				<G3AA_ERROR_INTERRUPTS_AXI_WRITE_DATA_OVERFLOW>;
	};

	/*
	 * GDC Interrupt Event Definitions
	 */
	gdc_int0: gdc-event-info@0 {
		irq-reg-space = "gdc";
		irq-src-reg = <0x0 0x808>;
		irq-reset-reg = <0x0 0x80c>;
		irq-mask-reg = <0x0 0x804>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_GDC_FRAME_START>,
			<LWIS_PLATFORM_EVENT_ID_GDC_FRAME_END>,
			<LWIS_PLATFORM_EVENT_ID_GDC_CMDQ_HOLD>,
			<LWIS_PLATFORM_EVENT_ID_GDC_SETTING_DONE>,
			<LWIS_PLATFORM_EVENT_ID_GDC_C_LOADER_END>,
			<LWIS_PLATFORM_EVENT_ID_GDC_COREX_END0>,
			<LWIS_PLATFORM_EVENT_ID_GDC_COREX_END1>,
			<LWIS_PLATFORM_EVENT_ID_GDC_ROW_COL>,
			<LWIS_PLATFORM_EVENT_ID_GDC_FREEZE_ON_ROW_COL>,
			<LWIS_PLATFORM_EVENT_ID_GDC_TRANS_STOP_DONE>,
			<LWIS_PLATFORM_EVENT_ID_GDC_CMDQ_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GDC_C_LOADER_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GDC_COREX_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GDC_CINFIFO0_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GDC_CINFIFO0_OVERLAP_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GDC_CINFIFO0_PIXEL_CNT_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GDC_CINFIFO0_INPUT_PROTOCOL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GDC_CINFIFO1_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GDC_CINFIFO1_OVERLAP_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GDC_CINFIFO1_PIXEL_CNT_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GDC_CINFIFO1_INPUT_PROTOCOL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GDC_COUTFIFO0_PIXEL_CNT_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GDC_COUTFIFO0_INPUT_PROTOCOL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GDC_COUTFIFO0_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GDC_COUTFIFO1_PIXEL_CNT_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GDC_COUTFIFO1_INPUT_PROTOCOL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GDC_COUTFIFO1_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GDC_VOTF_GLOBAL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GDC_VOTF_LOST_CONNECTION>,
			<LWIS_PLATFORM_EVENT_ID_GDC_OTF_SEQ_ID_ERROR>;
		int-reg-bits =
			<GDC_INT0_FRAME_START>,
			<GDC_INT0_FRAME_END>,
			<GDC_INT0_CMDQ_HOLD>,
			<GDC_INT0_SETTING_DONE>,
			<GDC_INT0_C_LOADER_END>,
			<GDC_INT0_COREX_END0>,
			<GDC_INT0_COREX_END1>,
			<GDC_INT0_ROW_COL>,
			<GDC_INT0_FREEZE_ON_ROW_COL>,
			<GDC_INT0_TRANS_STOP_DONE>,
			<GDC_INT0_CMDQ_ERROR>,
			<GDC_INT0_C_LOADER_ERROR>,
			<GDC_INT0_COREX_ERROR>,
			<GDC_INT0_CINFIFO0_OVERFLOW_ERROR>,
			<GDC_INT0_CINFIFO0_OVERLAP_ERROR>,
			<GDC_INT0_CINFIFO0_PIXEL_CNT_ERROR>,
			<GDC_INT0_CINFIFO0_INPUT_PROTOCOL_ERROR>,
			<GDC_INT0_CINFIFO1_OVERFLOW_ERROR>,
			<GDC_INT0_CINFIFO1_OVERLAP_ERROR>,
			<GDC_INT0_CINFIFO1_PIXEL_CNT_ERROR>,
			<GDC_INT0_CINFIFO1_INPUT_PROTOCOL_ERROR>,
			<GDC_INT0_COUTFIFO0_PIXEL_CNT_ERROR>,
			<GDC_INT0_COUTFIFO0_INPUT_PROTOCOL_ERROR>,
			<GDC_INT0_COUTFIFO0_OVERFLOW_ERROR>,
			<GDC_INT0_COUTFIFO1_PIXEL_CNT_ERROR>,
			<GDC_INT0_COUTFIFO1_INPUT_PROTOCOL_ERROR>,
			<GDC_INT0_COUTFIFO1_OVERFLOW_ERROR>,
			<GDC_INT0_VOTF_GLOBAL_ERROR>,
			<GDC_INT0_VOTF_LOST_CONNECTION>,
			<GDC_INT0_OTF_SEQ_ID_ERROR>;
	};

	gdc_int1: gdc-event-info@1 {
		irq-reg-space = "gdc";
		irq-src-reg = <0x0 0x818>;
		irq-reset-reg = <0x0 0x81c>;
		irq-mask-reg = <0x0 0x814>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_GDC_VOTF_LOST_FLUSH>,
			<LWIS_PLATFORM_EVENT_ID_GDC_COMP_ERR>;
		int-reg-bits =
			<GDC_INT1_VOTF_LOST_FLUSH>,
			<GDC_INT1_COMP_ERR>;
	};

	gdc_cmdq_int: gdc-event-info@2 {
		irq-reg-space = "gdc";
		irq-src-reg = <0x0 0x4f8>;
		irq-reset-reg = <0x0 0x4fc>;
		irq-mask-reg = <0x0 0x4f4>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_GDC_STOP_CRPT_OFF_CMDQ_EN>,
			<LWIS_PLATFORM_EVENT_ID_GDC_PRELOAD_FLUSH>,
			<LWIS_PLATFORM_EVENT_ID_GDC_QUE0_OVERFLOW>;
		int-reg-bits =
			<GDC_CMDQ_INT_STOP_CRPT_OFF_CMDQ_EN>,
			<GDC_CMDQ_INT_PRELOAD_FLUSH>,
			<GDC_CMDQ_INT_QUE0_OVERFLOW>;
	};

	/*
	 * GTNR-ALIGN Interrupt Event Definitions
	 */
	gtnr_align_int: gtnr_align-event-info@0 {
		irq-reg-space = "tnr_align";
		irq-src-reg = <0x0 0x40>;
		irq-reset-reg = <0x0 0x40>;
		irq-mask-reg = <0x0 0x44>;
		irq-mask-reg-toggle;
		irq-events =
			<LWIS_PLATFORM_EVENT_ID_GTNR_ALIGN_MSA_FRAME_DONE>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_ALIGN_NM_FRAME_DONE>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_ALIGN_FRO_DONE>;
		int-reg-bits =
			<GTNR_ALIGN_INT_MSA_FRAME_DONE>,
			<GTNR_ALIGN_INT_NM_FRAME_DONE>,
			<GTNR_ALIGN_INT_FRO_DONE>;
	};

	gtnr_align_secu_int_mute: gtnr_align-event-info@1 {
		irq-reg-space = "tnr_align";
		irq-src-reg = <0x0 0xc0>;
		irq-reset-reg = <0x0 0xc8>;
		irq-mask-reg = <0x0 0xc4>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_GTNR_ALIGN_MUTE>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_ALIGN_UNMUTE>;
		int-reg-bits =
			<GTNR_ALIGN_SECU_INT_MUTE_MUTE>,
			<GTNR_ALIGN_SECU_INT_MUTE_UNMUTE>;
	};

	/*
	 * GTNR-MERGE Interrupt Event Definitions
	 */
	gtnr_merge_int0: gtnr_merge-event-info@0 {
		irq-reg-space = "tnr";
		irq-src-reg = <0x0 0x808>;
		irq-reset-reg = <0x0 0x80c>;
		irq-mask-reg = <0x0 0x804>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_FRAME_START>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_FRAME_END>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_CMDQ_HOLD>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_SETTING_DONE>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_C_LOADER_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_COREX_END0>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_COREX_END1>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_ROW_COL>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_FREEZE_ON_ROW_COL>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_TRANS_STOP_DONE>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_CMDQ_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_C_CLOADER_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_COREX_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_CINFIFO0_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_CINFIFO0_OVERLAP_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_CINFIFO0_PIXEL_CNT_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_CINFIFO0_INPUT_PROTOCOL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_CINFIFO1_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_CINFIFO1_OVERLAP_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_CINFIFO1_PIXEL_CNT_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_CINFIFO1_INPUT_PROTOCOL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_COUTFIFO0_PIXEL_CNT_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_COUTFIFO0_INPUT_PROTOCOL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_COUTFIFO0_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_COUTFIFO1_PIXEL_CNT_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_COUTFIFO1_INPUT_PROTOCOL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_COUTFIFO1_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_VOTF_SLOW_RING>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_VOTF_LOST_CONNECTION>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_OTF_SEQ_ID_ERROR>;
		int-reg-bits =
			<GTNR_MERGE_INT0_FRAME_START>,
			<GTNR_MERGE_INT0_FRAME_END>,
			<GTNR_MERGE_INT0_CMDQ_HOLD>,
			<GTNR_MERGE_INT0_SETTING_DONE>,
			<GTNR_MERGE_INT0_C_LOADER_END_INT>,
			<GTNR_MERGE_INT0_COREX_END0>,
			<GTNR_MERGE_INT0_COREX_END1>,
			<GTNR_MERGE_INT0_ROW_COL>,
			<GTNR_MERGE_INT0_FREEZE_ON_ROW_COL>,
			<GTNR_MERGE_INT0_TRANS_STOP_DONE>,
			<GTNR_MERGE_INT0_CMDQ_ERROR>,
			<GTNR_MERGE_INT0_C_CLOADER_ERROR>,
			<GTNR_MERGE_INT0_COREX_ERROR>,
			<GTNR_MERGE_INT0_CINFIFO0_OVERFLOW_ERROR>,
			<GTNR_MERGE_INT0_CINFIFO0_OVERLAP_ERROR>,
			<GTNR_MERGE_INT0_CINFIFO0_PIXEL_CNT_ERROR>,
			<GTNR_MERGE_INT0_CINFIFO0_INPUT_PROTOCOL_ERROR>,
			<GTNR_MERGE_INT0_CINFIFO1_OVERFLOW_ERROR>,
			<GTNR_MERGE_INT0_CINFIFO1_OVERLAP_ERROR>,
			<GTNR_MERGE_INT0_CINFIFO1_PIXEL_CNT_ERROR>,
			<GTNR_MERGE_INT0_CINFIFO1_INPUT_PROTOCOL_ERROR>,
			<GTNR_MERGE_INT0_COUTFIFO0_PIXEL_CNT_ERROR>,
			<GTNR_MERGE_INT0_COUTFIFO0_INPUT_PROTOCOL_ERROR>,
			<GTNR_MERGE_INT0_COUTFIFO0_OVERFLOW_ERROR>,
			<GTNR_MERGE_INT0_COUTFIFO1_PIXEL_CNT_ERROR>,
			<GTNR_MERGE_INT0_COUTFIFO1_INPUT_PROTOCOL_ERROR>,
			<GTNR_MERGE_INT0_COUTFIFO1_OVERFLOW_ERROR>,
			<GTNR_MERGE_INT0_VOTF_SLOW_RING>,
			<GTNR_MERGE_INT0_VOTF_LOST_CONNECTION>,
			<GTNR_MERGE_INT0_OTF_SEQ_ID_ERROR>;
	};

	gtnr_merge_int1: gtnr_merge-event-info@1 {
		irq-reg-space = "tnr";
		irq-src-reg = <0x0 0x818>;
		irq-reset-reg = <0x0 0x81c>;
		irq-mask-reg = <0x0 0x814>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_VOTF_LOST_FLUSH>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_SBWC_ERR_CUR0>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_SBWC_ERR_CUR1>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_SBWC_ERR_PRE0>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_SBWC_ERR_PRE1>;
		int-reg-bits =
			<GTNR_MERGE_INT1_VOTF_LOST_FLUSH>,
			<GTNR_MERGE_INT1_SBWC_ERR_CUR0>,
			<GTNR_MERGE_INT1_SBWC_ERR_CUR1>,
			<GTNR_MERGE_INT1_SBWC_ERR_PRE0>,
			<GTNR_MERGE_INT1_SBWC_ERR_PRE1>;
	};
	gtnr_merge_cmdq_int: gtnr_merge-event-info@2 {
		irq-reg-space = "tnr";
		irq-src-reg = <0x0 0x4f8>;
		irq-reset-reg = <0x0 0x4fc>;
		irq-mask-reg = <0x0 0x4f4>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_STOP_CRPT_OFF_CMDQ_EN>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_PRELOAD_FLUSH>,
			<LWIS_PLATFORM_EVENT_ID_GTNR_MERGE_QUE0_OVERFLOW>;
		int-reg-bits =
			<GTNR_MERGE_CMDQ_INT_STOP_CRPT_OFF_CMDQ_EN>,
			<GTNR_MERGE_CMDQ_INT_PRELOAD_FLUSH>,
			<GTNR_MERGE_CMDQ_INT_QUE0_OVERFLOW>;
};


	/*
	 * IPP Interrupt Event Definitions
	 */

	ipp_ctx0_int1: ipp-event-info@0 {
		irq-reg-space = "ipp0";
		irq-src-reg = <0x0 0x20c>;
		irq-reset-reg = <0x0 0x210>;
		irq-mask-reg = <0x0 0x208>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_FRAME_START>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_FRAME_END_INTERRUPT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_FRAME_INT_ON_ROW_COL_INFO>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_IRQ_CORRUPTED>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_COREX_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_P_SLVERR>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_PRE_FRAME_END_INTERRUPT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_COUTFIFO_DATA_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_COUTFIFO_FRAME_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_STRP_OUT_DMA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_BDS_DATA_OUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_ZSL_OUT_DMA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_BCROP1_DATA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_BCROP0_DATA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_RGBY_HIST2_DMA_DONE>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_RGBYHIST_DATA_OUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_THSTAT_DATA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_GP_DATA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_CINFIFO_DATA_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_CINFIFO_FRAME_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_COREX_END_INT0>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_COREX_END_INT1>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_COUTFIFO_SIZE_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_COUTFIFO_LINE_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_COUTFIFO_COL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_COUTFIFO_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_CINFIFO_TOTAL_SIZE_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_CINFIFO_LINES_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_CINFIFO_COLUMNS_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_CINFIFO_STREAM_OVERFLOW_SIG>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_FRAME_START_BEFORE_FRAME_END_CORRUPTED>;
		int-reg-bits =
			<IPP_INT1_CTX0_FRAME_START>,
			<IPP_INT1_CTX0_FRAME_END_INTERRUPT>,
			<IPP_INT1_CTX0_FRAME_INT_ON_ROW_COL_INFO>,
			<IPP_INT1_CTX0_IRQ_CORRUPTED>,
			<IPP_INT1_CTX0_COREX_ERROR_INT>,
			<IPP_INT1_CTX0_P_SLVERR>,
			<IPP_INT1_CTX0_PRE_FRAME_END_INTERRUPT>,
			<IPP_INT1_CTX0_COUTFIFO_DATA_OUT_END_INT>,
			<IPP_INT1_CTX0_COUTFIFO_FRAME_OUT_END_INT>,
			<IPP_INT1_CTX0_STRP_OUT_DMA_IN_LAST>,
			<IPP_INT1_CTX0_BDS_DATA_OUT_LAST>,
			<IPP_INT1_CTX0_ZSL_OUT_DMA_IN_LAST>,
			<IPP_INT1_CTX0_BCROP1_DATA_IN_LAST>,
			<IPP_INT1_CTX0_BCROP0_DATA_IN_LAST>,
			<IPP_INT1_CTX0_RGBY_HIST2_DMA_DONE>,
			<IPP_INT1_CTX0_RGBYHIST_DATA_OUT_LAST>,
			<IPP_INT1_CTX0_THSTAT_DATA_IN_LAST>,
			<IPP_INT1_CTX0_GP_DATA_IN_LAST>,
			<IPP_INT1_CTX0_CINFIFO_DATA_OUT_END_INT>,
			<IPP_INT1_CTX0_CINFIFO_FRAME_OUT_END_INT>,
			<IPP_INT1_CTX0_COREX_END_INT0>,
			<IPP_INT1_CTX0_COREX_END_INT1>,
			<IPP_INT1_CTX0_COUTFIFO_SIZE_ERROR>,
			<IPP_INT1_CTX0_COUTFIFO_LINE_ERROR>,
			<IPP_INT1_CTX0_COUTFIFO_COL_ERROR>,
			<IPP_INT1_CTX0_COUTFIFO_OVERFLOW_ERROR>,
			<IPP_INT1_CTX0_CINFIFO_TOTAL_SIZE_ERROR_INT>,
			<IPP_INT1_CTX0_CINFIFO_LINES_ERROR_INT>,
			<IPP_INT1_CTX0_CINFIFO_COLUMNS_ERROR_INT>,
			<IPP_INT1_CTX0_CINFIFO_STREAM_OVERFLOW_SIG>,
			<IPP_INT1_CTX0_FRAME_START_BEFORE_FRAME_END_CORRUPTED>;
	};

	ipp_ctx1_int1: ipp-event-info@1 {
		irq-reg-space = "ipp1";
		irq-src-reg = <0x0 0x20c>;
		irq-reset-reg = <0x0 0x210>;
		irq-mask-reg = <0x0 0x208>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_FRAME_START>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_FRAME_END_INTERRUPT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_FRAME_INT_ON_ROW_COL_INFO>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_IRQ_CORRUPTED>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_COREX_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_P_SLVERR>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_PRE_FRAME_END_INTERRUPT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_COUTFIFO_DATA_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_COUTFIFO_FRAME_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_STRP_OUT_DMA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_BDS_DATA_OUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_ZSL_OUT_DMA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_BCROP1_DATA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_BCROP0_DATA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_RGBY_HIST2_DMA_DONE>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_RGBYHIST_DATA_OUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_THSTAT_DATA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_GP_DATA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_CINFIFO_DATA_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_CINFIFO_FRAME_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_COREX_END_INT0>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_COREX_END_INT1>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_COUTFIFO_SIZE_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_COUTFIFO_LINE_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_COUTFIFO_COL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_COUTFIFO_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_CINFIFO_TOTAL_SIZE_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_CINFIFO_LINES_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_CINFIFO_COLUMNS_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_CINFIFO_STREAM_OVERFLOW_SIG>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_FRAME_START_BEFORE_FRAME_END_CORRUPTED>;
		int-reg-bits =
			<IPP_INT1_CTX1_FRAME_START>,
			<IPP_INT1_CTX1_FRAME_END_INTERRUPT>,
			<IPP_INT1_CTX1_FRAME_INT_ON_ROW_COL_INFO>,
			<IPP_INT1_CTX1_IRQ_CORRUPTED>,
			<IPP_INT1_CTX1_COREX_ERROR_INT>,
			<IPP_INT1_CTX1_P_SLVERR>,
			<IPP_INT1_CTX1_PRE_FRAME_END_INTERRUPT>,
			<IPP_INT1_CTX1_COUTFIFO_DATA_OUT_END_INT>,
			<IPP_INT1_CTX1_COUTFIFO_FRAME_OUT_END_INT>,
			<IPP_INT1_CTX1_STRP_OUT_DMA_IN_LAST>,
			<IPP_INT1_CTX1_BDS_DATA_OUT_LAST>,
			<IPP_INT1_CTX1_ZSL_OUT_DMA_IN_LAST>,
			<IPP_INT1_CTX1_BCROP1_DATA_IN_LAST>,
			<IPP_INT1_CTX1_BCROP0_DATA_IN_LAST>,
			<IPP_INT1_CTX1_RGBY_HIST2_DMA_DONE>,
			<IPP_INT1_CTX1_RGBYHIST_DATA_OUT_LAST>,
			<IPP_INT1_CTX1_THSTAT_DATA_IN_LAST>,
			<IPP_INT1_CTX1_GP_DATA_IN_LAST>,
			<IPP_INT1_CTX1_CINFIFO_DATA_OUT_END_INT>,
			<IPP_INT1_CTX1_CINFIFO_FRAME_OUT_END_INT>,
			<IPP_INT1_CTX1_COREX_END_INT0>,
			<IPP_INT1_CTX1_COREX_END_INT1>,
			<IPP_INT1_CTX1_COUTFIFO_SIZE_ERROR>,
			<IPP_INT1_CTX1_COUTFIFO_LINE_ERROR>,
			<IPP_INT1_CTX1_COUTFIFO_COL_ERROR>,
			<IPP_INT1_CTX1_COUTFIFO_OVERFLOW_ERROR>,
			<IPP_INT1_CTX1_CINFIFO_TOTAL_SIZE_ERROR_INT>,
			<IPP_INT1_CTX1_CINFIFO_LINES_ERROR_INT>,
			<IPP_INT1_CTX1_CINFIFO_COLUMNS_ERROR_INT>,
			<IPP_INT1_CTX1_CINFIFO_STREAM_OVERFLOW_SIG>,
			<IPP_INT1_CTX1_FRAME_START_BEFORE_FRAME_END_CORRUPTED>;
	};

	ipp_ctx2_int1: ipp-event-info@2 {
		irq-reg-space = "ipp2";
		irq-src-reg = <0x0 0x20c>;
		irq-reset-reg = <0x0 0x210>;
		irq-mask-reg = <0x0 0x208>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_FRAME_START>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_FRAME_END_INTERRUPT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_FRAME_INT_ON_ROW_COL_INFO>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_IRQ_CORRUPTED>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_COREX_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_P_SLVERR>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_PRE_FRAME_END_INTERRUPT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_COUTFIFO_DATA_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_COUTFIFO_FRAME_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_STRP_OUT_DMA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_BDS_DATA_OUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_ZSL_OUT_DMA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_BCROP1_DATA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_BCROP0_DATA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_RGBY_HIST2_DMA_DONE>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_RGBYHIST_DATA_OUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_THSTAT_DATA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_GP_DATA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_CINFIFO_DATA_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_CINFIFO_FRAME_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_COREX_END_INT0>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_COREX_END_INT1>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_COUTFIFO_SIZE_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_COUTFIFO_LINE_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_COUTFIFO_COL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_COUTFIFO_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_CINFIFO_TOTAL_SIZE_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_CINFIFO_LINES_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_CINFIFO_COLUMNS_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_CINFIFO_STREAM_OVERFLOW_SIG>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_FRAME_START_BEFORE_FRAME_END_CORRUPTED>;
		int-reg-bits =
			<IPP_INT1_CTX2_FRAME_START>,
			<IPP_INT1_CTX2_FRAME_END_INTERRUPT>,
			<IPP_INT1_CTX2_FRAME_INT_ON_ROW_COL_INFO>,
			<IPP_INT1_CTX2_IRQ_CORRUPTED>,
			<IPP_INT1_CTX2_COREX_ERROR_INT>,
			<IPP_INT1_CTX2_P_SLVERR>,
			<IPP_INT1_CTX2_PRE_FRAME_END_INTERRUPT>,
			<IPP_INT1_CTX2_COUTFIFO_DATA_OUT_END_INT>,
			<IPP_INT1_CTX2_COUTFIFO_FRAME_OUT_END_INT>,
			<IPP_INT1_CTX2_STRP_OUT_DMA_IN_LAST>,
			<IPP_INT1_CTX2_BDS_DATA_OUT_LAST>,
			<IPP_INT1_CTX2_ZSL_OUT_DMA_IN_LAST>,
			<IPP_INT1_CTX2_BCROP1_DATA_IN_LAST>,
			<IPP_INT1_CTX2_BCROP0_DATA_IN_LAST>,
			<IPP_INT1_CTX2_RGBY_HIST2_DMA_DONE>,
			<IPP_INT1_CTX2_RGBYHIST_DATA_OUT_LAST>,
			<IPP_INT1_CTX2_THSTAT_DATA_IN_LAST>,
			<IPP_INT1_CTX2_GP_DATA_IN_LAST>,
			<IPP_INT1_CTX2_CINFIFO_DATA_OUT_END_INT>,
			<IPP_INT1_CTX2_CINFIFO_FRAME_OUT_END_INT>,
			<IPP_INT1_CTX2_COREX_END_INT0>,
			<IPP_INT1_CTX2_COREX_END_INT1>,
			<IPP_INT1_CTX2_COUTFIFO_SIZE_ERROR>,
			<IPP_INT1_CTX2_COUTFIFO_LINE_ERROR>,
			<IPP_INT1_CTX2_COUTFIFO_COL_ERROR>,
			<IPP_INT1_CTX2_COUTFIFO_OVERFLOW_ERROR>,
			<IPP_INT1_CTX2_CINFIFO_TOTAL_SIZE_ERROR_INT>,
			<IPP_INT1_CTX2_CINFIFO_LINES_ERROR_INT>,
			<IPP_INT1_CTX2_CINFIFO_COLUMNS_ERROR_INT>,
			<IPP_INT1_CTX2_CINFIFO_STREAM_OVERFLOW_SIG>,
			<IPP_INT1_CTX2_FRAME_START_BEFORE_FRAME_END_CORRUPTED>;
	};

	ipp_ctx0_int2: ipp-event-info@3 {
		irq-reg-space = "ipp0";
		irq-src-reg = <0x0 0x21c>;
		irq-reset-reg = <0x0 0x220>;
		irq-mask-reg = <0x0 0x218>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_CDAF_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_COUTFIFO_FRAME_OUT_START_INFO>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_CINFIFO_FRAME_IN_END_INFO>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_CINFIFO_FRAME_IN_START_INFO>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_THSTAT_STATISTICS_DONE>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_FRO_GROUP2>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_FRO_GROUP4>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX0_FRO_GROUP5>;
		int-reg-bits =
			<IPP_INT2_CTX0_CDAF_INT>,
			<IPP_INT2_CTX0_COUTFIFO_FRAME_OUT_START_INFO>,
			<IPP_INT2_CTX0_CINFIFO_FRAME_IN_END_INFO>,
			<IPP_INT2_CTX0_CINFIFO_FRAME_IN_START_INFO>,
			<IPP_INT2_CTX0_THSTAT_STATISTICS_DONE>,
			<IPP_INT2_CTX0_FRO_GROUP2>,
			<IPP_INT2_CTX0_FRO_GROUP4>,
			<IPP_INT2_CTX0_FRO_GROUP5>;
	};

	ipp_ctx1_int2: ipp-event-info@4 {
		irq-reg-space = "ipp1";
		irq-src-reg = <0x0 0x21c>;
		irq-reset-reg = <0x0 0x220>;
		irq-mask-reg = <0x0 0x218>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_CDAF_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_COUTFIFO_FRAME_OUT_START_INFO>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_CINFIFO_FRAME_IN_END_INFO>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_CINFIFO_FRAME_IN_START_INFO>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_THSTAT_STATISTICS_DONE>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_FRO_GROUP2>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_FRO_GROUP4>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX1_FRO_GROUP5>;
		int-reg-bits =
			<IPP_INT2_CTX1_CDAF_INT>,
			<IPP_INT2_CTX1_COUTFIFO_FRAME_OUT_START_INFO>,
			<IPP_INT2_CTX1_CINFIFO_FRAME_IN_END_INFO>,
			<IPP_INT2_CTX1_CINFIFO_FRAME_IN_START_INFO>,
			<IPP_INT2_CTX1_THSTAT_STATISTICS_DONE>,
			<IPP_INT2_CTX1_FRO_GROUP2>,
			<IPP_INT2_CTX1_FRO_GROUP4>,
			<IPP_INT2_CTX1_FRO_GROUP5>;
	};

	ipp_ctx2_int2: ipp-event-info@5 {
		irq-reg-space = "ipp2";
		irq-src-reg = <0x0 0x21c>;
		irq-reset-reg = <0x0 0x220>;
		irq-mask-reg = <0x0 0x218>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_CDAF_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_COUTFIFO_FRAME_OUT_START_INFO>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_CINFIFO_FRAME_IN_END_INFO>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_CINFIFO_FRAME_IN_START_INFO>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_THSTAT_STATISTICS_DONE>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_FRO_GROUP2>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_FRO_GROUP4>,
			<LWIS_PLATFORM_EVENT_ID_IPP_CTX2_FRO_GROUP5>;
		int-reg-bits =
			<IPP_INT2_CTX2_CDAF_INT>,
			<IPP_INT2_CTX2_COUTFIFO_FRAME_OUT_START_INFO>,
			<IPP_INT2_CTX2_CINFIFO_FRAME_IN_END_INFO>,
			<IPP_INT2_CTX2_CINFIFO_FRAME_IN_START_INFO>,
			<IPP_INT2_CTX2_THSTAT_STATISTICS_DONE>,
			<IPP_INT2_CTX2_FRO_GROUP2>,
			<IPP_INT2_CTX2_FRO_GROUP4>,
			<IPP_INT2_CTX2_FRO_GROUP5>;
	};

	ipp_fro_ctx0_int0: ipp_fro-event-info@6 {
		irq-reg-space = "ipp0";
		irq-src-reg = <0x0 0x3dd0>;
		irq-reset-reg = <0x0 0x3dc4>;
		irq-mask-reg = <0x0 0x208>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_FRAME_START>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_FRAME_END_INTERRUPT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_FRAME_INT_ON_ROW_COL_INFO>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_IRQ_CORRUPTED>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_COREX_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_P_SLVERR>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_PRE_FRAME_END_INTERRUPT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_COUTFIFO_DATA_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_COUTFIFO_FRAME_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_STRP_OUT_DMA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_BDS_DATA_OUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_ZSL_OUT_DMA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_BCROP1_DATA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_BCROP0_DATA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_RGBYHIST2DMA_DONE>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_RGBYHIST_DATA_OUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_THSTAT_DATA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_GP_DATA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_CINFIFO_DATA_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_CINFIFO_FRAME_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_COREX_END_INT0>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_COREX_END_INT1>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_COUTFIFO_SIZE_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_COUTFIFO_LINE_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_COUTFIFO_COL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_COUTFIFO_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_CINFIFO_TOTAL_SIZE_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_CINFIFO_LINES_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_CINFIFO_COLUMNS_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_CINFIFO_STREAM_OVERFLOW_SIG>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_FRM_START_BEFORE_END_CORRUPTED>;
		int-reg-bits =
			<IPP_FRO_INT0_CTX0_FRAME_START>,
			<IPP_FRO_INT0_CTX0_FRAME_END_INTERRUPT>,
			<IPP_FRO_INT0_CTX0_FRAME_INT_ON_ROW_COL_INFO>,
			<IPP_FRO_INT0_CTX0_IRQ_CORRUPTED>,
			<IPP_FRO_INT0_CTX0_COREX_ERROR_INT>,
			<IPP_FRO_INT0_CTX0_P_SLVERR>,
			<IPP_FRO_INT0_CTX0_PRE_FRAME_END_INTERRUPT>,
			<IPP_FRO_INT0_CTX0_COUTFIFO_DATA_OUT_END_INT>,
			<IPP_FRO_INT0_CTX0_COUTFIFO_FRAME_OUT_END_INT>,
			<IPP_FRO_INT0_CTX0_STRP_OUT_DMA_IN_LAST>,
			<IPP_FRO_INT0_CTX0_BDS_DATA_OUT_LAST>,
			<IPP_FRO_INT0_CTX0_ZSL_OUT_DMA_IN_LAST>,
			<IPP_FRO_INT0_CTX0_BCROP1_DATA_IN_LAST>,
			<IPP_FRO_INT0_CTX0_BCROP0_DATA_IN_LAST>,
			<IPP_FRO_INT0_CTX0_RGBYHIST2DMA_DONE>,
			<IPP_FRO_INT0_CTX0_RGBYHIST_DATA_OUT_LAST>,
			<IPP_FRO_INT0_CTX0_THSTAT_DATA_IN_LAST>,
			<IPP_FRO_INT0_CTX0_GP_DATA_IN_LAST>,
			<IPP_FRO_INT0_CTX0_CINFIFO_DATA_OUT_END_INT>,
			<IPP_FRO_INT0_CTX0_CINFIFO_FRAME_OUT_END_INT>,
			<IPP_FRO_INT0_CTX0_COREX_END_INT0>,
			<IPP_FRO_INT0_CTX0_COREX_END_INT1>,
			<IPP_FRO_INT0_CTX0_COUTFIFO_SIZE_ERROR>,
			<IPP_FRO_INT0_CTX0_COUTFIFO_LINE_ERROR>,
			<IPP_FRO_INT0_CTX0_COUTFIFO_COL_ERROR>,
			<IPP_FRO_INT0_CTX0_COUTFIFO_OVERFLOW_ERROR>,
			<IPP_FRO_INT0_CTX0_CINFIFO_TOTAL_SIZE_ERROR_INT>,
			<IPP_FRO_INT0_CTX0_CINFIFO_LINES_ERROR_INT>,
			<IPP_FRO_INT0_CTX0_CINFIFO_COLUMNS_ERROR_INT>,
			<IPP_FRO_INT0_CTX0_CINFIFO_STREAM_OVERFLOW_SIG>,
			<IPP_FRO_INT0_CTX0_FRAME_START_BEFORE_FRAME_END_CORRUPTED>;
	};

	ipp_fro_ctx1_int0: ipp_fro-event-info@7 {
		irq-reg-space = "ipp1";
		irq-src-reg = <0x0 0x3dd0>;
		irq-reset-reg = <0x0 0x3dc4>;
		irq-mask-reg = <0x0 0x208>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_FRAME_START>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_FRAME_END_INTERRUPT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_FRAME_INT_ON_ROW_COL_INFO>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_IRQ_CORRUPTED>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_COREX_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_P_SLVERR>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_PRE_FRAME_END_INTERRUPT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_COUTFIFO_DATA_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_COUTFIFO_FRAME_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_STRP_OUT_DMA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_BDS_DATA_OUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_ZSL_OUT_DMA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_BCROP1_DATA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_BCROP0_DATA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_RGBYHIST2DMA_DONE>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_RGBYHIST_DATA_OUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_THSTAT_DATA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_GP_DATA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_CINFIFO_DATA_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_CINFIFO_FRAME_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_COREX_END_INT0>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_COREX_END_INT1>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_COUTFIFO_SIZE_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_COUTFIFO_LINE_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_COUTFIFO_COL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_COUTFIFO_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_CINFIFO_TOTAL_SIZE_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_CINFIFO_LINES_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_CINFIFO_COLUMNS_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_CINFIFO_STREAM_OVERFLOW_SIG>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_FRM_START_BEFORE_END_CORRUPTED>;
		int-reg-bits =
			<IPP_FRO_INT0_CTX1_FRAME_START>,
			<IPP_FRO_INT0_CTX1_FRAME_END_INTERRUPT>,
			<IPP_FRO_INT0_CTX1_FRAME_INT_ON_ROW_COL_INFO>,
			<IPP_FRO_INT0_CTX1_IRQ_CORRUPTED>,
			<IPP_FRO_INT0_CTX1_COREX_ERROR_INT>,
			<IPP_FRO_INT0_CTX1_P_SLVERR>,
			<IPP_FRO_INT0_CTX1_PRE_FRAME_END_INTERRUPT>,
			<IPP_FRO_INT0_CTX1_COUTFIFO_DATA_OUT_END_INT>,
			<IPP_FRO_INT0_CTX1_COUTFIFO_FRAME_OUT_END_INT>,
			<IPP_FRO_INT0_CTX1_STRP_OUT_DMA_IN_LAST>,
			<IPP_FRO_INT0_CTX1_BDS_DATA_OUT_LAST>,
			<IPP_FRO_INT0_CTX1_ZSL_OUT_DMA_IN_LAST>,
			<IPP_FRO_INT0_CTX1_BCROP1_DATA_IN_LAST>,
			<IPP_FRO_INT0_CTX1_BCROP0_DATA_IN_LAST>,
			<IPP_FRO_INT0_CTX1_RGBYHIST2DMA_DONE>,
			<IPP_FRO_INT0_CTX1_RGBYHIST_DATA_OUT_LAST>,
			<IPP_FRO_INT0_CTX1_THSTAT_DATA_IN_LAST>,
			<IPP_FRO_INT0_CTX1_GP_DATA_IN_LAST>,
			<IPP_FRO_INT0_CTX1_CINFIFO_DATA_OUT_END_INT>,
			<IPP_FRO_INT0_CTX1_CINFIFO_FRAME_OUT_END_INT>,
			<IPP_FRO_INT0_CTX1_COREX_END_INT0>,
			<IPP_FRO_INT0_CTX1_COREX_END_INT1>,
			<IPP_FRO_INT0_CTX1_COUTFIFO_SIZE_ERROR>,
			<IPP_FRO_INT0_CTX1_COUTFIFO_LINE_ERROR>,
			<IPP_FRO_INT0_CTX1_COUTFIFO_COL_ERROR>,
			<IPP_FRO_INT0_CTX1_COUTFIFO_OVERFLOW_ERROR>,
			<IPP_FRO_INT0_CTX1_CINFIFO_TOTAL_SIZE_ERROR_INT>,
			<IPP_FRO_INT0_CTX1_CINFIFO_LINES_ERROR_INT>,
			<IPP_FRO_INT0_CTX1_CINFIFO_COLUMNS_ERROR_INT>,
			<IPP_FRO_INT0_CTX1_CINFIFO_STREAM_OVERFLOW_SIG>,
			<IPP_FRO_INT0_CTX1_FRAME_START_BEFORE_FRAME_END_CORRUPTED>;
	};

	ipp_fro_ctx2_int0: ipp_fro-event-info@8 {
		irq-reg-space = "ipp2";
		irq-src-reg = <0x0 0x3dd0>;
		irq-reset-reg = <0x0 0x3dc4>;
		irq-mask-reg = <0x0 0x208>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_FRAME_START>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_FRAME_END_INTERRUPT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_FRAME_INT_ON_ROW_COL_INFO>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_IRQ_CORRUPTED>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_COREX_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_P_SLVERR>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_PRE_FRAME_END_INTERRUPT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_COUTFIFO_DATA_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_COUTFIFO_FRAME_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_STRP_OUT_DMA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_BDS_DATA_OUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_ZSL_OUT_DMA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_BCROP1_DATA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_BCROP0_DATA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_RGBYHIST2DMA_DONE>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_RGBYHIST_DATA_OUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_THSTAT_DATA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_GP_DATA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_CINFIFO_DATA_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_CINFIFO_FRAME_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_COREX_END_INT0>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_COREX_END_INT1>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_COUTFIFO_SIZE_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_COUTFIFO_LINE_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_COUTFIFO_COL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_COUTFIFO_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_CINFIFO_TOTAL_SIZE_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_CINFIFO_LINES_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_CINFIFO_COLUMNS_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_CINFIFO_STREAM_OVERFLOW_SIG>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_FRM_START_BEFORE_END_CORRUPTED>;
		int-reg-bits =
			<IPP_FRO_INT0_CTX2_FRAME_START>,
			<IPP_FRO_INT0_CTX2_FRAME_END_INTERRUPT>,
			<IPP_FRO_INT0_CTX2_FRAME_INT_ON_ROW_COL_INFO>,
			<IPP_FRO_INT0_CTX2_IRQ_CORRUPTED>,
			<IPP_FRO_INT0_CTX2_COREX_ERROR_INT>,
			<IPP_FRO_INT0_CTX2_P_SLVERR>,
			<IPP_FRO_INT0_CTX2_PRE_FRAME_END_INTERRUPT>,
			<IPP_FRO_INT0_CTX2_COUTFIFO_DATA_OUT_END_INT>,
			<IPP_FRO_INT0_CTX2_COUTFIFO_FRAME_OUT_END_INT>,
			<IPP_FRO_INT0_CTX2_STRP_OUT_DMA_IN_LAST>,
			<IPP_FRO_INT0_CTX2_BDS_DATA_OUT_LAST>,
			<IPP_FRO_INT0_CTX2_ZSL_OUT_DMA_IN_LAST>,
			<IPP_FRO_INT0_CTX2_BCROP1_DATA_IN_LAST>,
			<IPP_FRO_INT0_CTX2_BCROP0_DATA_IN_LAST>,
			<IPP_FRO_INT0_CTX2_RGBYHIST2DMA_DONE>,
			<IPP_FRO_INT0_CTX2_RGBYHIST_DATA_OUT_LAST>,
			<IPP_FRO_INT0_CTX2_THSTAT_DATA_IN_LAST>,
			<IPP_FRO_INT0_CTX2_GP_DATA_IN_LAST>,
			<IPP_FRO_INT0_CTX2_CINFIFO_DATA_OUT_END_INT>,
			<IPP_FRO_INT0_CTX2_CINFIFO_FRAME_OUT_END_INT>,
			<IPP_FRO_INT0_CTX2_COREX_END_INT0>,
			<IPP_FRO_INT0_CTX2_COREX_END_INT1>,
			<IPP_FRO_INT0_CTX2_COUTFIFO_SIZE_ERROR>,
			<IPP_FRO_INT0_CTX2_COUTFIFO_LINE_ERROR>,
			<IPP_FRO_INT0_CTX2_COUTFIFO_COL_ERROR>,
			<IPP_FRO_INT0_CTX2_COUTFIFO_OVERFLOW_ERROR>,
			<IPP_FRO_INT0_CTX2_CINFIFO_TOTAL_SIZE_ERROR_INT>,
			<IPP_FRO_INT0_CTX2_CINFIFO_LINES_ERROR_INT>,
			<IPP_FRO_INT0_CTX2_CINFIFO_COLUMNS_ERROR_INT>,
			<IPP_FRO_INT0_CTX2_CINFIFO_STREAM_OVERFLOW_SIG>,
			<IPP_FRO_INT0_CTX2_FRAME_START_BEFORE_FRAME_END_CORRUPTED>;
	};

	ipp_fro_ctx0_int1: ipp_fro-event-info@9 {
		irq-reg-space = "ipp0";
		irq-src-reg = <0x0 0x3dd4>;
		irq-reset-reg = <0x0 0x3dc8>;
		irq-mask-reg = <0x0 0x218>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_CDAF_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_COUTFIFO_FRAME_OUT_START_INFO>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_CINFIFO_FRAME_IN_END_INFO>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_CINFIFO_FRAME_IN_START_INFO>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_THSTAT_STATISTICS_DONE>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_FRO_GROUP2_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_FRO_GROUP4_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX0_FRO_GROUP5_INT>;
		int-reg-bits =
			<IPP_FRO_INT1_CTX0_CDAF_INT>,
			<IPP_FRO_INT1_CTX0_COUTFIFO_FRAME_OUT_START_INFO>,
			<IPP_FRO_INT1_CTX0_CINFIFO_FRAME_IN_END_INFO>,
			<IPP_FRO_INT1_CTX0_CINFIFO_FRAME_IN_START_INFO>,
			<IPP_FRO_INT1_CTX0_THSTAT_STATISTICS_DONE>,
			<IPP_FRO_INT1_CTX0_FRO_GROUP2_INT>,
			<IPP_FRO_INT1_CTX0_FRO_GROUP4_INT>,
			<IPP_FRO_INT1_CTX0_FRO_GROUP5_INT>;
	};

	ipp_fro_ctx1_int1: ipp_fro-event-info@10 {
		irq-reg-space = "ipp1";
		irq-src-reg = <0x0 0x3dd4>;
		irq-reset-reg = <0x0 0x3dc8>;
		irq-mask-reg = <0x0 0x218>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_CDAF_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_COUTFIFO_FRAME_OUT_START_INFO>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_CINFIFO_FRAME_IN_END_INFO>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_CINFIFO_FRAME_IN_START_INFO>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_THSTAT_STATISTICS_DONE>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_FRO_GROUP2_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_FRO_GROUP4_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX1_FRO_GROUP5_INT>;
		int-reg-bits =
			<IPP_FRO_INT1_CTX1_CDAF_INT>,
			<IPP_FRO_INT1_CTX1_COUTFIFO_FRAME_OUT_START_INFO>,
			<IPP_FRO_INT1_CTX1_CINFIFO_FRAME_IN_END_INFO>,
			<IPP_FRO_INT1_CTX1_CINFIFO_FRAME_IN_START_INFO>,
			<IPP_FRO_INT1_CTX1_THSTAT_STATISTICS_DONE>,
			<IPP_FRO_INT1_CTX1_FRO_GROUP2_INT>,
			<IPP_FRO_INT1_CTX1_FRO_GROUP4_INT>,
			<IPP_FRO_INT1_CTX1_FRO_GROUP5_INT>;
	};

	ipp_fro_ctx2_int1: ipp_fro-event-info@11 {
		irq-reg-space = "ipp2";
		irq-src-reg = <0x0 0x3dd4>;
		irq-reset-reg = <0x0 0x3dc8>;
		irq-mask-reg = <0x0 0x218>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_CDAF_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_COUTFIFO_FRAME_OUT_START_INFO>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_CINFIFO_FRAME_IN_END_INFO>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_CINFIFO_FRAME_IN_START_INFO>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_THSTAT_STATISTICS_DONE>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_FRO_GROUP2_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_FRO_GROUP4_INT>,
			<LWIS_PLATFORM_EVENT_ID_IPP_FRO_CTX2_FRO_GROUP5_INT>;
		int-reg-bits =
			<IPP_FRO_INT1_CTX2_CDAF_INT>,
			<IPP_FRO_INT1_CTX2_COUTFIFO_FRAME_OUT_START_INFO>,
			<IPP_FRO_INT1_CTX2_CINFIFO_FRAME_IN_END_INFO>,
			<IPP_FRO_INT1_CTX2_CINFIFO_FRAME_IN_START_INFO>,
			<IPP_FRO_INT1_CTX2_THSTAT_STATISTICS_DONE>,
			<IPP_FRO_INT1_CTX2_FRO_GROUP2_INT>,
			<IPP_FRO_INT1_CTX2_FRO_GROUP4_INT>,
			<IPP_FRO_INT1_CTX2_FRO_GROUP5_INT>;
	};

	/*
	 * ITP Interrupt Event Definitions
	 */
	itp_itp_int0: itp-event-info@0 {
		irq-reg-space = "itp";
		irq-src-reg = <0x0 0x808>;
		irq-reset-reg = <0x0 0x80c>;
		irq-mask-reg = <0x0 0x804>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_ITP_FRAME_START>,
			<LWIS_PLATFORM_EVENT_ID_ITP_FRAME_END>,
			<LWIS_PLATFORM_EVENT_ID_ITP_CMDQ_HOLD>,
			<LWIS_PLATFORM_EVENT_ID_ITP_SETTING_DONE>,
			<LWIS_PLATFORM_EVENT_ID_ITP_C_LOADER_END>,
			<LWIS_PLATFORM_EVENT_ID_ITP_COREX_END0>,
			<LWIS_PLATFORM_EVENT_ID_ITP_COREX_END1>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ROW_COL>,
			<LWIS_PLATFORM_EVENT_ID_ITP_FREEZE_ON_ROW_COL>,
			<LWIS_PLATFORM_EVENT_ID_ITP_TRANS_STOP_DONE>,
			<LWIS_PLATFORM_EVENT_ID_ITP_CMDQ_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_C_LOADER_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_COREX_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_CINFIFO0_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_CINFIFO0_OVERLAP_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_CINFIFO0_PIXEL_CNT_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_CINFIFO0_INPUT_PROTOCOL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_CINFIFO1_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_CINFIFO1_OVERLAP_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_CINFIFO1_PIXEL_CNT_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_CINFIFO1_INPUT_PROTOCOL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_COUTFIFO0_PIXEL_CNT_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_COUTFIFO0_INPUT_PROTOCOL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_COUTFIFO0_OVERFLOW_ERROR>;
		int-reg-bits =
			<ITP_ITP_INT0_FRAME_START>,
			<ITP_ITP_INT0_FRAME_END>,
			<ITP_ITP_INT0_CMDQ_HOLD>,
			<ITP_ITP_INT0_SETTING_DONE>,
			<ITP_ITP_INT0_C_LOADER_END>,
			<ITP_ITP_INT0_COREX_END0>,
			<ITP_ITP_INT0_COREX_END1>,
			<ITP_ITP_INT0_ROW_COL>,
			<ITP_ITP_INT0_FREEZE_ON_ROW_COL>,
			<ITP_ITP_INT0_TRANS_STOP_DONE>,
			<ITP_ITP_INT0_CMDQ_ERROR>,
			<ITP_ITP_INT0_C_LOADER_ERROR>,
			<ITP_ITP_INT0_COREX_ERROR>,
			<ITP_ITP_INT0_CINFIFO0_OVERFLOW_ERROR>,
			<ITP_ITP_INT0_CINFIFO0_OVERLAP_ERROR>,
			<ITP_ITP_INT0_CINFIFO0_PIXEL_CNT_ERROR>,
			<ITP_ITP_INT0_CINFIFO0_INPUT_PROTOCOL_ERROR>,
			<ITP_ITP_INT0_CINFIFO1_OVERFLOW_ERROR>,
			<ITP_ITP_INT0_CINFIFO1_OVERLAP_ERROR>,
			<ITP_ITP_INT0_CINFIFO1_PIXEL_CNT_ERROR>,
			<ITP_ITP_INT0_CINFIFO1_INPUT_PROTOCOL_ERROR>,
			<ITP_ITP_INT0_COUTFIFO0_PIXEL_CNT_ERROR>,
			<ITP_ITP_INT0_COUTFIFO0_INPUT_PROTOCOL_ERROR>,
			<ITP_ITP_INT0_COUTFIFO0_OVERFLOW_ERROR>;
	};

	itp_itp_cmdq_int: itp-event-info@1 {
		irq-reg-space = "itp";
		irq-src-reg = <0x0 0x4f8>;
		irq-reset-reg = <0x0 0x4fc>;
		irq-mask-reg = <0x0 0x4f4>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_ITP_STOP_CRPT_OFF_CMDQ_EN>,
			<LWIS_PLATFORM_EVENT_ID_ITP_PRELOAD_FLUSH>,
			<LWIS_PLATFORM_EVENT_ID_ITP_QUE0_OVERFLOW>;
		int-reg-bits =
			<ITP_ITP_CMDQ_INT_STOP_CRPT_OFF_CMDQ_EN>,
			<ITP_ITP_CMDQ_INT_PRELOAD_FLUSH>,
			<ITP_ITP_CMDQ_INT_QUE0_OVERFLOW>;
	};

	itp_dns_int0: itp-event-info@2 {
		irq-reg-space = "dns";
		irq-src-reg = <0x0 0x808>;
		irq-reset-reg = <0x0 0x80c>;
		irq-mask-reg = <0x0 0x804>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS0_FRAME_START>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS0_FRAME_END>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS0_CMDQ_HOLD>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS0_SETTING_DONE>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS0_C_LOADER_END>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS0_COREX_END0>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS0_COREX_END1>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS0_ROW_COL>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS0_FREEZE_ON_ROW_COL>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS0_TRANS_STOP_DONE>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS0_CMDQ_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS0_C_LOADER_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS0_COREX_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS0_CINFIFO0_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS0_CINFIFO0_OVERLAP_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS0_CINFIFO0_PIXEL_CNT_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS0_CINFIFO0_INPUT_PROTOCOL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS0_COUTFIFO0_PIXEL_CNT_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS0_COUTFIFO0_INPUT_PROTOCOL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS0_COUTFIFO0_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS0_COUTFIFO1_PIXEL_CNT_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS0_COUTFIFO1_INPUT_PROTOCOL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS0_COUTFIFO1_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS0_VOTF_GLOBAL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS0_VOTF_LOST_CONNECTION>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS0_OTF_SEQ_ID_ERROR>;
		int-reg-bits =
			<ITP_DNS_INT0_DNS0_FRAME_START>,
			<ITP_DNS_INT0_DNS0_FRAME_END>,
			<ITP_DNS_INT0_DNS0_CMDQ_HOLD>,
			<ITP_DNS_INT0_DNS0_SETTING_DONE>,
			<ITP_DNS_INT0_DNS0_C_LOADER_END>,
			<ITP_DNS_INT0_DNS0_COREX_END0>,
			<ITP_DNS_INT0_DNS0_COREX_END1>,
			<ITP_DNS_INT0_DNS0_ROW_COL>,
			<ITP_DNS_INT0_DNS0_FREEZE_ON_ROW_COL>,
			<ITP_DNS_INT0_DNS0_TRANS_STOP_DONE>,
			<ITP_DNS_INT0_DNS0_CMDQ_ERROR>,
			<ITP_DNS_INT0_DNS0_C_LOADER_ERROR>,
			<ITP_DNS_INT0_DNS0_COREX_ERROR>,
			<ITP_DNS_INT0_DNS0_CINFIFO0_OVERFLOW_ERROR>,
			<ITP_DNS_INT0_DNS0_CINFIFO0_OVERLAP_ERROR>,
			<ITP_DNS_INT0_DNS0_CINFIFO0_PIXEL_CNT_ERROR>,
			<ITP_DNS_INT0_DNS0_CINFIFO0_INPUT_PROTOCOL_ERROR>,
			<ITP_DNS_INT0_DNS0_COUTFIFO0_PIXEL_CNT_ERROR>,
			<ITP_DNS_INT0_DNS0_COUTFIFO0_INPUT_PROTOCOL_ERROR>,
			<ITP_DNS_INT0_DNS0_COUTFIFO0_OVERFLOW_ERROR>,
			<ITP_DNS_INT0_DNS0_COUTFIFO1_PIXEL_CNT_ERROR>,
			<ITP_DNS_INT0_DNS0_COUTFIFO1_INPUT_PROTOCOL_ERROR>,
			<ITP_DNS_INT0_DNS0_COUTFIFO1_OVERFLOW_ERROR>,
			<ITP_DNS_INT0_DNS0_VOTF_GLOBAL_ERROR>,
			<ITP_DNS_INT0_DNS0_VOTF_LOST_CONNECTION>,
			<ITP_DNS_INT0_DNS0_OTF_SEQ_ID_ERROR>;
	};

	itp_dns_int1: itp-event-info@3 {
		irq-reg-space = "dns";
		irq-src-reg = <0x0 0x818>;
		irq-reset-reg = <0x0 0x81c>;
		irq-mask-reg = <0x0 0x814>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS1_SBWC_ERR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS1_VOTF_SLOW_RING>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS1_VOTF_LOST_CONNECTION>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS1_VOTF_LOST_FLUSH>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS1_COUTFIFO2_PIXEL_CNT_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS1_COUTFIFO2_INPUT_PROTOCOL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS1_COUTFIFO2_OVERFLOW_ERROR>;
		int-reg-bits =
			<ITP_DNS_INT1_DNS1_SBWC_ERR>,
			<ITP_DNS_INT1_DNS1_VOTF_SLOW_RING>,
			<ITP_DNS_INT1_DNS1_VOTF_LOST_CONNECTION>,
			<ITP_DNS_INT1_DNS1_VOTF_LOST_FLUSH>,
			<ITP_DNS_INT1_DNS1_COUTFIFO2_PIXEL_CNT_ERROR>,
			<ITP_DNS_INT1_DNS1_COUTFIFO2_INPUT_PROTOCOL_ERROR>,
			<ITP_DNS_INT1_DNS1_COUTFIFO2_OVERFLOW_ERROR>;
	};

	itp_dns_cmdq_int: itp-event-info@4 {
		irq-reg-space = "dns";
		irq-src-reg = <0x0 0x4f8>;
		irq-reset-reg = <0x0 0x4fc>;
		irq-mask-reg = <0x0 0x4f4>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS_STOP_CRPT_OFF_CMDQ_EN>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS_PRELOAD_FLUSH>,
			<LWIS_PLATFORM_EVENT_ID_ITP_DNS_QUE0_OVERFLOW>;
		int-reg-bits =
			<ITP_DNS_CMDQ_INT_DNS_STOP_CRPT_OFF_CMDQ_EN>,
			<ITP_DNS_CMDQ_INT_DNS_PRELOAD_FLUSH>,
			<ITP_DNS_CMDQ_INT_DNS_QUE0_OVERFLOW>;
	};

	itp_itsc_int0: itp-event-info@5 {
		irq-reg-space = "itsc";
		irq-src-reg = <0x0 0x808>;
		irq-reset-reg = <0x0 0x80c>;
		irq-mask-reg = <0x0 0x804>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC0_FRAME_START>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC0_FRAME_END>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC0_CMDQ_HOLD>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC0_SETTING_DONE>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC0_C_LOADER_END>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC0_COREX_END0>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC0_COREX_END1>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC0_ROW_COL>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC0_FREEZE_ON_ROW_COL>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC0_TRANS_STOP_DONE>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC0_CMDQ_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC0_C_LOADER_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC0_COREX_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC0_CINFIFO0_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC0_CINFIFO0_OVERLAP_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC0_CINFIFO0_PIXEL_CNT_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC0_CINFIFO0_INPUT_PROTOCOL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC0_CINFIFO1_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC0_CINFIFO1_OVERLAP_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC0_CINFIFO1_PIXEL_CNT_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC0_CINFIFO1_INPUT_PROTOCOL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC0_COUTFIFO0_PIXEL_CNT_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC0_COUTFIFO0_INPUT_PROTOCOL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC0_COUTFIFO0_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC0_COUTFIFO1_PIXEL_CNT_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC0_COUTFIFO1_INPUT_PROTOCOL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC0_COUTFIFO1_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC0_VOTF_GLOBAL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC0_VOTF_LOST_CONNECTION>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC0_OTF_SEQ_ID_ERROR>;
		int-reg-bits =
			<ITP_ITSC_INT0_ITSC0_FRAME_START>,
			<ITP_ITSC_INT0_ITSC0_FRAME_END>,
			<ITP_ITSC_INT0_ITSC0_CMDQ_HOLD>,
			<ITP_ITSC_INT0_ITSC0_SETTING_DONE>,
			<ITP_ITSC_INT0_ITSC0_C_LOADER_END>,
			<ITP_ITSC_INT0_ITSC0_COREX_END0>,
			<ITP_ITSC_INT0_ITSC0_COREX_END1>,
			<ITP_ITSC_INT0_ITSC0_ROW_COL>,
			<ITP_ITSC_INT0_ITSC0_FREEZE_ON_ROW_COL>,
			<ITP_ITSC_INT0_ITSC0_TRANS_STOP_DONE>,
			<ITP_ITSC_INT0_ITSC0_CMDQ_ERROR>,
			<ITP_ITSC_INT0_ITSC0_C_LOADER_ERROR>,
			<ITP_ITSC_INT0_ITSC0_COREX_ERROR>,
			<ITP_ITSC_INT0_ITSC0_CINFIFO0_OVERFLOW_ERROR>,
			<ITP_ITSC_INT0_ITSC0_CINFIFO0_OVERLAP_ERROR>,
			<ITP_ITSC_INT0_ITSC0_CINFIFO0_PIXEL_CNT_ERROR>,
			<ITP_ITSC_INT0_ITSC0_CINFIFO0_INPUT_PROTOCOL_ERROR>,
			<ITP_ITSC_INT0_ITSC0_CINFIFO1_OVERFLOW_ERROR>,
			<ITP_ITSC_INT0_ITSC0_CINFIFO1_OVERLAP_ERROR>,
			<ITP_ITSC_INT0_ITSC0_CINFIFO1_PIXEL_CNT_ERROR>,
			<ITP_ITSC_INT0_ITSC0_CINFIFO1_INPUT_PROTOCOL_ERROR>,
			<ITP_ITSC_INT0_ITSC0_COUTFIFO0_PIXEL_CNT_ERROR>,
			<ITP_ITSC_INT0_ITSC0_COUTFIFO0_INPUT_PROTOCOL_ERROR>,
			<ITP_ITSC_INT0_ITSC0_COUTFIFO0_OVERFLOW_ERROR>,
			<ITP_ITSC_INT0_ITSC0_COUTFIFO1_PIXEL_CNT_ERROR>,
			<ITP_ITSC_INT0_ITSC0_COUTFIFO1_INPUT_PROTOCOL_ERROR>,
			<ITP_ITSC_INT0_ITSC0_COUTFIFO1_OVERFLOW_ERROR>,
			<ITP_ITSC_INT0_ITSC0_VOTF_GLOBAL_ERROR>,
			<ITP_ITSC_INT0_ITSC0_VOTF_LOST_CONNECTION>,
			<ITP_ITSC_INT0_ITSC0_OTF_SEQ_ID_ERROR>;
	};

	itp_itsc_int1: itp-event-info@6 {
		irq-reg-space = "itsc";
		irq-src-reg = <0x0 0x818>;
		irq-reset-reg = <0x0 0x81c>;
		irq-mask-reg = <0x0 0x814>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC1_VOTF_LOST_FLUSH>;
		int-reg-bits =
			<ITP_ITSC_INT1_ITSC1_VOTF_LOST_FLUSH>;
	};

	itp_itsc_cmdq_int: itp-event-info@7 {
		irq-reg-space = "itsc";
		irq-src-reg = <0x0 0x4f8>;
		irq-reset-reg = <0x0 0x4fc>;
		irq-mask-reg = <0x0 0x4f4>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC_STOP_CRPT_OFF_CMDQ_EN>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC_PRELOAD_FLUSH>,
			<LWIS_PLATFORM_EVENT_ID_ITP_ITSC_QUE0_OVERFLOW>;
		int-reg-bits =
			<ITP_ITSC_CMDQ_INT_ITSC_STOP_CRPT_OFF_CMDQ_EN>,
			<ITP_ITSC_CMDQ_INT_ITSC_PRELOAD_FLUSH>,
			<ITP_ITSC_CMDQ_INT_ITSC_QUE0_OVERFLOW>;
	};

	/*
	 * MCSC Interrupt Event Definitions
	 */
	mcsc_int0: mcsc-event-info@0 {
		irq-reg-space = "mcsc";
		irq-src-reg = <0x0 0x808>;
		irq-reset-reg = <0x0 0x80c>;
		irq-mask-reg = <0x0 0x804>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_MCSC_FRAME_START>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_FRAME_END>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_CMDQ_HOLD>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_SETTING_DONE>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_C_LOADER_END>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_COREX_END0>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_COREX_END1>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_ROW_COL>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_FREEZE_ON_ROW_COL>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_TRANS_STOP_DONE>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_CMDQ_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_C_LOADER_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_COREX_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_CINFIFO0_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_CINFIFO0_OVERLAP_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_CINFIFO0_PIXEL_CNT_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_CINFIFO0_INPUT_PROTOCOL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_CINFIFO1_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_CINFIFO1_OVERLAP_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_CINFIFO1_PIXEL_CNT_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_CINFIFO1_INPUT_PROTOCOL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_COUTFIFO0_PIXEL_CNT_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_COUTFIFO0_INPUT_PROTOCOL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_COUTFIFO0_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_COUTFIFO1_PIXEL_CNT_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_COUTFIFO1_INPUT_PROTOCOL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_COUTFIFO1_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_VOTF_GLOBAL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_VOTF_LOST_CONNECTION>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_OTF_SEQ_ID_ERROR>;
		int-reg-bits =
			<MCSC_INT0_FRAME_START>,
			<MCSC_INT0_FRAME_END>,
			<MCSC_INT0_CMDQ_HOLD>,
			<MCSC_INT0_SETTING_DONE>,
			<MCSC_INT0_C_LOADER_END>,
			<MCSC_INT0_COREX_END0>,
			<MCSC_INT0_COREX_END1>,
			<MCSC_INT0_ROW_COL>,
			<MCSC_INT0_FREEZE_ON_ROW_COL>,
			<MCSC_INT0_TRANS_STOP_DONE>,
			<MCSC_INT0_CMDQ_ERROR>,
			<MCSC_INT0_C_LOADER_ERROR>,
			<MCSC_INT0_COREX_ERROR>,
			<MCSC_INT0_CINFIFO0_OVERFLOW_ERROR>,
			<MCSC_INT0_CINFIFO0_OVERLAP_ERROR>,
			<MCSC_INT0_CINFIFO0_PIXEL_CNT_ERROR>,
			<MCSC_INT0_CINFIFO0_INPUT_PROTOCOL_ERROR>,
			<MCSC_INT0_CINFIFO1_OVERFLOW_ERROR>,
			<MCSC_INT0_CINFIFO1_OVERLAP_ERROR>,
			<MCSC_INT0_CINFIFO1_PIXEL_CNT_ERROR>,
			<MCSC_INT0_CINFIFO1_INPUT_PROTOCOL_ERROR>,
			<MCSC_INT0_COUTFIFO0_PIXEL_CNT_ERROR>,
			<MCSC_INT0_COUTFIFO0_INPUT_PROTOCOL_ERROR>,
			<MCSC_INT0_COUTFIFO0_OVERFLOW_ERROR>,
			<MCSC_INT0_COUTFIFO1_PIXEL_CNT_ERROR>,
			<MCSC_INT0_COUTFIFO1_INPUT_PROTOCOL_ERROR>,
			<MCSC_INT0_COUTFIFO1_OVERFLOW_ERROR>,
			<MCSC_INT0_VOTF_GLOBAL_ERROR>,
			<MCSC_INT0_VOTF_LOST_CONNECTION>,
			<MCSC_INT0_OTF_SEQ_ID_ERROR>;
	};

	mcsc_int1: mcsc-event-info@1 {
		irq-reg-space = "mcsc";
		irq-src-reg = <0x0 0x818>;
		irq-reset-reg = <0x0 0x81c>;
		irq-mask-reg = <0x0 0x814>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_MCSC_RDMA_M0_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_WDMA_M0_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_WDMA_M1_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_WDMA_M2_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_WDMA_M3_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_WDMA_M4_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_RDMA_VOTF_LOST_CONNECTION>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_COMP_DEC_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_DJAG_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_SC0_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_SC1_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_SC2_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_SC3_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_SC4_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_PC0_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_PC1_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_PC2_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_PC3_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_PC4_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_CONV4200_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_CONV4201_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_CONV4202_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_CONV4203_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_CONV4204_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_BCHS0_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_BCHS1_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_BCHS2_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_BCHS3_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_BCHS4_FINISH>;
		int-reg-bits =
			<MCSC_INT1_RDMA_M0_FINISH>,
			<MCSC_INT1_WDMA_M0_FINISH>,
			<MCSC_INT1_WDMA_M1_FINISH>,
			<MCSC_INT1_WDMA_M2_FINISH>,
			<MCSC_INT1_WDMA_M3_FINISH>,
			<MCSC_INT1_WDMA_M4_FINISH>,
			<MCSC_INT1_RDMA_VOTF_LOST_CONNECTION>,
			<MCSC_INT1_COMP_DEC_ERROR>,
			<MCSC_INT1_DJAG_FINISH>,
			<MCSC_INT1_SC0_FINISH>,
			<MCSC_INT1_SC1_FINISH>,
			<MCSC_INT1_SC2_FINISH>,
			<MCSC_INT1_SC3_FINISH>,
			<MCSC_INT1_SC4_FINISH>,
			<MCSC_INT1_PC0_FINISH>,
			<MCSC_INT1_PC1_FINISH>,
			<MCSC_INT1_PC2_FINISH>,
			<MCSC_INT1_PC3_FINISH>,
			<MCSC_INT1_PC4_FINISH>,
			<MCSC_INT1_CONV4200_FINISH>,
			<MCSC_INT1_CONV4201_FINISH>,
			<MCSC_INT1_CONV4202_FINISH>,
			<MCSC_INT1_CONV4203_FINISH>,
			<MCSC_INT1_CONV4204_FINISH>,
			<MCSC_INT1_BCHS0_FINISH>,
			<MCSC_INT1_BCHS1_FINISH>,
			<MCSC_INT1_BCHS2_FINISH>,
			<MCSC_INT1_BCHS3_FINISH>,
			<MCSC_INT1_BCHS4_FINISH>;
	};

	mcsc_cmdq_int: mcsc-event-info@2 {
		irq-reg-space = "mcsc";
		irq-src-reg = <0x0 0x4f8>;
		irq-reset-reg = <0x0 0x4fc>;
		irq-mask-reg = <0x0 0x4f4>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_MCSC_STOP_CRPT_OFF_CMDQ_EN>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_PRELOAD_FLUSH>,
			<LWIS_PLATFORM_EVENT_ID_MCSC_QUE0_OVERFLOW>;
		int-reg-bits =
			<MCSC_CMDQ_INT_STOP_CRPT_OFF_CMDQ_EN>,
			<MCSC_CMDQ_INT_PRELOAD_FLUSH>,
			<MCSC_CMDQ_INT_QUE0_OVERFLOW>;
	};

	/*
	 * PDP Interrupt Event Definitions
	 */

	pdp_ctx0_int_src1: pdp-event-info@0 {
		irq-reg-space = "pdp-core0";
		irq-src-reg = <0x0 0x10c>;
		irq-reset-reg = <0x0 0x110>;
		irq-mask-reg = <0x0 0x108>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_FRAME_START>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_FRAME_END_INTERRUPT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_FRAME_INT_ON_ROW_COL_INFO>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_IRQ_CORRUPTED>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_COREX_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_PRE_FRAME_END_INTERRUPT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_LIC_INPUT_FRAME_END>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_LIC_OUTPUT_FRAME_END>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_AFIDENT_DATA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_COUTFIFO_DATA_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_COUTFIFO_FRAME_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_RCB_OUTPUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_MPD_IR_OUTPUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_YEXT_OUTPUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_BPC_IR_OUTPUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_REORDER_IR_OUTPUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_GAMMA0_OUTPUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_GAMMA1_IR_OUTPUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_ALC_IR_LAST_G3AAY_FRAME_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_COREX_END_INT0>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_COREX_END_INT1>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_COUTFIFO_G3AAB_DATA_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_COUTFIFO_G3AAB_FRAME_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_COUTFIFO_G3AAY_DATA_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_COUTFIFO_G3AAY_FRAME_OUT_END_INT>;
		int-reg-bits =
			<PDP_INT_SRC1_CTX0_FRAME_START>,
			<PDP_INT_SRC1_CTX0_FRAME_END_INTERRUPT>,
			<PDP_INT_SRC1_CTX0_FRAME_INT_ON_ROW_COL_INFO>,
			<PDP_INT_SRC1_CTX0_IRQ_CORRUPTED>,
			<PDP_INT_SRC1_CTX0_COREX_ERROR_INT>,
			<PDP_INT_SRC1_CTX0_PRE_FRAME_END_INTERRUPT>,
			<PDP_INT_SRC1_CTX0_LIC_INPUT_FRAME_END>,
			<PDP_INT_SRC1_CTX0_LIC_OUTPUT_FRAME_END>,
			<PDP_INT_SRC1_CTX0_AFIDENT_DATA_IN_LAST>,
			<PDP_INT_SRC1_CTX0_COUTFIFO_DATA_OUT_END_INT>,
			<PDP_INT_SRC1_CTX0_COUTFIFO_FRAME_OUT_END_INT>,
			<PDP_INT_SRC1_CTX0_RCB_OUTPUT_LAST>,
			<PDP_INT_SRC1_CTX0_MPD_IR_OUTPUT_LAST>,
			<PDP_INT_SRC1_CTX0_YEXT_OUTPUT_LAST>,
			<PDP_INT_SRC1_CTX0_BPC_IR_OUTPUT_LAST>,
			<PDP_INT_SRC1_CTX0_REORDER_IR_OUTPUT_LAST>,
			<PDP_INT_SRC1_CTX0_GAMMA0_OUTPUT_LAST>,
			<PDP_INT_SRC1_CTX0_GAMMA1_IR_OUTPUT_LAST>,
			<PDP_INT_SRC1_CTX0_ALC_IR_LAST_G3AAY_FRAME_OUT_END_INT>,
			<PDP_INT_SRC1_CTX0_COREX_END_INT0>,
			<PDP_INT_SRC1_CTX0_COREX_END_INT1>,
			<PDP_INT_SRC1_CTX0_COUTFIFO_G3AAB_DATA_OUT_END_INT>,
			<PDP_INT_SRC1_CTX0_COUTFIFO_G3AAB_FRAME_OUT_END_INT>,
			<PDP_INT_SRC1_CTX0_COUTFIFO_G3AAY_DATA_OUT_END_INT>,
			<PDP_INT_SRC1_CTX0_COUTFIFO_G3AAY_FRAME_OUT_END_INT>;
	};

	pdp_ctx1_int_src1: pdp-event-info@1 {
		irq-reg-space = "pdp-core1";
		irq-src-reg = <0x0 0x10c>;
		irq-reset-reg = <0x0 0x110>;
		irq-mask-reg = <0x0 0x108>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_FRAME_START>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_FRAME_END_INTERRUPT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_FRAME_INT_ON_ROW_COL_INFO>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_IRQ_CORRUPTED>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_COREX_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_PRE_FRAME_END_INTERRUPT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_LIC_INPUT_FRAME_END>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_LIC_OUTPUT_FRAME_END>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_AFIDENT_DATA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_COUTFIFO_DATA_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_COUTFIFO_FRAME_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_RCB_OUTPUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_MPD_IR_OUTPUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_YEXT_OUTPUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_BPC_IR_OUTPUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_REORDER_IR_OUTPUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_GAMMA0_OUTPUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_GAMMA1_IR_OUTPUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_ALC_IR_LAST_G3AAY_FRAME_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_COREX_END_INT0>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_COREX_END_INT1>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_COUTFIFO_G3AAB_DATA_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_COUTFIFO_G3AAB_FRAME_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_COUTFIFO_G3AAY_DATA_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_COUTFIFO_G3AAY_FRAME_OUT_END_INT>;
		int-reg-bits =
			<PDP_INT_SRC1_CTX1_FRAME_START>,
			<PDP_INT_SRC1_CTX1_FRAME_END_INTERRUPT>,
			<PDP_INT_SRC1_CTX1_FRAME_INT_ON_ROW_COL_INFO>,
			<PDP_INT_SRC1_CTX1_IRQ_CORRUPTED>,
			<PDP_INT_SRC1_CTX1_COREX_ERROR_INT>,
			<PDP_INT_SRC1_CTX1_PRE_FRAME_END_INTERRUPT>,
			<PDP_INT_SRC1_CTX1_LIC_INPUT_FRAME_END>,
			<PDP_INT_SRC1_CTX1_LIC_OUTPUT_FRAME_END>,
			<PDP_INT_SRC1_CTX1_AFIDENT_DATA_IN_LAST>,
			<PDP_INT_SRC1_CTX1_COUTFIFO_DATA_OUT_END_INT>,
			<PDP_INT_SRC1_CTX1_COUTFIFO_FRAME_OUT_END_INT>,
			<PDP_INT_SRC1_CTX1_RCB_OUTPUT_LAST>,
			<PDP_INT_SRC1_CTX1_MPD_IR_OUTPUT_LAST>,
			<PDP_INT_SRC1_CTX1_YEXT_OUTPUT_LAST>,
			<PDP_INT_SRC1_CTX1_BPC_IR_OUTPUT_LAST>,
			<PDP_INT_SRC1_CTX1_REORDER_IR_OUTPUT_LAST>,
			<PDP_INT_SRC1_CTX1_GAMMA0_OUTPUT_LAST>,
			<PDP_INT_SRC1_CTX1_GAMMA1_IR_OUTPUT_LAST>,
			<PDP_INT_SRC1_CTX1_ALC_IR_LAST_G3AAY_FRAME_OUT_END_INT>,
			<PDP_INT_SRC1_CTX1_COREX_END_INT0>,
			<PDP_INT_SRC1_CTX1_COREX_END_INT1>,
			<PDP_INT_SRC1_CTX1_COUTFIFO_G3AAB_DATA_OUT_END_INT>,
			<PDP_INT_SRC1_CTX1_COUTFIFO_G3AAB_FRAME_OUT_END_INT>,
			<PDP_INT_SRC1_CTX1_COUTFIFO_G3AAY_DATA_OUT_END_INT>,
			<PDP_INT_SRC1_CTX1_COUTFIFO_G3AAY_FRAME_OUT_END_INT>;
	};

	pdp_ctx2_int_src1: pdp-event-info@2 {
		irq-reg-space = "pdp-core2";
		irq-src-reg = <0x0 0x10c>;
		irq-reset-reg = <0x0 0x110>;
		irq-mask-reg = <0x0 0x108>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_FRAME_START>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_FRAME_END_INTERRUPT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_FRAME_INT_ON_ROW_COL_INFO>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_IRQ_CORRUPTED>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_COREX_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_PRE_FRAME_END_INTERRUPT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_LIC_INPUT_FRAME_END>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_LIC_OUTPUT_FRAME_END>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_AFIDENT_DATA_IN_LAST>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_COUTFIFO_DATA_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_COUTFIFO_FRAME_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_RCB_OUTPUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_MPD_IR_OUTPUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_YEXT_OUTPUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_BPC_IR_OUTPUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_REORDER_IR_OUTPUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_GAMMA0_OUTPUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_GAMMA1_IR_OUTPUT_LAST>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_ALC_IR_LAST_G3AAY_FRAME_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_COREX_END_INT0>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_COREX_END_INT1>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_COUTFIFO_G3AAB_DATA_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_COUTFIFO_G3AAB_FRAME_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_COUTFIFO_G3AAY_DATA_OUT_END_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_COUTFIFO_G3AAY_FRAME_OUT_END_INT>;
		int-reg-bits =
			<PDP_INT_SRC1_CTX2_FRAME_START>,
			<PDP_INT_SRC1_CTX2_FRAME_END_INTERRUPT>,
			<PDP_INT_SRC1_CTX2_FRAME_INT_ON_ROW_COL_INFO>,
			<PDP_INT_SRC1_CTX2_IRQ_CORRUPTED>,
			<PDP_INT_SRC1_CTX2_COREX_ERROR_INT>,
			<PDP_INT_SRC1_CTX2_PRE_FRAME_END_INTERRUPT>,
			<PDP_INT_SRC1_CTX2_LIC_INPUT_FRAME_END>,
			<PDP_INT_SRC1_CTX2_LIC_OUTPUT_FRAME_END>,
			<PDP_INT_SRC1_CTX2_AFIDENT_DATA_IN_LAST>,
			<PDP_INT_SRC1_CTX2_COUTFIFO_DATA_OUT_END_INT>,
			<PDP_INT_SRC1_CTX2_COUTFIFO_FRAME_OUT_END_INT>,
			<PDP_INT_SRC1_CTX2_RCB_OUTPUT_LAST>,
			<PDP_INT_SRC1_CTX2_MPD_IR_OUTPUT_LAST>,
			<PDP_INT_SRC1_CTX2_YEXT_OUTPUT_LAST>,
			<PDP_INT_SRC1_CTX2_BPC_IR_OUTPUT_LAST>,
			<PDP_INT_SRC1_CTX2_REORDER_IR_OUTPUT_LAST>,
			<PDP_INT_SRC1_CTX2_GAMMA0_OUTPUT_LAST>,
			<PDP_INT_SRC1_CTX2_GAMMA1_IR_OUTPUT_LAST>,
			<PDP_INT_SRC1_CTX2_ALC_IR_LAST_G3AAY_FRAME_OUT_END_INT>,
			<PDP_INT_SRC1_CTX2_COREX_END_INT0>,
			<PDP_INT_SRC1_CTX2_COREX_END_INT1>,
			<PDP_INT_SRC1_CTX2_COUTFIFO_G3AAB_DATA_OUT_END_INT>,
			<PDP_INT_SRC1_CTX2_COUTFIFO_G3AAB_FRAME_OUT_END_INT>,
			<PDP_INT_SRC1_CTX2_COUTFIFO_G3AAY_DATA_OUT_END_INT>,
			<PDP_INT_SRC1_CTX2_COUTFIFO_G3AAY_FRAME_OUT_END_INT>;
	};

	pdp_ctx0_int_src2: pdp-event-info@3 {
		irq-reg-space = "pdp-core0";
		irq-src-reg = <0x0 0x11c>;
		irq-reset-reg = <0x0 0x120>;
		irq-mask-reg = <0x0 0x118>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_COUTFIFO_FRAME_OUT_START_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_VOTF_LOST_FLUSH_IMG>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_VOTF_LOST_FLUSH_AF>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_C2SER_SLOW_RING>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_PDAF_STAT_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_SBWC_ERR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_VOTF_LOSTCON_IMG>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_VOTF_LOSTCON_AF>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_COUTFIFO_G3AA_BFRAME_OUT_START_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_COUTFIFO_G3AA_YFRAME_OUT_START_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_COUTFIFO_SIZE_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_COUTFIFO_LINE_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_COUTFIFO_COL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_COUTFIFO_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_CINFIFO_TOTAL_SIZE_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_CINFIFO_LINES_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_CINFIFO_COLUMNS_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_CINFIFO_STREAM_OVERFLOW_SIG>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_COUTFIFO_G3AAB_SIZE_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_COUTFIFO_G3AAB_LINE_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_COUTFIFO_G3AAB_COL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_COUTFIFO_G3AAB_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_COUTFIFO_G3AAY_SIZE_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_COUTFIFO_G3AAY_LINE_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_COUTFIFO_G3AAY_COL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX0_COUTFIFO_G3AAY_OVERFLOW_ERROR>;
		int-reg-bits =
			<PDP_INT_SRC2_CTX0_COUTFIFO_FRAME_OUT_START_INT>,
			<PDP_INT_SRC2_CTX0_VOTF_LOST_FLUSH_IMG>,
			<PDP_INT_SRC2_CTX0_VOTF_LOST_FLUSH_AF>,
			<PDP_INT_SRC2_CTX0_C2SER_SLOW_RING>,
			<PDP_INT_SRC2_CTX0_PDAF_STAT_INT>,
			<PDP_INT_SRC2_CTX0_SBWC_ERR>,
			<PDP_INT_SRC2_CTX0_VOTF_LOSTCON_IMG>,
			<PDP_INT_SRC2_CTX0_VOTF_LOSTCON_AF>,
			<PDP_INT_SRC2_CTX0_COUTFIFO_G3AA_BFRAME_OUT_START_INT>,
			<PDP_INT_SRC2_CTX0_COUTFIFO_G3AA_YFRAME_OUT_START_INT>,
			<PDP_INT_SRC2_CTX0_COUTFIFO_SIZE_ERROR>,
			<PDP_INT_SRC2_CTX0_COUTFIFO_LINE_ERROR>,
			<PDP_INT_SRC2_CTX0_COUTFIFO_COL_ERROR>,
			<PDP_INT_SRC2_CTX0_COUTFIFO_OVERFLOW_ERROR>,
			<PDP_INT_SRC2_CTX0_CINFIFO_TOTAL_SIZE_ERROR_INT>,
			<PDP_INT_SRC2_CTX0_CINFIFO_LINES_ERROR_INT>,
			<PDP_INT_SRC2_CTX0_CINFIFO_COLUMNS_ERROR_INT>,
			<PDP_INT_SRC2_CTX0_CINFIFO_STREAM_OVERFLOW_SIG>,
			<PDP_INT_SRC2_CTX0_COUTFIFO_G3AAB_SIZE_ERROR>,
			<PDP_INT_SRC2_CTX0_COUTFIFO_G3AAB_LINE_ERROR>,
			<PDP_INT_SRC2_CTX0_COUTFIFO_G3AAB_COL_ERROR>,
			<PDP_INT_SRC2_CTX0_COUTFIFO_G3AAB_OVERFLOW_ERROR>,
			<PDP_INT_SRC2_CTX0_COUTFIFO_G3AAY_SIZE_ERROR>,
			<PDP_INT_SRC2_CTX0_COUTFIFO_G3AAY_LINE_ERROR>,
			<PDP_INT_SRC2_CTX0_COUTFIFO_G3AAY_COL_ERROR>,
			<PDP_INT_SRC2_CTX0_COUTFIFO_G3AAY_OVERFLOW_ERROR>;
	};

	pdp_ctx1_int_src2: pdp-event-info@4 {
		irq-reg-space = "pdp-core1";
		irq-src-reg = <0x0 0x11c>;
		irq-reset-reg = <0x0 0x120>;
		irq-mask-reg = <0x0 0x118>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_COUTFIFO_FRAME_OUT_START_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_VOTF_LOST_FLUSH_IMG>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_VOTF_LOST_FLUSH_AF>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_C2SER_SLOW_RING>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_PDAF_STAT_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_SBWC_ERR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_VOTF_LOSTCON_IMG>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_VOTF_LOSTCON_AF>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_COUTFIFO_G3AA_BFRAME_OUT_START_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_COUTFIFO_G3AA_YFRAME_OUT_START_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_COUTFIFO_SIZE_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_COUTFIFO_LINE_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_COUTFIFO_COL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_COUTFIFO_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_CINFIFO_TOTAL_SIZE_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_CINFIFO_LINES_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_CINFIFO_COLUMNS_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_CINFIFO_STREAM_OVERFLOW_SIG>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_COUTFIFO_G3AAB_SIZE_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_COUTFIFO_G3AAB_LINE_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_COUTFIFO_G3AAB_COL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_COUTFIFO_G3AAB_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_COUTFIFO_G3AAY_SIZE_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_COUTFIFO_G3AAY_LINE_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_COUTFIFO_G3AAY_COL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX1_COUTFIFO_G3AAY_OVERFLOW_ERROR>;
		int-reg-bits =
			<PDP_INT_SRC2_CTX1_COUTFIFO_FRAME_OUT_START_INT>,
			<PDP_INT_SRC2_CTX1_VOTF_LOST_FLUSH_IMG>,
			<PDP_INT_SRC2_CTX1_VOTF_LOST_FLUSH_AF>,
			<PDP_INT_SRC2_CTX1_C2SER_SLOW_RING>,
			<PDP_INT_SRC2_CTX1_PDAF_STAT_INT>,
			<PDP_INT_SRC2_CTX1_SBWC_ERR>,
			<PDP_INT_SRC2_CTX1_VOTF_LOSTCON_IMG>,
			<PDP_INT_SRC2_CTX1_VOTF_LOSTCON_AF>,
			<PDP_INT_SRC2_CTX1_COUTFIFO_G3AA_BFRAME_OUT_START_INT>,
			<PDP_INT_SRC2_CTX1_COUTFIFO_G3AA_YFRAME_OUT_START_INT>,
			<PDP_INT_SRC2_CTX1_COUTFIFO_SIZE_ERROR>,
			<PDP_INT_SRC2_CTX1_COUTFIFO_LINE_ERROR>,
			<PDP_INT_SRC2_CTX1_COUTFIFO_COL_ERROR>,
			<PDP_INT_SRC2_CTX1_COUTFIFO_OVERFLOW_ERROR>,
			<PDP_INT_SRC2_CTX1_CINFIFO_TOTAL_SIZE_ERROR_INT>,
			<PDP_INT_SRC2_CTX1_CINFIFO_LINES_ERROR_INT>,
			<PDP_INT_SRC2_CTX1_CINFIFO_COLUMNS_ERROR_INT>,
			<PDP_INT_SRC2_CTX1_CINFIFO_STREAM_OVERFLOW_SIG>,
			<PDP_INT_SRC2_CTX1_COUTFIFO_G3AAB_SIZE_ERROR>,
			<PDP_INT_SRC2_CTX1_COUTFIFO_G3AAB_LINE_ERROR>,
			<PDP_INT_SRC2_CTX1_COUTFIFO_G3AAB_COL_ERROR>,
			<PDP_INT_SRC2_CTX1_COUTFIFO_G3AAB_OVERFLOW_ERROR>,
			<PDP_INT_SRC2_CTX1_COUTFIFO_G3AAY_SIZE_ERROR>,
			<PDP_INT_SRC2_CTX1_COUTFIFO_G3AAY_LINE_ERROR>,
			<PDP_INT_SRC2_CTX1_COUTFIFO_G3AAY_COL_ERROR>,
			<PDP_INT_SRC2_CTX1_COUTFIFO_G3AAY_OVERFLOW_ERROR>;
	};

	pdp_ctx2_int_src2: pdp-event-info@5 {
		irq-reg-space = "pdp-core2";
		irq-src-reg = <0x0 0x11c>;
		irq-reset-reg = <0x0 0x120>;
		irq-mask-reg = <0x0 0x118>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_COUTFIFO_FRAME_OUT_START_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_VOTF_LOST_FLUSH_IMG>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_VOTF_LOST_FLUSH_AF>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_C2SER_SLOW_RING>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_PDAF_STAT_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_SBWC_ERR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_VOTF_LOSTCON_IMG>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_VOTF_LOSTCON_AF>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_COUTFIFO_G3AA_BFRAME_OUT_START_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_COUTFIFO_G3AA_YFRAME_OUT_START_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_COUTFIFO_SIZE_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_COUTFIFO_LINE_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_COUTFIFO_COL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_COUTFIFO_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_CINFIFO_TOTAL_SIZE_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_CINFIFO_LINES_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_CINFIFO_COLUMNS_ERROR_INT>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_CINFIFO_STREAM_OVERFLOW_SIG>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_COUTFIFO_G3AAB_SIZE_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_COUTFIFO_G3AAB_LINE_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_COUTFIFO_G3AAB_COL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_COUTFIFO_G3AAB_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_COUTFIFO_G3AAY_SIZE_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_COUTFIFO_G3AAY_LINE_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_COUTFIFO_G3AAY_COL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_PDP_CTX2_COUTFIFO_G3AAY_OVERFLOW_ERROR>;
		int-reg-bits =
			<PDP_INT_SRC2_CTX2_COUTFIFO_FRAME_OUT_START_INT>,
			<PDP_INT_SRC2_CTX2_VOTF_LOST_FLUSH_IMG>,
			<PDP_INT_SRC2_CTX2_VOTF_LOST_FLUSH_AF>,
			<PDP_INT_SRC2_CTX2_C2SER_SLOW_RING>,
			<PDP_INT_SRC2_CTX2_PDAF_STAT_INT>,
			<PDP_INT_SRC2_CTX2_SBWC_ERR>,
			<PDP_INT_SRC2_CTX2_VOTF_LOSTCON_IMG>,
			<PDP_INT_SRC2_CTX2_VOTF_LOSTCON_AF>,
			<PDP_INT_SRC2_CTX2_COUTFIFO_G3AA_BFRAME_OUT_START_INT>,
			<PDP_INT_SRC2_CTX2_COUTFIFO_G3AA_YFRAME_OUT_START_INT>,
			<PDP_INT_SRC2_CTX2_COUTFIFO_SIZE_ERROR>,
			<PDP_INT_SRC2_CTX2_COUTFIFO_LINE_ERROR>,
			<PDP_INT_SRC2_CTX2_COUTFIFO_COL_ERROR>,
			<PDP_INT_SRC2_CTX2_COUTFIFO_OVERFLOW_ERROR>,
			<PDP_INT_SRC2_CTX2_CINFIFO_TOTAL_SIZE_ERROR_INT>,
			<PDP_INT_SRC2_CTX2_CINFIFO_LINES_ERROR_INT>,
			<PDP_INT_SRC2_CTX2_CINFIFO_COLUMNS_ERROR_INT>,
			<PDP_INT_SRC2_CTX2_CINFIFO_STREAM_OVERFLOW_SIG>,
			<PDP_INT_SRC2_CTX2_COUTFIFO_G3AAB_SIZE_ERROR>,
			<PDP_INT_SRC2_CTX2_COUTFIFO_G3AAB_LINE_ERROR>,
			<PDP_INT_SRC2_CTX2_COUTFIFO_G3AAB_COL_ERROR>,
			<PDP_INT_SRC2_CTX2_COUTFIFO_G3AAB_OVERFLOW_ERROR>,
			<PDP_INT_SRC2_CTX2_COUTFIFO_G3AAY_SIZE_ERROR>,
			<PDP_INT_SRC2_CTX2_COUTFIFO_G3AAY_LINE_ERROR>,
			<PDP_INT_SRC2_CTX2_COUTFIFO_G3AAY_COL_ERROR>,
			<PDP_INT_SRC2_CTX2_COUTFIFO_G3AAY_OVERFLOW_ERROR>;
	};

	/*
	 * SCSC Interrupt Event Definitions
	 */
	scsc_int0: scsc-event-info@0 {
		irq-reg-space = "scsc";
		irq-src-reg = <0x0 0x808>;
		irq-reset-reg = <0x0 0x80c>;
		irq-mask-reg = <0x0 0x804>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_SCSC_FRAME_START>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_FRAME_END>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_CMDQ_HOLD>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_SETTING_DONE>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_C_LOADER_END>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_COREX_END0>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_COREX_END1>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_ROW_COL>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_FREEZE_ON_ROW_COL>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_TRANS_STOP_DONE>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_CMDQ_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_C_LOADER_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_COREX_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_CINFIFO0_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_CINFIFO0_OVERLAP_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_CINFIFO0_PIXEL_CNT_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_CINFIFO0_INPUT_PROTOCOL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_CINFIFO1_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_CINFIFO1_OVERLAP_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_CINFIFO1_PIXEL_CNT_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_CINFIFO1_INPUT_PROTOCOL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_COUTFIFO0_PIXEL_CNT_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_COUTFIFO0_INPUT_PROTOCOL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_COUTFIFO0_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_COUTFIFO1_PIXEL_CNT_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_COUTFIFO1_INPUT_PROTOCOL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_COUTFIFO1_OVERFLOW_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_VOTF_GLOBAL_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_VOTF_LOST_CONNECTION>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_OTF_SEQ_ID_ERROR>;
		int-reg-bits =
			<SCSC_INT0_FRAME_START>,
			<SCSC_INT0_FRAME_END>,
			<SCSC_INT0_CMDQ_HOLD>,
			<SCSC_INT0_SETTING_DONE>,
			<SCSC_INT0_C_LOADER_END>,
			<SCSC_INT0_COREX_END0>,
			<SCSC_INT0_COREX_END1>,
			<SCSC_INT0_ROW_COL>,
			<SCSC_INT0_FREEZE_ON_ROW_COL>,
			<SCSC_INT0_TRANS_STOP_DONE>,
			<SCSC_INT0_CMDQ_ERROR>,
			<SCSC_INT0_C_LOADER_ERROR>,
			<SCSC_INT0_COREX_ERROR>,
			<SCSC_INT0_CINFIFO0_OVERFLOW_ERROR>,
			<SCSC_INT0_CINFIFO0_OVERLAP_ERROR>,
			<SCSC_INT0_CINFIFO0_PIXEL_CNT_ERROR>,
			<SCSC_INT0_CINFIFO0_INPUT_PROTOCOL_ERROR>,
			<SCSC_INT0_CINFIFO1_OVERFLOW_ERROR>,
			<SCSC_INT0_CINFIFO1_OVERLAP_ERROR>,
			<SCSC_INT0_CINFIFO1_PIXEL_CNT_ERROR>,
			<SCSC_INT0_CINFIFO1_INPUT_PROTOCOL_ERROR>,
			<SCSC_INT0_COUTFIFO0_PIXEL_CNT_ERROR>,
			<SCSC_INT0_COUTFIFO0_INPUT_PROTOCOL_ERROR>,
			<SCSC_INT0_COUTFIFO0_OVERFLOW_ERROR>,
			<SCSC_INT0_COUTFIFO1_PIXEL_CNT_ERROR>,
			<SCSC_INT0_COUTFIFO1_INPUT_PROTOCOL_ERROR>,
			<SCSC_INT0_COUTFIFO1_OVERFLOW_ERROR>,
			<SCSC_INT0_VOTF_GLOBAL_ERROR>,
			<SCSC_INT0_VOTF_LOST_CONNECTION>,
			<SCSC_INT0_OTF_SEQ_ID_ERROR>;
	};

	scsc_int1: scsc-event-info@1 {
		irq-reg-space = "scsc";
		irq-src-reg = <0x0 0x818>;
		irq-reset-reg = <0x0 0x81c>;
		irq-mask-reg = <0x0 0x814>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_SCSC_RDMA_M0_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_WDMA_M0_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_WDMA_M1_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_RDMA_VOTF_LOST_CONNECTION>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_COMP_DEC_ERROR>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_DJAG_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_SC0_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_SC1_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_PC0_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_PC1_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_CONV4200_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_CONV4201_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_BCHS0_FINISH>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_BCHS1_FINISH>;
		int-reg-bits =
			<SCSC_INT1_RDMA_M0_FINISH>,
			<SCSC_INT1_WDMA_M0_FINISH>,
			<SCSC_INT1_WDMA_M1_FINISH>,
			<SCSC_INT1_RDMA_VOTF_LOST_CONNECTION>,
			<SCSC_INT1_COMP_DEC_ERROR>,
			<SCSC_INT1_DJAG_FINISH>,
			<SCSC_INT1_SC0_FINISH>,
			<SCSC_INT1_SC1_FINISH>,
			<SCSC_INT1_PC0_FINISH>,
			<SCSC_INT1_PC1_FINISH>,
			<SCSC_INT1_CONV4200_FINISH>,
			<SCSC_INT1_CONV4201_FINISH>,
			<SCSC_INT1_BCHS0_FINISH>,
			<SCSC_INT1_BCHS1_FINISH>;
	};

	scsc_cmdq_int: scsc-event-info@2 {
		irq-reg-space = "scsc";
		irq-src-reg = <0x0 0x4f8>;
		irq-reset-reg = <0x0 0x4fc>;
		irq-mask-reg = <0x0 0x4f4>;

		irq-events =
			<LWIS_PLATFORM_EVENT_ID_SCSC_STOP_CRPT_OFF_CMDQ_EN>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_PRELOAD_FLUSH>,
			<LWIS_PLATFORM_EVENT_ID_SCSC_QUE0_OVERFLOW>;
		int-reg-bits =
			<SCSC_CMDQ_INT_STOP_CRPT_OFF_CMDQ_EN>,
			<SCSC_CMDQ_INT_PRELOAD_FLUSH>,
			<SCSC_CMDQ_INT_QUE0_OVERFLOW>;
	};
};
