<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="PIO control register"><title>rp2040_pac::pio0::ctrl - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.1 (01f6ddf75 2026-02-11)" data-channel="1.93.1" data-search-js="search-9e2438ea.js" data-stringdex-js="stringdex-a3946164.js" data-settings-js="settings-c38705f0.js" ><script src="../../../static.files/storage-e2aeef58.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">Module ctrl</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../rp2040_pac/index.html">rp2040_<wbr>pac</a><span class="version">0.6.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module ctrl</a></h2><h3><a href="#structs">Module Items</a></h3><ul class="block"><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#types" title="Type Aliases">Type Aliases</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In rp2040_<wbr>pac::<wbr>pio0</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">rp2040_pac</a>::<wbr><a href="../index.html">pio0</a></div><h1>Module <span>ctrl</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/rp2040_pac/pio0/ctrl.rs.html#1-113">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>PIO control register</p>
</div></details><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><dl class="item-table"><dt><a class="struct" href="struct.CTRL_SPEC.html" title="struct rp2040_pac::pio0::ctrl::CTRL_SPEC">CTRL_<wbr>SPEC</a></dt><dd>PIO control register</dd></dl><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">§</a></h2><dl class="item-table"><dt><a class="type" href="type.CLKDIV_RESTART_R.html" title="type rp2040_pac::pio0::ctrl::CLKDIV_RESTART_R">CLKDIV_<wbr>RESTART_<wbr>R</a></dt><dd>Field <code>CLKDIV_RESTART</code> reader - Restart a state machine’s clock divider from an initial phase of 0. Clock dividers are free-running, so once started, their output (including fractional jitter) is completely determined by the integer/fractional divisor configured in SMx_CLKDIV. This means that, if multiple clock dividers with the same divisor are restarted simultaneously, by writing multiple 1 bits to this field, the execution clocks of those state machines will run in precise lockstep.</dd><dt><a class="type" href="type.CLKDIV_RESTART_W.html" title="type rp2040_pac::pio0::ctrl::CLKDIV_RESTART_W">CLKDIV_<wbr>RESTART_<wbr>W</a></dt><dd>Field <code>CLKDIV_RESTART</code> writer - Restart a state machine’s clock divider from an initial phase of 0. Clock dividers are free-running, so once started, their output (including fractional jitter) is completely determined by the integer/fractional divisor configured in SMx_CLKDIV. This means that, if multiple clock dividers with the same divisor are restarted simultaneously, by writing multiple 1 bits to this field, the execution clocks of those state machines will run in precise lockstep.</dd><dt><a class="type" href="type.R.html" title="type rp2040_pac::pio0::ctrl::R">R</a></dt><dd>Register <code>CTRL</code> reader</dd><dt><a class="type" href="type.SM_ENABLE_R.html" title="type rp2040_pac::pio0::ctrl::SM_ENABLE_R">SM_<wbr>ENABLE_<wbr>R</a></dt><dd>Field <code>SM_ENABLE</code> reader - Enable/disable each of the four state machines by writing 1/0 to each of these four bits. When disabled, a state machine will cease executing instructions, except those written directly to SMx_INSTR by the system. Multiple bits can be set/cleared at once to run/halt multiple state machines simultaneously.</dd><dt><a class="type" href="type.SM_ENABLE_W.html" title="type rp2040_pac::pio0::ctrl::SM_ENABLE_W">SM_<wbr>ENABLE_<wbr>W</a></dt><dd>Field <code>SM_ENABLE</code> writer - Enable/disable each of the four state machines by writing 1/0 to each of these four bits. When disabled, a state machine will cease executing instructions, except those written directly to SMx_INSTR by the system. Multiple bits can be set/cleared at once to run/halt multiple state machines simultaneously.</dd><dt><a class="type" href="type.SM_RESTART_R.html" title="type rp2040_pac::pio0::ctrl::SM_RESTART_R">SM_<wbr>RESTART_<wbr>R</a></dt><dd>Field <code>SM_RESTART</code> reader - Write 1 to instantly clear internal SM state which may be otherwise difficult to access and will affect future execution.</dd><dt><a class="type" href="type.SM_RESTART_W.html" title="type rp2040_pac::pio0::ctrl::SM_RESTART_W">SM_<wbr>RESTART_<wbr>W</a></dt><dd>Field <code>SM_RESTART</code> writer - Write 1 to instantly clear internal SM state which may be otherwise difficult to access and will affect future execution.</dd><dt><a class="type" href="type.W.html" title="type rp2040_pac::pio0::ctrl::W">W</a></dt><dd>Register <code>CTRL</code> writer</dd></dl></section></div></main></body></html>