Analysis & Synthesis report for elec374-lab
Thu Mar 30 13:46:04 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |DataPath|ControlUnit:CU|present_state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for RAM:RAM|altsyncram:memory_rtl_0|altsyncram_2ed1:auto_generated
 16. Parameter Settings for User Entity Instance: reg0:R0|register:R0
 17. Parameter Settings for User Entity Instance: register:R1
 18. Parameter Settings for User Entity Instance: register:R2
 19. Parameter Settings for User Entity Instance: register:R3
 20. Parameter Settings for User Entity Instance: register:R4
 21. Parameter Settings for User Entity Instance: register:R5
 22. Parameter Settings for User Entity Instance: register:R6
 23. Parameter Settings for User Entity Instance: register:R7
 24. Parameter Settings for User Entity Instance: register:R8
 25. Parameter Settings for User Entity Instance: register:R9
 26. Parameter Settings for User Entity Instance: register:R10
 27. Parameter Settings for User Entity Instance: register:R11
 28. Parameter Settings for User Entity Instance: register:R12
 29. Parameter Settings for User Entity Instance: register:R13
 30. Parameter Settings for User Entity Instance: register:R14
 31. Parameter Settings for User Entity Instance: register:R15
 32. Parameter Settings for User Entity Instance: register:HI
 33. Parameter Settings for User Entity Instance: register:LO
 34. Parameter Settings for User Entity Instance: register:ZHI
 35. Parameter Settings for User Entity Instance: register:ZLO
 36. Parameter Settings for User Entity Instance: pc:PC
 37. Parameter Settings for User Entity Instance: register:IR
 38. Parameter Settings for User Entity Instance: register:Y
 39. Parameter Settings for User Entity Instance: register:MAR
 40. Parameter Settings for User Entity Instance: RAM:RAM
 41. Parameter Settings for User Entity Instance: InPort:InPort
 42. Parameter Settings for User Entity Instance: OutPort:OutPort
 43. Parameter Settings for User Entity Instance: ControlUnit:CU
 44. Parameter Settings for Inferred Entity Instance: RAM:RAM|altsyncram:memory_rtl_0
 45. altsyncram Parameter Settings by Entity Instance
 46. Port Connectivity Checks: "Bus:bus"
 47. Port Connectivity Checks: "SE:SelectAndEncode"
 48. Port Connectivity Checks: "ZMux:ZMUX"
 49. Port Connectivity Checks: "ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|carrylookaheadlogic:b2v_inst4"
 50. Port Connectivity Checks: "ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst|carrylookaheadlogic:b2v_inst4"
 51. Port Connectivity Checks: "ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst|FourBitAdder:b2v_inst|carrylookaheadlogic:b2v_inst6"
 52. Port Connectivity Checks: "ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst"
 53. Elapsed Time Per Partition
 54. Analysis & Synthesis Messages
 55. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+-------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status         ; Successful - Thu Mar 30 13:46:04 2023           ;
; Quartus II 64-Bit Version           ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                       ; elec374-lab                                     ;
; Top-level Entity Name               ; DataPath                                        ;
; Family                              ; Cyclone V                                       ;
; Logic utilization (in ALMs)         ; N/A                                             ;
; Total registers                     ; 244                                             ;
; Total pins                          ; 74                                              ;
; Total virtual pins                  ; 0                                               ;
; Total block memory bits             ; 16,384                                          ;
; Total DSP Blocks                    ; 0                                               ;
; Total HSSI RX PCSs                  ; 0                                               ;
; Total HSSI PMA RX Deserializers     ; 0                                               ;
; Total HSSI PMA RX ATT Deserializers ; 0                                               ;
; Total HSSI TX PCSs                  ; 0                                               ;
; Total HSSI PMA TX Serializers       ; 0                                               ;
; Total HSSI PMA TX ATT Serializers   ; 0                                               ;
; Total PLLs                          ; 0                                               ;
; Total DLLs                          ; 0                                               ;
+-------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; DataPath           ; elec374-lab        ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                              ;
+---------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                            ; Library ;
+---------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------+---------+
; BoothsAlgorithm.v                     ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374-Lab/BoothsAlgorithm.v                         ;         ;
; BCell.v                               ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374-Lab/BCell.v                                   ;         ;
; ThirtyTwoBitAdder.v                   ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v                       ;         ;
; SixteenBitAdder.v                     ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v                         ;         ;
; FourBitAdder.v                        ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v                            ;         ;
; carrylookaheadlogic.v                 ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374-Lab/carrylookaheadlogic.v                     ;         ;
; register.v                            ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374-Lab/register.v                                ;         ;
; DataPath.v                            ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374-Lab/DataPath.v                                ;         ;
; MDR.v                                 ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374-Lab/MDR.v                                     ;         ;
; ALU.v                                 ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374-Lab/ALU.v                                     ;         ;
; Bus.v                                 ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374-Lab/Bus.v                                     ;         ;
; ZMux.v                                ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374-Lab/ZMux.v                                    ;         ;
; lookaheadadder.v                      ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374-Lab/lookaheadadder.v                          ;         ;
; NonRestoringDivision.v                ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v                    ;         ;
; pc.v                                  ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374-Lab/pc.v                                      ;         ;
; ram.v                                 ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374-Lab/ram.v                                     ;         ;
; se.v                                  ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374-Lab/se.v                                      ;         ;
; reg0.v                                ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374-Lab/reg0.v                                    ;         ;
; conff.v                               ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374-Lab/conff.v                                   ;         ;
; InPort.v                              ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374-Lab/InPort.v                                  ;         ;
; OutPort.v                             ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374-Lab/OutPort.v                                 ;         ;
; ControlUnit.v                         ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374-Lab/ControlUnit.v                             ;         ;
; Seven_Seg_Display_out.v               ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374-Lab/Seven_Seg_Display_out.v                   ;         ;
; phase4.txt                            ; yes             ; Auto-Found File                                       ; C:/altera/13.0sp1/elec374-Lab/phase4.txt                                ;         ;
; altsyncram.tdf                        ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                           ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                        ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                        ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                         ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_2ed1.tdf                ; yes             ; Auto-Generated Megafunction                           ; C:/altera/13.0sp1/elec374-Lab/db/altsyncram_2ed1.tdf                    ;         ;
; db/elec374-lab.ram0_ram_15119.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/altera/13.0sp1/elec374-Lab/db/elec374-lab.ram0_ram_15119.hdl.mif     ;         ;
+---------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 1797          ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 3114          ;
;     -- 7 input functions                    ; 92            ;
;     -- 6 input functions                    ; 346           ;
;     -- 5 input functions                    ; 1548          ;
;     -- 4 input functions                    ; 227           ;
;     -- <=3 input functions                  ; 901           ;
;                                             ;               ;
; Dedicated logic registers                   ; 244           ;
;                                             ;               ;
; I/O pins                                    ; 74            ;
; Total MLAB memory bits                      ; 0             ;
; Total block memory bits                     ; 16384         ;
; Total DSP Blocks                            ; 0             ;
; Maximum fan-out node                        ; Bus:bus|q[31] ;
; Maximum fan-out                             ; 1069          ;
; Total fan-out                               ; 16316         ;
; Average fan-out                             ; 4.61          ;
+---------------------------------------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                          ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                             ; Library Name ;
+-----------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DataPath                                           ; 3114 (0)          ; 244 (0)      ; 16384             ; 0          ; 74   ; 0            ; |DataPath                                                                                                                                                       ; work         ;
;    |ALU:alu|                                        ; 2655 (723)        ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu                                                                                                                                               ; work         ;
;       |BoothAlgorithm:mul|                          ; 656 (656)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|BoothAlgorithm:mul                                                                                                                            ; work         ;
;       |NonRestoringDivision:div|                    ; 1156 (1156)       ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|NonRestoringDivision:div                                                                                                                      ; work         ;
;       |lookaheadadder:addSub|                       ; 120 (13)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub                                                                                                                         ; work         ;
;          |ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst| ; 107 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst                                                                                ; work         ;
;             |SixteenBitAdder:b2v_inst5|             ; 42 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst5                                                      ; work         ;
;                |FourBitAdder:b2v_inst5|             ; 13 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst5|FourBitAdder:b2v_inst5                               ; work         ;
;                   |BCell:b2v_inst1|                 ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst5|FourBitAdder:b2v_inst5|BCell:b2v_inst1               ; work         ;
;                   |BCell:b2v_inst2|                 ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst5|FourBitAdder:b2v_inst5|BCell:b2v_inst2               ; work         ;
;                   |BCell:b2v_inst3|                 ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst5|FourBitAdder:b2v_inst5|BCell:b2v_inst3               ; work         ;
;                   |BCell:b2v_inst|                  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst5|FourBitAdder:b2v_inst5|BCell:b2v_inst                ; work         ;
;                   |carrylookaheadlogic:b2v_inst6|   ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst5|FourBitAdder:b2v_inst5|carrylookaheadlogic:b2v_inst6 ; work         ;
;                |FourBitAdder:b2v_inst6|             ; 8 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst5|FourBitAdder:b2v_inst6                               ; work         ;
;                   |BCell:b2v_inst1|                 ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst5|FourBitAdder:b2v_inst6|BCell:b2v_inst1               ; work         ;
;                   |BCell:b2v_inst2|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst5|FourBitAdder:b2v_inst6|BCell:b2v_inst2               ; work         ;
;                   |BCell:b2v_inst3|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst5|FourBitAdder:b2v_inst6|BCell:b2v_inst3               ; work         ;
;                   |BCell:b2v_inst|                  ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst5|FourBitAdder:b2v_inst6|BCell:b2v_inst                ; work         ;
;                   |carrylookaheadlogic:b2v_inst6|   ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst5|FourBitAdder:b2v_inst6|carrylookaheadlogic:b2v_inst6 ; work         ;
;                |FourBitAdder:b2v_inst7|             ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst5|FourBitAdder:b2v_inst7                               ; work         ;
;                   |BCell:b2v_inst1|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst5|FourBitAdder:b2v_inst7|BCell:b2v_inst1               ; work         ;
;                   |BCell:b2v_inst2|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst5|FourBitAdder:b2v_inst7|BCell:b2v_inst2               ; work         ;
;                   |BCell:b2v_inst3|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst5|FourBitAdder:b2v_inst7|BCell:b2v_inst3               ; work         ;
;                   |BCell:b2v_inst|                  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst5|FourBitAdder:b2v_inst7|BCell:b2v_inst                ; work         ;
;                   |carrylookaheadlogic:b2v_inst6|   ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst5|FourBitAdder:b2v_inst7|carrylookaheadlogic:b2v_inst6 ; work         ;
;                |FourBitAdder:b2v_inst|              ; 10 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst5|FourBitAdder:b2v_inst                                ; work         ;
;                   |BCell:b2v_inst1|                 ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst5|FourBitAdder:b2v_inst|BCell:b2v_inst1                ; work         ;
;                   |BCell:b2v_inst2|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst5|FourBitAdder:b2v_inst|BCell:b2v_inst2                ; work         ;
;                   |BCell:b2v_inst3|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst5|FourBitAdder:b2v_inst|BCell:b2v_inst3                ; work         ;
;                   |BCell:b2v_inst|                  ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst5|FourBitAdder:b2v_inst|BCell:b2v_inst                 ; work         ;
;                   |carrylookaheadlogic:b2v_inst6|   ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst5|FourBitAdder:b2v_inst|carrylookaheadlogic:b2v_inst6  ; work         ;
;                |carrylookaheadlogic:b2v_inst4|      ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst5|carrylookaheadlogic:b2v_inst4                        ; work         ;
;             |SixteenBitAdder:b2v_inst|              ; 58 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst                                                       ; work         ;
;                |FourBitAdder:b2v_inst5|             ; 15 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst|FourBitAdder:b2v_inst5                                ; work         ;
;                   |BCell:b2v_inst1|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst|FourBitAdder:b2v_inst5|BCell:b2v_inst1                ; work         ;
;                   |BCell:b2v_inst2|                 ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst|FourBitAdder:b2v_inst5|BCell:b2v_inst2                ; work         ;
;                   |BCell:b2v_inst3|                 ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst|FourBitAdder:b2v_inst5|BCell:b2v_inst3                ; work         ;
;                   |BCell:b2v_inst|                  ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst|FourBitAdder:b2v_inst5|BCell:b2v_inst                 ; work         ;
;                   |carrylookaheadlogic:b2v_inst6|   ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst|FourBitAdder:b2v_inst5|carrylookaheadlogic:b2v_inst6  ; work         ;
;                |FourBitAdder:b2v_inst6|             ; 15 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst|FourBitAdder:b2v_inst6                                ; work         ;
;                   |BCell:b2v_inst1|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst|FourBitAdder:b2v_inst6|BCell:b2v_inst1                ; work         ;
;                   |BCell:b2v_inst2|                 ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst|FourBitAdder:b2v_inst6|BCell:b2v_inst2                ; work         ;
;                   |BCell:b2v_inst3|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst|FourBitAdder:b2v_inst6|BCell:b2v_inst3                ; work         ;
;                   |BCell:b2v_inst|                  ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst|FourBitAdder:b2v_inst6|BCell:b2v_inst                 ; work         ;
;                   |carrylookaheadlogic:b2v_inst6|   ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst|FourBitAdder:b2v_inst6|carrylookaheadlogic:b2v_inst6  ; work         ;
;                |FourBitAdder:b2v_inst7|             ; 11 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst|FourBitAdder:b2v_inst7                                ; work         ;
;                   |BCell:b2v_inst1|                 ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst|FourBitAdder:b2v_inst7|BCell:b2v_inst1                ; work         ;
;                   |BCell:b2v_inst2|                 ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst|FourBitAdder:b2v_inst7|BCell:b2v_inst2                ; work         ;
;                   |BCell:b2v_inst3|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst|FourBitAdder:b2v_inst7|BCell:b2v_inst3                ; work         ;
;                   |BCell:b2v_inst|                  ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst|FourBitAdder:b2v_inst7|BCell:b2v_inst                 ; work         ;
;                   |carrylookaheadlogic:b2v_inst6|   ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst|FourBitAdder:b2v_inst7|carrylookaheadlogic:b2v_inst6  ; work         ;
;                |FourBitAdder:b2v_inst|              ; 12 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst|FourBitAdder:b2v_inst                                 ; work         ;
;                   |BCell:b2v_inst1|                 ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst|FourBitAdder:b2v_inst|BCell:b2v_inst1                 ; work         ;
;                   |BCell:b2v_inst2|                 ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst|FourBitAdder:b2v_inst|BCell:b2v_inst2                 ; work         ;
;                   |BCell:b2v_inst3|                 ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst|FourBitAdder:b2v_inst|BCell:b2v_inst3                 ; work         ;
;                   |carrylookaheadlogic:b2v_inst6|   ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst|FourBitAdder:b2v_inst|carrylookaheadlogic:b2v_inst6   ; work         ;
;                |carrylookaheadlogic:b2v_inst4|      ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst|carrylookaheadlogic:b2v_inst4                         ; work         ;
;             |carrylookaheadlogic:b2v_inst4|         ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|carrylookaheadlogic:b2v_inst4                                                  ; work         ;
;    |Bus:bus|                                        ; 98 (98)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|Bus:bus                                                                                                                                               ; work         ;
;    |ControlUnit:CU|                                 ; 152 (152)         ; 43 (43)      ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ControlUnit:CU                                                                                                                                        ; work         ;
;    |MDR:MDR|                                        ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |DataPath|MDR:MDR                                                                                                                                               ; work         ;
;    |RAM:RAM|                                        ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |DataPath|RAM:RAM                                                                                                                                               ; work         ;
;       |altsyncram:memory_rtl_0|                     ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |DataPath|RAM:RAM|altsyncram:memory_rtl_0                                                                                                                       ; work         ;
;          |altsyncram_2ed1:auto_generated|           ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |DataPath|RAM:RAM|altsyncram:memory_rtl_0|altsyncram_2ed1:auto_generated                                                                                        ; work         ;
;    |SE:SelectAndEncode|                             ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|SE:SelectAndEncode                                                                                                                                    ; work         ;
;    |pc:PC|                                          ; 33 (33)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |DataPath|pc:PC                                                                                                                                                 ; work         ;
;    |register:IR|                                    ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |DataPath|register:IR                                                                                                                                           ; work         ;
;    |register:MAR|                                   ; 1 (1)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |DataPath|register:MAR                                                                                                                                          ; work         ;
;    |register:R15|                                   ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |DataPath|register:R15                                                                                                                                          ; work         ;
;    |register:Y|                                     ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |DataPath|register:Y                                                                                                                                            ; work         ;
;    |register:ZLO|                                   ; 162 (162)         ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |DataPath|register:ZLO                                                                                                                                          ; work         ;
+-----------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                    ;
+---------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+---------------------------------------+
; Name                                                                      ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                   ;
+---------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+---------------------------------------+
; RAM:RAM|altsyncram:memory_rtl_0|altsyncram_2ed1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 32           ; --           ; --           ; 16384 ; db/elec374-lab.ram0_RAM_15119.hdl.mif ;
+---------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+---------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DataPath|ControlUnit:CU|present_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------+--------------------+---------------------+---------------------+---------------------+--------------------+-------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+--------------------+--------------------+--------------------+---------------------+---------------------+---------------------+-------------------+-------------------+-------------------+-------------------+-------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+----------------------+
; Name                  ; present_state.nop3 ; present_state.halt3 ; present_state.mflo3 ; present_state.mfhi3 ; present_state.out3 ; present_state.in3 ; present_state.jal4 ; present_state.jal3 ; present_state.jr3 ; present_state.br6 ; present_state.br5 ; present_state.br4 ; present_state.br3 ; present_state.muldiv6 ; present_state.muldiv5 ; present_state.muldiv4 ; present_state.muldiv3 ; present_state.notneg5 ; present_state.notneg4 ; present_state.notneg3 ; present_state.ALU5 ; present_state.ALU4 ; present_state.ALU3 ; present_state.ALUi5 ; present_state.ALUi4 ; present_state.ALUi3 ; present_state.st7 ; present_state.st6 ; present_state.st5 ; present_state.st4 ; present_state.st3 ; present_state.ldi5 ; present_state.ldi4 ; present_state.ldi3 ; present_state.ld7 ; present_state.ld6 ; present_state.ld5 ; present_state.ld4 ; present_state.ld3 ; present_state.T2 ; present_state.T1 ; present_state.T0 ; present_state.000000 ;
+-----------------------+--------------------+---------------------+---------------------+---------------------+--------------------+-------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+--------------------+--------------------+--------------------+---------------------+---------------------+---------------------+-------------------+-------------------+-------------------+-------------------+-------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+----------------------+
; present_state.000000  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                    ;
; present_state.T0      ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 1                    ;
; present_state.T1      ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 1                    ;
; present_state.T2      ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 1                    ;
; present_state.ld3     ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.ld4     ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.ld5     ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.ld6     ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.ld7     ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.ldi3    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 1                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.ldi4    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 1                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.ldi5    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.st3     ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.st4     ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.st5     ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.st6     ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.st7     ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.ALUi3   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 1                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.ALUi4   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 1                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.ALUi5   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 1                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.ALU3    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 1                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.ALU4    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 1                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.ALU5    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.notneg3 ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.notneg4 ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.notneg5 ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.muldiv3 ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.muldiv4 ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.muldiv5 ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.muldiv6 ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.br3     ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.br4     ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.br5     ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.br6     ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.jr3     ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.jal3    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 1                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.jal4    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 1                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.in3     ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 1                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.out3    ; 0                  ; 0                   ; 0                   ; 0                   ; 1                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.mfhi3   ; 0                  ; 0                   ; 0                   ; 1                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.mflo3   ; 0                  ; 0                   ; 1                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.halt3   ; 0                  ; 1                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
; present_state.nop3    ; 1                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ;
+-----------------------+--------------------+---------------------+---------------------+---------------------+--------------------+-------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+--------------------+--------------------+--------------------+---------------------+---------------------+---------------------+-------------------+-------------------+-------------------+-------------------+-------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                         ;
+-----------------------------------------------------+------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal          ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------+------------------------+
; ControlUnit:CU|clear                                ; ControlUnit:CU|WideOr51      ; yes                    ;
; ControlUnit:CU|next_state.T0_899                    ; ControlUnit:CU|WideNor0      ; yes                    ;
; Bus:bus|q[29]                                       ; Bus:bus|q[31]                ; yes                    ;
; ControlUnit:CU|IRin                                 ; ControlUnit:CU|WideOr12      ; yes                    ;
; Bus:bus|q[30]                                       ; Bus:bus|q[31]                ; yes                    ;
; Bus:bus|q[31]                                       ; Bus:bus|q[31]                ; yes                    ;
; ControlUnit:CU|next_state.ld7_867                   ; ControlUnit:CU|WideNor0      ; yes                    ;
; ControlUnit:CU|next_state.ldi5_851                  ; ControlUnit:CU|WideNor0      ; yes                    ;
; ControlUnit:CU|next_state.st7_819                   ; ControlUnit:CU|WideNor0      ; yes                    ;
; ControlUnit:CU|next_state.ALUi5_803                 ; ControlUnit:CU|WideNor0      ; yes                    ;
; ControlUnit:CU|next_state.ALU5_787                  ; ControlUnit:CU|WideNor0      ; yes                    ;
; ControlUnit:CU|next_state.notneg5_771               ; ControlUnit:CU|WideNor0      ; yes                    ;
; ControlUnit:CU|next_state.muldiv6_747               ; ControlUnit:CU|WideNor0      ; yes                    ;
; ControlUnit:CU|next_state.br6_723                   ; ControlUnit:CU|WideNor0      ; yes                    ;
; ControlUnit:CU|next_state.jal4_715                  ; ControlUnit:CU|WideNor0      ; yes                    ;
; ControlUnit:CU|PCout                                ; ControlUnit:CU|WideOr8       ; yes                    ;
; ControlUnit:CU|ZLOout                               ; ControlUnit:CU|WideOr17      ; yes                    ;
; SE:SelectAndEncode|decode[2]                        ; SE:SelectAndEncode|decode[2] ; yes                    ;
; SE:SelectAndEncode|decode[1]                        ; SE:SelectAndEncode|decode[2] ; yes                    ;
; SE:SelectAndEncode|decode[0]                        ; SE:SelectAndEncode|decode[2] ; yes                    ;
; SE:SelectAndEncode|decode[3]                        ; SE:SelectAndEncode|decode[2] ; yes                    ;
; ControlUnit:CU|BAout                                ; ControlUnit:CU|WideOr47      ; yes                    ;
; ControlUnit:CU|Rout                                 ; ControlUnit:CU|WideOr44      ; yes                    ;
; ControlUnit:CU|MDRout                               ; ControlUnit:CU|WideOr29      ; yes                    ;
; ControlUnit:CU|CSignout                             ; ControlUnit:CU|WideOr20      ; yes                    ;
; Bus:bus|q[28]                                       ; Bus:bus|q[31]                ; yes                    ;
; Bus:bus|q[27]                                       ; Bus:bus|q[31]                ; yes                    ;
; Bus:bus|q[18]                                       ; Bus:bus|q[31]                ; yes                    ;
; ControlUnit:CU|R15inC                               ; ControlUnit:CU|WideOr53      ; yes                    ;
; ControlUnit:CU|Grb                                  ; ControlUnit:CU|WideOr39      ; yes                    ;
; ControlUnit:CU|Gra                                  ; ControlUnit:CU|WideOr36      ; yes                    ;
; ControlUnit:CU|Grc                                  ; ControlUnit:CU|WideOr41      ; yes                    ;
; ControlUnit:CU|IncPC                                ; ControlUnit:CU|WideOr10      ; yes                    ;
; ControlUnit:CU|aluControl[1]                        ; ControlUnit:CU|Selector110   ; yes                    ;
; ControlUnit:CU|aluControl[2]                        ; ControlUnit:CU|Selector110   ; yes                    ;
; ControlUnit:CU|aluControl[0]                        ; ControlUnit:CU|Selector110   ; yes                    ;
; Bus:bus|q[1]                                        ; Bus:bus|q[31]                ; yes                    ;
; Bus:bus|q[0]                                        ; Bus:bus|q[31]                ; yes                    ;
; Bus:bus|q[2]                                        ; Bus:bus|q[31]                ; yes                    ;
; Bus:bus|q[3]                                        ; Bus:bus|q[31]                ; yes                    ;
; Bus:bus|q[4]                                        ; Bus:bus|q[31]                ; yes                    ;
; Bus:bus|q[5]                                        ; Bus:bus|q[31]                ; yes                    ;
; Bus:bus|q[6]                                        ; Bus:bus|q[31]                ; yes                    ;
; Bus:bus|q[7]                                        ; Bus:bus|q[31]                ; yes                    ;
; Bus:bus|q[8]                                        ; Bus:bus|q[31]                ; yes                    ;
; Bus:bus|q[9]                                        ; Bus:bus|q[31]                ; yes                    ;
; Bus:bus|q[10]                                       ; Bus:bus|q[31]                ; yes                    ;
; Bus:bus|q[11]                                       ; Bus:bus|q[31]                ; yes                    ;
; Bus:bus|q[12]                                       ; Bus:bus|q[31]                ; yes                    ;
; Bus:bus|q[13]                                       ; Bus:bus|q[31]                ; yes                    ;
; Bus:bus|q[14]                                       ; Bus:bus|q[31]                ; yes                    ;
; Bus:bus|q[15]                                       ; Bus:bus|q[31]                ; yes                    ;
; Bus:bus|q[16]                                       ; Bus:bus|q[31]                ; yes                    ;
; Bus:bus|q[17]                                       ; Bus:bus|q[31]                ; yes                    ;
; Bus:bus|q[19]                                       ; Bus:bus|q[31]                ; yes                    ;
; Bus:bus|q[20]                                       ; Bus:bus|q[31]                ; yes                    ;
; Bus:bus|q[21]                                       ; Bus:bus|q[31]                ; yes                    ;
; Bus:bus|q[22]                                       ; Bus:bus|q[31]                ; yes                    ;
; Bus:bus|q[23]                                       ; Bus:bus|q[31]                ; yes                    ;
; Bus:bus|q[24]                                       ; Bus:bus|q[31]                ; yes                    ;
; Bus:bus|q[25]                                       ; Bus:bus|q[31]                ; yes                    ;
; Bus:bus|q[26]                                       ; Bus:bus|q[31]                ; yes                    ;
; ControlUnit:CU|aluControl[3]                        ; ControlUnit:CU|Selector113   ; yes                    ;
; ControlUnit:CU|aluControl[4]                        ; ControlUnit:CU|Selector113   ; yes                    ;
; ControlUnit:CU|Zin                                  ; ControlUnit:CU|WideOr14      ; yes                    ;
; ControlUnit:CU|MDRin                                ; ControlUnit:CU|WideOr33      ; yes                    ;
; ControlUnit:CU|read                                 ; ControlUnit:CU|WideOr50      ; yes                    ;
; ControlUnit:CU|next_state.halt3_707                 ; ControlUnit:CU|WideNor0      ; yes                    ;
; ControlUnit:CU|next_state.ld6_875                   ; ControlUnit:CU|WideNor0      ; yes                    ;
; ControlUnit:CU|next_state.ldi4_859                  ; ControlUnit:CU|WideNor0      ; yes                    ;
; ControlUnit:CU|next_state.st6_827                   ; ControlUnit:CU|WideNor0      ; yes                    ;
; ControlUnit:CU|next_state.ALUi4_811                 ; ControlUnit:CU|WideNor0      ; yes                    ;
; ControlUnit:CU|next_state.ALU4_795                  ; ControlUnit:CU|WideNor0      ; yes                    ;
; ControlUnit:CU|next_state.notneg4_779               ; ControlUnit:CU|WideNor0      ; yes                    ;
; ControlUnit:CU|next_state.muldiv5_755               ; ControlUnit:CU|WideNor0      ; yes                    ;
; ControlUnit:CU|next_state.br5_731                   ; ControlUnit:CU|WideNor0      ; yes                    ;
; ControlUnit:CU|next_state.br4_739                   ; ControlUnit:CU|WideNor0      ; yes                    ;
; ControlUnit:CU|next_state.ld5_883                   ; ControlUnit:CU|WideNor0      ; yes                    ;
; ControlUnit:CU|next_state.st5_835                   ; ControlUnit:CU|WideNor0      ; yes                    ;
; ControlUnit:CU|next_state.ld4_891                   ; ControlUnit:CU|WideNor0      ; yes                    ;
; ControlUnit:CU|next_state.st4_843                   ; ControlUnit:CU|WideNor0      ; yes                    ;
; ControlUnit:CU|next_state.muldiv4_763               ; ControlUnit:CU|WideNor0      ; yes                    ;
; ControlUnit:CU|Yin                                  ; ControlUnit:CU|WideOr55      ; yes                    ;
; ControlUnit:CU|RAMenable                            ; ControlUnit:CU|WideOr27      ; yes                    ;
; ControlUnit:CU|MARin                                ; ControlUnit:CU|WideOr32      ; yes                    ;
; Number of user-specified and inferred latches = 85  ;                              ;                        ;
+-----------------------------------------------------+------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; ZMux:ZMUX|Zout[1..31]                   ; Lost fanout                            ;
; InPort:InPort|q[1..31]                  ; Lost fanout                            ;
; ZMux:ZMUX|Zout[0]                       ; Lost fanout                            ;
; InPort:InPort|q[0]                      ; Lost fanout                            ;
; register:ZHI|q[0..31]                   ; Lost fanout                            ;
; register:LO|q[0..31]                    ; Lost fanout                            ;
; register:HI|q[0..31]                    ; Lost fanout                            ;
; OutPort:OutPort|q[0..31]                ; Stuck at GND due to stuck port data_in ;
; register:R14|q[0..31]                   ; Stuck at GND due to stuck port data_in ;
; register:R13|q[0..31]                   ; Stuck at GND due to stuck port data_in ;
; register:R12|q[0..31]                   ; Stuck at GND due to stuck port data_in ;
; register:R11|q[0..31]                   ; Stuck at GND due to stuck port data_in ;
; register:R10|q[0..31]                   ; Stuck at GND due to stuck port data_in ;
; register:R9|q[0..31]                    ; Stuck at GND due to stuck port data_in ;
; register:R8|q[0..31]                    ; Stuck at GND due to stuck port data_in ;
; register:R7|q[0..31]                    ; Stuck at GND due to stuck port data_in ;
; register:R6|q[0..31]                    ; Stuck at GND due to stuck port data_in ;
; register:R5|q[0..31]                    ; Stuck at GND due to stuck port data_in ;
; register:R4|q[0..31]                    ; Stuck at GND due to stuck port data_in ;
; register:R3|q[0..31]                    ; Stuck at GND due to stuck port data_in ;
; register:R2|q[0..31]                    ; Stuck at GND due to stuck port data_in ;
; register:R1|q[0..31]                    ; Stuck at GND due to stuck port data_in ;
; reg0:R0|register:R0|q[0..31]            ; Stuck at GND due to stuck port data_in ;
; ControlUnit:CU|present_state~27         ; Lost fanout                            ;
; ControlUnit:CU|present_state~28         ; Lost fanout                            ;
; ControlUnit:CU|present_state~29         ; Lost fanout                            ;
; ControlUnit:CU|present_state~30         ; Lost fanout                            ;
; ControlUnit:CU|present_state~31         ; Lost fanout                            ;
; ControlUnit:CU|present_state~32         ; Lost fanout                            ;
; Total Number of Removed Registers = 678 ;                                        ;
+-----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 244   ;
; Number of registers using Synchronous Clear  ; 201   ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 43    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 201   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------+
; Registers Packed Into Inferred Megafunctions   ;
+------------------+----------------------+------+
; Register Name    ; Megafunction         ; Type ;
+------------------+----------------------+------+
; RAM:RAM|q[0..31] ; RAM:RAM|memory_rtl_0 ; RAM  ;
+------------------+----------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DataPath|register:IR|q[14]                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DataPath|register:MAR|q[0]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DataPath|register:R15|q[19]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DataPath|pc:PC|q[24]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DataPath|register:Y|q[4]                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DataPath|MDR:MDR|Q[12]                     ;
; 36:1               ; 16 bits   ; 384 LEs       ; 128 LEs              ; 256 LEs                ; Yes        ; |DataPath|register:ZLO|q[18]                ;
; 37:1               ; 13 bits   ; 312 LEs       ; 117 LEs              ; 195 LEs                ; Yes        ; |DataPath|register:ZLO|q[10]                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DataPath|ALU:alu|ShiftLeft1                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DataPath|ALU:alu|ShiftRight1               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DataPath|ALU:alu|ShiftRight1               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DataPath|ALU:alu|ShiftRight0               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DataPath|ALU:alu|ShiftLeft1                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DataPath|SE:SelectAndEncode|decode[3]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DataPath|ALU:alu|ShiftLeft0                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DataPath|ALU:alu|ShiftRight2               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DataPath|ALU:alu|ShiftRight2               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DataPath|ALU:alu|ShiftRight1               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DataPath|ALU:alu|ShiftLeft0                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DataPath|ALU:alu|ShiftRight1               ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |DataPath|ALU:alu|BoothAlgorithm:mul|Mux14  ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |DataPath|ALU:alu|ShiftRight1               ;
; 6:1                ; 12 bits   ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; No         ; |DataPath|ALU:alu|ShiftLeft1                ;
; 6:1                ; 24 bits   ; 96 LEs        ; 72 LEs               ; 24 LEs                 ; No         ; |DataPath|ALU:alu|ShiftRight2               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DataPath|ControlUnit:CU|Selector99         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DataPath|ALU:alu|BoothAlgorithm:mul|Mux491 ;
; 6:1                ; 26 bits   ; 104 LEs       ; 104 LEs              ; 0 LEs                  ; No         ; |DataPath|ALU:alu|BoothAlgorithm:mul|Mux82  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DataPath|Bus:bus|q[10]                     ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DataPath|ALU:alu|BoothAlgorithm:mul|Mux426 ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DataPath|ALU:alu|BoothAlgorithm:mul|Mux355 ;
; 6:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |DataPath|ALU:alu|BoothAlgorithm:mul|Mux288 ;
; 6:1                ; 18 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |DataPath|ALU:alu|BoothAlgorithm:mul|Mux214 ;
; 6:1                ; 22 bits   ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; No         ; |DataPath|ALU:alu|BoothAlgorithm:mul|Mux153 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |DataPath|ALU:alu|ShiftLeft1                ;
; 8:1                ; 29 bits   ; 145 LEs       ; 116 LEs              ; 29 LEs                 ; No         ; |DataPath|ALU:alu|BoothAlgorithm:mul|Mux60  ;
; 8:1                ; 25 bits   ; 125 LEs       ; 100 LEs              ; 25 LEs                 ; No         ; |DataPath|ALU:alu|BoothAlgorithm:mul|Mux108 ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; No         ; |DataPath|ALU:alu|BoothAlgorithm:mul|Mux458 ;
; 8:1                ; 9 bits    ; 45 LEs        ; 36 LEs               ; 9 LEs                  ; No         ; |DataPath|ALU:alu|BoothAlgorithm:mul|Mux392 ;
; 8:1                ; 13 bits   ; 65 LEs        ; 52 LEs               ; 13 LEs                 ; No         ; |DataPath|ALU:alu|BoothAlgorithm:mul|Mux316 ;
; 8:1                ; 17 bits   ; 85 LEs        ; 68 LEs               ; 17 LEs                 ; No         ; |DataPath|ALU:alu|BoothAlgorithm:mul|Mux252 ;
; 8:1                ; 21 bits   ; 105 LEs       ; 84 LEs               ; 21 LEs                 ; No         ; |DataPath|ALU:alu|BoothAlgorithm:mul|Mux193 ;
; 8:1                ; 6 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; No         ; |DataPath|ALU:alu|ShiftRight2               ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |DataPath|ALU:alu|ShiftLeft0                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for RAM:RAM|altsyncram:memory_rtl_0|altsyncram_2ed1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg0:R0|register:R0    ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R1            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R2            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R3            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R4            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R5            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R6            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R7            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R8            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R9            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R10           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R11           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R12           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R13           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R14           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R15           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:HI            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:LO            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:ZHI           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:ZLO           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------+
; Parameter Settings for User Entity Instance: pc:PC ;
+----------------+-------+---------------------------+
; Parameter Name ; Value ; Type                      ;
+----------------+-------+---------------------------+
; INITIAL_ADDR   ; 0     ; Signed Integer            ;
+----------------+-------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:IR            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:Y             ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:MAR           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 9                                ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:RAM ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer              ;
; ADDR_SPACE     ; 9     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InPort:InPort          ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OutPort:OutPort        ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ControlUnit:CU ;
+----------------+--------+-----------------------------------+
; Parameter Name ; Value  ; Type                              ;
+----------------+--------+-----------------------------------+
; Reset_state    ; 000000 ; Unsigned Binary                   ;
; T0             ; 000001 ; Unsigned Binary                   ;
; T1             ; 000010 ; Unsigned Binary                   ;
; T2             ; 000011 ; Unsigned Binary                   ;
; ld3            ; 000100 ; Unsigned Binary                   ;
; ld4            ; 000101 ; Unsigned Binary                   ;
; ld5            ; 000110 ; Unsigned Binary                   ;
; ld6            ; 000111 ; Unsigned Binary                   ;
; ld7            ; 001000 ; Unsigned Binary                   ;
; ldi3           ; 001001 ; Unsigned Binary                   ;
; ldi4           ; 001010 ; Unsigned Binary                   ;
; ldi5           ; 001011 ; Unsigned Binary                   ;
; st3            ; 001100 ; Unsigned Binary                   ;
; st4            ; 001101 ; Unsigned Binary                   ;
; st5            ; 001110 ; Unsigned Binary                   ;
; st6            ; 001111 ; Unsigned Binary                   ;
; st7            ; 010000 ; Unsigned Binary                   ;
; ALUi3          ; 010001 ; Unsigned Binary                   ;
; ALUi4          ; 010010 ; Unsigned Binary                   ;
; ALUi5          ; 010011 ; Unsigned Binary                   ;
; ALU3           ; 010100 ; Unsigned Binary                   ;
; ALU4           ; 010101 ; Unsigned Binary                   ;
; ALU5           ; 010110 ; Unsigned Binary                   ;
; notneg3        ; 010111 ; Unsigned Binary                   ;
; notneg4        ; 011000 ; Unsigned Binary                   ;
; notneg5        ; 011001 ; Unsigned Binary                   ;
; muldiv3        ; 011010 ; Unsigned Binary                   ;
; muldiv4        ; 011011 ; Unsigned Binary                   ;
; muldiv5        ; 011100 ; Unsigned Binary                   ;
; muldiv6        ; 011101 ; Unsigned Binary                   ;
; br3            ; 011110 ; Unsigned Binary                   ;
; br4            ; 011111 ; Unsigned Binary                   ;
; br5            ; 100000 ; Unsigned Binary                   ;
; br6            ; 100001 ; Unsigned Binary                   ;
; jr3            ; 100010 ; Unsigned Binary                   ;
; jal3           ; 100011 ; Unsigned Binary                   ;
; jal4           ; 100100 ; Unsigned Binary                   ;
; in3            ; 100101 ; Unsigned Binary                   ;
; out3           ; 100110 ; Unsigned Binary                   ;
; mfhi3          ; 100111 ; Unsigned Binary                   ;
; mflo3          ; 101000 ; Unsigned Binary                   ;
; halt3          ; 101001 ; Unsigned Binary                   ;
; nop3           ; 101010 ; Unsigned Binary                   ;
; ALUadd         ; 00011  ; Unsigned Binary                   ;
; ALUand         ; 00101  ; Unsigned Binary                   ;
; ALUor          ; 00110  ; Unsigned Binary                   ;
; ld             ; 00000  ; Unsigned Binary                   ;
; ldi            ; 00001  ; Unsigned Binary                   ;
; st             ; 00010  ; Unsigned Binary                   ;
; add            ; 00011  ; Unsigned Binary                   ;
; sub            ; 00100  ; Unsigned Binary                   ;
; ANDop          ; 00101  ; Unsigned Binary                   ;
; ORop           ; 00110  ; Unsigned Binary                   ;
; shr            ; 00111  ; Unsigned Binary                   ;
; shra           ; 01000  ; Unsigned Binary                   ;
; shl            ; 01001  ; Unsigned Binary                   ;
; ror            ; 01010  ; Unsigned Binary                   ;
; rol            ; 01011  ; Unsigned Binary                   ;
; mul            ; 01111  ; Unsigned Binary                   ;
; div            ; 10000  ; Unsigned Binary                   ;
; neg            ; 10001  ; Unsigned Binary                   ;
; NOTop          ; 10010  ; Unsigned Binary                   ;
; addi           ; 01100  ; Unsigned Binary                   ;
; andi           ; 01101  ; Unsigned Binary                   ;
; ori            ; 01110  ; Unsigned Binary                   ;
; br             ; 10011  ; Unsigned Binary                   ;
; jr             ; 10100  ; Unsigned Binary                   ;
; jal            ; 10101  ; Unsigned Binary                   ;
; in             ; 10110  ; Unsigned Binary                   ;
; out            ; 10111  ; Unsigned Binary                   ;
; mfhi           ; 11000  ; Unsigned Binary                   ;
; mflo           ; 11001  ; Unsigned Binary                   ;
; nop            ; 11010  ; Unsigned Binary                   ;
; halt           ; 11011  ; Unsigned Binary                   ;
+----------------+--------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:RAM|altsyncram:memory_rtl_0            ;
+------------------------------------+---------------------------------------+----------------+
; Parameter Name                     ; Value                                 ; Type           ;
+------------------------------------+---------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped        ;
; OPERATION_MODE                     ; ROM                                   ; Untyped        ;
; WIDTH_A                            ; 32                                    ; Untyped        ;
; WIDTHAD_A                          ; 9                                     ; Untyped        ;
; NUMWORDS_A                         ; 512                                   ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped        ;
; WIDTH_B                            ; 1                                     ; Untyped        ;
; WIDTHAD_B                          ; 1                                     ; Untyped        ;
; NUMWORDS_B                         ; 1                                     ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped        ;
; BYTE_SIZE                          ; 8                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped        ;
; INIT_FILE                          ; db/elec374-lab.ram0_RAM_15119.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                             ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_2ed1                       ; Untyped        ;
+------------------------------------+---------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                            ;
+-------------------------------------------+---------------------------------+
; Name                                      ; Value                           ;
+-------------------------------------------+---------------------------------+
; Number of entity instances                ; 1                               ;
; Entity Instance                           ; RAM:RAM|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                             ;
;     -- WIDTH_A                            ; 32                              ;
;     -- NUMWORDS_A                         ; 512                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                    ;
;     -- WIDTH_B                            ; 1                               ;
;     -- NUMWORDS_B                         ; 1                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ;
+-------------------------------------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bus:bus"                                                                                                                                                                                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BusMuxInZMux ; Input  ; Warning  ; Input port expression (64 bits) is wider than the input port (32 bits) it drives.  The 32 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; S0           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; S1           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; S2           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; S3           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; S4           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SE:SelectAndEncode"                                                                                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; in   ; Output ; Warning  ; Output or bidir port (17 bits) is wider than the port expression (16 bits) it drives; bit(s) "in[16..16]" have no fanouts  ;
; out  ; Output ; Warning  ; Output or bidir port (17 bits) is wider than the port expression (16 bits) it drives; bit(s) "out[16..16]" have no fanouts ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ZMux:ZMUX"                                                                                                                                                                    ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                  ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BusMuxOut ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (64 bits) it drives.  The 32 most-significant bit(s) in the port expression will be connected to GND. ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|carrylookaheadlogic:b2v_inst4"                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; P2   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; G2   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; P3   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; G3   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; c2   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; c3   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; c4   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst|carrylookaheadlogic:b2v_inst4" ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                        ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; c4   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                       ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst|FourBitAdder:b2v_inst|carrylookaheadlogic:b2v_inst6" ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                              ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; c4   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                             ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst"             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Gpp  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Ppp  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Mar 30 13:45:58 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off elec374-lab -c elec374-lab
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file boothsalgorithm.v
    Info (12023): Found entity 1: BoothAlgorithm
Info (12021): Found 1 design units, including 1 entities, in source file bcell.v
    Info (12023): Found entity 1: BCell
Info (12021): Found 1 design units, including 1 entities, in source file thirtytwobitadder.v
    Info (12023): Found entity 1: ThirtyTwoBitAdder
Info (12021): Found 1 design units, including 1 entities, in source file sixteenbitadder.v
    Info (12023): Found entity 1: SixteenBitAdder
Info (12021): Found 1 design units, including 1 entities, in source file fourbitadder.v
    Info (12023): Found entity 1: FourBitAdder
Info (12021): Found 1 design units, including 1 entities, in source file carrylookaheadlogic.v
    Info (12023): Found entity 1: carrylookaheadlogic
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: DataPath
Info (12021): Found 1 design units, including 1 entities, in source file mdr.v
    Info (12023): Found entity 1: MDR
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file bus.v
    Info (12023): Found entity 1: Bus
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb.v
    Info (12023): Found entity 1: datapath_tb
Info (12021): Found 1 design units, including 1 entities, in source file zmux.v
    Info (12023): Found entity 1: ZMux
Info (12021): Found 1 design units, including 1 entities, in source file lookaheadadder.v
    Info (12023): Found entity 1: lookaheadadder
Info (12021): Found 1 design units, including 1 entities, in source file nonrestoringdivision.v
    Info (12023): Found entity 1: NonRestoringDivision
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: pc
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM
Info (12021): Found 1 design units, including 1 entities, in source file se.v
    Info (12023): Found entity 1: SE
Info (12021): Found 1 design units, including 1 entities, in source file reg0.v
    Info (12023): Found entity 1: reg0
Info (12021): Found 1 design units, including 1 entities, in source file conff.v
    Info (12023): Found entity 1: conFF
Info (12021): Found 1 design units, including 1 entities, in source file load_tb.v
    Info (12023): Found entity 1: load_tb
Info (12021): Found 1 design units, including 1 entities, in source file loadi_tb.v
    Info (12023): Found entity 1: loadI_tb
Info (12021): Found 1 design units, including 1 entities, in source file andi_tb.v
    Info (12023): Found entity 1: andI_tb
Info (12021): Found 1 design units, including 1 entities, in source file ori_tb.v
    Info (12023): Found entity 1: orI_tb
Info (12021): Found 1 design units, including 1 entities, in source file jr_tb.v
    Info (12023): Found entity 1: jr_tb
Info (12021): Found 1 design units, including 1 entities, in source file jal_tb.v
    Info (12023): Found entity 1: jal_tb
Info (12021): Found 1 design units, including 1 entities, in source file mfhi_tb.v
    Info (12023): Found entity 1: mfhi_tb
Info (12021): Found 1 design units, including 1 entities, in source file mflo_tb.v
    Info (12023): Found entity 1: mflo_tb
Info (12021): Found 1 design units, including 1 entities, in source file inport.v
    Info (12023): Found entity 1: InPort
Info (12021): Found 1 design units, including 1 entities, in source file outport.v
    Info (12023): Found entity 1: OutPort
Info (12021): Found 1 design units, including 1 entities, in source file outport_tb.v
    Info (12023): Found entity 1: outPort_tb
Info (12021): Found 1 design units, including 1 entities, in source file inport_tb.v
    Info (12023): Found entity 1: inPort_tb
Info (12021): Found 1 design units, including 1 entities, in source file branch_tb.v
    Info (12023): Found entity 1: branch_tb
Info (12021): Found 1 design units, including 1 entities, in source file store_tb.v
    Info (12023): Found entity 1: store_tb
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.v
    Info (12023): Found entity 1: ControlUnit
Info (12021): Found 1 design units, including 1 entities, in source file cu_tb.v
    Info (12023): Found entity 1: CU_tb
Info (12021): Found 1 design units, including 1 entities, in source file seven_seg_display_out.v
    Info (12023): Found entity 1: Seven_Seg_Display_Out
Info (12021): Found 1 design units, including 1 entities, in source file clockgen.v
    Info (12023): Found entity 1: clockgen
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(55): created implicit net for "HIin"
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(56): created implicit net for "LOin"
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(91): created implicit net for "S0"
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(91): created implicit net for "S1"
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(91): created implicit net for "S2"
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(91): created implicit net for "S3"
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(91): created implicit net for "S4"
Warning (10236): Verilog HDL Implicit Net warning at lookaheadadder.v(20): created implicit net for "g"
Warning (10236): Verilog HDL Implicit Net warning at lookaheadadder.v(21): created implicit net for "p"
Info (12127): Elaborating entity "DataPath" for the top level hierarchy
Warning (10034): Output port "led[7..4]" at DataPath.v(6) has no driver
Info (12128): Elaborating entity "reg0" for hierarchy "reg0:R0"
Info (12128): Elaborating entity "register" for hierarchy "reg0:R0|register:R0"
Info (12128): Elaborating entity "pc" for hierarchy "pc:PC"
Info (12128): Elaborating entity "MDR" for hierarchy "MDR:MDR"
Info (12128): Elaborating entity "register" for hierarchy "register:MAR"
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:RAM"
Warning (10850): Verilog HDL warning at ram.v(10): number of words (513) in memory file does not match the number of elements in the address range [0:511]
Info (10264): Verilog HDL Case Statement information at ram.v(14): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "InPort" for hierarchy "InPort:InPort"
Info (12128): Elaborating entity "OutPort" for hierarchy "OutPort:OutPort"
Info (12128): Elaborating entity "Seven_Seg_Display_Out" for hierarchy "Seven_Seg_Display_Out:Disp"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu"
Warning (10270): Verilog HDL Case Statement warning at ALU.v(31): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at ALU.v(19): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "lookaheadadder" for hierarchy "ALU:alu|lookaheadadder:addSub"
Info (12128): Elaborating entity "ThirtyTwoBitAdder" for hierarchy "ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst"
Info (12128): Elaborating entity "SixteenBitAdder" for hierarchy "ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst"
Info (12128): Elaborating entity "FourBitAdder" for hierarchy "ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst|FourBitAdder:b2v_inst"
Info (12128): Elaborating entity "BCell" for hierarchy "ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst|FourBitAdder:b2v_inst|BCell:b2v_inst"
Info (12128): Elaborating entity "carrylookaheadlogic" for hierarchy "ALU:alu|lookaheadadder:addSub|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst|SixteenBitAdder:b2v_inst|FourBitAdder:b2v_inst|carrylookaheadlogic:b2v_inst6"
Info (12128): Elaborating entity "BoothAlgorithm" for hierarchy "ALU:alu|BoothAlgorithm:mul"
Warning (10199): Verilog HDL Case Statement warning at BoothsAlgorithm.v(25): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at BoothsAlgorithm.v(26): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at BoothsAlgorithm.v(28): case item expression never matches the case expression
Warning (10230): Verilog HDL assignment warning at BoothsAlgorithm.v(35): truncated value with size 66 to match size of target (64)
Info (12128): Elaborating entity "NonRestoringDivision" for hierarchy "ALU:alu|NonRestoringDivision:div"
Info (12128): Elaborating entity "ZMux" for hierarchy "ZMux:ZMUX"
Info (12128): Elaborating entity "conFF" for hierarchy "conFF:CONFF"
Warning (10036): Verilog HDL or VHDL warning at conff.v(8): object "temp" assigned a value but never read
Info (12128): Elaborating entity "SE" for hierarchy "SE:SelectAndEncode"
Warning (10230): Verilog HDL assignment warning at se.v(10): truncated value with size 5 to match size of target (4)
Warning (10240): Verilog HDL Always Construct warning at se.v(9): inferring latch(es) for variable "decode", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "decode[0]" at se.v(12)
Info (10041): Inferred latch for "decode[1]" at se.v(12)
Info (10041): Inferred latch for "decode[2]" at se.v(12)
Info (10041): Inferred latch for "decode[3]" at se.v(12)
Info (12128): Elaborating entity "Bus" for hierarchy "Bus:bus"
Warning (10240): Verilog HDL Always Construct warning at Bus.v(24): inferring latch(es) for variable "q", which holds its previous value in one or more paths through the always construct
Warning (10034): Output port "S0" at Bus.v(11) has no driver
Warning (10034): Output port "S1" at Bus.v(11) has no driver
Warning (10034): Output port "S2" at Bus.v(11) has no driver
Warning (10034): Output port "S3" at Bus.v(11) has no driver
Warning (10034): Output port "S4" at Bus.v(11) has no driver
Info (10041): Inferred latch for "q[0]" at Bus.v(100)
Info (10041): Inferred latch for "q[1]" at Bus.v(100)
Info (10041): Inferred latch for "q[2]" at Bus.v(100)
Info (10041): Inferred latch for "q[3]" at Bus.v(100)
Info (10041): Inferred latch for "q[4]" at Bus.v(100)
Info (10041): Inferred latch for "q[5]" at Bus.v(100)
Info (10041): Inferred latch for "q[6]" at Bus.v(100)
Info (10041): Inferred latch for "q[7]" at Bus.v(100)
Info (10041): Inferred latch for "q[8]" at Bus.v(100)
Info (10041): Inferred latch for "q[9]" at Bus.v(100)
Info (10041): Inferred latch for "q[10]" at Bus.v(100)
Info (10041): Inferred latch for "q[11]" at Bus.v(100)
Info (10041): Inferred latch for "q[12]" at Bus.v(100)
Info (10041): Inferred latch for "q[13]" at Bus.v(100)
Info (10041): Inferred latch for "q[14]" at Bus.v(100)
Info (10041): Inferred latch for "q[15]" at Bus.v(100)
Info (10041): Inferred latch for "q[16]" at Bus.v(100)
Info (10041): Inferred latch for "q[17]" at Bus.v(100)
Info (10041): Inferred latch for "q[18]" at Bus.v(100)
Info (10041): Inferred latch for "q[19]" at Bus.v(100)
Info (10041): Inferred latch for "q[20]" at Bus.v(100)
Info (10041): Inferred latch for "q[21]" at Bus.v(100)
Info (10041): Inferred latch for "q[22]" at Bus.v(100)
Info (10041): Inferred latch for "q[23]" at Bus.v(100)
Info (10041): Inferred latch for "q[24]" at Bus.v(100)
Info (10041): Inferred latch for "q[25]" at Bus.v(100)
Info (10041): Inferred latch for "q[26]" at Bus.v(100)
Info (10041): Inferred latch for "q[27]" at Bus.v(100)
Info (10041): Inferred latch for "q[28]" at Bus.v(100)
Info (10041): Inferred latch for "q[29]" at Bus.v(100)
Info (10041): Inferred latch for "q[30]" at Bus.v(100)
Info (10041): Inferred latch for "q[31]" at Bus.v(100)
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ControlUnit:CU"
Info (10264): Verilog HDL Case Statement information at ControlUnit.v(51): all case item expressions in this case statement are onehot
Warning (10235): Verilog HDL Always Construct warning at ControlUnit.v(186): variable "IR" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ControlUnit.v(204): variable "IR" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ControlUnit.v(222): variable "IR" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ControlUnit.v(246): variable "IR" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at ControlUnit.v(246): incomplete case statement has no default case item
Warning (10235): Verilog HDL Always Construct warning at ControlUnit.v(279): variable "conOut" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "PCout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "PCin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "IncPC", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "IRin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "Zin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "ZLOout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "ZHIout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "CSignout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "aluControl", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "RAMenable", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "MDRout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "MARin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "MDRin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "Gra", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "Grb", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "Grc", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "Rin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "Rout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "BAout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "read", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "write", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "clear", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "conin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "ZMuxEnable", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "ZSelect", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "ZMuxOut", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "OutPortenable", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "PortInout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "R15inC", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "Yin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "HIout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "HIin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "LOout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "LOin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(79): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "next_state.halt3" at ControlUnit.v(79)
Info (10041): Inferred latch for "next_state.jal4" at ControlUnit.v(79)
Info (10041): Inferred latch for "next_state.br6" at ControlUnit.v(79)
Info (10041): Inferred latch for "next_state.br5" at ControlUnit.v(79)
Info (10041): Inferred latch for "next_state.br4" at ControlUnit.v(79)
Info (10041): Inferred latch for "next_state.muldiv6" at ControlUnit.v(79)
Info (10041): Inferred latch for "next_state.muldiv5" at ControlUnit.v(79)
Info (10041): Inferred latch for "next_state.muldiv4" at ControlUnit.v(79)
Info (10041): Inferred latch for "next_state.notneg5" at ControlUnit.v(79)
Info (10041): Inferred latch for "next_state.notneg4" at ControlUnit.v(79)
Info (10041): Inferred latch for "next_state.ALU5" at ControlUnit.v(79)
Info (10041): Inferred latch for "next_state.ALU4" at ControlUnit.v(79)
Info (10041): Inferred latch for "next_state.ALUi5" at ControlUnit.v(79)
Info (10041): Inferred latch for "next_state.ALUi4" at ControlUnit.v(79)
Info (10041): Inferred latch for "next_state.st7" at ControlUnit.v(79)
Info (10041): Inferred latch for "next_state.st6" at ControlUnit.v(79)
Info (10041): Inferred latch for "next_state.st5" at ControlUnit.v(79)
Info (10041): Inferred latch for "next_state.st4" at ControlUnit.v(79)
Info (10041): Inferred latch for "next_state.ldi5" at ControlUnit.v(79)
Info (10041): Inferred latch for "next_state.ldi4" at ControlUnit.v(79)
Info (10041): Inferred latch for "next_state.ld7" at ControlUnit.v(79)
Info (10041): Inferred latch for "next_state.ld6" at ControlUnit.v(79)
Info (10041): Inferred latch for "next_state.ld5" at ControlUnit.v(79)
Info (10041): Inferred latch for "next_state.ld4" at ControlUnit.v(79)
Info (10041): Inferred latch for "next_state.T0" at ControlUnit.v(79)
Info (10041): Inferred latch for "next_state.000000" at ControlUnit.v(79)
Info (10041): Inferred latch for "LOin" at ControlUnit.v(79)
Info (10041): Inferred latch for "LOout" at ControlUnit.v(79)
Info (10041): Inferred latch for "HIin" at ControlUnit.v(79)
Info (10041): Inferred latch for "HIout" at ControlUnit.v(79)
Info (10041): Inferred latch for "Yin" at ControlUnit.v(79)
Info (10041): Inferred latch for "R15inC" at ControlUnit.v(79)
Info (10041): Inferred latch for "PortInout" at ControlUnit.v(79)
Info (10041): Inferred latch for "OutPortenable" at ControlUnit.v(79)
Info (10041): Inferred latch for "ZMuxOut" at ControlUnit.v(79)
Info (10041): Inferred latch for "ZSelect" at ControlUnit.v(79)
Info (10041): Inferred latch for "ZMuxEnable" at ControlUnit.v(79)
Info (10041): Inferred latch for "conin" at ControlUnit.v(79)
Info (10041): Inferred latch for "clear" at ControlUnit.v(79)
Info (10041): Inferred latch for "write" at ControlUnit.v(79)
Info (10041): Inferred latch for "read" at ControlUnit.v(79)
Info (10041): Inferred latch for "BAout" at ControlUnit.v(79)
Info (10041): Inferred latch for "Rout" at ControlUnit.v(79)
Info (10041): Inferred latch for "Rin" at ControlUnit.v(79)
Info (10041): Inferred latch for "Grc" at ControlUnit.v(79)
Info (10041): Inferred latch for "Grb" at ControlUnit.v(79)
Info (10041): Inferred latch for "Gra" at ControlUnit.v(79)
Info (10041): Inferred latch for "MDRin" at ControlUnit.v(79)
Info (10041): Inferred latch for "MARin" at ControlUnit.v(79)
Info (10041): Inferred latch for "MDRout" at ControlUnit.v(79)
Info (10041): Inferred latch for "RAMenable" at ControlUnit.v(79)
Info (10041): Inferred latch for "aluControl[0]" at ControlUnit.v(79)
Info (10041): Inferred latch for "aluControl[1]" at ControlUnit.v(79)
Info (10041): Inferred latch for "aluControl[2]" at ControlUnit.v(79)
Info (10041): Inferred latch for "aluControl[3]" at ControlUnit.v(79)
Info (10041): Inferred latch for "aluControl[4]" at ControlUnit.v(79)
Info (10041): Inferred latch for "CSignout" at ControlUnit.v(79)
Info (10041): Inferred latch for "ZHIout" at ControlUnit.v(79)
Info (10041): Inferred latch for "ZLOout" at ControlUnit.v(79)
Info (10041): Inferred latch for "Zin" at ControlUnit.v(79)
Info (10041): Inferred latch for "IRin" at ControlUnit.v(79)
Info (10041): Inferred latch for "IncPC" at ControlUnit.v(79)
Info (10041): Inferred latch for "PCin" at ControlUnit.v(79)
Info (10041): Inferred latch for "PCout" at ControlUnit.v(79)
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[63]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[62]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[61]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[60]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[59]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[58]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[57]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[56]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[55]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[54]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[53]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[52]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[51]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[50]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[49]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[48]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[47]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[46]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[45]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[44]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[43]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[42]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[41]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[40]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[39]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[38]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[37]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[36]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[35]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[34]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[33]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[63]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[62]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[61]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[60]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[59]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[58]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[57]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[56]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[55]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[54]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[53]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[52]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[51]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[50]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[49]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[48]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[47]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[46]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[45]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[44]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[43]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[42]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[41]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[40]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[39]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[38]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[37]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[36]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[35]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[34]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[33]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[63]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[62]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[61]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[60]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[59]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[58]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[57]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[56]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[55]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[54]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[53]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[52]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[51]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[50]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[49]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[48]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[47]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[46]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[45]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[44]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[43]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[42]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[41]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[40]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[39]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[38]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[37]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[36]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[35]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[34]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[33]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[63]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[62]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[61]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[60]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[59]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[58]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[57]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[56]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[55]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[54]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[53]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[52]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[51]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[50]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[49]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[48]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[47]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[46]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[45]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[44]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[43]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[42]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[41]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[40]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[39]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[38]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[37]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[36]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[35]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[34]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[33]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[63]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[62]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[61]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[60]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[59]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[58]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[57]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[56]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[55]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[54]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[53]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[52]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[51]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[50]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[49]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[48]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[47]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[46]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[45]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[44]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[43]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[42]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[41]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[40]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[39]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[38]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[37]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[36]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[35]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[34]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[33]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[63]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[62]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[61]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[60]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[59]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[58]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[57]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[56]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[55]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[54]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[53]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[52]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[51]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[50]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[49]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[48]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[47]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[46]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[45]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[44]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[43]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[42]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[41]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[40]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[39]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[38]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[37]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[36]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[35]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[34]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[33]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[63]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[62]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[61]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[60]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[59]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[58]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[57]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[56]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[55]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[54]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[53]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[52]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[51]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[50]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[49]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[48]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[47]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[46]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[45]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[44]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[43]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[42]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[41]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[40]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[39]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[38]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[37]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[36]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[35]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[34]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[33]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[63]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[62]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[61]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[60]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[59]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[58]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[57]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[56]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[55]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[54]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[53]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[52]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[51]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[50]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[49]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[48]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[47]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[46]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[45]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[44]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[43]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[42]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[41]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[40]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[39]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[38]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[37]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[36]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[35]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[34]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[33]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[63]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[62]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[61]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[60]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[59]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[58]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[57]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[56]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[55]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[54]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[53]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[52]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[51]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[50]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[49]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[48]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[47]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[46]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[45]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[44]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[43]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[42]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[41]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[40]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[39]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[38]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[37]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[36]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[35]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[34]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[33]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[63]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[62]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[61]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[60]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[59]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[58]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[57]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[56]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[55]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[54]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[53]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[52]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[51]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[50]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[49]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[48]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[47]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[46]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[45]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[44]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[43]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[42]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[41]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[40]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[39]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[38]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[37]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[36]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[35]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[34]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[33]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[63]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[62]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[61]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[60]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[59]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[58]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[57]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[56]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[55]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[54]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[53]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[52]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[51]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[50]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[49]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[48]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[47]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[46]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[45]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[44]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[43]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[42]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[41]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[40]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[39]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[38]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[37]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[36]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[35]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[34]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[33]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[63]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[62]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[61]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[60]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[59]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[58]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[57]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[56]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[55]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[54]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[53]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[52]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[51]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[50]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[49]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[48]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[47]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[46]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[45]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[44]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[43]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[42]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[41]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[40]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[39]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[38]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[37]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[36]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[35]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[34]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[33]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[63]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[62]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[61]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[60]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[59]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[58]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[57]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[56]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[55]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[54]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[53]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[52]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[51]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[50]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[49]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[48]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[47]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[46]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[45]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[44]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[43]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[42]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[41]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[40]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[39]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[38]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[37]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[36]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[35]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[34]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[33]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[63]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[62]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[61]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[60]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[59]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[58]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[57]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[56]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[55]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[54]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[53]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[52]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[51]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[50]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[49]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[48]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[47]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[46]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[45]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[44]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[43]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[42]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[41]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[40]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[39]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[38]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[37]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[36]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[35]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[34]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[33]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[63]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[62]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[61]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[60]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[59]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[58]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[57]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[56]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[55]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[54]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[53]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[52]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[51]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[50]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[49]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[48]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[47]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[46]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[45]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[44]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[43]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[42]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[41]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[40]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[39]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[38]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[37]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[36]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[35]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[34]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[33]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[63]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[62]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[61]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[60]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[59]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[58]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[57]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[56]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[55]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[54]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[53]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[52]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[51]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[50]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[49]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[48]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[47]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[46]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[45]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[44]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[43]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[42]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[41]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[40]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[39]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[38]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[37]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[36]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[35]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[34]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[33]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[63]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[62]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[61]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[60]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[59]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[58]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[57]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[56]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[55]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[54]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[53]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[52]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[51]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[50]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[49]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[48]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[47]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[46]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[45]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[44]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[43]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[42]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[41]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[40]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[39]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[38]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[37]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[36]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[35]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[34]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[33]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[63]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[62]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[61]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[60]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[59]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[58]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[57]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[56]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[55]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[54]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[53]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[52]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[51]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[50]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[49]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[48]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[47]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[46]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[45]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[44]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[43]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[42]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[41]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[40]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[39]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[38]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[37]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[36]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[35]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[34]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[33]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[63]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[62]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[61]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[60]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[59]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[58]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[57]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[56]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[55]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[54]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[53]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[52]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[51]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[50]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[49]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[48]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[47]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[46]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[45]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[44]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[43]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[42]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[41]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[40]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[39]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[38]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[37]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[36]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[35]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[34]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[33]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[63]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[62]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[61]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[60]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[59]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[58]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[57]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[56]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[55]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[54]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[53]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[52]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[51]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[50]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[49]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[48]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[47]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[46]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[45]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[44]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[43]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[42]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[41]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[40]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[39]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[38]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[37]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[36]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[35]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[34]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[33]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[63]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[62]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[61]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[60]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[59]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[58]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[57]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[56]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[55]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[54]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[53]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[52]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[51]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[50]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[49]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[48]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[47]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[46]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[45]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[44]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[43]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[42]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[41]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[40]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[39]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[38]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[37]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[36]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[35]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[34]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[33]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[63]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[62]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[61]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[60]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[59]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[58]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[57]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[56]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[55]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[54]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[53]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[52]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[51]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[50]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[49]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[48]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[47]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[46]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[45]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[44]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[43]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[42]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[41]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[40]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[39]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[38]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[37]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[36]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[35]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[34]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[33]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[63]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[62]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[61]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[60]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[59]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[58]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[57]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[56]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[55]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[54]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[53]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[52]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[51]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[50]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[49]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[48]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[47]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[46]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[45]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[44]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[43]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[42]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[41]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[40]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[39]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[38]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[37]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[36]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[35]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[34]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[33]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[63]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[62]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[61]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[60]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[59]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[58]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[57]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[56]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[55]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[54]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[53]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[52]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[51]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[50]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[49]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[48]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[47]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[46]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[45]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[44]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[43]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[42]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[41]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[40]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[39]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[38]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[37]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[36]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[35]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[34]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[33]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[63]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[62]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[61]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[60]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[59]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[58]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[57]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[56]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[55]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[54]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[53]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[52]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[51]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[50]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[49]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[48]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[47]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[46]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[45]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[44]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[43]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[42]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[41]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[40]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[39]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[38]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[37]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[36]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[35]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[34]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[33]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[63]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[62]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[61]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[60]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[59]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[58]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[57]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[56]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[55]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[54]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[53]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[52]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[51]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[50]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[49]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[48]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[47]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[46]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[45]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[44]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[43]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[42]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[41]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[40]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[39]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[38]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[37]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[36]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[35]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[34]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[33]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[63]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[62]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[61]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[60]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[59]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[58]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[57]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[56]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[55]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[54]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[53]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[52]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[51]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[50]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[49]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[48]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[47]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[46]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[45]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[44]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[43]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[42]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[41]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[40]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[39]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[38]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[37]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[36]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[35]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[34]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[33]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[63]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[62]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[61]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[60]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[59]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[58]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[57]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[56]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[55]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[54]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[53]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[52]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[51]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[50]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[49]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[48]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[47]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[46]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[45]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[44]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[43]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[42]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[41]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[40]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[39]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[38]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[37]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[36]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[35]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[34]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[33]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[63]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[62]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[61]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[60]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[59]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[58]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[57]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[56]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[55]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[54]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[53]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[52]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[51]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[50]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[49]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[48]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[47]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[46]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[45]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[44]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[43]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[42]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[41]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[40]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[39]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[38]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[37]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[36]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[35]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[34]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[33]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[63]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[62]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[61]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[60]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[59]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[58]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[57]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[56]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[55]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[54]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[53]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[52]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[51]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[50]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[49]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[48]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[47]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[46]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[45]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[44]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[43]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[42]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[41]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[40]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[39]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[38]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[37]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[36]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[35]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[34]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[33]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[63]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[62]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[61]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[60]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[59]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[58]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[57]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[56]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[55]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[54]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[53]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[52]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[51]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[50]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[49]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[48]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[47]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[46]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[45]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[44]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[43]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[42]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[41]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[40]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[39]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[38]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[37]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[36]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[35]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[34]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[33]" is missing source, defaulting to GND
    Warning (12110): Net "BusMuxInZMux[32]" is missing source, defaulting to GND
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:RAM|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/elec374-lab.ram0_RAM_15119.hdl.mif
Info (12130): Elaborated megafunction instantiation "RAM:RAM|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "RAM:RAM|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/elec374-lab.ram0_RAM_15119.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ed1.tdf
    Info (12023): Found entity 1: altsyncram_2ed1
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch ControlUnit:CU|clear has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|present_state.T0
Warning (13012): Latch Bus:bus|q[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch ControlUnit:CU|IRin has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|present_state.T2
Warning (13012): Latch Bus:bus|q[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch Bus:bus|q[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch ControlUnit:CU|PCout has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|present_state.T0
Warning (13012): Latch ControlUnit:CU|ZLOout has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|present_state.ld5
Warning (13012): Latch SE:SelectAndEncode|decode[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|Gra
Warning (13012): Latch SE:SelectAndEncode|decode[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|Gra
Warning (13012): Latch SE:SelectAndEncode|decode[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|Gra
Warning (13012): Latch SE:SelectAndEncode|decode[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|Gra
Warning (13012): Latch ControlUnit:CU|BAout has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|present_state.ld3
Warning (13012): Latch ControlUnit:CU|Rout has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|present_state.st6
Warning (13012): Latch ControlUnit:CU|MDRout has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|present_state.T2
Warning (13012): Latch ControlUnit:CU|CSignout has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|present_state.ld4
Warning (13012): Latch Bus:bus|q[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch Bus:bus|q[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch Bus:bus|q[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch ControlUnit:CU|R15inC has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|present_state.jal3
Warning (13012): Latch ControlUnit:CU|Grb has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|present_state.ld3
Warning (13012): Latch ControlUnit:CU|Gra has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|present_state.st6
Warning (13012): Latch ControlUnit:CU|Grc has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|present_state.ALU4
Warning (13012): Latch ControlUnit:CU|IncPC has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|present_state.T0
Warning (13012): Latch ControlUnit:CU|aluControl[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|present_state.ld4
Warning (13012): Latch ControlUnit:CU|aluControl[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|present_state.ALUi4
Warning (13012): Latch ControlUnit:CU|aluControl[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|present_state.ld4
Warning (13012): Latch Bus:bus|q[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch Bus:bus|q[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch Bus:bus|q[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch Bus:bus|q[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch Bus:bus|q[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch Bus:bus|q[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch Bus:bus|q[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch Bus:bus|q[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch Bus:bus|q[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch Bus:bus|q[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch Bus:bus|q[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch Bus:bus|q[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch Bus:bus|q[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch Bus:bus|q[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch Bus:bus|q[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch Bus:bus|q[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch Bus:bus|q[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch Bus:bus|q[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch Bus:bus|q[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch Bus:bus|q[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch Bus:bus|q[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch Bus:bus|q[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch Bus:bus|q[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch Bus:bus|q[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch Bus:bus|q[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch Bus:bus|q[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|CSignout
Warning (13012): Latch ControlUnit:CU|aluControl[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal register:IR|q[30]
Warning (13012): Latch ControlUnit:CU|aluControl[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal register:IR|q[31]
Warning (13012): Latch ControlUnit:CU|Zin has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|present_state.ld4
Warning (13012): Latch ControlUnit:CU|MDRin has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|present_state.T1
Warning (13012): Latch ControlUnit:CU|read has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|present_state.T1
Warning (13012): Latch ControlUnit:CU|Yin has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|present_state.ld3
Warning (13012): Latch ControlUnit:CU|RAMenable has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|present_state.T1
Warning (13012): Latch ControlUnit:CU|MARin has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:CU|present_state.T0
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "OutportData[0]" is stuck at GND
    Warning (13410): Pin "OutportData[1]" is stuck at GND
    Warning (13410): Pin "OutportData[2]" is stuck at GND
    Warning (13410): Pin "OutportData[3]" is stuck at GND
    Warning (13410): Pin "OutportData[4]" is stuck at GND
    Warning (13410): Pin "OutportData[5]" is stuck at GND
    Warning (13410): Pin "OutportData[6]" is stuck at GND
    Warning (13410): Pin "OutportData[7]" is stuck at GND
    Warning (13410): Pin "OutportData[8]" is stuck at GND
    Warning (13410): Pin "OutportData[9]" is stuck at GND
    Warning (13410): Pin "OutportData[10]" is stuck at GND
    Warning (13410): Pin "OutportData[11]" is stuck at GND
    Warning (13410): Pin "OutportData[12]" is stuck at GND
    Warning (13410): Pin "OutportData[13]" is stuck at GND
    Warning (13410): Pin "OutportData[14]" is stuck at GND
    Warning (13410): Pin "OutportData[15]" is stuck at GND
    Warning (13410): Pin "OutportData[16]" is stuck at GND
    Warning (13410): Pin "OutportData[17]" is stuck at GND
    Warning (13410): Pin "OutportData[18]" is stuck at GND
    Warning (13410): Pin "OutportData[19]" is stuck at GND
    Warning (13410): Pin "OutportData[20]" is stuck at GND
    Warning (13410): Pin "OutportData[21]" is stuck at GND
    Warning (13410): Pin "OutportData[22]" is stuck at GND
    Warning (13410): Pin "OutportData[23]" is stuck at GND
    Warning (13410): Pin "OutportData[24]" is stuck at GND
    Warning (13410): Pin "OutportData[25]" is stuck at GND
    Warning (13410): Pin "OutportData[26]" is stuck at GND
    Warning (13410): Pin "OutportData[27]" is stuck at GND
    Warning (13410): Pin "OutportData[28]" is stuck at GND
    Warning (13410): Pin "OutportData[29]" is stuck at GND
    Warning (13410): Pin "OutportData[30]" is stuck at GND
    Warning (13410): Pin "OutportData[31]" is stuck at GND
    Warning (13410): Pin "led[4]" is stuck at GND
    Warning (13410): Pin "led[5]" is stuck at GND
    Warning (13410): Pin "led[6]" is stuck at GND
    Warning (13410): Pin "led[7]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 166 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/altera/13.0sp1/elec374-Lab/output_files/elec374-lab.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 32 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Inport[0]"
    Warning (15610): No output dependent on input pin "Inport[1]"
    Warning (15610): No output dependent on input pin "Inport[2]"
    Warning (15610): No output dependent on input pin "Inport[3]"
    Warning (15610): No output dependent on input pin "Inport[4]"
    Warning (15610): No output dependent on input pin "Inport[5]"
    Warning (15610): No output dependent on input pin "Inport[6]"
    Warning (15610): No output dependent on input pin "Inport[7]"
    Warning (15610): No output dependent on input pin "Inport[8]"
    Warning (15610): No output dependent on input pin "Inport[9]"
    Warning (15610): No output dependent on input pin "Inport[10]"
    Warning (15610): No output dependent on input pin "Inport[11]"
    Warning (15610): No output dependent on input pin "Inport[12]"
    Warning (15610): No output dependent on input pin "Inport[13]"
    Warning (15610): No output dependent on input pin "Inport[14]"
    Warning (15610): No output dependent on input pin "Inport[15]"
    Warning (15610): No output dependent on input pin "Inport[16]"
    Warning (15610): No output dependent on input pin "Inport[17]"
    Warning (15610): No output dependent on input pin "Inport[18]"
    Warning (15610): No output dependent on input pin "Inport[19]"
    Warning (15610): No output dependent on input pin "Inport[20]"
    Warning (15610): No output dependent on input pin "Inport[21]"
    Warning (15610): No output dependent on input pin "Inport[22]"
    Warning (15610): No output dependent on input pin "Inport[23]"
    Warning (15610): No output dependent on input pin "Inport[24]"
    Warning (15610): No output dependent on input pin "Inport[25]"
    Warning (15610): No output dependent on input pin "Inport[26]"
    Warning (15610): No output dependent on input pin "Inport[27]"
    Warning (15610): No output dependent on input pin "Inport[28]"
    Warning (15610): No output dependent on input pin "Inport[29]"
    Warning (15610): No output dependent on input pin "Inport[30]"
    Warning (15610): No output dependent on input pin "Inport[31]"
Info (21057): Implemented 3360 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 34 input pins
    Info (21059): Implemented 40 output pins
    Info (21061): Implemented 3254 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1282 warnings
    Info: Peak virtual memory: 4666 megabytes
    Info: Processing ended: Thu Mar 30 13:46:04 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera/13.0sp1/elec374-Lab/output_files/elec374-lab.map.smsg.


