#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat May 27 09:04:23 2023
# Process ID: 11840
# Current directory: C:/Users/pen/Desktop/FPGA/CTRL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19724 C:\Users\pen\Desktop\FPGA\CTRL\CTRL.xpr
# Log file: C:/Users/pen/Desktop/FPGA/CTRL/vivado.log
# Journal file: C:/Users/pen/Desktop/FPGA/CTRL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pen/Desktop/FPGA/CTRL/CTRL.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/PenProgram/Xilinx/vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/CTRL/CTRL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CTRL_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pen/Desktop/FPGA/CTRL/CTRL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CTRL_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pen/Desktop/FPGA/CTRL/CTRL.sim/sim_1/behav/xsim'
"xelab -wto 0a82700ff6be4622a165f5721badb657 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CTRL_tb_behav xil_defaultlib.CTRL_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/PenProgram/Xilinx/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a82700ff6be4622a165f5721badb657 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CTRL_tb_behav xil_defaultlib.CTRL_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 765.895 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pen/Desktop/FPGA/CTRL/CTRL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CTRL_tb_behav -key {Behavioral:sim_1:Functional:CTRL_tb} -tclbatch {CTRL_tb.tcl} -view {C:/Users/pen/Desktop/FPGA/CTRL/CTRL_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/pen/Desktop/FPGA/CTRL/CTRL_tb_behav.wcfg
source CTRL_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
5	 opIn=xxxxxx:	 funcIn=xxxxxx	 zero=1:	 ifuCtrl=x	 regWrite=x	 regDst=x	 aluScrB=x	 memWrite=x	 memtoreg=x	 aluCtrl=x	
10	 opIn=000000:	 funcIn=100001	 zero=1:	 ifuCtrl=x	 regWrite=x	 regDst=x	 aluScrB=x	 memWrite=x	 memtoreg=x	 aluCtrl=x	
15	 opIn=000000:	 funcIn=100001	 zero=1:	 ifuCtrl=0	 regWrite=1	 regDst=1	 aluScrB=0	 memWrite=0	 memtoreg=0	 aluCtrl=1	
20	 opIn=000000:	 funcIn=100011	 zero=1:	 ifuCtrl=0	 regWrite=1	 regDst=1	 aluScrB=0	 memWrite=0	 memtoreg=0	 aluCtrl=1	
25	 opIn=000000:	 funcIn=100011	 zero=1:	 ifuCtrl=0	 regWrite=1	 regDst=1	 aluScrB=0	 memWrite=0	 memtoreg=0	 aluCtrl=2	
30	 opIn=000000:	 funcIn=100100	 zero=1:	 ifuCtrl=0	 regWrite=1	 regDst=1	 aluScrB=0	 memWrite=0	 memtoreg=0	 aluCtrl=2	
35	 opIn=000000:	 funcIn=100100	 zero=1:	 ifuCtrl=0	 regWrite=1	 regDst=1	 aluScrB=0	 memWrite=0	 memtoreg=0	 aluCtrl=3	
40	 opIn=000000:	 funcIn=101011	 zero=1:	 ifuCtrl=0	 regWrite=1	 regDst=1	 aluScrB=0	 memWrite=0	 memtoreg=0	 aluCtrl=3	
45	 opIn=000000:	 funcIn=101011	 zero=1:	 ifuCtrl=0	 regWrite=1	 regDst=1	 aluScrB=0	 memWrite=0	 memtoreg=0	 aluCtrl=b	
50	 opIn=000000:	 funcIn=100000	 zero=1:	 ifuCtrl=0	 regWrite=1	 regDst=1	 aluScrB=0	 memWrite=0	 memtoreg=0	 aluCtrl=b	
55	 opIn=000000:	 funcIn=100000	 zero=1:	 ifuCtrl=0	 regWrite=1	 regDst=1	 aluScrB=0	 memWrite=0	 memtoreg=0	 aluCtrl=1	
60	 opIn=000000:	 funcIn=000000	 zero=1:	 ifuCtrl=0	 regWrite=1	 regDst=1	 aluScrB=0	 memWrite=0	 memtoreg=0	 aluCtrl=1	
65	 opIn=000000:	 funcIn=000000	 zero=1:	 ifuCtrl=0	 regWrite=1	 regDst=1	 aluScrB=2	 memWrite=0	 memtoreg=0	 aluCtrl=8	
70	 opIn=000000:	 funcIn=000010	 zero=1:	 ifuCtrl=0	 regWrite=1	 regDst=1	 aluScrB=2	 memWrite=0	 memtoreg=0	 aluCtrl=8	
75	 opIn=000000:	 funcIn=000010	 zero=1:	 ifuCtrl=0	 regWrite=1	 regDst=1	 aluScrB=2	 memWrite=0	 memtoreg=0	 aluCtrl=9	
80	 opIn=000000:	 funcIn=000011	 zero=1:	 ifuCtrl=0	 regWrite=1	 regDst=1	 aluScrB=2	 memWrite=0	 memtoreg=0	 aluCtrl=9	
85	 opIn=000000:	 funcIn=000011	 zero=1:	 ifuCtrl=0	 regWrite=1	 regDst=1	 aluScrB=2	 memWrite=0	 memtoreg=0	 aluCtrl=a	
90	 opIn=000000:	 funcIn=111111	 zero=1:	 ifuCtrl=0	 regWrite=1	 regDst=1	 aluScrB=2	 memWrite=0	 memtoreg=0	 aluCtrl=a	
95	 opIn=000000:	 funcIn=111111	 zero=1:	 ifuCtrl=3	 regWrite=0	 regDst=1	 aluScrB=2	 memWrite=0	 memtoreg=0	 aluCtrl=0	
100	 opIn=001101:	 funcIn=111111	 zero=1:	 ifuCtrl=3	 regWrite=0	 regDst=1	 aluScrB=2	 memWrite=0	 memtoreg=0	 aluCtrl=0	
105	 opIn=001101:	 funcIn=111111	 zero=1:	 ifuCtrl=0	 regWrite=1	 regDst=0	 aluScrB=1	 memWrite=0	 memtoreg=0	 aluCtrl=4	
110	 opIn=001111:	 funcIn=111111	 zero=1:	 ifuCtrl=0	 regWrite=1	 regDst=0	 aluScrB=1	 memWrite=0	 memtoreg=0	 aluCtrl=4	
115	 opIn=001111:	 funcIn=111111	 zero=1:	 ifuCtrl=0	 regWrite=1	 regDst=0	 aluScrB=1	 memWrite=0	 memtoreg=2	 aluCtrl=4	
120	 opIn=100011:	 funcIn=111111	 zero=1:	 ifuCtrl=0	 regWrite=1	 regDst=0	 aluScrB=1	 memWrite=0	 memtoreg=2	 aluCtrl=4	
125	 opIn=100011:	 funcIn=111111	 zero=1:	 ifuCtrl=0	 regWrite=1	 regDst=0	 aluScrB=1	 memWrite=0	 memtoreg=1	 aluCtrl=6	
130	 opIn=101011:	 funcIn=111111	 zero=1:	 ifuCtrl=0	 regWrite=1	 regDst=0	 aluScrB=1	 memWrite=0	 memtoreg=1	 aluCtrl=6	
135	 opIn=101011:	 funcIn=111111	 zero=1:	 ifuCtrl=0	 regWrite=0	 regDst=0	 aluScrB=1	 memWrite=1	 memtoreg=1	 aluCtrl=6	
140	 opIn=000100:	 funcIn=111111	 zero=1:	 ifuCtrl=0	 regWrite=0	 regDst=0	 aluScrB=1	 memWrite=1	 memtoreg=1	 aluCtrl=6	
145	 opIn=000100:	 funcIn=111111	 zero=1:	 ifuCtrl=1	 regWrite=0	 regDst=0	 aluScrB=0	 memWrite=0	 memtoreg=1	 aluCtrl=7	
150	 opIn=000010:	 funcIn=111111	 zero=1:	 ifuCtrl=1	 regWrite=0	 regDst=0	 aluScrB=0	 memWrite=0	 memtoreg=1	 aluCtrl=7	
155	 opIn=000010:	 funcIn=111111	 zero=1:	 ifuCtrl=2	 regWrite=0	 regDst=0	 aluScrB=0	 memWrite=0	 memtoreg=1	 aluCtrl=7	
160	 opIn=001001:	 funcIn=111111	 zero=1:	 ifuCtrl=2	 regWrite=0	 regDst=0	 aluScrB=0	 memWrite=0	 memtoreg=1	 aluCtrl=7	
165	 opIn=001001:	 funcIn=111111	 zero=1:	 ifuCtrl=0	 regWrite=1	 regDst=1	 aluScrB=0	 memWrite=0	 memtoreg=0	 aluCtrl=6	
$finish called at time : 170 ns : File "C:/Users/pen/Desktop/FPGA/CTRL/CTRL.srcs/sim_1/new/CTRL_tb.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CTRL_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 778.734 ; gain = 12.840
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 794.906 ; gain = 10.855
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 27 11:57:01 2023...
