from vhdl_toolkit.synthetisator.interfaceLevel.unit import UnitWithSource

class AxiLiteBasicSlave(UnitWithSource):
    _origin = "vhdl/axiLite_basic_slave.vhd"
    

