## ğŸ“¥ Receiver Block

This module handles the **serial reception** of UART data using a **SIPO (Serial-In Parallel-Out) shift register**, and validates the received byte with **odd parity checking** and **stop bit confirmation**. It operates using a dedicated FSM for reliable and accurate frame decoding.

---

### ğŸ›ï¸ Inputs

- ğŸ•’ **Receiver Clock Pulses**: Baud pulses (16Ã— oversampled) from the Baud Generator.
- ğŸ” **Serial Data**: Incoming serial bitstream.
- ğŸŸ¢ **Receiver Enable**: Activates the receiver module.

---

### ğŸ“¤ Outputs

- ğŸ“¦ **Parallel Data**: 8-bit parallel output after complete and verified reception.
- âœ… **Data Valid**: High when received frame passes parity and stop bit verification.

---

### ğŸ’¡ Key Features

- ğŸ§® **8-bit SIPO Shift Register**: Accumulates serial bits into an 8-bit parallel word.
- ğŸ” **Odd Parity Checking**: Verifies data integrity using odd parity logic.

---

### ğŸ”„ Working Principle

- ğŸš¦ Begins in the **IDLE** state, waiting for a valid **START bit** (`0`) when receiver is enabled.
- ğŸ“¥ On detection of the START bit, transitions into data reception states.
- âœ… After receiving 8 data bits, the next bits are used for:
  - **Parity Check**: Confirms that the total number of `1`s is odd.
  - **Stop Bit Check**: Expects a logical `1` to mark the end of frame.
- ğŸ“¤ If both checks pass, the parallel data is flagged as **valid** and output. Otherwise, the frame is discarded.

---

### ğŸ§  FSM States

| ğŸ·ï¸ State       | ğŸ”¢ Hex Code | âš™ï¸ Description                                                                 |
| :------------: | :---------: | :------------------------------------------------------------------------------ |
| `IDLE`         | `0x0`       | Waits for START bit (`0`) when receiver is enabled                             |
| `DATA_START`   | `0x1`       | Detects and confirms valid START bit                                           |
| `DATA_IN`      | `0x2`       | Shifts in serial data bits (8-bit SIPO)                                        |
| `DATA_PARITY`  | `0x3`       | Checks if received parity matches expected odd parity                          |
| `DATA_STOP`    | `0x4`       | Validates STOP bit; outputs data if valid, otherwise discards the received frame |

---