D:\fpga_project\cpu\21\implementation\system.ngc 1533125872
D:/fpga_project/cpu/21/implementation/system_clock_generator_0_wrapper.ngc 1533125851
D:/fpga_project/cpu/21/implementation/system_proc_sys_reset_0_wrapper.ngc 1533125826
D:/fpga_project/cpu/21/implementation/system_usart_0_wrapper.ngc 1533125835
D:/fpga_project/cpu/21/implementation/system_microblaze_0_wrapper.ngc 1533125839
D:/fpga_project/cpu/21/implementation/system_mb_plb_wrapper.ngc 1533125742
D:/fpga_project/cpu/21/implementation/system_ilmb_wrapper.ngc 1533125843
D:/fpga_project/cpu/21/implementation/system_dlmb_wrapper.ngc 1533125847
D:/fpga_project/cpu/21/implementation/system_dlmb_cntlr_wrapper.ngc 1533125764
D:/fpga_project/cpu/21/implementation/system_ilmb_cntlr_wrapper.ngc 1533125772
D:/fpga_project/cpu/21/implementation/system_mdm_0_wrapper.ngc 1533125812
D:/fpga_project/cpu/21/implementation/system_lmb_bram_wrapper.ngc 1533125780
OK
