design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/root/hellochip/openlane/l1iinterface,l1icache_32,22_09_13_01_32,flow completed,0h4m32s0ms,0h2m39s0ms,-2.0,0.0675,-1,12.96,1232.31,-1,0,0,0,0,0,0,0,-1,0,-1,-1,76423,8186,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,66919478.0,0.0,38.39,25.44,9.97,1.59,-1,283,898,76,677,0,0,0,459,90,2,4,3,81,29,0,80,234,242,8,94,808,0,902,56292.23040000001,0.000605,0.000213,7.41e-06,0.000762,0.000276,1.02e-08,0.000874,0.000329,1.22e-08,6.03,11.0,90.9090909090909,10,AREA 0,5,50,1,109.74000000000001,32.06,0.55,0.3,sky130_fd_sc_hd,3,3
