{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677949975539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677949975539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar  4 17:12:55 2023 " "Processing started: Sat Mar  4 17:12:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677949975539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949975539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios2Esp32Hardware -c nios2Esp32Hardware " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios2Esp32Hardware -c nios2Esp32Hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949975539 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677949975750 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677949975750 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "esp32SPIHardware.qsys " "Elaborating Platform Designer system entity \"esp32SPIHardware.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677949980314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.04.17:13:02 Progress: Loading esp32Project/esp32SPIHardware.qsys " "2023.03.04.17:13:02 Progress: Loading esp32Project/esp32SPIHardware.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949982025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.04.17:13:02 Progress: Reading input file " "2023.03.04.17:13:02 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949982162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.04.17:13:02 Progress: Adding accelerometer \[altera_up_avalon_accelerometer_spi 18.0\] " "2023.03.04.17:13:02 Progress: Adding accelerometer \[altera_up_avalon_accelerometer_spi 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949982207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.04.17:13:02 Progress: Parameterizing module accelerometer " "2023.03.04.17:13:02 Progress: Parameterizing module accelerometer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949982611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.04.17:13:02 Progress: Adding clk_0 \[clock_source 20.1\] " "2023.03.04.17:13:02 Progress: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949982613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.04.17:13:02 Progress: Parameterizing module clk_0 " "2023.03.04.17:13:02 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949982642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.04.17:13:02 Progress: Adding dram_clks_pll \[altera_up_avalon_sys_sdram_pll 18.0\] " "2023.03.04.17:13:02 Progress: Adding dram_clks_pll \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949982642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.04.17:13:02 Progress: Parameterizing module dram_clks_pll " "2023.03.04.17:13:02 Progress: Parameterizing module dram_clks_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949982672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.04.17:13:02 Progress: Adding dram_controller \[altera_avalon_new_sdram_controller 20.1\] " "2023.03.04.17:13:02 Progress: Adding dram_controller \[altera_avalon_new_sdram_controller 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949982673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.04.17:13:02 Progress: Parameterizing module dram_controller " "2023.03.04.17:13:02 Progress: Parameterizing module dram_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949982691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.04.17:13:02 Progress: Adding esp32_spi \[altera_avalon_spi 20.1\] " "2023.03.04.17:13:02 Progress: Adding esp32_spi \[altera_avalon_spi 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949982692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.04.17:13:02 Progress: Parameterizing module esp32_spi " "2023.03.04.17:13:02 Progress: Parameterizing module esp32_spi" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949982703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.04.17:13:02 Progress: Adding fph2 \[altera_nios_custom_instr_floating_point_2 20.1\] " "2023.03.04.17:13:02 Progress: Adding fph2 \[altera_nios_custom_instr_floating_point_2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949982703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.04.17:13:02 Progress: Parameterizing module fph2 " "2023.03.04.17:13:02 Progress: Parameterizing module fph2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949982709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.04.17:13:02 Progress: Adding jtag \[altera_avalon_jtag_uart 20.1\] " "2023.03.04.17:13:02 Progress: Adding jtag \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949982710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.04.17:13:02 Progress: Parameterizing module jtag " "2023.03.04.17:13:02 Progress: Parameterizing module jtag" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949982718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.04.17:13:02 Progress: Adding nios2_cpu \[altera_nios2_gen2 20.1\] " "2023.03.04.17:13:02 Progress: Adding nios2_cpu \[altera_nios2_gen2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949982718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.04.17:13:02 Progress: Parameterizing module nios2_cpu " "2023.03.04.17:13:02 Progress: Parameterizing module nios2_cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949982768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.04.17:13:02 Progress: Adding pio_0 \[altera_avalon_pio 20.1\] " "2023.03.04.17:13:02 Progress: Adding pio_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949982771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.04.17:13:02 Progress: Parameterizing module pio_0 " "2023.03.04.17:13:02 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949982777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.04.17:13:02 Progress: Adding sys_clk \[altera_avalon_timer 20.1\] " "2023.03.04.17:13:02 Progress: Adding sys_clk \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949982778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.04.17:13:02 Progress: Parameterizing module sys_clk " "2023.03.04.17:13:02 Progress: Parameterizing module sys_clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949982793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.04.17:13:02 Progress: Adding timer_1 \[altera_avalon_timer 20.1\] " "2023.03.04.17:13:02 Progress: Adding timer_1 \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949982794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.04.17:13:02 Progress: Parameterizing module timer_1 " "2023.03.04.17:13:02 Progress: Parameterizing module timer_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949982794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.04.17:13:02 Progress: Adding timer_2 \[altera_avalon_timer 20.1\] " "2023.03.04.17:13:02 Progress: Adding timer_2 \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949982795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.04.17:13:02 Progress: Parameterizing module timer_2 " "2023.03.04.17:13:02 Progress: Parameterizing module timer_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949982795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.04.17:13:02 Progress: Building connections " "2023.03.04.17:13:02 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949982795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.04.17:13:02 Progress: Parameterizing connections " "2023.03.04.17:13:02 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949982821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.04.17:13:02 Progress: Validating " "2023.03.04.17:13:02 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949982823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.04.17:13:03 Progress: Done reading input file " "2023.03.04.17:13:03 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949983131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Esp32SPIHardware.dram_clks_pll: Refclk Freq: 50.0 " "Esp32SPIHardware.dram_clks_pll: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949983388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Esp32SPIHardware.dram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Esp32SPIHardware.dram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949983388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Esp32SPIHardware.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Esp32SPIHardware.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949983389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Esp32SPIHardware.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Esp32SPIHardware.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949983389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Esp32SPIHardware: Generating esp32SPIHardware \"esp32SPIHardware\" for QUARTUS_SYNTH " "Esp32SPIHardware: Generating esp32SPIHardware \"esp32SPIHardware\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949983976 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Esp32SPIHardware: \"No matching role found for nios2_cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\" " "Esp32SPIHardware: \"No matching role found for nios2_cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949985703 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Esp32SPIHardware: \"No matching role found for nios2_cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\" " "Esp32SPIHardware: \"No matching role found for nios2_cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949985703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer: Starting Generation of the Accelerometer Controller in SPI mode " "Accelerometer: Starting Generation of the Accelerometer Controller in SPI mode" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949986159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer: \"esp32SPIHardware\" instantiated altera_up_avalon_accelerometer_spi \"accelerometer\" " "Accelerometer: \"esp32SPIHardware\" instantiated altera_up_avalon_accelerometer_spi \"accelerometer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949986210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dram_clks_pll: \"esp32SPIHardware\" instantiated altera_up_avalon_sys_sdram_pll \"dram_clks_pll\" " "Dram_clks_pll: \"esp32SPIHardware\" instantiated altera_up_avalon_sys_sdram_pll \"dram_clks_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949986226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dram_controller: Starting RTL generation for module 'esp32SPIHardware_dram_controller' " "Dram_controller: Starting RTL generation for module 'esp32SPIHardware_dram_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949986231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dram_controller:   Generation command is \[exec /home/omaralkhatib/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=esp32SPIHardware_dram_controller --dir=/tmp/alt9420_856472408585621013.dir/0003_dram_controller_gen/ --quartus_dir=/home/omaralkhatib/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9420_856472408585621013.dir/0003_dram_controller_gen//esp32SPIHardware_dram_controller_component_configuration.pl  --do_build_sim=0  \] " "Dram_controller:   Generation command is \[exec /home/omaralkhatib/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=esp32SPIHardware_dram_controller --dir=/tmp/alt9420_856472408585621013.dir/0003_dram_controller_gen/ --quartus_dir=/home/omaralkhatib/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9420_856472408585621013.dir/0003_dram_controller_gen//esp32SPIHardware_dram_controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949986231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dram_controller: Done RTL generation for module 'esp32SPIHardware_dram_controller' " "Dram_controller: Done RTL generation for module 'esp32SPIHardware_dram_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949986375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dram_controller: \"esp32SPIHardware\" instantiated altera_avalon_new_sdram_controller \"dram_controller\" " "Dram_controller: \"esp32SPIHardware\" instantiated altera_avalon_new_sdram_controller \"dram_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949986377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Esp32_spi: Starting RTL generation for module 'esp32SPIHardware_esp32_spi' " "Esp32_spi: Starting RTL generation for module 'esp32SPIHardware_esp32_spi'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949986390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Esp32_spi:   Generation command is \[exec /home/omaralkhatib/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=esp32SPIHardware_esp32_spi --dir=/tmp/alt9420_856472408585621013.dir/0004_esp32_spi_gen/ --quartus_dir=/home/omaralkhatib/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9420_856472408585621013.dir/0004_esp32_spi_gen//esp32SPIHardware_esp32_spi_component_configuration.pl  --do_build_sim=0  \] " "Esp32_spi:   Generation command is \[exec /home/omaralkhatib/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=esp32SPIHardware_esp32_spi --dir=/tmp/alt9420_856472408585621013.dir/0004_esp32_spi_gen/ --quartus_dir=/home/omaralkhatib/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9420_856472408585621013.dir/0004_esp32_spi_gen//esp32SPIHardware_esp32_spi_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949986390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Esp32_spi: Done RTL generation for module 'esp32SPIHardware_esp32_spi' " "Esp32_spi: Done RTL generation for module 'esp32SPIHardware_esp32_spi'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949986501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Esp32_spi: \"esp32SPIHardware\" instantiated altera_avalon_spi \"esp32_spi\" " "Esp32_spi: \"esp32SPIHardware\" instantiated altera_avalon_spi \"esp32_spi\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949986501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fph2: \"esp32SPIHardware\" instantiated altera_nios_custom_instr_floating_point_2 \"fph2\" " "Fph2: \"esp32SPIHardware\" instantiated altera_nios_custom_instr_floating_point_2 \"fph2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949986514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag: Starting RTL generation for module 'esp32SPIHardware_jtag' " "Jtag: Starting RTL generation for module 'esp32SPIHardware_jtag'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949986526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag:   Generation command is \[exec /home/omaralkhatib/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=esp32SPIHardware_jtag --dir=/tmp/alt9420_856472408585621013.dir/0005_jtag_gen/ --quartus_dir=/home/omaralkhatib/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9420_856472408585621013.dir/0005_jtag_gen//esp32SPIHardware_jtag_component_configuration.pl  --do_build_sim=0  \] " "Jtag:   Generation command is \[exec /home/omaralkhatib/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=esp32SPIHardware_jtag --dir=/tmp/alt9420_856472408585621013.dir/0005_jtag_gen/ --quartus_dir=/home/omaralkhatib/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9420_856472408585621013.dir/0005_jtag_gen//esp32SPIHardware_jtag_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949986526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag: Done RTL generation for module 'esp32SPIHardware_jtag' " "Jtag: Done RTL generation for module 'esp32SPIHardware_jtag'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949986625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag: \"esp32SPIHardware\" instantiated altera_avalon_jtag_uart \"jtag\" " "Jtag: \"esp32SPIHardware\" instantiated altera_avalon_jtag_uart \"jtag\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949986626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu: \"esp32SPIHardware\" instantiated altera_nios2_gen2 \"nios2_cpu\" " "Nios2_cpu: \"esp32SPIHardware\" instantiated altera_nios2_gen2 \"nios2_cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949986651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'esp32SPIHardware_pio_0' " "Pio_0: Starting RTL generation for module 'esp32SPIHardware_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949986656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec /home/omaralkhatib/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=esp32SPIHardware_pio_0 --dir=/tmp/alt9420_856472408585621013.dir/0006_pio_0_gen/ --quartus_dir=/home/omaralkhatib/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9420_856472408585621013.dir/0006_pio_0_gen//esp32SPIHardware_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec /home/omaralkhatib/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=esp32SPIHardware_pio_0 --dir=/tmp/alt9420_856472408585621013.dir/0006_pio_0_gen/ --quartus_dir=/home/omaralkhatib/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9420_856472408585621013.dir/0006_pio_0_gen//esp32SPIHardware_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949986656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'esp32SPIHardware_pio_0' " "Pio_0: Done RTL generation for module 'esp32SPIHardware_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949986726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"esp32SPIHardware\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"esp32SPIHardware\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949986727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk: Starting RTL generation for module 'esp32SPIHardware_sys_clk' " "Sys_clk: Starting RTL generation for module 'esp32SPIHardware_sys_clk'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949986728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk:   Generation command is \[exec /home/omaralkhatib/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=esp32SPIHardware_sys_clk --dir=/tmp/alt9420_856472408585621013.dir/0007_sys_clk_gen/ --quartus_dir=/home/omaralkhatib/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9420_856472408585621013.dir/0007_sys_clk_gen//esp32SPIHardware_sys_clk_component_configuration.pl  --do_build_sim=0  \] " "Sys_clk:   Generation command is \[exec /home/omaralkhatib/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=esp32SPIHardware_sys_clk --dir=/tmp/alt9420_856472408585621013.dir/0007_sys_clk_gen/ --quartus_dir=/home/omaralkhatib/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9420_856472408585621013.dir/0007_sys_clk_gen//esp32SPIHardware_sys_clk_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949986728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk: Done RTL generation for module 'esp32SPIHardware_sys_clk' " "Sys_clk: Done RTL generation for module 'esp32SPIHardware_sys_clk'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949986818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk: \"esp32SPIHardware\" instantiated altera_avalon_timer \"sys_clk\" " "Sys_clk: \"esp32SPIHardware\" instantiated altera_avalon_timer \"sys_clk\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949986819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu_custom_instruction_master_translator: \"esp32SPIHardware\" instantiated altera_customins_master_translator \"nios2_cpu_custom_instruction_master_translator\" " "Nios2_cpu_custom_instruction_master_translator: \"esp32SPIHardware\" instantiated altera_customins_master_translator \"nios2_cpu_custom_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949986819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu_custom_instruction_master_comb_xconnect: \"esp32SPIHardware\" instantiated altera_customins_xconnect \"nios2_cpu_custom_instruction_master_comb_xconnect\" " "Nios2_cpu_custom_instruction_master_comb_xconnect: \"esp32SPIHardware\" instantiated altera_customins_xconnect \"nios2_cpu_custom_instruction_master_comb_xconnect\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949986827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu_custom_instruction_master_comb_slave_translator0: \"esp32SPIHardware\" instantiated altera_customins_slave_translator \"nios2_cpu_custom_instruction_master_comb_slave_translator0\" " "Nios2_cpu_custom_instruction_master_comb_slave_translator0: \"esp32SPIHardware\" instantiated altera_customins_slave_translator \"nios2_cpu_custom_instruction_master_comb_slave_translator0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949986828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu_custom_instruction_master_multi_xconnect: \"esp32SPIHardware\" instantiated altera_customins_xconnect \"nios2_cpu_custom_instruction_master_multi_xconnect\" " "Nios2_cpu_custom_instruction_master_multi_xconnect: \"esp32SPIHardware\" instantiated altera_customins_xconnect \"nios2_cpu_custom_instruction_master_multi_xconnect\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949986832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949987349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949987375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949987398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949987422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949987451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949987475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949987498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949987519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949987538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"esp32SPIHardware\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"esp32SPIHardware\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949987838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"esp32SPIHardware\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"esp32SPIHardware\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949987840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"esp32SPIHardware\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"esp32SPIHardware\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949987841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"dram_clks_pll\" instantiated altera_up_altpll \"sys_pll\" " "Sys_pll: \"dram_clks_pll\" instantiated altera_up_altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949987842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"dram_clks_pll\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"dram_clks_pll\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949987842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpci_combi: \"fph2\" instantiated altera_nios_custom_instr_floating_point_2_combi \"fpci_combi\" " "Fpci_combi: \"fph2\" instantiated altera_nios_custom_instr_floating_point_2_combi \"fpci_combi\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949987843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpci_multi: \"fph2\" instantiated altera_nios_custom_instr_floating_point_2_multi \"fpci_multi\" " "Fpci_multi: \"fph2\" instantiated altera_nios_custom_instr_floating_point_2_multi \"fpci_multi\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949987844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'esp32SPIHardware_nios2_cpu_cpu' " "Cpu: Starting RTL generation for module 'esp32SPIHardware_nios2_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949987851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /home/omaralkhatib/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=esp32SPIHardware_nios2_cpu_cpu --dir=/tmp/alt9420_856472408585621013.dir/0018_cpu_gen/ --quartus_bindir=/home/omaralkhatib/intelFPGA_lite/20.1/quartus/linux64/ --verilog --config=/tmp/alt9420_856472408585621013.dir/0018_cpu_gen//esp32SPIHardware_nios2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /home/omaralkhatib/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/omaralkhatib/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=esp32SPIHardware_nios2_cpu_cpu --dir=/tmp/alt9420_856472408585621013.dir/0018_cpu_gen/ --quartus_bindir=/home/omaralkhatib/intelFPGA_lite/20.1/quartus/linux64/ --verilog --config=/tmp/alt9420_856472408585621013.dir/0018_cpu_gen//esp32SPIHardware_nios2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949987851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.04 17:13:08 (*) Starting Nios II generation " "Cpu: # 2023.03.04 17:13:08 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.04 17:13:08 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.03.04 17:13:08 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.04 17:13:08 (*)   Creating all objects for CPU " "Cpu: # 2023.03.04 17:13:08 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.04 17:13:08 (*)     Testbench " "Cpu: # 2023.03.04 17:13:08 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.04 17:13:08 (*)     Instruction decoding " "Cpu: # 2023.03.04 17:13:08 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.04 17:13:08 (*)       Instruction fields " "Cpu: # 2023.03.04 17:13:08 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.04 17:13:08 (*)       Instruction decodes " "Cpu: # 2023.03.04 17:13:08 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.04 17:13:08 (*)       Signals for RTL simulation waveforms " "Cpu: # 2023.03.04 17:13:08 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.04 17:13:08 (*)       Instruction controls " "Cpu: # 2023.03.04 17:13:08 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.04 17:13:08 (*)     Pipeline frontend " "Cpu: # 2023.03.04 17:13:08 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.04 17:13:08 (*)     Pipeline backend " "Cpu: # 2023.03.04 17:13:08 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.04 17:13:09 (*)   Generating RTL from CPU objects " "Cpu: # 2023.03.04 17:13:09 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.04 17:13:09 (*)   Creating plain-text RTL " "Cpu: # 2023.03.04 17:13:09 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.04 17:13:09 (*) Done Nios II generation " "Cpu: # 2023.03.04 17:13:09 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'esp32SPIHardware_nios2_cpu_cpu' " "Cpu: Done RTL generation for module 'esp32SPIHardware_nios2_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_cpu_data_master_translator\" " "Nios2_cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_avalon_accelerometer_spi_mode_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"accelerometer_avalon_accelerometer_spi_mode_slave_translator\" " "Accelerometer_avalon_accelerometer_spi_mode_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"accelerometer_avalon_accelerometer_spi_mode_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_cpu_data_master_agent\" " "Nios2_cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_avalon_accelerometer_spi_mode_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"accelerometer_avalon_accelerometer_spi_mode_slave_agent\" " "Accelerometer_avalon_accelerometer_spi_mode_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"accelerometer_avalon_accelerometer_spi_mode_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\" " "Accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_cpu_data_master_limiter\" " "Nios2_cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_cpu_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/omaralkhatib/Documents/IP/Information-Processing-Group-Project/esp32Project/db/ip/esp32SPIHardware/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/omaralkhatib/Documents/IP/Information-Processing-Group-Project/esp32Project/db/ip/esp32SPIHardware/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter\" " "Accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/omaralkhatib/Documents/IP/Information-Processing-Group-Project/esp32Project/db/ip/esp32SPIHardware/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/omaralkhatib/Documents/IP/Information-Processing-Group-Project/esp32Project/db/ip/esp32SPIHardware/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/omaralkhatib/Documents/IP/Information-Processing-Group-Project/esp32Project/db/ip/esp32SPIHardware/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/omaralkhatib/Documents/IP/Information-Processing-Group-Project/esp32Project/db/ip/esp32SPIHardware/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/omaralkhatib/Documents/IP/Information-Processing-Group-Project/esp32Project/db/ip/esp32SPIHardware/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/omaralkhatib/Documents/IP/Information-Processing-Group-Project/esp32Project/db/ip/esp32SPIHardware/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/omaralkhatib/Documents/IP/Information-Processing-Group-Project/esp32Project/db/ip/esp32SPIHardware/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/omaralkhatib/Documents/IP/Information-Processing-Group-Project/esp32Project/db/ip/esp32SPIHardware/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\" " "Accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/omaralkhatib/Documents/IP/Information-Processing-Group-Project/esp32Project/db/ip/esp32SPIHardware/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/omaralkhatib/Documents/IP/Information-Processing-Group-Project/esp32Project/db/ip/esp32SPIHardware/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/omaralkhatib/Documents/IP/Information-Processing-Group-Project/esp32Project/db/ip/esp32SPIHardware/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/omaralkhatib/Documents/IP/Information-Processing-Group-Project/esp32Project/db/ip/esp32SPIHardware/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\" " "Avalon_st_adapter_003: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Esp32SPIHardware: Done \"esp32SPIHardware\" with 50 modules, 99 files " "Esp32SPIHardware: Done \"esp32SPIHardware\" with 50 modules, 99 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677949990200 ""}
