--
-- Definition of a single port ROM for KCPSM program defined by 2014_AES_sourcecode.ind_spaces.short_inst.asm.psm
-- and assmbled using KCPSM assembler.
--
-- Standard IEEE libraries
--
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--
-- The Unisim Library is used to define Xilinx primitives. It is also used during
-- simulation. The source can be viewed at %XILINX%\vhdl\src\unisims\unisim_VCOMP.vhd
--
library unisim;
use unisim.vcomponents.all;
--
--
entity 2014_AES_sourcecode.ind_spaces.short_inst.asm is
    Port (      address : in std_logic_vector(7 downto 0);
            instruction : out std_logic_vector(15 downto 0);
                    clk : in std_logic);
    end 2014_AES_sourcecode.ind_spaces.short_inst.asm;
--
architecture low_level_definition of 2014_AES_sourcecode.ind_spaces.short_inst.asm is
--
-- Attributes to define ROM contents during implementation synthesis.
-- The information is repeated in the generic map for functional simulation
--
attribute INIT_00 : string;
attribute INIT_01 : string;
attribute INIT_02 : string;
attribute INIT_03 : string;
attribute INIT_04 : string;
attribute INIT_05 : string;
attribute INIT_06 : string;
attribute INIT_07 : string;
attribute INIT_08 : string;
attribute INIT_09 : string;
attribute INIT_0A : string;
attribute INIT_0B : string;
attribute INIT_0C : string;
attribute INIT_0D : string;
attribute INIT_0E : string;
attribute INIT_0F : string;
--
-- Attributes to define ROM contents during implementation synthesis.
--
attribute INIT_00 of ram_256_x_16 : label is  "6004602D6088605E5405C3016004602D60956088605E03090F0460046004601C";
attribute INIT_01 of ram_256_x_16 : label is  "8501040504040504401E40005413C00184018501642805040405000440006024";
attribute INIT_02 of ram_256_x_16 : label is  "06120511041040005427C0018401850104050004040405044000541EC0018401";
attribute INIT_03 of ram_256_x_16 : label is  "0508606608056F045C3D8F066478040860660804070806070506040508040713";
attribute INIT_04 of ram_256_x_16 : label is  "6640080585016540080585016440080500040504070860660807060860660806";
attribute INIT_05 of ram_256_x_16 : label is  "0004040440005458C001850160660805000440005448C0048501674008058501";
attribute INIT_06 of ram_256_x_16 : label is  "890268488902684889026848607340000804280440005460C001840160660804";
attribute INIT_07 of ram_256_x_16 : label is  "8D0E0E0040005476CE01607E0D090C08400089014000484009004000683F6848";
attribute INIT_08 of ram_256_x_16 : label is  "0512040E070A06060611050D04090705407F6C045C7F8C066E60408440005883";
attribute INIT_09 of ram_256_x_16 : label is  "040C60AA070B060A0509040860AA070706060505040440000413070F060B0507";
attribute INIT_0A of ram_256_x_16 : label is  "6B500B096A300A0569380904400060AA071306120511041060AA070F060E050D";
attribute INIT_0B of ram_256_x_16 : label is  "8806683808066540685868045CBB8806080A6440685868045CB5880668280804";
attribute INIT_0C of ram_256_x_16 : label is  "0000000000000000000040006740685868045CC8880608096640685868045CC2";
attribute INIT_0D of ram_256_x_16 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_0E of ram_256_x_16 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_0F of ram_256_x_16 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
--
begin
--
  --Instantiate the Xilinx primitive for a block RAM
  ram_256_x_16: RAMB4_S16
  --translate_off
  --INIT values repeated to define contents for functional simulation
  generic map (INIT_00 => X"6004602D6088605E5405C3016004602D60956088605E03090F0460046004601C",
               INIT_01 => X"8501040504040504401E40005413C00184018501642805040405000440006024",
               INIT_02 => X"06120511041040005427C0018401850104050004040405044000541EC0018401",
               INIT_03 => X"0508606608056F045C3D8F066478040860660804070806070506040508040713",
               INIT_04 => X"6640080585016540080585016440080500040504070860660807060860660806",
               INIT_05 => X"0004040440005458C001850160660805000440005448C0048501674008058501",
               INIT_06 => X"890268488902684889026848607340000804280440005460C001840160660804",
               INIT_07 => X"8D0E0E0040005476CE01607E0D090C08400089014000484009004000683F6848",
               INIT_08 => X"0512040E070A06060611050D04090705407F6C045C7F8C066E60408440005883",
               INIT_09 => X"040C60AA070B060A0509040860AA070706060505040440000413070F060B0507",
               INIT_0A => X"6B500B096A300A0569380904400060AA071306120511041060AA070F060E050D",
               INIT_0B => X"8806683808066540685868045CBB8806080A6440685868045CB5880668280804",
               INIT_0C => X"0000000000000000000040006740685868045CC8880608096640685868045CC2",
               INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
  --translate_on
  port map(    DI => "0000000000000000",
               EN => '1',
               WE => '0',
              RST => '0',
              CLK => clk,
             ADDR => address,
               DO => instruction(15 downto 0));
--
end low_level_definition;
--
------------------------------------------------------------------------------------
--
-- END OF FILE 2014_AES_sourcecode.ind_spaces.short_inst.asm.vhd
--
------------------------------------------------------------------------------------

