Running in Lattice mode


Starting:    C:\lscc\diamond\3.8_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.8_x64\synpbase
Hostname:    IF11R201-02
Date:        Mon May 29 13:45:46 2017
Version:     L-2016.03L-1

Arguments:   -product synplify_pro -batch Laboratorinis4VHDL_impl1_synplify.tcl
ProductType: synplify_pro





log file: "C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1\Laboratorinis4VHDL_impl1.srr"

Running: hdl_info_gen in foreground



Generating HDL info...


hdl_info_gen Completed
Return Code: 0
Run Time:0h:00m:01s

Copied C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1\Laboratorinis4VHDL_impl1.srr to C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1\Laboratorinis4VHDL_impl1.srf

log file: "C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1\Laboratorinis4VHDL_impl1.srr"

Running: impl1 in foreground



Running proj_1|impl1


Running: compile (Compile) on proj_1|impl1


Running: compile_flow (Compile Process) on proj_1|impl1


Running: compiler (Compile Input) on proj_1|impl1

Copied C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1\synwork\Laboratorinis4VHDL_impl1_comp.srs to C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1\Laboratorinis4VHDL_impl1.srs


compiler Completed
Return Code: 0
Run Time:0h:00m:01s


Running: multi_srs_gen (Multi-srs Generator) on proj_1|impl1


multi_srs_gen Completed
Return Code: 0
Run Time:0h:00m:00s

Copied C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1\synwork\Laboratorinis4VHDL_impl1_mult.srs to C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1\Laboratorinis4VHDL_impl1.srs

Copied C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1\Laboratorinis4VHDL_impl1.srr to C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1\Laboratorinis4VHDL_impl1.srf

Complete: Compile Process on proj_1|impl1


Running: premap (Pre-mapping) on proj_1|impl1


premap Completed with warnings
Return Code: 1
Run Time:0h:00m:01s

Complete: Compile on proj_1|impl1


Running: map (Map) on proj_1|impl1

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on proj_1|impl1

Copied C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1\synwork\Laboratorinis4VHDL_impl1_m.srm to C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1\Laboratorinis4VHDL_impl1.srm


fpga_mapper Completed with warnings
Return Code: 1
Run Time:0h:00m:02s

Complete: Map on proj_1|impl1

Copied C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1\Laboratorinis4VHDL_impl1.srr to C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1\Laboratorinis4VHDL_impl1.srf

Complete: Logic Synthesis on proj_1|impl1

TCL script complete: "Laboratorinis4VHDL_impl1_synplify.tcl"

exit status=0

exit status=0

Save changes for project:
C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1\proj_1.prj

batch mode default:no

