{"Source Block": ["oh/elink/hdl/ememory.v@118:137@HdlStmProcess", "   //Outgoing transaction     \n   always @ (posedge  clk)\n     access_out                    <= mem_rd;\n                 \n   //Other emesh signals \"dataload\"\n   always @ (posedge clk)\n     if(mem_rd)   \n       begin\n\t  write_out           <= 1'b1;\n          hilo_sel            <= dstaddr_in[2];\n\t  datamode_out[1:0]   <= datamode_in[1:0];\n\t  ctrlmode_out[3:0]   <= ctrlmode_in[3:0];                  \n          srcaddr_out[AW-1:0] <= dout[63:32];\t  \n          dstaddr_out[AW-1:0] <= srcaddr_in[AW-1:0];\n       end\n\n   assign data_out[DW-1:0]     = hilo_sel ? dout[63:32] :\n\t\t\t\t            dout[31:0]; \n   \n   //Concatenate\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[130, "          srcaddr_out[AW-1:0] <= dout[63:32];\t  \n"]], "Add": [[132, "   assign srcaddr_out[AW-1:0] = (datamode_out[1:0]==2'b11) ? dout[63:32] :\n"], [132, "\t\t\t\t                             32'b0;\n"]]}}