
ESE516 MAIN FW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000a2e0  00012000  00012000  00002000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000078  20000000  0001c2e0  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00002f74  20000078  0001c358  00010078  2**2
                  ALLOC
  3 .stack        00002004  20002fec  0001f2cc  00010078  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00010078  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  000100a0  2**0
                  CONTENTS, READONLY
  6 .debug_info   00051827  00000000  00000000  000100f9  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00006b1d  00000000  00000000  00061920  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000060a6  00000000  00000000  0006843d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000011d0  00000000  00000000  0006e4e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000f80  00000000  00000000  0006f6b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0000fec1  00000000  00000000  00070633  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001d880  00000000  00000000  000804f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0009b808  00000000  00000000  0009dd74  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00004114  00000000  00000000  0013957c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00012000 <exception_table>:
   12000:	f0 4f 00 20 95 97 01 00 8d 98 01 00 8d 98 01 00     .O. ............
	...
   1202c:	bd 42 01 00 00 00 00 00 00 00 00 00 e1 43 01 00     .B...........C..
   1203c:	29 44 01 00 8d 98 01 00 8d 98 01 00 8d 98 01 00     )D..............
   1204c:	c5 74 01 00 f5 70 01 00 8d 98 01 00 8d 98 01 00     .t...p..........
   1205c:	8d 98 01 00 8d 98 01 00 69 7b 01 00 81 7b 01 00     ........i{...{..
   1206c:	99 7b 01 00 b1 7b 01 00 c9 7b 01 00 e1 7b 01 00     .{...{...{...{..
   1207c:	dd 96 01 00 f1 96 01 00 05 97 01 00 f5 3d 01 00     .............=..
   1208c:	09 3e 01 00 1d 3e 01 00 00 00 00 00 00 00 00 00     .>...>..........
   1209c:	8d 98 01 00 8d 98 01 00 8d 98 01 00 8d 98 01 00     ................
   120ac:	8d 98 01 00 00 00 00 00                             ........

000120b4 <__do_global_dtors_aux>:
   120b4:	b510      	push	{r4, lr}
   120b6:	4c06      	ldr	r4, [pc, #24]	; (120d0 <__do_global_dtors_aux+0x1c>)
   120b8:	7823      	ldrb	r3, [r4, #0]
   120ba:	2b00      	cmp	r3, #0
   120bc:	d107      	bne.n	120ce <__do_global_dtors_aux+0x1a>
   120be:	4b05      	ldr	r3, [pc, #20]	; (120d4 <__do_global_dtors_aux+0x20>)
   120c0:	2b00      	cmp	r3, #0
   120c2:	d002      	beq.n	120ca <__do_global_dtors_aux+0x16>
   120c4:	4804      	ldr	r0, [pc, #16]	; (120d8 <__do_global_dtors_aux+0x24>)
   120c6:	e000      	b.n	120ca <__do_global_dtors_aux+0x16>
   120c8:	bf00      	nop
   120ca:	2301      	movs	r3, #1
   120cc:	7023      	strb	r3, [r4, #0]
   120ce:	bd10      	pop	{r4, pc}
   120d0:	20000078 	.word	0x20000078
   120d4:	00000000 	.word	0x00000000
   120d8:	0001c2e0 	.word	0x0001c2e0

000120dc <frame_dummy>:
   120dc:	4b08      	ldr	r3, [pc, #32]	; (12100 <frame_dummy+0x24>)
   120de:	b510      	push	{r4, lr}
   120e0:	2b00      	cmp	r3, #0
   120e2:	d003      	beq.n	120ec <frame_dummy+0x10>
   120e4:	4907      	ldr	r1, [pc, #28]	; (12104 <frame_dummy+0x28>)
   120e6:	4808      	ldr	r0, [pc, #32]	; (12108 <frame_dummy+0x2c>)
   120e8:	e000      	b.n	120ec <frame_dummy+0x10>
   120ea:	bf00      	nop
   120ec:	4807      	ldr	r0, [pc, #28]	; (1210c <frame_dummy+0x30>)
   120ee:	6803      	ldr	r3, [r0, #0]
   120f0:	2b00      	cmp	r3, #0
   120f2:	d100      	bne.n	120f6 <frame_dummy+0x1a>
   120f4:	bd10      	pop	{r4, pc}
   120f6:	4b06      	ldr	r3, [pc, #24]	; (12110 <frame_dummy+0x34>)
   120f8:	2b00      	cmp	r3, #0
   120fa:	d0fb      	beq.n	120f4 <frame_dummy+0x18>
   120fc:	4798      	blx	r3
   120fe:	e7f9      	b.n	120f4 <frame_dummy+0x18>
   12100:	00000000 	.word	0x00000000
   12104:	2000007c 	.word	0x2000007c
   12108:	0001c2e0 	.word	0x0001c2e0
   1210c:	0001c2e0 	.word	0x0001c2e0
   12110:	00000000 	.word	0x00000000

00012114 <i2c_master_is_syncing>:
 * \retval true   Module is busy synchronizing
 * \retval false  Module is not synchronizing
 */
static inline bool i2c_master_is_syncing (
		const struct i2c_master_module *const module)
{
   12114:	b580      	push	{r7, lr}
   12116:	b084      	sub	sp, #16
   12118:	af00      	add	r7, sp, #0
   1211a:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
   1211c:	687b      	ldr	r3, [r7, #4]
   1211e:	681b      	ldr	r3, [r3, #0]
   12120:	60fb      	str	r3, [r7, #12]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
   12122:	68fb      	ldr	r3, [r7, #12]
   12124:	69db      	ldr	r3, [r3, #28]
   12126:	2207      	movs	r2, #7
   12128:	4013      	ands	r3, r2
   1212a:	1e5a      	subs	r2, r3, #1
   1212c:	4193      	sbcs	r3, r2
   1212e:	b2db      	uxtb	r3, r3
#else
#  error Unknown SERCOM SYNCBUSY scheme!
#endif
}
   12130:	0018      	movs	r0, r3
   12132:	46bd      	mov	sp, r7
   12134:	b004      	add	sp, #16
   12136:	bd80      	pop	{r7, pc}

00012138 <_i2c_master_wait_for_sync>:
 *
 * \param[in]  module  Pointer to software module structure
 */
static void _i2c_master_wait_for_sync(
		const struct i2c_master_module *const module)
{
   12138:	b580      	push	{r7, lr}
   1213a:	b082      	sub	sp, #8
   1213c:	af00      	add	r7, sp, #0
   1213e:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
   12140:	46c0      	nop			; (mov r8, r8)
   12142:	687b      	ldr	r3, [r7, #4]
   12144:	0018      	movs	r0, r3
   12146:	4b04      	ldr	r3, [pc, #16]	; (12158 <_i2c_master_wait_for_sync+0x20>)
   12148:	4798      	blx	r3
   1214a:	1e03      	subs	r3, r0, #0
   1214c:	d1f9      	bne.n	12142 <_i2c_master_wait_for_sync+0xa>
		/* Wait for I2C module to sync. */
	}
}
   1214e:	46c0      	nop			; (mov r8, r8)
   12150:	46bd      	mov	sp, r7
   12152:	b002      	add	sp, #8
   12154:	bd80      	pop	{r7, pc}
   12156:	46c0      	nop			; (mov r8, r8)
   12158:	00012115 	.word	0x00012115

0001215c <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
   1215c:	b580      	push	{r7, lr}
   1215e:	b084      	sub	sp, #16
   12160:	af00      	add	r7, sp, #0
   12162:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
   12164:	687b      	ldr	r3, [r7, #4]
   12166:	681b      	ldr	r3, [r3, #0]
   12168:	60fb      	str	r3, [r7, #12]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
   1216a:	68fb      	ldr	r3, [r7, #12]
   1216c:	681b      	ldr	r3, [r3, #0]
   1216e:	011b      	lsls	r3, r3, #4
   12170:	0fdb      	lsrs	r3, r3, #31
   12172:	b2db      	uxtb	r3, r3
   12174:	001a      	movs	r2, r3
   12176:	230b      	movs	r3, #11
   12178:	18fb      	adds	r3, r7, r3
   1217a:	1e51      	subs	r1, r2, #1
   1217c:	418a      	sbcs	r2, r1
   1217e:	701a      	strb	r2, [r3, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
   12180:	2308      	movs	r3, #8
   12182:	18fb      	adds	r3, r7, r3
   12184:	687a      	ldr	r2, [r7, #4]
   12186:	8b52      	ldrh	r2, [r2, #26]
   12188:	801a      	strh	r2, [r3, #0]
	buffer_index -= module->buffer_remaining;
   1218a:	687b      	ldr	r3, [r7, #4]
   1218c:	8b9b      	ldrh	r3, [r3, #28]
   1218e:	b29a      	uxth	r2, r3
   12190:	2308      	movs	r3, #8
   12192:	18fb      	adds	r3, r7, r3
   12194:	2108      	movs	r1, #8
   12196:	1879      	adds	r1, r7, r1
   12198:	8809      	ldrh	r1, [r1, #0]
   1219a:	1a8a      	subs	r2, r1, r2
   1219c:	801a      	strh	r2, [r3, #0]

	module->buffer_remaining--;
   1219e:	687b      	ldr	r3, [r7, #4]
   121a0:	8b9b      	ldrh	r3, [r3, #28]
   121a2:	b29b      	uxth	r3, r3
   121a4:	3b01      	subs	r3, #1
   121a6:	b29a      	uxth	r2, r3
   121a8:	687b      	ldr	r3, [r7, #4]
   121aa:	839a      	strh	r2, [r3, #28]

	if (sclsm_flag) {
   121ac:	230b      	movs	r3, #11
   121ae:	18fb      	adds	r3, r7, r3
   121b0:	781b      	ldrb	r3, [r3, #0]
   121b2:	2b00      	cmp	r3, #0
   121b4:	d010      	beq.n	121d8 <_i2c_master_read+0x7c>
		if (module->send_nack && module->buffer_remaining == 1) {
   121b6:	687b      	ldr	r3, [r7, #4]
   121b8:	7adb      	ldrb	r3, [r3, #11]
   121ba:	2b00      	cmp	r3, #0
   121bc:	d01c      	beq.n	121f8 <_i2c_master_read+0x9c>
   121be:	687b      	ldr	r3, [r7, #4]
   121c0:	8b9b      	ldrh	r3, [r3, #28]
   121c2:	b29b      	uxth	r3, r3
   121c4:	2b01      	cmp	r3, #1
   121c6:	d117      	bne.n	121f8 <_i2c_master_read+0x9c>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
   121c8:	68fb      	ldr	r3, [r7, #12]
   121ca:	685b      	ldr	r3, [r3, #4]
   121cc:	2280      	movs	r2, #128	; 0x80
   121ce:	02d2      	lsls	r2, r2, #11
   121d0:	431a      	orrs	r2, r3
   121d2:	68fb      	ldr	r3, [r7, #12]
   121d4:	605a      	str	r2, [r3, #4]
   121d6:	e00f      	b.n	121f8 <_i2c_master_read+0x9c>
		}
	} else {
		if (module->send_nack && module->buffer_remaining == 0) {
   121d8:	687b      	ldr	r3, [r7, #4]
   121da:	7adb      	ldrb	r3, [r3, #11]
   121dc:	2b00      	cmp	r3, #0
   121de:	d00b      	beq.n	121f8 <_i2c_master_read+0x9c>
   121e0:	687b      	ldr	r3, [r7, #4]
   121e2:	8b9b      	ldrh	r3, [r3, #28]
   121e4:	b29b      	uxth	r3, r3
   121e6:	2b00      	cmp	r3, #0
   121e8:	d106      	bne.n	121f8 <_i2c_master_read+0x9c>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
   121ea:	68fb      	ldr	r3, [r7, #12]
   121ec:	685b      	ldr	r3, [r3, #4]
   121ee:	2280      	movs	r2, #128	; 0x80
   121f0:	02d2      	lsls	r2, r2, #11
   121f2:	431a      	orrs	r2, r3
   121f4:	68fb      	ldr	r3, [r7, #12]
   121f6:	605a      	str	r2, [r3, #4]
		}
	}

	if (module->buffer_remaining == 0) {
   121f8:	687b      	ldr	r3, [r7, #4]
   121fa:	8b9b      	ldrh	r3, [r3, #28]
   121fc:	b29b      	uxth	r3, r3
   121fe:	2b00      	cmp	r3, #0
   12200:	d10e      	bne.n	12220 <_i2c_master_read+0xc4>
		if (module->send_stop) {
   12202:	687b      	ldr	r3, [r7, #4]
   12204:	7a9b      	ldrb	r3, [r3, #10]
   12206:	2b00      	cmp	r3, #0
   12208:	d00a      	beq.n	12220 <_i2c_master_read+0xc4>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
   1220a:	687b      	ldr	r3, [r7, #4]
   1220c:	0018      	movs	r0, r3
   1220e:	4b0e      	ldr	r3, [pc, #56]	; (12248 <_i2c_master_read+0xec>)
   12210:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
   12212:	68fb      	ldr	r3, [r7, #12]
   12214:	685b      	ldr	r3, [r3, #4]
   12216:	22c0      	movs	r2, #192	; 0xc0
   12218:	0292      	lsls	r2, r2, #10
   1221a:	431a      	orrs	r2, r3
   1221c:	68fb      	ldr	r3, [r7, #12]
   1221e:	605a      	str	r2, [r3, #4]
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
   12220:	687b      	ldr	r3, [r7, #4]
   12222:	0018      	movs	r0, r3
   12224:	4b08      	ldr	r3, [pc, #32]	; (12248 <_i2c_master_read+0xec>)
   12226:	4798      	blx	r3
	module->buffer[buffer_index] = i2c_module->DATA.reg;
   12228:	687b      	ldr	r3, [r7, #4]
   1222a:	6a1a      	ldr	r2, [r3, #32]
   1222c:	2308      	movs	r3, #8
   1222e:	18fb      	adds	r3, r7, r3
   12230:	881b      	ldrh	r3, [r3, #0]
   12232:	18d3      	adds	r3, r2, r3
   12234:	68fa      	ldr	r2, [r7, #12]
   12236:	2128      	movs	r1, #40	; 0x28
   12238:	5c52      	ldrb	r2, [r2, r1]
   1223a:	b2d2      	uxtb	r2, r2
   1223c:	701a      	strb	r2, [r3, #0]
}
   1223e:	46c0      	nop			; (mov r8, r8)
   12240:	46bd      	mov	sp, r7
   12242:	b004      	add	sp, #16
   12244:	bd80      	pop	{r7, pc}
   12246:	46c0      	nop			; (mov r8, r8)
   12248:	00012139 	.word	0x00012139

0001224c <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
   1224c:	b580      	push	{r7, lr}
   1224e:	b084      	sub	sp, #16
   12250:	af00      	add	r7, sp, #0
   12252:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
   12254:	687b      	ldr	r3, [r7, #4]
   12256:	681b      	ldr	r3, [r3, #0]
   12258:	60fb      	str	r3, [r7, #12]

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
   1225a:	68fb      	ldr	r3, [r7, #12]
   1225c:	8b5b      	ldrh	r3, [r3, #26]
   1225e:	b29b      	uxth	r3, r3
   12260:	001a      	movs	r2, r3
   12262:	2304      	movs	r3, #4
   12264:	4013      	ands	r3, r2
   12266:	d004      	beq.n	12272 <_i2c_master_write+0x26>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
   12268:	687b      	ldr	r3, [r7, #4]
   1226a:	2225      	movs	r2, #37	; 0x25
   1226c:	211e      	movs	r1, #30
   1226e:	5499      	strb	r1, [r3, r2]
		/* Do not write more data */
		return;
   12270:	e024      	b.n	122bc <_i2c_master_write+0x70>
	}

	/* Find index to get next byte in buffer */
	uint16_t buffer_index = module->buffer_length;
   12272:	230a      	movs	r3, #10
   12274:	18fb      	adds	r3, r7, r3
   12276:	687a      	ldr	r2, [r7, #4]
   12278:	8b52      	ldrh	r2, [r2, #26]
   1227a:	801a      	strh	r2, [r3, #0]
	buffer_index -= module->buffer_remaining;
   1227c:	687b      	ldr	r3, [r7, #4]
   1227e:	8b9b      	ldrh	r3, [r3, #28]
   12280:	b29a      	uxth	r2, r3
   12282:	230a      	movs	r3, #10
   12284:	18fb      	adds	r3, r7, r3
   12286:	210a      	movs	r1, #10
   12288:	1879      	adds	r1, r7, r1
   1228a:	8809      	ldrh	r1, [r1, #0]
   1228c:	1a8a      	subs	r2, r1, r2
   1228e:	801a      	strh	r2, [r3, #0]

	module->buffer_remaining--;
   12290:	687b      	ldr	r3, [r7, #4]
   12292:	8b9b      	ldrh	r3, [r3, #28]
   12294:	b29b      	uxth	r3, r3
   12296:	3b01      	subs	r3, #1
   12298:	b29a      	uxth	r2, r3
   1229a:	687b      	ldr	r3, [r7, #4]
   1229c:	839a      	strh	r2, [r3, #28]

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
   1229e:	687b      	ldr	r3, [r7, #4]
   122a0:	0018      	movs	r0, r3
   122a2:	4b08      	ldr	r3, [pc, #32]	; (122c4 <_i2c_master_write+0x78>)
   122a4:	4798      	blx	r3
	i2c_module->DATA.reg = module->buffer[buffer_index];
   122a6:	687b      	ldr	r3, [r7, #4]
   122a8:	6a1a      	ldr	r2, [r3, #32]
   122aa:	230a      	movs	r3, #10
   122ac:	18fb      	adds	r3, r7, r3
   122ae:	881b      	ldrh	r3, [r3, #0]
   122b0:	18d3      	adds	r3, r2, r3
   122b2:	781b      	ldrb	r3, [r3, #0]
   122b4:	b2d9      	uxtb	r1, r3
   122b6:	68fb      	ldr	r3, [r7, #12]
   122b8:	2228      	movs	r2, #40	; 0x28
   122ba:	5499      	strb	r1, [r3, r2]
}
   122bc:	46bd      	mov	sp, r7
   122be:	b004      	add	sp, #16
   122c0:	bd80      	pop	{r7, pc}
   122c2:	46c0      	nop			; (mov r8, r8)
   122c4:	00012139 	.word	0x00012139

000122c8 <_i2c_master_async_address_response>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_async_address_response(
		struct i2c_master_module *const module)
{
   122c8:	b580      	push	{r7, lr}
   122ca:	b084      	sub	sp, #16
   122cc:	af00      	add	r7, sp, #0
   122ce:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
   122d0:	687b      	ldr	r3, [r7, #4]
   122d2:	681b      	ldr	r3, [r3, #0]
   122d4:	60fb      	str	r3, [r7, #12]

	/* Check for error. Ignore bus-error; workaround for bus state stuck in
	 * BUSY.
	 */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
   122d6:	68fb      	ldr	r3, [r7, #12]
   122d8:	7e1b      	ldrb	r3, [r3, #24]
   122da:	b2db      	uxtb	r3, r3
   122dc:	001a      	movs	r2, r3
   122de:	2301      	movs	r3, #1
   122e0:	4013      	ands	r3, r2
   122e2:	d02b      	beq.n	1233c <_i2c_master_async_address_response+0x74>
	{
		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
   122e4:	68fb      	ldr	r3, [r7, #12]
   122e6:	2201      	movs	r2, #1
   122e8:	761a      	strb	r2, [r3, #24]

		/* Check arbitration */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
   122ea:	68fb      	ldr	r3, [r7, #12]
   122ec:	8b5b      	ldrh	r3, [r3, #26]
   122ee:	b29b      	uxth	r3, r3
   122f0:	001a      	movs	r2, r3
   122f2:	2302      	movs	r3, #2
   122f4:	4013      	ands	r3, r2
   122f6:	d004      	beq.n	12302 <_i2c_master_async_address_response+0x3a>
			/* Return busy */
			module->status = STATUS_ERR_PACKET_COLLISION;
   122f8:	687b      	ldr	r3, [r7, #4]
   122fa:	2225      	movs	r2, #37	; 0x25
   122fc:	2141      	movs	r1, #65	; 0x41
   122fe:	5499      	strb	r1, [r3, r2]
   12300:	e01c      	b.n	1233c <_i2c_master_async_address_response+0x74>
		}
		/* No slave responds */
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
   12302:	68fb      	ldr	r3, [r7, #12]
   12304:	8b5b      	ldrh	r3, [r3, #26]
   12306:	b29b      	uxth	r3, r3
   12308:	001a      	movs	r2, r3
   1230a:	2304      	movs	r3, #4
   1230c:	4013      	ands	r3, r2
   1230e:	d015      	beq.n	1233c <_i2c_master_async_address_response+0x74>
			module->status           = STATUS_ERR_BAD_ADDRESS;
   12310:	687b      	ldr	r3, [r7, #4]
   12312:	2225      	movs	r2, #37	; 0x25
   12314:	2118      	movs	r1, #24
   12316:	5499      	strb	r1, [r3, r2]
			module->buffer_remaining = 0;
   12318:	687b      	ldr	r3, [r7, #4]
   1231a:	2200      	movs	r2, #0
   1231c:	839a      	strh	r2, [r3, #28]

			if (module->send_stop) {
   1231e:	687b      	ldr	r3, [r7, #4]
   12320:	7a9b      	ldrb	r3, [r3, #10]
   12322:	2b00      	cmp	r3, #0
   12324:	d00a      	beq.n	1233c <_i2c_master_async_address_response+0x74>
				/* Send stop condition */
				_i2c_master_wait_for_sync(module);
   12326:	687b      	ldr	r3, [r7, #4]
   12328:	0018      	movs	r0, r3
   1232a:	4b13      	ldr	r3, [pc, #76]	; (12378 <_i2c_master_async_address_response+0xb0>)
   1232c:	4798      	blx	r3
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
   1232e:	68fb      	ldr	r3, [r7, #12]
   12330:	685b      	ldr	r3, [r3, #4]
   12332:	22c0      	movs	r2, #192	; 0xc0
   12334:	0292      	lsls	r2, r2, #10
   12336:	431a      	orrs	r2, r3
   12338:	68fb      	ldr	r3, [r7, #12]
   1233a:	605a      	str	r2, [r3, #4]
			}
		}
	}

	module->buffer_length = module->buffer_remaining;
   1233c:	687b      	ldr	r3, [r7, #4]
   1233e:	8b9b      	ldrh	r3, [r3, #28]
   12340:	b29a      	uxth	r2, r3
   12342:	687b      	ldr	r3, [r7, #4]
   12344:	835a      	strh	r2, [r3, #26]

	/* Check for status OK. */
	if (module->status == STATUS_BUSY) {
   12346:	687b      	ldr	r3, [r7, #4]
   12348:	2225      	movs	r2, #37	; 0x25
   1234a:	5c9b      	ldrb	r3, [r3, r2]
   1234c:	b2db      	uxtb	r3, r3
   1234e:	2b05      	cmp	r3, #5
   12350:	d10e      	bne.n	12370 <_i2c_master_async_address_response+0xa8>
		/* Call function based on transfer direction. */
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
   12352:	687b      	ldr	r3, [r7, #4]
   12354:	2224      	movs	r2, #36	; 0x24
   12356:	5c9b      	ldrb	r3, [r3, r2]
   12358:	b2db      	uxtb	r3, r3
   1235a:	2b00      	cmp	r3, #0
   1235c:	d104      	bne.n	12368 <_i2c_master_async_address_response+0xa0>
			_i2c_master_write(module);
   1235e:	687b      	ldr	r3, [r7, #4]
   12360:	0018      	movs	r0, r3
   12362:	4b06      	ldr	r3, [pc, #24]	; (1237c <_i2c_master_async_address_response+0xb4>)
   12364:	4798      	blx	r3
		} else {
			_i2c_master_read(module);
		}
	}
}
   12366:	e003      	b.n	12370 <_i2c_master_async_address_response+0xa8>
			_i2c_master_read(module);
   12368:	687b      	ldr	r3, [r7, #4]
   1236a:	0018      	movs	r0, r3
   1236c:	4b04      	ldr	r3, [pc, #16]	; (12380 <_i2c_master_async_address_response+0xb8>)
   1236e:	4798      	blx	r3
}
   12370:	46c0      	nop			; (mov r8, r8)
   12372:	46bd      	mov	sp, r7
   12374:	b004      	add	sp, #16
   12376:	bd80      	pop	{r7, pc}
   12378:	00012139 	.word	0x00012139
   1237c:	0001224d 	.word	0x0001224d
   12380:	0001215d 	.word	0x0001215d

00012384 <i2c_master_register_callback>:
 */
void i2c_master_register_callback(
		struct i2c_master_module *const module,
		const i2c_master_callback_t callback,
		enum i2c_master_callback callback_type)
{
   12384:	b580      	push	{r7, lr}
   12386:	b084      	sub	sp, #16
   12388:	af00      	add	r7, sp, #0
   1238a:	60f8      	str	r0, [r7, #12]
   1238c:	60b9      	str	r1, [r7, #8]
   1238e:	1dfb      	adds	r3, r7, #7
   12390:	701a      	strb	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);
	Assert(callback);

	/* Register callback */
	module->callbacks[callback_type] = callback;
   12392:	1dfb      	adds	r3, r7, #7
   12394:	781b      	ldrb	r3, [r3, #0]
   12396:	68fa      	ldr	r2, [r7, #12]
   12398:	3302      	adds	r3, #2
   1239a:	009b      	lsls	r3, r3, #2
   1239c:	18d3      	adds	r3, r2, r3
   1239e:	3304      	adds	r3, #4
   123a0:	68ba      	ldr	r2, [r7, #8]
   123a2:	601a      	str	r2, [r3, #0]

	/* Set corresponding bit to set callback as registered */
	module->registered_callback |= (1 << callback_type);
   123a4:	68fb      	ldr	r3, [r7, #12]
   123a6:	7e1b      	ldrb	r3, [r3, #24]
   123a8:	b2db      	uxtb	r3, r3
   123aa:	b25a      	sxtb	r2, r3
   123ac:	1dfb      	adds	r3, r7, #7
   123ae:	781b      	ldrb	r3, [r3, #0]
   123b0:	2101      	movs	r1, #1
   123b2:	4099      	lsls	r1, r3
   123b4:	000b      	movs	r3, r1
   123b6:	b25b      	sxtb	r3, r3
   123b8:	4313      	orrs	r3, r2
   123ba:	b25b      	sxtb	r3, r3
   123bc:	b2da      	uxtb	r2, r3
   123be:	68fb      	ldr	r3, [r7, #12]
   123c0:	761a      	strb	r2, [r3, #24]
}
   123c2:	46c0      	nop			; (mov r8, r8)
   123c4:	46bd      	mov	sp, r7
   123c6:	b004      	add	sp, #16
   123c8:	bd80      	pop	{r7, pc}
	...

000123cc <_i2c_master_read_packet>:
 * \retval STATUS_BUSY  If module is currently busy with another transfer
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
   123cc:	b590      	push	{r4, r7, lr}
   123ce:	b087      	sub	sp, #28
   123d0:	af00      	add	r7, sp, #0
   123d2:	6078      	str	r0, [r7, #4]
   123d4:	6039      	str	r1, [r7, #0]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
   123d6:	687b      	ldr	r3, [r7, #4]
   123d8:	681b      	ldr	r3, [r3, #0]
   123da:	613b      	str	r3, [r7, #16]
	enum status_code tmp_status;

	/* Save packet to software module */
	module->buffer             = packet->data;
   123dc:	683b      	ldr	r3, [r7, #0]
   123de:	685a      	ldr	r2, [r3, #4]
   123e0:	687b      	ldr	r3, [r7, #4]
   123e2:	621a      	str	r2, [r3, #32]
	module->buffer_remaining   = packet->data_length;
   123e4:	683b      	ldr	r3, [r7, #0]
   123e6:	885a      	ldrh	r2, [r3, #2]
   123e8:	687b      	ldr	r3, [r7, #4]
   123ea:	839a      	strh	r2, [r3, #28]
	module->transfer_direction = I2C_TRANSFER_READ;
   123ec:	687b      	ldr	r3, [r7, #4]
   123ee:	2224      	movs	r2, #36	; 0x24
   123f0:	2101      	movs	r1, #1
   123f2:	5499      	strb	r1, [r3, r2]
	module->status             = STATUS_BUSY;
   123f4:	687b      	ldr	r3, [r7, #4]
   123f6:	2225      	movs	r2, #37	; 0x25
   123f8:	2105      	movs	r1, #5
   123fa:	5499      	strb	r1, [r3, r2]

	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
   123fc:	693b      	ldr	r3, [r7, #16]
   123fe:	681b      	ldr	r3, [r3, #0]
   12400:	011b      	lsls	r3, r3, #4
   12402:	0fdb      	lsrs	r3, r3, #31
   12404:	b2db      	uxtb	r3, r3
   12406:	001a      	movs	r2, r3
   12408:	230f      	movs	r3, #15
   1240a:	18fb      	adds	r3, r7, r3
   1240c:	1e51      	subs	r1, r2, #1
   1240e:	418a      	sbcs	r2, r1
   12410:	701a      	strb	r2, [r3, #0]

	/* Switch to high speed mode */
	if (packet->high_speed) {
   12412:	683b      	ldr	r3, [r7, #0]
   12414:	7a5b      	ldrb	r3, [r3, #9]
   12416:	2b00      	cmp	r3, #0
   12418:	d006      	beq.n	12428 <_i2c_master_read_packet+0x5c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
   1241a:	683b      	ldr	r3, [r7, #0]
   1241c:	7a9a      	ldrb	r2, [r3, #10]
   1241e:	687b      	ldr	r3, [r7, #4]
   12420:	0011      	movs	r1, r2
   12422:	0018      	movs	r0, r3
   12424:	4b3b      	ldr	r3, [pc, #236]	; (12514 <_i2c_master_read_packet+0x148>)
   12426:	4798      	blx	r3
	}

	/* Set action to ACK or NACK. */
	if ((sclsm_flag) && (packet->data_length == 1)) {
   12428:	230f      	movs	r3, #15
   1242a:	18fb      	adds	r3, r7, r3
   1242c:	781b      	ldrb	r3, [r3, #0]
   1242e:	2b00      	cmp	r3, #0
   12430:	d00b      	beq.n	1244a <_i2c_master_read_packet+0x7e>
   12432:	683b      	ldr	r3, [r7, #0]
   12434:	885b      	ldrh	r3, [r3, #2]
   12436:	2b01      	cmp	r3, #1
   12438:	d107      	bne.n	1244a <_i2c_master_read_packet+0x7e>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
   1243a:	693b      	ldr	r3, [r7, #16]
   1243c:	685b      	ldr	r3, [r3, #4]
   1243e:	2280      	movs	r2, #128	; 0x80
   12440:	02d2      	lsls	r2, r2, #11
   12442:	431a      	orrs	r2, r3
   12444:	693b      	ldr	r3, [r7, #16]
   12446:	605a      	str	r2, [r3, #4]
   12448:	e005      	b.n	12456 <_i2c_master_read_packet+0x8a>
	} else {
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
   1244a:	693b      	ldr	r3, [r7, #16]
   1244c:	685b      	ldr	r3, [r3, #4]
   1244e:	4a32      	ldr	r2, [pc, #200]	; (12518 <_i2c_master_read_packet+0x14c>)
   12450:	401a      	ands	r2, r3
   12452:	693b      	ldr	r3, [r7, #16]
   12454:	605a      	str	r2, [r3, #4]
	}

	if (packet->ten_bit_address) {
   12456:	683b      	ldr	r3, [r7, #0]
   12458:	7a1b      	ldrb	r3, [r3, #8]
   1245a:	2b00      	cmp	r3, #0
   1245c:	d045      	beq.n	124ea <_i2c_master_read_packet+0x11e>
		/*
		 * Write ADDR.ADDR[10:1] with the 10-bit address. ADDR.TENBITEN must
		 * be set and read/write bit (ADDR.ADDR[0]) equal to 0.
		 */
		i2c_module->ADDR.reg = (packet->address << 1) |
   1245e:	683b      	ldr	r3, [r7, #0]
   12460:	881b      	ldrh	r3, [r3, #0]
   12462:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
   12464:	683b      	ldr	r3, [r7, #0]
   12466:	7a5b      	ldrb	r3, [r3, #9]
   12468:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) |
   1246a:	4313      	orrs	r3, r2
   1246c:	001a      	movs	r2, r3
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
   1246e:	2380      	movs	r3, #128	; 0x80
   12470:	021b      	lsls	r3, r3, #8
   12472:	431a      	orrs	r2, r3
		i2c_module->ADDR.reg = (packet->address << 1) |
   12474:	693b      	ldr	r3, [r7, #16]
   12476:	625a      	str	r2, [r3, #36]	; 0x24
			SERCOM_I2CM_ADDR_TENBITEN;

		/* Wait for response on bus. */
		tmp_status = _i2c_master_wait_for_bus(module);
   12478:	2317      	movs	r3, #23
   1247a:	18fc      	adds	r4, r7, r3
   1247c:	687b      	ldr	r3, [r7, #4]
   1247e:	0018      	movs	r0, r3
   12480:	4b26      	ldr	r3, [pc, #152]	; (1251c <_i2c_master_read_packet+0x150>)
   12482:	4798      	blx	r3
   12484:	0003      	movs	r3, r0
   12486:	7023      	strb	r3, [r4, #0]

		/* Set action to ack. */
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
   12488:	693b      	ldr	r3, [r7, #16]
   1248a:	685b      	ldr	r3, [r3, #4]
   1248c:	4a22      	ldr	r2, [pc, #136]	; (12518 <_i2c_master_read_packet+0x14c>)
   1248e:	401a      	ands	r2, r3
   12490:	693b      	ldr	r3, [r7, #16]
   12492:	605a      	str	r2, [r3, #4]

		/* Check for address response error unless previous error is
		 * detected. */
		if (tmp_status == STATUS_OK) {
   12494:	2317      	movs	r3, #23
   12496:	18fb      	adds	r3, r7, r3
   12498:	781b      	ldrb	r3, [r3, #0]
   1249a:	2b00      	cmp	r3, #0
   1249c:	d107      	bne.n	124ae <_i2c_master_read_packet+0xe2>
			tmp_status = _i2c_master_address_response(module);
   1249e:	2317      	movs	r3, #23
   124a0:	18fc      	adds	r4, r7, r3
   124a2:	687b      	ldr	r3, [r7, #4]
   124a4:	0018      	movs	r0, r3
   124a6:	4b1e      	ldr	r3, [pc, #120]	; (12520 <_i2c_master_read_packet+0x154>)
   124a8:	4798      	blx	r3
   124aa:	0003      	movs	r3, r0
   124ac:	7023      	strb	r3, [r4, #0]
		}

		if (tmp_status == STATUS_OK) {
   124ae:	2317      	movs	r3, #23
   124b0:	18fb      	adds	r3, r7, r3
   124b2:	781b      	ldrb	r3, [r3, #0]
   124b4:	2b00      	cmp	r3, #0
   124b6:	d114      	bne.n	124e2 <_i2c_master_read_packet+0x116>
			/* Enable interrupts */
			i2c_module->INTENSET.reg =
   124b8:	693b      	ldr	r3, [r7, #16]
   124ba:	2203      	movs	r2, #3
   124bc:	759a      	strb	r2, [r3, #22]

			/*
			 * Write ADDR[7:0] register to "11110 address[9:8] 1"
			 * ADDR.TENBITEN must be cleared
			 */
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
   124be:	683b      	ldr	r3, [r7, #0]
   124c0:	881b      	ldrh	r3, [r3, #0]
   124c2:	0a1b      	lsrs	r3, r3, #8
   124c4:	b29b      	uxth	r3, r3
   124c6:	2278      	movs	r2, #120	; 0x78
   124c8:	4313      	orrs	r3, r2
   124ca:	b29b      	uxth	r3, r3
   124cc:	005a      	lsls	r2, r3, #1
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
   124ce:	683b      	ldr	r3, [r7, #0]
   124d0:	7a5b      	ldrb	r3, [r3, #9]
   124d2:	039b      	lsls	r3, r3, #14
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
   124d4:	4313      	orrs	r3, r2
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
   124d6:	2201      	movs	r2, #1
   124d8:	4313      	orrs	r3, r2
   124da:	001a      	movs	r2, r3
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
   124dc:	693b      	ldr	r3, [r7, #16]
   124de:	625a      	str	r2, [r3, #36]	; 0x24
   124e0:	e012      	b.n	12508 <_i2c_master_read_packet+0x13c>
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
   124e2:	2317      	movs	r3, #23
   124e4:	18fb      	adds	r3, r7, r3
   124e6:	781b      	ldrb	r3, [r3, #0]
   124e8:	e00f      	b.n	1250a <_i2c_master_read_packet+0x13e>
		}
	} else {
		/* Enable interrupts */
		i2c_module->INTENSET.reg =
   124ea:	693b      	ldr	r3, [r7, #16]
   124ec:	2203      	movs	r2, #3
   124ee:	759a      	strb	r2, [r3, #22]
			SERCOM_I2CM_INTENSET_MB | SERCOM_I2CM_INTENSET_SB;

		/* Set address and direction bit. Will send start command on bus */
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
   124f0:	683b      	ldr	r3, [r7, #0]
   124f2:	881b      	ldrh	r3, [r3, #0]
   124f4:	005b      	lsls	r3, r3, #1
   124f6:	2201      	movs	r2, #1
   124f8:	431a      	orrs	r2, r3
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
   124fa:	683b      	ldr	r3, [r7, #0]
   124fc:	7a5b      	ldrb	r3, [r3, #9]
   124fe:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
   12500:	4313      	orrs	r3, r2
   12502:	001a      	movs	r2, r3
   12504:	693b      	ldr	r3, [r7, #16]
   12506:	625a      	str	r2, [r3, #36]	; 0x24
	}

	return STATUS_OK;
   12508:	2300      	movs	r3, #0
}
   1250a:	0018      	movs	r0, r3
   1250c:	46bd      	mov	sp, r7
   1250e:	b007      	add	sp, #28
   12510:	bd90      	pop	{r4, r7, pc}
   12512:	46c0      	nop			; (mov r8, r8)
   12514:	00013da1 	.word	0x00013da1
   12518:	fffbffff 	.word	0xfffbffff
   1251c:	00013d43 	.word	0x00013d43
   12520:	00013ce5 	.word	0x00013ce5

00012524 <i2c_master_read_packet_job>:
 * \retval STATUS_BUSY  If module is currently busy with another transfer
 */
enum status_code i2c_master_read_packet_job(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
   12524:	b580      	push	{r7, lr}
   12526:	b082      	sub	sp, #8
   12528:	af00      	add	r7, sp, #0
   1252a:	6078      	str	r0, [r7, #4]
   1252c:	6039      	str	r1, [r7, #0]
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	/* Check if the I2C module is busy with a job */
	if (module->buffer_remaining > 0) {
   1252e:	687b      	ldr	r3, [r7, #4]
   12530:	8b9b      	ldrh	r3, [r3, #28]
   12532:	b29b      	uxth	r3, r3
   12534:	2b00      	cmp	r3, #0
   12536:	d001      	beq.n	1253c <i2c_master_read_packet_job+0x18>
		return STATUS_BUSY;
   12538:	2305      	movs	r3, #5
   1253a:	e00c      	b.n	12556 <i2c_master_read_packet_job+0x32>
	}

	/* Make sure we send STOP */
	module->send_stop = true;
   1253c:	687b      	ldr	r3, [r7, #4]
   1253e:	2201      	movs	r2, #1
   12540:	729a      	strb	r2, [r3, #10]
	module->send_nack = true;
   12542:	687b      	ldr	r3, [r7, #4]
   12544:	2201      	movs	r2, #1
   12546:	72da      	strb	r2, [r3, #11]
	/* Start reading */
	return _i2c_master_read_packet(module, packet);
   12548:	683a      	ldr	r2, [r7, #0]
   1254a:	687b      	ldr	r3, [r7, #4]
   1254c:	0011      	movs	r1, r2
   1254e:	0018      	movs	r0, r3
   12550:	4b03      	ldr	r3, [pc, #12]	; (12560 <i2c_master_read_packet_job+0x3c>)
   12552:	4798      	blx	r3
   12554:	0003      	movs	r3, r0
}
   12556:	0018      	movs	r0, r3
   12558:	46bd      	mov	sp, r7
   1255a:	b002      	add	sp, #8
   1255c:	bd80      	pop	{r7, pc}
   1255e:	46c0      	nop			; (mov r8, r8)
   12560:	000123cd 	.word	0x000123cd

00012564 <_i2c_master_write_packet>:
 * \retval STATUS_BUSY If module is currently busy with another transfer
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
   12564:	b580      	push	{r7, lr}
   12566:	b084      	sub	sp, #16
   12568:	af00      	add	r7, sp, #0
   1256a:	6078      	str	r0, [r7, #4]
   1256c:	6039      	str	r1, [r7, #0]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
   1256e:	687b      	ldr	r3, [r7, #4]
   12570:	681b      	ldr	r3, [r3, #0]
   12572:	60fb      	str	r3, [r7, #12]

	/* Switch to high speed mode */
	if (packet->high_speed) {
   12574:	683b      	ldr	r3, [r7, #0]
   12576:	7a5b      	ldrb	r3, [r3, #9]
   12578:	2b00      	cmp	r3, #0
   1257a:	d006      	beq.n	1258a <_i2c_master_write_packet+0x26>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
   1257c:	683b      	ldr	r3, [r7, #0]
   1257e:	7a9a      	ldrb	r2, [r3, #10]
   12580:	687b      	ldr	r3, [r7, #4]
   12582:	0011      	movs	r1, r2
   12584:	0018      	movs	r0, r3
   12586:	4b1e      	ldr	r3, [pc, #120]	; (12600 <_i2c_master_write_packet+0x9c>)
   12588:	4798      	blx	r3
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
   1258a:	68fb      	ldr	r3, [r7, #12]
   1258c:	685b      	ldr	r3, [r3, #4]
   1258e:	4a1d      	ldr	r2, [pc, #116]	; (12604 <_i2c_master_write_packet+0xa0>)
   12590:	401a      	ands	r2, r3
   12592:	68fb      	ldr	r3, [r7, #12]
   12594:	605a      	str	r2, [r3, #4]

	/* Save packet to software module */
	module->buffer             = packet->data;
   12596:	683b      	ldr	r3, [r7, #0]
   12598:	685a      	ldr	r2, [r3, #4]
   1259a:	687b      	ldr	r3, [r7, #4]
   1259c:	621a      	str	r2, [r3, #32]
	module->buffer_remaining   = packet->data_length;
   1259e:	683b      	ldr	r3, [r7, #0]
   125a0:	885a      	ldrh	r2, [r3, #2]
   125a2:	687b      	ldr	r3, [r7, #4]
   125a4:	839a      	strh	r2, [r3, #28]
	module->transfer_direction = I2C_TRANSFER_WRITE;
   125a6:	687b      	ldr	r3, [r7, #4]
   125a8:	2224      	movs	r2, #36	; 0x24
   125aa:	2100      	movs	r1, #0
   125ac:	5499      	strb	r1, [r3, r2]
	module->status             = STATUS_BUSY;
   125ae:	687b      	ldr	r3, [r7, #4]
   125b0:	2225      	movs	r2, #37	; 0x25
   125b2:	2105      	movs	r1, #5
   125b4:	5499      	strb	r1, [r3, r2]

	/* Enable interrupts */
	i2c_module->INTENSET.reg =
   125b6:	68fb      	ldr	r3, [r7, #12]
   125b8:	2203      	movs	r2, #3
   125ba:	759a      	strb	r2, [r3, #22]
			SERCOM_I2CM_INTENSET_MB | SERCOM_I2CM_INTENSET_SB;

	/* Set address and direction bit, will send start command on bus */
	if (packet->ten_bit_address) {
   125bc:	683b      	ldr	r3, [r7, #0]
   125be:	7a1b      	ldrb	r3, [r3, #8]
   125c0:	2b00      	cmp	r3, #0
   125c2:	d00d      	beq.n	125e0 <_i2c_master_write_packet+0x7c>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
   125c4:	683b      	ldr	r3, [r7, #0]
   125c6:	881b      	ldrh	r3, [r3, #0]
   125c8:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
   125ca:	683b      	ldr	r3, [r7, #0]
   125cc:	7a5b      	ldrb	r3, [r3, #9]
   125ce:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
   125d0:	4313      	orrs	r3, r2
   125d2:	001a      	movs	r2, r3
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
   125d4:	2380      	movs	r3, #128	; 0x80
   125d6:	021b      	lsls	r3, r3, #8
   125d8:	431a      	orrs	r2, r3
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
   125da:	68fb      	ldr	r3, [r7, #12]
   125dc:	625a      	str	r2, [r3, #36]	; 0x24
   125de:	e009      	b.n	125f4 <_i2c_master_write_packet+0x90>
			SERCOM_I2CM_ADDR_TENBITEN;
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
   125e0:	683b      	ldr	r3, [r7, #0]
   125e2:	881b      	ldrh	r3, [r3, #0]
   125e4:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
   125e6:	683b      	ldr	r3, [r7, #0]
   125e8:	7a5b      	ldrb	r3, [r3, #9]
   125ea:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
   125ec:	4313      	orrs	r3, r2
   125ee:	001a      	movs	r2, r3
   125f0:	68fb      	ldr	r3, [r7, #12]
   125f2:	625a      	str	r2, [r3, #36]	; 0x24
	}

	return STATUS_OK;
   125f4:	2300      	movs	r3, #0
}
   125f6:	0018      	movs	r0, r3
   125f8:	46bd      	mov	sp, r7
   125fa:	b004      	add	sp, #16
   125fc:	bd80      	pop	{r7, pc}
   125fe:	46c0      	nop			; (mov r8, r8)
   12600:	00013da1 	.word	0x00013da1
   12604:	fffbffff 	.word	0xfffbffff

00012608 <i2c_master_write_packet_job>:
 * \retval STATUS_BUSY  If module is currently busy with another transfer
 */
enum status_code i2c_master_write_packet_job(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
   12608:	b580      	push	{r7, lr}
   1260a:	b082      	sub	sp, #8
   1260c:	af00      	add	r7, sp, #0
   1260e:	6078      	str	r0, [r7, #4]
   12610:	6039      	str	r1, [r7, #0]
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	/* Check if the I2C module is busy with another job. */
	if (module->buffer_remaining > 0) {
   12612:	687b      	ldr	r3, [r7, #4]
   12614:	8b9b      	ldrh	r3, [r3, #28]
   12616:	b29b      	uxth	r3, r3
   12618:	2b00      	cmp	r3, #0
   1261a:	d001      	beq.n	12620 <i2c_master_write_packet_job+0x18>
		return STATUS_BUSY;
   1261c:	2305      	movs	r3, #5
   1261e:	e00c      	b.n	1263a <i2c_master_write_packet_job+0x32>
	}

	/* Make sure we send STOP at end*/
	module->send_stop = true;
   12620:	687b      	ldr	r3, [r7, #4]
   12622:	2201      	movs	r2, #1
   12624:	729a      	strb	r2, [r3, #10]
	module->send_nack = true;
   12626:	687b      	ldr	r3, [r7, #4]
   12628:	2201      	movs	r2, #1
   1262a:	72da      	strb	r2, [r3, #11]
	/* Start write operation */
	return _i2c_master_write_packet(module, packet);
   1262c:	683a      	ldr	r2, [r7, #0]
   1262e:	687b      	ldr	r3, [r7, #4]
   12630:	0011      	movs	r1, r2
   12632:	0018      	movs	r0, r3
   12634:	4b03      	ldr	r3, [pc, #12]	; (12644 <i2c_master_write_packet_job+0x3c>)
   12636:	4798      	blx	r3
   12638:	0003      	movs	r3, r0
}
   1263a:	0018      	movs	r0, r3
   1263c:	46bd      	mov	sp, r7
   1263e:	b002      	add	sp, #8
   12640:	bd80      	pop	{r7, pc}
   12642:	46c0      	nop			; (mov r8, r8)
   12644:	00012565 	.word	0x00012565

00012648 <i2c_master_write_packet_job_no_stop>:
 * \retval STATUS_BUSY  If module is currently busy with another
 */
enum status_code i2c_master_write_packet_job_no_stop(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
   12648:	b580      	push	{r7, lr}
   1264a:	b082      	sub	sp, #8
   1264c:	af00      	add	r7, sp, #0
   1264e:	6078      	str	r0, [r7, #4]
   12650:	6039      	str	r1, [r7, #0]
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	/* Check if the I2C module is busy with another job. */
	if (module->buffer_remaining > 0) {
   12652:	687b      	ldr	r3, [r7, #4]
   12654:	8b9b      	ldrh	r3, [r3, #28]
   12656:	b29b      	uxth	r3, r3
   12658:	2b00      	cmp	r3, #0
   1265a:	d001      	beq.n	12660 <i2c_master_write_packet_job_no_stop+0x18>
		return STATUS_BUSY;
   1265c:	2305      	movs	r3, #5
   1265e:	e00c      	b.n	1267a <i2c_master_write_packet_job_no_stop+0x32>
	}

	/* Do not send stop condition when done */
	module->send_stop = false;
   12660:	687b      	ldr	r3, [r7, #4]
   12662:	2200      	movs	r2, #0
   12664:	729a      	strb	r2, [r3, #10]
	module->send_nack = true;
   12666:	687b      	ldr	r3, [r7, #4]
   12668:	2201      	movs	r2, #1
   1266a:	72da      	strb	r2, [r3, #11]
	/* Start write operation */
	return _i2c_master_write_packet(module, packet);
   1266c:	683a      	ldr	r2, [r7, #0]
   1266e:	687b      	ldr	r3, [r7, #4]
   12670:	0011      	movs	r1, r2
   12672:	0018      	movs	r0, r3
   12674:	4b03      	ldr	r3, [pc, #12]	; (12684 <i2c_master_write_packet_job_no_stop+0x3c>)
   12676:	4798      	blx	r3
   12678:	0003      	movs	r3, r0
}
   1267a:	0018      	movs	r0, r3
   1267c:	46bd      	mov	sp, r7
   1267e:	b002      	add	sp, #8
   12680:	bd80      	pop	{r7, pc}
   12682:	46c0      	nop			; (mov r8, r8)
   12684:	00012565 	.word	0x00012565

00012688 <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
   12688:	b580      	push	{r7, lr}
   1268a:	b086      	sub	sp, #24
   1268c:	af00      	add	r7, sp, #0
   1268e:	0002      	movs	r2, r0
   12690:	1dfb      	adds	r3, r7, #7
   12692:	701a      	strb	r2, [r3, #0]
	/* Get software module for callback handling */
	struct i2c_master_module *module =
			(struct i2c_master_module*)_sercom_instances[instance];
   12694:	1dfb      	adds	r3, r7, #7
   12696:	781a      	ldrb	r2, [r3, #0]
	struct i2c_master_module *module =
   12698:	4b93      	ldr	r3, [pc, #588]	; (128e8 <_i2c_master_interrupt_handler+0x260>)
   1269a:	0092      	lsls	r2, r2, #2
   1269c:	58d3      	ldr	r3, [r2, r3]
   1269e:	617b      	str	r3, [r7, #20]

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
   126a0:	697b      	ldr	r3, [r7, #20]
   126a2:	681b      	ldr	r3, [r3, #0]
   126a4:	613b      	str	r3, [r7, #16]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
   126a6:	693b      	ldr	r3, [r7, #16]
   126a8:	681b      	ldr	r3, [r3, #0]
   126aa:	011b      	lsls	r3, r3, #4
   126ac:	0fdb      	lsrs	r3, r3, #31
   126ae:	b2db      	uxtb	r3, r3
   126b0:	001a      	movs	r2, r3
   126b2:	230f      	movs	r3, #15
   126b4:	18fb      	adds	r3, r7, r3
   126b6:	1e51      	subs	r1, r2, #1
   126b8:	418a      	sbcs	r2, r1
   126ba:	701a      	strb	r2, [r3, #0]

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
   126bc:	230e      	movs	r3, #14
   126be:	18fb      	adds	r3, r7, r3
   126c0:	697a      	ldr	r2, [r7, #20]
   126c2:	7e52      	ldrb	r2, [r2, #25]
   126c4:	701a      	strb	r2, [r3, #0]
	callback_mask &= module->registered_callback;
   126c6:	697b      	ldr	r3, [r7, #20]
   126c8:	7e1b      	ldrb	r3, [r3, #24]
   126ca:	b2da      	uxtb	r2, r3
   126cc:	230e      	movs	r3, #14
   126ce:	18fb      	adds	r3, r7, r3
   126d0:	210e      	movs	r1, #14
   126d2:	1879      	adds	r1, r7, r1
   126d4:	7809      	ldrb	r1, [r1, #0]
   126d6:	400a      	ands	r2, r1
   126d8:	701a      	strb	r2, [r3, #0]

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
   126da:	697b      	ldr	r3, [r7, #20]
   126dc:	8b5b      	ldrh	r3, [r3, #26]
   126de:	b29b      	uxth	r3, r3
   126e0:	2b00      	cmp	r3, #0
   126e2:	d109      	bne.n	126f8 <_i2c_master_interrupt_handler+0x70>
   126e4:	697b      	ldr	r3, [r7, #20]
   126e6:	8b9b      	ldrh	r3, [r3, #28]
   126e8:	b29b      	uxth	r3, r3
   126ea:	2b00      	cmp	r3, #0
   126ec:	d004      	beq.n	126f8 <_i2c_master_interrupt_handler+0x70>
		/* Call function for address response */
		_i2c_master_async_address_response(module);
   126ee:	697b      	ldr	r3, [r7, #20]
   126f0:	0018      	movs	r0, r3
   126f2:	4b7e      	ldr	r3, [pc, #504]	; (128ec <_i2c_master_interrupt_handler+0x264>)
   126f4:	4798      	blx	r3
   126f6:	e070      	b.n	127da <_i2c_master_interrupt_handler+0x152>

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
   126f8:	697b      	ldr	r3, [r7, #20]
   126fa:	8b5b      	ldrh	r3, [r3, #26]
   126fc:	b29b      	uxth	r3, r3
   126fe:	2b00      	cmp	r3, #0
   12700:	d039      	beq.n	12776 <_i2c_master_interrupt_handler+0xee>
   12702:	697b      	ldr	r3, [r7, #20]
   12704:	8b9b      	ldrh	r3, [r3, #28]
   12706:	b29b      	uxth	r3, r3
   12708:	2b00      	cmp	r3, #0
   1270a:	d134      	bne.n	12776 <_i2c_master_interrupt_handler+0xee>
			(module->status == STATUS_BUSY) &&
   1270c:	697b      	ldr	r3, [r7, #20]
   1270e:	2225      	movs	r2, #37	; 0x25
   12710:	5c9b      	ldrb	r3, [r3, r2]
   12712:	b2db      	uxtb	r3, r3
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
   12714:	2b05      	cmp	r3, #5
   12716:	d12e      	bne.n	12776 <_i2c_master_interrupt_handler+0xee>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
   12718:	697b      	ldr	r3, [r7, #20]
   1271a:	2224      	movs	r2, #36	; 0x24
   1271c:	5c9b      	ldrb	r3, [r3, r2]
   1271e:	b2db      	uxtb	r3, r3
			(module->status == STATUS_BUSY) &&
   12720:	2b00      	cmp	r3, #0
   12722:	d128      	bne.n	12776 <_i2c_master_interrupt_handler+0xee>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
   12724:	693b      	ldr	r3, [r7, #16]
   12726:	2203      	movs	r2, #3
   12728:	751a      	strb	r2, [r3, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
   1272a:	697b      	ldr	r3, [r7, #20]
   1272c:	2200      	movs	r2, #0
   1272e:	835a      	strh	r2, [r3, #26]
		module->status        = STATUS_OK;
   12730:	697b      	ldr	r3, [r7, #20]
   12732:	2225      	movs	r2, #37	; 0x25
   12734:	2100      	movs	r1, #0
   12736:	5499      	strb	r1, [r3, r2]

		if (module->send_stop) {
   12738:	697b      	ldr	r3, [r7, #20]
   1273a:	7a9b      	ldrb	r3, [r3, #10]
   1273c:	2b00      	cmp	r3, #0
   1273e:	d00b      	beq.n	12758 <_i2c_master_interrupt_handler+0xd0>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
   12740:	697b      	ldr	r3, [r7, #20]
   12742:	0018      	movs	r0, r3
   12744:	4b6a      	ldr	r3, [pc, #424]	; (128f0 <_i2c_master_interrupt_handler+0x268>)
   12746:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
   12748:	693b      	ldr	r3, [r7, #16]
   1274a:	685b      	ldr	r3, [r3, #4]
   1274c:	22c0      	movs	r2, #192	; 0xc0
   1274e:	0292      	lsls	r2, r2, #10
   12750:	431a      	orrs	r2, r3
   12752:	693b      	ldr	r3, [r7, #16]
   12754:	605a      	str	r2, [r3, #4]
   12756:	e002      	b.n	1275e <_i2c_master_interrupt_handler+0xd6>
		} else {
			/* Clear write interrupt flag */
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
   12758:	693b      	ldr	r3, [r7, #16]
   1275a:	2201      	movs	r2, #1
   1275c:	761a      	strb	r2, [r3, #24]
		}
		
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
   1275e:	230e      	movs	r3, #14
   12760:	18fb      	adds	r3, r7, r3
   12762:	781b      	ldrb	r3, [r3, #0]
   12764:	2201      	movs	r2, #1
   12766:	4013      	ands	r3, r2
   12768:	d037      	beq.n	127da <_i2c_master_interrupt_handler+0x152>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
   1276a:	697b      	ldr	r3, [r7, #20]
   1276c:	68db      	ldr	r3, [r3, #12]
   1276e:	697a      	ldr	r2, [r7, #20]
   12770:	0010      	movs	r0, r2
   12772:	4798      	blx	r3
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
   12774:	e031      	b.n	127da <_i2c_master_interrupt_handler+0x152>
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
   12776:	697b      	ldr	r3, [r7, #20]
   12778:	8b5b      	ldrh	r3, [r3, #26]
   1277a:	b29b      	uxth	r3, r3
   1277c:	2b00      	cmp	r3, #0
   1277e:	d02c      	beq.n	127da <_i2c_master_interrupt_handler+0x152>
   12780:	697b      	ldr	r3, [r7, #20]
   12782:	8b9b      	ldrh	r3, [r3, #28]
   12784:	b29b      	uxth	r3, r3
   12786:	2b00      	cmp	r3, #0
   12788:	d027      	beq.n	127da <_i2c_master_interrupt_handler+0x152>
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
   1278a:	693b      	ldr	r3, [r7, #16]
   1278c:	8b5b      	ldrh	r3, [r3, #26]
   1278e:	b29b      	uxth	r3, r3
   12790:	001a      	movs	r2, r3
   12792:	2320      	movs	r3, #32
   12794:	4013      	ands	r3, r2
   12796:	d111      	bne.n	127bc <_i2c_master_interrupt_handler+0x134>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
   12798:	230f      	movs	r3, #15
   1279a:	18fb      	adds	r3, r7, r3
   1279c:	781b      	ldrb	r3, [r3, #0]
   1279e:	2201      	movs	r2, #1
   127a0:	4053      	eors	r3, r2
   127a2:	b2db      	uxtb	r3, r3
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
   127a4:	2b00      	cmp	r3, #0
   127a6:	d104      	bne.n	127b2 <_i2c_master_interrupt_handler+0x12a>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
   127a8:	697b      	ldr	r3, [r7, #20]
   127aa:	8b9b      	ldrh	r3, [r3, #28]
   127ac:	b29b      	uxth	r3, r3
   127ae:	2b01      	cmp	r3, #1
   127b0:	d004      	beq.n	127bc <_i2c_master_interrupt_handler+0x134>
			module->status = STATUS_ERR_PACKET_COLLISION;
   127b2:	697b      	ldr	r3, [r7, #20]
   127b4:	2225      	movs	r2, #37	; 0x25
   127b6:	2141      	movs	r1, #65	; 0x41
   127b8:	5499      	strb	r1, [r3, r2]
   127ba:	e00e      	b.n	127da <_i2c_master_interrupt_handler+0x152>
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
   127bc:	697b      	ldr	r3, [r7, #20]
   127be:	2224      	movs	r2, #36	; 0x24
   127c0:	5c9b      	ldrb	r3, [r3, r2]
   127c2:	b2db      	uxtb	r3, r3
   127c4:	2b00      	cmp	r3, #0
   127c6:	d104      	bne.n	127d2 <_i2c_master_interrupt_handler+0x14a>
			_i2c_master_write(module);
   127c8:	697b      	ldr	r3, [r7, #20]
   127ca:	0018      	movs	r0, r3
   127cc:	4b49      	ldr	r3, [pc, #292]	; (128f4 <_i2c_master_interrupt_handler+0x26c>)
   127ce:	4798      	blx	r3
   127d0:	e003      	b.n	127da <_i2c_master_interrupt_handler+0x152>
		} else {
			_i2c_master_read(module);
   127d2:	697b      	ldr	r3, [r7, #20]
   127d4:	0018      	movs	r0, r3
   127d6:	4b48      	ldr	r3, [pc, #288]	; (128f8 <_i2c_master_interrupt_handler+0x270>)
   127d8:	4798      	blx	r3
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
   127da:	697b      	ldr	r3, [r7, #20]
   127dc:	8b5b      	ldrh	r3, [r3, #26]
   127de:	b29b      	uxth	r3, r3
   127e0:	2b00      	cmp	r3, #0
   127e2:	d047      	beq.n	12874 <_i2c_master_interrupt_handler+0x1ec>
   127e4:	697b      	ldr	r3, [r7, #20]
   127e6:	8b9b      	ldrh	r3, [r3, #28]
   127e8:	b29b      	uxth	r3, r3
   127ea:	2b00      	cmp	r3, #0
   127ec:	d142      	bne.n	12874 <_i2c_master_interrupt_handler+0x1ec>
			(module->status == STATUS_BUSY) &&
   127ee:	697b      	ldr	r3, [r7, #20]
   127f0:	2225      	movs	r2, #37	; 0x25
   127f2:	5c9b      	ldrb	r3, [r3, r2]
   127f4:	b2db      	uxtb	r3, r3
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
   127f6:	2b05      	cmp	r3, #5
   127f8:	d13c      	bne.n	12874 <_i2c_master_interrupt_handler+0x1ec>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
   127fa:	697b      	ldr	r3, [r7, #20]
   127fc:	2224      	movs	r2, #36	; 0x24
   127fe:	5c9b      	ldrb	r3, [r3, r2]
   12800:	b2db      	uxtb	r3, r3
			(module->status == STATUS_BUSY) &&
   12802:	2b01      	cmp	r3, #1
   12804:	d136      	bne.n	12874 <_i2c_master_interrupt_handler+0x1ec>
		
		/* Clear read interrupt flag */
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
   12806:	693b      	ldr	r3, [r7, #16]
   12808:	7e1b      	ldrb	r3, [r3, #24]
   1280a:	b2db      	uxtb	r3, r3
   1280c:	001a      	movs	r2, r3
   1280e:	2302      	movs	r3, #2
   12810:	4013      	ands	r3, r2
   12812:	d002      	beq.n	1281a <_i2c_master_interrupt_handler+0x192>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
   12814:	693b      	ldr	r3, [r7, #16]
   12816:	2202      	movs	r2, #2
   12818:	761a      	strb	r2, [r3, #24]
		}
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
   1281a:	693b      	ldr	r3, [r7, #16]
   1281c:	2203      	movs	r2, #3
   1281e:	751a      	strb	r2, [r3, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;
		module->buffer_length = 0;
   12820:	697b      	ldr	r3, [r7, #20]
   12822:	2200      	movs	r2, #0
   12824:	835a      	strh	r2, [r3, #26]
		module->status        = STATUS_OK;
   12826:	697b      	ldr	r3, [r7, #20]
   12828:	2225      	movs	r2, #37	; 0x25
   1282a:	2100      	movs	r1, #0
   1282c:	5499      	strb	r1, [r3, r2]

		/* Call appropriate callback if enabled and registered */
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
   1282e:	230e      	movs	r3, #14
   12830:	18fb      	adds	r3, r7, r3
   12832:	781b      	ldrb	r3, [r3, #0]
   12834:	2202      	movs	r2, #2
   12836:	4013      	ands	r3, r2
   12838:	d00b      	beq.n	12852 <_i2c_master_interrupt_handler+0x1ca>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
   1283a:	697b      	ldr	r3, [r7, #20]
   1283c:	2224      	movs	r2, #36	; 0x24
   1283e:	5c9b      	ldrb	r3, [r3, r2]
   12840:	b2db      	uxtb	r3, r3
   12842:	2b01      	cmp	r3, #1
   12844:	d105      	bne.n	12852 <_i2c_master_interrupt_handler+0x1ca>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
   12846:	697b      	ldr	r3, [r7, #20]
   12848:	691b      	ldr	r3, [r3, #16]
   1284a:	697a      	ldr	r2, [r7, #20]
   1284c:	0010      	movs	r0, r2
   1284e:	4798      	blx	r3
   12850:	e010      	b.n	12874 <_i2c_master_interrupt_handler+0x1ec>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
   12852:	230e      	movs	r3, #14
   12854:	18fb      	adds	r3, r7, r3
   12856:	781b      	ldrb	r3, [r3, #0]
   12858:	2201      	movs	r2, #1
   1285a:	4013      	ands	r3, r2
   1285c:	d00a      	beq.n	12874 <_i2c_master_interrupt_handler+0x1ec>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
   1285e:	697b      	ldr	r3, [r7, #20]
   12860:	2224      	movs	r2, #36	; 0x24
   12862:	5c9b      	ldrb	r3, [r3, r2]
   12864:	b2db      	uxtb	r3, r3
   12866:	2b00      	cmp	r3, #0
   12868:	d104      	bne.n	12874 <_i2c_master_interrupt_handler+0x1ec>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
   1286a:	697b      	ldr	r3, [r7, #20]
   1286c:	68db      	ldr	r3, [r3, #12]
   1286e:	697a      	ldr	r2, [r7, #20]
   12870:	0010      	movs	r0, r2
   12872:	4798      	blx	r3
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
   12874:	697b      	ldr	r3, [r7, #20]
   12876:	2225      	movs	r2, #37	; 0x25
   12878:	5c9b      	ldrb	r3, [r3, r2]
   1287a:	b2db      	uxtb	r3, r3
   1287c:	2b05      	cmp	r3, #5
   1287e:	d02e      	beq.n	128de <_i2c_master_interrupt_handler+0x256>
   12880:	697b      	ldr	r3, [r7, #20]
   12882:	2225      	movs	r2, #37	; 0x25
   12884:	5c9b      	ldrb	r3, [r3, r2]
   12886:	b2db      	uxtb	r3, r3
   12888:	2b00      	cmp	r3, #0
   1288a:	d028      	beq.n	128de <_i2c_master_interrupt_handler+0x256>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
   1288c:	693b      	ldr	r3, [r7, #16]
   1288e:	2203      	movs	r2, #3
   12890:	751a      	strb	r2, [r3, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
   12892:	697b      	ldr	r3, [r7, #20]
   12894:	2200      	movs	r2, #0
   12896:	835a      	strh	r2, [r3, #26]
		module->buffer_remaining = 0;
   12898:	697b      	ldr	r3, [r7, #20]
   1289a:	2200      	movs	r2, #0
   1289c:	839a      	strh	r2, [r3, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
   1289e:	697b      	ldr	r3, [r7, #20]
   128a0:	2225      	movs	r2, #37	; 0x25
   128a2:	5c9b      	ldrb	r3, [r3, r2]
   128a4:	b2db      	uxtb	r3, r3
   128a6:	2b41      	cmp	r3, #65	; 0x41
   128a8:	d00e      	beq.n	128c8 <_i2c_master_interrupt_handler+0x240>
				module->send_stop) {
   128aa:	697b      	ldr	r3, [r7, #20]
   128ac:	7a9b      	ldrb	r3, [r3, #10]
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
   128ae:	2b00      	cmp	r3, #0
   128b0:	d00a      	beq.n	128c8 <_i2c_master_interrupt_handler+0x240>
			_i2c_master_wait_for_sync(module);
   128b2:	697b      	ldr	r3, [r7, #20]
   128b4:	0018      	movs	r0, r3
   128b6:	4b0e      	ldr	r3, [pc, #56]	; (128f0 <_i2c_master_interrupt_handler+0x268>)
   128b8:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
   128ba:	693b      	ldr	r3, [r7, #16]
   128bc:	685b      	ldr	r3, [r3, #4]
   128be:	22e0      	movs	r2, #224	; 0xe0
   128c0:	02d2      	lsls	r2, r2, #11
   128c2:	431a      	orrs	r2, r3
   128c4:	693b      	ldr	r3, [r7, #16]
   128c6:	605a      	str	r2, [r3, #4]
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
   128c8:	230e      	movs	r3, #14
   128ca:	18fb      	adds	r3, r7, r3
   128cc:	781b      	ldrb	r3, [r3, #0]
   128ce:	2204      	movs	r2, #4
   128d0:	4013      	ands	r3, r2
   128d2:	d004      	beq.n	128de <_i2c_master_interrupt_handler+0x256>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
   128d4:	697b      	ldr	r3, [r7, #20]
   128d6:	695b      	ldr	r3, [r3, #20]
   128d8:	697a      	ldr	r2, [r7, #20]
   128da:	0010      	movs	r0, r2
   128dc:	4798      	blx	r3
		}
	}
}
   128de:	46c0      	nop			; (mov r8, r8)
   128e0:	46bd      	mov	sp, r7
   128e2:	b006      	add	sp, #24
   128e4:	bd80      	pop	{r7, pc}
   128e6:	46c0      	nop			; (mov r8, r8)
   128e8:	20002f84 	.word	0x20002f84
   128ec:	000122c9 	.word	0x000122c9
   128f0:	00012139 	.word	0x00012139
   128f4:	0001224d 	.word	0x0001224d
   128f8:	0001215d 	.word	0x0001215d

000128fc <vCommandConsoleTask>:




void vCommandConsoleTask( void *pvParameters )
{
   128fc:	b580      	push	{r7, lr}
   128fe:	b088      	sub	sp, #32
   12900:	af00      	add	r7, sp, #0
   12902:	6078      	str	r0, [r7, #4]

uint8_t cRxedChar, cInputIndex = 0;
   12904:	231f      	movs	r3, #31
   12906:	18fb      	adds	r3, r7, r3
   12908:	2200      	movs	r2, #0
   1290a:	701a      	strb	r2, [r3, #0]
    /* This code assumes the peripheral being used as the console has already
    been opened and configured, and is passed into the task as the task
    parameter.  Cast the task parameter to the correct type. */

    /* Send a welcome message to the user knows they are connected. */
    SerialConsoleWriteString( pcWelcomeMessage);
   1290c:	4b40      	ldr	r3, [pc, #256]	; (12a10 <vCommandConsoleTask+0x114>)
   1290e:	0018      	movs	r0, r3
   12910:	4b40      	ldr	r3, [pc, #256]	; (12a14 <vCommandConsoleTask+0x118>)
   12912:	4798      	blx	r3

    for( ;; )
    {
        /* This implementation reads a single character at a time.  Wait in the
        Blocked state until a character is received. */
        int recv = SerialConsoleReadCharacter(&cRxedChar);
   12914:	2313      	movs	r3, #19
   12916:	18fb      	adds	r3, r7, r3
   12918:	0018      	movs	r0, r3
   1291a:	4b3f      	ldr	r3, [pc, #252]	; (12a18 <vCommandConsoleTask+0x11c>)
   1291c:	4798      	blx	r3
   1291e:	0003      	movs	r3, r0
   12920:	61bb      	str	r3, [r7, #24]
		if(recv == -1) //If no characters in the buffer, thread goes to sleep for a while
   12922:	69bb      	ldr	r3, [r7, #24]
   12924:	3301      	adds	r3, #1
   12926:	d103      	bne.n	12930 <vCommandConsoleTask+0x34>
		{
			vTaskDelay( CLI_TASK_DELAY);
   12928:	2096      	movs	r0, #150	; 0x96
   1292a:	4b3c      	ldr	r3, [pc, #240]	; (12a1c <vCommandConsoleTask+0x120>)
   1292c:	4798      	blx	r3
   1292e:	e7f1      	b.n	12914 <vCommandConsoleTask+0x18>
		}else if( cRxedChar == '\n' )
   12930:	2313      	movs	r3, #19
   12932:	18fb      	adds	r3, r7, r3
   12934:	781b      	ldrb	r3, [r3, #0]
   12936:	2b0a      	cmp	r3, #10
   12938:	d121      	bne.n	1297e <vCommandConsoleTask+0x82>
        {
            /* A newline character was received, so the input command string is
            complete and can be processed.  Transmit a line separator, just to
            make the output easier to read. */
            SerialConsoleWriteString("\r\n");
   1293a:	4b39      	ldr	r3, [pc, #228]	; (12a20 <vCommandConsoleTask+0x124>)
   1293c:	0018      	movs	r0, r3
   1293e:	4b35      	ldr	r3, [pc, #212]	; (12a14 <vCommandConsoleTask+0x118>)
   12940:	4798      	blx	r3
            do
            {
                /* Send the command string to the command interpreter.  Any
                output generated by the command interpreter will be placed in the
                pcOutputString buffer. */
                xMoreDataToFollow = FreeRTOS_CLIProcessCommand
   12942:	4938      	ldr	r1, [pc, #224]	; (12a24 <vCommandConsoleTask+0x128>)
   12944:	4b38      	ldr	r3, [pc, #224]	; (12a28 <vCommandConsoleTask+0x12c>)
   12946:	2264      	movs	r2, #100	; 0x64
   12948:	0018      	movs	r0, r3
   1294a:	4b38      	ldr	r3, [pc, #224]	; (12a2c <vCommandConsoleTask+0x130>)
   1294c:	4798      	blx	r3
   1294e:	0003      	movs	r3, r0
   12950:	617b      	str	r3, [r7, #20]
                              );

                /* Write the output generated by the command interpreter to the
                console. */
				//Ensure it is null terminated
				pcOutputString[MAX_OUTPUT_LENGTH_CLI - 1] = 0;
   12952:	4b34      	ldr	r3, [pc, #208]	; (12a24 <vCommandConsoleTask+0x128>)
   12954:	2263      	movs	r2, #99	; 0x63
   12956:	2100      	movs	r1, #0
   12958:	5499      	strb	r1, [r3, r2]
                SerialConsoleWriteString(pcOutputString);
   1295a:	4b32      	ldr	r3, [pc, #200]	; (12a24 <vCommandConsoleTask+0x128>)
   1295c:	0018      	movs	r0, r3
   1295e:	4b2d      	ldr	r3, [pc, #180]	; (12a14 <vCommandConsoleTask+0x118>)
   12960:	4798      	blx	r3

            } while( xMoreDataToFollow != pdFALSE );
   12962:	697b      	ldr	r3, [r7, #20]
   12964:	2b00      	cmp	r3, #0
   12966:	d1ec      	bne.n	12942 <vCommandConsoleTask+0x46>

            /* All the strings generated by the input command have been sent.
            Processing of the command is complete.  Clear the input string ready
            to receive the next command. */
            cInputIndex = 0;
   12968:	231f      	movs	r3, #31
   1296a:	18fb      	adds	r3, r7, r3
   1296c:	2200      	movs	r2, #0
   1296e:	701a      	strb	r2, [r3, #0]
            memset( pcInputString, 0x00, MAX_INPUT_LENGTH_CLI );
   12970:	4b2d      	ldr	r3, [pc, #180]	; (12a28 <vCommandConsoleTask+0x12c>)
   12972:	2232      	movs	r2, #50	; 0x32
   12974:	2100      	movs	r1, #0
   12976:	0018      	movs	r0, r3
   12978:	4b2d      	ldr	r3, [pc, #180]	; (12a30 <vCommandConsoleTask+0x134>)
   1297a:	4798      	blx	r3
   1297c:	e7ca      	b.n	12914 <vCommandConsoleTask+0x18>
        {
            /* The if() clause performs the processing after a newline character
            is received.  This else clause performs the processing if any other
            character is received. */

            if( cRxedChar == '\r' )
   1297e:	2313      	movs	r3, #19
   12980:	18fb      	adds	r3, r7, r3
   12982:	781b      	ldrb	r3, [r3, #0]
   12984:	2b0d      	cmp	r3, #13
   12986:	d0c5      	beq.n	12914 <vCommandConsoleTask+0x18>
            {
                /* Ignore carriage returns. */
            }
            else if( cRxedChar == ASCII_BACKSPACE || cRxedChar == ASCII_DELETE )
   12988:	2313      	movs	r3, #19
   1298a:	18fb      	adds	r3, r7, r3
   1298c:	781b      	ldrb	r3, [r3, #0]
   1298e:	2b08      	cmp	r3, #8
   12990:	d004      	beq.n	1299c <vCommandConsoleTask+0xa0>
   12992:	2313      	movs	r3, #19
   12994:	18fb      	adds	r3, r7, r3
   12996:	781b      	ldrb	r3, [r3, #0]
   12998:	2b7f      	cmp	r3, #127	; 0x7f
   1299a:	d11c      	bne.n	129d6 <vCommandConsoleTask+0xda>
            {
				char erase[4] = {0x08, 0x20, 0x08, 0x00};
   1299c:	230c      	movs	r3, #12
   1299e:	18fb      	adds	r3, r7, r3
   129a0:	4a24      	ldr	r2, [pc, #144]	; (12a34 <vCommandConsoleTask+0x138>)
   129a2:	6812      	ldr	r2, [r2, #0]
   129a4:	601a      	str	r2, [r3, #0]
				SerialConsoleWriteString(erase);
   129a6:	230c      	movs	r3, #12
   129a8:	18fb      	adds	r3, r7, r3
   129aa:	0018      	movs	r0, r3
   129ac:	4b19      	ldr	r3, [pc, #100]	; (12a14 <vCommandConsoleTask+0x118>)
   129ae:	4798      	blx	r3
                /* Backspace was pressed.  Erase the last character in the input
                buffer - if there are any. */
                if( cInputIndex > 0 )
   129b0:	231f      	movs	r3, #31
   129b2:	18fb      	adds	r3, r7, r3
   129b4:	781b      	ldrb	r3, [r3, #0]
   129b6:	2b00      	cmp	r3, #0
   129b8:	d028      	beq.n	12a0c <vCommandConsoleTask+0x110>
                {
                    cInputIndex--;
   129ba:	231f      	movs	r3, #31
   129bc:	18fb      	adds	r3, r7, r3
   129be:	781a      	ldrb	r2, [r3, #0]
   129c0:	231f      	movs	r3, #31
   129c2:	18fb      	adds	r3, r7, r3
   129c4:	3a01      	subs	r2, #1
   129c6:	701a      	strb	r2, [r3, #0]
                    pcInputString[ cInputIndex ] = 0;
   129c8:	231f      	movs	r3, #31
   129ca:	18fb      	adds	r3, r7, r3
   129cc:	781b      	ldrb	r3, [r3, #0]
   129ce:	4a16      	ldr	r2, [pc, #88]	; (12a28 <vCommandConsoleTask+0x12c>)
   129d0:	2100      	movs	r1, #0
   129d2:	54d1      	strb	r1, [r2, r3]
            {
   129d4:	e01a      	b.n	12a0c <vCommandConsoleTask+0x110>
            {
                /* A character was entered.  It was not a new line, backspace
                or carriage return, so it is accepted as part of the input and
                placed into the input buffer.  When a n is entered the complete
                string will be passed to the command interpreter. */
                if( cInputIndex < MAX_INPUT_LENGTH_CLI )
   129d6:	231f      	movs	r3, #31
   129d8:	18fb      	adds	r3, r7, r3
   129da:	781b      	ldrb	r3, [r3, #0]
   129dc:	2b31      	cmp	r3, #49	; 0x31
   129de:	d80f      	bhi.n	12a00 <vCommandConsoleTask+0x104>
                {
                    pcInputString[ cInputIndex ] = cRxedChar;
   129e0:	231f      	movs	r3, #31
   129e2:	18fb      	adds	r3, r7, r3
   129e4:	781b      	ldrb	r3, [r3, #0]
   129e6:	2213      	movs	r2, #19
   129e8:	18ba      	adds	r2, r7, r2
   129ea:	7812      	ldrb	r2, [r2, #0]
   129ec:	b251      	sxtb	r1, r2
   129ee:	4a0e      	ldr	r2, [pc, #56]	; (12a28 <vCommandConsoleTask+0x12c>)
   129f0:	54d1      	strb	r1, [r2, r3]
                    cInputIndex++;
   129f2:	231f      	movs	r3, #31
   129f4:	18fb      	adds	r3, r7, r3
   129f6:	781a      	ldrb	r2, [r3, #0]
   129f8:	231f      	movs	r3, #31
   129fa:	18fb      	adds	r3, r7, r3
   129fc:	3201      	adds	r2, #1
   129fe:	701a      	strb	r2, [r3, #0]
                }

					//Order Echo
					SerialConsoleWriteString(&cRxedChar);
   12a00:	2313      	movs	r3, #19
   12a02:	18fb      	adds	r3, r7, r3
   12a04:	0018      	movs	r0, r3
   12a06:	4b03      	ldr	r3, [pc, #12]	; (12a14 <vCommandConsoleTask+0x118>)
   12a08:	4798      	blx	r3
   12a0a:	e783      	b.n	12914 <vCommandConsoleTask+0x18>
            {
   12a0c:	46c0      	nop			; (mov r8, r8)
    {
   12a0e:	e781      	b.n	12914 <vCommandConsoleTask+0x18>
   12a10:	0001be2c 	.word	0x0001be2c
   12a14:	00016bc5 	.word	0x00016bc5
   12a18:	00016c61 	.word	0x00016c61
   12a1c:	00015559 	.word	0x00015559
   12a20:	0001be70 	.word	0x0001be70
   12a24:	200000c8 	.word	0x200000c8
   12a28:	20000094 	.word	0x20000094
   12a2c:	00013ee9 	.word	0x00013ee9
   12a30:	0001b593 	.word	0x0001b593
   12a34:	0001be74 	.word	0x0001be74

00012a38 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
   12a38:	b580      	push	{r7, lr}
   12a3a:	b082      	sub	sp, #8
   12a3c:	af00      	add	r7, sp, #0
   12a3e:	0002      	movs	r2, r0
   12a40:	1dfb      	adds	r3, r7, #7
   12a42:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
   12a44:	4b06      	ldr	r3, [pc, #24]	; (12a60 <system_interrupt_enable+0x28>)
   12a46:	1dfa      	adds	r2, r7, #7
   12a48:	7812      	ldrb	r2, [r2, #0]
   12a4a:	0011      	movs	r1, r2
   12a4c:	221f      	movs	r2, #31
   12a4e:	400a      	ands	r2, r1
   12a50:	2101      	movs	r1, #1
   12a52:	4091      	lsls	r1, r2
   12a54:	000a      	movs	r2, r1
   12a56:	601a      	str	r2, [r3, #0]
}
   12a58:	46c0      	nop			; (mov r8, r8)
   12a5a:	46bd      	mov	sp, r7
   12a5c:	b002      	add	sp, #8
   12a5e:	bd80      	pop	{r7, pc}
   12a60:	e000e100 	.word	0xe000e100

00012a64 <i2c_master_is_syncing>:
{
   12a64:	b580      	push	{r7, lr}
   12a66:	b084      	sub	sp, #16
   12a68:	af00      	add	r7, sp, #0
   12a6a:	6078      	str	r0, [r7, #4]
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
   12a6c:	687b      	ldr	r3, [r7, #4]
   12a6e:	681b      	ldr	r3, [r3, #0]
   12a70:	60fb      	str	r3, [r7, #12]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
   12a72:	68fb      	ldr	r3, [r7, #12]
   12a74:	69db      	ldr	r3, [r3, #28]
   12a76:	2207      	movs	r2, #7
   12a78:	4013      	ands	r3, r2
   12a7a:	1e5a      	subs	r2, r3, #1
   12a7c:	4193      	sbcs	r3, r2
   12a7e:	b2db      	uxtb	r3, r3
}
   12a80:	0018      	movs	r0, r3
   12a82:	46bd      	mov	sp, r7
   12a84:	b004      	add	sp, #16
   12a86:	bd80      	pop	{r7, pc}

00012a88 <_i2c_master_wait_for_sync>:
{
   12a88:	b580      	push	{r7, lr}
   12a8a:	b082      	sub	sp, #8
   12a8c:	af00      	add	r7, sp, #0
   12a8e:	6078      	str	r0, [r7, #4]
	while (i2c_master_is_syncing(module)) {
   12a90:	46c0      	nop			; (mov r8, r8)
   12a92:	687b      	ldr	r3, [r7, #4]
   12a94:	0018      	movs	r0, r3
   12a96:	4b04      	ldr	r3, [pc, #16]	; (12aa8 <_i2c_master_wait_for_sync+0x20>)
   12a98:	4798      	blx	r3
   12a9a:	1e03      	subs	r3, r0, #0
   12a9c:	d1f9      	bne.n	12a92 <_i2c_master_wait_for_sync+0xa>
}
   12a9e:	46c0      	nop			; (mov r8, r8)
   12aa0:	46bd      	mov	sp, r7
   12aa2:	b002      	add	sp, #8
   12aa4:	bd80      	pop	{r7, pc}
   12aa6:	46c0      	nop			; (mov r8, r8)
   12aa8:	00012a65 	.word	0x00012a65

00012aac <i2c_master_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration structure to be initiated
 */
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
   12aac:	b580      	push	{r7, lr}
   12aae:	b082      	sub	sp, #8
   12ab0:	af00      	add	r7, sp, #0
   12ab2:	6078      	str	r0, [r7, #4]
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
   12ab4:	687b      	ldr	r3, [r7, #4]
   12ab6:	2264      	movs	r2, #100	; 0x64
   12ab8:	601a      	str	r2, [r3, #0]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
   12aba:	687b      	ldr	r3, [r7, #4]
   12abc:	4a1b      	ldr	r2, [pc, #108]	; (12b2c <i2c_master_get_config_defaults+0x80>)
   12abe:	605a      	str	r2, [r3, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
   12ac0:	687b      	ldr	r3, [r7, #4]
   12ac2:	2200      	movs	r2, #0
   12ac4:	609a      	str	r2, [r3, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
   12ac6:	687b      	ldr	r3, [r7, #4]
   12ac8:	2200      	movs	r2, #0
   12aca:	731a      	strb	r2, [r3, #12]
	config->run_in_standby   = false;
   12acc:	687b      	ldr	r3, [r7, #4]
   12ace:	2200      	movs	r2, #0
   12ad0:	761a      	strb	r2, [r3, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
   12ad2:	687b      	ldr	r3, [r7, #4]
   12ad4:	2280      	movs	r2, #128	; 0x80
   12ad6:	0392      	lsls	r2, r2, #14
   12ad8:	611a      	str	r2, [r3, #16]
	config->buffer_timeout   = 65535;
   12ada:	687b      	ldr	r3, [r7, #4]
   12adc:	2201      	movs	r2, #1
   12ade:	4252      	negs	r2, r2
   12ae0:	82da      	strh	r2, [r3, #22]
	config->unknown_bus_state_timeout = 65535;
   12ae2:	687b      	ldr	r3, [r7, #4]
   12ae4:	2201      	movs	r2, #1
   12ae6:	4252      	negs	r2, r2
   12ae8:	829a      	strh	r2, [r3, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
   12aea:	687b      	ldr	r3, [r7, #4]
   12aec:	2200      	movs	r2, #0
   12aee:	61da      	str	r2, [r3, #28]
	config->pinmux_pad1      = PINMUX_DEFAULT;
   12af0:	687b      	ldr	r3, [r7, #4]
   12af2:	2200      	movs	r2, #0
   12af4:	621a      	str	r2, [r3, #32]
	config->scl_low_timeout  = false;
   12af6:	687b      	ldr	r3, [r7, #4]
   12af8:	2224      	movs	r2, #36	; 0x24
   12afa:	2100      	movs	r1, #0
   12afc:	5499      	strb	r1, [r3, r2]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
   12afe:	687b      	ldr	r3, [r7, #4]
   12b00:	2200      	movs	r2, #0
   12b02:	629a      	str	r2, [r3, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
   12b04:	687b      	ldr	r3, [r7, #4]
   12b06:	222c      	movs	r2, #44	; 0x2c
   12b08:	2100      	movs	r1, #0
   12b0a:	5499      	strb	r1, [r3, r2]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
   12b0c:	687b      	ldr	r3, [r7, #4]
   12b0e:	222d      	movs	r2, #45	; 0x2d
   12b10:	2100      	movs	r1, #0
   12b12:	5499      	strb	r1, [r3, r2]
	config->master_scl_low_extend_timeout  = false;
   12b14:	687b      	ldr	r3, [r7, #4]
   12b16:	222e      	movs	r2, #46	; 0x2e
   12b18:	2100      	movs	r1, #0
   12b1a:	5499      	strb	r1, [r3, r2]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
   12b1c:	687b      	ldr	r3, [r7, #4]
   12b1e:	22d7      	movs	r2, #215	; 0xd7
   12b20:	861a      	strh	r2, [r3, #48]	; 0x30
}
   12b22:	46c0      	nop			; (mov r8, r8)
   12b24:	46bd      	mov	sp, r7
   12b26:	b002      	add	sp, #8
   12b28:	bd80      	pop	{r7, pc}
   12b2a:	46c0      	nop			; (mov r8, r8)
   12b2c:	00000d48 	.word	0x00000d48

00012b30 <i2c_master_enable>:
 *
 * \param[in]  module  Pointer to the software module struct
 */
static inline void i2c_master_enable(
		const struct i2c_master_module *const module)
{
   12b30:	b580      	push	{r7, lr}
   12b32:	b084      	sub	sp, #16
   12b34:	af00      	add	r7, sp, #0
   12b36:	6078      	str	r0, [r7, #4]
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
   12b38:	687b      	ldr	r3, [r7, #4]
   12b3a:	681b      	ldr	r3, [r3, #0]
   12b3c:	60bb      	str	r3, [r7, #8]

	/* Timeout counter used to force bus state */
	uint32_t timeout_counter = 0;
   12b3e:	2300      	movs	r3, #0
   12b40:	60fb      	str	r3, [r7, #12]

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);
   12b42:	687b      	ldr	r3, [r7, #4]
   12b44:	0018      	movs	r0, r3
   12b46:	4b14      	ldr	r3, [pc, #80]	; (12b98 <i2c_master_enable+0x68>)
   12b48:	4798      	blx	r3

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
   12b4a:	68bb      	ldr	r3, [r7, #8]
   12b4c:	681b      	ldr	r3, [r3, #0]
   12b4e:	2202      	movs	r2, #2
   12b50:	431a      	orrs	r2, r3
   12b52:	68bb      	ldr	r3, [r7, #8]
   12b54:	601a      	str	r2, [r3, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
   12b56:	687b      	ldr	r3, [r7, #4]
   12b58:	681b      	ldr	r3, [r3, #0]
   12b5a:	0018      	movs	r0, r3
   12b5c:	4b0f      	ldr	r3, [pc, #60]	; (12b9c <i2c_master_enable+0x6c>)
   12b5e:	4798      	blx	r3
   12b60:	0003      	movs	r3, r0
   12b62:	0018      	movs	r0, r3
   12b64:	4b0e      	ldr	r3, [pc, #56]	; (12ba0 <i2c_master_enable+0x70>)
   12b66:	4798      	blx	r3
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
   12b68:	e00c      	b.n	12b84 <i2c_master_enable+0x54>
		timeout_counter++;
   12b6a:	68fb      	ldr	r3, [r7, #12]
   12b6c:	3301      	adds	r3, #1
   12b6e:	60fb      	str	r3, [r7, #12]
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
   12b70:	687b      	ldr	r3, [r7, #4]
   12b72:	88db      	ldrh	r3, [r3, #6]
   12b74:	001a      	movs	r2, r3
   12b76:	68fb      	ldr	r3, [r7, #12]
   12b78:	429a      	cmp	r2, r3
   12b7a:	d803      	bhi.n	12b84 <i2c_master_enable+0x54>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
   12b7c:	68bb      	ldr	r3, [r7, #8]
   12b7e:	2210      	movs	r2, #16
   12b80:	835a      	strh	r2, [r3, #26]
			/* Workaround #1 */
			return;
   12b82:	e006      	b.n	12b92 <i2c_master_enable+0x62>
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
   12b84:	68bb      	ldr	r3, [r7, #8]
   12b86:	8b5b      	ldrh	r3, [r3, #26]
   12b88:	b29b      	uxth	r3, r3
   12b8a:	001a      	movs	r2, r3
   12b8c:	2310      	movs	r3, #16
   12b8e:	4013      	ands	r3, r2
   12b90:	d0eb      	beq.n	12b6a <i2c_master_enable+0x3a>
		}
	}
}
   12b92:	46bd      	mov	sp, r7
   12b94:	b004      	add	sp, #16
   12b96:	bd80      	pop	{r7, pc}
   12b98:	00012a89 	.word	0x00012a89
   12b9c:	00017b25 	.word	0x00017b25
   12ba0:	00012a39 	.word	0x00012a39

00012ba4 <i2c_master_enable_callback>:
 * \param[in]     callback_type  Callback type to enable
 */
static inline void i2c_master_enable_callback(
		struct i2c_master_module *const module,
		enum i2c_master_callback callback_type)
{
   12ba4:	b580      	push	{r7, lr}
   12ba6:	b082      	sub	sp, #8
   12ba8:	af00      	add	r7, sp, #0
   12baa:	6078      	str	r0, [r7, #4]
   12bac:	000a      	movs	r2, r1
   12bae:	1cfb      	adds	r3, r7, #3
   12bb0:	701a      	strb	r2, [r3, #0]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	/* Mark callback as enabled */
	module->enabled_callback |= (1 << callback_type);
   12bb2:	687b      	ldr	r3, [r7, #4]
   12bb4:	7e5b      	ldrb	r3, [r3, #25]
   12bb6:	b2db      	uxtb	r3, r3
   12bb8:	b25a      	sxtb	r2, r3
   12bba:	1cfb      	adds	r3, r7, #3
   12bbc:	781b      	ldrb	r3, [r3, #0]
   12bbe:	2101      	movs	r1, #1
   12bc0:	4099      	lsls	r1, r3
   12bc2:	000b      	movs	r3, r1
   12bc4:	b25b      	sxtb	r3, r3
   12bc6:	4313      	orrs	r3, r2
   12bc8:	b25b      	sxtb	r3, r3
   12bca:	b2da      	uxtb	r2, r3
   12bcc:	687b      	ldr	r3, [r7, #4]
   12bce:	765a      	strb	r2, [r3, #25]
}
   12bd0:	46c0      	nop			; (mov r8, r8)
   12bd2:	46bd      	mov	sp, r7
   12bd4:	b002      	add	sp, #8
   12bd6:	bd80      	pop	{r7, pc}

00012bd8 <I2cDriverConfigureSensorBus>:
struct i2c_master_packet sensorPacketWrite;
/******************************************************************************
* Forward Declarations
******************************************************************************/
static int32_t I2cDriverConfigureSensorBus(void)
{
   12bd8:	b590      	push	{r4, r7, lr}
   12bda:	b091      	sub	sp, #68	; 0x44
   12bdc:	af00      	add	r7, sp, #0
	int32_t error = STATUS_OK;
   12bde:	2300      	movs	r3, #0
   12be0:	63fb      	str	r3, [r7, #60]	; 0x3c
	status_code_genare_t errCodeAsf = STATUS_OK;
   12be2:	233a      	movs	r3, #58	; 0x3a
   12be4:	18fb      	adds	r3, r7, r3
   12be6:	2200      	movs	r2, #0
   12be8:	701a      	strb	r2, [r3, #0]
	/* Initialize config structure and software module */
	struct i2c_master_config config_i2c_master;
	i2c_master_get_config_defaults(&config_i2c_master);
   12bea:	1d3b      	adds	r3, r7, #4
   12bec:	0018      	movs	r0, r3
   12bee:	4b21      	ldr	r3, [pc, #132]	; (12c74 <I2cDriverConfigureSensorBus+0x9c>)
   12bf0:	4798      	blx	r3
	//config_i2c_master.baud_rate = I2C_MASTER_BAUD_RATE_400KHZ;
	config_i2c_master.pinmux_pad0 = PINMUX_PA08C_SERCOM0_PAD0;
   12bf2:	1d3b      	adds	r3, r7, #4
   12bf4:	4a20      	ldr	r2, [pc, #128]	; (12c78 <I2cDriverConfigureSensorBus+0xa0>)
   12bf6:	61da      	str	r2, [r3, #28]
	config_i2c_master.pinmux_pad1 = PINMUX_PA09C_SERCOM0_PAD1;
   12bf8:	1d3b      	adds	r3, r7, #4
   12bfa:	4a20      	ldr	r2, [pc, #128]	; (12c7c <I2cDriverConfigureSensorBus+0xa4>)
   12bfc:	621a      	str	r2, [r3, #32]
	/* Change buffer timeout to something longer */
	config_i2c_master.buffer_timeout = 1000;
   12bfe:	1d3b      	adds	r3, r7, #4
   12c00:	22fa      	movs	r2, #250	; 0xfa
   12c02:	0092      	lsls	r2, r2, #2
   12c04:	82da      	strh	r2, [r3, #22]
	/* Initialize and enable device with config. Try three times to initialize */
	
	for(uint8_t i = I2C_INIT_ATTEMPTS; i != 0; i--){
   12c06:	233b      	movs	r3, #59	; 0x3b
   12c08:	18fb      	adds	r3, r7, r3
   12c0a:	2203      	movs	r2, #3
   12c0c:	701a      	strb	r2, [r3, #0]
   12c0e:	e01e      	b.n	12c4e <I2cDriverConfigureSensorBus+0x76>
		errCodeAsf = i2c_master_init(&i2cSensorBusInstance, SERCOM0, &config_i2c_master);
   12c10:	233a      	movs	r3, #58	; 0x3a
   12c12:	18fc      	adds	r4, r7, r3
   12c14:	1d3a      	adds	r2, r7, #4
   12c16:	491a      	ldr	r1, [pc, #104]	; (12c80 <I2cDriverConfigureSensorBus+0xa8>)
   12c18:	4b1a      	ldr	r3, [pc, #104]	; (12c84 <I2cDriverConfigureSensorBus+0xac>)
   12c1a:	0018      	movs	r0, r3
   12c1c:	4b1a      	ldr	r3, [pc, #104]	; (12c88 <I2cDriverConfigureSensorBus+0xb0>)
   12c1e:	4798      	blx	r3
   12c20:	0003      	movs	r3, r0
   12c22:	7023      	strb	r3, [r4, #0]
		if(STATUS_OK == errCodeAsf){
   12c24:	233a      	movs	r3, #58	; 0x3a
   12c26:	18fb      	adds	r3, r7, r3
   12c28:	781b      	ldrb	r3, [r3, #0]
   12c2a:	2b00      	cmp	r3, #0
   12c2c:	d104      	bne.n	12c38 <I2cDriverConfigureSensorBus+0x60>
			error = errCodeAsf;
   12c2e:	233a      	movs	r3, #58	; 0x3a
   12c30:	18fb      	adds	r3, r7, r3
   12c32:	781b      	ldrb	r3, [r3, #0]
   12c34:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
   12c36:	e00f      	b.n	12c58 <I2cDriverConfigureSensorBus+0x80>
			}else{
			i2c_master_reset(&i2cSensorBusInstance);
   12c38:	4b12      	ldr	r3, [pc, #72]	; (12c84 <I2cDriverConfigureSensorBus+0xac>)
   12c3a:	0018      	movs	r0, r3
   12c3c:	4b13      	ldr	r3, [pc, #76]	; (12c8c <I2cDriverConfigureSensorBus+0xb4>)
   12c3e:	4798      	blx	r3
	for(uint8_t i = I2C_INIT_ATTEMPTS; i != 0; i--){
   12c40:	233b      	movs	r3, #59	; 0x3b
   12c42:	18fb      	adds	r3, r7, r3
   12c44:	781a      	ldrb	r2, [r3, #0]
   12c46:	233b      	movs	r3, #59	; 0x3b
   12c48:	18fb      	adds	r3, r7, r3
   12c4a:	3a01      	subs	r2, #1
   12c4c:	701a      	strb	r2, [r3, #0]
   12c4e:	233b      	movs	r3, #59	; 0x3b
   12c50:	18fb      	adds	r3, r7, r3
   12c52:	781b      	ldrb	r3, [r3, #0]
   12c54:	2b00      	cmp	r3, #0
   12c56:	d1db      	bne.n	12c10 <I2cDriverConfigureSensorBus+0x38>
		}
	}
	
	if(STATUS_OK != error) goto exit;
   12c58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   12c5a:	2b00      	cmp	r3, #0
   12c5c:	d104      	bne.n	12c68 <I2cDriverConfigureSensorBus+0x90>
	
	i2c_master_enable(&i2cSensorBusInstance);
   12c5e:	4b09      	ldr	r3, [pc, #36]	; (12c84 <I2cDriverConfigureSensorBus+0xac>)
   12c60:	0018      	movs	r0, r3
   12c62:	4b0b      	ldr	r3, [pc, #44]	; (12c90 <I2cDriverConfigureSensorBus+0xb8>)
   12c64:	4798      	blx	r3
   12c66:	e000      	b.n	12c6a <I2cDriverConfigureSensorBus+0x92>
	if(STATUS_OK != error) goto exit;
   12c68:	46c0      	nop			; (mov r8, r8)
	
	exit:
	return error;
   12c6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
   12c6c:	0018      	movs	r0, r3
   12c6e:	46bd      	mov	sp, r7
   12c70:	b011      	add	sp, #68	; 0x44
   12c72:	bd90      	pop	{r4, r7, pc}
   12c74:	00012aad 	.word	0x00012aad
   12c78:	00080002 	.word	0x00080002
   12c7c:	00090002 	.word	0x00090002
   12c80:	42000800 	.word	0x42000800
   12c84:	20002a10 	.word	0x20002a10
   12c88:	00013b49 	.word	0x00013b49
   12c8c:	00013c7d 	.word	0x00013c7d
   12c90:	00012b31 	.word	0x00012b31

00012c94 <I2cSensorsTxComplete>:
				and is currently waiting for a notification that it has finished.
 * @param[in]   i2c Pointer to I2C structure used inside the Atmel ASFv3  framework
 * @return      This function is a callback, and it is registered as such when we send an I2C transmission on this I2C bus.
 * @note        
 *****************************************************************************/
void I2cSensorsTxComplete(struct i2c_master_module *const module){
   12c94:	b580      	push	{r7, lr}
   12c96:	b084      	sub	sp, #16
   12c98:	af00      	add	r7, sp, #0
   12c9a:	6078      	str	r0, [r7, #4]
	
	I2cSensorBusState.i2cState = I2C_BUS_READY;
   12c9c:	4b0e      	ldr	r3, [pc, #56]	; (12cd8 <I2cSensorsTxComplete+0x44>)
   12c9e:	2200      	movs	r2, #0
   12ca0:	701a      	strb	r2, [r3, #0]
	I2cSensorBusState.rxDoneFlag = true;			
   12ca2:	4b0d      	ldr	r3, [pc, #52]	; (12cd8 <I2cSensorsTxComplete+0x44>)
   12ca4:	2201      	movs	r2, #1
   12ca6:	609a      	str	r2, [r3, #8]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
   12ca8:	2300      	movs	r3, #0
   12caa:	60fb      	str	r3, [r7, #12]
	
	xSemaphoreGiveFromISR( sensorI2cSemaphoreHandle, &xHigherPriorityTaskWoken );
   12cac:	4b0b      	ldr	r3, [pc, #44]	; (12cdc <I2cSensorsTxComplete+0x48>)
   12cae:	681b      	ldr	r3, [r3, #0]
   12cb0:	220c      	movs	r2, #12
   12cb2:	18ba      	adds	r2, r7, r2
   12cb4:	0011      	movs	r1, r2
   12cb6:	0018      	movs	r0, r3
   12cb8:	4b09      	ldr	r3, [pc, #36]	; (12ce0 <I2cSensorsTxComplete+0x4c>)
   12cba:	4798      	blx	r3
	sensorTransmitError = false;
   12cbc:	4b09      	ldr	r3, [pc, #36]	; (12ce4 <I2cSensorsTxComplete+0x50>)
   12cbe:	2200      	movs	r2, #0
   12cc0:	701a      	strb	r2, [r3, #0]
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
   12cc2:	68fb      	ldr	r3, [r7, #12]
   12cc4:	2b00      	cmp	r3, #0
   12cc6:	d003      	beq.n	12cd0 <I2cSensorsTxComplete+0x3c>
   12cc8:	4b07      	ldr	r3, [pc, #28]	; (12ce8 <I2cSensorsTxComplete+0x54>)
   12cca:	2280      	movs	r2, #128	; 0x80
   12ccc:	0552      	lsls	r2, r2, #21
   12cce:	601a      	str	r2, [r3, #0]
}
   12cd0:	46c0      	nop			; (mov r8, r8)
   12cd2:	46bd      	mov	sp, r7
   12cd4:	b004      	add	sp, #16
   12cd6:	bd80      	pop	{r7, pc}
   12cd8:	20000130 	.word	0x20000130
   12cdc:	20002a38 	.word	0x20002a38
   12ce0:	00014a79 	.word	0x00014a79
   12ce4:	2000012c 	.word	0x2000012c
   12ce8:	e000ed04 	.word	0xe000ed04

00012cec <I2cSensorsRxComplete>:
					and is currently waiting for a notification that it has finished.
 * @param[in]		i2c Pointer to I2C structure used inside the Atmel ASFv3  framework
 * @return			This function is a callback, and it is registered as such when we send an I2C reception on this I2C bus.
 * @note        
 *****************************************************************************/
void I2cSensorsRxComplete(struct i2c_master_module *const module){
   12cec:	b580      	push	{r7, lr}
   12cee:	b084      	sub	sp, #16
   12cf0:	af00      	add	r7, sp, #0
   12cf2:	6078      	str	r0, [r7, #4]
	
	I2cSensorBusState.i2cState = I2C_BUS_READY;
   12cf4:	4b0e      	ldr	r3, [pc, #56]	; (12d30 <I2cSensorsRxComplete+0x44>)
   12cf6:	2200      	movs	r2, #0
   12cf8:	701a      	strb	r2, [r3, #0]
	I2cSensorBusState.rxDoneFlag = true;
   12cfa:	4b0d      	ldr	r3, [pc, #52]	; (12d30 <I2cSensorsRxComplete+0x44>)
   12cfc:	2201      	movs	r2, #1
   12cfe:	609a      	str	r2, [r3, #8]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
   12d00:	2300      	movs	r3, #0
   12d02:	60fb      	str	r3, [r7, #12]
	
	xSemaphoreGiveFromISR( sensorI2cSemaphoreHandle, &xHigherPriorityTaskWoken );
   12d04:	4b0b      	ldr	r3, [pc, #44]	; (12d34 <I2cSensorsRxComplete+0x48>)
   12d06:	681b      	ldr	r3, [r3, #0]
   12d08:	220c      	movs	r2, #12
   12d0a:	18ba      	adds	r2, r7, r2
   12d0c:	0011      	movs	r1, r2
   12d0e:	0018      	movs	r0, r3
   12d10:	4b09      	ldr	r3, [pc, #36]	; (12d38 <I2cSensorsRxComplete+0x4c>)
   12d12:	4798      	blx	r3
	sensorTransmitError = false;
   12d14:	4b09      	ldr	r3, [pc, #36]	; (12d3c <I2cSensorsRxComplete+0x50>)
   12d16:	2200      	movs	r2, #0
   12d18:	701a      	strb	r2, [r3, #0]
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
   12d1a:	68fb      	ldr	r3, [r7, #12]
   12d1c:	2b00      	cmp	r3, #0
   12d1e:	d003      	beq.n	12d28 <I2cSensorsRxComplete+0x3c>
   12d20:	4b07      	ldr	r3, [pc, #28]	; (12d40 <I2cSensorsRxComplete+0x54>)
   12d22:	2280      	movs	r2, #128	; 0x80
   12d24:	0552      	lsls	r2, r2, #21
   12d26:	601a      	str	r2, [r3, #0]
}
   12d28:	46c0      	nop			; (mov r8, r8)
   12d2a:	46bd      	mov	sp, r7
   12d2c:	b004      	add	sp, #16
   12d2e:	bd80      	pop	{r7, pc}
   12d30:	20000130 	.word	0x20000130
   12d34:	20002a38 	.word	0x20002a38
   12d38:	00014a79 	.word	0x00014a79
   12d3c:	2000012c 	.word	0x2000012c
   12d40:	e000ed04 	.word	0xe000ed04

00012d44 <I2cSensorsError>:
					and is currently waiting for a notification that it has finished.
 * @param[in]		i2c Pointer to I2C structure used inside the Atmel ASFv3  framework
 * @return			This function is a callback, and it is registered as such when we send an I2C reception on this I2C bus.
 * @note        
 *****************************************************************************/
void I2cSensorsError(struct i2c_master_module *const module){
   12d44:	b580      	push	{r7, lr}
   12d46:	b084      	sub	sp, #16
   12d48:	af00      	add	r7, sp, #0
   12d4a:	6078      	str	r0, [r7, #4]
	
	I2cSensorBusState.i2cState = I2C_BUS_READY;
   12d4c:	4b0e      	ldr	r3, [pc, #56]	; (12d88 <I2cSensorsError+0x44>)
   12d4e:	2200      	movs	r2, #0
   12d50:	701a      	strb	r2, [r3, #0]
	I2cSensorBusState.txDoneFlag = true;
   12d52:	4b0d      	ldr	r3, [pc, #52]	; (12d88 <I2cSensorsError+0x44>)
   12d54:	2201      	movs	r2, #1
   12d56:	605a      	str	r2, [r3, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
   12d58:	2300      	movs	r3, #0
   12d5a:	60fb      	str	r3, [r7, #12]
	
	xSemaphoreGiveFromISR( sensorI2cSemaphoreHandle, &xHigherPriorityTaskWoken );
   12d5c:	4b0b      	ldr	r3, [pc, #44]	; (12d8c <I2cSensorsError+0x48>)
   12d5e:	681b      	ldr	r3, [r3, #0]
   12d60:	220c      	movs	r2, #12
   12d62:	18ba      	adds	r2, r7, r2
   12d64:	0011      	movs	r1, r2
   12d66:	0018      	movs	r0, r3
   12d68:	4b09      	ldr	r3, [pc, #36]	; (12d90 <I2cSensorsError+0x4c>)
   12d6a:	4798      	blx	r3
	sensorTransmitError = false;
   12d6c:	4b09      	ldr	r3, [pc, #36]	; (12d94 <I2cSensorsError+0x50>)
   12d6e:	2200      	movs	r2, #0
   12d70:	701a      	strb	r2, [r3, #0]
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
   12d72:	68fb      	ldr	r3, [r7, #12]
   12d74:	2b00      	cmp	r3, #0
   12d76:	d003      	beq.n	12d80 <I2cSensorsError+0x3c>
   12d78:	4b07      	ldr	r3, [pc, #28]	; (12d98 <I2cSensorsError+0x54>)
   12d7a:	2280      	movs	r2, #128	; 0x80
   12d7c:	0552      	lsls	r2, r2, #21
   12d7e:	601a      	str	r2, [r3, #0]
}
   12d80:	46c0      	nop			; (mov r8, r8)
   12d82:	46bd      	mov	sp, r7
   12d84:	b004      	add	sp, #16
   12d86:	bd80      	pop	{r7, pc}
   12d88:	20000130 	.word	0x20000130
   12d8c:	20002a38 	.word	0x20002a38
   12d90:	00014a79 	.word	0x00014a79
   12d94:	2000012c 	.word	0x2000012c
   12d98:	e000ed04 	.word	0xe000ed04

00012d9c <I2cDriverRegisterSensorBusCallbacks>:



void I2cDriverRegisterSensorBusCallbacks(void)
{
   12d9c:	b580      	push	{r7, lr}
   12d9e:	af00      	add	r7, sp, #0
	/* Register callback function. */
	i2c_master_register_callback(&i2cSensorBusInstance, I2cSensorsTxComplete,I2C_MASTER_CALLBACK_WRITE_COMPLETE);
   12da0:	4911      	ldr	r1, [pc, #68]	; (12de8 <I2cDriverRegisterSensorBusCallbacks+0x4c>)
   12da2:	4b12      	ldr	r3, [pc, #72]	; (12dec <I2cDriverRegisterSensorBusCallbacks+0x50>)
   12da4:	2200      	movs	r2, #0
   12da6:	0018      	movs	r0, r3
   12da8:	4b11      	ldr	r3, [pc, #68]	; (12df0 <I2cDriverRegisterSensorBusCallbacks+0x54>)
   12daa:	4798      	blx	r3
	i2c_master_enable_callback(&i2cSensorBusInstance,I2C_MASTER_CALLBACK_WRITE_COMPLETE);
   12dac:	4b0f      	ldr	r3, [pc, #60]	; (12dec <I2cDriverRegisterSensorBusCallbacks+0x50>)
   12dae:	2100      	movs	r1, #0
   12db0:	0018      	movs	r0, r3
   12db2:	4b10      	ldr	r3, [pc, #64]	; (12df4 <I2cDriverRegisterSensorBusCallbacks+0x58>)
   12db4:	4798      	blx	r3
	
	i2c_master_register_callback(&i2cSensorBusInstance, I2cSensorsRxComplete, I2C_MASTER_CALLBACK_READ_COMPLETE);
   12db6:	4910      	ldr	r1, [pc, #64]	; (12df8 <I2cDriverRegisterSensorBusCallbacks+0x5c>)
   12db8:	4b0c      	ldr	r3, [pc, #48]	; (12dec <I2cDriverRegisterSensorBusCallbacks+0x50>)
   12dba:	2201      	movs	r2, #1
   12dbc:	0018      	movs	r0, r3
   12dbe:	4b0c      	ldr	r3, [pc, #48]	; (12df0 <I2cDriverRegisterSensorBusCallbacks+0x54>)
   12dc0:	4798      	blx	r3
	i2c_master_enable_callback(&i2cSensorBusInstance,I2C_MASTER_CALLBACK_READ_COMPLETE);
   12dc2:	4b0a      	ldr	r3, [pc, #40]	; (12dec <I2cDriverRegisterSensorBusCallbacks+0x50>)
   12dc4:	2101      	movs	r1, #1
   12dc6:	0018      	movs	r0, r3
   12dc8:	4b0a      	ldr	r3, [pc, #40]	; (12df4 <I2cDriverRegisterSensorBusCallbacks+0x58>)
   12dca:	4798      	blx	r3
	
	i2c_master_register_callback(&i2cSensorBusInstance, I2cSensorsError,I2C_MASTER_CALLBACK_ERROR);
   12dcc:	490b      	ldr	r1, [pc, #44]	; (12dfc <I2cDriverRegisterSensorBusCallbacks+0x60>)
   12dce:	4b07      	ldr	r3, [pc, #28]	; (12dec <I2cDriverRegisterSensorBusCallbacks+0x50>)
   12dd0:	2202      	movs	r2, #2
   12dd2:	0018      	movs	r0, r3
   12dd4:	4b06      	ldr	r3, [pc, #24]	; (12df0 <I2cDriverRegisterSensorBusCallbacks+0x54>)
   12dd6:	4798      	blx	r3
	i2c_master_enable_callback(&i2cSensorBusInstance,I2C_MASTER_CALLBACK_ERROR);
   12dd8:	4b04      	ldr	r3, [pc, #16]	; (12dec <I2cDriverRegisterSensorBusCallbacks+0x50>)
   12dda:	2102      	movs	r1, #2
   12ddc:	0018      	movs	r0, r3
   12dde:	4b05      	ldr	r3, [pc, #20]	; (12df4 <I2cDriverRegisterSensorBusCallbacks+0x58>)
   12de0:	4798      	blx	r3
}
   12de2:	46c0      	nop			; (mov r8, r8)
   12de4:	46bd      	mov	sp, r7
   12de6:	bd80      	pop	{r7, pc}
   12de8:	00012c95 	.word	0x00012c95
   12dec:	20002a10 	.word	0x20002a10
   12df0:	00012385 	.word	0x00012385
   12df4:	00012ba5 	.word	0x00012ba5
   12df8:	00012ced 	.word	0x00012ced
   12dfc:	00012d45 	.word	0x00012d45

00012e00 <I2cInitializeDriver>:
 * @fn			int32_t I2cInitializeDriver(void)
 * @brief       Function call to initialize the I2C driver\
 * @details     This function must be called from an RTOS thread if using RTOS, and must be called before any I2C call
 * @note        
 *****************************************************************************/
 int32_t I2cInitializeDriver(void){
   12e00:	b580      	push	{r7, lr}
   12e02:	b082      	sub	sp, #8
   12e04:	af00      	add	r7, sp, #0
	
	int32_t error = STATUS_OK;
   12e06:	2300      	movs	r3, #0
   12e08:	607b      	str	r3, [r7, #4]


	error = I2cDriverConfigureSensorBus();
   12e0a:	4b14      	ldr	r3, [pc, #80]	; (12e5c <I2cInitializeDriver+0x5c>)
   12e0c:	4798      	blx	r3
   12e0e:	0003      	movs	r3, r0
   12e10:	607b      	str	r3, [r7, #4]
	if(STATUS_OK != error) goto exit;
   12e12:	687b      	ldr	r3, [r7, #4]
   12e14:	2b00      	cmp	r3, #0
   12e16:	d11a      	bne.n	12e4e <I2cInitializeDriver+0x4e>
	
	I2cDriverRegisterSensorBusCallbacks();
   12e18:	4b11      	ldr	r3, [pc, #68]	; (12e60 <I2cInitializeDriver+0x60>)
   12e1a:	4798      	blx	r3
	
		
	sensorI2cMutexHandle = xSemaphoreCreateMutex();
   12e1c:	2001      	movs	r0, #1
   12e1e:	4b11      	ldr	r3, [pc, #68]	; (12e64 <I2cInitializeDriver+0x64>)
   12e20:	4798      	blx	r3
   12e22:	0002      	movs	r2, r0
   12e24:	4b10      	ldr	r3, [pc, #64]	; (12e68 <I2cInitializeDriver+0x68>)
   12e26:	601a      	str	r2, [r3, #0]
	
	sensorI2cSemaphoreHandle = xSemaphoreCreateBinary();
   12e28:	2203      	movs	r2, #3
   12e2a:	2100      	movs	r1, #0
   12e2c:	2001      	movs	r0, #1
   12e2e:	4b0f      	ldr	r3, [pc, #60]	; (12e6c <I2cInitializeDriver+0x6c>)
   12e30:	4798      	blx	r3
   12e32:	0002      	movs	r2, r0
   12e34:	4b0e      	ldr	r3, [pc, #56]	; (12e70 <I2cInitializeDriver+0x70>)
   12e36:	601a      	str	r2, [r3, #0]
	//xSemaphoreGive(sensorI2cSemaphoreHandle);

	
	if(NULL == sensorI2cMutexHandle || NULL == sensorI2cSemaphoreHandle){
   12e38:	4b0b      	ldr	r3, [pc, #44]	; (12e68 <I2cInitializeDriver+0x68>)
   12e3a:	681b      	ldr	r3, [r3, #0]
   12e3c:	2b00      	cmp	r3, #0
   12e3e:	d003      	beq.n	12e48 <I2cInitializeDriver+0x48>
   12e40:	4b0b      	ldr	r3, [pc, #44]	; (12e70 <I2cInitializeDriver+0x70>)
   12e42:	681b      	ldr	r3, [r3, #0]
   12e44:	2b00      	cmp	r3, #0
   12e46:	d103      	bne.n	12e50 <I2cInitializeDriver+0x50>
		error = STATUS_SUSPEND;	//Could not initialize mutex!
   12e48:	2306      	movs	r3, #6
   12e4a:	607b      	str	r3, [r7, #4]
		goto exit;
   12e4c:	e000      	b.n	12e50 <I2cInitializeDriver+0x50>
	if(STATUS_OK != error) goto exit;
   12e4e:	46c0      	nop			; (mov r8, r8)
	}

	exit:
	return error;		
   12e50:	687b      	ldr	r3, [r7, #4]
}
   12e52:	0018      	movs	r0, r3
   12e54:	46bd      	mov	sp, r7
   12e56:	b002      	add	sp, #8
   12e58:	bd80      	pop	{r7, pc}
   12e5a:	46c0      	nop			; (mov r8, r8)
   12e5c:	00012bd9 	.word	0x00012bd9
   12e60:	00012d9d 	.word	0x00012d9d
   12e64:	00014739 	.word	0x00014739
   12e68:	20002a0c 	.word	0x20002a0c
   12e6c:	00014645 	.word	0x00014645
   12e70:	20002a38 	.word	0x20002a38

00012e74 <I2cWriteData>:
 * @param[in]   data Pointer to I2C data structure which has all the information needed to send an I2C message
 * @return      Returns an error message in case of error. See ErrCodes.h
 * @note        
 *****************************************************************************/

int32_t I2cWriteData(I2C_Data *data){
   12e74:	b590      	push	{r4, r7, lr}
   12e76:	b089      	sub	sp, #36	; 0x24
   12e78:	af00      	add	r7, sp, #0
   12e7a:	6078      	str	r0, [r7, #4]
	
	int32_t error = ERROR_NONE;
   12e7c:	2300      	movs	r3, #0
   12e7e:	61fb      	str	r3, [r7, #28]
	enum status_code hwError;
	struct i2c_master_module *I2CBusHw = NULL;
   12e80:	2300      	movs	r3, #0
   12e82:	61bb      	str	r3, [r7, #24]
	I2C_Bus_State * busI2cState;
	struct i2c_master_packet *writePacket = NULL;
   12e84:	2300      	movs	r3, #0
   12e86:	617b      	str	r3, [r7, #20]
	struct i2c_master_packet *readPacket = NULL;
   12e88:	2300      	movs	r3, #0
   12e8a:	613b      	str	r3, [r7, #16]
	
	//Check parameters
	if(data == NULL || data->msgOut == NULL){
   12e8c:	687b      	ldr	r3, [r7, #4]
   12e8e:	2b00      	cmp	r3, #0
   12e90:	d003      	beq.n	12e9a <I2cWriteData+0x26>
   12e92:	687b      	ldr	r3, [r7, #4]
   12e94:	685b      	ldr	r3, [r3, #4]
   12e96:	2b00      	cmp	r3, #0
   12e98:	d103      	bne.n	12ea2 <I2cWriteData+0x2e>
		error = ERR_INVALID_ARG;
   12e9a:	2308      	movs	r3, #8
   12e9c:	425b      	negs	r3, r3
   12e9e:	61fb      	str	r3, [r7, #28]
		goto exit;
   12ea0:	e01f      	b.n	12ee2 <I2cWriteData+0x6e>
	}

	//Prepare to write
	sensorPacketWrite.address = data->address;
   12ea2:	687b      	ldr	r3, [r7, #4]
   12ea4:	781b      	ldrb	r3, [r3, #0]
   12ea6:	b29a      	uxth	r2, r3
   12ea8:	4b10      	ldr	r3, [pc, #64]	; (12eec <I2cWriteData+0x78>)
   12eaa:	801a      	strh	r2, [r3, #0]
	sensorPacketWrite.data = (uint8_t*) data->msgOut;
   12eac:	687b      	ldr	r3, [r7, #4]
   12eae:	685a      	ldr	r2, [r3, #4]
   12eb0:	4b0e      	ldr	r3, [pc, #56]	; (12eec <I2cWriteData+0x78>)
   12eb2:	605a      	str	r2, [r3, #4]
	sensorPacketWrite.data_length = data->lenOut;
   12eb4:	687b      	ldr	r3, [r7, #4]
   12eb6:	89da      	ldrh	r2, [r3, #14]
   12eb8:	4b0c      	ldr	r3, [pc, #48]	; (12eec <I2cWriteData+0x78>)
   12eba:	805a      	strh	r2, [r3, #2]
	
	//Write

	hwError = i2c_master_write_packet_job(&i2cSensorBusInstance, &sensorPacketWrite);
   12ebc:	230f      	movs	r3, #15
   12ebe:	18fc      	adds	r4, r7, r3
   12ec0:	4a0a      	ldr	r2, [pc, #40]	; (12eec <I2cWriteData+0x78>)
   12ec2:	4b0b      	ldr	r3, [pc, #44]	; (12ef0 <I2cWriteData+0x7c>)
   12ec4:	0011      	movs	r1, r2
   12ec6:	0018      	movs	r0, r3
   12ec8:	4b0a      	ldr	r3, [pc, #40]	; (12ef4 <I2cWriteData+0x80>)
   12eca:	4798      	blx	r3
   12ecc:	0003      	movs	r3, r0
   12ece:	7023      	strb	r3, [r4, #0]
	
	if(STATUS_OK != hwError)
   12ed0:	230f      	movs	r3, #15
   12ed2:	18fb      	adds	r3, r7, r3
   12ed4:	781b      	ldrb	r3, [r3, #0]
   12ed6:	2b00      	cmp	r3, #0
   12ed8:	d003      	beq.n	12ee2 <I2cWriteData+0x6e>
	{
		error = ERROR_IO;
   12eda:	2306      	movs	r3, #6
   12edc:	425b      	negs	r3, r3
   12ede:	61fb      	str	r3, [r7, #28]
		goto exit;
   12ee0:	46c0      	nop			; (mov r8, r8)
	}
	
	exit:
	return error;
   12ee2:	69fb      	ldr	r3, [r7, #28]
}
   12ee4:	0018      	movs	r0, r3
   12ee6:	46bd      	mov	sp, r7
   12ee8:	b009      	add	sp, #36	; 0x24
   12eea:	bd90      	pop	{r4, r7, pc}
   12eec:	20002a3c 	.word	0x20002a3c
   12ef0:	20002a10 	.word	0x20002a10
   12ef4:	00012609 	.word	0x00012609

00012ef8 <I2cWriteData_No_Stop>:
 * @param[in]   data Pointer to I2C data structure which has all the information needed to send an I2C message
 * @return      Returns an error message in case of error. See ErrCodes.h
 * @note        
 *****************************************************************************/

int32_t I2cWriteData_No_Stop(I2C_Data *data){
   12ef8:	b590      	push	{r4, r7, lr}
   12efa:	b089      	sub	sp, #36	; 0x24
   12efc:	af00      	add	r7, sp, #0
   12efe:	6078      	str	r0, [r7, #4]
	
	int32_t error = ERROR_NONE;
   12f00:	2300      	movs	r3, #0
   12f02:	61fb      	str	r3, [r7, #28]
	enum status_code hwError;
	struct i2c_master_module *I2CBusHw = NULL;
   12f04:	2300      	movs	r3, #0
   12f06:	61bb      	str	r3, [r7, #24]
	I2C_Bus_State * busI2cState;
	struct i2c_master_packet *writePacket = NULL;
   12f08:	2300      	movs	r3, #0
   12f0a:	617b      	str	r3, [r7, #20]
	struct i2c_master_packet *readPacket = NULL;
   12f0c:	2300      	movs	r3, #0
   12f0e:	613b      	str	r3, [r7, #16]
	
	//Check parameters
	if(data == NULL || data->msgOut == NULL){
   12f10:	687b      	ldr	r3, [r7, #4]
   12f12:	2b00      	cmp	r3, #0
   12f14:	d003      	beq.n	12f1e <I2cWriteData_No_Stop+0x26>
   12f16:	687b      	ldr	r3, [r7, #4]
   12f18:	685b      	ldr	r3, [r3, #4]
   12f1a:	2b00      	cmp	r3, #0
   12f1c:	d103      	bne.n	12f26 <I2cWriteData_No_Stop+0x2e>
		error = ERR_INVALID_ARG;
   12f1e:	2308      	movs	r3, #8
   12f20:	425b      	negs	r3, r3
   12f22:	61fb      	str	r3, [r7, #28]
		goto exit;
   12f24:	e01f      	b.n	12f66 <I2cWriteData_No_Stop+0x6e>
	}

	//Prepare to write
	sensorPacketWrite.address = data->address;
   12f26:	687b      	ldr	r3, [r7, #4]
   12f28:	781b      	ldrb	r3, [r3, #0]
   12f2a:	b29a      	uxth	r2, r3
   12f2c:	4b10      	ldr	r3, [pc, #64]	; (12f70 <I2cWriteData_No_Stop+0x78>)
   12f2e:	801a      	strh	r2, [r3, #0]
	sensorPacketWrite.data = (uint8_t*) data->msgOut;
   12f30:	687b      	ldr	r3, [r7, #4]
   12f32:	685a      	ldr	r2, [r3, #4]
   12f34:	4b0e      	ldr	r3, [pc, #56]	; (12f70 <I2cWriteData_No_Stop+0x78>)
   12f36:	605a      	str	r2, [r3, #4]
	sensorPacketWrite.data_length = data->lenOut;
   12f38:	687b      	ldr	r3, [r7, #4]
   12f3a:	89da      	ldrh	r2, [r3, #14]
   12f3c:	4b0c      	ldr	r3, [pc, #48]	; (12f70 <I2cWriteData_No_Stop+0x78>)
   12f3e:	805a      	strh	r2, [r3, #2]
	
	//Write

	hwError = i2c_master_write_packet_job_no_stop(&i2cSensorBusInstance, &sensorPacketWrite);
   12f40:	230f      	movs	r3, #15
   12f42:	18fc      	adds	r4, r7, r3
   12f44:	4a0a      	ldr	r2, [pc, #40]	; (12f70 <I2cWriteData_No_Stop+0x78>)
   12f46:	4b0b      	ldr	r3, [pc, #44]	; (12f74 <I2cWriteData_No_Stop+0x7c>)
   12f48:	0011      	movs	r1, r2
   12f4a:	0018      	movs	r0, r3
   12f4c:	4b0a      	ldr	r3, [pc, #40]	; (12f78 <I2cWriteData_No_Stop+0x80>)
   12f4e:	4798      	blx	r3
   12f50:	0003      	movs	r3, r0
   12f52:	7023      	strb	r3, [r4, #0]
	
	if(STATUS_OK != hwError)
   12f54:	230f      	movs	r3, #15
   12f56:	18fb      	adds	r3, r7, r3
   12f58:	781b      	ldrb	r3, [r3, #0]
   12f5a:	2b00      	cmp	r3, #0
   12f5c:	d003      	beq.n	12f66 <I2cWriteData_No_Stop+0x6e>
	{
		error = ERROR_IO;
   12f5e:	2306      	movs	r3, #6
   12f60:	425b      	negs	r3, r3
   12f62:	61fb      	str	r3, [r7, #28]
		goto exit;
   12f64:	46c0      	nop			; (mov r8, r8)
	}
	
	exit:
	return error;
   12f66:	69fb      	ldr	r3, [r7, #28]
}
   12f68:	0018      	movs	r0, r3
   12f6a:	46bd      	mov	sp, r7
   12f6c:	b009      	add	sp, #36	; 0x24
   12f6e:	bd90      	pop	{r4, r7, pc}
   12f70:	20002a3c 	.word	0x20002a3c
   12f74:	20002a10 	.word	0x20002a10
   12f78:	00012649 	.word	0x00012649

00012f7c <I2cReadData>:
 * @details     
 * @param[in]   data Pointer to I2C data structure which has all the information needed to send an I2C message
 * @return      Returns an error message in case of error. See ErrCodes.h
 * @note        
 *****************************************************************************/
int32_t I2cReadData(I2C_Data *data){
   12f7c:	b590      	push	{r4, r7, lr}
   12f7e:	b089      	sub	sp, #36	; 0x24
   12f80:	af00      	add	r7, sp, #0
   12f82:	6078      	str	r0, [r7, #4]
	
	int32_t error = ERROR_NONE;
   12f84:	2300      	movs	r3, #0
   12f86:	61fb      	str	r3, [r7, #28]
	enum status_code hwError;
	struct i2c_master_module *I2CBusHw = NULL;
   12f88:	2300      	movs	r3, #0
   12f8a:	61bb      	str	r3, [r7, #24]
	I2C_Bus_State * busI2cState;
	struct i2c_master_packet *writePacket = NULL;
   12f8c:	2300      	movs	r3, #0
   12f8e:	617b      	str	r3, [r7, #20]
	struct i2c_master_packet *readPacket = NULL;
   12f90:	2300      	movs	r3, #0
   12f92:	613b      	str	r3, [r7, #16]
	
	
	//Check parameters
	if(data == NULL || data->msgOut == NULL){
   12f94:	687b      	ldr	r3, [r7, #4]
   12f96:	2b00      	cmp	r3, #0
   12f98:	d003      	beq.n	12fa2 <I2cReadData+0x26>
   12f9a:	687b      	ldr	r3, [r7, #4]
   12f9c:	685b      	ldr	r3, [r3, #4]
   12f9e:	2b00      	cmp	r3, #0
   12fa0:	d103      	bne.n	12faa <I2cReadData+0x2e>
		error = ERR_INVALID_ARG;
   12fa2:	2308      	movs	r3, #8
   12fa4:	425b      	negs	r3, r3
   12fa6:	61fb      	str	r3, [r7, #28]
		goto exit;
   12fa8:	e01f      	b.n	12fea <I2cReadData+0x6e>
	}

	//Prepare to read
	sensorPacketWrite.address = data->address;
   12faa:	687b      	ldr	r3, [r7, #4]
   12fac:	781b      	ldrb	r3, [r3, #0]
   12fae:	b29a      	uxth	r2, r3
   12fb0:	4b10      	ldr	r3, [pc, #64]	; (12ff4 <I2cReadData+0x78>)
   12fb2:	801a      	strh	r2, [r3, #0]
	sensorPacketWrite.data = data->msgIn;
   12fb4:	687b      	ldr	r3, [r7, #4]
   12fb6:	689a      	ldr	r2, [r3, #8]
   12fb8:	4b0e      	ldr	r3, [pc, #56]	; (12ff4 <I2cReadData+0x78>)
   12fba:	605a      	str	r2, [r3, #4]
	sensorPacketWrite.data_length = data->lenIn;
   12fbc:	687b      	ldr	r3, [r7, #4]
   12fbe:	899a      	ldrh	r2, [r3, #12]
   12fc0:	4b0c      	ldr	r3, [pc, #48]	; (12ff4 <I2cReadData+0x78>)
   12fc2:	805a      	strh	r2, [r3, #2]
	
	//Read

	hwError = i2c_master_read_packet_job(&i2cSensorBusInstance, &sensorPacketWrite);
   12fc4:	230f      	movs	r3, #15
   12fc6:	18fc      	adds	r4, r7, r3
   12fc8:	4a0a      	ldr	r2, [pc, #40]	; (12ff4 <I2cReadData+0x78>)
   12fca:	4b0b      	ldr	r3, [pc, #44]	; (12ff8 <I2cReadData+0x7c>)
   12fcc:	0011      	movs	r1, r2
   12fce:	0018      	movs	r0, r3
   12fd0:	4b0a      	ldr	r3, [pc, #40]	; (12ffc <I2cReadData+0x80>)
   12fd2:	4798      	blx	r3
   12fd4:	0003      	movs	r3, r0
   12fd6:	7023      	strb	r3, [r4, #0]
	
	if(STATUS_OK != hwError)
   12fd8:	230f      	movs	r3, #15
   12fda:	18fb      	adds	r3, r7, r3
   12fdc:	781b      	ldrb	r3, [r3, #0]
   12fde:	2b00      	cmp	r3, #0
   12fe0:	d003      	beq.n	12fea <I2cReadData+0x6e>
	{
		error = ERROR_IO;
   12fe2:	2306      	movs	r3, #6
   12fe4:	425b      	negs	r3, r3
   12fe6:	61fb      	str	r3, [r7, #28]
		goto exit;
   12fe8:	46c0      	nop			; (mov r8, r8)
	}
	
	exit:
	return error;
   12fea:	69fb      	ldr	r3, [r7, #28]
}
   12fec:	0018      	movs	r0, r3
   12fee:	46bd      	mov	sp, r7
   12ff0:	b009      	add	sp, #36	; 0x24
   12ff2:	bd90      	pop	{r4, r7, pc}
   12ff4:	20002a3c 	.word	0x20002a3c
   12ff8:	20002a10 	.word	0x20002a10
   12ffc:	00012525 	.word	0x00012525

00013000 <I2cFreeMutex>:
 * @details     
 * @param[out]   bus Enum that represents the bus in which we are interested to free the mutex of.
 * @return      Returns (ERROR_NONE) if the bus is ready, (ERROR_NOT_INITIALIZED) if it is busy.
 * @note        STUDENTS TO FILL OUT!
 *****************************************************************************/
int32_t I2cFreeMutex(void){
   13000:	b590      	push	{r4, r7, lr}
   13002:	b083      	sub	sp, #12
   13004:	af00      	add	r7, sp, #0
	
	int32_t error = ERROR_NONE;
   13006:	2300      	movs	r3, #0
   13008:	607b      	str	r3, [r7, #4]
	if(pdTRUE != xSemaphoreGive(sensorI2cMutexHandle))
   1300a:	4b09      	ldr	r3, [pc, #36]	; (13030 <I2cFreeMutex+0x30>)
   1300c:	6818      	ldr	r0, [r3, #0]
   1300e:	2300      	movs	r3, #0
   13010:	2200      	movs	r2, #0
   13012:	2100      	movs	r1, #0
   13014:	4c07      	ldr	r4, [pc, #28]	; (13034 <I2cFreeMutex+0x34>)
   13016:	47a0      	blx	r4
   13018:	0003      	movs	r3, r0
   1301a:	2b01      	cmp	r3, #1
   1301c:	d002      	beq.n	13024 <I2cFreeMutex+0x24>
	{
		error = ERROR_NOT_INITIALIZED;
   1301e:	2314      	movs	r3, #20
   13020:	425b      	negs	r3, r3
   13022:	607b      	str	r3, [r7, #4]
	}
	return error;
   13024:	687b      	ldr	r3, [r7, #4]
}
   13026:	0018      	movs	r0, r3
   13028:	46bd      	mov	sp, r7
   1302a:	b003      	add	sp, #12
   1302c:	bd90      	pop	{r4, r7, pc}
   1302e:	46c0      	nop			; (mov r8, r8)
   13030:	20002a0c 	.word	0x20002a0c
   13034:	00014779 	.word	0x00014779

00013038 <I2cGetMutex>:
 * @details     
 * @param[in]   waitTime Time to wait for the mutex to be freed.
 * @return      Returns (ERROR_NONE) if we got the mutex, (ERROR_NOT_READY) if we time out before we got it
 * @note        
 *****************************************************************************/
int32_t I2cGetMutex(TickType_t waitTime){
   13038:	b580      	push	{r7, lr}
   1303a:	b084      	sub	sp, #16
   1303c:	af00      	add	r7, sp, #0
   1303e:	6078      	str	r0, [r7, #4]
	
	int32_t error = ERROR_NONE;
   13040:	2300      	movs	r3, #0
   13042:	60fb      	str	r3, [r7, #12]
	if(pdTRUE != xSemaphoreTake(sensorI2cMutexHandle, waitTime))
   13044:	4b08      	ldr	r3, [pc, #32]	; (13068 <I2cGetMutex+0x30>)
   13046:	681b      	ldr	r3, [r3, #0]
   13048:	687a      	ldr	r2, [r7, #4]
   1304a:	0011      	movs	r1, r2
   1304c:	0018      	movs	r0, r3
   1304e:	4b07      	ldr	r3, [pc, #28]	; (1306c <I2cGetMutex+0x34>)
   13050:	4798      	blx	r3
   13052:	0003      	movs	r3, r0
   13054:	2b01      	cmp	r3, #1
   13056:	d002      	beq.n	1305e <I2cGetMutex+0x26>
	{
		error = ERROR_NOT_READY;
   13058:	231d      	movs	r3, #29
   1305a:	425b      	negs	r3, r3
   1305c:	60fb      	str	r3, [r7, #12]
	}
	return error;
   1305e:	68fb      	ldr	r3, [r7, #12]
}
   13060:	0018      	movs	r0, r3
   13062:	46bd      	mov	sp, r7
   13064:	b004      	add	sp, #16
   13066:	bd80      	pop	{r7, pc}
   13068:	20002a0c 	.word	0x20002a0c
   1306c:	00014d19 	.word	0x00014d19

00013070 <I2cGetSemaphoreHandle>:

static int32_t I2cGetSemaphoreHandle(SemaphoreHandle_t *handle){
   13070:	b580      	push	{r7, lr}
   13072:	b084      	sub	sp, #16
   13074:	af00      	add	r7, sp, #0
   13076:	6078      	str	r0, [r7, #4]
	int32_t error = ERROR_NONE;
   13078:	2300      	movs	r3, #0
   1307a:	60fb      	str	r3, [r7, #12]
	*handle = sensorI2cSemaphoreHandle;
   1307c:	4b04      	ldr	r3, [pc, #16]	; (13090 <I2cGetSemaphoreHandle+0x20>)
   1307e:	681a      	ldr	r2, [r3, #0]
   13080:	687b      	ldr	r3, [r7, #4]
   13082:	601a      	str	r2, [r3, #0]
	return error;
   13084:	68fb      	ldr	r3, [r7, #12]
}
   13086:	0018      	movs	r0, r3
   13088:	46bd      	mov	sp, r7
   1308a:	b004      	add	sp, #16
   1308c:	bd80      	pop	{r7, pc}
   1308e:	46c0      	nop			; (mov r8, r8)
   13090:	20002a38 	.word	0x20002a38

00013094 <I2cGetTaskErrorStatus>:
 * @brief       Sets the error state of the latest I2C bus transaction for a given I2C data, which holds which physical I2C bus we are using.
 * @details     This error flag is set to indicate when a I2C transaction has failed on a given I2C bus (encapsulated in the I2C data structure).
 * @return      Returns an error message in case of error. See ErrCodes.h
 * @note        
 *****************************************************************************/
 static uint8_t I2cGetTaskErrorStatus(void){
   13094:	b580      	push	{r7, lr}
   13096:	af00      	add	r7, sp, #0
	 return sensorTransmitError;
   13098:	4b02      	ldr	r3, [pc, #8]	; (130a4 <I2cGetTaskErrorStatus+0x10>)
   1309a:	781b      	ldrb	r3, [r3, #0]
 }
   1309c:	0018      	movs	r0, r3
   1309e:	46bd      	mov	sp, r7
   130a0:	bd80      	pop	{r7, pc}
   130a2:	46c0      	nop			; (mov r8, r8)
   130a4:	2000012c 	.word	0x2000012c

000130a8 <I2cSetTaskErrorStatus>:
 * @details     This error flag is set to indicate when a I2C transaction has failed on a given I2C bus (encapsulated in the I2C data structure).
 * @param[in]   value Value to which to set the error flag to.
 * @return      Returns an error message in case of error. See ErrCodes.h
 * @note        
 *****************************************************************************/
 static void I2cSetTaskErrorStatus(uint8_t value){
   130a8:	b580      	push	{r7, lr}
   130aa:	b082      	sub	sp, #8
   130ac:	af00      	add	r7, sp, #0
   130ae:	0002      	movs	r2, r0
   130b0:	1dfb      	adds	r3, r7, #7
   130b2:	701a      	strb	r2, [r3, #0]
	sensorTransmitError = value;
   130b4:	4b03      	ldr	r3, [pc, #12]	; (130c4 <I2cSetTaskErrorStatus+0x1c>)
   130b6:	1dfa      	adds	r2, r7, #7
   130b8:	7812      	ldrb	r2, [r2, #0]
   130ba:	701a      	strb	r2, [r3, #0]
 }
   130bc:	46c0      	nop			; (mov r8, r8)
   130be:	46bd      	mov	sp, r7
   130c0:	b002      	add	sp, #8
   130c2:	bd80      	pop	{r7, pc}
   130c4:	2000012c 	.word	0x2000012c

000130c8 <I2cWriteDataWait>:
				the delay an I2C device needs to make a measurement.
 * @param[in]   xMaxBlockTime Maximum time for the thread to wait until the I2C mutex is free.
 * @return      Returns an error message in case of error.
 * @note        
 *****************************************************************************/
int32_t I2cWriteDataWait(I2C_Data *data, const TickType_t xMaxBlockTime){
   130c8:	b580      	push	{r7, lr}
   130ca:	b084      	sub	sp, #16
   130cc:	af00      	add	r7, sp, #0
   130ce:	6078      	str	r0, [r7, #4]
   130d0:	6039      	str	r1, [r7, #0]

int32_t error = ERROR_NONE;
   130d2:	2300      	movs	r3, #0
   130d4:	60fb      	str	r3, [r7, #12]
SemaphoreHandle_t semHandle = NULL;
   130d6:	2300      	movs	r3, #0
   130d8:	60bb      	str	r3, [r7, #8]


//---0. Get Mutex
error = 0; //Students to fill out
   130da:	2300      	movs	r3, #0
   130dc:	60fb      	str	r3, [r7, #12]
error = I2cGetMutex(xMaxBlockTime);
   130de:	683b      	ldr	r3, [r7, #0]
   130e0:	0018      	movs	r0, r3
   130e2:	4b26      	ldr	r3, [pc, #152]	; (1317c <I2cWriteDataWait+0xb4>)
   130e4:	4798      	blx	r3
   130e6:	0003      	movs	r3, r0
   130e8:	60fb      	str	r3, [r7, #12]
if(ERROR_NONE != error) goto exit;
   130ea:	68fb      	ldr	r3, [r7, #12]
   130ec:	2b00      	cmp	r3, #0
   130ee:	d136      	bne.n	1315e <I2cWriteDataWait+0x96>


//---1. Get Semaphore Handle
error = I2cGetSemaphoreHandle(&semHandle);
   130f0:	2308      	movs	r3, #8
   130f2:	18fb      	adds	r3, r7, r3
   130f4:	0018      	movs	r0, r3
   130f6:	4b22      	ldr	r3, [pc, #136]	; (13180 <I2cWriteDataWait+0xb8>)
   130f8:	4798      	blx	r3
   130fa:	0003      	movs	r3, r0
   130fc:	60fb      	str	r3, [r7, #12]
if(ERROR_NONE != error) goto exit;
   130fe:	68fb      	ldr	r3, [r7, #12]
   13100:	2b00      	cmp	r3, #0
   13102:	d12e      	bne.n	13162 <I2cWriteDataWait+0x9a>

//---2. Initiate sending data

error = I2cWriteData(data);
   13104:	687b      	ldr	r3, [r7, #4]
   13106:	0018      	movs	r0, r3
   13108:	4b1e      	ldr	r3, [pc, #120]	; (13184 <I2cWriteDataWait+0xbc>)
   1310a:	4798      	blx	r3
   1310c:	0003      	movs	r3, r0
   1310e:	60fb      	str	r3, [r7, #12]
if (ERROR_NONE != error){
   13110:	68fb      	ldr	r3, [r7, #12]
   13112:	2b00      	cmp	r3, #0
   13114:	d128      	bne.n	13168 <I2cWriteDataWait+0xa0>
	goto exitError0;
}

//---2. Wait for binary semaphore to tell us that we are done!
if( xSemaphoreTake( semHandle, xMaxBlockTime ) == pdTRUE ){
   13116:	68bb      	ldr	r3, [r7, #8]
   13118:	683a      	ldr	r2, [r7, #0]
   1311a:	0011      	movs	r1, r2
   1311c:	0018      	movs	r0, r3
   1311e:	4b1a      	ldr	r3, [pc, #104]	; (13188 <I2cWriteDataWait+0xc0>)
   13120:	4798      	blx	r3
   13122:	0003      	movs	r3, r0
   13124:	2b01      	cmp	r3, #1
   13126:	d111      	bne.n	1314c <I2cWriteDataWait+0x84>
	/* The transmission ended as expected. We now delay until the I2C sensor is finished */
	if(I2cGetTaskErrorStatus()){
   13128:	4b18      	ldr	r3, [pc, #96]	; (1318c <I2cWriteDataWait+0xc4>)
   1312a:	4798      	blx	r3
   1312c:	1e03      	subs	r3, r0, #0
   1312e:	d011      	beq.n	13154 <I2cWriteDataWait+0x8c>
		I2cSetTaskErrorStatus(false);
   13130:	2000      	movs	r0, #0
   13132:	4b17      	ldr	r3, [pc, #92]	; (13190 <I2cWriteDataWait+0xc8>)
   13134:	4798      	blx	r3
		if(error != ERROR_NONE){
   13136:	68fb      	ldr	r3, [r7, #12]
   13138:	2b00      	cmp	r3, #0
   1313a:	d003      	beq.n	13144 <I2cWriteDataWait+0x7c>
    		error = ERROR_I2C_HANG_RESET;
   1313c:	2321      	movs	r3, #33	; 0x21
   1313e:	425b      	negs	r3, r3
   13140:	60fb      	str	r3, [r7, #12]
    	}else{
    		error = ERROR_ABORTED;
		}
		goto exitError0;
   13142:	e012      	b.n	1316a <I2cWriteDataWait+0xa2>
    		error = ERROR_ABORTED;
   13144:	2303      	movs	r3, #3
   13146:	425b      	negs	r3, r3
   13148:	60fb      	str	r3, [r7, #12]
		goto exitError0;
   1314a:	e00e      	b.n	1316a <I2cWriteDataWait+0xa2>
	}
}else{
	/* The call to ulTaskNotifyTake() timed out. */
	error = ERR_TIMEOUT;
   1314c:	2303      	movs	r3, #3
   1314e:	425b      	negs	r3, r3
   13150:	60fb      	str	r3, [r7, #12]
	goto exitError0;
   13152:	e00a      	b.n	1316a <I2cWriteDataWait+0xa2>
}

//---8. Release Mutex
error = I2cFreeMutex();
   13154:	4b0f      	ldr	r3, [pc, #60]	; (13194 <I2cWriteDataWait+0xcc>)
   13156:	4798      	blx	r3
   13158:	0003      	movs	r3, r0
   1315a:	60fb      	str	r3, [r7, #12]
   1315c:	e002      	b.n	13164 <I2cWriteDataWait+0x9c>
if(ERROR_NONE != error) goto exit;
   1315e:	46c0      	nop			; (mov r8, r8)
   13160:	e000      	b.n	13164 <I2cWriteDataWait+0x9c>
if(ERROR_NONE != error) goto exit;
   13162:	46c0      	nop			; (mov r8, r8)

exit:
return error;
   13164:	68fb      	ldr	r3, [r7, #12]
   13166:	e005      	b.n	13174 <I2cWriteDataWait+0xac>
	goto exitError0;
   13168:	46c0      	nop			; (mov r8, r8)

exitError0:
error = I2cFreeMutex();
   1316a:	4b0a      	ldr	r3, [pc, #40]	; (13194 <I2cWriteDataWait+0xcc>)
   1316c:	4798      	blx	r3
   1316e:	0003      	movs	r3, r0
   13170:	60fb      	str	r3, [r7, #12]

return error;
   13172:	68fb      	ldr	r3, [r7, #12]

}
   13174:	0018      	movs	r0, r3
   13176:	46bd      	mov	sp, r7
   13178:	b004      	add	sp, #16
   1317a:	bd80      	pop	{r7, pc}
   1317c:	00013039 	.word	0x00013039
   13180:	00013071 	.word	0x00013071
   13184:	00012e75 	.word	0x00012e75
   13188:	00014d19 	.word	0x00014d19
   1318c:	00013095 	.word	0x00013095
   13190:	000130a9 	.word	0x000130a9
   13194:	00013001 	.word	0x00013001

00013198 <I2cReadDataWait>:
 * @param[in]   xMaxBlockTime Maximum time for the thread to wait until the I2C mutex is free.
 * @return      Returns an error message in case of error. See ErrCodes.h
 * @note        THIS IS THE FREERTOS VERSION! DO NOT Declare #define USE_FREERTOS if you wish to use the baremetal version!      
				students to fill!
 *****************************************************************************/
int32_t I2cReadDataWait(I2C_Data *data, const TickType_t delay, const TickType_t xMaxBlockTime){
   13198:	b580      	push	{r7, lr}
   1319a:	b086      	sub	sp, #24
   1319c:	af00      	add	r7, sp, #0
   1319e:	60f8      	str	r0, [r7, #12]
   131a0:	60b9      	str	r1, [r7, #8]
   131a2:	607a      	str	r2, [r7, #4]
	int32_t error = ERROR_NONE;
   131a4:	2300      	movs	r3, #0
   131a6:	617b      	str	r3, [r7, #20]
	SemaphoreHandle_t semHandle = NULL;
   131a8:	2300      	movs	r3, #0
   131aa:	613b      	str	r3, [r7, #16]
	

	//---0. Get Mutex
	//STUDENTS FILL
	error = 0;
   131ac:	2300      	movs	r3, #0
   131ae:	617b      	str	r3, [r7, #20]
	error = I2cGetMutex(xMaxBlockTime);
   131b0:	687b      	ldr	r3, [r7, #4]
   131b2:	0018      	movs	r0, r3
   131b4:	4b38      	ldr	r3, [pc, #224]	; (13298 <I2cReadDataWait+0x100>)
   131b6:	4798      	blx	r3
   131b8:	0003      	movs	r3, r0
   131ba:	617b      	str	r3, [r7, #20]
	if(ERROR_NONE != error) goto exit;
   131bc:	697b      	ldr	r3, [r7, #20]
   131be:	2b00      	cmp	r3, #0
   131c0:	d15b      	bne.n	1327a <I2cReadDataWait+0xe2>
	//---1. Get Semaphore Handle
	error = I2cGetSemaphoreHandle(&semHandle);
   131c2:	2310      	movs	r3, #16
   131c4:	18fb      	adds	r3, r7, r3
   131c6:	0018      	movs	r0, r3
   131c8:	4b34      	ldr	r3, [pc, #208]	; (1329c <I2cReadDataWait+0x104>)
   131ca:	4798      	blx	r3
   131cc:	0003      	movs	r3, r0
   131ce:	617b      	str	r3, [r7, #20]
	if(ERROR_NONE != error) goto exit;
   131d0:	697b      	ldr	r3, [r7, #20]
   131d2:	2b00      	cmp	r3, #0
   131d4:	d153      	bne.n	1327e <I2cReadDataWait+0xe6>
	//---2. Initiate sending data
	error = I2cWriteData_No_Stop(data);
   131d6:	68fb      	ldr	r3, [r7, #12]
   131d8:	0018      	movs	r0, r3
   131da:	4b31      	ldr	r3, [pc, #196]	; (132a0 <I2cReadDataWait+0x108>)
   131dc:	4798      	blx	r3
   131de:	0003      	movs	r3, r0
   131e0:	617b      	str	r3, [r7, #20]
	if (ERROR_NONE != error){
   131e2:	697b      	ldr	r3, [r7, #20]
   131e4:	2b00      	cmp	r3, #0
   131e6:	d14d      	bne.n	13284 <I2cReadDataWait+0xec>
		goto exitError0;
	}
	//---3. Wait for binary semaphore to tell us that we are done!
	if( xSemaphoreTake( semHandle, xMaxBlockTime ) == pdTRUE ){
   131e8:	693b      	ldr	r3, [r7, #16]
   131ea:	687a      	ldr	r2, [r7, #4]
   131ec:	0011      	movs	r1, r2
   131ee:	0018      	movs	r0, r3
   131f0:	4b2c      	ldr	r3, [pc, #176]	; (132a4 <I2cReadDataWait+0x10c>)
   131f2:	4798      	blx	r3
   131f4:	0003      	movs	r3, r0
   131f6:	2b01      	cmp	r3, #1
   131f8:	d111      	bne.n	1321e <I2cReadDataWait+0x86>
		/* The transmission ended as expected. We now delay until the I2C sensor is finished */
		if(I2cGetTaskErrorStatus()){
   131fa:	4b2b      	ldr	r3, [pc, #172]	; (132a8 <I2cReadDataWait+0x110>)
   131fc:	4798      	blx	r3
   131fe:	1e03      	subs	r3, r0, #0
   13200:	d011      	beq.n	13226 <I2cReadDataWait+0x8e>
			I2cSetTaskErrorStatus(false);
   13202:	2000      	movs	r0, #0
   13204:	4b29      	ldr	r3, [pc, #164]	; (132ac <I2cReadDataWait+0x114>)
   13206:	4798      	blx	r3
			if(error != ERROR_NONE){
   13208:	697b      	ldr	r3, [r7, #20]
   1320a:	2b00      	cmp	r3, #0
   1320c:	d003      	beq.n	13216 <I2cReadDataWait+0x7e>
				error = ERROR_I2C_HANG_RESET;
   1320e:	2321      	movs	r3, #33	; 0x21
   13210:	425b      	negs	r3, r3
   13212:	617b      	str	r3, [r7, #20]
				}else{
				error = ERROR_ABORTED;
			}
			goto exitError0;
   13214:	e037      	b.n	13286 <I2cReadDataWait+0xee>
				error = ERROR_ABORTED;
   13216:	2303      	movs	r3, #3
   13218:	425b      	negs	r3, r3
   1321a:	617b      	str	r3, [r7, #20]
			goto exitError0;
   1321c:	e033      	b.n	13286 <I2cReadDataWait+0xee>
		}
		}else{
		/* The call to ulTaskNotifyTake() timed out. */
		error = ERR_TIMEOUT;
   1321e:	2303      	movs	r3, #3
   13220:	425b      	negs	r3, r3
   13222:	617b      	str	r3, [r7, #20]
		goto exitError0;
   13224:	e02f      	b.n	13286 <I2cReadDataWait+0xee>
	}
	//---6. Initiate Read data //TIP: SEE "I2cReadData", which is analogous to "I2cWriteData"
	error = I2cReadData(data);
   13226:	68fb      	ldr	r3, [r7, #12]
   13228:	0018      	movs	r0, r3
   1322a:	4b21      	ldr	r3, [pc, #132]	; (132b0 <I2cReadDataWait+0x118>)
   1322c:	4798      	blx	r3
   1322e:	0003      	movs	r3, r0
   13230:	617b      	str	r3, [r7, #20]
	//---7. Wait for notification
	if( xSemaphoreTake( semHandle, xMaxBlockTime ) == pdTRUE ){
   13232:	693b      	ldr	r3, [r7, #16]
   13234:	687a      	ldr	r2, [r7, #4]
   13236:	0011      	movs	r1, r2
   13238:	0018      	movs	r0, r3
   1323a:	4b1a      	ldr	r3, [pc, #104]	; (132a4 <I2cReadDataWait+0x10c>)
   1323c:	4798      	blx	r3
   1323e:	0003      	movs	r3, r0
   13240:	2b01      	cmp	r3, #1
   13242:	d111      	bne.n	13268 <I2cReadDataWait+0xd0>
		/* The transmission ended as expected. We now delay until the I2C sensor is finished */
		if(I2cGetTaskErrorStatus()){
   13244:	4b18      	ldr	r3, [pc, #96]	; (132a8 <I2cReadDataWait+0x110>)
   13246:	4798      	blx	r3
   13248:	1e03      	subs	r3, r0, #0
   1324a:	d011      	beq.n	13270 <I2cReadDataWait+0xd8>
			I2cSetTaskErrorStatus(false);
   1324c:	2000      	movs	r0, #0
   1324e:	4b17      	ldr	r3, [pc, #92]	; (132ac <I2cReadDataWait+0x114>)
   13250:	4798      	blx	r3
			if(error != ERROR_NONE){
   13252:	697b      	ldr	r3, [r7, #20]
   13254:	2b00      	cmp	r3, #0
   13256:	d003      	beq.n	13260 <I2cReadDataWait+0xc8>
				error = ERROR_I2C_HANG_RESET;
   13258:	2321      	movs	r3, #33	; 0x21
   1325a:	425b      	negs	r3, r3
   1325c:	617b      	str	r3, [r7, #20]
				}else{
				error = ERROR_ABORTED;
			}
			goto exitError0;
   1325e:	e012      	b.n	13286 <I2cReadDataWait+0xee>
				error = ERROR_ABORTED;
   13260:	2303      	movs	r3, #3
   13262:	425b      	negs	r3, r3
   13264:	617b      	str	r3, [r7, #20]
			goto exitError0;
   13266:	e00e      	b.n	13286 <I2cReadDataWait+0xee>
		}
		}else{
		/* The call to ulTaskNotifyTake() timed out. */
		error = ERR_TIMEOUT;
   13268:	2303      	movs	r3, #3
   1326a:	425b      	negs	r3, r3
   1326c:	617b      	str	r3, [r7, #20]
		goto exitError0;
   1326e:	e00a      	b.n	13286 <I2cReadDataWait+0xee>
	}	

	
	//---8. Release Mutex
	error = I2cFreeMutex();
   13270:	4b10      	ldr	r3, [pc, #64]	; (132b4 <I2cReadDataWait+0x11c>)
   13272:	4798      	blx	r3
   13274:	0003      	movs	r3, r0
   13276:	617b      	str	r3, [r7, #20]
   13278:	e002      	b.n	13280 <I2cReadDataWait+0xe8>
	if(ERROR_NONE != error) goto exit;
   1327a:	46c0      	nop			; (mov r8, r8)
   1327c:	e000      	b.n	13280 <I2cReadDataWait+0xe8>
	if(ERROR_NONE != error) goto exit;
   1327e:	46c0      	nop			; (mov r8, r8)
	
	exit:
	return error;
   13280:	697b      	ldr	r3, [r7, #20]
   13282:	e005      	b.n	13290 <I2cReadDataWait+0xf8>
		goto exitError0;
   13284:	46c0      	nop			; (mov r8, r8)

	exitError0:
	error = I2cFreeMutex();
   13286:	4b0b      	ldr	r3, [pc, #44]	; (132b4 <I2cReadDataWait+0x11c>)
   13288:	4798      	blx	r3
   1328a:	0003      	movs	r3, r0
   1328c:	617b      	str	r3, [r7, #20]

	return error;
   1328e:	697b      	ldr	r3, [r7, #20]

	
}
   13290:	0018      	movs	r0, r3
   13292:	46bd      	mov	sp, r7
   13294:	b006      	add	sp, #24
   13296:	bd80      	pop	{r7, pc}
   13298:	00013039 	.word	0x00013039
   1329c:	00013071 	.word	0x00013071
   132a0:	00012ef9 	.word	0x00012ef9
   132a4:	00014d19 	.word	0x00014d19
   132a8:	00013095 	.word	0x00013095
   132ac:	000130a9 	.word	0x000130a9
   132b0:	00012f7d 	.word	0x00012f7d
   132b4:	00013001 	.word	0x00013001

000132b8 <VEML_Reset>:
* @return		STATUS_OK if ok
* @note
*****************************************************************************/

int32_t VEML_Reset(void)
{
   132b8:	b580      	push	{r7, lr}
   132ba:	b082      	sub	sp, #8
   132bc:	af00      	add	r7, sp, #0
	int32_t error = ERROR_NONE;
   132be:	2300      	movs	r3, #0
   132c0:	607b      	str	r3, [r7, #4]
	//ALS Gain:1
	//Integration time: 100ms
	//Interrupt disable
	//ALS power on
	msgOutlightbuffer[0] = 0x00;
   132c2:	4b21      	ldr	r3, [pc, #132]	; (13348 <VEML_Reset+0x90>)
   132c4:	2200      	movs	r2, #0
   132c6:	701a      	strb	r2, [r3, #0]
	msgOutlightbuffer[1] = 0x00;
   132c8:	4b1f      	ldr	r3, [pc, #124]	; (13348 <VEML_Reset+0x90>)
   132ca:	2200      	movs	r2, #0
   132cc:	705a      	strb	r2, [r3, #1]
	error = platform_write(ALS_CONF, msgOutlightbuffer,VemlWriteByteLen);
   132ce:	4b1e      	ldr	r3, [pc, #120]	; (13348 <VEML_Reset+0x90>)
   132d0:	2202      	movs	r2, #2
   132d2:	0019      	movs	r1, r3
   132d4:	2000      	movs	r0, #0
   132d6:	4b1d      	ldr	r3, [pc, #116]	; (1334c <VEML_Reset+0x94>)
   132d8:	4798      	blx	r3
   132da:	0003      	movs	r3, r0
   132dc:	607b      	str	r3, [r7, #4]
	error = platform_write(ALS_WH, msgOutlightbuffer,VemlWriteByteLen);
   132de:	4b1a      	ldr	r3, [pc, #104]	; (13348 <VEML_Reset+0x90>)
   132e0:	2202      	movs	r2, #2
   132e2:	0019      	movs	r1, r3
   132e4:	2001      	movs	r0, #1
   132e6:	4b19      	ldr	r3, [pc, #100]	; (1334c <VEML_Reset+0x94>)
   132e8:	4798      	blx	r3
   132ea:	0003      	movs	r3, r0
   132ec:	607b      	str	r3, [r7, #4]
	error = platform_write(ALS_WL, msgOutlightbuffer,VemlWriteByteLen);
   132ee:	4b16      	ldr	r3, [pc, #88]	; (13348 <VEML_Reset+0x90>)
   132f0:	2202      	movs	r2, #2
   132f2:	0019      	movs	r1, r3
   132f4:	2002      	movs	r0, #2
   132f6:	4b15      	ldr	r3, [pc, #84]	; (1334c <VEML_Reset+0x94>)
   132f8:	4798      	blx	r3
   132fa:	0003      	movs	r3, r0
   132fc:	607b      	str	r3, [r7, #4]
	error = platform_write(POWER_SAVING, msgOutlightbuffer,VemlWriteByteLen);
   132fe:	4b12      	ldr	r3, [pc, #72]	; (13348 <VEML_Reset+0x90>)
   13300:	2202      	movs	r2, #2
   13302:	0019      	movs	r1, r3
   13304:	2003      	movs	r0, #3
   13306:	4b11      	ldr	r3, [pc, #68]	; (1334c <VEML_Reset+0x94>)
   13308:	4798      	blx	r3
   1330a:	0003      	movs	r3, r0
   1330c:	607b      	str	r3, [r7, #4]
	error = platform_write(ALS, msgOutlightbuffer,VemlWriteByteLen);
   1330e:	4b0e      	ldr	r3, [pc, #56]	; (13348 <VEML_Reset+0x90>)
   13310:	2202      	movs	r2, #2
   13312:	0019      	movs	r1, r3
   13314:	2004      	movs	r0, #4
   13316:	4b0d      	ldr	r3, [pc, #52]	; (1334c <VEML_Reset+0x94>)
   13318:	4798      	blx	r3
   1331a:	0003      	movs	r3, r0
   1331c:	607b      	str	r3, [r7, #4]
	error = platform_write(WHITE, msgOutlightbuffer,VemlWriteByteLen);
   1331e:	4b0a      	ldr	r3, [pc, #40]	; (13348 <VEML_Reset+0x90>)
   13320:	2202      	movs	r2, #2
   13322:	0019      	movs	r1, r3
   13324:	2005      	movs	r0, #5
   13326:	4b09      	ldr	r3, [pc, #36]	; (1334c <VEML_Reset+0x94>)
   13328:	4798      	blx	r3
   1332a:	0003      	movs	r3, r0
   1332c:	607b      	str	r3, [r7, #4]
	error = platform_write(ALS_INT, msgOutlightbuffer,VemlWriteByteLen);
   1332e:	4b06      	ldr	r3, [pc, #24]	; (13348 <VEML_Reset+0x90>)
   13330:	2202      	movs	r2, #2
   13332:	0019      	movs	r1, r3
   13334:	2006      	movs	r0, #6
   13336:	4b05      	ldr	r3, [pc, #20]	; (1334c <VEML_Reset+0x94>)
   13338:	4798      	blx	r3
   1333a:	0003      	movs	r3, r0
   1333c:	607b      	str	r3, [r7, #4]
	return error;
   1333e:	687b      	ldr	r3, [r7, #4]
}
   13340:	0018      	movs	r0, r3
   13342:	46bd      	mov	sp, r7
   13344:	b002      	add	sp, #8
   13346:	bd80      	pop	{r7, pc}
   13348:	20002a68 	.word	0x20002a68
   1334c:	00013401 	.word	0x00013401

00013350 <VEML_Power_On>:
* @return		STATUS_OK if ok
* @note
*****************************************************************************/

int32_t VEML_Power_On(void)
{
   13350:	b580      	push	{r7, lr}
   13352:	b082      	sub	sp, #8
   13354:	af00      	add	r7, sp, #0
	int32_t error = ERROR_NONE;
   13356:	2300      	movs	r3, #0
   13358:	607b      	str	r3, [r7, #4]
	//ALS Gain:1
	//Integration time: 100ms
	//Interrupt disable
	//ALS power on
	msgOutlightbuffer[0] = 0x00;
   1335a:	4b09      	ldr	r3, [pc, #36]	; (13380 <VEML_Power_On+0x30>)
   1335c:	2200      	movs	r2, #0
   1335e:	701a      	strb	r2, [r3, #0]
	msgOutlightbuffer[1] = 0x08;
   13360:	4b07      	ldr	r3, [pc, #28]	; (13380 <VEML_Power_On+0x30>)
   13362:	2208      	movs	r2, #8
   13364:	705a      	strb	r2, [r3, #1]
	error = platform_write(ALS_CONF, msgOutlightbuffer,VemlWriteByteLen);
   13366:	4b06      	ldr	r3, [pc, #24]	; (13380 <VEML_Power_On+0x30>)
   13368:	2202      	movs	r2, #2
   1336a:	0019      	movs	r1, r3
   1336c:	2000      	movs	r0, #0
   1336e:	4b05      	ldr	r3, [pc, #20]	; (13384 <VEML_Power_On+0x34>)
   13370:	4798      	blx	r3
   13372:	0003      	movs	r3, r0
   13374:	607b      	str	r3, [r7, #4]
	return error;
   13376:	687b      	ldr	r3, [r7, #4]
}
   13378:	0018      	movs	r0, r3
   1337a:	46bd      	mov	sp, r7
   1337c:	b002      	add	sp, #8
   1337e:	bd80      	pop	{r7, pc}
   13380:	20002a68 	.word	0x20002a68
   13384:	00013401 	.word	0x00013401

00013388 <VEML_Power_Off>:
* @return		STATUS_OK if ok
* @note
*****************************************************************************/

int32_t VEML_Power_Off(void)
{
   13388:	b580      	push	{r7, lr}
   1338a:	b082      	sub	sp, #8
   1338c:	af00      	add	r7, sp, #0
	int32_t error = ERROR_NONE;
   1338e:	2300      	movs	r3, #0
   13390:	607b      	str	r3, [r7, #4]
	//ALS Gain:1
	//Integration time: 100ms
	//Interrupt disable
	//ALS power on
	msgOutlightbuffer[0] = 0x01;
   13392:	4b09      	ldr	r3, [pc, #36]	; (133b8 <VEML_Power_Off+0x30>)
   13394:	2201      	movs	r2, #1
   13396:	701a      	strb	r2, [r3, #0]
	msgOutlightbuffer[1] = 0x00;
   13398:	4b07      	ldr	r3, [pc, #28]	; (133b8 <VEML_Power_Off+0x30>)
   1339a:	2200      	movs	r2, #0
   1339c:	705a      	strb	r2, [r3, #1]
	error = platform_write(ALS_CONF, msgOutlightbuffer,VemlWriteByteLen);
   1339e:	4b06      	ldr	r3, [pc, #24]	; (133b8 <VEML_Power_Off+0x30>)
   133a0:	2202      	movs	r2, #2
   133a2:	0019      	movs	r1, r3
   133a4:	2000      	movs	r0, #0
   133a6:	4b05      	ldr	r3, [pc, #20]	; (133bc <VEML_Power_Off+0x34>)
   133a8:	4798      	blx	r3
   133aa:	0003      	movs	r3, r0
   133ac:	607b      	str	r3, [r7, #4]
	return error;
   133ae:	687b      	ldr	r3, [r7, #4]
}
   133b0:	0018      	movs	r0, r3
   133b2:	46bd      	mov	sp, r7
   133b4:	b002      	add	sp, #8
   133b6:	bd80      	pop	{r7, pc}
   133b8:	20002a68 	.word	0x20002a68
   133bc:	00013401 	.word	0x00013401

000133c0 <VEML_ReadALSData>:
* @return		STATUS_OK if ok
* @note
*****************************************************************************/

int32_t VEML_ReadALSData(uint32_t * readdata)
{
   133c0:	b580      	push	{r7, lr}
   133c2:	b084      	sub	sp, #16
   133c4:	af00      	add	r7, sp, #0
   133c6:	6078      	str	r0, [r7, #4]
	int32_t error = ERROR_NONE;
   133c8:	2300      	movs	r3, #0
   133ca:	60fb      	str	r3, [r7, #12]
	// Disable power_saving;
	error = platform_read(ALS, msgInlightbuffer,VemlReadByteLen);
   133cc:	4b0a      	ldr	r3, [pc, #40]	; (133f8 <VEML_ReadALSData+0x38>)
   133ce:	2202      	movs	r2, #2
   133d0:	0019      	movs	r1, r3
   133d2:	2004      	movs	r0, #4
   133d4:	4b09      	ldr	r3, [pc, #36]	; (133fc <VEML_ReadALSData+0x3c>)
   133d6:	4798      	blx	r3
   133d8:	0003      	movs	r3, r0
   133da:	60fb      	str	r3, [r7, #12]
	*readdata = (uint32_t)msgInlightbuffer[0] | ((uint32_t)msgInlightbuffer[1] <<8);
   133dc:	4b06      	ldr	r3, [pc, #24]	; (133f8 <VEML_ReadALSData+0x38>)
   133de:	781b      	ldrb	r3, [r3, #0]
   133e0:	001a      	movs	r2, r3
   133e2:	4b05      	ldr	r3, [pc, #20]	; (133f8 <VEML_ReadALSData+0x38>)
   133e4:	785b      	ldrb	r3, [r3, #1]
   133e6:	021b      	lsls	r3, r3, #8
   133e8:	431a      	orrs	r2, r3
   133ea:	687b      	ldr	r3, [r7, #4]
   133ec:	601a      	str	r2, [r3, #0]
	return error;
   133ee:	68fb      	ldr	r3, [r7, #12]
}
   133f0:	0018      	movs	r0, r3
   133f2:	46bd      	mov	sp, r7
   133f4:	b004      	add	sp, #16
   133f6:	bd80      	pop	{r7, pc}
   133f8:	20002a58 	.word	0x20002a58
   133fc:	00013475 	.word	0x00013475

00013400 <platform_write>:
* @return		STATUS_OK if ok
* @note         
*****************************************************************************/

static int32_t platform_write(uint8_t reg, uint8_t *bufp,uint16_t len)
{
   13400:	b580      	push	{r7, lr}
   13402:	b084      	sub	sp, #16
   13404:	af00      	add	r7, sp, #0
   13406:	6039      	str	r1, [r7, #0]
   13408:	0011      	movs	r1, r2
   1340a:	1dfb      	adds	r3, r7, #7
   1340c:	1c02      	adds	r2, r0, #0
   1340e:	701a      	strb	r2, [r3, #0]
   13410:	1d3b      	adds	r3, r7, #4
   13412:	1c0a      	adds	r2, r1, #0
   13414:	801a      	strh	r2, [r3, #0]
	int32_t error = ERROR_NONE;
   13416:	2300      	movs	r3, #0
   13418:	60fb      	str	r3, [r7, #12]
	light_data.address = VEML6030_I2C_ADDR_H;
   1341a:	4b11      	ldr	r3, [pc, #68]	; (13460 <platform_write+0x60>)
   1341c:	2248      	movs	r2, #72	; 0x48
   1341e:	701a      	strb	r2, [r3, #0]
	msgOutlight[0] = reg;
   13420:	4b10      	ldr	r3, [pc, #64]	; (13464 <platform_write+0x64>)
   13422:	1dfa      	adds	r2, r7, #7
   13424:	7812      	ldrb	r2, [r2, #0]
   13426:	701a      	strb	r2, [r3, #0]
	memcpy (msgOutlight+1, bufp, len);
   13428:	480f      	ldr	r0, [pc, #60]	; (13468 <platform_write+0x68>)
   1342a:	1d3b      	adds	r3, r7, #4
   1342c:	881a      	ldrh	r2, [r3, #0]
   1342e:	683b      	ldr	r3, [r7, #0]
   13430:	0019      	movs	r1, r3
   13432:	4b0e      	ldr	r3, [pc, #56]	; (1346c <platform_write+0x6c>)
   13434:	4798      	blx	r3
	light_data.lenOut = len +1;
   13436:	1d3b      	adds	r3, r7, #4
   13438:	881b      	ldrh	r3, [r3, #0]
   1343a:	3301      	adds	r3, #1
   1343c:	b29a      	uxth	r2, r3
   1343e:	4b08      	ldr	r3, [pc, #32]	; (13460 <platform_write+0x60>)
   13440:	81da      	strh	r2, [r3, #14]
	light_data.msgOut = &msgOutlight;
   13442:	4b07      	ldr	r3, [pc, #28]	; (13460 <platform_write+0x60>)
   13444:	4a07      	ldr	r2, [pc, #28]	; (13464 <platform_write+0x64>)
   13446:	605a      	str	r2, [r3, #4]
	error = I2cWriteDataWait(&light_data,100);
   13448:	4b05      	ldr	r3, [pc, #20]	; (13460 <platform_write+0x60>)
   1344a:	2164      	movs	r1, #100	; 0x64
   1344c:	0018      	movs	r0, r3
   1344e:	4b08      	ldr	r3, [pc, #32]	; (13470 <platform_write+0x70>)
   13450:	4798      	blx	r3
   13452:	0003      	movs	r3, r0
   13454:	60fb      	str	r3, [r7, #12]
	return error;
   13456:	68fb      	ldr	r3, [r7, #12]
}
   13458:	0018      	movs	r0, r3
   1345a:	46bd      	mov	sp, r7
   1345c:	b004      	add	sp, #16
   1345e:	bd80      	pop	{r7, pc}
   13460:	20002a48 	.word	0x20002a48
   13464:	20002a5c 	.word	0x20002a5c
   13468:	20002a5d 	.word	0x20002a5d
   1346c:	0001b55d 	.word	0x0001b55d
   13470:	000130c9 	.word	0x000130c9

00013474 <platform_read>:
* @param[in]	uint16_t len: number of bytes to send (the register address is not counted)
* @return		STATUS_OK if ok
* @note
*****************************************************************************/
static  int32_t platform_read(uint8_t reg, uint8_t *bufp, uint16_t len)
{
   13474:	b580      	push	{r7, lr}
   13476:	b084      	sub	sp, #16
   13478:	af00      	add	r7, sp, #0
   1347a:	6039      	str	r1, [r7, #0]
   1347c:	0011      	movs	r1, r2
   1347e:	1dfb      	adds	r3, r7, #7
   13480:	1c02      	adds	r2, r0, #0
   13482:	701a      	strb	r2, [r3, #0]
   13484:	1d3b      	adds	r3, r7, #4
   13486:	1c0a      	adds	r2, r1, #0
   13488:	801a      	strh	r2, [r3, #0]
	int32_t error = ERROR_NONE;
   1348a:	2300      	movs	r3, #0
   1348c:	60fb      	str	r3, [r7, #12]
	light_data.address = VEML6030_I2C_ADDR_H;
   1348e:	4b12      	ldr	r3, [pc, #72]	; (134d8 <platform_read+0x64>)
   13490:	2248      	movs	r2, #72	; 0x48
   13492:	701a      	strb	r2, [r3, #0]
	msgOutlight[0] = reg;
   13494:	4b11      	ldr	r3, [pc, #68]	; (134dc <platform_read+0x68>)
   13496:	1dfa      	adds	r2, r7, #7
   13498:	7812      	ldrb	r2, [r2, #0]
   1349a:	701a      	strb	r2, [r3, #0]
	msgOutlight[1] = 0;
   1349c:	4b0f      	ldr	r3, [pc, #60]	; (134dc <platform_read+0x68>)
   1349e:	2200      	movs	r2, #0
   134a0:	705a      	strb	r2, [r3, #1]
	light_data.lenOut = 1;
   134a2:	4b0d      	ldr	r3, [pc, #52]	; (134d8 <platform_read+0x64>)
   134a4:	2201      	movs	r2, #1
   134a6:	81da      	strh	r2, [r3, #14]
	light_data.msgOut = &msgOutlight;
   134a8:	4b0b      	ldr	r3, [pc, #44]	; (134d8 <platform_read+0x64>)
   134aa:	4a0c      	ldr	r2, [pc, #48]	; (134dc <platform_read+0x68>)
   134ac:	605a      	str	r2, [r3, #4]
	light_data.lenIn = len;
   134ae:	4b0a      	ldr	r3, [pc, #40]	; (134d8 <platform_read+0x64>)
   134b0:	1d3a      	adds	r2, r7, #4
   134b2:	8812      	ldrh	r2, [r2, #0]
   134b4:	819a      	strh	r2, [r3, #12]
	light_data.msgIn = bufp;
   134b6:	4b08      	ldr	r3, [pc, #32]	; (134d8 <platform_read+0x64>)
   134b8:	683a      	ldr	r2, [r7, #0]
   134ba:	609a      	str	r2, [r3, #8]
	error = I2cReadDataWait(&light_data, 5, 100);
   134bc:	4b06      	ldr	r3, [pc, #24]	; (134d8 <platform_read+0x64>)
   134be:	2264      	movs	r2, #100	; 0x64
   134c0:	2105      	movs	r1, #5
   134c2:	0018      	movs	r0, r3
   134c4:	4b06      	ldr	r3, [pc, #24]	; (134e0 <platform_read+0x6c>)
   134c6:	4798      	blx	r3
   134c8:	0003      	movs	r3, r0
   134ca:	60fb      	str	r3, [r7, #12]
	return error;
   134cc:	68fb      	ldr	r3, [r7, #12]
   134ce:	0018      	movs	r0, r3
   134d0:	46bd      	mov	sp, r7
   134d2:	b004      	add	sp, #16
   134d4:	bd80      	pop	{r7, pc}
   134d6:	46c0      	nop			; (mov r8, r8)
   134d8:	20002a48 	.word	0x20002a48
   134dc:	20002a5c 	.word	0x20002a5c
   134e0:	00013199 	.word	0x00013199

000134e4 <vSensorReadTask>:




void vSensorReadTask( void *pvParameters )
{
   134e4:	b590      	push	{r4, r7, lr}
   134e6:	b087      	sub	sp, #28
   134e8:	af00      	add	r7, sp, #0
   134ea:	6078      	str	r0, [r7, #4]

/* The input and output buffers are declared static to keep them off the stack. */
	uint32_t lightdata = 0;
   134ec:	2300      	movs	r3, #0
   134ee:	60fb      	str	r3, [r7, #12]
	uint32_t powersaving = 0;
   134f0:	2300      	movs	r3, #0
   134f2:	617b      	str	r3, [r7, #20]
	uint32_t config = 0;
   134f4:	2300      	movs	r3, #0
   134f6:	613b      	str	r3, [r7, #16]
    /* This code assumes the peripheral being used as the console has already
    been opened and configured, and is passed into the task as the task
    parameter.  Cast the task parameter to the correct type. */
	//VEML_Power_Saving();
	//VEML_Filter_L_Threshold();
	delay_ms(100);
   134f8:	2064      	movs	r0, #100	; 0x64
   134fa:	4b16      	ldr	r3, [pc, #88]	; (13554 <vSensorReadTask+0x70>)
   134fc:	4798      	blx	r3
	VEML_Reset();
   134fe:	4b16      	ldr	r3, [pc, #88]	; (13558 <vSensorReadTask+0x74>)
   13500:	4798      	blx	r3
	//VEML_Filter_H_Threshold();
	delay_ms(100);
   13502:	2064      	movs	r0, #100	; 0x64
   13504:	4b13      	ldr	r3, [pc, #76]	; (13554 <vSensorReadTask+0x70>)
   13506:	4798      	blx	r3
	//VEML_Power_Saving();
	delay_ms(100);
   13508:	2064      	movs	r0, #100	; 0x64
   1350a:	4b12      	ldr	r3, [pc, #72]	; (13554 <vSensorReadTask+0x70>)
   1350c:	4798      	blx	r3
    /* Send a welcome message to the user knows they are connected. */
    SerialConsoleWriteString( pcWelcomeMessage);
   1350e:	4b13      	ldr	r3, [pc, #76]	; (1355c <vSensorReadTask+0x78>)
   13510:	0018      	movs	r0, r3
   13512:	4b13      	ldr	r3, [pc, #76]	; (13560 <vSensorReadTask+0x7c>)
   13514:	4798      	blx	r3
	VEML_Power_On();
   13516:	4b13      	ldr	r3, [pc, #76]	; (13564 <vSensorReadTask+0x80>)
   13518:	4798      	blx	r3
// 		VEML_Power_Off();
// 		vTaskDelay(500);
// 		VEML_Read_Config(&config);
// 		snprintf(sensormsg, 15, "Config:%d\r\n", config);
// 		SerialConsoleWriteString(sensormsg);
		VEML_Power_On();
   1351a:	4b12      	ldr	r3, [pc, #72]	; (13564 <vSensorReadTask+0x80>)
   1351c:	4798      	blx	r3
		vTaskDelay(1000);
   1351e:	23fa      	movs	r3, #250	; 0xfa
   13520:	009b      	lsls	r3, r3, #2
   13522:	0018      	movs	r0, r3
   13524:	4b10      	ldr	r3, [pc, #64]	; (13568 <vSensorReadTask+0x84>)
   13526:	4798      	blx	r3
//  		vTaskDelay(200);
// 		VEML_Read_Config(&config);
// 		snprintf(sensormsg, 15, "Config:%d\r\n", config);
// 		SerialConsoleWriteString(sensormsg);
/* 		vTaskDelay(500);*/
		VEML_ReadALSData(&lightdata);
   13528:	230c      	movs	r3, #12
   1352a:	18fb      	adds	r3, r7, r3
   1352c:	0018      	movs	r0, r3
   1352e:	4b0f      	ldr	r3, [pc, #60]	; (1356c <vSensorReadTask+0x88>)
   13530:	4798      	blx	r3
		snprintf(sensormsg, 15, "Light ALS: %d\r\n", lightdata);
   13532:	68fb      	ldr	r3, [r7, #12]
   13534:	4a0e      	ldr	r2, [pc, #56]	; (13570 <vSensorReadTask+0x8c>)
   13536:	480f      	ldr	r0, [pc, #60]	; (13574 <vSensorReadTask+0x90>)
   13538:	210f      	movs	r1, #15
   1353a:	4c0f      	ldr	r4, [pc, #60]	; (13578 <vSensorReadTask+0x94>)
   1353c:	47a0      	blx	r4
		SerialConsoleWriteString(sensormsg);
   1353e:	4b0d      	ldr	r3, [pc, #52]	; (13574 <vSensorReadTask+0x90>)
   13540:	0018      	movs	r0, r3
   13542:	4b07      	ldr	r3, [pc, #28]	; (13560 <vSensorReadTask+0x7c>)
   13544:	4798      	blx	r3
// 		VEML_Power_Saving();
// 		vTaskDelay(500);
// 		VEML_Read_Power_Saving(&powersaving);
// 		snprintf(sensormsg, 15, "Power saving:%d\r\n", powersaving);
// 		SerialConsoleWriteString(sensormsg);
		VEML_Power_Off();
   13546:	4b0d      	ldr	r3, [pc, #52]	; (1357c <vSensorReadTask+0x98>)
   13548:	4798      	blx	r3

		vTaskDelay(5000);
   1354a:	4b0d      	ldr	r3, [pc, #52]	; (13580 <vSensorReadTask+0x9c>)
   1354c:	0018      	movs	r0, r3
   1354e:	4b06      	ldr	r3, [pc, #24]	; (13568 <vSensorReadTask+0x84>)
   13550:	4798      	blx	r3
		VEML_Power_On();
   13552:	e7e2      	b.n	1351a <vSensorReadTask+0x36>
   13554:	00016e19 	.word	0x00016e19
   13558:	000132b9 	.word	0x000132b9
   1355c:	0001be78 	.word	0x0001be78
   13560:	00016bc5 	.word	0x00016bc5
   13564:	00013351 	.word	0x00013351
   13568:	00015559 	.word	0x00015559
   1356c:	000133c1 	.word	0x000133c1
   13570:	0001be90 	.word	0x0001be90
   13574:	20000144 	.word	0x20000144
   13578:	0001b719 	.word	0x0001b719
   1357c:	00013389 	.word	0x00013389
   13580:	00001388 	.word	0x00001388

00013584 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
   13584:	b580      	push	{r7, lr}
   13586:	b082      	sub	sp, #8
   13588:	af00      	add	r7, sp, #0
   1358a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
   1358c:	687b      	ldr	r3, [r7, #4]
   1358e:	2200      	movs	r2, #0
   13590:	701a      	strb	r2, [r3, #0]
}
   13592:	46c0      	nop			; (mov r8, r8)
   13594:	46bd      	mov	sp, r7
   13596:	b002      	add	sp, #8
   13598:	bd80      	pop	{r7, pc}
	...

0001359c <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
   1359c:	b580      	push	{r7, lr}
   1359e:	b082      	sub	sp, #8
   135a0:	af00      	add	r7, sp, #0
   135a2:	0002      	movs	r2, r0
   135a4:	6039      	str	r1, [r7, #0]
   135a6:	1dfb      	adds	r3, r7, #7
   135a8:	701a      	strb	r2, [r3, #0]
	switch (bus) {
   135aa:	1dfb      	adds	r3, r7, #7
   135ac:	781b      	ldrb	r3, [r3, #0]
   135ae:	2b01      	cmp	r3, #1
   135b0:	d00a      	beq.n	135c8 <system_apb_clock_set_mask+0x2c>
   135b2:	2b02      	cmp	r3, #2
   135b4:	d00f      	beq.n	135d6 <system_apb_clock_set_mask+0x3a>
   135b6:	2b00      	cmp	r3, #0
   135b8:	d114      	bne.n	135e4 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
   135ba:	4b0e      	ldr	r3, [pc, #56]	; (135f4 <system_apb_clock_set_mask+0x58>)
   135bc:	4a0d      	ldr	r2, [pc, #52]	; (135f4 <system_apb_clock_set_mask+0x58>)
   135be:	6991      	ldr	r1, [r2, #24]
   135c0:	683a      	ldr	r2, [r7, #0]
   135c2:	430a      	orrs	r2, r1
   135c4:	619a      	str	r2, [r3, #24]
			break;
   135c6:	e00f      	b.n	135e8 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
   135c8:	4b0a      	ldr	r3, [pc, #40]	; (135f4 <system_apb_clock_set_mask+0x58>)
   135ca:	4a0a      	ldr	r2, [pc, #40]	; (135f4 <system_apb_clock_set_mask+0x58>)
   135cc:	69d1      	ldr	r1, [r2, #28]
   135ce:	683a      	ldr	r2, [r7, #0]
   135d0:	430a      	orrs	r2, r1
   135d2:	61da      	str	r2, [r3, #28]
			break;
   135d4:	e008      	b.n	135e8 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
   135d6:	4b07      	ldr	r3, [pc, #28]	; (135f4 <system_apb_clock_set_mask+0x58>)
   135d8:	4a06      	ldr	r2, [pc, #24]	; (135f4 <system_apb_clock_set_mask+0x58>)
   135da:	6a11      	ldr	r1, [r2, #32]
   135dc:	683a      	ldr	r2, [r7, #0]
   135de:	430a      	orrs	r2, r1
   135e0:	621a      	str	r2, [r3, #32]
			break;
   135e2:	e001      	b.n	135e8 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
   135e4:	2317      	movs	r3, #23
   135e6:	e000      	b.n	135ea <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
   135e8:	2300      	movs	r3, #0
}
   135ea:	0018      	movs	r0, r3
   135ec:	46bd      	mov	sp, r7
   135ee:	b002      	add	sp, #8
   135f0:	bd80      	pop	{r7, pc}
   135f2:	46c0      	nop			; (mov r8, r8)
   135f4:	40000400 	.word	0x40000400

000135f8 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
   135f8:	b580      	push	{r7, lr}
   135fa:	b082      	sub	sp, #8
   135fc:	af00      	add	r7, sp, #0
   135fe:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
   13600:	687b      	ldr	r3, [r7, #4]
   13602:	2280      	movs	r2, #128	; 0x80
   13604:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
   13606:	687b      	ldr	r3, [r7, #4]
   13608:	2200      	movs	r2, #0
   1360a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
   1360c:	687b      	ldr	r3, [r7, #4]
   1360e:	2201      	movs	r2, #1
   13610:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
   13612:	687b      	ldr	r3, [r7, #4]
   13614:	2200      	movs	r2, #0
   13616:	70da      	strb	r2, [r3, #3]
}
   13618:	46c0      	nop			; (mov r8, r8)
   1361a:	46bd      	mov	sp, r7
   1361c:	b002      	add	sp, #8
   1361e:	bd80      	pop	{r7, pc}

00013620 <system_is_debugger_present>:
 * \retval true  Debugger is connected to the system
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
   13620:	b580      	push	{r7, lr}
   13622:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
   13624:	4b05      	ldr	r3, [pc, #20]	; (1363c <system_is_debugger_present+0x1c>)
   13626:	789b      	ldrb	r3, [r3, #2]
   13628:	b2db      	uxtb	r3, r3
   1362a:	001a      	movs	r2, r3
   1362c:	2302      	movs	r3, #2
   1362e:	4013      	ands	r3, r2
   13630:	1e5a      	subs	r2, r3, #1
   13632:	4193      	sbcs	r3, r2
   13634:	b2db      	uxtb	r3, r3
}
   13636:	0018      	movs	r0, r3
   13638:	46bd      	mov	sp, r7
   1363a:	bd80      	pop	{r7, pc}
   1363c:	41002000 	.word	0x41002000

00013640 <system_interrupt_enter_critical_section>:
{
   13640:	b580      	push	{r7, lr}
   13642:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
   13644:	4b02      	ldr	r3, [pc, #8]	; (13650 <system_interrupt_enter_critical_section+0x10>)
   13646:	4798      	blx	r3
}
   13648:	46c0      	nop			; (mov r8, r8)
   1364a:	46bd      	mov	sp, r7
   1364c:	bd80      	pop	{r7, pc}
   1364e:	46c0      	nop			; (mov r8, r8)
   13650:	00016e49 	.word	0x00016e49

00013654 <system_interrupt_leave_critical_section>:
{
   13654:	b580      	push	{r7, lr}
   13656:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
   13658:	4b02      	ldr	r3, [pc, #8]	; (13664 <system_interrupt_leave_critical_section+0x10>)
   1365a:	4798      	blx	r3
}
   1365c:	46c0      	nop			; (mov r8, r8)
   1365e:	46bd      	mov	sp, r7
   13660:	bd80      	pop	{r7, pc}
   13662:	46c0      	nop			; (mov r8, r8)
   13664:	00016e9d 	.word	0x00016e9d

00013668 <system_interrupt_disable>:
 *
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
   13668:	b580      	push	{r7, lr}
   1366a:	b082      	sub	sp, #8
   1366c:	af00      	add	r7, sp, #0
   1366e:	0002      	movs	r2, r0
   13670:	1dfb      	adds	r3, r7, #7
   13672:	701a      	strb	r2, [r3, #0]
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
   13674:	4a07      	ldr	r2, [pc, #28]	; (13694 <system_interrupt_disable+0x2c>)
   13676:	1dfb      	adds	r3, r7, #7
   13678:	781b      	ldrb	r3, [r3, #0]
   1367a:	0019      	movs	r1, r3
   1367c:	231f      	movs	r3, #31
   1367e:	400b      	ands	r3, r1
   13680:	2101      	movs	r1, #1
   13682:	4099      	lsls	r1, r3
   13684:	000b      	movs	r3, r1
   13686:	0019      	movs	r1, r3
   13688:	2380      	movs	r3, #128	; 0x80
   1368a:	50d1      	str	r1, [r2, r3]
}
   1368c:	46c0      	nop			; (mov r8, r8)
   1368e:	46bd      	mov	sp, r7
   13690:	b002      	add	sp, #8
   13692:	bd80      	pop	{r7, pc}
   13694:	e000e100 	.word	0xe000e100

00013698 <i2c_master_is_syncing>:
{
   13698:	b580      	push	{r7, lr}
   1369a:	b084      	sub	sp, #16
   1369c:	af00      	add	r7, sp, #0
   1369e:	6078      	str	r0, [r7, #4]
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
   136a0:	687b      	ldr	r3, [r7, #4]
   136a2:	681b      	ldr	r3, [r3, #0]
   136a4:	60fb      	str	r3, [r7, #12]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
   136a6:	68fb      	ldr	r3, [r7, #12]
   136a8:	69db      	ldr	r3, [r3, #28]
   136aa:	2207      	movs	r2, #7
   136ac:	4013      	ands	r3, r2
   136ae:	1e5a      	subs	r2, r3, #1
   136b0:	4193      	sbcs	r3, r2
   136b2:	b2db      	uxtb	r3, r3
}
   136b4:	0018      	movs	r0, r3
   136b6:	46bd      	mov	sp, r7
   136b8:	b004      	add	sp, #16
   136ba:	bd80      	pop	{r7, pc}

000136bc <_i2c_master_wait_for_sync>:
{
   136bc:	b580      	push	{r7, lr}
   136be:	b082      	sub	sp, #8
   136c0:	af00      	add	r7, sp, #0
   136c2:	6078      	str	r0, [r7, #4]
	while (i2c_master_is_syncing(module)) {
   136c4:	46c0      	nop			; (mov r8, r8)
   136c6:	687b      	ldr	r3, [r7, #4]
   136c8:	0018      	movs	r0, r3
   136ca:	4b04      	ldr	r3, [pc, #16]	; (136dc <_i2c_master_wait_for_sync+0x20>)
   136cc:	4798      	blx	r3
   136ce:	1e03      	subs	r3, r0, #0
   136d0:	d1f9      	bne.n	136c6 <_i2c_master_wait_for_sync+0xa>
}
   136d2:	46c0      	nop			; (mov r8, r8)
   136d4:	46bd      	mov	sp, r7
   136d6:	b002      	add	sp, #8
   136d8:	bd80      	pop	{r7, pc}
   136da:	46c0      	nop			; (mov r8, r8)
   136dc:	00013699 	.word	0x00013699

000136e0 <i2c_master_disable>:
 *
 * \param[in]  module  Pointer to the software module struct
 */
static inline void i2c_master_disable(
		const struct i2c_master_module *const module)
{
   136e0:	b580      	push	{r7, lr}
   136e2:	b084      	sub	sp, #16
   136e4:	af00      	add	r7, sp, #0
   136e6:	6078      	str	r0, [r7, #4]
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
   136e8:	687b      	ldr	r3, [r7, #4]
   136ea:	681b      	ldr	r3, [r3, #0]
   136ec:	60fb      	str	r3, [r7, #12]

#if I2C_MASTER_CALLBACK_MODE == true
		/* Disable module interrupts */
		system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
   136ee:	687b      	ldr	r3, [r7, #4]
   136f0:	681b      	ldr	r3, [r3, #0]
   136f2:	0018      	movs	r0, r3
   136f4:	4b0d      	ldr	r3, [pc, #52]	; (1372c <i2c_master_disable+0x4c>)
   136f6:	4798      	blx	r3
   136f8:	0003      	movs	r3, r0
   136fa:	0018      	movs	r0, r3
   136fc:	4b0c      	ldr	r3, [pc, #48]	; (13730 <i2c_master_disable+0x50>)
   136fe:	4798      	blx	r3
#endif

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);
   13700:	687b      	ldr	r3, [r7, #4]
   13702:	0018      	movs	r0, r3
   13704:	4b0b      	ldr	r3, [pc, #44]	; (13734 <i2c_master_disable+0x54>)
   13706:	4798      	blx	r3

	/* Disbale interrupt */
	i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MASK;
   13708:	68fb      	ldr	r3, [r7, #12]
   1370a:	2283      	movs	r2, #131	; 0x83
   1370c:	751a      	strb	r2, [r3, #20]
	/* Clear interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MASK;
   1370e:	68fb      	ldr	r3, [r7, #12]
   13710:	2283      	movs	r2, #131	; 0x83
   13712:	761a      	strb	r2, [r3, #24]

	/* Disable module */
	i2c_module->CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
   13714:	68fb      	ldr	r3, [r7, #12]
   13716:	681b      	ldr	r3, [r3, #0]
   13718:	2202      	movs	r2, #2
   1371a:	4393      	bics	r3, r2
   1371c:	001a      	movs	r2, r3
   1371e:	68fb      	ldr	r3, [r7, #12]
   13720:	601a      	str	r2, [r3, #0]

}
   13722:	46c0      	nop			; (mov r8, r8)
   13724:	46bd      	mov	sp, r7
   13726:	b004      	add	sp, #16
   13728:	bd80      	pop	{r7, pc}
   1372a:	46c0      	nop			; (mov r8, r8)
   1372c:	00017b25 	.word	0x00017b25
   13730:	00013669 	.word	0x00013669
   13734:	000136bd 	.word	0x000136bd

00013738 <_i2c_master_set_config>:
 *                                          with set GCLK frequency
 */
static enum status_code _i2c_master_set_config(
		struct i2c_master_module *const module,
		const struct i2c_master_config *const config)
{
   13738:	b5f0      	push	{r4, r5, r6, r7, lr}
   1373a:	b097      	sub	sp, #92	; 0x5c
   1373c:	af00      	add	r7, sp, #0
   1373e:	6178      	str	r0, [r7, #20]
   13740:	6139      	str	r1, [r7, #16]
	Assert(module->hw);
	Assert(config);

	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
   13742:	2300      	movs	r3, #0
   13744:	63fb      	str	r3, [r7, #60]	; 0x3c
	int32_t tmp_baud_hs = 0;
   13746:	2300      	movs	r3, #0
   13748:	653b      	str	r3, [r7, #80]	; 0x50
	int32_t tmp_baudlow_hs = 0;
   1374a:	2300      	movs	r3, #0
   1374c:	64fb      	str	r3, [r7, #76]	; 0x4c
	enum status_code tmp_status_code = STATUS_OK;
   1374e:	233b      	movs	r3, #59	; 0x3b
   13750:	2210      	movs	r2, #16
   13752:	4694      	mov	ip, r2
   13754:	44bc      	add	ip, r7
   13756:	4463      	add	r3, ip
   13758:	2200      	movs	r2, #0
   1375a:	701a      	strb	r2, [r3, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
   1375c:	697b      	ldr	r3, [r7, #20]
   1375e:	681b      	ldr	r3, [r3, #0]
   13760:	63bb      	str	r3, [r7, #56]	; 0x38
	Sercom *const sercom_hw = module->hw;
   13762:	697b      	ldr	r3, [r7, #20]
   13764:	681b      	ldr	r3, [r3, #0]
   13766:	637b      	str	r3, [r7, #52]	; 0x34

	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
   13768:	2323      	movs	r3, #35	; 0x23
   1376a:	2210      	movs	r2, #16
   1376c:	18ba      	adds	r2, r7, r2
   1376e:	18d4      	adds	r4, r2, r3
   13770:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   13772:	0018      	movs	r0, r3
   13774:	4bc0      	ldr	r3, [pc, #768]	; (13a78 <_i2c_master_set_config+0x340>)
   13776:	4798      	blx	r3
   13778:	0003      	movs	r3, r0
   1377a:	7023      	strb	r3, [r4, #0]

	/* Pin configuration */
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
   1377c:	230c      	movs	r3, #12
   1377e:	2210      	movs	r2, #16
   13780:	4694      	mov	ip, r2
   13782:	44bc      	add	ip, r7
   13784:	4463      	add	r3, ip
   13786:	0018      	movs	r0, r3
   13788:	4bbc      	ldr	r3, [pc, #752]	; (13a7c <_i2c_master_set_config+0x344>)
   1378a:	4798      	blx	r3

	uint32_t pad0 = config->pinmux_pad0;
   1378c:	693b      	ldr	r3, [r7, #16]
   1378e:	69db      	ldr	r3, [r3, #28]
   13790:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t pad1 = config->pinmux_pad1;
   13792:	693b      	ldr	r3, [r7, #16]
   13794:	6a1b      	ldr	r3, [r3, #32]
   13796:	643b      	str	r3, [r7, #64]	; 0x40

	/* SERCOM PAD0 - SDA */
	if (pad0 == PINMUX_DEFAULT) {
   13798:	6c7b      	ldr	r3, [r7, #68]	; 0x44
   1379a:	2b00      	cmp	r3, #0
   1379c:	d106      	bne.n	137ac <_i2c_master_set_config+0x74>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
   1379e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   137a0:	2100      	movs	r1, #0
   137a2:	0018      	movs	r0, r3
   137a4:	4bb6      	ldr	r3, [pc, #728]	; (13a80 <_i2c_master_set_config+0x348>)
   137a6:	4798      	blx	r3
   137a8:	0003      	movs	r3, r0
   137aa:	647b      	str	r3, [r7, #68]	; 0x44
	}
	pin_conf.mux_position = pad0 & 0xFFFF;
   137ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
   137ae:	b2da      	uxtb	r2, r3
   137b0:	230c      	movs	r3, #12
   137b2:	2110      	movs	r1, #16
   137b4:	468c      	mov	ip, r1
   137b6:	44bc      	add	ip, r7
   137b8:	4463      	add	r3, ip
   137ba:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
   137bc:	230c      	movs	r3, #12
   137be:	2210      	movs	r2, #16
   137c0:	4694      	mov	ip, r2
   137c2:	44bc      	add	ip, r7
   137c4:	4463      	add	r3, ip
   137c6:	2202      	movs	r2, #2
   137c8:	705a      	strb	r2, [r3, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
   137ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
   137cc:	0c1b      	lsrs	r3, r3, #16
   137ce:	b2db      	uxtb	r3, r3
   137d0:	220c      	movs	r2, #12
   137d2:	2110      	movs	r1, #16
   137d4:	468c      	mov	ip, r1
   137d6:	44bc      	add	ip, r7
   137d8:	4462      	add	r2, ip
   137da:	0011      	movs	r1, r2
   137dc:	0018      	movs	r0, r3
   137de:	4ba9      	ldr	r3, [pc, #676]	; (13a84 <_i2c_master_set_config+0x34c>)
   137e0:	4798      	blx	r3

	/* SERCOM PAD1 - SCL */
	if (pad1 == PINMUX_DEFAULT) {
   137e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   137e4:	2b00      	cmp	r3, #0
   137e6:	d106      	bne.n	137f6 <_i2c_master_set_config+0xbe>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
   137e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   137ea:	2101      	movs	r1, #1
   137ec:	0018      	movs	r0, r3
   137ee:	4ba4      	ldr	r3, [pc, #656]	; (13a80 <_i2c_master_set_config+0x348>)
   137f0:	4798      	blx	r3
   137f2:	0003      	movs	r3, r0
   137f4:	643b      	str	r3, [r7, #64]	; 0x40
	}
	pin_conf.mux_position = pad1 & 0xFFFF;
   137f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   137f8:	b2da      	uxtb	r2, r3
   137fa:	230c      	movs	r3, #12
   137fc:	2110      	movs	r1, #16
   137fe:	468c      	mov	ip, r1
   13800:	44bc      	add	ip, r7
   13802:	4463      	add	r3, ip
   13804:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
   13806:	230c      	movs	r3, #12
   13808:	2210      	movs	r2, #16
   1380a:	4694      	mov	ip, r2
   1380c:	44bc      	add	ip, r7
   1380e:	4463      	add	r3, ip
   13810:	2202      	movs	r2, #2
   13812:	705a      	strb	r2, [r3, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
   13814:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   13816:	0c1b      	lsrs	r3, r3, #16
   13818:	b2db      	uxtb	r3, r3
   1381a:	220c      	movs	r2, #12
   1381c:	2110      	movs	r1, #16
   1381e:	468c      	mov	ip, r1
   13820:	44bc      	add	ip, r7
   13822:	4462      	add	r2, ip
   13824:	0011      	movs	r1, r2
   13826:	0018      	movs	r0, r3
   13828:	4b96      	ldr	r3, [pc, #600]	; (13a84 <_i2c_master_set_config+0x34c>)
   1382a:	4798      	blx	r3

	/* Save timeout on unknown bus state in software module. */
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
   1382c:	693b      	ldr	r3, [r7, #16]
   1382e:	8a9a      	ldrh	r2, [r3, #20]
   13830:	697b      	ldr	r3, [r7, #20]
   13832:	80da      	strh	r2, [r3, #6]

	/* Save timeout on buffer write. */
	module->buffer_timeout = config->buffer_timeout;
   13834:	693b      	ldr	r3, [r7, #16]
   13836:	8ada      	ldrh	r2, [r3, #22]
   13838:	697b      	ldr	r3, [r7, #20]
   1383a:	811a      	strh	r2, [r3, #8]

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
   1383c:	693b      	ldr	r3, [r7, #16]
   1383e:	7e1b      	ldrb	r3, [r3, #24]
   13840:	2b00      	cmp	r3, #0
   13842:	d103      	bne.n	1384c <_i2c_master_set_config+0x114>
   13844:	4b90      	ldr	r3, [pc, #576]	; (13a88 <_i2c_master_set_config+0x350>)
   13846:	4798      	blx	r3
   13848:	1e03      	subs	r3, r0, #0
   1384a:	d002      	beq.n	13852 <_i2c_master_set_config+0x11a>
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
   1384c:	2380      	movs	r3, #128	; 0x80
   1384e:	657b      	str	r3, [r7, #84]	; 0x54
   13850:	e001      	b.n	13856 <_i2c_master_set_config+0x11e>
	} else {
		tmp_ctrla = 0;
   13852:	2300      	movs	r3, #0
   13854:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set start data hold timeout. */
	if (config->start_hold_time != I2C_MASTER_START_HOLD_TIME_DISABLED) {
   13856:	693b      	ldr	r3, [r7, #16]
   13858:	691b      	ldr	r3, [r3, #16]
   1385a:	2b00      	cmp	r3, #0
   1385c:	d004      	beq.n	13868 <_i2c_master_set_config+0x130>
		tmp_ctrla |= config->start_hold_time;
   1385e:	693b      	ldr	r3, [r7, #16]
   13860:	691b      	ldr	r3, [r3, #16]
   13862:	6d7a      	ldr	r2, [r7, #84]	; 0x54
   13864:	4313      	orrs	r3, r2
   13866:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set transfer speed */
	tmp_ctrla |= config->transfer_speed;
   13868:	693b      	ldr	r3, [r7, #16]
   1386a:	689b      	ldr	r3, [r3, #8]
   1386c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
   1386e:	4313      	orrs	r3, r2
   13870:	657b      	str	r3, [r7, #84]	; 0x54

	/* Check and set SCL low timeout. */
	if (config->scl_low_timeout) {
   13872:	693b      	ldr	r3, [r7, #16]
   13874:	2224      	movs	r2, #36	; 0x24
   13876:	5c9b      	ldrb	r3, [r3, r2]
   13878:	2b00      	cmp	r3, #0
   1387a:	d004      	beq.n	13886 <_i2c_master_set_config+0x14e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
   1387c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   1387e:	2280      	movs	r2, #128	; 0x80
   13880:	05d2      	lsls	r2, r2, #23
   13882:	4313      	orrs	r3, r2
   13884:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set inactive bus timeout. */
	if (config->inactive_timeout != I2C_MASTER_INACTIVE_TIMEOUT_DISABLED) {
   13886:	693b      	ldr	r3, [r7, #16]
   13888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   1388a:	2b00      	cmp	r3, #0
   1388c:	d004      	beq.n	13898 <_i2c_master_set_config+0x160>
		tmp_ctrla |= config->inactive_timeout;
   1388e:	693b      	ldr	r3, [r7, #16]
   13890:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   13892:	6d7a      	ldr	r2, [r7, #84]	; 0x54
   13894:	4313      	orrs	r3, r2
   13896:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set SCL clock stretch mode. */
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
   13898:	693b      	ldr	r3, [r7, #16]
   1389a:	222c      	movs	r2, #44	; 0x2c
   1389c:	5c9b      	ldrb	r3, [r3, r2]
   1389e:	2b00      	cmp	r3, #0
   138a0:	d105      	bne.n	138ae <_i2c_master_set_config+0x176>
   138a2:	693b      	ldr	r3, [r7, #16]
   138a4:	689a      	ldr	r2, [r3, #8]
   138a6:	2380      	movs	r3, #128	; 0x80
   138a8:	049b      	lsls	r3, r3, #18
   138aa:	429a      	cmp	r2, r3
   138ac:	d104      	bne.n	138b8 <_i2c_master_set_config+0x180>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
   138ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   138b0:	2280      	movs	r2, #128	; 0x80
   138b2:	0512      	lsls	r2, r2, #20
   138b4:	4313      	orrs	r3, r2
   138b6:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set slave SCL low extend timeout. */
	if (config->slave_scl_low_extend_timeout) {
   138b8:	693b      	ldr	r3, [r7, #16]
   138ba:	222d      	movs	r2, #45	; 0x2d
   138bc:	5c9b      	ldrb	r3, [r3, r2]
   138be:	2b00      	cmp	r3, #0
   138c0:	d004      	beq.n	138cc <_i2c_master_set_config+0x194>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
   138c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   138c4:	2280      	movs	r2, #128	; 0x80
   138c6:	0412      	lsls	r2, r2, #16
   138c8:	4313      	orrs	r3, r2
   138ca:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set master SCL low extend timeout. */
	if (config->master_scl_low_extend_timeout) {
   138cc:	693b      	ldr	r3, [r7, #16]
   138ce:	222e      	movs	r2, #46	; 0x2e
   138d0:	5c9b      	ldrb	r3, [r3, r2]
   138d2:	2b00      	cmp	r3, #0
   138d4:	d004      	beq.n	138e0 <_i2c_master_set_config+0x1a8>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
   138d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   138d8:	2280      	movs	r2, #128	; 0x80
   138da:	03d2      	lsls	r2, r2, #15
   138dc:	4313      	orrs	r3, r2
   138de:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Write config to register CTRLA. */
	i2c_module->CTRLA.reg |= tmp_ctrla;
   138e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   138e2:	681a      	ldr	r2, [r3, #0]
   138e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   138e6:	431a      	orrs	r2, r3
   138e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   138ea:	601a      	str	r2, [r3, #0]

	/* Set configurations in CTRLB. */
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
   138ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   138ee:	2280      	movs	r2, #128	; 0x80
   138f0:	0052      	lsls	r2, r2, #1
   138f2:	605a      	str	r2, [r3, #4]

	/* Find and set baudrate, considering sda/scl rise time */
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
   138f4:	2323      	movs	r3, #35	; 0x23
   138f6:	2210      	movs	r2, #16
   138f8:	4694      	mov	ip, r2
   138fa:	44bc      	add	ip, r7
   138fc:	4463      	add	r3, ip
   138fe:	781b      	ldrb	r3, [r3, #0]
   13900:	3314      	adds	r3, #20
   13902:	b2db      	uxtb	r3, r3
   13904:	0018      	movs	r0, r3
   13906:	4b61      	ldr	r3, [pc, #388]	; (13a8c <_i2c_master_set_config+0x354>)
   13908:	4798      	blx	r3
   1390a:	0003      	movs	r3, r0
   1390c:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t fscl        = 1000 * config->baud_rate;
   1390e:	693b      	ldr	r3, [r7, #16]
   13910:	681b      	ldr	r3, [r3, #0]
   13912:	22fa      	movs	r2, #250	; 0xfa
   13914:	0092      	lsls	r2, r2, #2
   13916:	4353      	muls	r3, r2
   13918:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
   1391a:	693b      	ldr	r3, [r7, #16]
   1391c:	685b      	ldr	r3, [r3, #4]
   1391e:	22fa      	movs	r2, #250	; 0xfa
   13920:	0092      	lsls	r2, r2, #2
   13922:	4353      	muls	r3, r2
   13924:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t trise       = config->sda_scl_rise_time_ns;
   13926:	693b      	ldr	r3, [r7, #16]
   13928:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
   1392a:	623b      	str	r3, [r7, #32]
	
	tmp_baud = (int32_t)(div_ceil(
   1392c:	4b58      	ldr	r3, [pc, #352]	; (13a90 <_i2c_master_set_config+0x358>)
   1392e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
   13930:	4798      	blx	r3
   13932:	0005      	movs	r5, r0
   13934:	000e      	movs	r6, r1
   13936:	4b56      	ldr	r3, [pc, #344]	; (13a90 <_i2c_master_set_config+0x358>)
   13938:	6ab8      	ldr	r0, [r7, #40]	; 0x28
   1393a:	4798      	blx	r3
   1393c:	60b8      	str	r0, [r7, #8]
   1393e:	60f9      	str	r1, [r7, #12]
   13940:	4b53      	ldr	r3, [pc, #332]	; (13a90 <_i2c_master_set_config+0x358>)
   13942:	6af8      	ldr	r0, [r7, #44]	; 0x2c
   13944:	4798      	blx	r3
   13946:	4c53      	ldr	r4, [pc, #332]	; (13a94 <_i2c_master_set_config+0x35c>)
   13948:	4a53      	ldr	r2, [pc, #332]	; (13a98 <_i2c_master_set_config+0x360>)
   1394a:	4b54      	ldr	r3, [pc, #336]	; (13a9c <_i2c_master_set_config+0x364>)
   1394c:	47a0      	blx	r4
   1394e:	0003      	movs	r3, r0
   13950:	000c      	movs	r4, r1
   13952:	603b      	str	r3, [r7, #0]
   13954:	607c      	str	r4, [r7, #4]
   13956:	4b4e      	ldr	r3, [pc, #312]	; (13a90 <_i2c_master_set_config+0x358>)
   13958:	6a38      	ldr	r0, [r7, #32]
   1395a:	4798      	blx	r3
   1395c:	0002      	movs	r2, r0
   1395e:	000b      	movs	r3, r1
   13960:	4c4c      	ldr	r4, [pc, #304]	; (13a94 <_i2c_master_set_config+0x35c>)
   13962:	6838      	ldr	r0, [r7, #0]
   13964:	6879      	ldr	r1, [r7, #4]
   13966:	47a0      	blx	r4
   13968:	0003      	movs	r3, r0
   1396a:	000c      	movs	r4, r1
   1396c:	0018      	movs	r0, r3
   1396e:	0021      	movs	r1, r4
   13970:	4c4b      	ldr	r4, [pc, #300]	; (13aa0 <_i2c_master_set_config+0x368>)
   13972:	2200      	movs	r2, #0
   13974:	4b4b      	ldr	r3, [pc, #300]	; (13aa4 <_i2c_master_set_config+0x36c>)
   13976:	47a0      	blx	r4
   13978:	0003      	movs	r3, r0
   1397a:	000c      	movs	r4, r1
   1397c:	001a      	movs	r2, r3
   1397e:	0023      	movs	r3, r4
   13980:	4c44      	ldr	r4, [pc, #272]	; (13a94 <_i2c_master_set_config+0x35c>)
   13982:	68b8      	ldr	r0, [r7, #8]
   13984:	68f9      	ldr	r1, [r7, #12]
   13986:	47a0      	blx	r4
   13988:	0003      	movs	r3, r0
   1398a:	000c      	movs	r4, r1
   1398c:	001a      	movs	r2, r3
   1398e:	0023      	movs	r3, r4
   13990:	4c45      	ldr	r4, [pc, #276]	; (13aa8 <_i2c_master_set_config+0x370>)
   13992:	0028      	movs	r0, r5
   13994:	0031      	movs	r1, r6
   13996:	47a0      	blx	r4
   13998:	0003      	movs	r3, r0
   1399a:	000c      	movs	r4, r1
   1399c:	001d      	movs	r5, r3
   1399e:	0026      	movs	r6, r4
   139a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
   139a2:	005a      	lsls	r2, r3, #1
   139a4:	4b3a      	ldr	r3, [pc, #232]	; (13a90 <_i2c_master_set_config+0x358>)
   139a6:	0010      	movs	r0, r2
   139a8:	4798      	blx	r3
   139aa:	0002      	movs	r2, r0
   139ac:	000b      	movs	r3, r1
   139ae:	4c3c      	ldr	r4, [pc, #240]	; (13aa0 <_i2c_master_set_config+0x368>)
   139b0:	0028      	movs	r0, r5
   139b2:	0031      	movs	r1, r6
   139b4:	47a0      	blx	r4
   139b6:	0003      	movs	r3, r0
   139b8:	000c      	movs	r4, r1
   139ba:	0018      	movs	r0, r3
   139bc:	0021      	movs	r1, r4
   139be:	4c3a      	ldr	r4, [pc, #232]	; (13aa8 <_i2c_master_set_config+0x370>)
   139c0:	2200      	movs	r2, #0
   139c2:	4b3a      	ldr	r3, [pc, #232]	; (13aac <_i2c_master_set_config+0x374>)
   139c4:	47a0      	blx	r4
   139c6:	0003      	movs	r3, r0
   139c8:	000c      	movs	r4, r1
   139ca:	001d      	movs	r5, r3
   139cc:	0026      	movs	r6, r4
   139ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
   139d0:	005a      	lsls	r2, r3, #1
   139d2:	4b2f      	ldr	r3, [pc, #188]	; (13a90 <_i2c_master_set_config+0x358>)
   139d4:	0010      	movs	r0, r2
   139d6:	4798      	blx	r3
   139d8:	0002      	movs	r2, r0
   139da:	000b      	movs	r3, r1
   139dc:	4c34      	ldr	r4, [pc, #208]	; (13ab0 <_i2c_master_set_config+0x378>)
   139de:	0028      	movs	r0, r5
   139e0:	0031      	movs	r1, r6
   139e2:	47a0      	blx	r4
   139e4:	0003      	movs	r3, r0
   139e6:	000c      	movs	r4, r1
   139e8:	0019      	movs	r1, r3
   139ea:	0022      	movs	r2, r4
   139ec:	4b31      	ldr	r3, [pc, #196]	; (13ab4 <_i2c_master_set_config+0x37c>)
   139ee:	0008      	movs	r0, r1
   139f0:	0011      	movs	r1, r2
   139f2:	4798      	blx	r3
   139f4:	0003      	movs	r3, r0
   139f6:	63fb      	str	r3, [r7, #60]	; 0x3c
			fgclk - fscl * (10 + (fgclk * 0.000000001)* trise), 2 * fscl));
	
	/* For High speed mode, set the SCL ratio of high:low to 1:2. */
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
   139f8:	693b      	ldr	r3, [r7, #16]
   139fa:	689a      	ldr	r2, [r3, #8]
   139fc:	2380      	movs	r3, #128	; 0x80
   139fe:	049b      	lsls	r3, r3, #18
   13a00:	429a      	cmp	r2, r3
   13a02:	d16a      	bne.n	13ada <_i2c_master_set_config+0x3a2>
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
   13a04:	4b22      	ldr	r3, [pc, #136]	; (13a90 <_i2c_master_set_config+0x358>)
   13a06:	6af8      	ldr	r0, [r7, #44]	; 0x2c
   13a08:	4798      	blx	r3
   13a0a:	4c25      	ldr	r4, [pc, #148]	; (13aa0 <_i2c_master_set_config+0x368>)
   13a0c:	0002      	movs	r2, r0
   13a0e:	000b      	movs	r3, r1
   13a10:	47a0      	blx	r4
   13a12:	0003      	movs	r3, r0
   13a14:	000c      	movs	r4, r1
   13a16:	001d      	movs	r5, r3
   13a18:	0026      	movs	r6, r4
   13a1a:	4b1d      	ldr	r3, [pc, #116]	; (13a90 <_i2c_master_set_config+0x358>)
   13a1c:	6a78      	ldr	r0, [r7, #36]	; 0x24
   13a1e:	4798      	blx	r3
   13a20:	4c1c      	ldr	r4, [pc, #112]	; (13a94 <_i2c_master_set_config+0x35c>)
   13a22:	2200      	movs	r2, #0
   13a24:	4b24      	ldr	r3, [pc, #144]	; (13ab8 <_i2c_master_set_config+0x380>)
   13a26:	47a0      	blx	r4
   13a28:	0003      	movs	r3, r0
   13a2a:	000c      	movs	r4, r1
   13a2c:	001a      	movs	r2, r3
   13a2e:	0023      	movs	r3, r4
   13a30:	4c1f      	ldr	r4, [pc, #124]	; (13ab0 <_i2c_master_set_config+0x378>)
   13a32:	0028      	movs	r0, r5
   13a34:	0031      	movs	r1, r6
   13a36:	47a0      	blx	r4
   13a38:	0003      	movs	r3, r0
   13a3a:	000c      	movs	r4, r1
   13a3c:	0018      	movs	r0, r3
   13a3e:	0021      	movs	r1, r4
   13a40:	4c19      	ldr	r4, [pc, #100]	; (13aa8 <_i2c_master_set_config+0x370>)
   13a42:	2200      	movs	r2, #0
   13a44:	4b19      	ldr	r3, [pc, #100]	; (13aac <_i2c_master_set_config+0x374>)
   13a46:	47a0      	blx	r4
   13a48:	0003      	movs	r3, r0
   13a4a:	000c      	movs	r4, r1
   13a4c:	0019      	movs	r1, r3
   13a4e:	0022      	movs	r2, r4
   13a50:	4b18      	ldr	r3, [pc, #96]	; (13ab4 <_i2c_master_set_config+0x37c>)
   13a52:	0008      	movs	r0, r1
   13a54:	0011      	movs	r1, r2
   13a56:	4798      	blx	r3
   13a58:	0003      	movs	r3, r0
   13a5a:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (tmp_baudlow_hs) {
   13a5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   13a5e:	2b00      	cmp	r3, #0
   13a60:	d02e      	beq.n	13ac0 <_i2c_master_set_config+0x388>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
   13a62:	4b16      	ldr	r3, [pc, #88]	; (13abc <_i2c_master_set_config+0x384>)
   13a64:	6a79      	ldr	r1, [r7, #36]	; 0x24
   13a66:	6af8      	ldr	r0, [r7, #44]	; 0x2c
   13a68:	4798      	blx	r3
   13a6a:	0003      	movs	r3, r0
   13a6c:	1e9a      	subs	r2, r3, #2
   13a6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   13a70:	1ad3      	subs	r3, r2, r3
   13a72:	653b      	str	r3, [r7, #80]	; 0x50
   13a74:	e031      	b.n	13ada <_i2c_master_set_config+0x3a2>
   13a76:	46c0      	nop			; (mov r8, r8)
   13a78:	00017a55 	.word	0x00017a55
   13a7c:	000135f9 	.word	0x000135f9
   13a80:	00017899 	.word	0x00017899
   13a84:	00019655 	.word	0x00019655
   13a88:	00013621 	.word	0x00013621
   13a8c:	00019419 	.word	0x00019419
   13a90:	0001b455 	.word	0x0001b455
   13a94:	0001a8c1 	.word	0x0001a8c1
   13a98:	e826d695 	.word	0xe826d695
   13a9c:	3e112e0b 	.word	0x3e112e0b
   13aa0:	00019c39 	.word	0x00019c39
   13aa4:	40240000 	.word	0x40240000
   13aa8:	0001adc1 	.word	0x0001adc1
   13aac:	3ff00000 	.word	0x3ff00000
   13ab0:	0001a259 	.word	0x0001a259
   13ab4:	0001b3ed 	.word	0x0001b3ed
   13ab8:	40080000 	.word	0x40080000
   13abc:	00019acd 	.word	0x00019acd
		} else {
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
   13ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13ac2:	005a      	lsls	r2, r3, #1
   13ac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   13ac6:	18d3      	adds	r3, r2, r3
   13ac8:	1e5a      	subs	r2, r3, #1
   13aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13acc:	0059      	lsls	r1, r3, #1
   13ace:	4b1d      	ldr	r3, [pc, #116]	; (13b44 <_i2c_master_set_config+0x40c>)
   13ad0:	0010      	movs	r0, r2
   13ad2:	4798      	blx	r3
   13ad4:	0003      	movs	r3, r0
   13ad6:	3b01      	subs	r3, #1
   13ad8:	653b      	str	r3, [r7, #80]	; 0x50
		}
	}

	/* Check that baudrate is supported at current speed. */
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
   13ada:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   13adc:	2bff      	cmp	r3, #255	; 0xff
   13ade:	dc08      	bgt.n	13af2 <_i2c_master_set_config+0x3ba>
   13ae0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   13ae2:	2b00      	cmp	r3, #0
   13ae4:	db05      	blt.n	13af2 <_i2c_master_set_config+0x3ba>
   13ae6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
   13ae8:	2bff      	cmp	r3, #255	; 0xff
   13aea:	dc02      	bgt.n	13af2 <_i2c_master_set_config+0x3ba>
   13aec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
   13aee:	2b00      	cmp	r3, #0
   13af0:	da06      	bge.n	13b00 <_i2c_master_set_config+0x3c8>
		/* Baud rate not supported. */
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
   13af2:	233b      	movs	r3, #59	; 0x3b
   13af4:	2210      	movs	r2, #16
   13af6:	4694      	mov	ip, r2
   13af8:	44bc      	add	ip, r7
   13afa:	4463      	add	r3, ip
   13afc:	2240      	movs	r2, #64	; 0x40
   13afe:	701a      	strb	r2, [r3, #0]
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
   13b00:	233b      	movs	r3, #59	; 0x3b
   13b02:	2210      	movs	r2, #16
   13b04:	4694      	mov	ip, r2
   13b06:	44bc      	add	ip, r7
   13b08:	4463      	add	r3, ip
   13b0a:	781b      	ldrb	r3, [r3, #0]
   13b0c:	2b40      	cmp	r3, #64	; 0x40
   13b0e:	d00e      	beq.n	13b2e <_i2c_master_set_config+0x3f6>
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
   13b10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   13b12:	22ff      	movs	r2, #255	; 0xff
   13b14:	401a      	ands	r2, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
   13b16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
   13b18:	041b      	lsls	r3, r3, #16
   13b1a:	0019      	movs	r1, r3
   13b1c:	23ff      	movs	r3, #255	; 0xff
   13b1e:	041b      	lsls	r3, r3, #16
   13b20:	400b      	ands	r3, r1
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
   13b22:	4313      	orrs	r3, r2
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
   13b24:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
   13b26:	0612      	lsls	r2, r2, #24
   13b28:	431a      	orrs	r2, r3
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
   13b2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   13b2c:	60da      	str	r2, [r3, #12]
	}

	return tmp_status_code;
   13b2e:	233b      	movs	r3, #59	; 0x3b
   13b30:	2210      	movs	r2, #16
   13b32:	4694      	mov	ip, r2
   13b34:	44bc      	add	ip, r7
   13b36:	4463      	add	r3, ip
   13b38:	781b      	ldrb	r3, [r3, #0]
}
   13b3a:	0018      	movs	r0, r3
   13b3c:	46bd      	mov	sp, r7
   13b3e:	b017      	add	sp, #92	; 0x5c
   13b40:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13b42:	46c0      	nop			; (mov r8, r8)
   13b44:	00019acd 	.word	0x00019acd

00013b48 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
   13b48:	b590      	push	{r4, r7, lr}
   13b4a:	b08b      	sub	sp, #44	; 0x2c
   13b4c:	af00      	add	r7, sp, #0
   13b4e:	60f8      	str	r0, [r7, #12]
   13b50:	60b9      	str	r1, [r7, #8]
   13b52:	607a      	str	r2, [r7, #4]
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
   13b54:	68fb      	ldr	r3, [r7, #12]
   13b56:	68ba      	ldr	r2, [r7, #8]
   13b58:	601a      	str	r2, [r3, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
   13b5a:	68fb      	ldr	r3, [r7, #12]
   13b5c:	681b      	ldr	r3, [r3, #0]
   13b5e:	627b      	str	r3, [r7, #36]	; 0x24

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
   13b60:	68fb      	ldr	r3, [r7, #12]
   13b62:	681b      	ldr	r3, [r3, #0]
   13b64:	0018      	movs	r0, r3
   13b66:	4b3b      	ldr	r3, [pc, #236]	; (13c54 <i2c_master_init+0x10c>)
   13b68:	4798      	blx	r3
   13b6a:	0003      	movs	r3, r0
   13b6c:	623b      	str	r3, [r7, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
   13b6e:	6a3b      	ldr	r3, [r7, #32]
   13b70:	3302      	adds	r3, #2
   13b72:	61fb      	str	r3, [r7, #28]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
   13b74:	6a3b      	ldr	r3, [r7, #32]
   13b76:	3314      	adds	r3, #20
   13b78:	61bb      	str	r3, [r7, #24]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
   13b7a:	2201      	movs	r2, #1
   13b7c:	69fb      	ldr	r3, [r7, #28]
   13b7e:	409a      	lsls	r2, r3
   13b80:	0013      	movs	r3, r2
   13b82:	0019      	movs	r1, r3
   13b84:	2002      	movs	r0, #2
   13b86:	4b34      	ldr	r3, [pc, #208]	; (13c58 <i2c_master_init+0x110>)
   13b88:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
   13b8a:	2314      	movs	r3, #20
   13b8c:	18fb      	adds	r3, r7, r3
   13b8e:	0018      	movs	r0, r3
   13b90:	4b32      	ldr	r3, [pc, #200]	; (13c5c <i2c_master_init+0x114>)
   13b92:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
   13b94:	687b      	ldr	r3, [r7, #4]
   13b96:	7b1a      	ldrb	r2, [r3, #12]
   13b98:	2314      	movs	r3, #20
   13b9a:	18fb      	adds	r3, r7, r3
   13b9c:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
   13b9e:	69bb      	ldr	r3, [r7, #24]
   13ba0:	b2db      	uxtb	r3, r3
   13ba2:	2214      	movs	r2, #20
   13ba4:	18ba      	adds	r2, r7, r2
   13ba6:	0011      	movs	r1, r2
   13ba8:	0018      	movs	r0, r3
   13baa:	4b2d      	ldr	r3, [pc, #180]	; (13c60 <i2c_master_init+0x118>)
   13bac:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
   13bae:	69bb      	ldr	r3, [r7, #24]
   13bb0:	b2db      	uxtb	r3, r3
   13bb2:	0018      	movs	r0, r3
   13bb4:	4b2b      	ldr	r3, [pc, #172]	; (13c64 <i2c_master_init+0x11c>)
   13bb6:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
   13bb8:	687b      	ldr	r3, [r7, #4]
   13bba:	7b1b      	ldrb	r3, [r3, #12]
   13bbc:	2100      	movs	r1, #0
   13bbe:	0018      	movs	r0, r3
   13bc0:	4b29      	ldr	r3, [pc, #164]	; (13c68 <i2c_master_init+0x120>)
   13bc2:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
   13bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13bc6:	681b      	ldr	r3, [r3, #0]
   13bc8:	2202      	movs	r2, #2
   13bca:	4013      	ands	r3, r2
   13bcc:	d001      	beq.n	13bd2 <i2c_master_init+0x8a>
		return STATUS_ERR_DENIED;
   13bce:	231c      	movs	r3, #28
   13bd0:	e03b      	b.n	13c4a <i2c_master_init+0x102>
	}

	/* Check if reset is in progress. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
   13bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13bd4:	681b      	ldr	r3, [r3, #0]
   13bd6:	2201      	movs	r2, #1
   13bd8:	4013      	ands	r3, r2
   13bda:	d001      	beq.n	13be0 <i2c_master_init+0x98>
		return STATUS_BUSY;
   13bdc:	2305      	movs	r3, #5
   13bde:	e034      	b.n	13c4a <i2c_master_init+0x102>
	}

#if I2C_MASTER_CALLBACK_MODE == true
	/* Get sercom instance index and register callback. */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
   13be0:	68fb      	ldr	r3, [r7, #12]
   13be2:	681b      	ldr	r3, [r3, #0]
   13be4:	2217      	movs	r2, #23
   13be6:	18bc      	adds	r4, r7, r2
   13be8:	0018      	movs	r0, r3
   13bea:	4b1a      	ldr	r3, [pc, #104]	; (13c54 <i2c_master_init+0x10c>)
   13bec:	4798      	blx	r3
   13bee:	0003      	movs	r3, r0
   13bf0:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
   13bf2:	4a1e      	ldr	r2, [pc, #120]	; (13c6c <i2c_master_init+0x124>)
   13bf4:	2317      	movs	r3, #23
   13bf6:	18fb      	adds	r3, r7, r3
   13bf8:	781b      	ldrb	r3, [r3, #0]
   13bfa:	0011      	movs	r1, r2
   13bfc:	0018      	movs	r0, r3
   13bfe:	4b1c      	ldr	r3, [pc, #112]	; (13c70 <i2c_master_init+0x128>)
   13c00:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
   13c02:	2317      	movs	r3, #23
   13c04:	18fb      	adds	r3, r7, r3
   13c06:	781a      	ldrb	r2, [r3, #0]
   13c08:	4b1a      	ldr	r3, [pc, #104]	; (13c74 <i2c_master_init+0x12c>)
   13c0a:	0092      	lsls	r2, r2, #2
   13c0c:	68f9      	ldr	r1, [r7, #12]
   13c0e:	50d1      	str	r1, [r2, r3]

	/* Initialize values in module. */
	module->registered_callback = 0;
   13c10:	68fb      	ldr	r3, [r7, #12]
   13c12:	2200      	movs	r2, #0
   13c14:	761a      	strb	r2, [r3, #24]
	module->enabled_callback = 0;
   13c16:	68fb      	ldr	r3, [r7, #12]
   13c18:	2200      	movs	r2, #0
   13c1a:	765a      	strb	r2, [r3, #25]
	module->buffer_length = 0;
   13c1c:	68fb      	ldr	r3, [r7, #12]
   13c1e:	2200      	movs	r2, #0
   13c20:	835a      	strh	r2, [r3, #26]
	module->buffer_remaining = 0;
   13c22:	68fb      	ldr	r3, [r7, #12]
   13c24:	2200      	movs	r2, #0
   13c26:	839a      	strh	r2, [r3, #28]

	module->status = STATUS_OK;
   13c28:	68fb      	ldr	r3, [r7, #12]
   13c2a:	2225      	movs	r2, #37	; 0x25
   13c2c:	2100      	movs	r1, #0
   13c2e:	5499      	strb	r1, [r3, r2]
	module->buffer = NULL;
   13c30:	68fb      	ldr	r3, [r7, #12]
   13c32:	2200      	movs	r2, #0
   13c34:	621a      	str	r2, [r3, #32]
#endif

	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
   13c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13c38:	2214      	movs	r2, #20
   13c3a:	601a      	str	r2, [r3, #0]

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
   13c3c:	687a      	ldr	r2, [r7, #4]
   13c3e:	68fb      	ldr	r3, [r7, #12]
   13c40:	0011      	movs	r1, r2
   13c42:	0018      	movs	r0, r3
   13c44:	4b0c      	ldr	r3, [pc, #48]	; (13c78 <i2c_master_init+0x130>)
   13c46:	4798      	blx	r3
   13c48:	0003      	movs	r3, r0
}
   13c4a:	0018      	movs	r0, r3
   13c4c:	46bd      	mov	sp, r7
   13c4e:	b00b      	add	sp, #44	; 0x2c
   13c50:	bd90      	pop	{r4, r7, pc}
   13c52:	46c0      	nop			; (mov r8, r8)
   13c54:	00017a55 	.word	0x00017a55
   13c58:	0001359d 	.word	0x0001359d
   13c5c:	00013585 	.word	0x00013585
   13c60:	000192f5 	.word	0x000192f5
   13c64:	00019339 	.word	0x00019339
   13c68:	0001780d 	.word	0x0001780d
   13c6c:	00012689 	.word	0x00012689
   13c70:	00017ab9 	.word	0x00017ab9
   13c74:	20002f84 	.word	0x20002f84
   13c78:	00013739 	.word	0x00013739

00013c7c <i2c_master_reset>:
 * Reset the module to hardware defaults.
 *
 * \param[in,out] module Pointer to software module structure
 */
void i2c_master_reset(struct i2c_master_module *const module)
{
   13c7c:	b580      	push	{r7, lr}
   13c7e:	b084      	sub	sp, #16
   13c80:	af00      	add	r7, sp, #0
   13c82:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
   13c84:	687b      	ldr	r3, [r7, #4]
   13c86:	681b      	ldr	r3, [r3, #0]
   13c88:	60fb      	str	r3, [r7, #12]

	/* Wait for sync */
	_i2c_master_wait_for_sync(module);
   13c8a:	687b      	ldr	r3, [r7, #4]
   13c8c:	0018      	movs	r0, r3
   13c8e:	4b0f      	ldr	r3, [pc, #60]	; (13ccc <i2c_master_reset+0x50>)
   13c90:	4798      	blx	r3

	/* Disable module */
	i2c_master_disable(module);
   13c92:	687b      	ldr	r3, [r7, #4]
   13c94:	0018      	movs	r0, r3
   13c96:	4b0e      	ldr	r3, [pc, #56]	; (13cd0 <i2c_master_reset+0x54>)
   13c98:	4798      	blx	r3

#if I2C_MASTER_CALLBACK_MODE == true
	/* Clear all pending interrupts */
	system_interrupt_enter_critical_section();
   13c9a:	4b0e      	ldr	r3, [pc, #56]	; (13cd4 <i2c_master_reset+0x58>)
   13c9c:	4798      	blx	r3
	system_interrupt_clear_pending(_sercom_get_interrupt_vector(module->hw));
   13c9e:	687b      	ldr	r3, [r7, #4]
   13ca0:	681b      	ldr	r3, [r3, #0]
   13ca2:	0018      	movs	r0, r3
   13ca4:	4b0c      	ldr	r3, [pc, #48]	; (13cd8 <i2c_master_reset+0x5c>)
   13ca6:	4798      	blx	r3
   13ca8:	0003      	movs	r3, r0
   13caa:	0018      	movs	r0, r3
   13cac:	4b0b      	ldr	r3, [pc, #44]	; (13cdc <i2c_master_reset+0x60>)
   13cae:	4798      	blx	r3
	system_interrupt_leave_critical_section();
   13cb0:	4b0b      	ldr	r3, [pc, #44]	; (13ce0 <i2c_master_reset+0x64>)
   13cb2:	4798      	blx	r3
#endif

	/* Wait for sync */
	_i2c_master_wait_for_sync(module);
   13cb4:	687b      	ldr	r3, [r7, #4]
   13cb6:	0018      	movs	r0, r3
   13cb8:	4b04      	ldr	r3, [pc, #16]	; (13ccc <i2c_master_reset+0x50>)
   13cba:	4798      	blx	r3

	/* Reset module */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_SWRST;
   13cbc:	68fb      	ldr	r3, [r7, #12]
   13cbe:	2201      	movs	r2, #1
   13cc0:	601a      	str	r2, [r3, #0]
}
   13cc2:	46c0      	nop			; (mov r8, r8)
   13cc4:	46bd      	mov	sp, r7
   13cc6:	b004      	add	sp, #16
   13cc8:	bd80      	pop	{r7, pc}
   13cca:	46c0      	nop			; (mov r8, r8)
   13ccc:	000136bd 	.word	0x000136bd
   13cd0:	000136e1 	.word	0x000136e1
   13cd4:	00013641 	.word	0x00013641
   13cd8:	00017b25 	.word	0x00017b25
   13cdc:	00019471 	.word	0x00019471
   13ce0:	00013655 	.word	0x00013655

00013ce4 <_i2c_master_address_response>:
 * \retval STATUS_ERR_BAD_ADDRESS       If slave is busy, or no slave
 *                                      acknowledged the address
 */
enum status_code _i2c_master_address_response(
		struct i2c_master_module *const module)
{
   13ce4:	b580      	push	{r7, lr}
   13ce6:	b084      	sub	sp, #16
   13ce8:	af00      	add	r7, sp, #0
   13cea:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
   13cec:	687b      	ldr	r3, [r7, #4]
   13cee:	681b      	ldr	r3, [r3, #0]
   13cf0:	60fb      	str	r3, [r7, #12]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
   13cf2:	68fb      	ldr	r3, [r7, #12]
   13cf4:	7e1b      	ldrb	r3, [r3, #24]
   13cf6:	b2db      	uxtb	r3, r3
   13cf8:	001a      	movs	r2, r3
   13cfa:	2302      	movs	r3, #2
   13cfc:	4013      	ands	r3, r2
   13cfe:	d00b      	beq.n	13d18 <_i2c_master_address_response+0x34>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
   13d00:	68fb      	ldr	r3, [r7, #12]
   13d02:	2202      	movs	r2, #2
   13d04:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
   13d06:	68fb      	ldr	r3, [r7, #12]
   13d08:	8b5b      	ldrh	r3, [r3, #26]
   13d0a:	b29b      	uxth	r3, r3
   13d0c:	001a      	movs	r2, r3
   13d0e:	2302      	movs	r3, #2
   13d10:	4013      	ands	r3, r2
   13d12:	d011      	beq.n	13d38 <_i2c_master_address_response+0x54>
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
   13d14:	2341      	movs	r3, #65	; 0x41
   13d16:	e010      	b.n	13d3a <_i2c_master_address_response+0x56>
		}
	/* Check that slave responded with ack. */
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
   13d18:	68fb      	ldr	r3, [r7, #12]
   13d1a:	8b5b      	ldrh	r3, [r3, #26]
   13d1c:	b29b      	uxth	r3, r3
   13d1e:	001a      	movs	r2, r3
   13d20:	2304      	movs	r3, #4
   13d22:	4013      	ands	r3, r2
   13d24:	d008      	beq.n	13d38 <_i2c_master_address_response+0x54>
		/* Slave busy. Issue ack and stop command. */
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
   13d26:	68fb      	ldr	r3, [r7, #12]
   13d28:	685b      	ldr	r3, [r3, #4]
   13d2a:	22c0      	movs	r2, #192	; 0xc0
   13d2c:	0292      	lsls	r2, r2, #10
   13d2e:	431a      	orrs	r2, r3
   13d30:	68fb      	ldr	r3, [r7, #12]
   13d32:	605a      	str	r2, [r3, #4]

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
   13d34:	2318      	movs	r3, #24
   13d36:	e000      	b.n	13d3a <_i2c_master_address_response+0x56>
	}

	return STATUS_OK;
   13d38:	2300      	movs	r3, #0
}
   13d3a:	0018      	movs	r0, r3
   13d3c:	46bd      	mov	sp, r7
   13d3e:	b004      	add	sp, #16
   13d40:	bd80      	pop	{r7, pc}

00013d42 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
   13d42:	b580      	push	{r7, lr}
   13d44:	b084      	sub	sp, #16
   13d46:	af00      	add	r7, sp, #0
   13d48:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
   13d4a:	687b      	ldr	r3, [r7, #4]
   13d4c:	681b      	ldr	r3, [r3, #0]
   13d4e:	60bb      	str	r3, [r7, #8]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
   13d50:	230e      	movs	r3, #14
   13d52:	18fb      	adds	r3, r7, r3
   13d54:	2200      	movs	r2, #0
   13d56:	801a      	strh	r2, [r3, #0]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
   13d58:	e00f      	b.n	13d7a <_i2c_master_wait_for_bus+0x38>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
   13d5a:	230e      	movs	r3, #14
   13d5c:	18fb      	adds	r3, r7, r3
   13d5e:	220e      	movs	r2, #14
   13d60:	18ba      	adds	r2, r7, r2
   13d62:	8812      	ldrh	r2, [r2, #0]
   13d64:	3201      	adds	r2, #1
   13d66:	801a      	strh	r2, [r3, #0]
   13d68:	687b      	ldr	r3, [r7, #4]
   13d6a:	891b      	ldrh	r3, [r3, #8]
   13d6c:	220e      	movs	r2, #14
   13d6e:	18ba      	adds	r2, r7, r2
   13d70:	8812      	ldrh	r2, [r2, #0]
   13d72:	429a      	cmp	r2, r3
   13d74:	d301      	bcc.n	13d7a <_i2c_master_wait_for_bus+0x38>
			return STATUS_ERR_TIMEOUT;
   13d76:	2312      	movs	r3, #18
   13d78:	e00e      	b.n	13d98 <_i2c_master_wait_for_bus+0x56>
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
   13d7a:	68bb      	ldr	r3, [r7, #8]
   13d7c:	7e1b      	ldrb	r3, [r3, #24]
   13d7e:	b2db      	uxtb	r3, r3
   13d80:	001a      	movs	r2, r3
   13d82:	2301      	movs	r3, #1
   13d84:	4013      	ands	r3, r2
   13d86:	d106      	bne.n	13d96 <_i2c_master_wait_for_bus+0x54>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
   13d88:	68bb      	ldr	r3, [r7, #8]
   13d8a:	7e1b      	ldrb	r3, [r3, #24]
   13d8c:	b2db      	uxtb	r3, r3
   13d8e:	001a      	movs	r2, r3
   13d90:	2302      	movs	r3, #2
   13d92:	4013      	ands	r3, r2
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
   13d94:	d0e1      	beq.n	13d5a <_i2c_master_wait_for_bus+0x18>
		}
	}
	return STATUS_OK;
   13d96:	2300      	movs	r3, #0
}
   13d98:	0018      	movs	r0, r3
   13d9a:	46bd      	mov	sp, r7
   13d9c:	b004      	add	sp, #16
   13d9e:	bd80      	pop	{r7, pc}

00013da0 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
   13da0:	b590      	push	{r4, r7, lr}
   13da2:	b085      	sub	sp, #20
   13da4:	af00      	add	r7, sp, #0
   13da6:	6078      	str	r0, [r7, #4]
   13da8:	000a      	movs	r2, r1
   13daa:	1cfb      	adds	r3, r7, #3
   13dac:	701a      	strb	r2, [r3, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
   13dae:	687b      	ldr	r3, [r7, #4]
   13db0:	681b      	ldr	r3, [r3, #0]
   13db2:	60fb      	str	r3, [r7, #12]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
   13db4:	68fb      	ldr	r3, [r7, #12]
   13db6:	685b      	ldr	r3, [r3, #4]
   13db8:	2280      	movs	r2, #128	; 0x80
   13dba:	02d2      	lsls	r2, r2, #11
   13dbc:	431a      	orrs	r2, r3
   13dbe:	68fb      	ldr	r3, [r7, #12]
   13dc0:	605a      	str	r2, [r3, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
   13dc2:	1cfb      	adds	r3, r7, #3
   13dc4:	781a      	ldrb	r2, [r3, #0]
   13dc6:	68fb      	ldr	r3, [r7, #12]
   13dc8:	625a      	str	r2, [r3, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
   13dca:	230b      	movs	r3, #11
   13dcc:	18fc      	adds	r4, r7, r3
   13dce:	687b      	ldr	r3, [r7, #4]
   13dd0:	0018      	movs	r0, r3
   13dd2:	4b07      	ldr	r3, [pc, #28]	; (13df0 <_i2c_master_send_hs_master_code+0x50>)
   13dd4:	4798      	blx	r3
   13dd6:	0003      	movs	r3, r0
   13dd8:	7023      	strb	r3, [r4, #0]
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
   13dda:	68fb      	ldr	r3, [r7, #12]
   13ddc:	2201      	movs	r2, #1
   13dde:	761a      	strb	r2, [r3, #24]

	return tmp_status;
   13de0:	230b      	movs	r3, #11
   13de2:	18fb      	adds	r3, r7, r3
   13de4:	781b      	ldrb	r3, [r3, #0]
}
   13de6:	0018      	movs	r0, r3
   13de8:	46bd      	mov	sp, r7
   13dea:	b005      	add	sp, #20
   13dec:	bd90      	pop	{r4, r7, pc}
   13dee:	46c0      	nop			; (mov r8, r8)
   13df0:	00013d43 	.word	0x00013d43

00013df4 <TC3_Handler>:
#if (SAML21E) || (SAML21G) || (SAMR30E) || (SAMR30G)
	_TC_INTERRUPT_HANDLER(0,0)
	_TC_INTERRUPT_HANDLER(1,1)
	_TC_INTERRUPT_HANDLER(4,2)
#else
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
   13df4:	b580      	push	{r7, lr}
   13df6:	af00      	add	r7, sp, #0
   13df8:	2000      	movs	r0, #0
   13dfa:	4b02      	ldr	r3, [pc, #8]	; (13e04 <TC3_Handler+0x10>)
   13dfc:	4798      	blx	r3
   13dfe:	46c0      	nop			; (mov r8, r8)
   13e00:	46bd      	mov	sp, r7
   13e02:	bd80      	pop	{r7, pc}
   13e04:	00013e31 	.word	0x00013e31

00013e08 <TC4_Handler>:
   13e08:	b580      	push	{r7, lr}
   13e0a:	af00      	add	r7, sp, #0
   13e0c:	2001      	movs	r0, #1
   13e0e:	4b02      	ldr	r3, [pc, #8]	; (13e18 <TC4_Handler+0x10>)
   13e10:	4798      	blx	r3
   13e12:	46c0      	nop			; (mov r8, r8)
   13e14:	46bd      	mov	sp, r7
   13e16:	bd80      	pop	{r7, pc}
   13e18:	00013e31 	.word	0x00013e31

00013e1c <TC5_Handler>:
   13e1c:	b580      	push	{r7, lr}
   13e1e:	af00      	add	r7, sp, #0
   13e20:	2002      	movs	r0, #2
   13e22:	4b02      	ldr	r3, [pc, #8]	; (13e2c <TC5_Handler+0x10>)
   13e24:	4798      	blx	r3
   13e26:	46c0      	nop			; (mov r8, r8)
   13e28:	46bd      	mov	sp, r7
   13e2a:	bd80      	pop	{r7, pc}
   13e2c:	00013e31 	.word	0x00013e31

00013e30 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
   13e30:	b580      	push	{r7, lr}
   13e32:	b084      	sub	sp, #16
   13e34:	af00      	add	r7, sp, #0
   13e36:	0002      	movs	r2, r0
   13e38:	1dfb      	adds	r3, r7, #7
   13e3a:	701a      	strb	r2, [r3, #0]
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
			= (struct tc_module *)_tc_instances[instance];
   13e3c:	1dfb      	adds	r3, r7, #7
   13e3e:	781a      	ldrb	r2, [r3, #0]
	struct tc_module *module
   13e40:	4b28      	ldr	r3, [pc, #160]	; (13ee4 <_tc_interrupt_handler+0xb4>)
   13e42:	0092      	lsls	r2, r2, #2
   13e44:	58d3      	ldr	r3, [r2, r3]
   13e46:	60fb      	str	r3, [r7, #12]

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
   13e48:	68fb      	ldr	r3, [r7, #12]
   13e4a:	681b      	ldr	r3, [r3, #0]
   13e4c:	7b9b      	ldrb	r3, [r3, #14]
   13e4e:	b2db      	uxtb	r3, r3
			module->register_callback_mask &
   13e50:	68fa      	ldr	r2, [r7, #12]
   13e52:	7e12      	ldrb	r2, [r2, #24]
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
   13e54:	4013      	ands	r3, r2
   13e56:	b2da      	uxtb	r2, r3
			module->enable_callback_mask;
   13e58:	68fb      	ldr	r3, [r7, #12]
   13e5a:	7e59      	ldrb	r1, [r3, #25]
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
   13e5c:	230b      	movs	r3, #11
   13e5e:	18fb      	adds	r3, r7, r3
   13e60:	400a      	ands	r2, r1
   13e62:	701a      	strb	r2, [r3, #0]

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
   13e64:	230b      	movs	r3, #11
   13e66:	18fb      	adds	r3, r7, r3
   13e68:	781b      	ldrb	r3, [r3, #0]
   13e6a:	2201      	movs	r2, #1
   13e6c:	4013      	ands	r3, r2
   13e6e:	d008      	beq.n	13e82 <_tc_interrupt_handler+0x52>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
   13e70:	68fb      	ldr	r3, [r7, #12]
   13e72:	689b      	ldr	r3, [r3, #8]
   13e74:	68fa      	ldr	r2, [r7, #12]
   13e76:	0010      	movs	r0, r2
   13e78:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
   13e7a:	68fb      	ldr	r3, [r7, #12]
   13e7c:	681b      	ldr	r3, [r3, #0]
   13e7e:	2201      	movs	r2, #1
   13e80:	739a      	strb	r2, [r3, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
   13e82:	230b      	movs	r3, #11
   13e84:	18fb      	adds	r3, r7, r3
   13e86:	781b      	ldrb	r3, [r3, #0]
   13e88:	2202      	movs	r2, #2
   13e8a:	4013      	ands	r3, r2
   13e8c:	d008      	beq.n	13ea0 <_tc_interrupt_handler+0x70>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
   13e8e:	68fb      	ldr	r3, [r7, #12]
   13e90:	68db      	ldr	r3, [r3, #12]
   13e92:	68fa      	ldr	r2, [r7, #12]
   13e94:	0010      	movs	r0, r2
   13e96:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
   13e98:	68fb      	ldr	r3, [r7, #12]
   13e9a:	681b      	ldr	r3, [r3, #0]
   13e9c:	2202      	movs	r2, #2
   13e9e:	739a      	strb	r2, [r3, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
   13ea0:	230b      	movs	r3, #11
   13ea2:	18fb      	adds	r3, r7, r3
   13ea4:	781b      	ldrb	r3, [r3, #0]
   13ea6:	2210      	movs	r2, #16
   13ea8:	4013      	ands	r3, r2
   13eaa:	d008      	beq.n	13ebe <_tc_interrupt_handler+0x8e>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
   13eac:	68fb      	ldr	r3, [r7, #12]
   13eae:	691b      	ldr	r3, [r3, #16]
   13eb0:	68fa      	ldr	r2, [r7, #12]
   13eb2:	0010      	movs	r0, r2
   13eb4:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
   13eb6:	68fb      	ldr	r3, [r7, #12]
   13eb8:	681b      	ldr	r3, [r3, #0]
   13eba:	2210      	movs	r2, #16
   13ebc:	739a      	strb	r2, [r3, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
   13ebe:	230b      	movs	r3, #11
   13ec0:	18fb      	adds	r3, r7, r3
   13ec2:	781b      	ldrb	r3, [r3, #0]
   13ec4:	2220      	movs	r2, #32
   13ec6:	4013      	ands	r3, r2
   13ec8:	d008      	beq.n	13edc <_tc_interrupt_handler+0xac>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
   13eca:	68fb      	ldr	r3, [r7, #12]
   13ecc:	695b      	ldr	r3, [r3, #20]
   13ece:	68fa      	ldr	r2, [r7, #12]
   13ed0:	0010      	movs	r0, r2
   13ed2:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
   13ed4:	68fb      	ldr	r3, [r7, #12]
   13ed6:	681b      	ldr	r3, [r3, #0]
   13ed8:	2220      	movs	r2, #32
   13eda:	739a      	strb	r2, [r3, #14]
	}
}
   13edc:	46c0      	nop			; (mov r8, r8)
   13ede:	46bd      	mov	sp, r7
   13ee0:	b004      	add	sp, #16
   13ee2:	bd80      	pop	{r7, pc}
   13ee4:	20002a6c 	.word	0x20002a6c

00013ee8 <FreeRTOS_CLIProcessCommand>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t FreeRTOS_CLIProcessCommand( const char * const pcCommandInput, char * pcWriteBuffer, size_t xWriteBufferLen  )
{
   13ee8:	b580      	push	{r7, lr}
   13eea:	b088      	sub	sp, #32
   13eec:	af00      	add	r7, sp, #0
   13eee:	60f8      	str	r0, [r7, #12]
   13ef0:	60b9      	str	r1, [r7, #8]
   13ef2:	607a      	str	r2, [r7, #4]
static const CLI_Definition_List_Item_t *pxCommand = NULL;
BaseType_t xReturn = pdTRUE;
   13ef4:	2301      	movs	r3, #1
   13ef6:	61fb      	str	r3, [r7, #28]
size_t xCommandStringLength;

	/* Note:  This function is not re-entrant.  It must not be called from more
	thank one task. */

	if( pxCommand == NULL )
   13ef8:	4b3d      	ldr	r3, [pc, #244]	; (13ff0 <FreeRTOS_CLIProcessCommand+0x108>)
   13efa:	681b      	ldr	r3, [r3, #0]
   13efc:	2b00      	cmp	r3, #0
   13efe:	d144      	bne.n	13f8a <FreeRTOS_CLIProcessCommand+0xa2>
	{
		/* Search for the command string in the list of registered commands. */
		for( pxCommand = &xRegisteredCommands; pxCommand != NULL; pxCommand = pxCommand->pxNext )
   13f00:	4b3b      	ldr	r3, [pc, #236]	; (13ff0 <FreeRTOS_CLIProcessCommand+0x108>)
   13f02:	4a3c      	ldr	r2, [pc, #240]	; (13ff4 <FreeRTOS_CLIProcessCommand+0x10c>)
   13f04:	601a      	str	r2, [r3, #0]
   13f06:	e03a      	b.n	13f7e <FreeRTOS_CLIProcessCommand+0x96>
		{
			pcRegisteredCommandString = pxCommand->pxCommandLineDefinition->pcCommand;
   13f08:	4b39      	ldr	r3, [pc, #228]	; (13ff0 <FreeRTOS_CLIProcessCommand+0x108>)
   13f0a:	681b      	ldr	r3, [r3, #0]
   13f0c:	681b      	ldr	r3, [r3, #0]
   13f0e:	681b      	ldr	r3, [r3, #0]
   13f10:	61bb      	str	r3, [r7, #24]
			xCommandStringLength = strlen( pcRegisteredCommandString );
   13f12:	69bb      	ldr	r3, [r7, #24]
   13f14:	0018      	movs	r0, r3
   13f16:	4b38      	ldr	r3, [pc, #224]	; (13ff8 <FreeRTOS_CLIProcessCommand+0x110>)
   13f18:	4798      	blx	r3
   13f1a:	0003      	movs	r3, r0
   13f1c:	617b      	str	r3, [r7, #20]

			/* To ensure the string lengths match exactly, so as not to pick up
			a sub-string of a longer command, check the byte after the expected
			end of the string is either the end of the string or a space before
			a parameter. */
			if( ( pcCommandInput[ xCommandStringLength ] == ' ' ) || ( pcCommandInput[ xCommandStringLength ] == 0x00 ) )
   13f1e:	68fa      	ldr	r2, [r7, #12]
   13f20:	697b      	ldr	r3, [r7, #20]
   13f22:	18d3      	adds	r3, r2, r3
   13f24:	781b      	ldrb	r3, [r3, #0]
   13f26:	2b20      	cmp	r3, #32
   13f28:	d005      	beq.n	13f36 <FreeRTOS_CLIProcessCommand+0x4e>
   13f2a:	68fa      	ldr	r2, [r7, #12]
   13f2c:	697b      	ldr	r3, [r7, #20]
   13f2e:	18d3      	adds	r3, r2, r3
   13f30:	781b      	ldrb	r3, [r3, #0]
   13f32:	2b00      	cmp	r3, #0
   13f34:	d11e      	bne.n	13f74 <FreeRTOS_CLIProcessCommand+0x8c>
			{
				if( strncmp( pcCommandInput, pcRegisteredCommandString, xCommandStringLength ) == 0 )
   13f36:	697a      	ldr	r2, [r7, #20]
   13f38:	69b9      	ldr	r1, [r7, #24]
   13f3a:	68fb      	ldr	r3, [r7, #12]
   13f3c:	0018      	movs	r0, r3
   13f3e:	4b2f      	ldr	r3, [pc, #188]	; (13ffc <FreeRTOS_CLIProcessCommand+0x114>)
   13f40:	4798      	blx	r3
   13f42:	1e03      	subs	r3, r0, #0
   13f44:	d116      	bne.n	13f74 <FreeRTOS_CLIProcessCommand+0x8c>
				{
					/* The command has been found.  Check it has the expected
					number of parameters.  If cExpectedNumberOfParameters is -1,
					then there could be a variable number of parameters and no
					check is made. */
					if( pxCommand->pxCommandLineDefinition->cExpectedNumberOfParameters >= 0 )
   13f46:	4b2a      	ldr	r3, [pc, #168]	; (13ff0 <FreeRTOS_CLIProcessCommand+0x108>)
   13f48:	681b      	ldr	r3, [r3, #0]
   13f4a:	681b      	ldr	r3, [r3, #0]
   13f4c:	7b1b      	ldrb	r3, [r3, #12]
   13f4e:	b25b      	sxtb	r3, r3
   13f50:	2b00      	cmp	r3, #0
   13f52:	db19      	blt.n	13f88 <FreeRTOS_CLIProcessCommand+0xa0>
					{
						if( prvGetNumberOfParameters( pcCommandInput ) != pxCommand->pxCommandLineDefinition->cExpectedNumberOfParameters )
   13f54:	68fb      	ldr	r3, [r7, #12]
   13f56:	0018      	movs	r0, r3
   13f58:	4b29      	ldr	r3, [pc, #164]	; (14000 <FreeRTOS_CLIProcessCommand+0x118>)
   13f5a:	4798      	blx	r3
   13f5c:	0003      	movs	r3, r0
   13f5e:	001a      	movs	r2, r3
   13f60:	4b23      	ldr	r3, [pc, #140]	; (13ff0 <FreeRTOS_CLIProcessCommand+0x108>)
   13f62:	681b      	ldr	r3, [r3, #0]
   13f64:	681b      	ldr	r3, [r3, #0]
   13f66:	7b1b      	ldrb	r3, [r3, #12]
   13f68:	b25b      	sxtb	r3, r3
   13f6a:	429a      	cmp	r2, r3
   13f6c:	d00c      	beq.n	13f88 <FreeRTOS_CLIProcessCommand+0xa0>
						{
							xReturn = pdFALSE;
   13f6e:	2300      	movs	r3, #0
   13f70:	61fb      	str	r3, [r7, #28]
						}
					}

					break;
   13f72:	e009      	b.n	13f88 <FreeRTOS_CLIProcessCommand+0xa0>
		for( pxCommand = &xRegisteredCommands; pxCommand != NULL; pxCommand = pxCommand->pxNext )
   13f74:	4b1e      	ldr	r3, [pc, #120]	; (13ff0 <FreeRTOS_CLIProcessCommand+0x108>)
   13f76:	681b      	ldr	r3, [r3, #0]
   13f78:	685a      	ldr	r2, [r3, #4]
   13f7a:	4b1d      	ldr	r3, [pc, #116]	; (13ff0 <FreeRTOS_CLIProcessCommand+0x108>)
   13f7c:	601a      	str	r2, [r3, #0]
   13f7e:	4b1c      	ldr	r3, [pc, #112]	; (13ff0 <FreeRTOS_CLIProcessCommand+0x108>)
   13f80:	681b      	ldr	r3, [r3, #0]
   13f82:	2b00      	cmp	r3, #0
   13f84:	d1c0      	bne.n	13f08 <FreeRTOS_CLIProcessCommand+0x20>
   13f86:	e000      	b.n	13f8a <FreeRTOS_CLIProcessCommand+0xa2>
					break;
   13f88:	46c0      	nop			; (mov r8, r8)
				}
			}
		}
	}

	if( ( pxCommand != NULL ) && ( xReturn == pdFALSE ) )
   13f8a:	4b19      	ldr	r3, [pc, #100]	; (13ff0 <FreeRTOS_CLIProcessCommand+0x108>)
   13f8c:	681b      	ldr	r3, [r3, #0]
   13f8e:	2b00      	cmp	r3, #0
   13f90:	d00c      	beq.n	13fac <FreeRTOS_CLIProcessCommand+0xc4>
   13f92:	69fb      	ldr	r3, [r7, #28]
   13f94:	2b00      	cmp	r3, #0
   13f96:	d109      	bne.n	13fac <FreeRTOS_CLIProcessCommand+0xc4>
	{
		/* The command was found, but the number of parameters with the command
		was incorrect. */
		strncpy( pcWriteBuffer, "Incorrect command parameter(s).  Enter \"help\" to view a list of available commands.\r\n\r\n", xWriteBufferLen );
   13f98:	687a      	ldr	r2, [r7, #4]
   13f9a:	491a      	ldr	r1, [pc, #104]	; (14004 <FreeRTOS_CLIProcessCommand+0x11c>)
   13f9c:	68bb      	ldr	r3, [r7, #8]
   13f9e:	0018      	movs	r0, r3
   13fa0:	4b19      	ldr	r3, [pc, #100]	; (14008 <FreeRTOS_CLIProcessCommand+0x120>)
   13fa2:	4798      	blx	r3
		pxCommand = NULL;
   13fa4:	4b12      	ldr	r3, [pc, #72]	; (13ff0 <FreeRTOS_CLIProcessCommand+0x108>)
   13fa6:	2200      	movs	r2, #0
   13fa8:	601a      	str	r2, [r3, #0]
   13faa:	e01c      	b.n	13fe6 <FreeRTOS_CLIProcessCommand+0xfe>
	}
	else if( pxCommand != NULL )
   13fac:	4b10      	ldr	r3, [pc, #64]	; (13ff0 <FreeRTOS_CLIProcessCommand+0x108>)
   13fae:	681b      	ldr	r3, [r3, #0]
   13fb0:	2b00      	cmp	r3, #0
   13fb2:	d010      	beq.n	13fd6 <FreeRTOS_CLIProcessCommand+0xee>
	{
		/* Call the callback function that is registered to this command. */
		xReturn = pxCommand->pxCommandLineDefinition->pxCommandInterpreter( pcWriteBuffer, xWriteBufferLen, pcCommandInput );
   13fb4:	4b0e      	ldr	r3, [pc, #56]	; (13ff0 <FreeRTOS_CLIProcessCommand+0x108>)
   13fb6:	681b      	ldr	r3, [r3, #0]
   13fb8:	681b      	ldr	r3, [r3, #0]
   13fba:	689b      	ldr	r3, [r3, #8]
   13fbc:	68fa      	ldr	r2, [r7, #12]
   13fbe:	6879      	ldr	r1, [r7, #4]
   13fc0:	68b8      	ldr	r0, [r7, #8]
   13fc2:	4798      	blx	r3
   13fc4:	0003      	movs	r3, r0
   13fc6:	61fb      	str	r3, [r7, #28]

		/* If xReturn is pdFALSE, then no further strings will be returned
		after this one, and	pxCommand can be reset to NULL ready to search
		for the next entered command. */
		if( xReturn == pdFALSE )
   13fc8:	69fb      	ldr	r3, [r7, #28]
   13fca:	2b00      	cmp	r3, #0
   13fcc:	d10b      	bne.n	13fe6 <FreeRTOS_CLIProcessCommand+0xfe>
		{
			pxCommand = NULL;
   13fce:	4b08      	ldr	r3, [pc, #32]	; (13ff0 <FreeRTOS_CLIProcessCommand+0x108>)
   13fd0:	2200      	movs	r2, #0
   13fd2:	601a      	str	r2, [r3, #0]
   13fd4:	e007      	b.n	13fe6 <FreeRTOS_CLIProcessCommand+0xfe>
		}
	}
	else
	{
		/* pxCommand was NULL, the command was not found. */
		strncpy( pcWriteBuffer, "Command not recognised.  Enter 'help' to view a list of available commands.\r\n\r\n", xWriteBufferLen );
   13fd6:	687a      	ldr	r2, [r7, #4]
   13fd8:	490c      	ldr	r1, [pc, #48]	; (1400c <FreeRTOS_CLIProcessCommand+0x124>)
   13fda:	68bb      	ldr	r3, [r7, #8]
   13fdc:	0018      	movs	r0, r3
   13fde:	4b0a      	ldr	r3, [pc, #40]	; (14008 <FreeRTOS_CLIProcessCommand+0x120>)
   13fe0:	4798      	blx	r3
		xReturn = pdFALSE;
   13fe2:	2300      	movs	r3, #0
   13fe4:	61fb      	str	r3, [r7, #28]
	}

	return xReturn;
   13fe6:	69fb      	ldr	r3, [r7, #28]
}
   13fe8:	0018      	movs	r0, r3
   13fea:	46bd      	mov	sp, r7
   13fec:	b008      	add	sp, #32
   13fee:	bd80      	pop	{r7, pc}
   13ff0:	20000158 	.word	0x20000158
   13ff4:	20000000 	.word	0x20000000
   13ff8:	0001b77d 	.word	0x0001b77d
   13ffc:	0001b78b 	.word	0x0001b78b
   14000:	00014071 	.word	0x00014071
   14004:	0001bed8 	.word	0x0001bed8
   14008:	0001b7ad 	.word	0x0001b7ad
   1400c:	0001bf30 	.word	0x0001bf30

00014010 <prvHelpCommand>:
	return pcReturn;
}
/*-----------------------------------------------------------*/

static BaseType_t prvHelpCommand( char *pcWriteBuffer, size_t xWriteBufferLen, const char *pcCommandString )
{
   14010:	b580      	push	{r7, lr}
   14012:	b086      	sub	sp, #24
   14014:	af00      	add	r7, sp, #0
   14016:	60f8      	str	r0, [r7, #12]
   14018:	60b9      	str	r1, [r7, #8]
   1401a:	607a      	str	r2, [r7, #4]
static const CLI_Definition_List_Item_t * pxCommand = NULL;
BaseType_t xReturn;

	( void ) pcCommandString;

	if( pxCommand == NULL )
   1401c:	4b11      	ldr	r3, [pc, #68]	; (14064 <prvHelpCommand+0x54>)
   1401e:	681b      	ldr	r3, [r3, #0]
   14020:	2b00      	cmp	r3, #0
   14022:	d102      	bne.n	1402a <prvHelpCommand+0x1a>
	{
		/* Reset the pxCommand pointer back to the start of the list. */
		pxCommand = &xRegisteredCommands;
   14024:	4b0f      	ldr	r3, [pc, #60]	; (14064 <prvHelpCommand+0x54>)
   14026:	4a10      	ldr	r2, [pc, #64]	; (14068 <prvHelpCommand+0x58>)
   14028:	601a      	str	r2, [r3, #0]
	}

	/* Return the next command help string, before moving the pointer on to
	the next command in the list. */
	strncpy( pcWriteBuffer, pxCommand->pxCommandLineDefinition->pcHelpString, xWriteBufferLen );
   1402a:	4b0e      	ldr	r3, [pc, #56]	; (14064 <prvHelpCommand+0x54>)
   1402c:	681b      	ldr	r3, [r3, #0]
   1402e:	681b      	ldr	r3, [r3, #0]
   14030:	6859      	ldr	r1, [r3, #4]
   14032:	68ba      	ldr	r2, [r7, #8]
   14034:	68fb      	ldr	r3, [r7, #12]
   14036:	0018      	movs	r0, r3
   14038:	4b0c      	ldr	r3, [pc, #48]	; (1406c <prvHelpCommand+0x5c>)
   1403a:	4798      	blx	r3
	pxCommand = pxCommand->pxNext;
   1403c:	4b09      	ldr	r3, [pc, #36]	; (14064 <prvHelpCommand+0x54>)
   1403e:	681b      	ldr	r3, [r3, #0]
   14040:	685a      	ldr	r2, [r3, #4]
   14042:	4b08      	ldr	r3, [pc, #32]	; (14064 <prvHelpCommand+0x54>)
   14044:	601a      	str	r2, [r3, #0]

	if( pxCommand == NULL )
   14046:	4b07      	ldr	r3, [pc, #28]	; (14064 <prvHelpCommand+0x54>)
   14048:	681b      	ldr	r3, [r3, #0]
   1404a:	2b00      	cmp	r3, #0
   1404c:	d102      	bne.n	14054 <prvHelpCommand+0x44>
	{
		/* There are no more commands in the list, so there will be no more
		strings to return after this one and pdFALSE should be returned. */
		xReturn = pdFALSE;
   1404e:	2300      	movs	r3, #0
   14050:	617b      	str	r3, [r7, #20]
   14052:	e001      	b.n	14058 <prvHelpCommand+0x48>
	}
	else
	{
		xReturn = pdTRUE;
   14054:	2301      	movs	r3, #1
   14056:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
   14058:	697b      	ldr	r3, [r7, #20]
}
   1405a:	0018      	movs	r0, r3
   1405c:	46bd      	mov	sp, r7
   1405e:	b006      	add	sp, #24
   14060:	bd80      	pop	{r7, pc}
   14062:	46c0      	nop			; (mov r8, r8)
   14064:	2000015c 	.word	0x2000015c
   14068:	20000000 	.word	0x20000000
   1406c:	0001b7ad 	.word	0x0001b7ad

00014070 <prvGetNumberOfParameters>:
/*-----------------------------------------------------------*/

static int8_t prvGetNumberOfParameters( const char *pcCommandString )
{
   14070:	b580      	push	{r7, lr}
   14072:	b084      	sub	sp, #16
   14074:	af00      	add	r7, sp, #0
   14076:	6078      	str	r0, [r7, #4]
int8_t cParameters = 0;
   14078:	230f      	movs	r3, #15
   1407a:	18fb      	adds	r3, r7, r3
   1407c:	2200      	movs	r2, #0
   1407e:	701a      	strb	r2, [r3, #0]
BaseType_t xLastCharacterWasSpace = pdFALSE;
   14080:	2300      	movs	r3, #0
   14082:	60bb      	str	r3, [r7, #8]

	/* Count the number of space delimited words in pcCommandString. */
	while( *pcCommandString != 0x00 )
   14084:	e018      	b.n	140b8 <prvGetNumberOfParameters+0x48>
	{
		if( ( *pcCommandString ) == ' ' )
   14086:	687b      	ldr	r3, [r7, #4]
   14088:	781b      	ldrb	r3, [r3, #0]
   1408a:	2b20      	cmp	r3, #32
   1408c:	d10f      	bne.n	140ae <prvGetNumberOfParameters+0x3e>
		{
			if( xLastCharacterWasSpace != pdTRUE )
   1408e:	68bb      	ldr	r3, [r7, #8]
   14090:	2b01      	cmp	r3, #1
   14092:	d00e      	beq.n	140b2 <prvGetNumberOfParameters+0x42>
			{
				cParameters++;
   14094:	230f      	movs	r3, #15
   14096:	18fb      	adds	r3, r7, r3
   14098:	781b      	ldrb	r3, [r3, #0]
   1409a:	b25b      	sxtb	r3, r3
   1409c:	b2db      	uxtb	r3, r3
   1409e:	3301      	adds	r3, #1
   140a0:	b2da      	uxtb	r2, r3
   140a2:	230f      	movs	r3, #15
   140a4:	18fb      	adds	r3, r7, r3
   140a6:	701a      	strb	r2, [r3, #0]
				xLastCharacterWasSpace = pdTRUE;
   140a8:	2301      	movs	r3, #1
   140aa:	60bb      	str	r3, [r7, #8]
   140ac:	e001      	b.n	140b2 <prvGetNumberOfParameters+0x42>
			}
		}
		else
		{
			xLastCharacterWasSpace = pdFALSE;
   140ae:	2300      	movs	r3, #0
   140b0:	60bb      	str	r3, [r7, #8]
		}

		pcCommandString++;
   140b2:	687b      	ldr	r3, [r7, #4]
   140b4:	3301      	adds	r3, #1
   140b6:	607b      	str	r3, [r7, #4]
	while( *pcCommandString != 0x00 )
   140b8:	687b      	ldr	r3, [r7, #4]
   140ba:	781b      	ldrb	r3, [r3, #0]
   140bc:	2b00      	cmp	r3, #0
   140be:	d1e2      	bne.n	14086 <prvGetNumberOfParameters+0x16>
	}

	/* If the command string ended with spaces, then there will have been too
	many parameters counted. */
	if( xLastCharacterWasSpace == pdTRUE )
   140c0:	68bb      	ldr	r3, [r7, #8]
   140c2:	2b01      	cmp	r3, #1
   140c4:	d109      	bne.n	140da <prvGetNumberOfParameters+0x6a>
	{
		cParameters--;
   140c6:	230f      	movs	r3, #15
   140c8:	18fb      	adds	r3, r7, r3
   140ca:	781b      	ldrb	r3, [r3, #0]
   140cc:	b25b      	sxtb	r3, r3
   140ce:	b2db      	uxtb	r3, r3
   140d0:	3b01      	subs	r3, #1
   140d2:	b2da      	uxtb	r2, r3
   140d4:	230f      	movs	r3, #15
   140d6:	18fb      	adds	r3, r7, r3
   140d8:	701a      	strb	r2, [r3, #0]
	}

	/* The value returned is one less than the number of space delimited words,
	as the first word should be the command itself. */
	return cParameters;
   140da:	230f      	movs	r3, #15
   140dc:	18fb      	adds	r3, r7, r3
   140de:	781b      	ldrb	r3, [r3, #0]
   140e0:	b25b      	sxtb	r3, r3
}
   140e2:	0018      	movs	r0, r3
   140e4:	46bd      	mov	sp, r7
   140e6:	b004      	add	sp, #16
   140e8:	bd80      	pop	{r7, pc}

000140ea <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
   140ea:	b580      	push	{r7, lr}
   140ec:	b082      	sub	sp, #8
   140ee:	af00      	add	r7, sp, #0
   140f0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
   140f2:	687b      	ldr	r3, [r7, #4]
   140f4:	3308      	adds	r3, #8
   140f6:	001a      	movs	r2, r3
   140f8:	687b      	ldr	r3, [r7, #4]
   140fa:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   140fc:	687b      	ldr	r3, [r7, #4]
   140fe:	2201      	movs	r2, #1
   14100:	4252      	negs	r2, r2
   14102:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
   14104:	687b      	ldr	r3, [r7, #4]
   14106:	3308      	adds	r3, #8
   14108:	001a      	movs	r2, r3
   1410a:	687b      	ldr	r3, [r7, #4]
   1410c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
   1410e:	687b      	ldr	r3, [r7, #4]
   14110:	3308      	adds	r3, #8
   14112:	001a      	movs	r2, r3
   14114:	687b      	ldr	r3, [r7, #4]
   14116:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
   14118:	687b      	ldr	r3, [r7, #4]
   1411a:	2200      	movs	r2, #0
   1411c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
   1411e:	46c0      	nop			; (mov r8, r8)
   14120:	46bd      	mov	sp, r7
   14122:	b002      	add	sp, #8
   14124:	bd80      	pop	{r7, pc}

00014126 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
   14126:	b580      	push	{r7, lr}
   14128:	b082      	sub	sp, #8
   1412a:	af00      	add	r7, sp, #0
   1412c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   1412e:	687b      	ldr	r3, [r7, #4]
   14130:	2200      	movs	r2, #0
   14132:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
   14134:	46c0      	nop			; (mov r8, r8)
   14136:	46bd      	mov	sp, r7
   14138:	b002      	add	sp, #8
   1413a:	bd80      	pop	{r7, pc}

0001413c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
   1413c:	b580      	push	{r7, lr}
   1413e:	b084      	sub	sp, #16
   14140:	af00      	add	r7, sp, #0
   14142:	6078      	str	r0, [r7, #4]
   14144:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
   14146:	687b      	ldr	r3, [r7, #4]
   14148:	685b      	ldr	r3, [r3, #4]
   1414a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
   1414c:	683b      	ldr	r3, [r7, #0]
   1414e:	68fa      	ldr	r2, [r7, #12]
   14150:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
   14152:	68fb      	ldr	r3, [r7, #12]
   14154:	689a      	ldr	r2, [r3, #8]
   14156:	683b      	ldr	r3, [r7, #0]
   14158:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
   1415a:	68fb      	ldr	r3, [r7, #12]
   1415c:	689b      	ldr	r3, [r3, #8]
   1415e:	683a      	ldr	r2, [r7, #0]
   14160:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
   14162:	68fb      	ldr	r3, [r7, #12]
   14164:	683a      	ldr	r2, [r7, #0]
   14166:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   14168:	683b      	ldr	r3, [r7, #0]
   1416a:	687a      	ldr	r2, [r7, #4]
   1416c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
   1416e:	687b      	ldr	r3, [r7, #4]
   14170:	681b      	ldr	r3, [r3, #0]
   14172:	1c5a      	adds	r2, r3, #1
   14174:	687b      	ldr	r3, [r7, #4]
   14176:	601a      	str	r2, [r3, #0]
}
   14178:	46c0      	nop			; (mov r8, r8)
   1417a:	46bd      	mov	sp, r7
   1417c:	b004      	add	sp, #16
   1417e:	bd80      	pop	{r7, pc}

00014180 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
   14180:	b580      	push	{r7, lr}
   14182:	b084      	sub	sp, #16
   14184:	af00      	add	r7, sp, #0
   14186:	6078      	str	r0, [r7, #4]
   14188:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
   1418a:	683b      	ldr	r3, [r7, #0]
   1418c:	681b      	ldr	r3, [r3, #0]
   1418e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   14190:	68bb      	ldr	r3, [r7, #8]
   14192:	3301      	adds	r3, #1
   14194:	d103      	bne.n	1419e <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   14196:	687b      	ldr	r3, [r7, #4]
   14198:	691b      	ldr	r3, [r3, #16]
   1419a:	60fb      	str	r3, [r7, #12]
   1419c:	e00c      	b.n	141b8 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
   1419e:	687b      	ldr	r3, [r7, #4]
   141a0:	3308      	adds	r3, #8
   141a2:	60fb      	str	r3, [r7, #12]
   141a4:	e002      	b.n	141ac <vListInsert+0x2c>
   141a6:	68fb      	ldr	r3, [r7, #12]
   141a8:	685b      	ldr	r3, [r3, #4]
   141aa:	60fb      	str	r3, [r7, #12]
   141ac:	68fb      	ldr	r3, [r7, #12]
   141ae:	685b      	ldr	r3, [r3, #4]
   141b0:	681a      	ldr	r2, [r3, #0]
   141b2:	68bb      	ldr	r3, [r7, #8]
   141b4:	429a      	cmp	r2, r3
   141b6:	d9f6      	bls.n	141a6 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   141b8:	68fb      	ldr	r3, [r7, #12]
   141ba:	685a      	ldr	r2, [r3, #4]
   141bc:	683b      	ldr	r3, [r7, #0]
   141be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
   141c0:	683b      	ldr	r3, [r7, #0]
   141c2:	685b      	ldr	r3, [r3, #4]
   141c4:	683a      	ldr	r2, [r7, #0]
   141c6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
   141c8:	683b      	ldr	r3, [r7, #0]
   141ca:	68fa      	ldr	r2, [r7, #12]
   141cc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
   141ce:	68fb      	ldr	r3, [r7, #12]
   141d0:	683a      	ldr	r2, [r7, #0]
   141d2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   141d4:	683b      	ldr	r3, [r7, #0]
   141d6:	687a      	ldr	r2, [r7, #4]
   141d8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
   141da:	687b      	ldr	r3, [r7, #4]
   141dc:	681b      	ldr	r3, [r3, #0]
   141de:	1c5a      	adds	r2, r3, #1
   141e0:	687b      	ldr	r3, [r7, #4]
   141e2:	601a      	str	r2, [r3, #0]
}
   141e4:	46c0      	nop			; (mov r8, r8)
   141e6:	46bd      	mov	sp, r7
   141e8:	b004      	add	sp, #16
   141ea:	bd80      	pop	{r7, pc}

000141ec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
   141ec:	b580      	push	{r7, lr}
   141ee:	b084      	sub	sp, #16
   141f0:	af00      	add	r7, sp, #0
   141f2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
   141f4:	687b      	ldr	r3, [r7, #4]
   141f6:	691b      	ldr	r3, [r3, #16]
   141f8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   141fa:	687b      	ldr	r3, [r7, #4]
   141fc:	685b      	ldr	r3, [r3, #4]
   141fe:	687a      	ldr	r2, [r7, #4]
   14200:	6892      	ldr	r2, [r2, #8]
   14202:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   14204:	687b      	ldr	r3, [r7, #4]
   14206:	689b      	ldr	r3, [r3, #8]
   14208:	687a      	ldr	r2, [r7, #4]
   1420a:	6852      	ldr	r2, [r2, #4]
   1420c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   1420e:	68fb      	ldr	r3, [r7, #12]
   14210:	685a      	ldr	r2, [r3, #4]
   14212:	687b      	ldr	r3, [r7, #4]
   14214:	429a      	cmp	r2, r3
   14216:	d103      	bne.n	14220 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   14218:	687b      	ldr	r3, [r7, #4]
   1421a:	689a      	ldr	r2, [r3, #8]
   1421c:	68fb      	ldr	r3, [r7, #12]
   1421e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
   14220:	687b      	ldr	r3, [r7, #4]
   14222:	2200      	movs	r2, #0
   14224:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
   14226:	68fb      	ldr	r3, [r7, #12]
   14228:	681b      	ldr	r3, [r3, #0]
   1422a:	1e5a      	subs	r2, r3, #1
   1422c:	68fb      	ldr	r3, [r7, #12]
   1422e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   14230:	68fb      	ldr	r3, [r7, #12]
   14232:	681b      	ldr	r3, [r3, #0]
}
   14234:	0018      	movs	r0, r3
   14236:	46bd      	mov	sp, r7
   14238:	b004      	add	sp, #16
   1423a:	bd80      	pop	{r7, pc}

0001423c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
   1423c:	b580      	push	{r7, lr}
   1423e:	b084      	sub	sp, #16
   14240:	af00      	add	r7, sp, #0
   14242:	60f8      	str	r0, [r7, #12]
   14244:	60b9      	str	r1, [r7, #8]
   14246:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
   14248:	68fb      	ldr	r3, [r7, #12]
   1424a:	3b04      	subs	r3, #4
   1424c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   1424e:	68fb      	ldr	r3, [r7, #12]
   14250:	2280      	movs	r2, #128	; 0x80
   14252:	0452      	lsls	r2, r2, #17
   14254:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
   14256:	68fb      	ldr	r3, [r7, #12]
   14258:	3b04      	subs	r3, #4
   1425a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
   1425c:	68ba      	ldr	r2, [r7, #8]
   1425e:	68fb      	ldr	r3, [r7, #12]
   14260:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
   14262:	68fb      	ldr	r3, [r7, #12]
   14264:	3b04      	subs	r3, #4
   14266:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
   14268:	4a08      	ldr	r2, [pc, #32]	; (1428c <pxPortInitialiseStack+0x50>)
   1426a:	68fb      	ldr	r3, [r7, #12]
   1426c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
   1426e:	68fb      	ldr	r3, [r7, #12]
   14270:	3b14      	subs	r3, #20
   14272:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
   14274:	687a      	ldr	r2, [r7, #4]
   14276:	68fb      	ldr	r3, [r7, #12]
   14278:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
   1427a:	68fb      	ldr	r3, [r7, #12]
   1427c:	3b20      	subs	r3, #32
   1427e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
   14280:	68fb      	ldr	r3, [r7, #12]
}
   14282:	0018      	movs	r0, r3
   14284:	46bd      	mov	sp, r7
   14286:	b004      	add	sp, #16
   14288:	bd80      	pop	{r7, pc}
   1428a:	46c0      	nop			; (mov r8, r8)
   1428c:	00014291 	.word	0x00014291

00014290 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
   14290:	b580      	push	{r7, lr}
   14292:	b082      	sub	sp, #8
   14294:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
   14296:	2300      	movs	r3, #0
   14298:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
   1429a:	4b07      	ldr	r3, [pc, #28]	; (142b8 <prvTaskExitError+0x28>)
   1429c:	681b      	ldr	r3, [r3, #0]
   1429e:	3301      	adds	r3, #1
   142a0:	d001      	beq.n	142a6 <prvTaskExitError+0x16>
   142a2:	b672      	cpsid	i
   142a4:	e7fe      	b.n	142a4 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
   142a6:	b672      	cpsid	i
	while( ulDummy == 0 )
   142a8:	46c0      	nop			; (mov r8, r8)
   142aa:	687b      	ldr	r3, [r7, #4]
   142ac:	2b00      	cmp	r3, #0
   142ae:	d0fc      	beq.n	142aa <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
   142b0:	46c0      	nop			; (mov r8, r8)
   142b2:	46bd      	mov	sp, r7
   142b4:	b002      	add	sp, #8
   142b6:	bd80      	pop	{r7, pc}
   142b8:	20000008 	.word	0x20000008

000142bc <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
   142bc:	b580      	push	{r7, lr}
   142be:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
   142c0:	46c0      	nop			; (mov r8, r8)
   142c2:	46bd      	mov	sp, r7
   142c4:	bd80      	pop	{r7, pc}
	...

000142d0 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
   142d0:	4a0b      	ldr	r2, [pc, #44]	; (14300 <pxCurrentTCBConst2>)
   142d2:	6813      	ldr	r3, [r2, #0]
   142d4:	6818      	ldr	r0, [r3, #0]
   142d6:	3020      	adds	r0, #32
   142d8:	f380 8809 	msr	PSP, r0
   142dc:	2002      	movs	r0, #2
   142de:	f380 8814 	msr	CONTROL, r0
   142e2:	f3bf 8f6f 	isb	sy
   142e6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
   142e8:	46ae      	mov	lr, r5
   142ea:	bc08      	pop	{r3}
   142ec:	bc04      	pop	{r2}
   142ee:	b662      	cpsie	i
   142f0:	4718      	bx	r3
   142f2:	46c0      	nop			; (mov r8, r8)
   142f4:	46c0      	nop			; (mov r8, r8)
   142f6:	46c0      	nop			; (mov r8, r8)
   142f8:	46c0      	nop			; (mov r8, r8)
   142fa:	46c0      	nop			; (mov r8, r8)
   142fc:	46c0      	nop			; (mov r8, r8)
   142fe:	46c0      	nop			; (mov r8, r8)

00014300 <pxCurrentTCBConst2>:
   14300:	20002878 	.word	0x20002878
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
   14304:	46c0      	nop			; (mov r8, r8)
   14306:	46c0      	nop			; (mov r8, r8)

00014308 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
   14308:	b580      	push	{r7, lr}
   1430a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
   1430c:	4b0e      	ldr	r3, [pc, #56]	; (14348 <xPortStartScheduler+0x40>)
   1430e:	4a0e      	ldr	r2, [pc, #56]	; (14348 <xPortStartScheduler+0x40>)
   14310:	6812      	ldr	r2, [r2, #0]
   14312:	21ff      	movs	r1, #255	; 0xff
   14314:	0409      	lsls	r1, r1, #16
   14316:	430a      	orrs	r2, r1
   14318:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
   1431a:	4b0b      	ldr	r3, [pc, #44]	; (14348 <xPortStartScheduler+0x40>)
   1431c:	4a0a      	ldr	r2, [pc, #40]	; (14348 <xPortStartScheduler+0x40>)
   1431e:	6812      	ldr	r2, [r2, #0]
   14320:	21ff      	movs	r1, #255	; 0xff
   14322:	0609      	lsls	r1, r1, #24
   14324:	430a      	orrs	r2, r1
   14326:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
   14328:	4b08      	ldr	r3, [pc, #32]	; (1434c <xPortStartScheduler+0x44>)
   1432a:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   1432c:	4b08      	ldr	r3, [pc, #32]	; (14350 <xPortStartScheduler+0x48>)
   1432e:	2200      	movs	r2, #0
   14330:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
   14332:	4b08      	ldr	r3, [pc, #32]	; (14354 <xPortStartScheduler+0x4c>)
   14334:	4798      	blx	r3
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
   14336:	4b08      	ldr	r3, [pc, #32]	; (14358 <xPortStartScheduler+0x50>)
   14338:	4798      	blx	r3
	prvTaskExitError();
   1433a:	4b08      	ldr	r3, [pc, #32]	; (1435c <xPortStartScheduler+0x54>)
   1433c:	4798      	blx	r3

	/* Should not get here! */
	return 0;
   1433e:	2300      	movs	r3, #0
}
   14340:	0018      	movs	r0, r3
   14342:	46bd      	mov	sp, r7
   14344:	bd80      	pop	{r7, pc}
   14346:	46c0      	nop			; (mov r8, r8)
   14348:	e000ed20 	.word	0xe000ed20
   1434c:	00014469 	.word	0x00014469
   14350:	20000008 	.word	0x20000008
   14354:	000142d1 	.word	0x000142d1
   14358:	00015a01 	.word	0x00015a01
   1435c:	00014291 	.word	0x00014291

00014360 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
   14360:	b580      	push	{r7, lr}
   14362:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
   14364:	4b03      	ldr	r3, [pc, #12]	; (14374 <vPortYield+0x14>)
   14366:	2280      	movs	r2, #128	; 0x80
   14368:	0552      	lsls	r2, r2, #21
   1436a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	//__asm volatile( "dsb" ::: "memory" );
	//__asm volatile( "isb" );
}
   1436c:	46c0      	nop			; (mov r8, r8)
   1436e:	46bd      	mov	sp, r7
   14370:	bd80      	pop	{r7, pc}
   14372:	46c0      	nop			; (mov r8, r8)
   14374:	e000ed04 	.word	0xe000ed04

00014378 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   14378:	b580      	push	{r7, lr}
   1437a:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
   1437c:	b672      	cpsid	i
    uxCriticalNesting++;
   1437e:	4b06      	ldr	r3, [pc, #24]	; (14398 <vPortEnterCritical+0x20>)
   14380:	681b      	ldr	r3, [r3, #0]
   14382:	1c5a      	adds	r2, r3, #1
   14384:	4b04      	ldr	r3, [pc, #16]	; (14398 <vPortEnterCritical+0x20>)
   14386:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
   14388:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
   1438c:	f3bf 8f6f 	isb	sy
}
   14390:	46c0      	nop			; (mov r8, r8)
   14392:	46bd      	mov	sp, r7
   14394:	bd80      	pop	{r7, pc}
   14396:	46c0      	nop			; (mov r8, r8)
   14398:	20000008 	.word	0x20000008

0001439c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   1439c:	b580      	push	{r7, lr}
   1439e:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
   143a0:	4b09      	ldr	r3, [pc, #36]	; (143c8 <vPortExitCritical+0x2c>)
   143a2:	681b      	ldr	r3, [r3, #0]
   143a4:	2b00      	cmp	r3, #0
   143a6:	d101      	bne.n	143ac <vPortExitCritical+0x10>
   143a8:	b672      	cpsid	i
   143aa:	e7fe      	b.n	143aa <vPortExitCritical+0xe>
    uxCriticalNesting--;
   143ac:	4b06      	ldr	r3, [pc, #24]	; (143c8 <vPortExitCritical+0x2c>)
   143ae:	681b      	ldr	r3, [r3, #0]
   143b0:	1e5a      	subs	r2, r3, #1
   143b2:	4b05      	ldr	r3, [pc, #20]	; (143c8 <vPortExitCritical+0x2c>)
   143b4:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
   143b6:	4b04      	ldr	r3, [pc, #16]	; (143c8 <vPortExitCritical+0x2c>)
   143b8:	681b      	ldr	r3, [r3, #0]
   143ba:	2b00      	cmp	r3, #0
   143bc:	d100      	bne.n	143c0 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
   143be:	b662      	cpsie	i
    }
}
   143c0:	46c0      	nop			; (mov r8, r8)
   143c2:	46bd      	mov	sp, r7
   143c4:	bd80      	pop	{r7, pc}
   143c6:	46c0      	nop			; (mov r8, r8)
   143c8:	20000008 	.word	0x20000008

000143cc <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
   143cc:	f3ef 8010 	mrs	r0, PRIMASK
   143d0:	b672      	cpsid	i
   143d2:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
   143d4:	46c0      	nop			; (mov r8, r8)
   143d6:	0018      	movs	r0, r3

000143d8 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
   143d8:	f380 8810 	msr	PRIMASK, r0
   143dc:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
   143de:	46c0      	nop			; (mov r8, r8)

000143e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
   143e0:	f3ef 8009 	mrs	r0, PSP
   143e4:	4b0e      	ldr	r3, [pc, #56]	; (14420 <pxCurrentTCBConst>)
   143e6:	681a      	ldr	r2, [r3, #0]
   143e8:	3820      	subs	r0, #32
   143ea:	6010      	str	r0, [r2, #0]
   143ec:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
   143ee:	4644      	mov	r4, r8
   143f0:	464d      	mov	r5, r9
   143f2:	4656      	mov	r6, sl
   143f4:	465f      	mov	r7, fp
   143f6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
   143f8:	b508      	push	{r3, lr}
   143fa:	b672      	cpsid	i
   143fc:	f001 fb00 	bl	15a00 <vTaskSwitchContext>
   14400:	b662      	cpsie	i
   14402:	bc0c      	pop	{r2, r3}
   14404:	6811      	ldr	r1, [r2, #0]
   14406:	6808      	ldr	r0, [r1, #0]
   14408:	3010      	adds	r0, #16
   1440a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
   1440c:	46a0      	mov	r8, r4
   1440e:	46a9      	mov	r9, r5
   14410:	46b2      	mov	sl, r6
   14412:	46bb      	mov	fp, r7
   14414:	f380 8809 	msr	PSP, r0
   14418:	3820      	subs	r0, #32
   1441a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
   1441c:	4718      	bx	r3
   1441e:	46c0      	nop			; (mov r8, r8)

00014420 <pxCurrentTCBConst>:
   14420:	20002878 	.word	0x20002878
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
   14424:	46c0      	nop			; (mov r8, r8)
   14426:	46c0      	nop			; (mov r8, r8)

00014428 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
   14428:	b580      	push	{r7, lr}
   1442a:	b082      	sub	sp, #8
   1442c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
   1442e:	4b0a      	ldr	r3, [pc, #40]	; (14458 <SysTick_Handler+0x30>)
   14430:	4798      	blx	r3
   14432:	0003      	movs	r3, r0
   14434:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
   14436:	4b09      	ldr	r3, [pc, #36]	; (1445c <SysTick_Handler+0x34>)
   14438:	4798      	blx	r3
   1443a:	1e03      	subs	r3, r0, #0
   1443c:	d003      	beq.n	14446 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
   1443e:	4b08      	ldr	r3, [pc, #32]	; (14460 <SysTick_Handler+0x38>)
   14440:	2280      	movs	r2, #128	; 0x80
   14442:	0552      	lsls	r2, r2, #21
   14444:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
   14446:	687b      	ldr	r3, [r7, #4]
   14448:	0018      	movs	r0, r3
   1444a:	4b06      	ldr	r3, [pc, #24]	; (14464 <SysTick_Handler+0x3c>)
   1444c:	4798      	blx	r3
}
   1444e:	46c0      	nop			; (mov r8, r8)
   14450:	46bd      	mov	sp, r7
   14452:	b002      	add	sp, #8
   14454:	bd80      	pop	{r7, pc}
   14456:	46c0      	nop			; (mov r8, r8)
   14458:	000143cd 	.word	0x000143cd
   1445c:	0001588d 	.word	0x0001588d
   14460:	e000ed04 	.word	0xe000ed04
   14464:	000143d9 	.word	0x000143d9

00014468 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
   14468:	b5b0      	push	{r4, r5, r7, lr}
   1446a:	af00      	add	r7, sp, #0
	/* Stop and reset the SysTick. */
	*(portNVIC_SYSTICK_CTRL) = 0UL;
   1446c:	4b0b      	ldr	r3, [pc, #44]	; (1449c <prvSetupTimerInterrupt+0x34>)
   1446e:	2200      	movs	r2, #0
   14470:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSTICK_CURRENT_VALUE) = 0UL;
   14472:	4b0b      	ldr	r3, [pc, #44]	; (144a0 <prvSetupTimerInterrupt+0x38>)
   14474:	2200      	movs	r2, #0
   14476:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	*(portNVIC_SYSTICK_LOAD) = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
   14478:	4c0a      	ldr	r4, [pc, #40]	; (144a4 <prvSetupTimerInterrupt+0x3c>)
   1447a:	2000      	movs	r0, #0
   1447c:	4b0a      	ldr	r3, [pc, #40]	; (144a8 <prvSetupTimerInterrupt+0x40>)
   1447e:	4798      	blx	r3
   14480:	4b0a      	ldr	r3, [pc, #40]	; (144ac <prvSetupTimerInterrupt+0x44>)
   14482:	22fa      	movs	r2, #250	; 0xfa
   14484:	0091      	lsls	r1, r2, #2
   14486:	4798      	blx	r3
   14488:	0003      	movs	r3, r0
   1448a:	3b01      	subs	r3, #1
   1448c:	6023      	str	r3, [r4, #0]
	*(portNVIC_SYSTICK_CTRL) = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
   1448e:	4b03      	ldr	r3, [pc, #12]	; (1449c <prvSetupTimerInterrupt+0x34>)
   14490:	2207      	movs	r2, #7
   14492:	601a      	str	r2, [r3, #0]
}
   14494:	46c0      	nop			; (mov r8, r8)
   14496:	46bd      	mov	sp, r7
   14498:	bdb0      	pop	{r4, r5, r7, pc}
   1449a:	46c0      	nop			; (mov r8, r8)
   1449c:	e000e010 	.word	0xe000e010
   144a0:	e000e018 	.word	0xe000e018
   144a4:	e000e014 	.word	0xe000e014
   144a8:	0001921d 	.word	0x0001921d
   144ac:	00019acd 	.word	0x00019acd

000144b0 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   144b0:	b580      	push	{r7, lr}
   144b2:	b084      	sub	sp, #16
   144b4:	af00      	add	r7, sp, #0
   144b6:	6078      	str	r0, [r7, #4]
void *pvReturn = NULL;
   144b8:	2300      	movs	r3, #0
   144ba:	60fb      	str	r3, [r7, #12]
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if( portBYTE_ALIGNMENT != 1 )
	{
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
   144bc:	687b      	ldr	r3, [r7, #4]
   144be:	2207      	movs	r2, #7
   144c0:	4013      	ands	r3, r2
   144c2:	d004      	beq.n	144ce <pvPortMalloc+0x1e>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   144c4:	687b      	ldr	r3, [r7, #4]
   144c6:	2207      	movs	r2, #7
   144c8:	4393      	bics	r3, r2
   144ca:	3308      	adds	r3, #8
   144cc:	607b      	str	r3, [r7, #4]
		}
	}
	#endif

	vTaskSuspendAll();
   144ce:	4b19      	ldr	r3, [pc, #100]	; (14534 <pvPortMalloc+0x84>)
   144d0:	4798      	blx	r3
	{
		if( pucAlignedHeap == NULL )
   144d2:	4b19      	ldr	r3, [pc, #100]	; (14538 <pvPortMalloc+0x88>)
   144d4:	681b      	ldr	r3, [r3, #0]
   144d6:	2b00      	cmp	r3, #0
   144d8:	d105      	bne.n	144e6 <pvPortMalloc+0x36>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
   144da:	4b18      	ldr	r3, [pc, #96]	; (1453c <pvPortMalloc+0x8c>)
   144dc:	2207      	movs	r2, #7
   144de:	4393      	bics	r3, r2
   144e0:	001a      	movs	r2, r3
   144e2:	4b15      	ldr	r3, [pc, #84]	; (14538 <pvPortMalloc+0x88>)
   144e4:	601a      	str	r2, [r3, #0]
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
   144e6:	4b16      	ldr	r3, [pc, #88]	; (14540 <pvPortMalloc+0x90>)
   144e8:	681a      	ldr	r2, [r3, #0]
   144ea:	687b      	ldr	r3, [r7, #4]
   144ec:	18d3      	adds	r3, r2, r3
   144ee:	4a15      	ldr	r2, [pc, #84]	; (14544 <pvPortMalloc+0x94>)
   144f0:	4293      	cmp	r3, r2
   144f2:	d813      	bhi.n	1451c <pvPortMalloc+0x6c>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
   144f4:	4b12      	ldr	r3, [pc, #72]	; (14540 <pvPortMalloc+0x90>)
   144f6:	681a      	ldr	r2, [r3, #0]
   144f8:	687b      	ldr	r3, [r7, #4]
   144fa:	18d2      	adds	r2, r2, r3
   144fc:	4b10      	ldr	r3, [pc, #64]	; (14540 <pvPortMalloc+0x90>)
   144fe:	681b      	ldr	r3, [r3, #0]
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
   14500:	429a      	cmp	r2, r3
   14502:	d90b      	bls.n	1451c <pvPortMalloc+0x6c>
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
   14504:	4b0c      	ldr	r3, [pc, #48]	; (14538 <pvPortMalloc+0x88>)
   14506:	681a      	ldr	r2, [r3, #0]
   14508:	4b0d      	ldr	r3, [pc, #52]	; (14540 <pvPortMalloc+0x90>)
   1450a:	681b      	ldr	r3, [r3, #0]
   1450c:	18d3      	adds	r3, r2, r3
   1450e:	60fb      	str	r3, [r7, #12]
			xNextFreeByte += xWantedSize;
   14510:	4b0b      	ldr	r3, [pc, #44]	; (14540 <pvPortMalloc+0x90>)
   14512:	681a      	ldr	r2, [r3, #0]
   14514:	687b      	ldr	r3, [r7, #4]
   14516:	18d2      	adds	r2, r2, r3
   14518:	4b09      	ldr	r3, [pc, #36]	; (14540 <pvPortMalloc+0x90>)
   1451a:	601a      	str	r2, [r3, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
   1451c:	4b0a      	ldr	r3, [pc, #40]	; (14548 <pvPortMalloc+0x98>)
   1451e:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
   14520:	68fb      	ldr	r3, [r7, #12]
   14522:	2b00      	cmp	r3, #0
   14524:	d101      	bne.n	1452a <pvPortMalloc+0x7a>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
   14526:	4b09      	ldr	r3, [pc, #36]	; (1454c <pvPortMalloc+0x9c>)
   14528:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
   1452a:	68fb      	ldr	r3, [r7, #12]
}
   1452c:	0018      	movs	r0, r3
   1452e:	46bd      	mov	sp, r7
   14530:	b004      	add	sp, #16
   14532:	bd80      	pop	{r7, pc}
   14534:	00015725 	.word	0x00015725
   14538:	20002874 	.word	0x20002874
   1453c:	20000168 	.word	0x20000168
   14540:	20002870 	.word	0x20002870
   14544:	00002707 	.word	0x00002707
   14548:	0001573d 	.word	0x0001573d
   1454c:	00019a9d 	.word	0x00019a9d

00014550 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   14550:	b580      	push	{r7, lr}
   14552:	b082      	sub	sp, #8
   14554:	af00      	add	r7, sp, #0
   14556:	6078      	str	r0, [r7, #4]
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
   14558:	687b      	ldr	r3, [r7, #4]
   1455a:	2b00      	cmp	r3, #0
   1455c:	d001      	beq.n	14562 <vPortFree+0x12>
   1455e:	b672      	cpsid	i
   14560:	e7fe      	b.n	14560 <vPortFree+0x10>
}
   14562:	46c0      	nop			; (mov r8, r8)
   14564:	46bd      	mov	sp, r7
   14566:	b002      	add	sp, #8
   14568:	bd80      	pop	{r7, pc}
	...

0001456c <xPortGetFreeHeapSize>:
	xNextFreeByte = ( size_t ) 0;
}
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
   1456c:	b580      	push	{r7, lr}
   1456e:	af00      	add	r7, sp, #0
	return ( configADJUSTED_HEAP_SIZE - xNextFreeByte );
   14570:	4b03      	ldr	r3, [pc, #12]	; (14580 <xPortGetFreeHeapSize+0x14>)
   14572:	681b      	ldr	r3, [r3, #0]
   14574:	4a03      	ldr	r2, [pc, #12]	; (14584 <xPortGetFreeHeapSize+0x18>)
   14576:	1ad3      	subs	r3, r2, r3
}
   14578:	0018      	movs	r0, r3
   1457a:	46bd      	mov	sp, r7
   1457c:	bd80      	pop	{r7, pc}
   1457e:	46c0      	nop			; (mov r8, r8)
   14580:	20002870 	.word	0x20002870
   14584:	00002708 	.word	0x00002708

00014588 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
   14588:	b580      	push	{r7, lr}
   1458a:	b084      	sub	sp, #16
   1458c:	af00      	add	r7, sp, #0
   1458e:	6078      	str	r0, [r7, #4]
   14590:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   14592:	687b      	ldr	r3, [r7, #4]
   14594:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
   14596:	68fb      	ldr	r3, [r7, #12]
   14598:	2b00      	cmp	r3, #0
   1459a:	d101      	bne.n	145a0 <xQueueGenericReset+0x18>
   1459c:	b672      	cpsid	i
   1459e:	e7fe      	b.n	1459e <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
   145a0:	4b23      	ldr	r3, [pc, #140]	; (14630 <xQueueGenericReset+0xa8>)
   145a2:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   145a4:	68fb      	ldr	r3, [r7, #12]
   145a6:	681a      	ldr	r2, [r3, #0]
   145a8:	68fb      	ldr	r3, [r7, #12]
   145aa:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
   145ac:	68fb      	ldr	r3, [r7, #12]
   145ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   145b0:	434b      	muls	r3, r1
   145b2:	18d2      	adds	r2, r2, r3
   145b4:	68fb      	ldr	r3, [r7, #12]
   145b6:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
   145b8:	68fb      	ldr	r3, [r7, #12]
   145ba:	2200      	movs	r2, #0
   145bc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   145be:	68fb      	ldr	r3, [r7, #12]
   145c0:	681a      	ldr	r2, [r3, #0]
   145c2:	68fb      	ldr	r3, [r7, #12]
   145c4:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
   145c6:	68fb      	ldr	r3, [r7, #12]
   145c8:	681a      	ldr	r2, [r3, #0]
   145ca:	68fb      	ldr	r3, [r7, #12]
   145cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   145ce:	1e59      	subs	r1, r3, #1
   145d0:	68fb      	ldr	r3, [r7, #12]
   145d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   145d4:	434b      	muls	r3, r1
   145d6:	18d2      	adds	r2, r2, r3
   145d8:	68fb      	ldr	r3, [r7, #12]
   145da:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
   145dc:	68fb      	ldr	r3, [r7, #12]
   145de:	2244      	movs	r2, #68	; 0x44
   145e0:	21ff      	movs	r1, #255	; 0xff
   145e2:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
   145e4:	68fb      	ldr	r3, [r7, #12]
   145e6:	2245      	movs	r2, #69	; 0x45
   145e8:	21ff      	movs	r1, #255	; 0xff
   145ea:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
   145ec:	683b      	ldr	r3, [r7, #0]
   145ee:	2b00      	cmp	r3, #0
   145f0:	d10d      	bne.n	1460e <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   145f2:	68fb      	ldr	r3, [r7, #12]
   145f4:	691b      	ldr	r3, [r3, #16]
   145f6:	2b00      	cmp	r3, #0
   145f8:	d013      	beq.n	14622 <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   145fa:	68fb      	ldr	r3, [r7, #12]
   145fc:	3310      	adds	r3, #16
   145fe:	0018      	movs	r0, r3
   14600:	4b0c      	ldr	r3, [pc, #48]	; (14634 <xQueueGenericReset+0xac>)
   14602:	4798      	blx	r3
   14604:	1e03      	subs	r3, r0, #0
   14606:	d00c      	beq.n	14622 <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
   14608:	4b0b      	ldr	r3, [pc, #44]	; (14638 <xQueueGenericReset+0xb0>)
   1460a:	4798      	blx	r3
   1460c:	e009      	b.n	14622 <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   1460e:	68fb      	ldr	r3, [r7, #12]
   14610:	3310      	adds	r3, #16
   14612:	0018      	movs	r0, r3
   14614:	4b09      	ldr	r3, [pc, #36]	; (1463c <xQueueGenericReset+0xb4>)
   14616:	4798      	blx	r3
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   14618:	68fb      	ldr	r3, [r7, #12]
   1461a:	3324      	adds	r3, #36	; 0x24
   1461c:	0018      	movs	r0, r3
   1461e:	4b07      	ldr	r3, [pc, #28]	; (1463c <xQueueGenericReset+0xb4>)
   14620:	4798      	blx	r3
		}
	}
	taskEXIT_CRITICAL();
   14622:	4b07      	ldr	r3, [pc, #28]	; (14640 <xQueueGenericReset+0xb8>)
   14624:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
   14626:	2301      	movs	r3, #1
}
   14628:	0018      	movs	r0, r3
   1462a:	46bd      	mov	sp, r7
   1462c:	b004      	add	sp, #16
   1462e:	bd80      	pop	{r7, pc}
   14630:	00014379 	.word	0x00014379
   14634:	00015b61 	.word	0x00015b61
   14638:	00014361 	.word	0x00014361
   1463c:	000140eb 	.word	0x000140eb
   14640:	0001439d 	.word	0x0001439d

00014644 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
   14644:	b590      	push	{r4, r7, lr}
   14646:	b08b      	sub	sp, #44	; 0x2c
   14648:	af02      	add	r7, sp, #8
   1464a:	60f8      	str	r0, [r7, #12]
   1464c:	60b9      	str	r1, [r7, #8]
   1464e:	1dfb      	adds	r3, r7, #7
   14650:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
   14652:	68fb      	ldr	r3, [r7, #12]
   14654:	2b00      	cmp	r3, #0
   14656:	d101      	bne.n	1465c <xQueueGenericCreate+0x18>
   14658:	b672      	cpsid	i
   1465a:	e7fe      	b.n	1465a <xQueueGenericCreate+0x16>

		if( uxItemSize == ( UBaseType_t ) 0 )
   1465c:	68bb      	ldr	r3, [r7, #8]
   1465e:	2b00      	cmp	r3, #0
   14660:	d102      	bne.n	14668 <xQueueGenericCreate+0x24>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
   14662:	2300      	movs	r3, #0
   14664:	61fb      	str	r3, [r7, #28]
   14666:	e003      	b.n	14670 <xQueueGenericCreate+0x2c>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   14668:	68fb      	ldr	r3, [r7, #12]
   1466a:	68ba      	ldr	r2, [r7, #8]
   1466c:	4353      	muls	r3, r2
   1466e:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
   14670:	69fb      	ldr	r3, [r7, #28]
   14672:	334c      	adds	r3, #76	; 0x4c
   14674:	0018      	movs	r0, r3
   14676:	4b0c      	ldr	r3, [pc, #48]	; (146a8 <xQueueGenericCreate+0x64>)
   14678:	4798      	blx	r3
   1467a:	0003      	movs	r3, r0
   1467c:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
   1467e:	69bb      	ldr	r3, [r7, #24]
   14680:	2b00      	cmp	r3, #0
   14682:	d00c      	beq.n	1469e <xQueueGenericCreate+0x5a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
   14684:	69bb      	ldr	r3, [r7, #24]
   14686:	334c      	adds	r3, #76	; 0x4c
   14688:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
   1468a:	1dfb      	adds	r3, r7, #7
   1468c:	781c      	ldrb	r4, [r3, #0]
   1468e:	697a      	ldr	r2, [r7, #20]
   14690:	68b9      	ldr	r1, [r7, #8]
   14692:	68f8      	ldr	r0, [r7, #12]
   14694:	69bb      	ldr	r3, [r7, #24]
   14696:	9300      	str	r3, [sp, #0]
   14698:	0023      	movs	r3, r4
   1469a:	4c04      	ldr	r4, [pc, #16]	; (146ac <xQueueGenericCreate+0x68>)
   1469c:	47a0      	blx	r4
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
   1469e:	69bb      	ldr	r3, [r7, #24]
	}
   146a0:	0018      	movs	r0, r3
   146a2:	46bd      	mov	sp, r7
   146a4:	b009      	add	sp, #36	; 0x24
   146a6:	bd90      	pop	{r4, r7, pc}
   146a8:	000144b1 	.word	0x000144b1
   146ac:	000146b1 	.word	0x000146b1

000146b0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
   146b0:	b580      	push	{r7, lr}
   146b2:	b084      	sub	sp, #16
   146b4:	af00      	add	r7, sp, #0
   146b6:	60f8      	str	r0, [r7, #12]
   146b8:	60b9      	str	r1, [r7, #8]
   146ba:	607a      	str	r2, [r7, #4]
   146bc:	001a      	movs	r2, r3
   146be:	1cfb      	adds	r3, r7, #3
   146c0:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
   146c2:	68bb      	ldr	r3, [r7, #8]
   146c4:	2b00      	cmp	r3, #0
   146c6:	d103      	bne.n	146d0 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
   146c8:	69bb      	ldr	r3, [r7, #24]
   146ca:	69ba      	ldr	r2, [r7, #24]
   146cc:	601a      	str	r2, [r3, #0]
   146ce:	e002      	b.n	146d6 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
   146d0:	69bb      	ldr	r3, [r7, #24]
   146d2:	687a      	ldr	r2, [r7, #4]
   146d4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
   146d6:	69bb      	ldr	r3, [r7, #24]
   146d8:	68fa      	ldr	r2, [r7, #12]
   146da:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
   146dc:	69bb      	ldr	r3, [r7, #24]
   146de:	68ba      	ldr	r2, [r7, #8]
   146e0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
   146e2:	69bb      	ldr	r3, [r7, #24]
   146e4:	2101      	movs	r1, #1
   146e6:	0018      	movs	r0, r3
   146e8:	4b04      	ldr	r3, [pc, #16]	; (146fc <prvInitialiseNewQueue+0x4c>)
   146ea:	4798      	blx	r3
	}
	#endif /* configUSE_TRACE_FACILITY */

	#if( configUSE_QUEUE_SETS == 1 )
	{
		pxNewQueue->pxQueueSetContainer = NULL;
   146ec:	69bb      	ldr	r3, [r7, #24]
   146ee:	2200      	movs	r2, #0
   146f0:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
   146f2:	46c0      	nop			; (mov r8, r8)
   146f4:	46bd      	mov	sp, r7
   146f6:	b004      	add	sp, #16
   146f8:	bd80      	pop	{r7, pc}
   146fa:	46c0      	nop			; (mov r8, r8)
   146fc:	00014589 	.word	0x00014589

00014700 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
   14700:	b590      	push	{r4, r7, lr}
   14702:	b083      	sub	sp, #12
   14704:	af00      	add	r7, sp, #0
   14706:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
   14708:	687b      	ldr	r3, [r7, #4]
   1470a:	2b00      	cmp	r3, #0
   1470c:	d00e      	beq.n	1472c <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
   1470e:	687b      	ldr	r3, [r7, #4]
   14710:	2200      	movs	r2, #0
   14712:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
   14714:	687b      	ldr	r3, [r7, #4]
   14716:	2200      	movs	r2, #0
   14718:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
   1471a:	687b      	ldr	r3, [r7, #4]
   1471c:	2200      	movs	r2, #0
   1471e:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
   14720:	6878      	ldr	r0, [r7, #4]
   14722:	2300      	movs	r3, #0
   14724:	2200      	movs	r2, #0
   14726:	2100      	movs	r1, #0
   14728:	4c02      	ldr	r4, [pc, #8]	; (14734 <prvInitialiseMutex+0x34>)
   1472a:	47a0      	blx	r4
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
   1472c:	46c0      	nop			; (mov r8, r8)
   1472e:	46bd      	mov	sp, r7
   14730:	b003      	add	sp, #12
   14732:	bd90      	pop	{r4, r7, pc}
   14734:	00014779 	.word	0x00014779

00014738 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
   14738:	b580      	push	{r7, lr}
   1473a:	b086      	sub	sp, #24
   1473c:	af00      	add	r7, sp, #0
   1473e:	0002      	movs	r2, r0
   14740:	1dfb      	adds	r3, r7, #7
   14742:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
   14744:	2301      	movs	r3, #1
   14746:	617b      	str	r3, [r7, #20]
   14748:	2300      	movs	r3, #0
   1474a:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
   1474c:	1dfb      	adds	r3, r7, #7
   1474e:	781a      	ldrb	r2, [r3, #0]
   14750:	6939      	ldr	r1, [r7, #16]
   14752:	697b      	ldr	r3, [r7, #20]
   14754:	0018      	movs	r0, r3
   14756:	4b06      	ldr	r3, [pc, #24]	; (14770 <xQueueCreateMutex+0x38>)
   14758:	4798      	blx	r3
   1475a:	0003      	movs	r3, r0
   1475c:	60fb      	str	r3, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
   1475e:	68fb      	ldr	r3, [r7, #12]
   14760:	0018      	movs	r0, r3
   14762:	4b04      	ldr	r3, [pc, #16]	; (14774 <xQueueCreateMutex+0x3c>)
   14764:	4798      	blx	r3

		return pxNewQueue;
   14766:	68fb      	ldr	r3, [r7, #12]
	}
   14768:	0018      	movs	r0, r3
   1476a:	46bd      	mov	sp, r7
   1476c:	b006      	add	sp, #24
   1476e:	bd80      	pop	{r7, pc}
   14770:	00014645 	.word	0x00014645
   14774:	00014701 	.word	0x00014701

00014778 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
   14778:	b580      	push	{r7, lr}
   1477a:	b08a      	sub	sp, #40	; 0x28
   1477c:	af00      	add	r7, sp, #0
   1477e:	60f8      	str	r0, [r7, #12]
   14780:	60b9      	str	r1, [r7, #8]
   14782:	607a      	str	r2, [r7, #4]
   14784:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
   14786:	2300      	movs	r3, #0
   14788:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   1478a:	68fb      	ldr	r3, [r7, #12]
   1478c:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
   1478e:	6a3b      	ldr	r3, [r7, #32]
   14790:	2b00      	cmp	r3, #0
   14792:	d101      	bne.n	14798 <xQueueGenericSend+0x20>
   14794:	b672      	cpsid	i
   14796:	e7fe      	b.n	14796 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   14798:	68bb      	ldr	r3, [r7, #8]
   1479a:	2b00      	cmp	r3, #0
   1479c:	d103      	bne.n	147a6 <xQueueGenericSend+0x2e>
   1479e:	6a3b      	ldr	r3, [r7, #32]
   147a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   147a2:	2b00      	cmp	r3, #0
   147a4:	d101      	bne.n	147aa <xQueueGenericSend+0x32>
   147a6:	2301      	movs	r3, #1
   147a8:	e000      	b.n	147ac <xQueueGenericSend+0x34>
   147aa:	2300      	movs	r3, #0
   147ac:	2b00      	cmp	r3, #0
   147ae:	d101      	bne.n	147b4 <xQueueGenericSend+0x3c>
   147b0:	b672      	cpsid	i
   147b2:	e7fe      	b.n	147b2 <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
   147b4:	683b      	ldr	r3, [r7, #0]
   147b6:	2b02      	cmp	r3, #2
   147b8:	d103      	bne.n	147c2 <xQueueGenericSend+0x4a>
   147ba:	6a3b      	ldr	r3, [r7, #32]
   147bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   147be:	2b01      	cmp	r3, #1
   147c0:	d101      	bne.n	147c6 <xQueueGenericSend+0x4e>
   147c2:	2301      	movs	r3, #1
   147c4:	e000      	b.n	147c8 <xQueueGenericSend+0x50>
   147c6:	2300      	movs	r3, #0
   147c8:	2b00      	cmp	r3, #0
   147ca:	d101      	bne.n	147d0 <xQueueGenericSend+0x58>
   147cc:	b672      	cpsid	i
   147ce:	e7fe      	b.n	147ce <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
   147d0:	4b53      	ldr	r3, [pc, #332]	; (14920 <xQueueGenericSend+0x1a8>)
   147d2:	4798      	blx	r3
   147d4:	1e03      	subs	r3, r0, #0
   147d6:	d102      	bne.n	147de <xQueueGenericSend+0x66>
   147d8:	687b      	ldr	r3, [r7, #4]
   147da:	2b00      	cmp	r3, #0
   147dc:	d101      	bne.n	147e2 <xQueueGenericSend+0x6a>
   147de:	2301      	movs	r3, #1
   147e0:	e000      	b.n	147e4 <xQueueGenericSend+0x6c>
   147e2:	2300      	movs	r3, #0
   147e4:	2b00      	cmp	r3, #0
   147e6:	d101      	bne.n	147ec <xQueueGenericSend+0x74>
   147e8:	b672      	cpsid	i
   147ea:	e7fe      	b.n	147ea <xQueueGenericSend+0x72>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   147ec:	4b4d      	ldr	r3, [pc, #308]	; (14924 <xQueueGenericSend+0x1ac>)
   147ee:	4798      	blx	r3
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
   147f0:	6a3b      	ldr	r3, [r7, #32]
   147f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   147f4:	6a3b      	ldr	r3, [r7, #32]
   147f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   147f8:	429a      	cmp	r2, r3
   147fa:	d302      	bcc.n	14802 <xQueueGenericSend+0x8a>
   147fc:	683b      	ldr	r3, [r7, #0]
   147fe:	2b02      	cmp	r3, #2
   14800:	d12d      	bne.n	1485e <xQueueGenericSend+0xe6>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   14802:	683a      	ldr	r2, [r7, #0]
   14804:	68b9      	ldr	r1, [r7, #8]
   14806:	6a3b      	ldr	r3, [r7, #32]
   14808:	0018      	movs	r0, r3
   1480a:	4b47      	ldr	r3, [pc, #284]	; (14928 <xQueueGenericSend+0x1b0>)
   1480c:	4798      	blx	r3
   1480e:	0003      	movs	r3, r0
   14810:	61fb      	str	r3, [r7, #28]

				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
   14812:	6a3b      	ldr	r3, [r7, #32]
   14814:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   14816:	2b00      	cmp	r3, #0
   14818:	d00a      	beq.n	14830 <xQueueGenericSend+0xb8>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
   1481a:	683a      	ldr	r2, [r7, #0]
   1481c:	6a3b      	ldr	r3, [r7, #32]
   1481e:	0011      	movs	r1, r2
   14820:	0018      	movs	r0, r3
   14822:	4b42      	ldr	r3, [pc, #264]	; (1492c <xQueueGenericSend+0x1b4>)
   14824:	4798      	blx	r3
   14826:	1e03      	subs	r3, r0, #0
   14828:	d015      	beq.n	14856 <xQueueGenericSend+0xde>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
   1482a:	4b41      	ldr	r3, [pc, #260]	; (14930 <xQueueGenericSend+0x1b8>)
   1482c:	4798      	blx	r3
   1482e:	e012      	b.n	14856 <xQueueGenericSend+0xde>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   14830:	6a3b      	ldr	r3, [r7, #32]
   14832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   14834:	2b00      	cmp	r3, #0
   14836:	d009      	beq.n	1484c <xQueueGenericSend+0xd4>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   14838:	6a3b      	ldr	r3, [r7, #32]
   1483a:	3324      	adds	r3, #36	; 0x24
   1483c:	0018      	movs	r0, r3
   1483e:	4b3d      	ldr	r3, [pc, #244]	; (14934 <xQueueGenericSend+0x1bc>)
   14840:	4798      	blx	r3
   14842:	1e03      	subs	r3, r0, #0
   14844:	d007      	beq.n	14856 <xQueueGenericSend+0xde>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
   14846:	4b3a      	ldr	r3, [pc, #232]	; (14930 <xQueueGenericSend+0x1b8>)
   14848:	4798      	blx	r3
   1484a:	e004      	b.n	14856 <xQueueGenericSend+0xde>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
   1484c:	69fb      	ldr	r3, [r7, #28]
   1484e:	2b00      	cmp	r3, #0
   14850:	d001      	beq.n	14856 <xQueueGenericSend+0xde>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
   14852:	4b37      	ldr	r3, [pc, #220]	; (14930 <xQueueGenericSend+0x1b8>)
   14854:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
   14856:	4b38      	ldr	r3, [pc, #224]	; (14938 <xQueueGenericSend+0x1c0>)
   14858:	4798      	blx	r3
				return pdPASS;
   1485a:	2301      	movs	r3, #1
   1485c:	e05c      	b.n	14918 <xQueueGenericSend+0x1a0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
   1485e:	687b      	ldr	r3, [r7, #4]
   14860:	2b00      	cmp	r3, #0
   14862:	d103      	bne.n	1486c <xQueueGenericSend+0xf4>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   14864:	4b34      	ldr	r3, [pc, #208]	; (14938 <xQueueGenericSend+0x1c0>)
   14866:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   14868:	2300      	movs	r3, #0
   1486a:	e055      	b.n	14918 <xQueueGenericSend+0x1a0>
				}
				else if( xEntryTimeSet == pdFALSE )
   1486c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1486e:	2b00      	cmp	r3, #0
   14870:	d106      	bne.n	14880 <xQueueGenericSend+0x108>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
   14872:	2314      	movs	r3, #20
   14874:	18fb      	adds	r3, r7, r3
   14876:	0018      	movs	r0, r3
   14878:	4b30      	ldr	r3, [pc, #192]	; (1493c <xQueueGenericSend+0x1c4>)
   1487a:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   1487c:	2301      	movs	r3, #1
   1487e:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
   14880:	4b2d      	ldr	r3, [pc, #180]	; (14938 <xQueueGenericSend+0x1c0>)
   14882:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   14884:	4b2e      	ldr	r3, [pc, #184]	; (14940 <xQueueGenericSend+0x1c8>)
   14886:	4798      	blx	r3
		prvLockQueue( pxQueue );
   14888:	4b26      	ldr	r3, [pc, #152]	; (14924 <xQueueGenericSend+0x1ac>)
   1488a:	4798      	blx	r3
   1488c:	6a3b      	ldr	r3, [r7, #32]
   1488e:	2244      	movs	r2, #68	; 0x44
   14890:	5c9b      	ldrb	r3, [r3, r2]
   14892:	b25b      	sxtb	r3, r3
   14894:	3301      	adds	r3, #1
   14896:	d103      	bne.n	148a0 <xQueueGenericSend+0x128>
   14898:	6a3b      	ldr	r3, [r7, #32]
   1489a:	2244      	movs	r2, #68	; 0x44
   1489c:	2100      	movs	r1, #0
   1489e:	5499      	strb	r1, [r3, r2]
   148a0:	6a3b      	ldr	r3, [r7, #32]
   148a2:	2245      	movs	r2, #69	; 0x45
   148a4:	5c9b      	ldrb	r3, [r3, r2]
   148a6:	b25b      	sxtb	r3, r3
   148a8:	3301      	adds	r3, #1
   148aa:	d103      	bne.n	148b4 <xQueueGenericSend+0x13c>
   148ac:	6a3b      	ldr	r3, [r7, #32]
   148ae:	2245      	movs	r2, #69	; 0x45
   148b0:	2100      	movs	r1, #0
   148b2:	5499      	strb	r1, [r3, r2]
   148b4:	4b20      	ldr	r3, [pc, #128]	; (14938 <xQueueGenericSend+0x1c0>)
   148b6:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   148b8:	1d3a      	adds	r2, r7, #4
   148ba:	2314      	movs	r3, #20
   148bc:	18fb      	adds	r3, r7, r3
   148be:	0011      	movs	r1, r2
   148c0:	0018      	movs	r0, r3
   148c2:	4b20      	ldr	r3, [pc, #128]	; (14944 <xQueueGenericSend+0x1cc>)
   148c4:	4798      	blx	r3
   148c6:	1e03      	subs	r3, r0, #0
   148c8:	d11f      	bne.n	1490a <xQueueGenericSend+0x192>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   148ca:	6a3b      	ldr	r3, [r7, #32]
   148cc:	0018      	movs	r0, r3
   148ce:	4b1e      	ldr	r3, [pc, #120]	; (14948 <xQueueGenericSend+0x1d0>)
   148d0:	4798      	blx	r3
   148d2:	1e03      	subs	r3, r0, #0
   148d4:	d012      	beq.n	148fc <xQueueGenericSend+0x184>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   148d6:	6a3b      	ldr	r3, [r7, #32]
   148d8:	3310      	adds	r3, #16
   148da:	687a      	ldr	r2, [r7, #4]
   148dc:	0011      	movs	r1, r2
   148de:	0018      	movs	r0, r3
   148e0:	4b1a      	ldr	r3, [pc, #104]	; (1494c <xQueueGenericSend+0x1d4>)
   148e2:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   148e4:	6a3b      	ldr	r3, [r7, #32]
   148e6:	0018      	movs	r0, r3
   148e8:	4b19      	ldr	r3, [pc, #100]	; (14950 <xQueueGenericSend+0x1d8>)
   148ea:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   148ec:	4b19      	ldr	r3, [pc, #100]	; (14954 <xQueueGenericSend+0x1dc>)
   148ee:	4798      	blx	r3
   148f0:	1e03      	subs	r3, r0, #0
   148f2:	d000      	beq.n	148f6 <xQueueGenericSend+0x17e>
   148f4:	e77a      	b.n	147ec <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
   148f6:	4b0e      	ldr	r3, [pc, #56]	; (14930 <xQueueGenericSend+0x1b8>)
   148f8:	4798      	blx	r3
   148fa:	e777      	b.n	147ec <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   148fc:	6a3b      	ldr	r3, [r7, #32]
   148fe:	0018      	movs	r0, r3
   14900:	4b13      	ldr	r3, [pc, #76]	; (14950 <xQueueGenericSend+0x1d8>)
   14902:	4798      	blx	r3
				( void ) xTaskResumeAll();
   14904:	4b13      	ldr	r3, [pc, #76]	; (14954 <xQueueGenericSend+0x1dc>)
   14906:	4798      	blx	r3
   14908:	e770      	b.n	147ec <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   1490a:	6a3b      	ldr	r3, [r7, #32]
   1490c:	0018      	movs	r0, r3
   1490e:	4b10      	ldr	r3, [pc, #64]	; (14950 <xQueueGenericSend+0x1d8>)
   14910:	4798      	blx	r3
			( void ) xTaskResumeAll();
   14912:	4b10      	ldr	r3, [pc, #64]	; (14954 <xQueueGenericSend+0x1dc>)
   14914:	4798      	blx	r3

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   14916:	2300      	movs	r3, #0
		}
	}
}
   14918:	0018      	movs	r0, r3
   1491a:	46bd      	mov	sp, r7
   1491c:	b00a      	add	sp, #40	; 0x28
   1491e:	bd80      	pop	{r7, pc}
   14920:	00015e99 	.word	0x00015e99
   14924:	00014379 	.word	0x00014379
   14928:	00014f39 	.word	0x00014f39
   1492c:	0001523d 	.word	0x0001523d
   14930:	00014361 	.word	0x00014361
   14934:	00015b61 	.word	0x00015b61
   14938:	0001439d 	.word	0x0001439d
   1493c:	00015c21 	.word	0x00015c21
   14940:	00015725 	.word	0x00015725
   14944:	00015c49 	.word	0x00015c49
   14948:	0001518d 	.word	0x0001518d
   1494c:	00015ac9 	.word	0x00015ac9
   14950:	00015069 	.word	0x00015069
   14954:	0001573d 	.word	0x0001573d

00014958 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
   14958:	b580      	push	{r7, lr}
   1495a:	b088      	sub	sp, #32
   1495c:	af00      	add	r7, sp, #0
   1495e:	60f8      	str	r0, [r7, #12]
   14960:	60b9      	str	r1, [r7, #8]
   14962:	607a      	str	r2, [r7, #4]
   14964:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   14966:	68fb      	ldr	r3, [r7, #12]
   14968:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
   1496a:	69bb      	ldr	r3, [r7, #24]
   1496c:	2b00      	cmp	r3, #0
   1496e:	d101      	bne.n	14974 <xQueueGenericSendFromISR+0x1c>
   14970:	b672      	cpsid	i
   14972:	e7fe      	b.n	14972 <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   14974:	68bb      	ldr	r3, [r7, #8]
   14976:	2b00      	cmp	r3, #0
   14978:	d103      	bne.n	14982 <xQueueGenericSendFromISR+0x2a>
   1497a:	69bb      	ldr	r3, [r7, #24]
   1497c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   1497e:	2b00      	cmp	r3, #0
   14980:	d101      	bne.n	14986 <xQueueGenericSendFromISR+0x2e>
   14982:	2301      	movs	r3, #1
   14984:	e000      	b.n	14988 <xQueueGenericSendFromISR+0x30>
   14986:	2300      	movs	r3, #0
   14988:	2b00      	cmp	r3, #0
   1498a:	d101      	bne.n	14990 <xQueueGenericSendFromISR+0x38>
   1498c:	b672      	cpsid	i
   1498e:	e7fe      	b.n	1498e <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
   14990:	683b      	ldr	r3, [r7, #0]
   14992:	2b02      	cmp	r3, #2
   14994:	d103      	bne.n	1499e <xQueueGenericSendFromISR+0x46>
   14996:	69bb      	ldr	r3, [r7, #24]
   14998:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   1499a:	2b01      	cmp	r3, #1
   1499c:	d101      	bne.n	149a2 <xQueueGenericSendFromISR+0x4a>
   1499e:	2301      	movs	r3, #1
   149a0:	e000      	b.n	149a4 <xQueueGenericSendFromISR+0x4c>
   149a2:	2300      	movs	r3, #0
   149a4:	2b00      	cmp	r3, #0
   149a6:	d101      	bne.n	149ac <xQueueGenericSendFromISR+0x54>
   149a8:	b672      	cpsid	i
   149aa:	e7fe      	b.n	149aa <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   149ac:	4b2d      	ldr	r3, [pc, #180]	; (14a64 <xQueueGenericSendFromISR+0x10c>)
   149ae:	4798      	blx	r3
   149b0:	0003      	movs	r3, r0
   149b2:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
   149b4:	69bb      	ldr	r3, [r7, #24]
   149b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   149b8:	69bb      	ldr	r3, [r7, #24]
   149ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   149bc:	429a      	cmp	r2, r3
   149be:	d302      	bcc.n	149c6 <xQueueGenericSendFromISR+0x6e>
   149c0:	683b      	ldr	r3, [r7, #0]
   149c2:	2b02      	cmp	r3, #2
   149c4:	d142      	bne.n	14a4c <xQueueGenericSendFromISR+0xf4>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
   149c6:	2313      	movs	r3, #19
   149c8:	18fb      	adds	r3, r7, r3
   149ca:	69ba      	ldr	r2, [r7, #24]
   149cc:	2145      	movs	r1, #69	; 0x45
   149ce:	5c52      	ldrb	r2, [r2, r1]
   149d0:	701a      	strb	r2, [r3, #0]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   149d2:	683a      	ldr	r2, [r7, #0]
   149d4:	68b9      	ldr	r1, [r7, #8]
   149d6:	69bb      	ldr	r3, [r7, #24]
   149d8:	0018      	movs	r0, r3
   149da:	4b23      	ldr	r3, [pc, #140]	; (14a68 <xQueueGenericSendFromISR+0x110>)
   149dc:	4798      	blx	r3

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
   149de:	2313      	movs	r3, #19
   149e0:	18fb      	adds	r3, r7, r3
   149e2:	781b      	ldrb	r3, [r3, #0]
   149e4:	b25b      	sxtb	r3, r3
   149e6:	3301      	adds	r3, #1
   149e8:	d124      	bne.n	14a34 <xQueueGenericSendFromISR+0xdc>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
   149ea:	69bb      	ldr	r3, [r7, #24]
   149ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   149ee:	2b00      	cmp	r3, #0
   149f0:	d00e      	beq.n	14a10 <xQueueGenericSendFromISR+0xb8>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
   149f2:	683a      	ldr	r2, [r7, #0]
   149f4:	69bb      	ldr	r3, [r7, #24]
   149f6:	0011      	movs	r1, r2
   149f8:	0018      	movs	r0, r3
   149fa:	4b1c      	ldr	r3, [pc, #112]	; (14a6c <xQueueGenericSendFromISR+0x114>)
   149fc:	4798      	blx	r3
   149fe:	1e03      	subs	r3, r0, #0
   14a00:	d021      	beq.n	14a46 <xQueueGenericSendFromISR+0xee>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
   14a02:	687b      	ldr	r3, [r7, #4]
   14a04:	2b00      	cmp	r3, #0
   14a06:	d01e      	beq.n	14a46 <xQueueGenericSendFromISR+0xee>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
   14a08:	687b      	ldr	r3, [r7, #4]
   14a0a:	2201      	movs	r2, #1
   14a0c:	601a      	str	r2, [r3, #0]
   14a0e:	e01a      	b.n	14a46 <xQueueGenericSendFromISR+0xee>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   14a10:	69bb      	ldr	r3, [r7, #24]
   14a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   14a14:	2b00      	cmp	r3, #0
   14a16:	d016      	beq.n	14a46 <xQueueGenericSendFromISR+0xee>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   14a18:	69bb      	ldr	r3, [r7, #24]
   14a1a:	3324      	adds	r3, #36	; 0x24
   14a1c:	0018      	movs	r0, r3
   14a1e:	4b14      	ldr	r3, [pc, #80]	; (14a70 <xQueueGenericSendFromISR+0x118>)
   14a20:	4798      	blx	r3
   14a22:	1e03      	subs	r3, r0, #0
   14a24:	d00f      	beq.n	14a46 <xQueueGenericSendFromISR+0xee>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
   14a26:	687b      	ldr	r3, [r7, #4]
   14a28:	2b00      	cmp	r3, #0
   14a2a:	d00c      	beq.n	14a46 <xQueueGenericSendFromISR+0xee>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
   14a2c:	687b      	ldr	r3, [r7, #4]
   14a2e:	2201      	movs	r2, #1
   14a30:	601a      	str	r2, [r3, #0]
   14a32:	e008      	b.n	14a46 <xQueueGenericSendFromISR+0xee>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
   14a34:	2313      	movs	r3, #19
   14a36:	18fb      	adds	r3, r7, r3
   14a38:	781b      	ldrb	r3, [r3, #0]
   14a3a:	3301      	adds	r3, #1
   14a3c:	b2db      	uxtb	r3, r3
   14a3e:	b259      	sxtb	r1, r3
   14a40:	69bb      	ldr	r3, [r7, #24]
   14a42:	2245      	movs	r2, #69	; 0x45
   14a44:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
   14a46:	2301      	movs	r3, #1
   14a48:	61fb      	str	r3, [r7, #28]
		{
   14a4a:	e001      	b.n	14a50 <xQueueGenericSendFromISR+0xf8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   14a4c:	2300      	movs	r3, #0
   14a4e:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   14a50:	697b      	ldr	r3, [r7, #20]
   14a52:	0018      	movs	r0, r3
   14a54:	4b07      	ldr	r3, [pc, #28]	; (14a74 <xQueueGenericSendFromISR+0x11c>)
   14a56:	4798      	blx	r3

	return xReturn;
   14a58:	69fb      	ldr	r3, [r7, #28]
}
   14a5a:	0018      	movs	r0, r3
   14a5c:	46bd      	mov	sp, r7
   14a5e:	b008      	add	sp, #32
   14a60:	bd80      	pop	{r7, pc}
   14a62:	46c0      	nop			; (mov r8, r8)
   14a64:	000143cd 	.word	0x000143cd
   14a68:	00014f39 	.word	0x00014f39
   14a6c:	0001523d 	.word	0x0001523d
   14a70:	00015b61 	.word	0x00015b61
   14a74:	000143d9 	.word	0x000143d9

00014a78 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
   14a78:	b580      	push	{r7, lr}
   14a7a:	b088      	sub	sp, #32
   14a7c:	af00      	add	r7, sp, #0
   14a7e:	6078      	str	r0, [r7, #4]
   14a80:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   14a82:	687b      	ldr	r3, [r7, #4]
   14a84:	61bb      	str	r3, [r7, #24]
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
   14a86:	69bb      	ldr	r3, [r7, #24]
   14a88:	2b00      	cmp	r3, #0
   14a8a:	d101      	bne.n	14a90 <xQueueGiveFromISR+0x18>
   14a8c:	b672      	cpsid	i
   14a8e:	e7fe      	b.n	14a8e <xQueueGiveFromISR+0x16>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
   14a90:	69bb      	ldr	r3, [r7, #24]
   14a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   14a94:	2b00      	cmp	r3, #0
   14a96:	d001      	beq.n	14a9c <xQueueGiveFromISR+0x24>
   14a98:	b672      	cpsid	i
   14a9a:	e7fe      	b.n	14a9a <xQueueGiveFromISR+0x22>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
   14a9c:	69bb      	ldr	r3, [r7, #24]
   14a9e:	681b      	ldr	r3, [r3, #0]
   14aa0:	2b00      	cmp	r3, #0
   14aa2:	d103      	bne.n	14aac <xQueueGiveFromISR+0x34>
   14aa4:	69bb      	ldr	r3, [r7, #24]
   14aa6:	685b      	ldr	r3, [r3, #4]
   14aa8:	2b00      	cmp	r3, #0
   14aaa:	d101      	bne.n	14ab0 <xQueueGiveFromISR+0x38>
   14aac:	2301      	movs	r3, #1
   14aae:	e000      	b.n	14ab2 <xQueueGiveFromISR+0x3a>
   14ab0:	2300      	movs	r3, #0
   14ab2:	2b00      	cmp	r3, #0
   14ab4:	d101      	bne.n	14aba <xQueueGiveFromISR+0x42>
   14ab6:	b672      	cpsid	i
   14ab8:	e7fe      	b.n	14ab8 <xQueueGiveFromISR+0x40>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   14aba:	4b2b      	ldr	r3, [pc, #172]	; (14b68 <xQueueGiveFromISR+0xf0>)
   14abc:	4798      	blx	r3
   14abe:	0003      	movs	r3, r0
   14ac0:	617b      	str	r3, [r7, #20]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
   14ac2:	69bb      	ldr	r3, [r7, #24]
   14ac4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   14ac6:	613b      	str	r3, [r7, #16]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
   14ac8:	69bb      	ldr	r3, [r7, #24]
   14aca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
   14acc:	693b      	ldr	r3, [r7, #16]
   14ace:	429a      	cmp	r2, r3
   14ad0:	d93f      	bls.n	14b52 <xQueueGiveFromISR+0xda>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
   14ad2:	230f      	movs	r3, #15
   14ad4:	18fb      	adds	r3, r7, r3
   14ad6:	69ba      	ldr	r2, [r7, #24]
   14ad8:	2145      	movs	r1, #69	; 0x45
   14ada:	5c52      	ldrb	r2, [r2, r1]
   14adc:	701a      	strb	r2, [r3, #0]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
   14ade:	693b      	ldr	r3, [r7, #16]
   14ae0:	1c5a      	adds	r2, r3, #1
   14ae2:	69bb      	ldr	r3, [r7, #24]
   14ae4:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
   14ae6:	230f      	movs	r3, #15
   14ae8:	18fb      	adds	r3, r7, r3
   14aea:	781b      	ldrb	r3, [r3, #0]
   14aec:	b25b      	sxtb	r3, r3
   14aee:	3301      	adds	r3, #1
   14af0:	d123      	bne.n	14b3a <xQueueGiveFromISR+0xc2>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
   14af2:	69bb      	ldr	r3, [r7, #24]
   14af4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   14af6:	2b00      	cmp	r3, #0
   14af8:	d00d      	beq.n	14b16 <xQueueGiveFromISR+0x9e>
					{
						if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
   14afa:	69bb      	ldr	r3, [r7, #24]
   14afc:	2100      	movs	r1, #0
   14afe:	0018      	movs	r0, r3
   14b00:	4b1a      	ldr	r3, [pc, #104]	; (14b6c <xQueueGiveFromISR+0xf4>)
   14b02:	4798      	blx	r3
   14b04:	1e03      	subs	r3, r0, #0
   14b06:	d021      	beq.n	14b4c <xQueueGiveFromISR+0xd4>
						{
							/* The semaphore is a member of a queue set, and
							posting	to the queue set caused a higher priority
							task to	unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
   14b08:	683b      	ldr	r3, [r7, #0]
   14b0a:	2b00      	cmp	r3, #0
   14b0c:	d01e      	beq.n	14b4c <xQueueGiveFromISR+0xd4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
   14b0e:	683b      	ldr	r3, [r7, #0]
   14b10:	2201      	movs	r2, #1
   14b12:	601a      	str	r2, [r3, #0]
   14b14:	e01a      	b.n	14b4c <xQueueGiveFromISR+0xd4>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   14b16:	69bb      	ldr	r3, [r7, #24]
   14b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   14b1a:	2b00      	cmp	r3, #0
   14b1c:	d016      	beq.n	14b4c <xQueueGiveFromISR+0xd4>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   14b1e:	69bb      	ldr	r3, [r7, #24]
   14b20:	3324      	adds	r3, #36	; 0x24
   14b22:	0018      	movs	r0, r3
   14b24:	4b12      	ldr	r3, [pc, #72]	; (14b70 <xQueueGiveFromISR+0xf8>)
   14b26:	4798      	blx	r3
   14b28:	1e03      	subs	r3, r0, #0
   14b2a:	d00f      	beq.n	14b4c <xQueueGiveFromISR+0xd4>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
   14b2c:	683b      	ldr	r3, [r7, #0]
   14b2e:	2b00      	cmp	r3, #0
   14b30:	d00c      	beq.n	14b4c <xQueueGiveFromISR+0xd4>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
   14b32:	683b      	ldr	r3, [r7, #0]
   14b34:	2201      	movs	r2, #1
   14b36:	601a      	str	r2, [r3, #0]
   14b38:	e008      	b.n	14b4c <xQueueGiveFromISR+0xd4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
   14b3a:	230f      	movs	r3, #15
   14b3c:	18fb      	adds	r3, r7, r3
   14b3e:	781b      	ldrb	r3, [r3, #0]
   14b40:	3301      	adds	r3, #1
   14b42:	b2db      	uxtb	r3, r3
   14b44:	b259      	sxtb	r1, r3
   14b46:	69bb      	ldr	r3, [r7, #24]
   14b48:	2245      	movs	r2, #69	; 0x45
   14b4a:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
   14b4c:	2301      	movs	r3, #1
   14b4e:	61fb      	str	r3, [r7, #28]
   14b50:	e001      	b.n	14b56 <xQueueGiveFromISR+0xde>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   14b52:	2300      	movs	r3, #0
   14b54:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   14b56:	697b      	ldr	r3, [r7, #20]
   14b58:	0018      	movs	r0, r3
   14b5a:	4b06      	ldr	r3, [pc, #24]	; (14b74 <xQueueGiveFromISR+0xfc>)
   14b5c:	4798      	blx	r3

	return xReturn;
   14b5e:	69fb      	ldr	r3, [r7, #28]
}
   14b60:	0018      	movs	r0, r3
   14b62:	46bd      	mov	sp, r7
   14b64:	b008      	add	sp, #32
   14b66:	bd80      	pop	{r7, pc}
   14b68:	000143cd 	.word	0x000143cd
   14b6c:	0001523d 	.word	0x0001523d
   14b70:	00015b61 	.word	0x00015b61
   14b74:	000143d9 	.word	0x000143d9

00014b78 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
   14b78:	b580      	push	{r7, lr}
   14b7a:	b08a      	sub	sp, #40	; 0x28
   14b7c:	af00      	add	r7, sp, #0
   14b7e:	60f8      	str	r0, [r7, #12]
   14b80:	60b9      	str	r1, [r7, #8]
   14b82:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
   14b84:	2300      	movs	r3, #0
   14b86:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   14b88:	68fb      	ldr	r3, [r7, #12]
   14b8a:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
   14b8c:	6a3b      	ldr	r3, [r7, #32]
   14b8e:	2b00      	cmp	r3, #0
   14b90:	d101      	bne.n	14b96 <xQueueReceive+0x1e>
   14b92:	b672      	cpsid	i
   14b94:	e7fe      	b.n	14b94 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
   14b96:	68bb      	ldr	r3, [r7, #8]
   14b98:	2b00      	cmp	r3, #0
   14b9a:	d103      	bne.n	14ba4 <xQueueReceive+0x2c>
   14b9c:	6a3b      	ldr	r3, [r7, #32]
   14b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   14ba0:	2b00      	cmp	r3, #0
   14ba2:	d101      	bne.n	14ba8 <xQueueReceive+0x30>
   14ba4:	2301      	movs	r3, #1
   14ba6:	e000      	b.n	14baa <xQueueReceive+0x32>
   14ba8:	2300      	movs	r3, #0
   14baa:	2b00      	cmp	r3, #0
   14bac:	d101      	bne.n	14bb2 <xQueueReceive+0x3a>
   14bae:	b672      	cpsid	i
   14bb0:	e7fe      	b.n	14bb0 <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
   14bb2:	4b4c      	ldr	r3, [pc, #304]	; (14ce4 <xQueueReceive+0x16c>)
   14bb4:	4798      	blx	r3
   14bb6:	1e03      	subs	r3, r0, #0
   14bb8:	d102      	bne.n	14bc0 <xQueueReceive+0x48>
   14bba:	687b      	ldr	r3, [r7, #4]
   14bbc:	2b00      	cmp	r3, #0
   14bbe:	d101      	bne.n	14bc4 <xQueueReceive+0x4c>
   14bc0:	2301      	movs	r3, #1
   14bc2:	e000      	b.n	14bc6 <xQueueReceive+0x4e>
   14bc4:	2300      	movs	r3, #0
   14bc6:	2b00      	cmp	r3, #0
   14bc8:	d101      	bne.n	14bce <xQueueReceive+0x56>
   14bca:	b672      	cpsid	i
   14bcc:	e7fe      	b.n	14bcc <xQueueReceive+0x54>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   14bce:	4b46      	ldr	r3, [pc, #280]	; (14ce8 <xQueueReceive+0x170>)
   14bd0:	4798      	blx	r3
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
   14bd2:	6a3b      	ldr	r3, [r7, #32]
   14bd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   14bd6:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
   14bd8:	69fb      	ldr	r3, [r7, #28]
   14bda:	2b00      	cmp	r3, #0
   14bdc:	d01a      	beq.n	14c14 <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
   14bde:	68ba      	ldr	r2, [r7, #8]
   14be0:	6a3b      	ldr	r3, [r7, #32]
   14be2:	0011      	movs	r1, r2
   14be4:	0018      	movs	r0, r3
   14be6:	4b41      	ldr	r3, [pc, #260]	; (14cec <xQueueReceive+0x174>)
   14be8:	4798      	blx	r3
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
   14bea:	69fb      	ldr	r3, [r7, #28]
   14bec:	1e5a      	subs	r2, r3, #1
   14bee:	6a3b      	ldr	r3, [r7, #32]
   14bf0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   14bf2:	6a3b      	ldr	r3, [r7, #32]
   14bf4:	691b      	ldr	r3, [r3, #16]
   14bf6:	2b00      	cmp	r3, #0
   14bf8:	d008      	beq.n	14c0c <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   14bfa:	6a3b      	ldr	r3, [r7, #32]
   14bfc:	3310      	adds	r3, #16
   14bfe:	0018      	movs	r0, r3
   14c00:	4b3b      	ldr	r3, [pc, #236]	; (14cf0 <xQueueReceive+0x178>)
   14c02:	4798      	blx	r3
   14c04:	1e03      	subs	r3, r0, #0
   14c06:	d001      	beq.n	14c0c <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
   14c08:	4b3a      	ldr	r3, [pc, #232]	; (14cf4 <xQueueReceive+0x17c>)
   14c0a:	4798      	blx	r3
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
   14c0c:	4b3a      	ldr	r3, [pc, #232]	; (14cf8 <xQueueReceive+0x180>)
   14c0e:	4798      	blx	r3
				return pdPASS;
   14c10:	2301      	movs	r3, #1
   14c12:	e062      	b.n	14cda <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
   14c14:	687b      	ldr	r3, [r7, #4]
   14c16:	2b00      	cmp	r3, #0
   14c18:	d103      	bne.n	14c22 <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   14c1a:	4b37      	ldr	r3, [pc, #220]	; (14cf8 <xQueueReceive+0x180>)
   14c1c:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   14c1e:	2300      	movs	r3, #0
   14c20:	e05b      	b.n	14cda <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
   14c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   14c24:	2b00      	cmp	r3, #0
   14c26:	d106      	bne.n	14c36 <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
   14c28:	2314      	movs	r3, #20
   14c2a:	18fb      	adds	r3, r7, r3
   14c2c:	0018      	movs	r0, r3
   14c2e:	4b33      	ldr	r3, [pc, #204]	; (14cfc <xQueueReceive+0x184>)
   14c30:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   14c32:	2301      	movs	r3, #1
   14c34:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
   14c36:	4b30      	ldr	r3, [pc, #192]	; (14cf8 <xQueueReceive+0x180>)
   14c38:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   14c3a:	4b31      	ldr	r3, [pc, #196]	; (14d00 <xQueueReceive+0x188>)
   14c3c:	4798      	blx	r3
		prvLockQueue( pxQueue );
   14c3e:	4b2a      	ldr	r3, [pc, #168]	; (14ce8 <xQueueReceive+0x170>)
   14c40:	4798      	blx	r3
   14c42:	6a3b      	ldr	r3, [r7, #32]
   14c44:	2244      	movs	r2, #68	; 0x44
   14c46:	5c9b      	ldrb	r3, [r3, r2]
   14c48:	b25b      	sxtb	r3, r3
   14c4a:	3301      	adds	r3, #1
   14c4c:	d103      	bne.n	14c56 <xQueueReceive+0xde>
   14c4e:	6a3b      	ldr	r3, [r7, #32]
   14c50:	2244      	movs	r2, #68	; 0x44
   14c52:	2100      	movs	r1, #0
   14c54:	5499      	strb	r1, [r3, r2]
   14c56:	6a3b      	ldr	r3, [r7, #32]
   14c58:	2245      	movs	r2, #69	; 0x45
   14c5a:	5c9b      	ldrb	r3, [r3, r2]
   14c5c:	b25b      	sxtb	r3, r3
   14c5e:	3301      	adds	r3, #1
   14c60:	d103      	bne.n	14c6a <xQueueReceive+0xf2>
   14c62:	6a3b      	ldr	r3, [r7, #32]
   14c64:	2245      	movs	r2, #69	; 0x45
   14c66:	2100      	movs	r1, #0
   14c68:	5499      	strb	r1, [r3, r2]
   14c6a:	4b23      	ldr	r3, [pc, #140]	; (14cf8 <xQueueReceive+0x180>)
   14c6c:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   14c6e:	1d3a      	adds	r2, r7, #4
   14c70:	2314      	movs	r3, #20
   14c72:	18fb      	adds	r3, r7, r3
   14c74:	0011      	movs	r1, r2
   14c76:	0018      	movs	r0, r3
   14c78:	4b22      	ldr	r3, [pc, #136]	; (14d04 <xQueueReceive+0x18c>)
   14c7a:	4798      	blx	r3
   14c7c:	1e03      	subs	r3, r0, #0
   14c7e:	d11e      	bne.n	14cbe <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   14c80:	6a3b      	ldr	r3, [r7, #32]
   14c82:	0018      	movs	r0, r3
   14c84:	4b20      	ldr	r3, [pc, #128]	; (14d08 <xQueueReceive+0x190>)
   14c86:	4798      	blx	r3
   14c88:	1e03      	subs	r3, r0, #0
   14c8a:	d011      	beq.n	14cb0 <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   14c8c:	6a3b      	ldr	r3, [r7, #32]
   14c8e:	3324      	adds	r3, #36	; 0x24
   14c90:	687a      	ldr	r2, [r7, #4]
   14c92:	0011      	movs	r1, r2
   14c94:	0018      	movs	r0, r3
   14c96:	4b1d      	ldr	r3, [pc, #116]	; (14d0c <xQueueReceive+0x194>)
   14c98:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   14c9a:	6a3b      	ldr	r3, [r7, #32]
   14c9c:	0018      	movs	r0, r3
   14c9e:	4b1c      	ldr	r3, [pc, #112]	; (14d10 <xQueueReceive+0x198>)
   14ca0:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   14ca2:	4b1c      	ldr	r3, [pc, #112]	; (14d14 <xQueueReceive+0x19c>)
   14ca4:	4798      	blx	r3
   14ca6:	1e03      	subs	r3, r0, #0
   14ca8:	d191      	bne.n	14bce <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
   14caa:	4b12      	ldr	r3, [pc, #72]	; (14cf4 <xQueueReceive+0x17c>)
   14cac:	4798      	blx	r3
   14cae:	e78e      	b.n	14bce <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
   14cb0:	6a3b      	ldr	r3, [r7, #32]
   14cb2:	0018      	movs	r0, r3
   14cb4:	4b16      	ldr	r3, [pc, #88]	; (14d10 <xQueueReceive+0x198>)
   14cb6:	4798      	blx	r3
				( void ) xTaskResumeAll();
   14cb8:	4b16      	ldr	r3, [pc, #88]	; (14d14 <xQueueReceive+0x19c>)
   14cba:	4798      	blx	r3
   14cbc:	e787      	b.n	14bce <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
   14cbe:	6a3b      	ldr	r3, [r7, #32]
   14cc0:	0018      	movs	r0, r3
   14cc2:	4b13      	ldr	r3, [pc, #76]	; (14d10 <xQueueReceive+0x198>)
   14cc4:	4798      	blx	r3
			( void ) xTaskResumeAll();
   14cc6:	4b13      	ldr	r3, [pc, #76]	; (14d14 <xQueueReceive+0x19c>)
   14cc8:	4798      	blx	r3

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   14cca:	6a3b      	ldr	r3, [r7, #32]
   14ccc:	0018      	movs	r0, r3
   14cce:	4b0e      	ldr	r3, [pc, #56]	; (14d08 <xQueueReceive+0x190>)
   14cd0:	4798      	blx	r3
   14cd2:	1e03      	subs	r3, r0, #0
   14cd4:	d100      	bne.n	14cd8 <xQueueReceive+0x160>
   14cd6:	e77a      	b.n	14bce <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
   14cd8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
   14cda:	0018      	movs	r0, r3
   14cdc:	46bd      	mov	sp, r7
   14cde:	b00a      	add	sp, #40	; 0x28
   14ce0:	bd80      	pop	{r7, pc}
   14ce2:	46c0      	nop			; (mov r8, r8)
   14ce4:	00015e99 	.word	0x00015e99
   14ce8:	00014379 	.word	0x00014379
   14cec:	00015019 	.word	0x00015019
   14cf0:	00015b61 	.word	0x00015b61
   14cf4:	00014361 	.word	0x00014361
   14cf8:	0001439d 	.word	0x0001439d
   14cfc:	00015c21 	.word	0x00015c21
   14d00:	00015725 	.word	0x00015725
   14d04:	00015c49 	.word	0x00015c49
   14d08:	00015159 	.word	0x00015159
   14d0c:	00015ac9 	.word	0x00015ac9
   14d10:	00015069 	.word	0x00015069
   14d14:	0001573d 	.word	0x0001573d

00014d18 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
   14d18:	b580      	push	{r7, lr}
   14d1a:	b08a      	sub	sp, #40	; 0x28
   14d1c:	af00      	add	r7, sp, #0
   14d1e:	6078      	str	r0, [r7, #4]
   14d20:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
   14d22:	2300      	movs	r3, #0
   14d24:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   14d26:	687b      	ldr	r3, [r7, #4]
   14d28:	61fb      	str	r3, [r7, #28]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
   14d2a:	2300      	movs	r3, #0
   14d2c:	623b      	str	r3, [r7, #32]
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
   14d2e:	69fb      	ldr	r3, [r7, #28]
   14d30:	2b00      	cmp	r3, #0
   14d32:	d101      	bne.n	14d38 <xQueueSemaphoreTake+0x20>
   14d34:	b672      	cpsid	i
   14d36:	e7fe      	b.n	14d36 <xQueueSemaphoreTake+0x1e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
   14d38:	69fb      	ldr	r3, [r7, #28]
   14d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   14d3c:	2b00      	cmp	r3, #0
   14d3e:	d001      	beq.n	14d44 <xQueueSemaphoreTake+0x2c>
   14d40:	b672      	cpsid	i
   14d42:	e7fe      	b.n	14d42 <xQueueSemaphoreTake+0x2a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
   14d44:	4b61      	ldr	r3, [pc, #388]	; (14ecc <xQueueSemaphoreTake+0x1b4>)
   14d46:	4798      	blx	r3
   14d48:	1e03      	subs	r3, r0, #0
   14d4a:	d102      	bne.n	14d52 <xQueueSemaphoreTake+0x3a>
   14d4c:	683b      	ldr	r3, [r7, #0]
   14d4e:	2b00      	cmp	r3, #0
   14d50:	d101      	bne.n	14d56 <xQueueSemaphoreTake+0x3e>
   14d52:	2301      	movs	r3, #1
   14d54:	e000      	b.n	14d58 <xQueueSemaphoreTake+0x40>
   14d56:	2300      	movs	r3, #0
   14d58:	2b00      	cmp	r3, #0
   14d5a:	d101      	bne.n	14d60 <xQueueSemaphoreTake+0x48>
   14d5c:	b672      	cpsid	i
   14d5e:	e7fe      	b.n	14d5e <xQueueSemaphoreTake+0x46>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   14d60:	4b5b      	ldr	r3, [pc, #364]	; (14ed0 <xQueueSemaphoreTake+0x1b8>)
   14d62:	4798      	blx	r3
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
   14d64:	69fb      	ldr	r3, [r7, #28]
   14d66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   14d68:	61bb      	str	r3, [r7, #24]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
   14d6a:	69bb      	ldr	r3, [r7, #24]
   14d6c:	2b00      	cmp	r3, #0
   14d6e:	d01d      	beq.n	14dac <xQueueSemaphoreTake+0x94>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
   14d70:	69bb      	ldr	r3, [r7, #24]
   14d72:	1e5a      	subs	r2, r3, #1
   14d74:	69fb      	ldr	r3, [r7, #28]
   14d76:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   14d78:	69fb      	ldr	r3, [r7, #28]
   14d7a:	681b      	ldr	r3, [r3, #0]
   14d7c:	2b00      	cmp	r3, #0
   14d7e:	d104      	bne.n	14d8a <xQueueSemaphoreTake+0x72>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
   14d80:	4b54      	ldr	r3, [pc, #336]	; (14ed4 <xQueueSemaphoreTake+0x1bc>)
   14d82:	4798      	blx	r3
   14d84:	0002      	movs	r2, r0
   14d86:	69fb      	ldr	r3, [r7, #28]
   14d88:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   14d8a:	69fb      	ldr	r3, [r7, #28]
   14d8c:	691b      	ldr	r3, [r3, #16]
   14d8e:	2b00      	cmp	r3, #0
   14d90:	d008      	beq.n	14da4 <xQueueSemaphoreTake+0x8c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   14d92:	69fb      	ldr	r3, [r7, #28]
   14d94:	3310      	adds	r3, #16
   14d96:	0018      	movs	r0, r3
   14d98:	4b4f      	ldr	r3, [pc, #316]	; (14ed8 <xQueueSemaphoreTake+0x1c0>)
   14d9a:	4798      	blx	r3
   14d9c:	1e03      	subs	r3, r0, #0
   14d9e:	d001      	beq.n	14da4 <xQueueSemaphoreTake+0x8c>
					{
						queueYIELD_IF_USING_PREEMPTION();
   14da0:	4b4e      	ldr	r3, [pc, #312]	; (14edc <xQueueSemaphoreTake+0x1c4>)
   14da2:	4798      	blx	r3
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
   14da4:	4b4e      	ldr	r3, [pc, #312]	; (14ee0 <xQueueSemaphoreTake+0x1c8>)
   14da6:	4798      	blx	r3
				return pdPASS;
   14da8:	2301      	movs	r3, #1
   14daa:	e08b      	b.n	14ec4 <xQueueSemaphoreTake+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
   14dac:	683b      	ldr	r3, [r7, #0]
   14dae:	2b00      	cmp	r3, #0
   14db0:	d108      	bne.n	14dc4 <xQueueSemaphoreTake+0xac>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
   14db2:	6a3b      	ldr	r3, [r7, #32]
   14db4:	2b00      	cmp	r3, #0
   14db6:	d001      	beq.n	14dbc <xQueueSemaphoreTake+0xa4>
   14db8:	b672      	cpsid	i
   14dba:	e7fe      	b.n	14dba <xQueueSemaphoreTake+0xa2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
   14dbc:	4b48      	ldr	r3, [pc, #288]	; (14ee0 <xQueueSemaphoreTake+0x1c8>)
   14dbe:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   14dc0:	2300      	movs	r3, #0
   14dc2:	e07f      	b.n	14ec4 <xQueueSemaphoreTake+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
   14dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   14dc6:	2b00      	cmp	r3, #0
   14dc8:	d106      	bne.n	14dd8 <xQueueSemaphoreTake+0xc0>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
   14dca:	230c      	movs	r3, #12
   14dcc:	18fb      	adds	r3, r7, r3
   14dce:	0018      	movs	r0, r3
   14dd0:	4b44      	ldr	r3, [pc, #272]	; (14ee4 <xQueueSemaphoreTake+0x1cc>)
   14dd2:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   14dd4:	2301      	movs	r3, #1
   14dd6:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
   14dd8:	4b41      	ldr	r3, [pc, #260]	; (14ee0 <xQueueSemaphoreTake+0x1c8>)
   14dda:	4798      	blx	r3

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
   14ddc:	4b42      	ldr	r3, [pc, #264]	; (14ee8 <xQueueSemaphoreTake+0x1d0>)
   14dde:	4798      	blx	r3
		prvLockQueue( pxQueue );
   14de0:	4b3b      	ldr	r3, [pc, #236]	; (14ed0 <xQueueSemaphoreTake+0x1b8>)
   14de2:	4798      	blx	r3
   14de4:	69fb      	ldr	r3, [r7, #28]
   14de6:	2244      	movs	r2, #68	; 0x44
   14de8:	5c9b      	ldrb	r3, [r3, r2]
   14dea:	b25b      	sxtb	r3, r3
   14dec:	3301      	adds	r3, #1
   14dee:	d103      	bne.n	14df8 <xQueueSemaphoreTake+0xe0>
   14df0:	69fb      	ldr	r3, [r7, #28]
   14df2:	2244      	movs	r2, #68	; 0x44
   14df4:	2100      	movs	r1, #0
   14df6:	5499      	strb	r1, [r3, r2]
   14df8:	69fb      	ldr	r3, [r7, #28]
   14dfa:	2245      	movs	r2, #69	; 0x45
   14dfc:	5c9b      	ldrb	r3, [r3, r2]
   14dfe:	b25b      	sxtb	r3, r3
   14e00:	3301      	adds	r3, #1
   14e02:	d103      	bne.n	14e0c <xQueueSemaphoreTake+0xf4>
   14e04:	69fb      	ldr	r3, [r7, #28]
   14e06:	2245      	movs	r2, #69	; 0x45
   14e08:	2100      	movs	r1, #0
   14e0a:	5499      	strb	r1, [r3, r2]
   14e0c:	4b34      	ldr	r3, [pc, #208]	; (14ee0 <xQueueSemaphoreTake+0x1c8>)
   14e0e:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   14e10:	003a      	movs	r2, r7
   14e12:	230c      	movs	r3, #12
   14e14:	18fb      	adds	r3, r7, r3
   14e16:	0011      	movs	r1, r2
   14e18:	0018      	movs	r0, r3
   14e1a:	4b34      	ldr	r3, [pc, #208]	; (14eec <xQueueSemaphoreTake+0x1d4>)
   14e1c:	4798      	blx	r3
   14e1e:	1e03      	subs	r3, r0, #0
   14e20:	d12e      	bne.n	14e80 <xQueueSemaphoreTake+0x168>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   14e22:	69fb      	ldr	r3, [r7, #28]
   14e24:	0018      	movs	r0, r3
   14e26:	4b32      	ldr	r3, [pc, #200]	; (14ef0 <xQueueSemaphoreTake+0x1d8>)
   14e28:	4798      	blx	r3
   14e2a:	1e03      	subs	r3, r0, #0
   14e2c:	d021      	beq.n	14e72 <xQueueSemaphoreTake+0x15a>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   14e2e:	69fb      	ldr	r3, [r7, #28]
   14e30:	681b      	ldr	r3, [r3, #0]
   14e32:	2b00      	cmp	r3, #0
   14e34:	d10a      	bne.n	14e4c <xQueueSemaphoreTake+0x134>
					{
						taskENTER_CRITICAL();
   14e36:	4b26      	ldr	r3, [pc, #152]	; (14ed0 <xQueueSemaphoreTake+0x1b8>)
   14e38:	4798      	blx	r3
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   14e3a:	69fb      	ldr	r3, [r7, #28]
   14e3c:	685b      	ldr	r3, [r3, #4]
   14e3e:	0018      	movs	r0, r3
   14e40:	4b2c      	ldr	r3, [pc, #176]	; (14ef4 <xQueueSemaphoreTake+0x1dc>)
   14e42:	4798      	blx	r3
   14e44:	0003      	movs	r3, r0
   14e46:	623b      	str	r3, [r7, #32]
						}
						taskEXIT_CRITICAL();
   14e48:	4b25      	ldr	r3, [pc, #148]	; (14ee0 <xQueueSemaphoreTake+0x1c8>)
   14e4a:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   14e4c:	69fb      	ldr	r3, [r7, #28]
   14e4e:	3324      	adds	r3, #36	; 0x24
   14e50:	683a      	ldr	r2, [r7, #0]
   14e52:	0011      	movs	r1, r2
   14e54:	0018      	movs	r0, r3
   14e56:	4b28      	ldr	r3, [pc, #160]	; (14ef8 <xQueueSemaphoreTake+0x1e0>)
   14e58:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   14e5a:	69fb      	ldr	r3, [r7, #28]
   14e5c:	0018      	movs	r0, r3
   14e5e:	4b27      	ldr	r3, [pc, #156]	; (14efc <xQueueSemaphoreTake+0x1e4>)
   14e60:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   14e62:	4b27      	ldr	r3, [pc, #156]	; (14f00 <xQueueSemaphoreTake+0x1e8>)
   14e64:	4798      	blx	r3
   14e66:	1e03      	subs	r3, r0, #0
   14e68:	d000      	beq.n	14e6c <xQueueSemaphoreTake+0x154>
   14e6a:	e779      	b.n	14d60 <xQueueSemaphoreTake+0x48>
				{
					portYIELD_WITHIN_API();
   14e6c:	4b1b      	ldr	r3, [pc, #108]	; (14edc <xQueueSemaphoreTake+0x1c4>)
   14e6e:	4798      	blx	r3
   14e70:	e776      	b.n	14d60 <xQueueSemaphoreTake+0x48>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
   14e72:	69fb      	ldr	r3, [r7, #28]
   14e74:	0018      	movs	r0, r3
   14e76:	4b21      	ldr	r3, [pc, #132]	; (14efc <xQueueSemaphoreTake+0x1e4>)
   14e78:	4798      	blx	r3
				( void ) xTaskResumeAll();
   14e7a:	4b21      	ldr	r3, [pc, #132]	; (14f00 <xQueueSemaphoreTake+0x1e8>)
   14e7c:	4798      	blx	r3
   14e7e:	e76f      	b.n	14d60 <xQueueSemaphoreTake+0x48>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
   14e80:	69fb      	ldr	r3, [r7, #28]
   14e82:	0018      	movs	r0, r3
   14e84:	4b1d      	ldr	r3, [pc, #116]	; (14efc <xQueueSemaphoreTake+0x1e4>)
   14e86:	4798      	blx	r3
			( void ) xTaskResumeAll();
   14e88:	4b1d      	ldr	r3, [pc, #116]	; (14f00 <xQueueSemaphoreTake+0x1e8>)
   14e8a:	4798      	blx	r3

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   14e8c:	69fb      	ldr	r3, [r7, #28]
   14e8e:	0018      	movs	r0, r3
   14e90:	4b17      	ldr	r3, [pc, #92]	; (14ef0 <xQueueSemaphoreTake+0x1d8>)
   14e92:	4798      	blx	r3
   14e94:	1e03      	subs	r3, r0, #0
   14e96:	d100      	bne.n	14e9a <xQueueSemaphoreTake+0x182>
   14e98:	e762      	b.n	14d60 <xQueueSemaphoreTake+0x48>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
   14e9a:	6a3b      	ldr	r3, [r7, #32]
   14e9c:	2b00      	cmp	r3, #0
   14e9e:	d010      	beq.n	14ec2 <xQueueSemaphoreTake+0x1aa>
					{
						taskENTER_CRITICAL();
   14ea0:	4b0b      	ldr	r3, [pc, #44]	; (14ed0 <xQueueSemaphoreTake+0x1b8>)
   14ea2:	4798      	blx	r3
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
   14ea4:	69fb      	ldr	r3, [r7, #28]
   14ea6:	0018      	movs	r0, r3
   14ea8:	4b16      	ldr	r3, [pc, #88]	; (14f04 <xQueueSemaphoreTake+0x1ec>)
   14eaa:	4798      	blx	r3
   14eac:	0003      	movs	r3, r0
   14eae:	617b      	str	r3, [r7, #20]
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
   14eb0:	69fb      	ldr	r3, [r7, #28]
   14eb2:	685b      	ldr	r3, [r3, #4]
   14eb4:	697a      	ldr	r2, [r7, #20]
   14eb6:	0011      	movs	r1, r2
   14eb8:	0018      	movs	r0, r3
   14eba:	4b13      	ldr	r3, [pc, #76]	; (14f08 <xQueueSemaphoreTake+0x1f0>)
   14ebc:	4798      	blx	r3
						}
						taskEXIT_CRITICAL();
   14ebe:	4b08      	ldr	r3, [pc, #32]	; (14ee0 <xQueueSemaphoreTake+0x1c8>)
   14ec0:	4798      	blx	r3
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
   14ec2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
   14ec4:	0018      	movs	r0, r3
   14ec6:	46bd      	mov	sp, r7
   14ec8:	b00a      	add	sp, #40	; 0x28
   14eca:	bd80      	pop	{r7, pc}
   14ecc:	00015e99 	.word	0x00015e99
   14ed0:	00014379 	.word	0x00014379
   14ed4:	00016165 	.word	0x00016165
   14ed8:	00015b61 	.word	0x00015b61
   14edc:	00014361 	.word	0x00014361
   14ee0:	0001439d 	.word	0x0001439d
   14ee4:	00015c21 	.word	0x00015c21
   14ee8:	00015725 	.word	0x00015725
   14eec:	00015c49 	.word	0x00015c49
   14ef0:	00015159 	.word	0x00015159
   14ef4:	00015ed1 	.word	0x00015ed1
   14ef8:	00015ac9 	.word	0x00015ac9
   14efc:	00015069 	.word	0x00015069
   14f00:	0001573d 	.word	0x0001573d
   14f04:	00014f0d 	.word	0x00014f0d
   14f08:	00016075 	.word	0x00016075

00014f0c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
   14f0c:	b580      	push	{r7, lr}
   14f0e:	b084      	sub	sp, #16
   14f10:	af00      	add	r7, sp, #0
   14f12:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
   14f14:	687b      	ldr	r3, [r7, #4]
   14f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   14f18:	2b00      	cmp	r3, #0
   14f1a:	d006      	beq.n	14f2a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
   14f1c:	687b      	ldr	r3, [r7, #4]
   14f1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   14f20:	681b      	ldr	r3, [r3, #0]
   14f22:	2205      	movs	r2, #5
   14f24:	1ad3      	subs	r3, r2, r3
   14f26:	60fb      	str	r3, [r7, #12]
   14f28:	e001      	b.n	14f2e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
   14f2a:	2300      	movs	r3, #0
   14f2c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
   14f2e:	68fb      	ldr	r3, [r7, #12]
	}
   14f30:	0018      	movs	r0, r3
   14f32:	46bd      	mov	sp, r7
   14f34:	b004      	add	sp, #16
   14f36:	bd80      	pop	{r7, pc}

00014f38 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
   14f38:	b580      	push	{r7, lr}
   14f3a:	b086      	sub	sp, #24
   14f3c:	af00      	add	r7, sp, #0
   14f3e:	60f8      	str	r0, [r7, #12]
   14f40:	60b9      	str	r1, [r7, #8]
   14f42:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
   14f44:	2300      	movs	r3, #0
   14f46:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
   14f48:	68fb      	ldr	r3, [r7, #12]
   14f4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   14f4c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
   14f4e:	68fb      	ldr	r3, [r7, #12]
   14f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   14f52:	2b00      	cmp	r3, #0
   14f54:	d10e      	bne.n	14f74 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   14f56:	68fb      	ldr	r3, [r7, #12]
   14f58:	681b      	ldr	r3, [r3, #0]
   14f5a:	2b00      	cmp	r3, #0
   14f5c:	d14e      	bne.n	14ffc <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   14f5e:	68fb      	ldr	r3, [r7, #12]
   14f60:	685b      	ldr	r3, [r3, #4]
   14f62:	0018      	movs	r0, r3
   14f64:	4b2a      	ldr	r3, [pc, #168]	; (15010 <prvCopyDataToQueue+0xd8>)
   14f66:	4798      	blx	r3
   14f68:	0003      	movs	r3, r0
   14f6a:	617b      	str	r3, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
   14f6c:	68fb      	ldr	r3, [r7, #12]
   14f6e:	2200      	movs	r2, #0
   14f70:	605a      	str	r2, [r3, #4]
   14f72:	e043      	b.n	14ffc <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
   14f74:	687b      	ldr	r3, [r7, #4]
   14f76:	2b00      	cmp	r3, #0
   14f78:	d119      	bne.n	14fae <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
   14f7a:	68fb      	ldr	r3, [r7, #12]
   14f7c:	6898      	ldr	r0, [r3, #8]
   14f7e:	68fb      	ldr	r3, [r7, #12]
   14f80:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   14f82:	68bb      	ldr	r3, [r7, #8]
   14f84:	0019      	movs	r1, r3
   14f86:	4b23      	ldr	r3, [pc, #140]	; (15014 <prvCopyDataToQueue+0xdc>)
   14f88:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   14f8a:	68fb      	ldr	r3, [r7, #12]
   14f8c:	689a      	ldr	r2, [r3, #8]
   14f8e:	68fb      	ldr	r3, [r7, #12]
   14f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   14f92:	18d2      	adds	r2, r2, r3
   14f94:	68fb      	ldr	r3, [r7, #12]
   14f96:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   14f98:	68fb      	ldr	r3, [r7, #12]
   14f9a:	689a      	ldr	r2, [r3, #8]
   14f9c:	68fb      	ldr	r3, [r7, #12]
   14f9e:	685b      	ldr	r3, [r3, #4]
   14fa0:	429a      	cmp	r2, r3
   14fa2:	d32b      	bcc.n	14ffc <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   14fa4:	68fb      	ldr	r3, [r7, #12]
   14fa6:	681a      	ldr	r2, [r3, #0]
   14fa8:	68fb      	ldr	r3, [r7, #12]
   14faa:	609a      	str	r2, [r3, #8]
   14fac:	e026      	b.n	14ffc <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   14fae:	68fb      	ldr	r3, [r7, #12]
   14fb0:	68d8      	ldr	r0, [r3, #12]
   14fb2:	68fb      	ldr	r3, [r7, #12]
   14fb4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   14fb6:	68bb      	ldr	r3, [r7, #8]
   14fb8:	0019      	movs	r1, r3
   14fba:	4b16      	ldr	r3, [pc, #88]	; (15014 <prvCopyDataToQueue+0xdc>)
   14fbc:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
   14fbe:	68fb      	ldr	r3, [r7, #12]
   14fc0:	68da      	ldr	r2, [r3, #12]
   14fc2:	68fb      	ldr	r3, [r7, #12]
   14fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   14fc6:	425b      	negs	r3, r3
   14fc8:	18d2      	adds	r2, r2, r3
   14fca:	68fb      	ldr	r3, [r7, #12]
   14fcc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   14fce:	68fb      	ldr	r3, [r7, #12]
   14fd0:	68da      	ldr	r2, [r3, #12]
   14fd2:	68fb      	ldr	r3, [r7, #12]
   14fd4:	681b      	ldr	r3, [r3, #0]
   14fd6:	429a      	cmp	r2, r3
   14fd8:	d207      	bcs.n	14fea <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   14fda:	68fb      	ldr	r3, [r7, #12]
   14fdc:	685a      	ldr	r2, [r3, #4]
   14fde:	68fb      	ldr	r3, [r7, #12]
   14fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   14fe2:	425b      	negs	r3, r3
   14fe4:	18d2      	adds	r2, r2, r3
   14fe6:	68fb      	ldr	r3, [r7, #12]
   14fe8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
   14fea:	687b      	ldr	r3, [r7, #4]
   14fec:	2b02      	cmp	r3, #2
   14fee:	d105      	bne.n	14ffc <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
   14ff0:	693b      	ldr	r3, [r7, #16]
   14ff2:	2b00      	cmp	r3, #0
   14ff4:	d002      	beq.n	14ffc <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
   14ff6:	693b      	ldr	r3, [r7, #16]
   14ff8:	3b01      	subs	r3, #1
   14ffa:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
   14ffc:	693b      	ldr	r3, [r7, #16]
   14ffe:	1c5a      	adds	r2, r3, #1
   15000:	68fb      	ldr	r3, [r7, #12]
   15002:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
   15004:	697b      	ldr	r3, [r7, #20]
}
   15006:	0018      	movs	r0, r3
   15008:	46bd      	mov	sp, r7
   1500a:	b006      	add	sp, #24
   1500c:	bd80      	pop	{r7, pc}
   1500e:	46c0      	nop			; (mov r8, r8)
   15010:	00015fb5 	.word	0x00015fb5
   15014:	0001b55d 	.word	0x0001b55d

00015018 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
   15018:	b580      	push	{r7, lr}
   1501a:	b082      	sub	sp, #8
   1501c:	af00      	add	r7, sp, #0
   1501e:	6078      	str	r0, [r7, #4]
   15020:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
   15022:	687b      	ldr	r3, [r7, #4]
   15024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   15026:	2b00      	cmp	r3, #0
   15028:	d018      	beq.n	1505c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
   1502a:	687b      	ldr	r3, [r7, #4]
   1502c:	68da      	ldr	r2, [r3, #12]
   1502e:	687b      	ldr	r3, [r7, #4]
   15030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   15032:	18d2      	adds	r2, r2, r3
   15034:	687b      	ldr	r3, [r7, #4]
   15036:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
   15038:	687b      	ldr	r3, [r7, #4]
   1503a:	68da      	ldr	r2, [r3, #12]
   1503c:	687b      	ldr	r3, [r7, #4]
   1503e:	685b      	ldr	r3, [r3, #4]
   15040:	429a      	cmp	r2, r3
   15042:	d303      	bcc.n	1504c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
   15044:	687b      	ldr	r3, [r7, #4]
   15046:	681a      	ldr	r2, [r3, #0]
   15048:	687b      	ldr	r3, [r7, #4]
   1504a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
   1504c:	687b      	ldr	r3, [r7, #4]
   1504e:	68d9      	ldr	r1, [r3, #12]
   15050:	687b      	ldr	r3, [r7, #4]
   15052:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   15054:	683b      	ldr	r3, [r7, #0]
   15056:	0018      	movs	r0, r3
   15058:	4b02      	ldr	r3, [pc, #8]	; (15064 <prvCopyDataFromQueue+0x4c>)
   1505a:	4798      	blx	r3
	}
}
   1505c:	46c0      	nop			; (mov r8, r8)
   1505e:	46bd      	mov	sp, r7
   15060:	b002      	add	sp, #8
   15062:	bd80      	pop	{r7, pc}
   15064:	0001b55d 	.word	0x0001b55d

00015068 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
   15068:	b580      	push	{r7, lr}
   1506a:	b084      	sub	sp, #16
   1506c:	af00      	add	r7, sp, #0
   1506e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   15070:	4b34      	ldr	r3, [pc, #208]	; (15144 <prvUnlockQueue+0xdc>)
   15072:	4798      	blx	r3
	{
		int8_t cTxLock = pxQueue->cTxLock;
   15074:	230f      	movs	r3, #15
   15076:	18fb      	adds	r3, r7, r3
   15078:	687a      	ldr	r2, [r7, #4]
   1507a:	2145      	movs	r1, #69	; 0x45
   1507c:	5c52      	ldrb	r2, [r2, r1]
   1507e:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
   15080:	e022      	b.n	150c8 <prvUnlockQueue+0x60>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
   15082:	687b      	ldr	r3, [r7, #4]
   15084:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   15086:	2b00      	cmp	r3, #0
   15088:	d009      	beq.n	1509e <prvUnlockQueue+0x36>
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
   1508a:	687b      	ldr	r3, [r7, #4]
   1508c:	2100      	movs	r1, #0
   1508e:	0018      	movs	r0, r3
   15090:	4b2d      	ldr	r3, [pc, #180]	; (15148 <prvUnlockQueue+0xe0>)
   15092:	4798      	blx	r3
   15094:	1e03      	subs	r3, r0, #0
   15096:	d00f      	beq.n	150b8 <prvUnlockQueue+0x50>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
   15098:	4b2c      	ldr	r3, [pc, #176]	; (1514c <prvUnlockQueue+0xe4>)
   1509a:	4798      	blx	r3
   1509c:	e00c      	b.n	150b8 <prvUnlockQueue+0x50>
				else
				{
					/* Tasks that are removed from the event list will get
					added to the pending ready list as the scheduler is still
					suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   1509e:	687b      	ldr	r3, [r7, #4]
   150a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   150a2:	2b00      	cmp	r3, #0
   150a4:	d017      	beq.n	150d6 <prvUnlockQueue+0x6e>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   150a6:	687b      	ldr	r3, [r7, #4]
   150a8:	3324      	adds	r3, #36	; 0x24
   150aa:	0018      	movs	r0, r3
   150ac:	4b28      	ldr	r3, [pc, #160]	; (15150 <prvUnlockQueue+0xe8>)
   150ae:	4798      	blx	r3
   150b0:	1e03      	subs	r3, r0, #0
   150b2:	d001      	beq.n	150b8 <prvUnlockQueue+0x50>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
   150b4:	4b25      	ldr	r3, [pc, #148]	; (1514c <prvUnlockQueue+0xe4>)
   150b6:	4798      	blx	r3
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
   150b8:	230f      	movs	r3, #15
   150ba:	18fb      	adds	r3, r7, r3
   150bc:	781b      	ldrb	r3, [r3, #0]
   150be:	3b01      	subs	r3, #1
   150c0:	b2da      	uxtb	r2, r3
   150c2:	230f      	movs	r3, #15
   150c4:	18fb      	adds	r3, r7, r3
   150c6:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
   150c8:	230f      	movs	r3, #15
   150ca:	18fb      	adds	r3, r7, r3
   150cc:	781b      	ldrb	r3, [r3, #0]
   150ce:	b25b      	sxtb	r3, r3
   150d0:	2b00      	cmp	r3, #0
   150d2:	dcd6      	bgt.n	15082 <prvUnlockQueue+0x1a>
   150d4:	e000      	b.n	150d8 <prvUnlockQueue+0x70>
						break;
   150d6:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
   150d8:	687b      	ldr	r3, [r7, #4]
   150da:	2245      	movs	r2, #69	; 0x45
   150dc:	21ff      	movs	r1, #255	; 0xff
   150de:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
   150e0:	4b1c      	ldr	r3, [pc, #112]	; (15154 <prvUnlockQueue+0xec>)
   150e2:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   150e4:	4b17      	ldr	r3, [pc, #92]	; (15144 <prvUnlockQueue+0xdc>)
   150e6:	4798      	blx	r3
	{
		int8_t cRxLock = pxQueue->cRxLock;
   150e8:	230e      	movs	r3, #14
   150ea:	18fb      	adds	r3, r7, r3
   150ec:	687a      	ldr	r2, [r7, #4]
   150ee:	2144      	movs	r1, #68	; 0x44
   150f0:	5c52      	ldrb	r2, [r2, r1]
   150f2:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
   150f4:	e014      	b.n	15120 <prvUnlockQueue+0xb8>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   150f6:	687b      	ldr	r3, [r7, #4]
   150f8:	691b      	ldr	r3, [r3, #16]
   150fa:	2b00      	cmp	r3, #0
   150fc:	d017      	beq.n	1512e <prvUnlockQueue+0xc6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   150fe:	687b      	ldr	r3, [r7, #4]
   15100:	3310      	adds	r3, #16
   15102:	0018      	movs	r0, r3
   15104:	4b12      	ldr	r3, [pc, #72]	; (15150 <prvUnlockQueue+0xe8>)
   15106:	4798      	blx	r3
   15108:	1e03      	subs	r3, r0, #0
   1510a:	d001      	beq.n	15110 <prvUnlockQueue+0xa8>
				{
					vTaskMissedYield();
   1510c:	4b0f      	ldr	r3, [pc, #60]	; (1514c <prvUnlockQueue+0xe4>)
   1510e:	4798      	blx	r3
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
   15110:	230e      	movs	r3, #14
   15112:	18fb      	adds	r3, r7, r3
   15114:	781b      	ldrb	r3, [r3, #0]
   15116:	3b01      	subs	r3, #1
   15118:	b2da      	uxtb	r2, r3
   1511a:	230e      	movs	r3, #14
   1511c:	18fb      	adds	r3, r7, r3
   1511e:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
   15120:	230e      	movs	r3, #14
   15122:	18fb      	adds	r3, r7, r3
   15124:	781b      	ldrb	r3, [r3, #0]
   15126:	b25b      	sxtb	r3, r3
   15128:	2b00      	cmp	r3, #0
   1512a:	dce4      	bgt.n	150f6 <prvUnlockQueue+0x8e>
   1512c:	e000      	b.n	15130 <prvUnlockQueue+0xc8>
			}
			else
			{
				break;
   1512e:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
   15130:	687b      	ldr	r3, [r7, #4]
   15132:	2244      	movs	r2, #68	; 0x44
   15134:	21ff      	movs	r1, #255	; 0xff
   15136:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
   15138:	4b06      	ldr	r3, [pc, #24]	; (15154 <prvUnlockQueue+0xec>)
   1513a:	4798      	blx	r3
}
   1513c:	46c0      	nop			; (mov r8, r8)
   1513e:	46bd      	mov	sp, r7
   15140:	b004      	add	sp, #16
   15142:	bd80      	pop	{r7, pc}
   15144:	00014379 	.word	0x00014379
   15148:	0001523d 	.word	0x0001523d
   1514c:	00015cf5 	.word	0x00015cf5
   15150:	00015b61 	.word	0x00015b61
   15154:	0001439d 	.word	0x0001439d

00015158 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
   15158:	b580      	push	{r7, lr}
   1515a:	b084      	sub	sp, #16
   1515c:	af00      	add	r7, sp, #0
   1515e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
   15160:	4b08      	ldr	r3, [pc, #32]	; (15184 <prvIsQueueEmpty+0x2c>)
   15162:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
   15164:	687b      	ldr	r3, [r7, #4]
   15166:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   15168:	2b00      	cmp	r3, #0
   1516a:	d102      	bne.n	15172 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
   1516c:	2301      	movs	r3, #1
   1516e:	60fb      	str	r3, [r7, #12]
   15170:	e001      	b.n	15176 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
   15172:	2300      	movs	r3, #0
   15174:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   15176:	4b04      	ldr	r3, [pc, #16]	; (15188 <prvIsQueueEmpty+0x30>)
   15178:	4798      	blx	r3

	return xReturn;
   1517a:	68fb      	ldr	r3, [r7, #12]
}
   1517c:	0018      	movs	r0, r3
   1517e:	46bd      	mov	sp, r7
   15180:	b004      	add	sp, #16
   15182:	bd80      	pop	{r7, pc}
   15184:	00014379 	.word	0x00014379
   15188:	0001439d 	.word	0x0001439d

0001518c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
   1518c:	b580      	push	{r7, lr}
   1518e:	b084      	sub	sp, #16
   15190:	af00      	add	r7, sp, #0
   15192:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
   15194:	4b09      	ldr	r3, [pc, #36]	; (151bc <prvIsQueueFull+0x30>)
   15196:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
   15198:	687b      	ldr	r3, [r7, #4]
   1519a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   1519c:	687b      	ldr	r3, [r7, #4]
   1519e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   151a0:	429a      	cmp	r2, r3
   151a2:	d102      	bne.n	151aa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
   151a4:	2301      	movs	r3, #1
   151a6:	60fb      	str	r3, [r7, #12]
   151a8:	e001      	b.n	151ae <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
   151aa:	2300      	movs	r3, #0
   151ac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   151ae:	4b04      	ldr	r3, [pc, #16]	; (151c0 <prvIsQueueFull+0x34>)
   151b0:	4798      	blx	r3

	return xReturn;
   151b2:	68fb      	ldr	r3, [r7, #12]
}
   151b4:	0018      	movs	r0, r3
   151b6:	46bd      	mov	sp, r7
   151b8:	b004      	add	sp, #16
   151ba:	bd80      	pop	{r7, pc}
   151bc:	00014379 	.word	0x00014379
   151c0:	0001439d 	.word	0x0001439d

000151c4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
   151c4:	b580      	push	{r7, lr}
   151c6:	b086      	sub	sp, #24
   151c8:	af00      	add	r7, sp, #0
   151ca:	60f8      	str	r0, [r7, #12]
   151cc:	60b9      	str	r1, [r7, #8]
   151ce:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   151d0:	68fb      	ldr	r3, [r7, #12]
   151d2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   151d4:	4b15      	ldr	r3, [pc, #84]	; (1522c <vQueueWaitForMessageRestricted+0x68>)
   151d6:	4798      	blx	r3
   151d8:	697b      	ldr	r3, [r7, #20]
   151da:	2244      	movs	r2, #68	; 0x44
   151dc:	5c9b      	ldrb	r3, [r3, r2]
   151de:	b25b      	sxtb	r3, r3
   151e0:	3301      	adds	r3, #1
   151e2:	d103      	bne.n	151ec <vQueueWaitForMessageRestricted+0x28>
   151e4:	697b      	ldr	r3, [r7, #20]
   151e6:	2244      	movs	r2, #68	; 0x44
   151e8:	2100      	movs	r1, #0
   151ea:	5499      	strb	r1, [r3, r2]
   151ec:	697b      	ldr	r3, [r7, #20]
   151ee:	2245      	movs	r2, #69	; 0x45
   151f0:	5c9b      	ldrb	r3, [r3, r2]
   151f2:	b25b      	sxtb	r3, r3
   151f4:	3301      	adds	r3, #1
   151f6:	d103      	bne.n	15200 <vQueueWaitForMessageRestricted+0x3c>
   151f8:	697b      	ldr	r3, [r7, #20]
   151fa:	2245      	movs	r2, #69	; 0x45
   151fc:	2100      	movs	r1, #0
   151fe:	5499      	strb	r1, [r3, r2]
   15200:	4b0b      	ldr	r3, [pc, #44]	; (15230 <vQueueWaitForMessageRestricted+0x6c>)
   15202:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
   15204:	697b      	ldr	r3, [r7, #20]
   15206:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   15208:	2b00      	cmp	r3, #0
   1520a:	d106      	bne.n	1521a <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
   1520c:	697b      	ldr	r3, [r7, #20]
   1520e:	3324      	adds	r3, #36	; 0x24
   15210:	687a      	ldr	r2, [r7, #4]
   15212:	68b9      	ldr	r1, [r7, #8]
   15214:	0018      	movs	r0, r3
   15216:	4b07      	ldr	r3, [pc, #28]	; (15234 <vQueueWaitForMessageRestricted+0x70>)
   15218:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
   1521a:	697b      	ldr	r3, [r7, #20]
   1521c:	0018      	movs	r0, r3
   1521e:	4b06      	ldr	r3, [pc, #24]	; (15238 <vQueueWaitForMessageRestricted+0x74>)
   15220:	4798      	blx	r3
	}
   15222:	46c0      	nop			; (mov r8, r8)
   15224:	46bd      	mov	sp, r7
   15226:	b006      	add	sp, #24
   15228:	bd80      	pop	{r7, pc}
   1522a:	46c0      	nop			; (mov r8, r8)
   1522c:	00014379 	.word	0x00014379
   15230:	0001439d 	.word	0x0001439d
   15234:	00015b0d 	.word	0x00015b0d
   15238:	00015069 	.word	0x00015069

0001523c <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
   1523c:	b580      	push	{r7, lr}
   1523e:	b086      	sub	sp, #24
   15240:	af00      	add	r7, sp, #0
   15242:	6078      	str	r0, [r7, #4]
   15244:	6039      	str	r1, [r7, #0]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
   15246:	687b      	ldr	r3, [r7, #4]
   15248:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   1524a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
   1524c:	2300      	movs	r3, #0
   1524e:	617b      	str	r3, [r7, #20]

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
   15250:	693b      	ldr	r3, [r7, #16]
   15252:	2b00      	cmp	r3, #0
   15254:	d101      	bne.n	1525a <prvNotifyQueueSetContainer+0x1e>
   15256:	b672      	cpsid	i
   15258:	e7fe      	b.n	15258 <prvNotifyQueueSetContainer+0x1c>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
   1525a:	693b      	ldr	r3, [r7, #16]
   1525c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   1525e:	693b      	ldr	r3, [r7, #16]
   15260:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   15262:	429a      	cmp	r2, r3
   15264:	d301      	bcc.n	1526a <prvNotifyQueueSetContainer+0x2e>
   15266:	b672      	cpsid	i
   15268:	e7fe      	b.n	15268 <prvNotifyQueueSetContainer+0x2c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
   1526a:	693b      	ldr	r3, [r7, #16]
   1526c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   1526e:	693b      	ldr	r3, [r7, #16]
   15270:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   15272:	429a      	cmp	r2, r3
   15274:	d22a      	bcs.n	152cc <prvNotifyQueueSetContainer+0x90>
		{
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
   15276:	230f      	movs	r3, #15
   15278:	18fb      	adds	r3, r7, r3
   1527a:	693a      	ldr	r2, [r7, #16]
   1527c:	2145      	movs	r1, #69	; 0x45
   1527e:	5c52      	ldrb	r2, [r2, r1]
   15280:	701a      	strb	r2, [r3, #0]

			traceQUEUE_SEND( pxQueueSetContainer );

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
   15282:	683a      	ldr	r2, [r7, #0]
   15284:	1d39      	adds	r1, r7, #4
   15286:	693b      	ldr	r3, [r7, #16]
   15288:	0018      	movs	r0, r3
   1528a:	4b13      	ldr	r3, [pc, #76]	; (152d8 <prvNotifyQueueSetContainer+0x9c>)
   1528c:	4798      	blx	r3
   1528e:	0003      	movs	r3, r0
   15290:	617b      	str	r3, [r7, #20]

			if( cTxLock == queueUNLOCKED )
   15292:	230f      	movs	r3, #15
   15294:	18fb      	adds	r3, r7, r3
   15296:	781b      	ldrb	r3, [r3, #0]
   15298:	b25b      	sxtb	r3, r3
   1529a:	3301      	adds	r3, #1
   1529c:	d10d      	bne.n	152ba <prvNotifyQueueSetContainer+0x7e>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
   1529e:	693b      	ldr	r3, [r7, #16]
   152a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   152a2:	2b00      	cmp	r3, #0
   152a4:	d012      	beq.n	152cc <prvNotifyQueueSetContainer+0x90>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
   152a6:	693b      	ldr	r3, [r7, #16]
   152a8:	3324      	adds	r3, #36	; 0x24
   152aa:	0018      	movs	r0, r3
   152ac:	4b0b      	ldr	r3, [pc, #44]	; (152dc <prvNotifyQueueSetContainer+0xa0>)
   152ae:	4798      	blx	r3
   152b0:	1e03      	subs	r3, r0, #0
   152b2:	d00b      	beq.n	152cc <prvNotifyQueueSetContainer+0x90>
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
   152b4:	2301      	movs	r3, #1
   152b6:	617b      	str	r3, [r7, #20]
   152b8:	e008      	b.n	152cc <prvNotifyQueueSetContainer+0x90>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
   152ba:	230f      	movs	r3, #15
   152bc:	18fb      	adds	r3, r7, r3
   152be:	781b      	ldrb	r3, [r3, #0]
   152c0:	3301      	adds	r3, #1
   152c2:	b2db      	uxtb	r3, r3
   152c4:	b259      	sxtb	r1, r3
   152c6:	693b      	ldr	r3, [r7, #16]
   152c8:	2245      	movs	r2, #69	; 0x45
   152ca:	5499      	strb	r1, [r3, r2]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   152cc:	697b      	ldr	r3, [r7, #20]
	}
   152ce:	0018      	movs	r0, r3
   152d0:	46bd      	mov	sp, r7
   152d2:	b006      	add	sp, #24
   152d4:	bd80      	pop	{r7, pc}
   152d6:	46c0      	nop			; (mov r8, r8)
   152d8:	00014f39 	.word	0x00014f39
   152dc:	00015b61 	.word	0x00015b61

000152e0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
   152e0:	b590      	push	{r4, r7, lr}
   152e2:	b08d      	sub	sp, #52	; 0x34
   152e4:	af04      	add	r7, sp, #16
   152e6:	60f8      	str	r0, [r7, #12]
   152e8:	60b9      	str	r1, [r7, #8]
   152ea:	603b      	str	r3, [r7, #0]
   152ec:	1dbb      	adds	r3, r7, #6
   152ee:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   152f0:	1dbb      	adds	r3, r7, #6
   152f2:	881b      	ldrh	r3, [r3, #0]
   152f4:	009b      	lsls	r3, r3, #2
   152f6:	0018      	movs	r0, r3
   152f8:	4b1d      	ldr	r3, [pc, #116]	; (15370 <xTaskCreate+0x90>)
   152fa:	4798      	blx	r3
   152fc:	0003      	movs	r3, r0
   152fe:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
   15300:	697b      	ldr	r3, [r7, #20]
   15302:	2b00      	cmp	r3, #0
   15304:	d010      	beq.n	15328 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
   15306:	204c      	movs	r0, #76	; 0x4c
   15308:	4b19      	ldr	r3, [pc, #100]	; (15370 <xTaskCreate+0x90>)
   1530a:	4798      	blx	r3
   1530c:	0003      	movs	r3, r0
   1530e:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
   15310:	69fb      	ldr	r3, [r7, #28]
   15312:	2b00      	cmp	r3, #0
   15314:	d003      	beq.n	1531e <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
   15316:	69fb      	ldr	r3, [r7, #28]
   15318:	697a      	ldr	r2, [r7, #20]
   1531a:	631a      	str	r2, [r3, #48]	; 0x30
   1531c:	e006      	b.n	1532c <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
   1531e:	697b      	ldr	r3, [r7, #20]
   15320:	0018      	movs	r0, r3
   15322:	4b14      	ldr	r3, [pc, #80]	; (15374 <xTaskCreate+0x94>)
   15324:	4798      	blx	r3
   15326:	e001      	b.n	1532c <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
   15328:	2300      	movs	r3, #0
   1532a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
   1532c:	69fb      	ldr	r3, [r7, #28]
   1532e:	2b00      	cmp	r3, #0
   15330:	d016      	beq.n	15360 <xTaskCreate+0x80>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
   15332:	1dbb      	adds	r3, r7, #6
   15334:	881a      	ldrh	r2, [r3, #0]
   15336:	683c      	ldr	r4, [r7, #0]
   15338:	68b9      	ldr	r1, [r7, #8]
   1533a:	68f8      	ldr	r0, [r7, #12]
   1533c:	2300      	movs	r3, #0
   1533e:	9303      	str	r3, [sp, #12]
   15340:	69fb      	ldr	r3, [r7, #28]
   15342:	9302      	str	r3, [sp, #8]
   15344:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   15346:	9301      	str	r3, [sp, #4]
   15348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1534a:	9300      	str	r3, [sp, #0]
   1534c:	0023      	movs	r3, r4
   1534e:	4c0a      	ldr	r4, [pc, #40]	; (15378 <xTaskCreate+0x98>)
   15350:	47a0      	blx	r4
			prvAddNewTaskToReadyList( pxNewTCB );
   15352:	69fb      	ldr	r3, [r7, #28]
   15354:	0018      	movs	r0, r3
   15356:	4b09      	ldr	r3, [pc, #36]	; (1537c <xTaskCreate+0x9c>)
   15358:	4798      	blx	r3
			xReturn = pdPASS;
   1535a:	2301      	movs	r3, #1
   1535c:	61bb      	str	r3, [r7, #24]
   1535e:	e002      	b.n	15366 <xTaskCreate+0x86>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   15360:	2301      	movs	r3, #1
   15362:	425b      	negs	r3, r3
   15364:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
   15366:	69bb      	ldr	r3, [r7, #24]
	}
   15368:	0018      	movs	r0, r3
   1536a:	46bd      	mov	sp, r7
   1536c:	b009      	add	sp, #36	; 0x24
   1536e:	bd90      	pop	{r4, r7, pc}
   15370:	000144b1 	.word	0x000144b1
   15374:	00014551 	.word	0x00014551
   15378:	00015381 	.word	0x00015381
   1537c:	0001547d 	.word	0x0001547d

00015380 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
   15380:	b580      	push	{r7, lr}
   15382:	b086      	sub	sp, #24
   15384:	af00      	add	r7, sp, #0
   15386:	60f8      	str	r0, [r7, #12]
   15388:	60b9      	str	r1, [r7, #8]
   1538a:	607a      	str	r2, [r7, #4]
   1538c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
   1538e:	6abb      	ldr	r3, [r7, #40]	; 0x28
   15390:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   15392:	687b      	ldr	r3, [r7, #4]
   15394:	4936      	ldr	r1, [pc, #216]	; (15470 <prvInitialiseNewTask+0xf0>)
   15396:	468c      	mov	ip, r1
   15398:	4463      	add	r3, ip
   1539a:	009b      	lsls	r3, r3, #2
   1539c:	18d3      	adds	r3, r2, r3
   1539e:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
   153a0:	693b      	ldr	r3, [r7, #16]
   153a2:	2207      	movs	r2, #7
   153a4:	4393      	bics	r3, r2
   153a6:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   153a8:	693b      	ldr	r3, [r7, #16]
   153aa:	2207      	movs	r2, #7
   153ac:	4013      	ands	r3, r2
   153ae:	d001      	beq.n	153b4 <prvInitialiseNewTask+0x34>
   153b0:	b672      	cpsid	i
   153b2:	e7fe      	b.n	153b2 <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
   153b4:	2300      	movs	r3, #0
   153b6:	617b      	str	r3, [r7, #20]
   153b8:	e013      	b.n	153e2 <prvInitialiseNewTask+0x62>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
   153ba:	68ba      	ldr	r2, [r7, #8]
   153bc:	697b      	ldr	r3, [r7, #20]
   153be:	18d3      	adds	r3, r2, r3
   153c0:	7818      	ldrb	r0, [r3, #0]
   153c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
   153c4:	2134      	movs	r1, #52	; 0x34
   153c6:	697b      	ldr	r3, [r7, #20]
   153c8:	18d3      	adds	r3, r2, r3
   153ca:	185b      	adds	r3, r3, r1
   153cc:	1c02      	adds	r2, r0, #0
   153ce:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
   153d0:	68ba      	ldr	r2, [r7, #8]
   153d2:	697b      	ldr	r3, [r7, #20]
   153d4:	18d3      	adds	r3, r2, r3
   153d6:	781b      	ldrb	r3, [r3, #0]
   153d8:	2b00      	cmp	r3, #0
   153da:	d006      	beq.n	153ea <prvInitialiseNewTask+0x6a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
   153dc:	697b      	ldr	r3, [r7, #20]
   153de:	3301      	adds	r3, #1
   153e0:	617b      	str	r3, [r7, #20]
   153e2:	697b      	ldr	r3, [r7, #20]
   153e4:	2b07      	cmp	r3, #7
   153e6:	d9e8      	bls.n	153ba <prvInitialiseNewTask+0x3a>
   153e8:	e000      	b.n	153ec <prvInitialiseNewTask+0x6c>
		{
			break;
   153ea:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
   153ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
   153ee:	223b      	movs	r2, #59	; 0x3b
   153f0:	2100      	movs	r1, #0
   153f2:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
   153f4:	6a3b      	ldr	r3, [r7, #32]
   153f6:	2b04      	cmp	r3, #4
   153f8:	d901      	bls.n	153fe <prvInitialiseNewTask+0x7e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
   153fa:	2304      	movs	r3, #4
   153fc:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
   153fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
   15400:	6a3a      	ldr	r2, [r7, #32]
   15402:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
   15404:	6abb      	ldr	r3, [r7, #40]	; 0x28
   15406:	6a3a      	ldr	r2, [r7, #32]
   15408:	63da      	str	r2, [r3, #60]	; 0x3c
		pxNewTCB->uxMutexesHeld = 0;
   1540a:	6abb      	ldr	r3, [r7, #40]	; 0x28
   1540c:	2200      	movs	r2, #0
   1540e:	641a      	str	r2, [r3, #64]	; 0x40
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
   15410:	6abb      	ldr	r3, [r7, #40]	; 0x28
   15412:	3304      	adds	r3, #4
   15414:	0018      	movs	r0, r3
   15416:	4b17      	ldr	r3, [pc, #92]	; (15474 <prvInitialiseNewTask+0xf4>)
   15418:	4798      	blx	r3
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
   1541a:	6abb      	ldr	r3, [r7, #40]	; 0x28
   1541c:	3318      	adds	r3, #24
   1541e:	0018      	movs	r0, r3
   15420:	4b14      	ldr	r3, [pc, #80]	; (15474 <prvInitialiseNewTask+0xf4>)
   15422:	4798      	blx	r3

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
   15424:	6abb      	ldr	r3, [r7, #40]	; 0x28
   15426:	6aba      	ldr	r2, [r7, #40]	; 0x28
   15428:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   1542a:	6a3b      	ldr	r3, [r7, #32]
   1542c:	2205      	movs	r2, #5
   1542e:	1ad2      	subs	r2, r2, r3
   15430:	6abb      	ldr	r3, [r7, #40]	; 0x28
   15432:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
   15434:	6abb      	ldr	r3, [r7, #40]	; 0x28
   15436:	6aba      	ldr	r2, [r7, #40]	; 0x28
   15438:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
   1543a:	6abb      	ldr	r3, [r7, #40]	; 0x28
   1543c:	2200      	movs	r2, #0
   1543e:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   15440:	6abb      	ldr	r3, [r7, #40]	; 0x28
   15442:	2248      	movs	r2, #72	; 0x48
   15444:	2100      	movs	r1, #0
   15446:	5499      	strb	r1, [r3, r2]
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   15448:	683a      	ldr	r2, [r7, #0]
   1544a:	68f9      	ldr	r1, [r7, #12]
   1544c:	693b      	ldr	r3, [r7, #16]
   1544e:	0018      	movs	r0, r3
   15450:	4b09      	ldr	r3, [pc, #36]	; (15478 <prvInitialiseNewTask+0xf8>)
   15452:	4798      	blx	r3
   15454:	0002      	movs	r2, r0
   15456:	6abb      	ldr	r3, [r7, #40]	; 0x28
   15458:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
   1545a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1545c:	2b00      	cmp	r3, #0
   1545e:	d002      	beq.n	15466 <prvInitialiseNewTask+0xe6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
   15460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   15462:	6aba      	ldr	r2, [r7, #40]	; 0x28
   15464:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
   15466:	46c0      	nop			; (mov r8, r8)
   15468:	46bd      	mov	sp, r7
   1546a:	b006      	add	sp, #24
   1546c:	bd80      	pop	{r7, pc}
   1546e:	46c0      	nop			; (mov r8, r8)
   15470:	3fffffff 	.word	0x3fffffff
   15474:	00014127 	.word	0x00014127
   15478:	0001423d 	.word	0x0001423d

0001547c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
   1547c:	b580      	push	{r7, lr}
   1547e:	b082      	sub	sp, #8
   15480:	af00      	add	r7, sp, #0
   15482:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
   15484:	4b29      	ldr	r3, [pc, #164]	; (1552c <prvAddNewTaskToReadyList+0xb0>)
   15486:	4798      	blx	r3
	{
		uxCurrentNumberOfTasks++;
   15488:	4b29      	ldr	r3, [pc, #164]	; (15530 <prvAddNewTaskToReadyList+0xb4>)
   1548a:	681b      	ldr	r3, [r3, #0]
   1548c:	1c5a      	adds	r2, r3, #1
   1548e:	4b28      	ldr	r3, [pc, #160]	; (15530 <prvAddNewTaskToReadyList+0xb4>)
   15490:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
   15492:	4b28      	ldr	r3, [pc, #160]	; (15534 <prvAddNewTaskToReadyList+0xb8>)
   15494:	681b      	ldr	r3, [r3, #0]
   15496:	2b00      	cmp	r3, #0
   15498:	d109      	bne.n	154ae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
   1549a:	4b26      	ldr	r3, [pc, #152]	; (15534 <prvAddNewTaskToReadyList+0xb8>)
   1549c:	687a      	ldr	r2, [r7, #4]
   1549e:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
   154a0:	4b23      	ldr	r3, [pc, #140]	; (15530 <prvAddNewTaskToReadyList+0xb4>)
   154a2:	681b      	ldr	r3, [r3, #0]
   154a4:	2b01      	cmp	r3, #1
   154a6:	d110      	bne.n	154ca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
   154a8:	4b23      	ldr	r3, [pc, #140]	; (15538 <prvAddNewTaskToReadyList+0xbc>)
   154aa:	4798      	blx	r3
   154ac:	e00d      	b.n	154ca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
   154ae:	4b23      	ldr	r3, [pc, #140]	; (1553c <prvAddNewTaskToReadyList+0xc0>)
   154b0:	681b      	ldr	r3, [r3, #0]
   154b2:	2b00      	cmp	r3, #0
   154b4:	d109      	bne.n	154ca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
   154b6:	4b1f      	ldr	r3, [pc, #124]	; (15534 <prvAddNewTaskToReadyList+0xb8>)
   154b8:	681b      	ldr	r3, [r3, #0]
   154ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   154bc:	687b      	ldr	r3, [r7, #4]
   154be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   154c0:	429a      	cmp	r2, r3
   154c2:	d802      	bhi.n	154ca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
   154c4:	4b1b      	ldr	r3, [pc, #108]	; (15534 <prvAddNewTaskToReadyList+0xb8>)
   154c6:	687a      	ldr	r2, [r7, #4]
   154c8:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
   154ca:	4b1d      	ldr	r3, [pc, #116]	; (15540 <prvAddNewTaskToReadyList+0xc4>)
   154cc:	681b      	ldr	r3, [r3, #0]
   154ce:	1c5a      	adds	r2, r3, #1
   154d0:	4b1b      	ldr	r3, [pc, #108]	; (15540 <prvAddNewTaskToReadyList+0xc4>)
   154d2:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
   154d4:	687b      	ldr	r3, [r7, #4]
   154d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   154d8:	4b1a      	ldr	r3, [pc, #104]	; (15544 <prvAddNewTaskToReadyList+0xc8>)
   154da:	681b      	ldr	r3, [r3, #0]
   154dc:	429a      	cmp	r2, r3
   154de:	d903      	bls.n	154e8 <prvAddNewTaskToReadyList+0x6c>
   154e0:	687b      	ldr	r3, [r7, #4]
   154e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   154e4:	4b17      	ldr	r3, [pc, #92]	; (15544 <prvAddNewTaskToReadyList+0xc8>)
   154e6:	601a      	str	r2, [r3, #0]
   154e8:	687b      	ldr	r3, [r7, #4]
   154ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   154ec:	0013      	movs	r3, r2
   154ee:	009b      	lsls	r3, r3, #2
   154f0:	189b      	adds	r3, r3, r2
   154f2:	009b      	lsls	r3, r3, #2
   154f4:	4a14      	ldr	r2, [pc, #80]	; (15548 <prvAddNewTaskToReadyList+0xcc>)
   154f6:	189a      	adds	r2, r3, r2
   154f8:	687b      	ldr	r3, [r7, #4]
   154fa:	3304      	adds	r3, #4
   154fc:	0019      	movs	r1, r3
   154fe:	0010      	movs	r0, r2
   15500:	4b12      	ldr	r3, [pc, #72]	; (1554c <prvAddNewTaskToReadyList+0xd0>)
   15502:	4798      	blx	r3

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
   15504:	4b12      	ldr	r3, [pc, #72]	; (15550 <prvAddNewTaskToReadyList+0xd4>)
   15506:	4798      	blx	r3

	if( xSchedulerRunning != pdFALSE )
   15508:	4b0c      	ldr	r3, [pc, #48]	; (1553c <prvAddNewTaskToReadyList+0xc0>)
   1550a:	681b      	ldr	r3, [r3, #0]
   1550c:	2b00      	cmp	r3, #0
   1550e:	d008      	beq.n	15522 <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
   15510:	4b08      	ldr	r3, [pc, #32]	; (15534 <prvAddNewTaskToReadyList+0xb8>)
   15512:	681b      	ldr	r3, [r3, #0]
   15514:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   15516:	687b      	ldr	r3, [r7, #4]
   15518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1551a:	429a      	cmp	r2, r3
   1551c:	d201      	bcs.n	15522 <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
   1551e:	4b0d      	ldr	r3, [pc, #52]	; (15554 <prvAddNewTaskToReadyList+0xd8>)
   15520:	4798      	blx	r3
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
   15522:	46c0      	nop			; (mov r8, r8)
   15524:	46bd      	mov	sp, r7
   15526:	b002      	add	sp, #8
   15528:	bd80      	pop	{r7, pc}
   1552a:	46c0      	nop			; (mov r8, r8)
   1552c:	00014379 	.word	0x00014379
   15530:	20002950 	.word	0x20002950
   15534:	20002878 	.word	0x20002878
   15538:	00015d31 	.word	0x00015d31
   1553c:	2000295c 	.word	0x2000295c
   15540:	2000296c 	.word	0x2000296c
   15544:	20002958 	.word	0x20002958
   15548:	2000287c 	.word	0x2000287c
   1554c:	0001413d 	.word	0x0001413d
   15550:	0001439d 	.word	0x0001439d
   15554:	00014361 	.word	0x00014361

00015558 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
   15558:	b580      	push	{r7, lr}
   1555a:	b084      	sub	sp, #16
   1555c:	af00      	add	r7, sp, #0
   1555e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
   15560:	2300      	movs	r3, #0
   15562:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
   15564:	687b      	ldr	r3, [r7, #4]
   15566:	2b00      	cmp	r3, #0
   15568:	d010      	beq.n	1558c <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
   1556a:	4b0d      	ldr	r3, [pc, #52]	; (155a0 <vTaskDelay+0x48>)
   1556c:	681b      	ldr	r3, [r3, #0]
   1556e:	2b00      	cmp	r3, #0
   15570:	d001      	beq.n	15576 <vTaskDelay+0x1e>
   15572:	b672      	cpsid	i
   15574:	e7fe      	b.n	15574 <vTaskDelay+0x1c>
			vTaskSuspendAll();
   15576:	4b0b      	ldr	r3, [pc, #44]	; (155a4 <vTaskDelay+0x4c>)
   15578:	4798      	blx	r3
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
   1557a:	687b      	ldr	r3, [r7, #4]
   1557c:	2100      	movs	r1, #0
   1557e:	0018      	movs	r0, r3
   15580:	4b09      	ldr	r3, [pc, #36]	; (155a8 <vTaskDelay+0x50>)
   15582:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
   15584:	4b09      	ldr	r3, [pc, #36]	; (155ac <vTaskDelay+0x54>)
   15586:	4798      	blx	r3
   15588:	0003      	movs	r3, r0
   1558a:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   1558c:	68fb      	ldr	r3, [r7, #12]
   1558e:	2b00      	cmp	r3, #0
   15590:	d101      	bne.n	15596 <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
   15592:	4b07      	ldr	r3, [pc, #28]	; (155b0 <vTaskDelay+0x58>)
   15594:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   15596:	46c0      	nop			; (mov r8, r8)
   15598:	46bd      	mov	sp, r7
   1559a:	b004      	add	sp, #16
   1559c:	bd80      	pop	{r7, pc}
   1559e:	46c0      	nop			; (mov r8, r8)
   155a0:	20002978 	.word	0x20002978
   155a4:	00015725 	.word	0x00015725
   155a8:	00016189 	.word	0x00016189
   155ac:	0001573d 	.word	0x0001573d
   155b0:	00014361 	.word	0x00014361

000155b4 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
   155b4:	b580      	push	{r7, lr}
   155b6:	b084      	sub	sp, #16
   155b8:	af00      	add	r7, sp, #0
   155ba:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
   155bc:	4b2b      	ldr	r3, [pc, #172]	; (1566c <vTaskSuspend+0xb8>)
   155be:	4798      	blx	r3
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
   155c0:	687b      	ldr	r3, [r7, #4]
   155c2:	2b00      	cmp	r3, #0
   155c4:	d102      	bne.n	155cc <vTaskSuspend+0x18>
   155c6:	4b2a      	ldr	r3, [pc, #168]	; (15670 <vTaskSuspend+0xbc>)
   155c8:	681b      	ldr	r3, [r3, #0]
   155ca:	e000      	b.n	155ce <vTaskSuspend+0x1a>
   155cc:	687b      	ldr	r3, [r7, #4]
   155ce:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   155d0:	68fb      	ldr	r3, [r7, #12]
   155d2:	3304      	adds	r3, #4
   155d4:	0018      	movs	r0, r3
   155d6:	4b27      	ldr	r3, [pc, #156]	; (15674 <vTaskSuspend+0xc0>)
   155d8:	4798      	blx	r3
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   155da:	68fb      	ldr	r3, [r7, #12]
   155dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   155de:	2b00      	cmp	r3, #0
   155e0:	d004      	beq.n	155ec <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   155e2:	68fb      	ldr	r3, [r7, #12]
   155e4:	3318      	adds	r3, #24
   155e6:	0018      	movs	r0, r3
   155e8:	4b22      	ldr	r3, [pc, #136]	; (15674 <vTaskSuspend+0xc0>)
   155ea:	4798      	blx	r3
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
   155ec:	68fb      	ldr	r3, [r7, #12]
   155ee:	1d1a      	adds	r2, r3, #4
   155f0:	4b21      	ldr	r3, [pc, #132]	; (15678 <vTaskSuspend+0xc4>)
   155f2:	0011      	movs	r1, r2
   155f4:	0018      	movs	r0, r3
   155f6:	4b21      	ldr	r3, [pc, #132]	; (1567c <vTaskSuspend+0xc8>)
   155f8:	4798      	blx	r3

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
   155fa:	68fb      	ldr	r3, [r7, #12]
   155fc:	2248      	movs	r2, #72	; 0x48
   155fe:	5c9b      	ldrb	r3, [r3, r2]
   15600:	b2db      	uxtb	r3, r3
   15602:	2b01      	cmp	r3, #1
   15604:	d103      	bne.n	1560e <vTaskSuspend+0x5a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   15606:	68fb      	ldr	r3, [r7, #12]
   15608:	2248      	movs	r2, #72	; 0x48
   1560a:	2100      	movs	r1, #0
   1560c:	5499      	strb	r1, [r3, r2]
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
   1560e:	4b1c      	ldr	r3, [pc, #112]	; (15680 <vTaskSuspend+0xcc>)
   15610:	4798      	blx	r3

		if( xSchedulerRunning != pdFALSE )
   15612:	4b1c      	ldr	r3, [pc, #112]	; (15684 <vTaskSuspend+0xd0>)
   15614:	681b      	ldr	r3, [r3, #0]
   15616:	2b00      	cmp	r3, #0
   15618:	d005      	beq.n	15626 <vTaskSuspend+0x72>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
   1561a:	4b14      	ldr	r3, [pc, #80]	; (1566c <vTaskSuspend+0xb8>)
   1561c:	4798      	blx	r3
			{
				prvResetNextTaskUnblockTime();
   1561e:	4b1a      	ldr	r3, [pc, #104]	; (15688 <vTaskSuspend+0xd4>)
   15620:	4798      	blx	r3
			}
			taskEXIT_CRITICAL();
   15622:	4b17      	ldr	r3, [pc, #92]	; (15680 <vTaskSuspend+0xcc>)
   15624:	4798      	blx	r3
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
   15626:	4b12      	ldr	r3, [pc, #72]	; (15670 <vTaskSuspend+0xbc>)
   15628:	681b      	ldr	r3, [r3, #0]
   1562a:	68fa      	ldr	r2, [r7, #12]
   1562c:	429a      	cmp	r2, r3
   1562e:	d118      	bne.n	15662 <vTaskSuspend+0xae>
		{
			if( xSchedulerRunning != pdFALSE )
   15630:	4b14      	ldr	r3, [pc, #80]	; (15684 <vTaskSuspend+0xd0>)
   15632:	681b      	ldr	r3, [r3, #0]
   15634:	2b00      	cmp	r3, #0
   15636:	d008      	beq.n	1564a <vTaskSuspend+0x96>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
   15638:	4b14      	ldr	r3, [pc, #80]	; (1568c <vTaskSuspend+0xd8>)
   1563a:	681b      	ldr	r3, [r3, #0]
   1563c:	2b00      	cmp	r3, #0
   1563e:	d001      	beq.n	15644 <vTaskSuspend+0x90>
   15640:	b672      	cpsid	i
   15642:	e7fe      	b.n	15642 <vTaskSuspend+0x8e>
				portYIELD_WITHIN_API();
   15644:	4b12      	ldr	r3, [pc, #72]	; (15690 <vTaskSuspend+0xdc>)
   15646:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   15648:	e00b      	b.n	15662 <vTaskSuspend+0xae>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
   1564a:	4b0b      	ldr	r3, [pc, #44]	; (15678 <vTaskSuspend+0xc4>)
   1564c:	681a      	ldr	r2, [r3, #0]
   1564e:	4b11      	ldr	r3, [pc, #68]	; (15694 <vTaskSuspend+0xe0>)
   15650:	681b      	ldr	r3, [r3, #0]
   15652:	429a      	cmp	r2, r3
   15654:	d103      	bne.n	1565e <vTaskSuspend+0xaa>
					pxCurrentTCB = NULL;
   15656:	4b06      	ldr	r3, [pc, #24]	; (15670 <vTaskSuspend+0xbc>)
   15658:	2200      	movs	r2, #0
   1565a:	601a      	str	r2, [r3, #0]
	}
   1565c:	e001      	b.n	15662 <vTaskSuspend+0xae>
					vTaskSwitchContext();
   1565e:	4b0e      	ldr	r3, [pc, #56]	; (15698 <vTaskSuspend+0xe4>)
   15660:	4798      	blx	r3
	}
   15662:	46c0      	nop			; (mov r8, r8)
   15664:	46bd      	mov	sp, r7
   15666:	b004      	add	sp, #16
   15668:	bd80      	pop	{r7, pc}
   1566a:	46c0      	nop			; (mov r8, r8)
   1566c:	00014379 	.word	0x00014379
   15670:	20002878 	.word	0x20002878
   15674:	000141ed 	.word	0x000141ed
   15678:	2000293c 	.word	0x2000293c
   1567c:	0001413d 	.word	0x0001413d
   15680:	0001439d 	.word	0x0001439d
   15684:	2000295c 	.word	0x2000295c
   15688:	00015e51 	.word	0x00015e51
   1568c:	20002978 	.word	0x20002978
   15690:	00014361 	.word	0x00014361
   15694:	20002950 	.word	0x20002950
   15698:	00015a01 	.word	0x00015a01

0001569c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
   1569c:	b590      	push	{r4, r7, lr}
   1569e:	b085      	sub	sp, #20
   156a0:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
   156a2:	23fa      	movs	r3, #250	; 0xfa
   156a4:	005a      	lsls	r2, r3, #1
   156a6:	4916      	ldr	r1, [pc, #88]	; (15700 <vTaskStartScheduler+0x64>)
   156a8:	4816      	ldr	r0, [pc, #88]	; (15704 <vTaskStartScheduler+0x68>)
   156aa:	4b17      	ldr	r3, [pc, #92]	; (15708 <vTaskStartScheduler+0x6c>)
   156ac:	9301      	str	r3, [sp, #4]
   156ae:	2300      	movs	r3, #0
   156b0:	9300      	str	r3, [sp, #0]
   156b2:	2300      	movs	r3, #0
   156b4:	4c15      	ldr	r4, [pc, #84]	; (1570c <vTaskStartScheduler+0x70>)
   156b6:	47a0      	blx	r4
   156b8:	0003      	movs	r3, r0
   156ba:	607b      	str	r3, [r7, #4]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   156bc:	687b      	ldr	r3, [r7, #4]
   156be:	2b01      	cmp	r3, #1
   156c0:	d103      	bne.n	156ca <vTaskStartScheduler+0x2e>
		{
			xReturn = xTimerCreateTimerTask();
   156c2:	4b13      	ldr	r3, [pc, #76]	; (15710 <vTaskStartScheduler+0x74>)
   156c4:	4798      	blx	r3
   156c6:	0003      	movs	r3, r0
   156c8:	607b      	str	r3, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
   156ca:	687b      	ldr	r3, [r7, #4]
   156cc:	2b01      	cmp	r3, #1
   156ce:	d10d      	bne.n	156ec <vTaskStartScheduler+0x50>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
   156d0:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
   156d2:	4b10      	ldr	r3, [pc, #64]	; (15714 <vTaskStartScheduler+0x78>)
   156d4:	2201      	movs	r2, #1
   156d6:	4252      	negs	r2, r2
   156d8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
   156da:	4b0f      	ldr	r3, [pc, #60]	; (15718 <vTaskStartScheduler+0x7c>)
   156dc:	2201      	movs	r2, #1
   156de:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
   156e0:	4b0e      	ldr	r3, [pc, #56]	; (1571c <vTaskStartScheduler+0x80>)
   156e2:	2200      	movs	r2, #0
   156e4:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   156e6:	4b0e      	ldr	r3, [pc, #56]	; (15720 <vTaskStartScheduler+0x84>)
   156e8:	4798      	blx	r3
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
   156ea:	e004      	b.n	156f6 <vTaskStartScheduler+0x5a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
   156ec:	687b      	ldr	r3, [r7, #4]
   156ee:	3301      	adds	r3, #1
   156f0:	d101      	bne.n	156f6 <vTaskStartScheduler+0x5a>
   156f2:	b672      	cpsid	i
   156f4:	e7fe      	b.n	156f4 <vTaskStartScheduler+0x58>
}
   156f6:	46c0      	nop			; (mov r8, r8)
   156f8:	46bd      	mov	sp, r7
   156fa:	b003      	add	sp, #12
   156fc:	bd90      	pop	{r4, r7, pc}
   156fe:	46c0      	nop			; (mov r8, r8)
   15700:	0001bf90 	.word	0x0001bf90
   15704:	00015d09 	.word	0x00015d09
   15708:	20002974 	.word	0x20002974
   1570c:	000152e1 	.word	0x000152e1
   15710:	0001623d 	.word	0x0001623d
   15714:	20002970 	.word	0x20002970
   15718:	2000295c 	.word	0x2000295c
   1571c:	20002954 	.word	0x20002954
   15720:	00014309 	.word	0x00014309

00015724 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
   15724:	b580      	push	{r7, lr}
   15726:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
   15728:	4b03      	ldr	r3, [pc, #12]	; (15738 <vTaskSuspendAll+0x14>)
   1572a:	681b      	ldr	r3, [r3, #0]
   1572c:	1c5a      	adds	r2, r3, #1
   1572e:	4b02      	ldr	r3, [pc, #8]	; (15738 <vTaskSuspendAll+0x14>)
   15730:	601a      	str	r2, [r3, #0]
}
   15732:	46c0      	nop			; (mov r8, r8)
   15734:	46bd      	mov	sp, r7
   15736:	bd80      	pop	{r7, pc}
   15738:	20002978 	.word	0x20002978

0001573c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
   1573c:	b580      	push	{r7, lr}
   1573e:	b084      	sub	sp, #16
   15740:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
   15742:	2300      	movs	r3, #0
   15744:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
   15746:	2300      	movs	r3, #0
   15748:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   1574a:	4b3a      	ldr	r3, [pc, #232]	; (15834 <xTaskResumeAll+0xf8>)
   1574c:	681b      	ldr	r3, [r3, #0]
   1574e:	2b00      	cmp	r3, #0
   15750:	d101      	bne.n	15756 <xTaskResumeAll+0x1a>
   15752:	b672      	cpsid	i
   15754:	e7fe      	b.n	15754 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   15756:	4b38      	ldr	r3, [pc, #224]	; (15838 <xTaskResumeAll+0xfc>)
   15758:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   1575a:	4b36      	ldr	r3, [pc, #216]	; (15834 <xTaskResumeAll+0xf8>)
   1575c:	681b      	ldr	r3, [r3, #0]
   1575e:	1e5a      	subs	r2, r3, #1
   15760:	4b34      	ldr	r3, [pc, #208]	; (15834 <xTaskResumeAll+0xf8>)
   15762:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   15764:	4b33      	ldr	r3, [pc, #204]	; (15834 <xTaskResumeAll+0xf8>)
   15766:	681b      	ldr	r3, [r3, #0]
   15768:	2b00      	cmp	r3, #0
   1576a:	d15b      	bne.n	15824 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
   1576c:	4b33      	ldr	r3, [pc, #204]	; (1583c <xTaskResumeAll+0x100>)
   1576e:	681b      	ldr	r3, [r3, #0]
   15770:	2b00      	cmp	r3, #0
   15772:	d057      	beq.n	15824 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
   15774:	e02f      	b.n	157d6 <xTaskResumeAll+0x9a>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
   15776:	4b32      	ldr	r3, [pc, #200]	; (15840 <xTaskResumeAll+0x104>)
   15778:	68db      	ldr	r3, [r3, #12]
   1577a:	68db      	ldr	r3, [r3, #12]
   1577c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   1577e:	68fb      	ldr	r3, [r7, #12]
   15780:	3318      	adds	r3, #24
   15782:	0018      	movs	r0, r3
   15784:	4b2f      	ldr	r3, [pc, #188]	; (15844 <xTaskResumeAll+0x108>)
   15786:	4798      	blx	r3
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   15788:	68fb      	ldr	r3, [r7, #12]
   1578a:	3304      	adds	r3, #4
   1578c:	0018      	movs	r0, r3
   1578e:	4b2d      	ldr	r3, [pc, #180]	; (15844 <xTaskResumeAll+0x108>)
   15790:	4798      	blx	r3
					prvAddTaskToReadyList( pxTCB );
   15792:	68fb      	ldr	r3, [r7, #12]
   15794:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   15796:	4b2c      	ldr	r3, [pc, #176]	; (15848 <xTaskResumeAll+0x10c>)
   15798:	681b      	ldr	r3, [r3, #0]
   1579a:	429a      	cmp	r2, r3
   1579c:	d903      	bls.n	157a6 <xTaskResumeAll+0x6a>
   1579e:	68fb      	ldr	r3, [r7, #12]
   157a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   157a2:	4b29      	ldr	r3, [pc, #164]	; (15848 <xTaskResumeAll+0x10c>)
   157a4:	601a      	str	r2, [r3, #0]
   157a6:	68fb      	ldr	r3, [r7, #12]
   157a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   157aa:	0013      	movs	r3, r2
   157ac:	009b      	lsls	r3, r3, #2
   157ae:	189b      	adds	r3, r3, r2
   157b0:	009b      	lsls	r3, r3, #2
   157b2:	4a26      	ldr	r2, [pc, #152]	; (1584c <xTaskResumeAll+0x110>)
   157b4:	189a      	adds	r2, r3, r2
   157b6:	68fb      	ldr	r3, [r7, #12]
   157b8:	3304      	adds	r3, #4
   157ba:	0019      	movs	r1, r3
   157bc:	0010      	movs	r0, r2
   157be:	4b24      	ldr	r3, [pc, #144]	; (15850 <xTaskResumeAll+0x114>)
   157c0:	4798      	blx	r3

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   157c2:	68fb      	ldr	r3, [r7, #12]
   157c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   157c6:	4b23      	ldr	r3, [pc, #140]	; (15854 <xTaskResumeAll+0x118>)
   157c8:	681b      	ldr	r3, [r3, #0]
   157ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   157cc:	429a      	cmp	r2, r3
   157ce:	d302      	bcc.n	157d6 <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
   157d0:	4b21      	ldr	r3, [pc, #132]	; (15858 <xTaskResumeAll+0x11c>)
   157d2:	2201      	movs	r2, #1
   157d4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
   157d6:	4b1a      	ldr	r3, [pc, #104]	; (15840 <xTaskResumeAll+0x104>)
   157d8:	681b      	ldr	r3, [r3, #0]
   157da:	2b00      	cmp	r3, #0
   157dc:	d1cb      	bne.n	15776 <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
   157de:	68fb      	ldr	r3, [r7, #12]
   157e0:	2b00      	cmp	r3, #0
   157e2:	d001      	beq.n	157e8 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
   157e4:	4b1d      	ldr	r3, [pc, #116]	; (1585c <xTaskResumeAll+0x120>)
   157e6:	4798      	blx	r3
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
   157e8:	4b1d      	ldr	r3, [pc, #116]	; (15860 <xTaskResumeAll+0x124>)
   157ea:	681b      	ldr	r3, [r3, #0]
   157ec:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
   157ee:	687b      	ldr	r3, [r7, #4]
   157f0:	2b00      	cmp	r3, #0
   157f2:	d00f      	beq.n	15814 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
   157f4:	4b1b      	ldr	r3, [pc, #108]	; (15864 <xTaskResumeAll+0x128>)
   157f6:	4798      	blx	r3
   157f8:	1e03      	subs	r3, r0, #0
   157fa:	d002      	beq.n	15802 <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
   157fc:	4b16      	ldr	r3, [pc, #88]	; (15858 <xTaskResumeAll+0x11c>)
   157fe:	2201      	movs	r2, #1
   15800:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
   15802:	687b      	ldr	r3, [r7, #4]
   15804:	3b01      	subs	r3, #1
   15806:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
   15808:	687b      	ldr	r3, [r7, #4]
   1580a:	2b00      	cmp	r3, #0
   1580c:	d1f2      	bne.n	157f4 <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
   1580e:	4b14      	ldr	r3, [pc, #80]	; (15860 <xTaskResumeAll+0x124>)
   15810:	2200      	movs	r2, #0
   15812:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
   15814:	4b10      	ldr	r3, [pc, #64]	; (15858 <xTaskResumeAll+0x11c>)
   15816:	681b      	ldr	r3, [r3, #0]
   15818:	2b00      	cmp	r3, #0
   1581a:	d003      	beq.n	15824 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
   1581c:	2301      	movs	r3, #1
   1581e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
   15820:	4b11      	ldr	r3, [pc, #68]	; (15868 <xTaskResumeAll+0x12c>)
   15822:	4798      	blx	r3
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
   15824:	4b11      	ldr	r3, [pc, #68]	; (1586c <xTaskResumeAll+0x130>)
   15826:	4798      	blx	r3

	return xAlreadyYielded;
   15828:	68bb      	ldr	r3, [r7, #8]
}
   1582a:	0018      	movs	r0, r3
   1582c:	46bd      	mov	sp, r7
   1582e:	b004      	add	sp, #16
   15830:	bd80      	pop	{r7, pc}
   15832:	46c0      	nop			; (mov r8, r8)
   15834:	20002978 	.word	0x20002978
   15838:	00014379 	.word	0x00014379
   1583c:	20002950 	.word	0x20002950
   15840:	20002910 	.word	0x20002910
   15844:	000141ed 	.word	0x000141ed
   15848:	20002958 	.word	0x20002958
   1584c:	2000287c 	.word	0x2000287c
   15850:	0001413d 	.word	0x0001413d
   15854:	20002878 	.word	0x20002878
   15858:	20002964 	.word	0x20002964
   1585c:	00015e51 	.word	0x00015e51
   15860:	20002960 	.word	0x20002960
   15864:	0001588d 	.word	0x0001588d
   15868:	00014361 	.word	0x00014361
   1586c:	0001439d 	.word	0x0001439d

00015870 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
   15870:	b580      	push	{r7, lr}
   15872:	b082      	sub	sp, #8
   15874:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
   15876:	4b04      	ldr	r3, [pc, #16]	; (15888 <xTaskGetTickCount+0x18>)
   15878:	681b      	ldr	r3, [r3, #0]
   1587a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
   1587c:	687b      	ldr	r3, [r7, #4]
}
   1587e:	0018      	movs	r0, r3
   15880:	46bd      	mov	sp, r7
   15882:	b002      	add	sp, #8
   15884:	bd80      	pop	{r7, pc}
   15886:	46c0      	nop			; (mov r8, r8)
   15888:	20002954 	.word	0x20002954

0001588c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
   1588c:	b580      	push	{r7, lr}
   1588e:	b086      	sub	sp, #24
   15890:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
   15892:	2300      	movs	r3, #0
   15894:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   15896:	4b4c      	ldr	r3, [pc, #304]	; (159c8 <xTaskIncrementTick+0x13c>)
   15898:	681b      	ldr	r3, [r3, #0]
   1589a:	2b00      	cmp	r3, #0
   1589c:	d000      	beq.n	158a0 <xTaskIncrementTick+0x14>
   1589e:	e083      	b.n	159a8 <xTaskIncrementTick+0x11c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
   158a0:	4b4a      	ldr	r3, [pc, #296]	; (159cc <xTaskIncrementTick+0x140>)
   158a2:	681b      	ldr	r3, [r3, #0]
   158a4:	3301      	adds	r3, #1
   158a6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
   158a8:	4b48      	ldr	r3, [pc, #288]	; (159cc <xTaskIncrementTick+0x140>)
   158aa:	693a      	ldr	r2, [r7, #16]
   158ac:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
   158ae:	693b      	ldr	r3, [r7, #16]
   158b0:	2b00      	cmp	r3, #0
   158b2:	d117      	bne.n	158e4 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
   158b4:	4b46      	ldr	r3, [pc, #280]	; (159d0 <xTaskIncrementTick+0x144>)
   158b6:	681b      	ldr	r3, [r3, #0]
   158b8:	681b      	ldr	r3, [r3, #0]
   158ba:	2b00      	cmp	r3, #0
   158bc:	d001      	beq.n	158c2 <xTaskIncrementTick+0x36>
   158be:	b672      	cpsid	i
   158c0:	e7fe      	b.n	158c0 <xTaskIncrementTick+0x34>
   158c2:	4b43      	ldr	r3, [pc, #268]	; (159d0 <xTaskIncrementTick+0x144>)
   158c4:	681b      	ldr	r3, [r3, #0]
   158c6:	60fb      	str	r3, [r7, #12]
   158c8:	4b42      	ldr	r3, [pc, #264]	; (159d4 <xTaskIncrementTick+0x148>)
   158ca:	681a      	ldr	r2, [r3, #0]
   158cc:	4b40      	ldr	r3, [pc, #256]	; (159d0 <xTaskIncrementTick+0x144>)
   158ce:	601a      	str	r2, [r3, #0]
   158d0:	4b40      	ldr	r3, [pc, #256]	; (159d4 <xTaskIncrementTick+0x148>)
   158d2:	68fa      	ldr	r2, [r7, #12]
   158d4:	601a      	str	r2, [r3, #0]
   158d6:	4b40      	ldr	r3, [pc, #256]	; (159d8 <xTaskIncrementTick+0x14c>)
   158d8:	681b      	ldr	r3, [r3, #0]
   158da:	1c5a      	adds	r2, r3, #1
   158dc:	4b3e      	ldr	r3, [pc, #248]	; (159d8 <xTaskIncrementTick+0x14c>)
   158de:	601a      	str	r2, [r3, #0]
   158e0:	4b3e      	ldr	r3, [pc, #248]	; (159dc <xTaskIncrementTick+0x150>)
   158e2:	4798      	blx	r3

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
   158e4:	4b3e      	ldr	r3, [pc, #248]	; (159e0 <xTaskIncrementTick+0x154>)
   158e6:	681b      	ldr	r3, [r3, #0]
   158e8:	693a      	ldr	r2, [r7, #16]
   158ea:	429a      	cmp	r2, r3
   158ec:	d34e      	bcc.n	1598c <xTaskIncrementTick+0x100>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   158ee:	4b38      	ldr	r3, [pc, #224]	; (159d0 <xTaskIncrementTick+0x144>)
   158f0:	681b      	ldr	r3, [r3, #0]
   158f2:	681b      	ldr	r3, [r3, #0]
   158f4:	2b00      	cmp	r3, #0
   158f6:	d101      	bne.n	158fc <xTaskIncrementTick+0x70>
   158f8:	2301      	movs	r3, #1
   158fa:	e000      	b.n	158fe <xTaskIncrementTick+0x72>
   158fc:	2300      	movs	r3, #0
   158fe:	2b00      	cmp	r3, #0
   15900:	d004      	beq.n	1590c <xTaskIncrementTick+0x80>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   15902:	4b37      	ldr	r3, [pc, #220]	; (159e0 <xTaskIncrementTick+0x154>)
   15904:	2201      	movs	r2, #1
   15906:	4252      	negs	r2, r2
   15908:	601a      	str	r2, [r3, #0]
					break;
   1590a:	e03f      	b.n	1598c <xTaskIncrementTick+0x100>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   1590c:	4b30      	ldr	r3, [pc, #192]	; (159d0 <xTaskIncrementTick+0x144>)
   1590e:	681b      	ldr	r3, [r3, #0]
   15910:	68db      	ldr	r3, [r3, #12]
   15912:	68db      	ldr	r3, [r3, #12]
   15914:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
   15916:	68bb      	ldr	r3, [r7, #8]
   15918:	685b      	ldr	r3, [r3, #4]
   1591a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
   1591c:	693a      	ldr	r2, [r7, #16]
   1591e:	687b      	ldr	r3, [r7, #4]
   15920:	429a      	cmp	r2, r3
   15922:	d203      	bcs.n	1592c <xTaskIncrementTick+0xa0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
   15924:	4b2e      	ldr	r3, [pc, #184]	; (159e0 <xTaskIncrementTick+0x154>)
   15926:	687a      	ldr	r2, [r7, #4]
   15928:	601a      	str	r2, [r3, #0]
						break;
   1592a:	e02f      	b.n	1598c <xTaskIncrementTick+0x100>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   1592c:	68bb      	ldr	r3, [r7, #8]
   1592e:	3304      	adds	r3, #4
   15930:	0018      	movs	r0, r3
   15932:	4b2c      	ldr	r3, [pc, #176]	; (159e4 <xTaskIncrementTick+0x158>)
   15934:	4798      	blx	r3

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   15936:	68bb      	ldr	r3, [r7, #8]
   15938:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   1593a:	2b00      	cmp	r3, #0
   1593c:	d004      	beq.n	15948 <xTaskIncrementTick+0xbc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   1593e:	68bb      	ldr	r3, [r7, #8]
   15940:	3318      	adds	r3, #24
   15942:	0018      	movs	r0, r3
   15944:	4b27      	ldr	r3, [pc, #156]	; (159e4 <xTaskIncrementTick+0x158>)
   15946:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
   15948:	68bb      	ldr	r3, [r7, #8]
   1594a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1594c:	4b26      	ldr	r3, [pc, #152]	; (159e8 <xTaskIncrementTick+0x15c>)
   1594e:	681b      	ldr	r3, [r3, #0]
   15950:	429a      	cmp	r2, r3
   15952:	d903      	bls.n	1595c <xTaskIncrementTick+0xd0>
   15954:	68bb      	ldr	r3, [r7, #8]
   15956:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   15958:	4b23      	ldr	r3, [pc, #140]	; (159e8 <xTaskIncrementTick+0x15c>)
   1595a:	601a      	str	r2, [r3, #0]
   1595c:	68bb      	ldr	r3, [r7, #8]
   1595e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   15960:	0013      	movs	r3, r2
   15962:	009b      	lsls	r3, r3, #2
   15964:	189b      	adds	r3, r3, r2
   15966:	009b      	lsls	r3, r3, #2
   15968:	4a20      	ldr	r2, [pc, #128]	; (159ec <xTaskIncrementTick+0x160>)
   1596a:	189a      	adds	r2, r3, r2
   1596c:	68bb      	ldr	r3, [r7, #8]
   1596e:	3304      	adds	r3, #4
   15970:	0019      	movs	r1, r3
   15972:	0010      	movs	r0, r2
   15974:	4b1e      	ldr	r3, [pc, #120]	; (159f0 <xTaskIncrementTick+0x164>)
   15976:	4798      	blx	r3
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   15978:	68bb      	ldr	r3, [r7, #8]
   1597a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1597c:	4b1d      	ldr	r3, [pc, #116]	; (159f4 <xTaskIncrementTick+0x168>)
   1597e:	681b      	ldr	r3, [r3, #0]
   15980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   15982:	429a      	cmp	r2, r3
   15984:	d3b3      	bcc.n	158ee <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
   15986:	2301      	movs	r3, #1
   15988:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   1598a:	e7b0      	b.n	158ee <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
   1598c:	4b19      	ldr	r3, [pc, #100]	; (159f4 <xTaskIncrementTick+0x168>)
   1598e:	681b      	ldr	r3, [r3, #0]
   15990:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   15992:	4916      	ldr	r1, [pc, #88]	; (159ec <xTaskIncrementTick+0x160>)
   15994:	0013      	movs	r3, r2
   15996:	009b      	lsls	r3, r3, #2
   15998:	189b      	adds	r3, r3, r2
   1599a:	009b      	lsls	r3, r3, #2
   1599c:	585b      	ldr	r3, [r3, r1]
   1599e:	2b01      	cmp	r3, #1
   159a0:	d907      	bls.n	159b2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
   159a2:	2301      	movs	r3, #1
   159a4:	617b      	str	r3, [r7, #20]
   159a6:	e004      	b.n	159b2 <xTaskIncrementTick+0x126>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
   159a8:	4b13      	ldr	r3, [pc, #76]	; (159f8 <xTaskIncrementTick+0x16c>)
   159aa:	681b      	ldr	r3, [r3, #0]
   159ac:	1c5a      	adds	r2, r3, #1
   159ae:	4b12      	ldr	r3, [pc, #72]	; (159f8 <xTaskIncrementTick+0x16c>)
   159b0:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
   159b2:	4b12      	ldr	r3, [pc, #72]	; (159fc <xTaskIncrementTick+0x170>)
   159b4:	681b      	ldr	r3, [r3, #0]
   159b6:	2b00      	cmp	r3, #0
   159b8:	d001      	beq.n	159be <xTaskIncrementTick+0x132>
		{
			xSwitchRequired = pdTRUE;
   159ba:	2301      	movs	r3, #1
   159bc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
   159be:	697b      	ldr	r3, [r7, #20]
}
   159c0:	0018      	movs	r0, r3
   159c2:	46bd      	mov	sp, r7
   159c4:	b006      	add	sp, #24
   159c6:	bd80      	pop	{r7, pc}
   159c8:	20002978 	.word	0x20002978
   159cc:	20002954 	.word	0x20002954
   159d0:	20002908 	.word	0x20002908
   159d4:	2000290c 	.word	0x2000290c
   159d8:	20002968 	.word	0x20002968
   159dc:	00015e51 	.word	0x00015e51
   159e0:	20002970 	.word	0x20002970
   159e4:	000141ed 	.word	0x000141ed
   159e8:	20002958 	.word	0x20002958
   159ec:	2000287c 	.word	0x2000287c
   159f0:	0001413d 	.word	0x0001413d
   159f4:	20002878 	.word	0x20002878
   159f8:	20002960 	.word	0x20002960
   159fc:	20002964 	.word	0x20002964

00015a00 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   15a00:	b580      	push	{r7, lr}
   15a02:	b082      	sub	sp, #8
   15a04:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
   15a06:	4b2a      	ldr	r3, [pc, #168]	; (15ab0 <vTaskSwitchContext+0xb0>)
   15a08:	681b      	ldr	r3, [r3, #0]
   15a0a:	2b00      	cmp	r3, #0
   15a0c:	d003      	beq.n	15a16 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
   15a0e:	4b29      	ldr	r3, [pc, #164]	; (15ab4 <vTaskSwitchContext+0xb4>)
   15a10:	2201      	movs	r2, #1
   15a12:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
   15a14:	e048      	b.n	15aa8 <vTaskSwitchContext+0xa8>
		xYieldPending = pdFALSE;
   15a16:	4b27      	ldr	r3, [pc, #156]	; (15ab4 <vTaskSwitchContext+0xb4>)
   15a18:	2200      	movs	r2, #0
   15a1a:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
   15a1c:	4b26      	ldr	r3, [pc, #152]	; (15ab8 <vTaskSwitchContext+0xb8>)
   15a1e:	681b      	ldr	r3, [r3, #0]
   15a20:	681a      	ldr	r2, [r3, #0]
   15a22:	4b25      	ldr	r3, [pc, #148]	; (15ab8 <vTaskSwitchContext+0xb8>)
   15a24:	681b      	ldr	r3, [r3, #0]
   15a26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   15a28:	429a      	cmp	r2, r3
   15a2a:	d808      	bhi.n	15a3e <vTaskSwitchContext+0x3e>
   15a2c:	4b22      	ldr	r3, [pc, #136]	; (15ab8 <vTaskSwitchContext+0xb8>)
   15a2e:	681a      	ldr	r2, [r3, #0]
   15a30:	4b21      	ldr	r3, [pc, #132]	; (15ab8 <vTaskSwitchContext+0xb8>)
   15a32:	681b      	ldr	r3, [r3, #0]
   15a34:	3334      	adds	r3, #52	; 0x34
   15a36:	0019      	movs	r1, r3
   15a38:	0010      	movs	r0, r2
   15a3a:	4b20      	ldr	r3, [pc, #128]	; (15abc <vTaskSwitchContext+0xbc>)
   15a3c:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
   15a3e:	4b20      	ldr	r3, [pc, #128]	; (15ac0 <vTaskSwitchContext+0xc0>)
   15a40:	681b      	ldr	r3, [r3, #0]
   15a42:	607b      	str	r3, [r7, #4]
   15a44:	e007      	b.n	15a56 <vTaskSwitchContext+0x56>
   15a46:	687b      	ldr	r3, [r7, #4]
   15a48:	2b00      	cmp	r3, #0
   15a4a:	d101      	bne.n	15a50 <vTaskSwitchContext+0x50>
   15a4c:	b672      	cpsid	i
   15a4e:	e7fe      	b.n	15a4e <vTaskSwitchContext+0x4e>
   15a50:	687b      	ldr	r3, [r7, #4]
   15a52:	3b01      	subs	r3, #1
   15a54:	607b      	str	r3, [r7, #4]
   15a56:	491b      	ldr	r1, [pc, #108]	; (15ac4 <vTaskSwitchContext+0xc4>)
   15a58:	687a      	ldr	r2, [r7, #4]
   15a5a:	0013      	movs	r3, r2
   15a5c:	009b      	lsls	r3, r3, #2
   15a5e:	189b      	adds	r3, r3, r2
   15a60:	009b      	lsls	r3, r3, #2
   15a62:	585b      	ldr	r3, [r3, r1]
   15a64:	2b00      	cmp	r3, #0
   15a66:	d0ee      	beq.n	15a46 <vTaskSwitchContext+0x46>
   15a68:	687a      	ldr	r2, [r7, #4]
   15a6a:	0013      	movs	r3, r2
   15a6c:	009b      	lsls	r3, r3, #2
   15a6e:	189b      	adds	r3, r3, r2
   15a70:	009b      	lsls	r3, r3, #2
   15a72:	4a14      	ldr	r2, [pc, #80]	; (15ac4 <vTaskSwitchContext+0xc4>)
   15a74:	189b      	adds	r3, r3, r2
   15a76:	603b      	str	r3, [r7, #0]
   15a78:	683b      	ldr	r3, [r7, #0]
   15a7a:	685b      	ldr	r3, [r3, #4]
   15a7c:	685a      	ldr	r2, [r3, #4]
   15a7e:	683b      	ldr	r3, [r7, #0]
   15a80:	605a      	str	r2, [r3, #4]
   15a82:	683b      	ldr	r3, [r7, #0]
   15a84:	685a      	ldr	r2, [r3, #4]
   15a86:	683b      	ldr	r3, [r7, #0]
   15a88:	3308      	adds	r3, #8
   15a8a:	429a      	cmp	r2, r3
   15a8c:	d104      	bne.n	15a98 <vTaskSwitchContext+0x98>
   15a8e:	683b      	ldr	r3, [r7, #0]
   15a90:	685b      	ldr	r3, [r3, #4]
   15a92:	685a      	ldr	r2, [r3, #4]
   15a94:	683b      	ldr	r3, [r7, #0]
   15a96:	605a      	str	r2, [r3, #4]
   15a98:	683b      	ldr	r3, [r7, #0]
   15a9a:	685b      	ldr	r3, [r3, #4]
   15a9c:	68da      	ldr	r2, [r3, #12]
   15a9e:	4b06      	ldr	r3, [pc, #24]	; (15ab8 <vTaskSwitchContext+0xb8>)
   15aa0:	601a      	str	r2, [r3, #0]
   15aa2:	4b07      	ldr	r3, [pc, #28]	; (15ac0 <vTaskSwitchContext+0xc0>)
   15aa4:	687a      	ldr	r2, [r7, #4]
   15aa6:	601a      	str	r2, [r3, #0]
}
   15aa8:	46c0      	nop			; (mov r8, r8)
   15aaa:	46bd      	mov	sp, r7
   15aac:	b002      	add	sp, #8
   15aae:	bd80      	pop	{r7, pc}
   15ab0:	20002978 	.word	0x20002978
   15ab4:	20002964 	.word	0x20002964
   15ab8:	20002878 	.word	0x20002878
   15abc:	00019ab5 	.word	0x00019ab5
   15ac0:	20002958 	.word	0x20002958
   15ac4:	2000287c 	.word	0x2000287c

00015ac8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
   15ac8:	b580      	push	{r7, lr}
   15aca:	b082      	sub	sp, #8
   15acc:	af00      	add	r7, sp, #0
   15ace:	6078      	str	r0, [r7, #4]
   15ad0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
   15ad2:	687b      	ldr	r3, [r7, #4]
   15ad4:	2b00      	cmp	r3, #0
   15ad6:	d101      	bne.n	15adc <vTaskPlaceOnEventList+0x14>
   15ad8:	b672      	cpsid	i
   15ada:	e7fe      	b.n	15ada <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   15adc:	4b08      	ldr	r3, [pc, #32]	; (15b00 <vTaskPlaceOnEventList+0x38>)
   15ade:	681b      	ldr	r3, [r3, #0]
   15ae0:	3318      	adds	r3, #24
   15ae2:	001a      	movs	r2, r3
   15ae4:	687b      	ldr	r3, [r7, #4]
   15ae6:	0011      	movs	r1, r2
   15ae8:	0018      	movs	r0, r3
   15aea:	4b06      	ldr	r3, [pc, #24]	; (15b04 <vTaskPlaceOnEventList+0x3c>)
   15aec:	4798      	blx	r3

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   15aee:	683b      	ldr	r3, [r7, #0]
   15af0:	2101      	movs	r1, #1
   15af2:	0018      	movs	r0, r3
   15af4:	4b04      	ldr	r3, [pc, #16]	; (15b08 <vTaskPlaceOnEventList+0x40>)
   15af6:	4798      	blx	r3
}
   15af8:	46c0      	nop			; (mov r8, r8)
   15afa:	46bd      	mov	sp, r7
   15afc:	b002      	add	sp, #8
   15afe:	bd80      	pop	{r7, pc}
   15b00:	20002878 	.word	0x20002878
   15b04:	00014181 	.word	0x00014181
   15b08:	00016189 	.word	0x00016189

00015b0c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
   15b0c:	b580      	push	{r7, lr}
   15b0e:	b084      	sub	sp, #16
   15b10:	af00      	add	r7, sp, #0
   15b12:	60f8      	str	r0, [r7, #12]
   15b14:	60b9      	str	r1, [r7, #8]
   15b16:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
   15b18:	68fb      	ldr	r3, [r7, #12]
   15b1a:	2b00      	cmp	r3, #0
   15b1c:	d101      	bne.n	15b22 <vTaskPlaceOnEventListRestricted+0x16>
   15b1e:	b672      	cpsid	i
   15b20:	e7fe      	b.n	15b20 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   15b22:	4b0c      	ldr	r3, [pc, #48]	; (15b54 <vTaskPlaceOnEventListRestricted+0x48>)
   15b24:	681b      	ldr	r3, [r3, #0]
   15b26:	3318      	adds	r3, #24
   15b28:	001a      	movs	r2, r3
   15b2a:	68fb      	ldr	r3, [r7, #12]
   15b2c:	0011      	movs	r1, r2
   15b2e:	0018      	movs	r0, r3
   15b30:	4b09      	ldr	r3, [pc, #36]	; (15b58 <vTaskPlaceOnEventListRestricted+0x4c>)
   15b32:	4798      	blx	r3

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
   15b34:	687b      	ldr	r3, [r7, #4]
   15b36:	2b00      	cmp	r3, #0
   15b38:	d002      	beq.n	15b40 <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
   15b3a:	2301      	movs	r3, #1
   15b3c:	425b      	negs	r3, r3
   15b3e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
   15b40:	687a      	ldr	r2, [r7, #4]
   15b42:	68bb      	ldr	r3, [r7, #8]
   15b44:	0011      	movs	r1, r2
   15b46:	0018      	movs	r0, r3
   15b48:	4b04      	ldr	r3, [pc, #16]	; (15b5c <vTaskPlaceOnEventListRestricted+0x50>)
   15b4a:	4798      	blx	r3
	}
   15b4c:	46c0      	nop			; (mov r8, r8)
   15b4e:	46bd      	mov	sp, r7
   15b50:	b004      	add	sp, #16
   15b52:	bd80      	pop	{r7, pc}
   15b54:	20002878 	.word	0x20002878
   15b58:	0001413d 	.word	0x0001413d
   15b5c:	00016189 	.word	0x00016189

00015b60 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
   15b60:	b580      	push	{r7, lr}
   15b62:	b084      	sub	sp, #16
   15b64:	af00      	add	r7, sp, #0
   15b66:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   15b68:	687b      	ldr	r3, [r7, #4]
   15b6a:	68db      	ldr	r3, [r3, #12]
   15b6c:	68db      	ldr	r3, [r3, #12]
   15b6e:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
   15b70:	68bb      	ldr	r3, [r7, #8]
   15b72:	2b00      	cmp	r3, #0
   15b74:	d101      	bne.n	15b7a <xTaskRemoveFromEventList+0x1a>
   15b76:	b672      	cpsid	i
   15b78:	e7fe      	b.n	15b78 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   15b7a:	68bb      	ldr	r3, [r7, #8]
   15b7c:	3318      	adds	r3, #24
   15b7e:	0018      	movs	r0, r3
   15b80:	4b1f      	ldr	r3, [pc, #124]	; (15c00 <xTaskRemoveFromEventList+0xa0>)
   15b82:	4798      	blx	r3

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   15b84:	4b1f      	ldr	r3, [pc, #124]	; (15c04 <xTaskRemoveFromEventList+0xa4>)
   15b86:	681b      	ldr	r3, [r3, #0]
   15b88:	2b00      	cmp	r3, #0
   15b8a:	d11d      	bne.n	15bc8 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
   15b8c:	68bb      	ldr	r3, [r7, #8]
   15b8e:	3304      	adds	r3, #4
   15b90:	0018      	movs	r0, r3
   15b92:	4b1b      	ldr	r3, [pc, #108]	; (15c00 <xTaskRemoveFromEventList+0xa0>)
   15b94:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
   15b96:	68bb      	ldr	r3, [r7, #8]
   15b98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   15b9a:	4b1b      	ldr	r3, [pc, #108]	; (15c08 <xTaskRemoveFromEventList+0xa8>)
   15b9c:	681b      	ldr	r3, [r3, #0]
   15b9e:	429a      	cmp	r2, r3
   15ba0:	d903      	bls.n	15baa <xTaskRemoveFromEventList+0x4a>
   15ba2:	68bb      	ldr	r3, [r7, #8]
   15ba4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   15ba6:	4b18      	ldr	r3, [pc, #96]	; (15c08 <xTaskRemoveFromEventList+0xa8>)
   15ba8:	601a      	str	r2, [r3, #0]
   15baa:	68bb      	ldr	r3, [r7, #8]
   15bac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   15bae:	0013      	movs	r3, r2
   15bb0:	009b      	lsls	r3, r3, #2
   15bb2:	189b      	adds	r3, r3, r2
   15bb4:	009b      	lsls	r3, r3, #2
   15bb6:	4a15      	ldr	r2, [pc, #84]	; (15c0c <xTaskRemoveFromEventList+0xac>)
   15bb8:	189a      	adds	r2, r3, r2
   15bba:	68bb      	ldr	r3, [r7, #8]
   15bbc:	3304      	adds	r3, #4
   15bbe:	0019      	movs	r1, r3
   15bc0:	0010      	movs	r0, r2
   15bc2:	4b13      	ldr	r3, [pc, #76]	; (15c10 <xTaskRemoveFromEventList+0xb0>)
   15bc4:	4798      	blx	r3
   15bc6:	e007      	b.n	15bd8 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   15bc8:	68bb      	ldr	r3, [r7, #8]
   15bca:	3318      	adds	r3, #24
   15bcc:	001a      	movs	r2, r3
   15bce:	4b11      	ldr	r3, [pc, #68]	; (15c14 <xTaskRemoveFromEventList+0xb4>)
   15bd0:	0011      	movs	r1, r2
   15bd2:	0018      	movs	r0, r3
   15bd4:	4b0e      	ldr	r3, [pc, #56]	; (15c10 <xTaskRemoveFromEventList+0xb0>)
   15bd6:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
   15bd8:	68bb      	ldr	r3, [r7, #8]
   15bda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   15bdc:	4b0e      	ldr	r3, [pc, #56]	; (15c18 <xTaskRemoveFromEventList+0xb8>)
   15bde:	681b      	ldr	r3, [r3, #0]
   15be0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   15be2:	429a      	cmp	r2, r3
   15be4:	d905      	bls.n	15bf2 <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
   15be6:	2301      	movs	r3, #1
   15be8:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
   15bea:	4b0c      	ldr	r3, [pc, #48]	; (15c1c <xTaskRemoveFromEventList+0xbc>)
   15bec:	2201      	movs	r2, #1
   15bee:	601a      	str	r2, [r3, #0]
   15bf0:	e001      	b.n	15bf6 <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
   15bf2:	2300      	movs	r3, #0
   15bf4:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
   15bf6:	68fb      	ldr	r3, [r7, #12]
}
   15bf8:	0018      	movs	r0, r3
   15bfa:	46bd      	mov	sp, r7
   15bfc:	b004      	add	sp, #16
   15bfe:	bd80      	pop	{r7, pc}
   15c00:	000141ed 	.word	0x000141ed
   15c04:	20002978 	.word	0x20002978
   15c08:	20002958 	.word	0x20002958
   15c0c:	2000287c 	.word	0x2000287c
   15c10:	0001413d 	.word	0x0001413d
   15c14:	20002910 	.word	0x20002910
   15c18:	20002878 	.word	0x20002878
   15c1c:	20002964 	.word	0x20002964

00015c20 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
   15c20:	b580      	push	{r7, lr}
   15c22:	b082      	sub	sp, #8
   15c24:	af00      	add	r7, sp, #0
   15c26:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   15c28:	4b05      	ldr	r3, [pc, #20]	; (15c40 <vTaskInternalSetTimeOutState+0x20>)
   15c2a:	681a      	ldr	r2, [r3, #0]
   15c2c:	687b      	ldr	r3, [r7, #4]
   15c2e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   15c30:	4b04      	ldr	r3, [pc, #16]	; (15c44 <vTaskInternalSetTimeOutState+0x24>)
   15c32:	681a      	ldr	r2, [r3, #0]
   15c34:	687b      	ldr	r3, [r7, #4]
   15c36:	605a      	str	r2, [r3, #4]
}
   15c38:	46c0      	nop			; (mov r8, r8)
   15c3a:	46bd      	mov	sp, r7
   15c3c:	b002      	add	sp, #8
   15c3e:	bd80      	pop	{r7, pc}
   15c40:	20002968 	.word	0x20002968
   15c44:	20002954 	.word	0x20002954

00015c48 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
   15c48:	b580      	push	{r7, lr}
   15c4a:	b086      	sub	sp, #24
   15c4c:	af00      	add	r7, sp, #0
   15c4e:	6078      	str	r0, [r7, #4]
   15c50:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
   15c52:	687b      	ldr	r3, [r7, #4]
   15c54:	2b00      	cmp	r3, #0
   15c56:	d101      	bne.n	15c5c <xTaskCheckForTimeOut+0x14>
   15c58:	b672      	cpsid	i
   15c5a:	e7fe      	b.n	15c5a <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
   15c5c:	683b      	ldr	r3, [r7, #0]
   15c5e:	2b00      	cmp	r3, #0
   15c60:	d101      	bne.n	15c66 <xTaskCheckForTimeOut+0x1e>
   15c62:	b672      	cpsid	i
   15c64:	e7fe      	b.n	15c64 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
   15c66:	4b1e      	ldr	r3, [pc, #120]	; (15ce0 <xTaskCheckForTimeOut+0x98>)
   15c68:	4798      	blx	r3
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
   15c6a:	4b1e      	ldr	r3, [pc, #120]	; (15ce4 <xTaskCheckForTimeOut+0x9c>)
   15c6c:	681b      	ldr	r3, [r3, #0]
   15c6e:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
   15c70:	687b      	ldr	r3, [r7, #4]
   15c72:	685b      	ldr	r3, [r3, #4]
   15c74:	693a      	ldr	r2, [r7, #16]
   15c76:	1ad3      	subs	r3, r2, r3
   15c78:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
   15c7a:	683b      	ldr	r3, [r7, #0]
   15c7c:	681b      	ldr	r3, [r3, #0]
   15c7e:	3301      	adds	r3, #1
   15c80:	d102      	bne.n	15c88 <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
   15c82:	2300      	movs	r3, #0
   15c84:	617b      	str	r3, [r7, #20]
   15c86:	e024      	b.n	15cd2 <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
   15c88:	687b      	ldr	r3, [r7, #4]
   15c8a:	681a      	ldr	r2, [r3, #0]
   15c8c:	4b16      	ldr	r3, [pc, #88]	; (15ce8 <xTaskCheckForTimeOut+0xa0>)
   15c8e:	681b      	ldr	r3, [r3, #0]
   15c90:	429a      	cmp	r2, r3
   15c92:	d007      	beq.n	15ca4 <xTaskCheckForTimeOut+0x5c>
   15c94:	687b      	ldr	r3, [r7, #4]
   15c96:	685a      	ldr	r2, [r3, #4]
   15c98:	693b      	ldr	r3, [r7, #16]
   15c9a:	429a      	cmp	r2, r3
   15c9c:	d802      	bhi.n	15ca4 <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
   15c9e:	2301      	movs	r3, #1
   15ca0:	617b      	str	r3, [r7, #20]
   15ca2:	e016      	b.n	15cd2 <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
   15ca4:	683b      	ldr	r3, [r7, #0]
   15ca6:	681a      	ldr	r2, [r3, #0]
   15ca8:	68fb      	ldr	r3, [r7, #12]
   15caa:	429a      	cmp	r2, r3
   15cac:	d90c      	bls.n	15cc8 <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
   15cae:	683b      	ldr	r3, [r7, #0]
   15cb0:	681a      	ldr	r2, [r3, #0]
   15cb2:	68fb      	ldr	r3, [r7, #12]
   15cb4:	1ad2      	subs	r2, r2, r3
   15cb6:	683b      	ldr	r3, [r7, #0]
   15cb8:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
   15cba:	687b      	ldr	r3, [r7, #4]
   15cbc:	0018      	movs	r0, r3
   15cbe:	4b0b      	ldr	r3, [pc, #44]	; (15cec <xTaskCheckForTimeOut+0xa4>)
   15cc0:	4798      	blx	r3
			xReturn = pdFALSE;
   15cc2:	2300      	movs	r3, #0
   15cc4:	617b      	str	r3, [r7, #20]
   15cc6:	e004      	b.n	15cd2 <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
   15cc8:	683b      	ldr	r3, [r7, #0]
   15cca:	2200      	movs	r2, #0
   15ccc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
   15cce:	2301      	movs	r3, #1
   15cd0:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
   15cd2:	4b07      	ldr	r3, [pc, #28]	; (15cf0 <xTaskCheckForTimeOut+0xa8>)
   15cd4:	4798      	blx	r3

	return xReturn;
   15cd6:	697b      	ldr	r3, [r7, #20]
}
   15cd8:	0018      	movs	r0, r3
   15cda:	46bd      	mov	sp, r7
   15cdc:	b006      	add	sp, #24
   15cde:	bd80      	pop	{r7, pc}
   15ce0:	00014379 	.word	0x00014379
   15ce4:	20002954 	.word	0x20002954
   15ce8:	20002968 	.word	0x20002968
   15cec:	00015c21 	.word	0x00015c21
   15cf0:	0001439d 	.word	0x0001439d

00015cf4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
   15cf4:	b580      	push	{r7, lr}
   15cf6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
   15cf8:	4b02      	ldr	r3, [pc, #8]	; (15d04 <vTaskMissedYield+0x10>)
   15cfa:	2201      	movs	r2, #1
   15cfc:	601a      	str	r2, [r3, #0]
}
   15cfe:	46c0      	nop			; (mov r8, r8)
   15d00:	46bd      	mov	sp, r7
   15d02:	bd80      	pop	{r7, pc}
   15d04:	20002964 	.word	0x20002964

00015d08 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   15d08:	b580      	push	{r7, lr}
   15d0a:	b082      	sub	sp, #8
   15d0c:	af00      	add	r7, sp, #0
   15d0e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
   15d10:	4b04      	ldr	r3, [pc, #16]	; (15d24 <prvIdleTask+0x1c>)
   15d12:	4798      	blx	r3

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
   15d14:	4b04      	ldr	r3, [pc, #16]	; (15d28 <prvIdleTask+0x20>)
   15d16:	681b      	ldr	r3, [r3, #0]
   15d18:	2b01      	cmp	r3, #1
   15d1a:	d9f9      	bls.n	15d10 <prvIdleTask+0x8>
			{
				taskYIELD();
   15d1c:	4b03      	ldr	r3, [pc, #12]	; (15d2c <prvIdleTask+0x24>)
   15d1e:	4798      	blx	r3
		prvCheckTasksWaitingTermination();
   15d20:	e7f6      	b.n	15d10 <prvIdleTask+0x8>
   15d22:	46c0      	nop			; (mov r8, r8)
   15d24:	00015dbd 	.word	0x00015dbd
   15d28:	2000287c 	.word	0x2000287c
   15d2c:	00014361 	.word	0x00014361

00015d30 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
   15d30:	b580      	push	{r7, lr}
   15d32:	b082      	sub	sp, #8
   15d34:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
   15d36:	2300      	movs	r3, #0
   15d38:	607b      	str	r3, [r7, #4]
   15d3a:	e00c      	b.n	15d56 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
   15d3c:	687a      	ldr	r2, [r7, #4]
   15d3e:	0013      	movs	r3, r2
   15d40:	009b      	lsls	r3, r3, #2
   15d42:	189b      	adds	r3, r3, r2
   15d44:	009b      	lsls	r3, r3, #2
   15d46:	4a14      	ldr	r2, [pc, #80]	; (15d98 <prvInitialiseTaskLists+0x68>)
   15d48:	189b      	adds	r3, r3, r2
   15d4a:	0018      	movs	r0, r3
   15d4c:	4b13      	ldr	r3, [pc, #76]	; (15d9c <prvInitialiseTaskLists+0x6c>)
   15d4e:	4798      	blx	r3
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
   15d50:	687b      	ldr	r3, [r7, #4]
   15d52:	3301      	adds	r3, #1
   15d54:	607b      	str	r3, [r7, #4]
   15d56:	687b      	ldr	r3, [r7, #4]
   15d58:	2b04      	cmp	r3, #4
   15d5a:	d9ef      	bls.n	15d3c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
   15d5c:	4b10      	ldr	r3, [pc, #64]	; (15da0 <prvInitialiseTaskLists+0x70>)
   15d5e:	0018      	movs	r0, r3
   15d60:	4b0e      	ldr	r3, [pc, #56]	; (15d9c <prvInitialiseTaskLists+0x6c>)
   15d62:	4798      	blx	r3
	vListInitialise( &xDelayedTaskList2 );
   15d64:	4b0f      	ldr	r3, [pc, #60]	; (15da4 <prvInitialiseTaskLists+0x74>)
   15d66:	0018      	movs	r0, r3
   15d68:	4b0c      	ldr	r3, [pc, #48]	; (15d9c <prvInitialiseTaskLists+0x6c>)
   15d6a:	4798      	blx	r3
	vListInitialise( &xPendingReadyList );
   15d6c:	4b0e      	ldr	r3, [pc, #56]	; (15da8 <prvInitialiseTaskLists+0x78>)
   15d6e:	0018      	movs	r0, r3
   15d70:	4b0a      	ldr	r3, [pc, #40]	; (15d9c <prvInitialiseTaskLists+0x6c>)
   15d72:	4798      	blx	r3

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
   15d74:	4b0d      	ldr	r3, [pc, #52]	; (15dac <prvInitialiseTaskLists+0x7c>)
   15d76:	0018      	movs	r0, r3
   15d78:	4b08      	ldr	r3, [pc, #32]	; (15d9c <prvInitialiseTaskLists+0x6c>)
   15d7a:	4798      	blx	r3
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
   15d7c:	4b0c      	ldr	r3, [pc, #48]	; (15db0 <prvInitialiseTaskLists+0x80>)
   15d7e:	0018      	movs	r0, r3
   15d80:	4b06      	ldr	r3, [pc, #24]	; (15d9c <prvInitialiseTaskLists+0x6c>)
   15d82:	4798      	blx	r3
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   15d84:	4b0b      	ldr	r3, [pc, #44]	; (15db4 <prvInitialiseTaskLists+0x84>)
   15d86:	4a06      	ldr	r2, [pc, #24]	; (15da0 <prvInitialiseTaskLists+0x70>)
   15d88:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   15d8a:	4b0b      	ldr	r3, [pc, #44]	; (15db8 <prvInitialiseTaskLists+0x88>)
   15d8c:	4a05      	ldr	r2, [pc, #20]	; (15da4 <prvInitialiseTaskLists+0x74>)
   15d8e:	601a      	str	r2, [r3, #0]
}
   15d90:	46c0      	nop			; (mov r8, r8)
   15d92:	46bd      	mov	sp, r7
   15d94:	b002      	add	sp, #8
   15d96:	bd80      	pop	{r7, pc}
   15d98:	2000287c 	.word	0x2000287c
   15d9c:	000140eb 	.word	0x000140eb
   15da0:	200028e0 	.word	0x200028e0
   15da4:	200028f4 	.word	0x200028f4
   15da8:	20002910 	.word	0x20002910
   15dac:	20002924 	.word	0x20002924
   15db0:	2000293c 	.word	0x2000293c
   15db4:	20002908 	.word	0x20002908
   15db8:	2000290c 	.word	0x2000290c

00015dbc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
   15dbc:	b580      	push	{r7, lr}
   15dbe:	b082      	sub	sp, #8
   15dc0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
   15dc2:	e01a      	b.n	15dfa <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
   15dc4:	4b11      	ldr	r3, [pc, #68]	; (15e0c <prvCheckTasksWaitingTermination+0x50>)
   15dc6:	4798      	blx	r3
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
   15dc8:	4b11      	ldr	r3, [pc, #68]	; (15e10 <prvCheckTasksWaitingTermination+0x54>)
   15dca:	68db      	ldr	r3, [r3, #12]
   15dcc:	68db      	ldr	r3, [r3, #12]
   15dce:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   15dd0:	687b      	ldr	r3, [r7, #4]
   15dd2:	3304      	adds	r3, #4
   15dd4:	0018      	movs	r0, r3
   15dd6:	4b0f      	ldr	r3, [pc, #60]	; (15e14 <prvCheckTasksWaitingTermination+0x58>)
   15dd8:	4798      	blx	r3
				--uxCurrentNumberOfTasks;
   15dda:	4b0f      	ldr	r3, [pc, #60]	; (15e18 <prvCheckTasksWaitingTermination+0x5c>)
   15ddc:	681b      	ldr	r3, [r3, #0]
   15dde:	1e5a      	subs	r2, r3, #1
   15de0:	4b0d      	ldr	r3, [pc, #52]	; (15e18 <prvCheckTasksWaitingTermination+0x5c>)
   15de2:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
   15de4:	4b0d      	ldr	r3, [pc, #52]	; (15e1c <prvCheckTasksWaitingTermination+0x60>)
   15de6:	681b      	ldr	r3, [r3, #0]
   15de8:	1e5a      	subs	r2, r3, #1
   15dea:	4b0c      	ldr	r3, [pc, #48]	; (15e1c <prvCheckTasksWaitingTermination+0x60>)
   15dec:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
   15dee:	4b0c      	ldr	r3, [pc, #48]	; (15e20 <prvCheckTasksWaitingTermination+0x64>)
   15df0:	4798      	blx	r3

			prvDeleteTCB( pxTCB );
   15df2:	687b      	ldr	r3, [r7, #4]
   15df4:	0018      	movs	r0, r3
   15df6:	4b0b      	ldr	r3, [pc, #44]	; (15e24 <prvCheckTasksWaitingTermination+0x68>)
   15df8:	4798      	blx	r3
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
   15dfa:	4b08      	ldr	r3, [pc, #32]	; (15e1c <prvCheckTasksWaitingTermination+0x60>)
   15dfc:	681b      	ldr	r3, [r3, #0]
   15dfe:	2b00      	cmp	r3, #0
   15e00:	d1e0      	bne.n	15dc4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
   15e02:	46c0      	nop			; (mov r8, r8)
   15e04:	46bd      	mov	sp, r7
   15e06:	b002      	add	sp, #8
   15e08:	bd80      	pop	{r7, pc}
   15e0a:	46c0      	nop			; (mov r8, r8)
   15e0c:	00014379 	.word	0x00014379
   15e10:	20002924 	.word	0x20002924
   15e14:	000141ed 	.word	0x000141ed
   15e18:	20002950 	.word	0x20002950
   15e1c:	20002938 	.word	0x20002938
   15e20:	0001439d 	.word	0x0001439d
   15e24:	00015e29 	.word	0x00015e29

00015e28 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
   15e28:	b580      	push	{r7, lr}
   15e2a:	b082      	sub	sp, #8
   15e2c:	af00      	add	r7, sp, #0
   15e2e:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
   15e30:	687b      	ldr	r3, [r7, #4]
   15e32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   15e34:	0018      	movs	r0, r3
   15e36:	4b05      	ldr	r3, [pc, #20]	; (15e4c <prvDeleteTCB+0x24>)
   15e38:	4798      	blx	r3
			vPortFree( pxTCB );
   15e3a:	687b      	ldr	r3, [r7, #4]
   15e3c:	0018      	movs	r0, r3
   15e3e:	4b03      	ldr	r3, [pc, #12]	; (15e4c <prvDeleteTCB+0x24>)
   15e40:	4798      	blx	r3
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
   15e42:	46c0      	nop			; (mov r8, r8)
   15e44:	46bd      	mov	sp, r7
   15e46:	b002      	add	sp, #8
   15e48:	bd80      	pop	{r7, pc}
   15e4a:	46c0      	nop			; (mov r8, r8)
   15e4c:	00014551 	.word	0x00014551

00015e50 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
   15e50:	b580      	push	{r7, lr}
   15e52:	b082      	sub	sp, #8
   15e54:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   15e56:	4b0e      	ldr	r3, [pc, #56]	; (15e90 <prvResetNextTaskUnblockTime+0x40>)
   15e58:	681b      	ldr	r3, [r3, #0]
   15e5a:	681b      	ldr	r3, [r3, #0]
   15e5c:	2b00      	cmp	r3, #0
   15e5e:	d101      	bne.n	15e64 <prvResetNextTaskUnblockTime+0x14>
   15e60:	2301      	movs	r3, #1
   15e62:	e000      	b.n	15e66 <prvResetNextTaskUnblockTime+0x16>
   15e64:	2300      	movs	r3, #0
   15e66:	2b00      	cmp	r3, #0
   15e68:	d004      	beq.n	15e74 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
   15e6a:	4b0a      	ldr	r3, [pc, #40]	; (15e94 <prvResetNextTaskUnblockTime+0x44>)
   15e6c:	2201      	movs	r2, #1
   15e6e:	4252      	negs	r2, r2
   15e70:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
   15e72:	e008      	b.n	15e86 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   15e74:	4b06      	ldr	r3, [pc, #24]	; (15e90 <prvResetNextTaskUnblockTime+0x40>)
   15e76:	681b      	ldr	r3, [r3, #0]
   15e78:	68db      	ldr	r3, [r3, #12]
   15e7a:	68db      	ldr	r3, [r3, #12]
   15e7c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
   15e7e:	687b      	ldr	r3, [r7, #4]
   15e80:	685a      	ldr	r2, [r3, #4]
   15e82:	4b04      	ldr	r3, [pc, #16]	; (15e94 <prvResetNextTaskUnblockTime+0x44>)
   15e84:	601a      	str	r2, [r3, #0]
}
   15e86:	46c0      	nop			; (mov r8, r8)
   15e88:	46bd      	mov	sp, r7
   15e8a:	b002      	add	sp, #8
   15e8c:	bd80      	pop	{r7, pc}
   15e8e:	46c0      	nop			; (mov r8, r8)
   15e90:	20002908 	.word	0x20002908
   15e94:	20002970 	.word	0x20002970

00015e98 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
   15e98:	b580      	push	{r7, lr}
   15e9a:	b082      	sub	sp, #8
   15e9c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
   15e9e:	4b0a      	ldr	r3, [pc, #40]	; (15ec8 <xTaskGetSchedulerState+0x30>)
   15ea0:	681b      	ldr	r3, [r3, #0]
   15ea2:	2b00      	cmp	r3, #0
   15ea4:	d102      	bne.n	15eac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   15ea6:	2301      	movs	r3, #1
   15ea8:	607b      	str	r3, [r7, #4]
   15eaa:	e008      	b.n	15ebe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   15eac:	4b07      	ldr	r3, [pc, #28]	; (15ecc <xTaskGetSchedulerState+0x34>)
   15eae:	681b      	ldr	r3, [r3, #0]
   15eb0:	2b00      	cmp	r3, #0
   15eb2:	d102      	bne.n	15eba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
   15eb4:	2302      	movs	r3, #2
   15eb6:	607b      	str	r3, [r7, #4]
   15eb8:	e001      	b.n	15ebe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
   15eba:	2300      	movs	r3, #0
   15ebc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
   15ebe:	687b      	ldr	r3, [r7, #4]
	}
   15ec0:	0018      	movs	r0, r3
   15ec2:	46bd      	mov	sp, r7
   15ec4:	b002      	add	sp, #8
   15ec6:	bd80      	pop	{r7, pc}
   15ec8:	2000295c 	.word	0x2000295c
   15ecc:	20002978 	.word	0x20002978

00015ed0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
   15ed0:	b580      	push	{r7, lr}
   15ed2:	b084      	sub	sp, #16
   15ed4:	af00      	add	r7, sp, #0
   15ed6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
   15ed8:	687b      	ldr	r3, [r7, #4]
   15eda:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
   15edc:	2300      	movs	r3, #0
   15ede:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
   15ee0:	687b      	ldr	r3, [r7, #4]
   15ee2:	2b00      	cmp	r3, #0
   15ee4:	d056      	beq.n	15f94 <xTaskPriorityInherit+0xc4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
   15ee6:	68bb      	ldr	r3, [r7, #8]
   15ee8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   15eea:	4b2d      	ldr	r3, [pc, #180]	; (15fa0 <xTaskPriorityInherit+0xd0>)
   15eec:	681b      	ldr	r3, [r3, #0]
   15eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   15ef0:	429a      	cmp	r2, r3
   15ef2:	d246      	bcs.n	15f82 <xTaskPriorityInherit+0xb2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
   15ef4:	68bb      	ldr	r3, [r7, #8]
   15ef6:	699b      	ldr	r3, [r3, #24]
   15ef8:	2b00      	cmp	r3, #0
   15efa:	db06      	blt.n	15f0a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   15efc:	4b28      	ldr	r3, [pc, #160]	; (15fa0 <xTaskPriorityInherit+0xd0>)
   15efe:	681b      	ldr	r3, [r3, #0]
   15f00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   15f02:	2205      	movs	r2, #5
   15f04:	1ad2      	subs	r2, r2, r3
   15f06:	68bb      	ldr	r3, [r7, #8]
   15f08:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
   15f0a:	68bb      	ldr	r3, [r7, #8]
   15f0c:	6959      	ldr	r1, [r3, #20]
   15f0e:	68bb      	ldr	r3, [r7, #8]
   15f10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   15f12:	0013      	movs	r3, r2
   15f14:	009b      	lsls	r3, r3, #2
   15f16:	189b      	adds	r3, r3, r2
   15f18:	009b      	lsls	r3, r3, #2
   15f1a:	4a22      	ldr	r2, [pc, #136]	; (15fa4 <xTaskPriorityInherit+0xd4>)
   15f1c:	189b      	adds	r3, r3, r2
   15f1e:	4299      	cmp	r1, r3
   15f20:	d101      	bne.n	15f26 <xTaskPriorityInherit+0x56>
   15f22:	2301      	movs	r3, #1
   15f24:	e000      	b.n	15f28 <xTaskPriorityInherit+0x58>
   15f26:	2300      	movs	r3, #0
   15f28:	2b00      	cmp	r3, #0
   15f2a:	d022      	beq.n	15f72 <xTaskPriorityInherit+0xa2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   15f2c:	68bb      	ldr	r3, [r7, #8]
   15f2e:	3304      	adds	r3, #4
   15f30:	0018      	movs	r0, r3
   15f32:	4b1d      	ldr	r3, [pc, #116]	; (15fa8 <xTaskPriorityInherit+0xd8>)
   15f34:	4798      	blx	r3
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
   15f36:	4b1a      	ldr	r3, [pc, #104]	; (15fa0 <xTaskPriorityInherit+0xd0>)
   15f38:	681b      	ldr	r3, [r3, #0]
   15f3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   15f3c:	68bb      	ldr	r3, [r7, #8]
   15f3e:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
   15f40:	68bb      	ldr	r3, [r7, #8]
   15f42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   15f44:	4b19      	ldr	r3, [pc, #100]	; (15fac <xTaskPriorityInherit+0xdc>)
   15f46:	681b      	ldr	r3, [r3, #0]
   15f48:	429a      	cmp	r2, r3
   15f4a:	d903      	bls.n	15f54 <xTaskPriorityInherit+0x84>
   15f4c:	68bb      	ldr	r3, [r7, #8]
   15f4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   15f50:	4b16      	ldr	r3, [pc, #88]	; (15fac <xTaskPriorityInherit+0xdc>)
   15f52:	601a      	str	r2, [r3, #0]
   15f54:	68bb      	ldr	r3, [r7, #8]
   15f56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   15f58:	0013      	movs	r3, r2
   15f5a:	009b      	lsls	r3, r3, #2
   15f5c:	189b      	adds	r3, r3, r2
   15f5e:	009b      	lsls	r3, r3, #2
   15f60:	4a10      	ldr	r2, [pc, #64]	; (15fa4 <xTaskPriorityInherit+0xd4>)
   15f62:	189a      	adds	r2, r3, r2
   15f64:	68bb      	ldr	r3, [r7, #8]
   15f66:	3304      	adds	r3, #4
   15f68:	0019      	movs	r1, r3
   15f6a:	0010      	movs	r0, r2
   15f6c:	4b10      	ldr	r3, [pc, #64]	; (15fb0 <xTaskPriorityInherit+0xe0>)
   15f6e:	4798      	blx	r3
   15f70:	e004      	b.n	15f7c <xTaskPriorityInherit+0xac>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
   15f72:	4b0b      	ldr	r3, [pc, #44]	; (15fa0 <xTaskPriorityInherit+0xd0>)
   15f74:	681b      	ldr	r3, [r3, #0]
   15f76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   15f78:	68bb      	ldr	r3, [r7, #8]
   15f7a:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
   15f7c:	2301      	movs	r3, #1
   15f7e:	60fb      	str	r3, [r7, #12]
   15f80:	e008      	b.n	15f94 <xTaskPriorityInherit+0xc4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
   15f82:	68bb      	ldr	r3, [r7, #8]
   15f84:	6bda      	ldr	r2, [r3, #60]	; 0x3c
   15f86:	4b06      	ldr	r3, [pc, #24]	; (15fa0 <xTaskPriorityInherit+0xd0>)
   15f88:	681b      	ldr	r3, [r3, #0]
   15f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   15f8c:	429a      	cmp	r2, r3
   15f8e:	d201      	bcs.n	15f94 <xTaskPriorityInherit+0xc4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
   15f90:	2301      	movs	r3, #1
   15f92:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   15f94:	68fb      	ldr	r3, [r7, #12]
	}
   15f96:	0018      	movs	r0, r3
   15f98:	46bd      	mov	sp, r7
   15f9a:	b004      	add	sp, #16
   15f9c:	bd80      	pop	{r7, pc}
   15f9e:	46c0      	nop			; (mov r8, r8)
   15fa0:	20002878 	.word	0x20002878
   15fa4:	2000287c 	.word	0x2000287c
   15fa8:	000141ed 	.word	0x000141ed
   15fac:	20002958 	.word	0x20002958
   15fb0:	0001413d 	.word	0x0001413d

00015fb4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
   15fb4:	b580      	push	{r7, lr}
   15fb6:	b084      	sub	sp, #16
   15fb8:	af00      	add	r7, sp, #0
   15fba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
   15fbc:	687b      	ldr	r3, [r7, #4]
   15fbe:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
   15fc0:	2300      	movs	r3, #0
   15fc2:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
   15fc4:	687b      	ldr	r3, [r7, #4]
   15fc6:	2b00      	cmp	r3, #0
   15fc8:	d044      	beq.n	16054 <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
   15fca:	4b25      	ldr	r3, [pc, #148]	; (16060 <xTaskPriorityDisinherit+0xac>)
   15fcc:	681b      	ldr	r3, [r3, #0]
   15fce:	68ba      	ldr	r2, [r7, #8]
   15fd0:	429a      	cmp	r2, r3
   15fd2:	d001      	beq.n	15fd8 <xTaskPriorityDisinherit+0x24>
   15fd4:	b672      	cpsid	i
   15fd6:	e7fe      	b.n	15fd6 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
   15fd8:	68bb      	ldr	r3, [r7, #8]
   15fda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   15fdc:	2b00      	cmp	r3, #0
   15fde:	d101      	bne.n	15fe4 <xTaskPriorityDisinherit+0x30>
   15fe0:	b672      	cpsid	i
   15fe2:	e7fe      	b.n	15fe2 <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
   15fe4:	68bb      	ldr	r3, [r7, #8]
   15fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   15fe8:	1e5a      	subs	r2, r3, #1
   15fea:	68bb      	ldr	r3, [r7, #8]
   15fec:	641a      	str	r2, [r3, #64]	; 0x40

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   15fee:	68bb      	ldr	r3, [r7, #8]
   15ff0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   15ff2:	68bb      	ldr	r3, [r7, #8]
   15ff4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   15ff6:	429a      	cmp	r2, r3
   15ff8:	d02c      	beq.n	16054 <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
   15ffa:	68bb      	ldr	r3, [r7, #8]
   15ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   15ffe:	2b00      	cmp	r3, #0
   16000:	d128      	bne.n	16054 <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   16002:	68bb      	ldr	r3, [r7, #8]
   16004:	3304      	adds	r3, #4
   16006:	0018      	movs	r0, r3
   16008:	4b16      	ldr	r3, [pc, #88]	; (16064 <xTaskPriorityDisinherit+0xb0>)
   1600a:	4798      	blx	r3
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
   1600c:	68bb      	ldr	r3, [r7, #8]
   1600e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
   16010:	68bb      	ldr	r3, [r7, #8]
   16012:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   16014:	68bb      	ldr	r3, [r7, #8]
   16016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   16018:	2205      	movs	r2, #5
   1601a:	1ad2      	subs	r2, r2, r3
   1601c:	68bb      	ldr	r3, [r7, #8]
   1601e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
   16020:	68bb      	ldr	r3, [r7, #8]
   16022:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   16024:	4b10      	ldr	r3, [pc, #64]	; (16068 <xTaskPriorityDisinherit+0xb4>)
   16026:	681b      	ldr	r3, [r3, #0]
   16028:	429a      	cmp	r2, r3
   1602a:	d903      	bls.n	16034 <xTaskPriorityDisinherit+0x80>
   1602c:	68bb      	ldr	r3, [r7, #8]
   1602e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   16030:	4b0d      	ldr	r3, [pc, #52]	; (16068 <xTaskPriorityDisinherit+0xb4>)
   16032:	601a      	str	r2, [r3, #0]
   16034:	68bb      	ldr	r3, [r7, #8]
   16036:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   16038:	0013      	movs	r3, r2
   1603a:	009b      	lsls	r3, r3, #2
   1603c:	189b      	adds	r3, r3, r2
   1603e:	009b      	lsls	r3, r3, #2
   16040:	4a0a      	ldr	r2, [pc, #40]	; (1606c <xTaskPriorityDisinherit+0xb8>)
   16042:	189a      	adds	r2, r3, r2
   16044:	68bb      	ldr	r3, [r7, #8]
   16046:	3304      	adds	r3, #4
   16048:	0019      	movs	r1, r3
   1604a:	0010      	movs	r0, r2
   1604c:	4b08      	ldr	r3, [pc, #32]	; (16070 <xTaskPriorityDisinherit+0xbc>)
   1604e:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
   16050:	2301      	movs	r3, #1
   16052:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   16054:	68fb      	ldr	r3, [r7, #12]
	}
   16056:	0018      	movs	r0, r3
   16058:	46bd      	mov	sp, r7
   1605a:	b004      	add	sp, #16
   1605c:	bd80      	pop	{r7, pc}
   1605e:	46c0      	nop			; (mov r8, r8)
   16060:	20002878 	.word	0x20002878
   16064:	000141ed 	.word	0x000141ed
   16068:	20002958 	.word	0x20002958
   1606c:	2000287c 	.word	0x2000287c
   16070:	0001413d 	.word	0x0001413d

00016074 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
   16074:	b580      	push	{r7, lr}
   16076:	b086      	sub	sp, #24
   16078:	af00      	add	r7, sp, #0
   1607a:	6078      	str	r0, [r7, #4]
   1607c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
   1607e:	687b      	ldr	r3, [r7, #4]
   16080:	613b      	str	r3, [r7, #16]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
   16082:	2301      	movs	r3, #1
   16084:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
   16086:	687b      	ldr	r3, [r7, #4]
   16088:	2b00      	cmp	r3, #0
   1608a:	d05d      	beq.n	16148 <vTaskPriorityDisinheritAfterTimeout+0xd4>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
   1608c:	693b      	ldr	r3, [r7, #16]
   1608e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   16090:	2b00      	cmp	r3, #0
   16092:	d101      	bne.n	16098 <vTaskPriorityDisinheritAfterTimeout+0x24>
   16094:	b672      	cpsid	i
   16096:	e7fe      	b.n	16096 <vTaskPriorityDisinheritAfterTimeout+0x22>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
   16098:	693b      	ldr	r3, [r7, #16]
   1609a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
   1609c:	683b      	ldr	r3, [r7, #0]
   1609e:	429a      	cmp	r2, r3
   160a0:	d202      	bcs.n	160a8 <vTaskPriorityDisinheritAfterTimeout+0x34>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
   160a2:	683b      	ldr	r3, [r7, #0]
   160a4:	617b      	str	r3, [r7, #20]
   160a6:	e002      	b.n	160ae <vTaskPriorityDisinheritAfterTimeout+0x3a>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
   160a8:	693b      	ldr	r3, [r7, #16]
   160aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   160ac:	617b      	str	r3, [r7, #20]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
   160ae:	693b      	ldr	r3, [r7, #16]
   160b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   160b2:	697b      	ldr	r3, [r7, #20]
   160b4:	429a      	cmp	r2, r3
   160b6:	d047      	beq.n	16148 <vTaskPriorityDisinheritAfterTimeout+0xd4>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
   160b8:	693b      	ldr	r3, [r7, #16]
   160ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   160bc:	68fb      	ldr	r3, [r7, #12]
   160be:	429a      	cmp	r2, r3
   160c0:	d142      	bne.n	16148 <vTaskPriorityDisinheritAfterTimeout+0xd4>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
   160c2:	4b23      	ldr	r3, [pc, #140]	; (16150 <vTaskPriorityDisinheritAfterTimeout+0xdc>)
   160c4:	681b      	ldr	r3, [r3, #0]
   160c6:	693a      	ldr	r2, [r7, #16]
   160c8:	429a      	cmp	r2, r3
   160ca:	d101      	bne.n	160d0 <vTaskPriorityDisinheritAfterTimeout+0x5c>
   160cc:	b672      	cpsid	i
   160ce:	e7fe      	b.n	160ce <vTaskPriorityDisinheritAfterTimeout+0x5a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
   160d0:	693b      	ldr	r3, [r7, #16]
   160d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   160d4:	60bb      	str	r3, [r7, #8]
					pxTCB->uxPriority = uxPriorityToUse;
   160d6:	693b      	ldr	r3, [r7, #16]
   160d8:	697a      	ldr	r2, [r7, #20]
   160da:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
   160dc:	693b      	ldr	r3, [r7, #16]
   160de:	699b      	ldr	r3, [r3, #24]
   160e0:	2b00      	cmp	r3, #0
   160e2:	db04      	blt.n	160ee <vTaskPriorityDisinheritAfterTimeout+0x7a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   160e4:	697b      	ldr	r3, [r7, #20]
   160e6:	2205      	movs	r2, #5
   160e8:	1ad2      	subs	r2, r2, r3
   160ea:	693b      	ldr	r3, [r7, #16]
   160ec:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
   160ee:	693b      	ldr	r3, [r7, #16]
   160f0:	6959      	ldr	r1, [r3, #20]
   160f2:	68ba      	ldr	r2, [r7, #8]
   160f4:	0013      	movs	r3, r2
   160f6:	009b      	lsls	r3, r3, #2
   160f8:	189b      	adds	r3, r3, r2
   160fa:	009b      	lsls	r3, r3, #2
   160fc:	4a15      	ldr	r2, [pc, #84]	; (16154 <vTaskPriorityDisinheritAfterTimeout+0xe0>)
   160fe:	189b      	adds	r3, r3, r2
   16100:	4299      	cmp	r1, r3
   16102:	d101      	bne.n	16108 <vTaskPriorityDisinheritAfterTimeout+0x94>
   16104:	2301      	movs	r3, #1
   16106:	e000      	b.n	1610a <vTaskPriorityDisinheritAfterTimeout+0x96>
   16108:	2300      	movs	r3, #0
   1610a:	2b00      	cmp	r3, #0
   1610c:	d01c      	beq.n	16148 <vTaskPriorityDisinheritAfterTimeout+0xd4>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   1610e:	693b      	ldr	r3, [r7, #16]
   16110:	3304      	adds	r3, #4
   16112:	0018      	movs	r0, r3
   16114:	4b10      	ldr	r3, [pc, #64]	; (16158 <vTaskPriorityDisinheritAfterTimeout+0xe4>)
   16116:	4798      	blx	r3
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
   16118:	693b      	ldr	r3, [r7, #16]
   1611a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1611c:	4b0f      	ldr	r3, [pc, #60]	; (1615c <vTaskPriorityDisinheritAfterTimeout+0xe8>)
   1611e:	681b      	ldr	r3, [r3, #0]
   16120:	429a      	cmp	r2, r3
   16122:	d903      	bls.n	1612c <vTaskPriorityDisinheritAfterTimeout+0xb8>
   16124:	693b      	ldr	r3, [r7, #16]
   16126:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   16128:	4b0c      	ldr	r3, [pc, #48]	; (1615c <vTaskPriorityDisinheritAfterTimeout+0xe8>)
   1612a:	601a      	str	r2, [r3, #0]
   1612c:	693b      	ldr	r3, [r7, #16]
   1612e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   16130:	0013      	movs	r3, r2
   16132:	009b      	lsls	r3, r3, #2
   16134:	189b      	adds	r3, r3, r2
   16136:	009b      	lsls	r3, r3, #2
   16138:	4a06      	ldr	r2, [pc, #24]	; (16154 <vTaskPriorityDisinheritAfterTimeout+0xe0>)
   1613a:	189a      	adds	r2, r3, r2
   1613c:	693b      	ldr	r3, [r7, #16]
   1613e:	3304      	adds	r3, #4
   16140:	0019      	movs	r1, r3
   16142:	0010      	movs	r0, r2
   16144:	4b06      	ldr	r3, [pc, #24]	; (16160 <vTaskPriorityDisinheritAfterTimeout+0xec>)
   16146:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   16148:	46c0      	nop			; (mov r8, r8)
   1614a:	46bd      	mov	sp, r7
   1614c:	b006      	add	sp, #24
   1614e:	bd80      	pop	{r7, pc}
   16150:	20002878 	.word	0x20002878
   16154:	2000287c 	.word	0x2000287c
   16158:	000141ed 	.word	0x000141ed
   1615c:	20002958 	.word	0x20002958
   16160:	0001413d 	.word	0x0001413d

00016164 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
   16164:	b580      	push	{r7, lr}
   16166:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
   16168:	4b06      	ldr	r3, [pc, #24]	; (16184 <pvTaskIncrementMutexHeldCount+0x20>)
   1616a:	681b      	ldr	r3, [r3, #0]
   1616c:	2b00      	cmp	r3, #0
   1616e:	d004      	beq.n	1617a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
   16170:	4b04      	ldr	r3, [pc, #16]	; (16184 <pvTaskIncrementMutexHeldCount+0x20>)
   16172:	681b      	ldr	r3, [r3, #0]
   16174:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   16176:	3201      	adds	r2, #1
   16178:	641a      	str	r2, [r3, #64]	; 0x40
		}

		return pxCurrentTCB;
   1617a:	4b02      	ldr	r3, [pc, #8]	; (16184 <pvTaskIncrementMutexHeldCount+0x20>)
   1617c:	681b      	ldr	r3, [r3, #0]
	}
   1617e:	0018      	movs	r0, r3
   16180:	46bd      	mov	sp, r7
   16182:	bd80      	pop	{r7, pc}
   16184:	20002878 	.word	0x20002878

00016188 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
   16188:	b580      	push	{r7, lr}
   1618a:	b084      	sub	sp, #16
   1618c:	af00      	add	r7, sp, #0
   1618e:	6078      	str	r0, [r7, #4]
   16190:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
   16192:	4b21      	ldr	r3, [pc, #132]	; (16218 <prvAddCurrentTaskToDelayedList+0x90>)
   16194:	681b      	ldr	r3, [r3, #0]
   16196:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   16198:	4b20      	ldr	r3, [pc, #128]	; (1621c <prvAddCurrentTaskToDelayedList+0x94>)
   1619a:	681b      	ldr	r3, [r3, #0]
   1619c:	3304      	adds	r3, #4
   1619e:	0018      	movs	r0, r3
   161a0:	4b1f      	ldr	r3, [pc, #124]	; (16220 <prvAddCurrentTaskToDelayedList+0x98>)
   161a2:	4798      	blx	r3
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
   161a4:	687b      	ldr	r3, [r7, #4]
   161a6:	3301      	adds	r3, #1
   161a8:	d10b      	bne.n	161c2 <prvAddCurrentTaskToDelayedList+0x3a>
   161aa:	683b      	ldr	r3, [r7, #0]
   161ac:	2b00      	cmp	r3, #0
   161ae:	d008      	beq.n	161c2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
   161b0:	4b1a      	ldr	r3, [pc, #104]	; (1621c <prvAddCurrentTaskToDelayedList+0x94>)
   161b2:	681b      	ldr	r3, [r3, #0]
   161b4:	1d1a      	adds	r2, r3, #4
   161b6:	4b1b      	ldr	r3, [pc, #108]	; (16224 <prvAddCurrentTaskToDelayedList+0x9c>)
   161b8:	0011      	movs	r1, r2
   161ba:	0018      	movs	r0, r3
   161bc:	4b1a      	ldr	r3, [pc, #104]	; (16228 <prvAddCurrentTaskToDelayedList+0xa0>)
   161be:	4798      	blx	r3

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
   161c0:	e026      	b.n	16210 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
   161c2:	68fa      	ldr	r2, [r7, #12]
   161c4:	687b      	ldr	r3, [r7, #4]
   161c6:	18d3      	adds	r3, r2, r3
   161c8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
   161ca:	4b14      	ldr	r3, [pc, #80]	; (1621c <prvAddCurrentTaskToDelayedList+0x94>)
   161cc:	681b      	ldr	r3, [r3, #0]
   161ce:	68ba      	ldr	r2, [r7, #8]
   161d0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
   161d2:	68ba      	ldr	r2, [r7, #8]
   161d4:	68fb      	ldr	r3, [r7, #12]
   161d6:	429a      	cmp	r2, r3
   161d8:	d209      	bcs.n	161ee <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
   161da:	4b14      	ldr	r3, [pc, #80]	; (1622c <prvAddCurrentTaskToDelayedList+0xa4>)
   161dc:	681a      	ldr	r2, [r3, #0]
   161de:	4b0f      	ldr	r3, [pc, #60]	; (1621c <prvAddCurrentTaskToDelayedList+0x94>)
   161e0:	681b      	ldr	r3, [r3, #0]
   161e2:	3304      	adds	r3, #4
   161e4:	0019      	movs	r1, r3
   161e6:	0010      	movs	r0, r2
   161e8:	4b11      	ldr	r3, [pc, #68]	; (16230 <prvAddCurrentTaskToDelayedList+0xa8>)
   161ea:	4798      	blx	r3
}
   161ec:	e010      	b.n	16210 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
   161ee:	4b11      	ldr	r3, [pc, #68]	; (16234 <prvAddCurrentTaskToDelayedList+0xac>)
   161f0:	681a      	ldr	r2, [r3, #0]
   161f2:	4b0a      	ldr	r3, [pc, #40]	; (1621c <prvAddCurrentTaskToDelayedList+0x94>)
   161f4:	681b      	ldr	r3, [r3, #0]
   161f6:	3304      	adds	r3, #4
   161f8:	0019      	movs	r1, r3
   161fa:	0010      	movs	r0, r2
   161fc:	4b0c      	ldr	r3, [pc, #48]	; (16230 <prvAddCurrentTaskToDelayedList+0xa8>)
   161fe:	4798      	blx	r3
				if( xTimeToWake < xNextTaskUnblockTime )
   16200:	4b0d      	ldr	r3, [pc, #52]	; (16238 <prvAddCurrentTaskToDelayedList+0xb0>)
   16202:	681b      	ldr	r3, [r3, #0]
   16204:	68ba      	ldr	r2, [r7, #8]
   16206:	429a      	cmp	r2, r3
   16208:	d202      	bcs.n	16210 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
   1620a:	4b0b      	ldr	r3, [pc, #44]	; (16238 <prvAddCurrentTaskToDelayedList+0xb0>)
   1620c:	68ba      	ldr	r2, [r7, #8]
   1620e:	601a      	str	r2, [r3, #0]
}
   16210:	46c0      	nop			; (mov r8, r8)
   16212:	46bd      	mov	sp, r7
   16214:	b004      	add	sp, #16
   16216:	bd80      	pop	{r7, pc}
   16218:	20002954 	.word	0x20002954
   1621c:	20002878 	.word	0x20002878
   16220:	000141ed 	.word	0x000141ed
   16224:	2000293c 	.word	0x2000293c
   16228:	0001413d 	.word	0x0001413d
   1622c:	2000290c 	.word	0x2000290c
   16230:	00014181 	.word	0x00014181
   16234:	20002908 	.word	0x20002908
   16238:	20002970 	.word	0x20002970

0001623c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
   1623c:	b590      	push	{r4, r7, lr}
   1623e:	b085      	sub	sp, #20
   16240:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
   16242:	2300      	movs	r3, #0
   16244:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   16246:	4b0e      	ldr	r3, [pc, #56]	; (16280 <xTimerCreateTimerTask+0x44>)
   16248:	4798      	blx	r3

	if( xTimerQueue != NULL )
   1624a:	4b0e      	ldr	r3, [pc, #56]	; (16284 <xTimerCreateTimerTask+0x48>)
   1624c:	681b      	ldr	r3, [r3, #0]
   1624e:	2b00      	cmp	r3, #0
   16250:	d00b      	beq.n	1626a <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
   16252:	490d      	ldr	r1, [pc, #52]	; (16288 <xTimerCreateTimerTask+0x4c>)
   16254:	480d      	ldr	r0, [pc, #52]	; (1628c <xTimerCreateTimerTask+0x50>)
   16256:	4b0e      	ldr	r3, [pc, #56]	; (16290 <xTimerCreateTimerTask+0x54>)
   16258:	9301      	str	r3, [sp, #4]
   1625a:	2302      	movs	r3, #2
   1625c:	9300      	str	r3, [sp, #0]
   1625e:	2300      	movs	r3, #0
   16260:	2280      	movs	r2, #128	; 0x80
   16262:	4c0c      	ldr	r4, [pc, #48]	; (16294 <xTimerCreateTimerTask+0x58>)
   16264:	47a0      	blx	r4
   16266:	0003      	movs	r3, r0
   16268:	607b      	str	r3, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
   1626a:	687b      	ldr	r3, [r7, #4]
   1626c:	2b00      	cmp	r3, #0
   1626e:	d101      	bne.n	16274 <xTimerCreateTimerTask+0x38>
   16270:	b672      	cpsid	i
   16272:	e7fe      	b.n	16272 <xTimerCreateTimerTask+0x36>
	return xReturn;
   16274:	687b      	ldr	r3, [r7, #4]
}
   16276:	0018      	movs	r0, r3
   16278:	46bd      	mov	sp, r7
   1627a:	b003      	add	sp, #12
   1627c:	bd90      	pop	{r4, r7, pc}
   1627e:	46c0      	nop			; (mov r8, r8)
   16280:	00016785 	.word	0x00016785
   16284:	200029ac 	.word	0x200029ac
   16288:	0001bf98 	.word	0x0001bf98
   1628c:	000163bd 	.word	0x000163bd
   16290:	200029b0 	.word	0x200029b0
   16294:	000152e1 	.word	0x000152e1

00016298 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
   16298:	b590      	push	{r4, r7, lr}
   1629a:	b089      	sub	sp, #36	; 0x24
   1629c:	af00      	add	r7, sp, #0
   1629e:	60f8      	str	r0, [r7, #12]
   162a0:	60b9      	str	r1, [r7, #8]
   162a2:	607a      	str	r2, [r7, #4]
   162a4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
   162a6:	2300      	movs	r3, #0
   162a8:	61fb      	str	r3, [r7, #28]
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
   162aa:	68fb      	ldr	r3, [r7, #12]
   162ac:	2b00      	cmp	r3, #0
   162ae:	d101      	bne.n	162b4 <xTimerGenericCommand+0x1c>
   162b0:	b672      	cpsid	i
   162b2:	e7fe      	b.n	162b2 <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   162b4:	4b1e      	ldr	r3, [pc, #120]	; (16330 <xTimerGenericCommand+0x98>)
   162b6:	681b      	ldr	r3, [r3, #0]
   162b8:	2b00      	cmp	r3, #0
   162ba:	d033      	beq.n	16324 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   162bc:	2310      	movs	r3, #16
   162be:	18fb      	adds	r3, r7, r3
   162c0:	68ba      	ldr	r2, [r7, #8]
   162c2:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
   162c4:	2310      	movs	r3, #16
   162c6:	18fb      	adds	r3, r7, r3
   162c8:	687a      	ldr	r2, [r7, #4]
   162ca:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
   162cc:	2310      	movs	r3, #16
   162ce:	18fb      	adds	r3, r7, r3
   162d0:	68fa      	ldr	r2, [r7, #12]
   162d2:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
   162d4:	68bb      	ldr	r3, [r7, #8]
   162d6:	2b05      	cmp	r3, #5
   162d8:	dc1a      	bgt.n	16310 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   162da:	4b16      	ldr	r3, [pc, #88]	; (16334 <xTimerGenericCommand+0x9c>)
   162dc:	4798      	blx	r3
   162de:	0003      	movs	r3, r0
   162e0:	2b02      	cmp	r3, #2
   162e2:	d10a      	bne.n	162fa <xTimerGenericCommand+0x62>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
   162e4:	4b12      	ldr	r3, [pc, #72]	; (16330 <xTimerGenericCommand+0x98>)
   162e6:	6818      	ldr	r0, [r3, #0]
   162e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   162ea:	2310      	movs	r3, #16
   162ec:	18f9      	adds	r1, r7, r3
   162ee:	2300      	movs	r3, #0
   162f0:	4c11      	ldr	r4, [pc, #68]	; (16338 <xTimerGenericCommand+0xa0>)
   162f2:	47a0      	blx	r4
   162f4:	0003      	movs	r3, r0
   162f6:	61fb      	str	r3, [r7, #28]
   162f8:	e014      	b.n	16324 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   162fa:	4b0d      	ldr	r3, [pc, #52]	; (16330 <xTimerGenericCommand+0x98>)
   162fc:	6818      	ldr	r0, [r3, #0]
   162fe:	2310      	movs	r3, #16
   16300:	18f9      	adds	r1, r7, r3
   16302:	2300      	movs	r3, #0
   16304:	2200      	movs	r2, #0
   16306:	4c0c      	ldr	r4, [pc, #48]	; (16338 <xTimerGenericCommand+0xa0>)
   16308:	47a0      	blx	r4
   1630a:	0003      	movs	r3, r0
   1630c:	61fb      	str	r3, [r7, #28]
   1630e:	e009      	b.n	16324 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   16310:	4b07      	ldr	r3, [pc, #28]	; (16330 <xTimerGenericCommand+0x98>)
   16312:	6818      	ldr	r0, [r3, #0]
   16314:	683a      	ldr	r2, [r7, #0]
   16316:	2310      	movs	r3, #16
   16318:	18f9      	adds	r1, r7, r3
   1631a:	2300      	movs	r3, #0
   1631c:	4c07      	ldr	r4, [pc, #28]	; (1633c <xTimerGenericCommand+0xa4>)
   1631e:	47a0      	blx	r4
   16320:	0003      	movs	r3, r0
   16322:	61fb      	str	r3, [r7, #28]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
   16324:	69fb      	ldr	r3, [r7, #28]
}
   16326:	0018      	movs	r0, r3
   16328:	46bd      	mov	sp, r7
   1632a:	b009      	add	sp, #36	; 0x24
   1632c:	bd90      	pop	{r4, r7, pc}
   1632e:	46c0      	nop			; (mov r8, r8)
   16330:	200029ac 	.word	0x200029ac
   16334:	00015e99 	.word	0x00015e99
   16338:	00014779 	.word	0x00014779
   1633c:	00014959 	.word	0x00014959

00016340 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
   16340:	b590      	push	{r4, r7, lr}
   16342:	b087      	sub	sp, #28
   16344:	af02      	add	r7, sp, #8
   16346:	6078      	str	r0, [r7, #4]
   16348:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   1634a:	4b18      	ldr	r3, [pc, #96]	; (163ac <prvProcessExpiredTimer+0x6c>)
   1634c:	681b      	ldr	r3, [r3, #0]
   1634e:	68db      	ldr	r3, [r3, #12]
   16350:	68db      	ldr	r3, [r3, #12]
   16352:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   16354:	68fb      	ldr	r3, [r7, #12]
   16356:	3304      	adds	r3, #4
   16358:	0018      	movs	r0, r3
   1635a:	4b15      	ldr	r3, [pc, #84]	; (163b0 <prvProcessExpiredTimer+0x70>)
   1635c:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   1635e:	68fb      	ldr	r3, [r7, #12]
   16360:	69db      	ldr	r3, [r3, #28]
   16362:	2b01      	cmp	r3, #1
   16364:	d119      	bne.n	1639a <prvProcessExpiredTimer+0x5a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
   16366:	68fb      	ldr	r3, [r7, #12]
   16368:	699a      	ldr	r2, [r3, #24]
   1636a:	687b      	ldr	r3, [r7, #4]
   1636c:	18d1      	adds	r1, r2, r3
   1636e:	687b      	ldr	r3, [r7, #4]
   16370:	683a      	ldr	r2, [r7, #0]
   16372:	68f8      	ldr	r0, [r7, #12]
   16374:	4c0f      	ldr	r4, [pc, #60]	; (163b4 <prvProcessExpiredTimer+0x74>)
   16376:	47a0      	blx	r4
   16378:	1e03      	subs	r3, r0, #0
   1637a:	d00e      	beq.n	1639a <prvProcessExpiredTimer+0x5a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
   1637c:	687a      	ldr	r2, [r7, #4]
   1637e:	68f8      	ldr	r0, [r7, #12]
   16380:	2300      	movs	r3, #0
   16382:	9300      	str	r3, [sp, #0]
   16384:	2300      	movs	r3, #0
   16386:	2100      	movs	r1, #0
   16388:	4c0b      	ldr	r4, [pc, #44]	; (163b8 <prvProcessExpiredTimer+0x78>)
   1638a:	47a0      	blx	r4
   1638c:	0003      	movs	r3, r0
   1638e:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
   16390:	68bb      	ldr	r3, [r7, #8]
   16392:	2b00      	cmp	r3, #0
   16394:	d101      	bne.n	1639a <prvProcessExpiredTimer+0x5a>
   16396:	b672      	cpsid	i
   16398:	e7fe      	b.n	16398 <prvProcessExpiredTimer+0x58>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   1639a:	68fb      	ldr	r3, [r7, #12]
   1639c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   1639e:	68fa      	ldr	r2, [r7, #12]
   163a0:	0010      	movs	r0, r2
   163a2:	4798      	blx	r3
}
   163a4:	46c0      	nop			; (mov r8, r8)
   163a6:	46bd      	mov	sp, r7
   163a8:	b005      	add	sp, #20
   163aa:	bd90      	pop	{r4, r7, pc}
   163ac:	200029a4 	.word	0x200029a4
   163b0:	000141ed 	.word	0x000141ed
   163b4:	00016525 	.word	0x00016525
   163b8:	00016299 	.word	0x00016299

000163bc <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   163bc:	b580      	push	{r7, lr}
   163be:	b084      	sub	sp, #16
   163c0:	af00      	add	r7, sp, #0
   163c2:	6078      	str	r0, [r7, #4]

		/* Allow the application writer to execute some code in the context of
		this task at the point the task starts executing.  This is useful if the
		application includes initialisation code that would benefit from
		executing after the scheduler has been started. */
		vApplicationDaemonTaskStartupHook();
   163c4:	4b08      	ldr	r3, [pc, #32]	; (163e8 <prvTimerTask+0x2c>)
   163c6:	4798      	blx	r3

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
   163c8:	2308      	movs	r3, #8
   163ca:	18fb      	adds	r3, r7, r3
   163cc:	0018      	movs	r0, r3
   163ce:	4b07      	ldr	r3, [pc, #28]	; (163ec <prvTimerTask+0x30>)
   163d0:	4798      	blx	r3
   163d2:	0003      	movs	r3, r0
   163d4:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
   163d6:	68ba      	ldr	r2, [r7, #8]
   163d8:	68fb      	ldr	r3, [r7, #12]
   163da:	0011      	movs	r1, r2
   163dc:	0018      	movs	r0, r3
   163de:	4b04      	ldr	r3, [pc, #16]	; (163f0 <prvTimerTask+0x34>)
   163e0:	4798      	blx	r3

		/* Empty the command queue. */
		prvProcessReceivedCommands();
   163e2:	4b04      	ldr	r3, [pc, #16]	; (163f4 <prvTimerTask+0x38>)
   163e4:	4798      	blx	r3
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
   163e6:	e7ef      	b.n	163c8 <prvTimerTask+0xc>
   163e8:	00019999 	.word	0x00019999
   163ec:	0001649d 	.word	0x0001649d
   163f0:	000163f9 	.word	0x000163f9
   163f4:	000165ad 	.word	0x000165ad

000163f8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
   163f8:	b580      	push	{r7, lr}
   163fa:	b084      	sub	sp, #16
   163fc:	af00      	add	r7, sp, #0
   163fe:	6078      	str	r0, [r7, #4]
   16400:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
   16402:	4b1e      	ldr	r3, [pc, #120]	; (1647c <prvProcessTimerOrBlockTask+0x84>)
   16404:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   16406:	2308      	movs	r3, #8
   16408:	18fb      	adds	r3, r7, r3
   1640a:	0018      	movs	r0, r3
   1640c:	4b1c      	ldr	r3, [pc, #112]	; (16480 <prvProcessTimerOrBlockTask+0x88>)
   1640e:	4798      	blx	r3
   16410:	0003      	movs	r3, r0
   16412:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
   16414:	68bb      	ldr	r3, [r7, #8]
   16416:	2b00      	cmp	r3, #0
   16418:	d129      	bne.n	1646e <prvProcessTimerOrBlockTask+0x76>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   1641a:	683b      	ldr	r3, [r7, #0]
   1641c:	2b00      	cmp	r3, #0
   1641e:	d10c      	bne.n	1643a <prvProcessTimerOrBlockTask+0x42>
   16420:	687a      	ldr	r2, [r7, #4]
   16422:	68fb      	ldr	r3, [r7, #12]
   16424:	429a      	cmp	r2, r3
   16426:	d808      	bhi.n	1643a <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
   16428:	4b16      	ldr	r3, [pc, #88]	; (16484 <prvProcessTimerOrBlockTask+0x8c>)
   1642a:	4798      	blx	r3
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
   1642c:	68fa      	ldr	r2, [r7, #12]
   1642e:	687b      	ldr	r3, [r7, #4]
   16430:	0011      	movs	r1, r2
   16432:	0018      	movs	r0, r3
   16434:	4b14      	ldr	r3, [pc, #80]	; (16488 <prvProcessTimerOrBlockTask+0x90>)
   16436:	4798      	blx	r3
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
   16438:	e01b      	b.n	16472 <prvProcessTimerOrBlockTask+0x7a>
				if( xListWasEmpty != pdFALSE )
   1643a:	683b      	ldr	r3, [r7, #0]
   1643c:	2b00      	cmp	r3, #0
   1643e:	d006      	beq.n	1644e <prvProcessTimerOrBlockTask+0x56>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
   16440:	4b12      	ldr	r3, [pc, #72]	; (1648c <prvProcessTimerOrBlockTask+0x94>)
   16442:	681b      	ldr	r3, [r3, #0]
   16444:	681b      	ldr	r3, [r3, #0]
   16446:	425a      	negs	r2, r3
   16448:	4153      	adcs	r3, r2
   1644a:	b2db      	uxtb	r3, r3
   1644c:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
   1644e:	4b10      	ldr	r3, [pc, #64]	; (16490 <prvProcessTimerOrBlockTask+0x98>)
   16450:	6818      	ldr	r0, [r3, #0]
   16452:	687a      	ldr	r2, [r7, #4]
   16454:	68fb      	ldr	r3, [r7, #12]
   16456:	1ad3      	subs	r3, r2, r3
   16458:	683a      	ldr	r2, [r7, #0]
   1645a:	0019      	movs	r1, r3
   1645c:	4b0d      	ldr	r3, [pc, #52]	; (16494 <prvProcessTimerOrBlockTask+0x9c>)
   1645e:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   16460:	4b08      	ldr	r3, [pc, #32]	; (16484 <prvProcessTimerOrBlockTask+0x8c>)
   16462:	4798      	blx	r3
   16464:	1e03      	subs	r3, r0, #0
   16466:	d104      	bne.n	16472 <prvProcessTimerOrBlockTask+0x7a>
					portYIELD_WITHIN_API();
   16468:	4b0b      	ldr	r3, [pc, #44]	; (16498 <prvProcessTimerOrBlockTask+0xa0>)
   1646a:	4798      	blx	r3
}
   1646c:	e001      	b.n	16472 <prvProcessTimerOrBlockTask+0x7a>
			( void ) xTaskResumeAll();
   1646e:	4b05      	ldr	r3, [pc, #20]	; (16484 <prvProcessTimerOrBlockTask+0x8c>)
   16470:	4798      	blx	r3
}
   16472:	46c0      	nop			; (mov r8, r8)
   16474:	46bd      	mov	sp, r7
   16476:	b004      	add	sp, #16
   16478:	bd80      	pop	{r7, pc}
   1647a:	46c0      	nop			; (mov r8, r8)
   1647c:	00015725 	.word	0x00015725
   16480:	000164dd 	.word	0x000164dd
   16484:	0001573d 	.word	0x0001573d
   16488:	00016341 	.word	0x00016341
   1648c:	200029a8 	.word	0x200029a8
   16490:	200029ac 	.word	0x200029ac
   16494:	000151c5 	.word	0x000151c5
   16498:	00014361 	.word	0x00014361

0001649c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
   1649c:	b580      	push	{r7, lr}
   1649e:	b084      	sub	sp, #16
   164a0:	af00      	add	r7, sp, #0
   164a2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   164a4:	4b0c      	ldr	r3, [pc, #48]	; (164d8 <prvGetNextExpireTime+0x3c>)
   164a6:	681b      	ldr	r3, [r3, #0]
   164a8:	681b      	ldr	r3, [r3, #0]
   164aa:	425a      	negs	r2, r3
   164ac:	4153      	adcs	r3, r2
   164ae:	b2db      	uxtb	r3, r3
   164b0:	001a      	movs	r2, r3
   164b2:	687b      	ldr	r3, [r7, #4]
   164b4:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   164b6:	687b      	ldr	r3, [r7, #4]
   164b8:	681b      	ldr	r3, [r3, #0]
   164ba:	2b00      	cmp	r3, #0
   164bc:	d105      	bne.n	164ca <prvGetNextExpireTime+0x2e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   164be:	4b06      	ldr	r3, [pc, #24]	; (164d8 <prvGetNextExpireTime+0x3c>)
   164c0:	681b      	ldr	r3, [r3, #0]
   164c2:	68db      	ldr	r3, [r3, #12]
   164c4:	681b      	ldr	r3, [r3, #0]
   164c6:	60fb      	str	r3, [r7, #12]
   164c8:	e001      	b.n	164ce <prvGetNextExpireTime+0x32>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
   164ca:	2300      	movs	r3, #0
   164cc:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
   164ce:	68fb      	ldr	r3, [r7, #12]
}
   164d0:	0018      	movs	r0, r3
   164d2:	46bd      	mov	sp, r7
   164d4:	b004      	add	sp, #16
   164d6:	bd80      	pop	{r7, pc}
   164d8:	200029a4 	.word	0x200029a4

000164dc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
   164dc:	b580      	push	{r7, lr}
   164de:	b084      	sub	sp, #16
   164e0:	af00      	add	r7, sp, #0
   164e2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
   164e4:	4b0c      	ldr	r3, [pc, #48]	; (16518 <prvSampleTimeNow+0x3c>)
   164e6:	4798      	blx	r3
   164e8:	0003      	movs	r3, r0
   164ea:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
   164ec:	4b0b      	ldr	r3, [pc, #44]	; (1651c <prvSampleTimeNow+0x40>)
   164ee:	681b      	ldr	r3, [r3, #0]
   164f0:	68fa      	ldr	r2, [r7, #12]
   164f2:	429a      	cmp	r2, r3
   164f4:	d205      	bcs.n	16502 <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
   164f6:	4b0a      	ldr	r3, [pc, #40]	; (16520 <prvSampleTimeNow+0x44>)
   164f8:	4798      	blx	r3
		*pxTimerListsWereSwitched = pdTRUE;
   164fa:	687b      	ldr	r3, [r7, #4]
   164fc:	2201      	movs	r2, #1
   164fe:	601a      	str	r2, [r3, #0]
   16500:	e002      	b.n	16508 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   16502:	687b      	ldr	r3, [r7, #4]
   16504:	2200      	movs	r2, #0
   16506:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
   16508:	4b04      	ldr	r3, [pc, #16]	; (1651c <prvSampleTimeNow+0x40>)
   1650a:	68fa      	ldr	r2, [r7, #12]
   1650c:	601a      	str	r2, [r3, #0]

	return xTimeNow;
   1650e:	68fb      	ldr	r3, [r7, #12]
}
   16510:	0018      	movs	r0, r3
   16512:	46bd      	mov	sp, r7
   16514:	b004      	add	sp, #16
   16516:	bd80      	pop	{r7, pc}
   16518:	00015871 	.word	0x00015871
   1651c:	200029b4 	.word	0x200029b4
   16520:	000166c5 	.word	0x000166c5

00016524 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
   16524:	b580      	push	{r7, lr}
   16526:	b086      	sub	sp, #24
   16528:	af00      	add	r7, sp, #0
   1652a:	60f8      	str	r0, [r7, #12]
   1652c:	60b9      	str	r1, [r7, #8]
   1652e:	607a      	str	r2, [r7, #4]
   16530:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
   16532:	2300      	movs	r3, #0
   16534:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   16536:	68fb      	ldr	r3, [r7, #12]
   16538:	68ba      	ldr	r2, [r7, #8]
   1653a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   1653c:	68fb      	ldr	r3, [r7, #12]
   1653e:	68fa      	ldr	r2, [r7, #12]
   16540:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
   16542:	68ba      	ldr	r2, [r7, #8]
   16544:	687b      	ldr	r3, [r7, #4]
   16546:	429a      	cmp	r2, r3
   16548:	d812      	bhi.n	16570 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   1654a:	687a      	ldr	r2, [r7, #4]
   1654c:	683b      	ldr	r3, [r7, #0]
   1654e:	1ad2      	subs	r2, r2, r3
   16550:	68fb      	ldr	r3, [r7, #12]
   16552:	699b      	ldr	r3, [r3, #24]
   16554:	429a      	cmp	r2, r3
   16556:	d302      	bcc.n	1655e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   16558:	2301      	movs	r3, #1
   1655a:	617b      	str	r3, [r7, #20]
   1655c:	e01b      	b.n	16596 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   1655e:	4b10      	ldr	r3, [pc, #64]	; (165a0 <prvInsertTimerInActiveList+0x7c>)
   16560:	681a      	ldr	r2, [r3, #0]
   16562:	68fb      	ldr	r3, [r7, #12]
   16564:	3304      	adds	r3, #4
   16566:	0019      	movs	r1, r3
   16568:	0010      	movs	r0, r2
   1656a:	4b0e      	ldr	r3, [pc, #56]	; (165a4 <prvInsertTimerInActiveList+0x80>)
   1656c:	4798      	blx	r3
   1656e:	e012      	b.n	16596 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   16570:	687a      	ldr	r2, [r7, #4]
   16572:	683b      	ldr	r3, [r7, #0]
   16574:	429a      	cmp	r2, r3
   16576:	d206      	bcs.n	16586 <prvInsertTimerInActiveList+0x62>
   16578:	68ba      	ldr	r2, [r7, #8]
   1657a:	683b      	ldr	r3, [r7, #0]
   1657c:	429a      	cmp	r2, r3
   1657e:	d302      	bcc.n	16586 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   16580:	2301      	movs	r3, #1
   16582:	617b      	str	r3, [r7, #20]
   16584:	e007      	b.n	16596 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   16586:	4b08      	ldr	r3, [pc, #32]	; (165a8 <prvInsertTimerInActiveList+0x84>)
   16588:	681a      	ldr	r2, [r3, #0]
   1658a:	68fb      	ldr	r3, [r7, #12]
   1658c:	3304      	adds	r3, #4
   1658e:	0019      	movs	r1, r3
   16590:	0010      	movs	r0, r2
   16592:	4b04      	ldr	r3, [pc, #16]	; (165a4 <prvInsertTimerInActiveList+0x80>)
   16594:	4798      	blx	r3
		}
	}

	return xProcessTimerNow;
   16596:	697b      	ldr	r3, [r7, #20]
}
   16598:	0018      	movs	r0, r3
   1659a:	46bd      	mov	sp, r7
   1659c:	b006      	add	sp, #24
   1659e:	bd80      	pop	{r7, pc}
   165a0:	200029a8 	.word	0x200029a8
   165a4:	00014181 	.word	0x00014181
   165a8:	200029a4 	.word	0x200029a4

000165ac <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
   165ac:	b590      	push	{r4, r7, lr}
   165ae:	b08b      	sub	sp, #44	; 0x2c
   165b0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
   165b2:	e068      	b.n	16686 <prvProcessReceivedCommands+0xda>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
   165b4:	2308      	movs	r3, #8
   165b6:	18fb      	adds	r3, r7, r3
   165b8:	681b      	ldr	r3, [r3, #0]
   165ba:	2b00      	cmp	r3, #0
   165bc:	db63      	blt.n	16686 <prvProcessReceivedCommands+0xda>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
   165be:	2308      	movs	r3, #8
   165c0:	18fb      	adds	r3, r7, r3
   165c2:	689b      	ldr	r3, [r3, #8]
   165c4:	61fb      	str	r3, [r7, #28]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
   165c6:	69fb      	ldr	r3, [r7, #28]
   165c8:	695b      	ldr	r3, [r3, #20]
   165ca:	2b00      	cmp	r3, #0
   165cc:	d004      	beq.n	165d8 <prvProcessReceivedCommands+0x2c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   165ce:	69fb      	ldr	r3, [r7, #28]
   165d0:	3304      	adds	r3, #4
   165d2:	0018      	movs	r0, r3
   165d4:	4b33      	ldr	r3, [pc, #204]	; (166a4 <prvProcessReceivedCommands+0xf8>)
   165d6:	4798      	blx	r3
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   165d8:	1d3b      	adds	r3, r7, #4
   165da:	0018      	movs	r0, r3
   165dc:	4b32      	ldr	r3, [pc, #200]	; (166a8 <prvProcessReceivedCommands+0xfc>)
   165de:	4798      	blx	r3
   165e0:	0003      	movs	r3, r0
   165e2:	61bb      	str	r3, [r7, #24]

			switch( xMessage.xMessageID )
   165e4:	2308      	movs	r3, #8
   165e6:	18fb      	adds	r3, r7, r3
   165e8:	681b      	ldr	r3, [r3, #0]
   165ea:	2b09      	cmp	r3, #9
   165ec:	d84a      	bhi.n	16684 <prvProcessReceivedCommands+0xd8>
   165ee:	009a      	lsls	r2, r3, #2
   165f0:	4b2e      	ldr	r3, [pc, #184]	; (166ac <prvProcessReceivedCommands+0x100>)
   165f2:	18d3      	adds	r3, r2, r3
   165f4:	681b      	ldr	r3, [r3, #0]
   165f6:	469f      	mov	pc, r3
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
   165f8:	2308      	movs	r3, #8
   165fa:	18fb      	adds	r3, r7, r3
   165fc:	685a      	ldr	r2, [r3, #4]
   165fe:	69fb      	ldr	r3, [r7, #28]
   16600:	699b      	ldr	r3, [r3, #24]
   16602:	18d1      	adds	r1, r2, r3
   16604:	2308      	movs	r3, #8
   16606:	18fb      	adds	r3, r7, r3
   16608:	685b      	ldr	r3, [r3, #4]
   1660a:	69ba      	ldr	r2, [r7, #24]
   1660c:	69f8      	ldr	r0, [r7, #28]
   1660e:	4c28      	ldr	r4, [pc, #160]	; (166b0 <prvProcessReceivedCommands+0x104>)
   16610:	47a0      	blx	r4
   16612:	1e03      	subs	r3, r0, #0
   16614:	d037      	beq.n	16686 <prvProcessReceivedCommands+0xda>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   16616:	69fb      	ldr	r3, [r7, #28]
   16618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   1661a:	69fa      	ldr	r2, [r7, #28]
   1661c:	0010      	movs	r0, r2
   1661e:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   16620:	69fb      	ldr	r3, [r7, #28]
   16622:	69db      	ldr	r3, [r3, #28]
   16624:	2b01      	cmp	r3, #1
   16626:	d12e      	bne.n	16686 <prvProcessReceivedCommands+0xda>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   16628:	2308      	movs	r3, #8
   1662a:	18fb      	adds	r3, r7, r3
   1662c:	685a      	ldr	r2, [r3, #4]
   1662e:	69fb      	ldr	r3, [r7, #28]
   16630:	699b      	ldr	r3, [r3, #24]
   16632:	18d2      	adds	r2, r2, r3
   16634:	69f8      	ldr	r0, [r7, #28]
   16636:	2300      	movs	r3, #0
   16638:	9300      	str	r3, [sp, #0]
   1663a:	2300      	movs	r3, #0
   1663c:	2100      	movs	r1, #0
   1663e:	4c1d      	ldr	r4, [pc, #116]	; (166b4 <prvProcessReceivedCommands+0x108>)
   16640:	47a0      	blx	r4
   16642:	0003      	movs	r3, r0
   16644:	617b      	str	r3, [r7, #20]
							configASSERT( xResult );
   16646:	697b      	ldr	r3, [r7, #20]
   16648:	2b00      	cmp	r3, #0
   1664a:	d11c      	bne.n	16686 <prvProcessReceivedCommands+0xda>
   1664c:	b672      	cpsid	i
   1664e:	e7fe      	b.n	1664e <prvProcessReceivedCommands+0xa2>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
   16650:	2308      	movs	r3, #8
   16652:	18fb      	adds	r3, r7, r3
   16654:	685a      	ldr	r2, [r3, #4]
   16656:	69fb      	ldr	r3, [r7, #28]
   16658:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   1665a:	69fb      	ldr	r3, [r7, #28]
   1665c:	699b      	ldr	r3, [r3, #24]
   1665e:	2b00      	cmp	r3, #0
   16660:	d101      	bne.n	16666 <prvProcessReceivedCommands+0xba>
   16662:	b672      	cpsid	i
   16664:	e7fe      	b.n	16664 <prvProcessReceivedCommands+0xb8>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   16666:	69fb      	ldr	r3, [r7, #28]
   16668:	699a      	ldr	r2, [r3, #24]
   1666a:	69bb      	ldr	r3, [r7, #24]
   1666c:	18d1      	adds	r1, r2, r3
   1666e:	69bb      	ldr	r3, [r7, #24]
   16670:	69ba      	ldr	r2, [r7, #24]
   16672:	69f8      	ldr	r0, [r7, #28]
   16674:	4c0e      	ldr	r4, [pc, #56]	; (166b0 <prvProcessReceivedCommands+0x104>)
   16676:	47a0      	blx	r4
					break;
   16678:	e005      	b.n	16686 <prvProcessReceivedCommands+0xda>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
   1667a:	69fb      	ldr	r3, [r7, #28]
   1667c:	0018      	movs	r0, r3
   1667e:	4b0e      	ldr	r3, [pc, #56]	; (166b8 <prvProcessReceivedCommands+0x10c>)
   16680:	4798      	blx	r3
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
   16682:	e000      	b.n	16686 <prvProcessReceivedCommands+0xda>

				default	:
					/* Don't expect to get here. */
					break;
   16684:	46c0      	nop			; (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
   16686:	4b0d      	ldr	r3, [pc, #52]	; (166bc <prvProcessReceivedCommands+0x110>)
   16688:	681b      	ldr	r3, [r3, #0]
   1668a:	2208      	movs	r2, #8
   1668c:	18b9      	adds	r1, r7, r2
   1668e:	2200      	movs	r2, #0
   16690:	0018      	movs	r0, r3
   16692:	4b0b      	ldr	r3, [pc, #44]	; (166c0 <prvProcessReceivedCommands+0x114>)
   16694:	4798      	blx	r3
   16696:	1e03      	subs	r3, r0, #0
   16698:	d18c      	bne.n	165b4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
   1669a:	46c0      	nop			; (mov r8, r8)
   1669c:	46bd      	mov	sp, r7
   1669e:	b009      	add	sp, #36	; 0x24
   166a0:	bd90      	pop	{r4, r7, pc}
   166a2:	46c0      	nop			; (mov r8, r8)
   166a4:	000141ed 	.word	0x000141ed
   166a8:	000164dd 	.word	0x000164dd
   166ac:	0001bfa0 	.word	0x0001bfa0
   166b0:	00016525 	.word	0x00016525
   166b4:	00016299 	.word	0x00016299
   166b8:	00014551 	.word	0x00014551
   166bc:	200029ac 	.word	0x200029ac
   166c0:	00014b79 	.word	0x00014b79

000166c4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
   166c4:	b590      	push	{r4, r7, lr}
   166c6:	b089      	sub	sp, #36	; 0x24
   166c8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   166ca:	e03e      	b.n	1674a <prvSwitchTimerLists+0x86>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   166cc:	4b28      	ldr	r3, [pc, #160]	; (16770 <prvSwitchTimerLists+0xac>)
   166ce:	681b      	ldr	r3, [r3, #0]
   166d0:	68db      	ldr	r3, [r3, #12]
   166d2:	681b      	ldr	r3, [r3, #0]
   166d4:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   166d6:	4b26      	ldr	r3, [pc, #152]	; (16770 <prvSwitchTimerLists+0xac>)
   166d8:	681b      	ldr	r3, [r3, #0]
   166da:	68db      	ldr	r3, [r3, #12]
   166dc:	68db      	ldr	r3, [r3, #12]
   166de:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   166e0:	693b      	ldr	r3, [r7, #16]
   166e2:	3304      	adds	r3, #4
   166e4:	0018      	movs	r0, r3
   166e6:	4b23      	ldr	r3, [pc, #140]	; (16774 <prvSwitchTimerLists+0xb0>)
   166e8:	4798      	blx	r3
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   166ea:	693b      	ldr	r3, [r7, #16]
   166ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   166ee:	693a      	ldr	r2, [r7, #16]
   166f0:	0010      	movs	r0, r2
   166f2:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   166f4:	693b      	ldr	r3, [r7, #16]
   166f6:	69db      	ldr	r3, [r3, #28]
   166f8:	2b01      	cmp	r3, #1
   166fa:	d126      	bne.n	1674a <prvSwitchTimerLists+0x86>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   166fc:	693b      	ldr	r3, [r7, #16]
   166fe:	699a      	ldr	r2, [r3, #24]
   16700:	697b      	ldr	r3, [r7, #20]
   16702:	18d3      	adds	r3, r2, r3
   16704:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
   16706:	68fa      	ldr	r2, [r7, #12]
   16708:	697b      	ldr	r3, [r7, #20]
   1670a:	429a      	cmp	r2, r3
   1670c:	d90e      	bls.n	1672c <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   1670e:	693b      	ldr	r3, [r7, #16]
   16710:	68fa      	ldr	r2, [r7, #12]
   16712:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   16714:	693b      	ldr	r3, [r7, #16]
   16716:	693a      	ldr	r2, [r7, #16]
   16718:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   1671a:	4b15      	ldr	r3, [pc, #84]	; (16770 <prvSwitchTimerLists+0xac>)
   1671c:	681a      	ldr	r2, [r3, #0]
   1671e:	693b      	ldr	r3, [r7, #16]
   16720:	3304      	adds	r3, #4
   16722:	0019      	movs	r1, r3
   16724:	0010      	movs	r0, r2
   16726:	4b14      	ldr	r3, [pc, #80]	; (16778 <prvSwitchTimerLists+0xb4>)
   16728:	4798      	blx	r3
   1672a:	e00e      	b.n	1674a <prvSwitchTimerLists+0x86>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
   1672c:	697a      	ldr	r2, [r7, #20]
   1672e:	6938      	ldr	r0, [r7, #16]
   16730:	2300      	movs	r3, #0
   16732:	9300      	str	r3, [sp, #0]
   16734:	2300      	movs	r3, #0
   16736:	2100      	movs	r1, #0
   16738:	4c10      	ldr	r4, [pc, #64]	; (1677c <prvSwitchTimerLists+0xb8>)
   1673a:	47a0      	blx	r4
   1673c:	0003      	movs	r3, r0
   1673e:	60bb      	str	r3, [r7, #8]
				configASSERT( xResult );
   16740:	68bb      	ldr	r3, [r7, #8]
   16742:	2b00      	cmp	r3, #0
   16744:	d101      	bne.n	1674a <prvSwitchTimerLists+0x86>
   16746:	b672      	cpsid	i
   16748:	e7fe      	b.n	16748 <prvSwitchTimerLists+0x84>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   1674a:	4b09      	ldr	r3, [pc, #36]	; (16770 <prvSwitchTimerLists+0xac>)
   1674c:	681b      	ldr	r3, [r3, #0]
   1674e:	681b      	ldr	r3, [r3, #0]
   16750:	2b00      	cmp	r3, #0
   16752:	d1bb      	bne.n	166cc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
   16754:	4b06      	ldr	r3, [pc, #24]	; (16770 <prvSwitchTimerLists+0xac>)
   16756:	681b      	ldr	r3, [r3, #0]
   16758:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
   1675a:	4b09      	ldr	r3, [pc, #36]	; (16780 <prvSwitchTimerLists+0xbc>)
   1675c:	681a      	ldr	r2, [r3, #0]
   1675e:	4b04      	ldr	r3, [pc, #16]	; (16770 <prvSwitchTimerLists+0xac>)
   16760:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
   16762:	4b07      	ldr	r3, [pc, #28]	; (16780 <prvSwitchTimerLists+0xbc>)
   16764:	687a      	ldr	r2, [r7, #4]
   16766:	601a      	str	r2, [r3, #0]
}
   16768:	46c0      	nop			; (mov r8, r8)
   1676a:	46bd      	mov	sp, r7
   1676c:	b007      	add	sp, #28
   1676e:	bd90      	pop	{r4, r7, pc}
   16770:	200029a4 	.word	0x200029a4
   16774:	000141ed 	.word	0x000141ed
   16778:	00014181 	.word	0x00014181
   1677c:	00016299 	.word	0x00016299
   16780:	200029a8 	.word	0x200029a8

00016784 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   16784:	b580      	push	{r7, lr}
   16786:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   16788:	4b10      	ldr	r3, [pc, #64]	; (167cc <prvCheckForValidListAndQueue+0x48>)
   1678a:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   1678c:	4b10      	ldr	r3, [pc, #64]	; (167d0 <prvCheckForValidListAndQueue+0x4c>)
   1678e:	681b      	ldr	r3, [r3, #0]
   16790:	2b00      	cmp	r3, #0
   16792:	d115      	bne.n	167c0 <prvCheckForValidListAndQueue+0x3c>
		{
			vListInitialise( &xActiveTimerList1 );
   16794:	4b0f      	ldr	r3, [pc, #60]	; (167d4 <prvCheckForValidListAndQueue+0x50>)
   16796:	0018      	movs	r0, r3
   16798:	4b0f      	ldr	r3, [pc, #60]	; (167d8 <prvCheckForValidListAndQueue+0x54>)
   1679a:	4798      	blx	r3
			vListInitialise( &xActiveTimerList2 );
   1679c:	4b0f      	ldr	r3, [pc, #60]	; (167dc <prvCheckForValidListAndQueue+0x58>)
   1679e:	0018      	movs	r0, r3
   167a0:	4b0d      	ldr	r3, [pc, #52]	; (167d8 <prvCheckForValidListAndQueue+0x54>)
   167a2:	4798      	blx	r3
			pxCurrentTimerList = &xActiveTimerList1;
   167a4:	4b0e      	ldr	r3, [pc, #56]	; (167e0 <prvCheckForValidListAndQueue+0x5c>)
   167a6:	4a0b      	ldr	r2, [pc, #44]	; (167d4 <prvCheckForValidListAndQueue+0x50>)
   167a8:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   167aa:	4b0e      	ldr	r3, [pc, #56]	; (167e4 <prvCheckForValidListAndQueue+0x60>)
   167ac:	4a0b      	ldr	r2, [pc, #44]	; (167dc <prvCheckForValidListAndQueue+0x58>)
   167ae:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
   167b0:	2200      	movs	r2, #0
   167b2:	210c      	movs	r1, #12
   167b4:	2002      	movs	r0, #2
   167b6:	4b0c      	ldr	r3, [pc, #48]	; (167e8 <prvCheckForValidListAndQueue+0x64>)
   167b8:	4798      	blx	r3
   167ba:	0002      	movs	r2, r0
   167bc:	4b04      	ldr	r3, [pc, #16]	; (167d0 <prvCheckForValidListAndQueue+0x4c>)
   167be:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
   167c0:	4b0a      	ldr	r3, [pc, #40]	; (167ec <prvCheckForValidListAndQueue+0x68>)
   167c2:	4798      	blx	r3
}
   167c4:	46c0      	nop			; (mov r8, r8)
   167c6:	46bd      	mov	sp, r7
   167c8:	bd80      	pop	{r7, pc}
   167ca:	46c0      	nop			; (mov r8, r8)
   167cc:	00014379 	.word	0x00014379
   167d0:	200029ac 	.word	0x200029ac
   167d4:	2000297c 	.word	0x2000297c
   167d8:	000140eb 	.word	0x000140eb
   167dc:	20002990 	.word	0x20002990
   167e0:	200029a4 	.word	0x200029a4
   167e4:	200029a8 	.word	0x200029a8
   167e8:	00014645 	.word	0x00014645
   167ec:	0001439d 	.word	0x0001439d

000167f0 <advance_pointer>:
 };

 #pragma mark - Private Functions -

 static void advance_pointer(cbuf_handle_t cbuf)
 {
   167f0:	b580      	push	{r7, lr}
   167f2:	b082      	sub	sp, #8
   167f4:	af00      	add	r7, sp, #0
   167f6:	6078      	str	r0, [r7, #4]
	 //assert(cbuf);

	 if(cbuf->full)
   167f8:	687b      	ldr	r3, [r7, #4]
   167fa:	7c1b      	ldrb	r3, [r3, #16]
   167fc:	2b00      	cmp	r3, #0
   167fe:	d00b      	beq.n	16818 <advance_pointer+0x28>
	 {
		 cbuf->tail = (cbuf->tail + 1) % cbuf->max;
   16800:	687b      	ldr	r3, [r7, #4]
   16802:	689b      	ldr	r3, [r3, #8]
   16804:	1c5a      	adds	r2, r3, #1
   16806:	687b      	ldr	r3, [r7, #4]
   16808:	68d9      	ldr	r1, [r3, #12]
   1680a:	4b10      	ldr	r3, [pc, #64]	; (1684c <advance_pointer+0x5c>)
   1680c:	0010      	movs	r0, r2
   1680e:	4798      	blx	r3
   16810:	000b      	movs	r3, r1
   16812:	001a      	movs	r2, r3
   16814:	687b      	ldr	r3, [r7, #4]
   16816:	609a      	str	r2, [r3, #8]
	 }

	 cbuf->head = (cbuf->head + 1) % cbuf->max;
   16818:	687b      	ldr	r3, [r7, #4]
   1681a:	685b      	ldr	r3, [r3, #4]
   1681c:	1c5a      	adds	r2, r3, #1
   1681e:	687b      	ldr	r3, [r7, #4]
   16820:	68d9      	ldr	r1, [r3, #12]
   16822:	4b0a      	ldr	r3, [pc, #40]	; (1684c <advance_pointer+0x5c>)
   16824:	0010      	movs	r0, r2
   16826:	4798      	blx	r3
   16828:	000b      	movs	r3, r1
   1682a:	001a      	movs	r2, r3
   1682c:	687b      	ldr	r3, [r7, #4]
   1682e:	605a      	str	r2, [r3, #4]

	 // We mark full because we will advance tail on the next time around
	 cbuf->full = (cbuf->head == cbuf->tail);
   16830:	687b      	ldr	r3, [r7, #4]
   16832:	685a      	ldr	r2, [r3, #4]
   16834:	687b      	ldr	r3, [r7, #4]
   16836:	689b      	ldr	r3, [r3, #8]
   16838:	1ad3      	subs	r3, r2, r3
   1683a:	425a      	negs	r2, r3
   1683c:	4153      	adcs	r3, r2
   1683e:	b2da      	uxtb	r2, r3
   16840:	687b      	ldr	r3, [r7, #4]
   16842:	741a      	strb	r2, [r3, #16]
 }
   16844:	46c0      	nop			; (mov r8, r8)
   16846:	46bd      	mov	sp, r7
   16848:	b002      	add	sp, #8
   1684a:	bd80      	pop	{r7, pc}
   1684c:	00019bd9 	.word	0x00019bd9

00016850 <retreat_pointer>:

 static void retreat_pointer(cbuf_handle_t cbuf)
 {
   16850:	b580      	push	{r7, lr}
   16852:	b082      	sub	sp, #8
   16854:	af00      	add	r7, sp, #0
   16856:	6078      	str	r0, [r7, #4]
	 //assert(cbuf);

	 cbuf->full = false;
   16858:	687b      	ldr	r3, [r7, #4]
   1685a:	2200      	movs	r2, #0
   1685c:	741a      	strb	r2, [r3, #16]
	 cbuf->tail = (cbuf->tail + 1) % cbuf->max;
   1685e:	687b      	ldr	r3, [r7, #4]
   16860:	689b      	ldr	r3, [r3, #8]
   16862:	1c5a      	adds	r2, r3, #1
   16864:	687b      	ldr	r3, [r7, #4]
   16866:	68d9      	ldr	r1, [r3, #12]
   16868:	4b05      	ldr	r3, [pc, #20]	; (16880 <retreat_pointer+0x30>)
   1686a:	0010      	movs	r0, r2
   1686c:	4798      	blx	r3
   1686e:	000b      	movs	r3, r1
   16870:	001a      	movs	r2, r3
   16872:	687b      	ldr	r3, [r7, #4]
   16874:	609a      	str	r2, [r3, #8]
 }
   16876:	46c0      	nop			; (mov r8, r8)
   16878:	46bd      	mov	sp, r7
   1687a:	b002      	add	sp, #8
   1687c:	bd80      	pop	{r7, pc}
   1687e:	46c0      	nop			; (mov r8, r8)
   16880:	00019bd9 	.word	0x00019bd9

00016884 <circular_buf_init>:

 #pragma mark - APIs -

 cbuf_handle_t circular_buf_init(uint8_t* buffer, size_t size)
 {
   16884:	b580      	push	{r7, lr}
   16886:	b084      	sub	sp, #16
   16888:	af00      	add	r7, sp, #0
   1688a:	6078      	str	r0, [r7, #4]
   1688c:	6039      	str	r1, [r7, #0]
	// assert(buffer && size);

	 cbuf_handle_t cbuf = malloc(sizeof(circular_buf_t));
   1688e:	2014      	movs	r0, #20
   16890:	4b09      	ldr	r3, [pc, #36]	; (168b8 <circular_buf_init+0x34>)
   16892:	4798      	blx	r3
   16894:	0003      	movs	r3, r0
   16896:	60fb      	str	r3, [r7, #12]
	 //assert(cbuf);

	 cbuf->buffer = buffer;
   16898:	68fb      	ldr	r3, [r7, #12]
   1689a:	687a      	ldr	r2, [r7, #4]
   1689c:	601a      	str	r2, [r3, #0]
	 cbuf->max = size;
   1689e:	68fb      	ldr	r3, [r7, #12]
   168a0:	683a      	ldr	r2, [r7, #0]
   168a2:	60da      	str	r2, [r3, #12]
	 circular_buf_reset(cbuf);
   168a4:	68fb      	ldr	r3, [r7, #12]
   168a6:	0018      	movs	r0, r3
   168a8:	4b04      	ldr	r3, [pc, #16]	; (168bc <circular_buf_init+0x38>)
   168aa:	4798      	blx	r3

	// assert(circular_buf_empty(cbuf));

	 return cbuf;
   168ac:	68fb      	ldr	r3, [r7, #12]
 }
   168ae:	0018      	movs	r0, r3
   168b0:	46bd      	mov	sp, r7
   168b2:	b004      	add	sp, #16
   168b4:	bd80      	pop	{r7, pc}
   168b6:	46c0      	nop			; (mov r8, r8)
   168b8:	0001b549 	.word	0x0001b549
   168bc:	000168c1 	.word	0x000168c1

000168c0 <circular_buf_reset>:
	// assert(cbuf);
	 free(cbuf);
 }

 void circular_buf_reset(cbuf_handle_t cbuf)
 {
   168c0:	b580      	push	{r7, lr}
   168c2:	b082      	sub	sp, #8
   168c4:	af00      	add	r7, sp, #0
   168c6:	6078      	str	r0, [r7, #4]
	// assert(cbuf);

	 cbuf->head = 0;
   168c8:	687b      	ldr	r3, [r7, #4]
   168ca:	2200      	movs	r2, #0
   168cc:	605a      	str	r2, [r3, #4]
	 cbuf->tail = 0;
   168ce:	687b      	ldr	r3, [r7, #4]
   168d0:	2200      	movs	r2, #0
   168d2:	609a      	str	r2, [r3, #8]
	 cbuf->full = false;
   168d4:	687b      	ldr	r3, [r7, #4]
   168d6:	2200      	movs	r2, #0
   168d8:	741a      	strb	r2, [r3, #16]
 }
   168da:	46c0      	nop			; (mov r8, r8)
   168dc:	46bd      	mov	sp, r7
   168de:	b002      	add	sp, #8
   168e0:	bd80      	pop	{r7, pc}
	...

000168e4 <circular_buf_put>:

	 return cbuf->max;
 }

 void circular_buf_put(cbuf_handle_t cbuf, uint8_t data)
 {
   168e4:	b580      	push	{r7, lr}
   168e6:	b082      	sub	sp, #8
   168e8:	af00      	add	r7, sp, #0
   168ea:	6078      	str	r0, [r7, #4]
   168ec:	000a      	movs	r2, r1
   168ee:	1cfb      	adds	r3, r7, #3
   168f0:	701a      	strb	r2, [r3, #0]
	 //assert(cbuf && cbuf->buffer);

	 cbuf->buffer[cbuf->head] = data;
   168f2:	687b      	ldr	r3, [r7, #4]
   168f4:	681a      	ldr	r2, [r3, #0]
   168f6:	687b      	ldr	r3, [r7, #4]
   168f8:	685b      	ldr	r3, [r3, #4]
   168fa:	18d3      	adds	r3, r2, r3
   168fc:	1cfa      	adds	r2, r7, #3
   168fe:	7812      	ldrb	r2, [r2, #0]
   16900:	701a      	strb	r2, [r3, #0]

	 advance_pointer(cbuf);
   16902:	687b      	ldr	r3, [r7, #4]
   16904:	0018      	movs	r0, r3
   16906:	4b03      	ldr	r3, [pc, #12]	; (16914 <circular_buf_put+0x30>)
   16908:	4798      	blx	r3
 }
   1690a:	46c0      	nop			; (mov r8, r8)
   1690c:	46bd      	mov	sp, r7
   1690e:	b002      	add	sp, #8
   16910:	bd80      	pop	{r7, pc}
   16912:	46c0      	nop			; (mov r8, r8)
   16914:	000167f1 	.word	0x000167f1

00016918 <circular_buf_get>:

	 return r;
 }

 int circular_buf_get(cbuf_handle_t cbuf, uint8_t * data)
 {
   16918:	b580      	push	{r7, lr}
   1691a:	b084      	sub	sp, #16
   1691c:	af00      	add	r7, sp, #0
   1691e:	6078      	str	r0, [r7, #4]
   16920:	6039      	str	r1, [r7, #0]
	 //assert(cbuf && data && cbuf->buffer);
	 
	 int r = -1;
   16922:	2301      	movs	r3, #1
   16924:	425b      	negs	r3, r3
   16926:	60fb      	str	r3, [r7, #12]

	 if(!circular_buf_empty(cbuf))
   16928:	687b      	ldr	r3, [r7, #4]
   1692a:	0018      	movs	r0, r3
   1692c:	4b0d      	ldr	r3, [pc, #52]	; (16964 <circular_buf_get+0x4c>)
   1692e:	4798      	blx	r3
   16930:	0003      	movs	r3, r0
   16932:	001a      	movs	r2, r3
   16934:	2301      	movs	r3, #1
   16936:	4053      	eors	r3, r2
   16938:	b2db      	uxtb	r3, r3
   1693a:	2b00      	cmp	r3, #0
   1693c:	d00d      	beq.n	1695a <circular_buf_get+0x42>
	 {
		 *data = cbuf->buffer[cbuf->tail];
   1693e:	687b      	ldr	r3, [r7, #4]
   16940:	681a      	ldr	r2, [r3, #0]
   16942:	687b      	ldr	r3, [r7, #4]
   16944:	689b      	ldr	r3, [r3, #8]
   16946:	18d3      	adds	r3, r2, r3
   16948:	781a      	ldrb	r2, [r3, #0]
   1694a:	683b      	ldr	r3, [r7, #0]
   1694c:	701a      	strb	r2, [r3, #0]
		 retreat_pointer(cbuf);
   1694e:	687b      	ldr	r3, [r7, #4]
   16950:	0018      	movs	r0, r3
   16952:	4b05      	ldr	r3, [pc, #20]	; (16968 <circular_buf_get+0x50>)
   16954:	4798      	blx	r3

		 r = 0;
   16956:	2300      	movs	r3, #0
   16958:	60fb      	str	r3, [r7, #12]
	 }

	 return r;
   1695a:	68fb      	ldr	r3, [r7, #12]
 }
   1695c:	0018      	movs	r0, r3
   1695e:	46bd      	mov	sp, r7
   16960:	b004      	add	sp, #16
   16962:	bd80      	pop	{r7, pc}
   16964:	0001696d 	.word	0x0001696d
   16968:	00016851 	.word	0x00016851

0001696c <circular_buf_empty>:

 bool circular_buf_empty(cbuf_handle_t cbuf)
 {
   1696c:	b580      	push	{r7, lr}
   1696e:	b082      	sub	sp, #8
   16970:	af00      	add	r7, sp, #0
   16972:	6078      	str	r0, [r7, #4]
	 //assert(cbuf);

	 return (!cbuf->full && (cbuf->head == cbuf->tail));
   16974:	687b      	ldr	r3, [r7, #4]
   16976:	7c1b      	ldrb	r3, [r3, #16]
   16978:	2201      	movs	r2, #1
   1697a:	4053      	eors	r3, r2
   1697c:	b2db      	uxtb	r3, r3
   1697e:	2b00      	cmp	r3, #0
   16980:	d007      	beq.n	16992 <circular_buf_empty+0x26>
   16982:	687b      	ldr	r3, [r7, #4]
   16984:	685a      	ldr	r2, [r3, #4]
   16986:	687b      	ldr	r3, [r7, #4]
   16988:	689b      	ldr	r3, [r3, #8]
   1698a:	429a      	cmp	r2, r3
   1698c:	d101      	bne.n	16992 <circular_buf_empty+0x26>
   1698e:	2301      	movs	r3, #1
   16990:	e000      	b.n	16994 <circular_buf_empty+0x28>
   16992:	2300      	movs	r3, #0
   16994:	1c1a      	adds	r2, r3, #0
   16996:	2301      	movs	r3, #1
   16998:	4013      	ands	r3, r2
   1699a:	b2db      	uxtb	r3, r3
 }
   1699c:	0018      	movs	r0, r3
   1699e:	46bd      	mov	sp, r7
   169a0:	b002      	add	sp, #8
   169a2:	bd80      	pop	{r7, pc}

000169a4 <system_interrupt_enable>:
{
   169a4:	b580      	push	{r7, lr}
   169a6:	b082      	sub	sp, #8
   169a8:	af00      	add	r7, sp, #0
   169aa:	0002      	movs	r2, r0
   169ac:	1dfb      	adds	r3, r7, #7
   169ae:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
   169b0:	4b06      	ldr	r3, [pc, #24]	; (169cc <system_interrupt_enable+0x28>)
   169b2:	1dfa      	adds	r2, r7, #7
   169b4:	7812      	ldrb	r2, [r2, #0]
   169b6:	0011      	movs	r1, r2
   169b8:	221f      	movs	r2, #31
   169ba:	400a      	ands	r2, r1
   169bc:	2101      	movs	r1, #1
   169be:	4091      	lsls	r1, r2
   169c0:	000a      	movs	r2, r1
   169c2:	601a      	str	r2, [r3, #0]
}
   169c4:	46c0      	nop			; (mov r8, r8)
   169c6:	46bd      	mov	sp, r7
   169c8:	b002      	add	sp, #8
   169ca:	bd80      	pop	{r7, pc}
   169cc:	e000e100 	.word	0xe000e100

000169d0 <usart_is_syncing>:
 * \retval false  Peripheral is not busy syncing and can be read/written without
 *                stalling the bus
 */
static inline bool usart_is_syncing(
		const struct usart_module *const module)
{
   169d0:	b580      	push	{r7, lr}
   169d2:	b084      	sub	sp, #16
   169d4:	af00      	add	r7, sp, #0
   169d6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
   169d8:	687b      	ldr	r3, [r7, #4]
   169da:	681b      	ldr	r3, [r3, #0]
   169dc:	60fb      	str	r3, [r7, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
   169de:	68fb      	ldr	r3, [r7, #12]
   169e0:	69db      	ldr	r3, [r3, #28]
   169e2:	1e5a      	subs	r2, r3, #1
   169e4:	4193      	sbcs	r3, r2
   169e6:	b2db      	uxtb	r3, r3
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
#endif
}
   169e8:	0018      	movs	r0, r3
   169ea:	46bd      	mov	sp, r7
   169ec:	b004      	add	sp, #16
   169ee:	bd80      	pop	{r7, pc}

000169f0 <_usart_wait_for_sync>:
 * \internal
 * Waits until synchronization is complete
 */
static inline void _usart_wait_for_sync(
		const struct usart_module *const module)
{
   169f0:	b580      	push	{r7, lr}
   169f2:	b082      	sub	sp, #8
   169f4:	af00      	add	r7, sp, #0
   169f6:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
   169f8:	46c0      	nop			; (mov r8, r8)
   169fa:	687b      	ldr	r3, [r7, #4]
   169fc:	0018      	movs	r0, r3
   169fe:	4b04      	ldr	r3, [pc, #16]	; (16a10 <_usart_wait_for_sync+0x20>)
   16a00:	4798      	blx	r3
   16a02:	1e03      	subs	r3, r0, #0
   16a04:	d1f9      	bne.n	169fa <_usart_wait_for_sync+0xa>
		/* Wait until the synchronization is complete */
	}
}
   16a06:	46c0      	nop			; (mov r8, r8)
   16a08:	46bd      	mov	sp, r7
   16a0a:	b002      	add	sp, #8
   16a0c:	bd80      	pop	{r7, pc}
   16a0e:	46c0      	nop			; (mov r8, r8)
   16a10:	000169d1 	.word	0x000169d1

00016a14 <usart_get_config_defaults>:
 *
 * \param[in,out] config  Pointer to configuration struct
 */
static inline void usart_get_config_defaults(
		struct usart_config *const config)
{
   16a14:	b580      	push	{r7, lr}
   16a16:	b082      	sub	sp, #8
   16a18:	af00      	add	r7, sp, #0
   16a1a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
   16a1c:	687b      	ldr	r3, [r7, #4]
   16a1e:	2280      	movs	r2, #128	; 0x80
   16a20:	05d2      	lsls	r2, r2, #23
   16a22:	601a      	str	r2, [r3, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
   16a24:	687b      	ldr	r3, [r7, #4]
   16a26:	2200      	movs	r2, #0
   16a28:	605a      	str	r2, [r3, #4]
	config->parity           = USART_PARITY_NONE;
   16a2a:	687b      	ldr	r3, [r7, #4]
   16a2c:	22ff      	movs	r2, #255	; 0xff
   16a2e:	811a      	strh	r2, [r3, #8]
	config->stopbits         = USART_STOPBITS_1;
   16a30:	687b      	ldr	r3, [r7, #4]
   16a32:	2200      	movs	r2, #0
   16a34:	729a      	strb	r2, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
   16a36:	687b      	ldr	r3, [r7, #4]
   16a38:	2200      	movs	r2, #0
   16a3a:	72da      	strb	r2, [r3, #11]
	config->baudrate         = 9600;
   16a3c:	687b      	ldr	r3, [r7, #4]
   16a3e:	2296      	movs	r2, #150	; 0x96
   16a40:	0192      	lsls	r2, r2, #6
   16a42:	621a      	str	r2, [r3, #32]
	config->receiver_enable  = true;
   16a44:	687b      	ldr	r3, [r7, #4]
   16a46:	2224      	movs	r2, #36	; 0x24
   16a48:	2101      	movs	r1, #1
   16a4a:	5499      	strb	r1, [r3, r2]
	config->transmitter_enable = true;
   16a4c:	687b      	ldr	r3, [r7, #4]
   16a4e:	2225      	movs	r2, #37	; 0x25
   16a50:	2101      	movs	r1, #1
   16a52:	5499      	strb	r1, [r3, r2]
	config->clock_polarity_inverted = false;
   16a54:	687b      	ldr	r3, [r7, #4]
   16a56:	2226      	movs	r2, #38	; 0x26
   16a58:	2100      	movs	r1, #0
   16a5a:	5499      	strb	r1, [r3, r2]
	config->use_external_clock = false;
   16a5c:	687b      	ldr	r3, [r7, #4]
   16a5e:	2227      	movs	r2, #39	; 0x27
   16a60:	2100      	movs	r1, #0
   16a62:	5499      	strb	r1, [r3, r2]
	config->ext_clock_freq   = 0;
   16a64:	687b      	ldr	r3, [r7, #4]
   16a66:	2200      	movs	r2, #0
   16a68:	629a      	str	r2, [r3, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
   16a6a:	687b      	ldr	r3, [r7, #4]
   16a6c:	2288      	movs	r2, #136	; 0x88
   16a6e:	0352      	lsls	r2, r2, #13
   16a70:	60da      	str	r2, [r3, #12]
	config->run_in_standby   = false;
   16a72:	687b      	ldr	r3, [r7, #4]
   16a74:	222c      	movs	r2, #44	; 0x2c
   16a76:	2100      	movs	r1, #0
   16a78:	5499      	strb	r1, [r3, r2]
	config->generator_source = GCLK_GENERATOR_0;
   16a7a:	687b      	ldr	r3, [r7, #4]
   16a7c:	222d      	movs	r2, #45	; 0x2d
   16a7e:	2100      	movs	r1, #0
   16a80:	5499      	strb	r1, [r3, r2]
	config->pinmux_pad0      = PINMUX_DEFAULT;
   16a82:	687b      	ldr	r3, [r7, #4]
   16a84:	2200      	movs	r2, #0
   16a86:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad1      = PINMUX_DEFAULT;
   16a88:	687b      	ldr	r3, [r7, #4]
   16a8a:	2200      	movs	r2, #0
   16a8c:	635a      	str	r2, [r3, #52]	; 0x34
	config->pinmux_pad2      = PINMUX_DEFAULT;
   16a8e:	687b      	ldr	r3, [r7, #4]
   16a90:	2200      	movs	r2, #0
   16a92:	639a      	str	r2, [r3, #56]	; 0x38
	config->pinmux_pad3      = PINMUX_DEFAULT;
   16a94:	687b      	ldr	r3, [r7, #4]
   16a96:	2200      	movs	r2, #0
   16a98:	63da      	str	r2, [r3, #60]	; 0x3c
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
   16a9a:	687b      	ldr	r3, [r7, #4]
   16a9c:	2200      	movs	r2, #0
   16a9e:	615a      	str	r2, [r3, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
   16aa0:	687b      	ldr	r3, [r7, #4]
   16aa2:	2200      	movs	r2, #0
   16aa4:	821a      	strh	r2, [r3, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
   16aa6:	687b      	ldr	r3, [r7, #4]
   16aa8:	2200      	movs	r2, #0
   16aaa:	76da      	strb	r2, [r3, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
   16aac:	687b      	ldr	r3, [r7, #4]
   16aae:	2200      	movs	r2, #0
   16ab0:	761a      	strb	r2, [r3, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
   16ab2:	687b      	ldr	r3, [r7, #4]
   16ab4:	2200      	movs	r2, #0
   16ab6:	771a      	strb	r2, [r3, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
   16ab8:	687b      	ldr	r3, [r7, #4]
   16aba:	2200      	movs	r2, #0
   16abc:	765a      	strb	r2, [r3, #25]
	config->receive_pulse_length                    = 19;
   16abe:	687b      	ldr	r3, [r7, #4]
   16ac0:	2213      	movs	r2, #19
   16ac2:	769a      	strb	r2, [r3, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
   16ac4:	687b      	ldr	r3, [r7, #4]
   16ac6:	2200      	movs	r2, #0
   16ac8:	775a      	strb	r2, [r3, #29]
#endif
#ifdef FEATURE_USART_RS485
	config->rs485_guard_time = RS485_GUARD_TIME_0_BIT;
#endif
}
   16aca:	46c0      	nop			; (mov r8, r8)
   16acc:	46bd      	mov	sp, r7
   16ace:	b002      	add	sp, #8
   16ad0:	bd80      	pop	{r7, pc}
	...

00016ad4 <usart_enable>:
 *
 * \param[in]  module  Pointer to USART software instance struct
 */
static inline void usart_enable(
		const struct usart_module *const module)
{
   16ad4:	b580      	push	{r7, lr}
   16ad6:	b084      	sub	sp, #16
   16ad8:	af00      	add	r7, sp, #0
   16ada:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
   16adc:	687b      	ldr	r3, [r7, #4]
   16ade:	681b      	ldr	r3, [r3, #0]
   16ae0:	60fb      	str	r3, [r7, #12]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
   16ae2:	687b      	ldr	r3, [r7, #4]
   16ae4:	681b      	ldr	r3, [r3, #0]
   16ae6:	0018      	movs	r0, r3
   16ae8:	4b09      	ldr	r3, [pc, #36]	; (16b10 <usart_enable+0x3c>)
   16aea:	4798      	blx	r3
   16aec:	0003      	movs	r3, r0
   16aee:	0018      	movs	r0, r3
   16af0:	4b08      	ldr	r3, [pc, #32]	; (16b14 <usart_enable+0x40>)
   16af2:	4798      	blx	r3
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
   16af4:	687b      	ldr	r3, [r7, #4]
   16af6:	0018      	movs	r0, r3
   16af8:	4b07      	ldr	r3, [pc, #28]	; (16b18 <usart_enable+0x44>)
   16afa:	4798      	blx	r3

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
   16afc:	68fb      	ldr	r3, [r7, #12]
   16afe:	681b      	ldr	r3, [r3, #0]
   16b00:	2202      	movs	r2, #2
   16b02:	431a      	orrs	r2, r3
   16b04:	68fb      	ldr	r3, [r7, #12]
   16b06:	601a      	str	r2, [r3, #0]
}
   16b08:	46c0      	nop			; (mov r8, r8)
   16b0a:	46bd      	mov	sp, r7
   16b0c:	b004      	add	sp, #16
   16b0e:	bd80      	pop	{r7, pc}
   16b10:	00017b25 	.word	0x00017b25
   16b14:	000169a5 	.word	0x000169a5
   16b18:	000169f1 	.word	0x000169f1

00016b1c <usart_enable_callback>:
 * \param[in]  callback_type  Callback type given by an enum
 */
static inline void usart_enable_callback(
		struct usart_module *const module,
		enum usart_callback callback_type)
{
   16b1c:	b580      	push	{r7, lr}
   16b1e:	b082      	sub	sp, #8
   16b20:	af00      	add	r7, sp, #0
   16b22:	6078      	str	r0, [r7, #4]
   16b24:	000a      	movs	r2, r1
   16b26:	1cfb      	adds	r3, r7, #3
   16b28:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
   16b2a:	687b      	ldr	r3, [r7, #4]
   16b2c:	2231      	movs	r2, #49	; 0x31
   16b2e:	5c9b      	ldrb	r3, [r3, r2]
   16b30:	b25a      	sxtb	r2, r3
   16b32:	1cfb      	adds	r3, r7, #3
   16b34:	781b      	ldrb	r3, [r3, #0]
   16b36:	2101      	movs	r1, #1
   16b38:	4099      	lsls	r1, r3
   16b3a:	000b      	movs	r3, r1
   16b3c:	b25b      	sxtb	r3, r3
   16b3e:	4313      	orrs	r3, r2
   16b40:	b25b      	sxtb	r3, r3
   16b42:	b2d9      	uxtb	r1, r3
   16b44:	687b      	ldr	r3, [r7, #4]
   16b46:	2231      	movs	r2, #49	; 0x31
   16b48:	5499      	strb	r1, [r3, r2]

}
   16b4a:	46c0      	nop			; (mov r8, r8)
   16b4c:	46bd      	mov	sp, r7
   16b4e:	b002      	add	sp, #8
   16b50:	bd80      	pop	{r7, pc}
	...

00016b54 <InitializeSerialConsole>:
*				asynchronous reads and writes. 
* @note			Call from main once to initialize Hardware.
*****************************************************************************/

void InitializeSerialConsole(void)
{
   16b54:	b580      	push	{r7, lr}
   16b56:	af00      	add	r7, sp, #0

	//Initialize circular buffers for RX and TX
	cbufRx = circular_buf_init((uint8_t*)rxCharacterBuffer, RX_BUFFER_SIZE);
   16b58:	2380      	movs	r3, #128	; 0x80
   16b5a:	009a      	lsls	r2, r3, #2
   16b5c:	4b0f      	ldr	r3, [pc, #60]	; (16b9c <InitializeSerialConsole+0x48>)
   16b5e:	0011      	movs	r1, r2
   16b60:	0018      	movs	r0, r3
   16b62:	4b0f      	ldr	r3, [pc, #60]	; (16ba0 <InitializeSerialConsole+0x4c>)
   16b64:	4798      	blx	r3
   16b66:	0002      	movs	r2, r0
   16b68:	4b0e      	ldr	r3, [pc, #56]	; (16ba4 <InitializeSerialConsole+0x50>)
   16b6a:	601a      	str	r2, [r3, #0]
	cbufTx = circular_buf_init((uint8_t*)txCharacterBuffer, RX_BUFFER_SIZE);
   16b6c:	2380      	movs	r3, #128	; 0x80
   16b6e:	009a      	lsls	r2, r3, #2
   16b70:	4b0d      	ldr	r3, [pc, #52]	; (16ba8 <InitializeSerialConsole+0x54>)
   16b72:	0011      	movs	r1, r2
   16b74:	0018      	movs	r0, r3
   16b76:	4b0a      	ldr	r3, [pc, #40]	; (16ba0 <InitializeSerialConsole+0x4c>)
   16b78:	4798      	blx	r3
   16b7a:	0002      	movs	r2, r0
   16b7c:	4b0b      	ldr	r3, [pc, #44]	; (16bac <InitializeSerialConsole+0x58>)
   16b7e:	601a      	str	r2, [r3, #0]

	//Configure USART and Callbacks
	configure_usart();
   16b80:	4b0b      	ldr	r3, [pc, #44]	; (16bb0 <InitializeSerialConsole+0x5c>)
   16b82:	4798      	blx	r3
	configure_usart_callbacks();
   16b84:	4b0b      	ldr	r3, [pc, #44]	; (16bb4 <InitializeSerialConsole+0x60>)
   16b86:	4798      	blx	r3
	
	
	usart_read_buffer_job(&usart_instance, (uint8_t*) &latestRx, 1);	//Kicks off constant reading of characters
   16b88:	490b      	ldr	r1, [pc, #44]	; (16bb8 <InitializeSerialConsole+0x64>)
   16b8a:	4b0c      	ldr	r3, [pc, #48]	; (16bbc <InitializeSerialConsole+0x68>)
   16b8c:	2201      	movs	r2, #1
   16b8e:	0018      	movs	r0, r3
   16b90:	4b0b      	ldr	r3, [pc, #44]	; (16bc0 <InitializeSerialConsole+0x6c>)
   16b92:	4798      	blx	r3

	//Add any other calls you need to do to initialize your Serial Console
}
   16b94:	46c0      	nop			; (mov r8, r8)
   16b96:	46bd      	mov	sp, r7
   16b98:	bd80      	pop	{r7, pc}
   16b9a:	46c0      	nop			; (mov r8, r8)
   16b9c:	20002d34 	.word	0x20002d34
   16ba0:	00016885 	.word	0x00016885
   16ba4:	20002b2c 	.word	0x20002b2c
   16ba8:	20002b34 	.word	0x20002b34
   16bac:	20002f38 	.word	0x20002f38
   16bb0:	00016c9d 	.word	0x00016c9d
   16bb4:	00016d15 	.word	0x00016d15
   16bb8:	20002b30 	.word	0x20002b30
   16bbc:	20002af8 	.word	0x20002af8
   16bc0:	00018419 	.word	0x00018419

00016bc4 <SerialConsoleWriteString>:
* @brief		Writes a string to be written to the uart. Copies the string to a ring buffer that is used to hold the text send to the uart
* @details		Uses the ringbuffer 'cbufTx', which in turn uses the array 'txCharacterBuffer'. Modified to be thread safe.
* @note			Use to send a string of characters to the user via UART
*****************************************************************************/
void SerialConsoleWriteString(char * string)
{
   16bc4:	b580      	push	{r7, lr}
   16bc6:	b084      	sub	sp, #16
   16bc8:	af00      	add	r7, sp, #0
   16bca:	6078      	str	r0, [r7, #4]
vTaskSuspendAll();
   16bcc:	4b1a      	ldr	r3, [pc, #104]	; (16c38 <SerialConsoleWriteString+0x74>)
   16bce:	4798      	blx	r3
	if(string != NULL)
   16bd0:	687b      	ldr	r3, [r7, #4]
   16bd2:	2b00      	cmp	r3, #0
   16bd4:	d02a      	beq.n	16c2c <SerialConsoleWriteString+0x68>
	{
		for (size_t iter = 0; iter < strlen(string); iter++)
   16bd6:	2300      	movs	r3, #0
   16bd8:	60fb      	str	r3, [r7, #12]
   16bda:	e00b      	b.n	16bf4 <SerialConsoleWriteString+0x30>
		{
			circular_buf_put(cbufTx, string[iter]);
   16bdc:	4b17      	ldr	r3, [pc, #92]	; (16c3c <SerialConsoleWriteString+0x78>)
   16bde:	6818      	ldr	r0, [r3, #0]
   16be0:	687a      	ldr	r2, [r7, #4]
   16be2:	68fb      	ldr	r3, [r7, #12]
   16be4:	18d3      	adds	r3, r2, r3
   16be6:	781b      	ldrb	r3, [r3, #0]
   16be8:	0019      	movs	r1, r3
   16bea:	4b15      	ldr	r3, [pc, #84]	; (16c40 <SerialConsoleWriteString+0x7c>)
   16bec:	4798      	blx	r3
		for (size_t iter = 0; iter < strlen(string); iter++)
   16bee:	68fb      	ldr	r3, [r7, #12]
   16bf0:	3301      	adds	r3, #1
   16bf2:	60fb      	str	r3, [r7, #12]
   16bf4:	687b      	ldr	r3, [r7, #4]
   16bf6:	0018      	movs	r0, r3
   16bf8:	4b12      	ldr	r3, [pc, #72]	; (16c44 <SerialConsoleWriteString+0x80>)
   16bfa:	4798      	blx	r3
   16bfc:	0002      	movs	r2, r0
   16bfe:	68fb      	ldr	r3, [r7, #12]
   16c00:	429a      	cmp	r2, r3
   16c02:	d8eb      	bhi.n	16bdc <SerialConsoleWriteString+0x18>
		}

		if(usart_get_job_status(&usart_instance, USART_TRANSCEIVER_TX) == STATUS_OK)
   16c04:	4b10      	ldr	r3, [pc, #64]	; (16c48 <SerialConsoleWriteString+0x84>)
   16c06:	2101      	movs	r1, #1
   16c08:	0018      	movs	r0, r3
   16c0a:	4b10      	ldr	r3, [pc, #64]	; (16c4c <SerialConsoleWriteString+0x88>)
   16c0c:	4798      	blx	r3
   16c0e:	1e03      	subs	r3, r0, #0
   16c10:	d10c      	bne.n	16c2c <SerialConsoleWriteString+0x68>
		{
			circular_buf_get(cbufTx, (uint8_t*) &latestTx); //Perform only if the SERCOM TX is free (not busy)
   16c12:	4b0a      	ldr	r3, [pc, #40]	; (16c3c <SerialConsoleWriteString+0x78>)
   16c14:	681b      	ldr	r3, [r3, #0]
   16c16:	4a0e      	ldr	r2, [pc, #56]	; (16c50 <SerialConsoleWriteString+0x8c>)
   16c18:	0011      	movs	r1, r2
   16c1a:	0018      	movs	r0, r3
   16c1c:	4b0d      	ldr	r3, [pc, #52]	; (16c54 <SerialConsoleWriteString+0x90>)
   16c1e:	4798      	blx	r3
			usart_write_buffer_job(&usart_instance, (uint8_t*) &latestTx, 1);
   16c20:	490b      	ldr	r1, [pc, #44]	; (16c50 <SerialConsoleWriteString+0x8c>)
   16c22:	4b09      	ldr	r3, [pc, #36]	; (16c48 <SerialConsoleWriteString+0x84>)
   16c24:	2201      	movs	r2, #1
   16c26:	0018      	movs	r0, r3
   16c28:	4b0b      	ldr	r3, [pc, #44]	; (16c58 <SerialConsoleWriteString+0x94>)
   16c2a:	4798      	blx	r3
		}
	}
xTaskResumeAll();
   16c2c:	4b0b      	ldr	r3, [pc, #44]	; (16c5c <SerialConsoleWriteString+0x98>)
   16c2e:	4798      	blx	r3
}
   16c30:	46c0      	nop			; (mov r8, r8)
   16c32:	46bd      	mov	sp, r7
   16c34:	b004      	add	sp, #16
   16c36:	bd80      	pop	{r7, pc}
   16c38:	00015725 	.word	0x00015725
   16c3c:	20002f38 	.word	0x20002f38
   16c40:	000168e5 	.word	0x000168e5
   16c44:	0001b77d 	.word	0x0001b77d
   16c48:	20002af8 	.word	0x20002af8
   16c4c:	00018461 	.word	0x00018461
   16c50:	20002f34 	.word	0x20002f34
   16c54:	00016919 	.word	0x00016919
   16c58:	000183d1 	.word	0x000183d1
   16c5c:	0001573d 	.word	0x0001573d

00016c60 <SerialConsoleReadCharacter>:
* @param[in]	Pointer to a character. This function will return the character from the RX buffer into this pointer
* @return		Returns -1 if there are no characters in the buffer
* @note			Use to receive characters from the RX buffer (FIFO)
*****************************************************************************/
int SerialConsoleReadCharacter(uint8_t *rxChar)
{
   16c60:	b580      	push	{r7, lr}
   16c62:	b084      	sub	sp, #16
   16c64:	af00      	add	r7, sp, #0
   16c66:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
   16c68:	4b08      	ldr	r3, [pc, #32]	; (16c8c <SerialConsoleReadCharacter+0x2c>)
   16c6a:	4798      	blx	r3
	int a = circular_buf_get(cbufRx, (uint8_t*) rxChar);
   16c6c:	4b08      	ldr	r3, [pc, #32]	; (16c90 <SerialConsoleReadCharacter+0x30>)
   16c6e:	681b      	ldr	r3, [r3, #0]
   16c70:	687a      	ldr	r2, [r7, #4]
   16c72:	0011      	movs	r1, r2
   16c74:	0018      	movs	r0, r3
   16c76:	4b07      	ldr	r3, [pc, #28]	; (16c94 <SerialConsoleReadCharacter+0x34>)
   16c78:	4798      	blx	r3
   16c7a:	0003      	movs	r3, r0
   16c7c:	60fb      	str	r3, [r7, #12]
	xTaskResumeAll();
   16c7e:	4b06      	ldr	r3, [pc, #24]	; (16c98 <SerialConsoleReadCharacter+0x38>)
   16c80:	4798      	blx	r3
	return a;
   16c82:	68fb      	ldr	r3, [r7, #12]

}
   16c84:	0018      	movs	r0, r3
   16c86:	46bd      	mov	sp, r7
   16c88:	b004      	add	sp, #16
   16c8a:	bd80      	pop	{r7, pc}
   16c8c:	00015725 	.word	0x00015725
   16c90:	20002b2c 	.word	0x20002b2c
   16c94:	00016919 	.word	0x00016919
   16c98:	0001573d 	.word	0x0001573d

00016c9c <configure_usart>:
* @fn			static void configure_usart(void)
* @brief		Code to configure the SERCOM "EDBG_CDC_MODULE" to be a UART channel running at 115200 8N1
* @note			
*****************************************************************************/
static void configure_usart(void)
{
   16c9c:	b580      	push	{r7, lr}
   16c9e:	b090      	sub	sp, #64	; 0x40
   16ca0:	af00      	add	r7, sp, #0
	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);
   16ca2:	003b      	movs	r3, r7
   16ca4:	0018      	movs	r0, r3
   16ca6:	4b14      	ldr	r3, [pc, #80]	; (16cf8 <configure_usart+0x5c>)
   16ca8:	4798      	blx	r3

	config_usart.baudrate    = 115200;
   16caa:	003b      	movs	r3, r7
   16cac:	22e1      	movs	r2, #225	; 0xe1
   16cae:	0252      	lsls	r2, r2, #9
   16cb0:	621a      	str	r2, [r3, #32]
	config_usart.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
   16cb2:	003b      	movs	r3, r7
   16cb4:	22c4      	movs	r2, #196	; 0xc4
   16cb6:	0392      	lsls	r2, r2, #14
   16cb8:	60da      	str	r2, [r3, #12]
	config_usart.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
   16cba:	003b      	movs	r3, r7
   16cbc:	2201      	movs	r2, #1
   16cbe:	4252      	negs	r2, r2
   16cc0:	631a      	str	r2, [r3, #48]	; 0x30
	config_usart.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
   16cc2:	003b      	movs	r3, r7
   16cc4:	2201      	movs	r2, #1
   16cc6:	4252      	negs	r2, r2
   16cc8:	635a      	str	r2, [r3, #52]	; 0x34
	config_usart.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
   16cca:	003b      	movs	r3, r7
   16ccc:	4a0b      	ldr	r2, [pc, #44]	; (16cfc <configure_usart+0x60>)
   16cce:	639a      	str	r2, [r3, #56]	; 0x38
	config_usart.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
   16cd0:	003b      	movs	r3, r7
   16cd2:	4a0b      	ldr	r2, [pc, #44]	; (16d00 <configure_usart+0x64>)
   16cd4:	63da      	str	r2, [r3, #60]	; 0x3c
	while (usart_init(&usart_instance,
   16cd6:	46c0      	nop			; (mov r8, r8)
   16cd8:	003a      	movs	r2, r7
   16cda:	490a      	ldr	r1, [pc, #40]	; (16d04 <configure_usart+0x68>)
   16cdc:	4b0a      	ldr	r3, [pc, #40]	; (16d08 <configure_usart+0x6c>)
   16cde:	0018      	movs	r0, r3
   16ce0:	4b0a      	ldr	r3, [pc, #40]	; (16d0c <configure_usart+0x70>)
   16ce2:	4798      	blx	r3
   16ce4:	1e03      	subs	r3, r0, #0
   16ce6:	d1f7      	bne.n	16cd8 <configure_usart+0x3c>
					  &config_usart) != STATUS_OK) 
	{

	}
	
	usart_enable(&usart_instance);
   16ce8:	4b07      	ldr	r3, [pc, #28]	; (16d08 <configure_usart+0x6c>)
   16cea:	0018      	movs	r0, r3
   16cec:	4b08      	ldr	r3, [pc, #32]	; (16d10 <configure_usart+0x74>)
   16cee:	4798      	blx	r3
}
   16cf0:	46c0      	nop			; (mov r8, r8)
   16cf2:	46bd      	mov	sp, r7
   16cf4:	b010      	add	sp, #64	; 0x40
   16cf6:	bd80      	pop	{r7, pc}
   16cf8:	00016a15 	.word	0x00016a15
   16cfc:	002a0003 	.word	0x002a0003
   16d00:	002b0003 	.word	0x002b0003
   16d04:	42001800 	.word	0x42001800
   16d08:	20002af8 	.word	0x20002af8
   16d0c:	00017fd5 	.word	0x00017fd5
   16d10:	00016ad5 	.word	0x00016ad5

00016d14 <configure_usart_callbacks>:
* @fn			static void configure_usart_callbacks(void)
* @brief		Code to register callbacks
* @note
*****************************************************************************/
static void configure_usart_callbacks(void)
{
   16d14:	b580      	push	{r7, lr}
   16d16:	af00      	add	r7, sp, #0
	usart_register_callback(&usart_instance,
   16d18:	490c      	ldr	r1, [pc, #48]	; (16d4c <configure_usart_callbacks+0x38>)
   16d1a:	4b0d      	ldr	r3, [pc, #52]	; (16d50 <configure_usart_callbacks+0x3c>)
   16d1c:	2200      	movs	r2, #0
   16d1e:	0018      	movs	r0, r3
   16d20:	4b0c      	ldr	r3, [pc, #48]	; (16d54 <configure_usart_callbacks+0x40>)
   16d22:	4798      	blx	r3
	usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_register_callback(&usart_instance,
   16d24:	490c      	ldr	r1, [pc, #48]	; (16d58 <configure_usart_callbacks+0x44>)
   16d26:	4b0a      	ldr	r3, [pc, #40]	; (16d50 <configure_usart_callbacks+0x3c>)
   16d28:	2201      	movs	r2, #1
   16d2a:	0018      	movs	r0, r3
   16d2c:	4b09      	ldr	r3, [pc, #36]	; (16d54 <configure_usart_callbacks+0x40>)
   16d2e:	4798      	blx	r3
	usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
	usart_enable_callback(&usart_instance, USART_CALLBACK_BUFFER_TRANSMITTED);
   16d30:	4b07      	ldr	r3, [pc, #28]	; (16d50 <configure_usart_callbacks+0x3c>)
   16d32:	2100      	movs	r1, #0
   16d34:	0018      	movs	r0, r3
   16d36:	4b09      	ldr	r3, [pc, #36]	; (16d5c <configure_usart_callbacks+0x48>)
   16d38:	4798      	blx	r3
	usart_enable_callback(&usart_instance, USART_CALLBACK_BUFFER_RECEIVED);
   16d3a:	4b05      	ldr	r3, [pc, #20]	; (16d50 <configure_usart_callbacks+0x3c>)
   16d3c:	2101      	movs	r1, #1
   16d3e:	0018      	movs	r0, r3
   16d40:	4b06      	ldr	r3, [pc, #24]	; (16d5c <configure_usart_callbacks+0x48>)
   16d42:	4798      	blx	r3
}
   16d44:	46c0      	nop			; (mov r8, r8)
   16d46:	46bd      	mov	sp, r7
   16d48:	bd80      	pop	{r7, pc}
   16d4a:	46c0      	nop			; (mov r8, r8)
   16d4c:	00016da1 	.word	0x00016da1
   16d50:	20002af8 	.word	0x20002af8
   16d54:	00018389 	.word	0x00018389
   16d58:	00016d61 	.word	0x00016d61
   16d5c:	00016b1d 	.word	0x00016b1d

00016d60 <usart_read_callback>:
* @fn			void usart_read_callback(struct usart_module *const usart_module)
* @brief		Callback called when the system finishes receives all the bytes requested from a UART read job
* @note
*****************************************************************************/
void usart_read_callback(struct usart_module *const usart_module)
{
   16d60:	b580      	push	{r7, lr}
   16d62:	b082      	sub	sp, #8
   16d64:	af00      	add	r7, sp, #0
   16d66:	6078      	str	r0, [r7, #4]

	circular_buf_put(cbufRx, (uint8_t) latestRx); //Add the latest read character into the RX circular Buffer
   16d68:	4b08      	ldr	r3, [pc, #32]	; (16d8c <usart_read_callback+0x2c>)
   16d6a:	681a      	ldr	r2, [r3, #0]
   16d6c:	4b08      	ldr	r3, [pc, #32]	; (16d90 <usart_read_callback+0x30>)
   16d6e:	781b      	ldrb	r3, [r3, #0]
   16d70:	0019      	movs	r1, r3
   16d72:	0010      	movs	r0, r2
   16d74:	4b07      	ldr	r3, [pc, #28]	; (16d94 <usart_read_callback+0x34>)
   16d76:	4798      	blx	r3
	usart_read_buffer_job(&usart_instance, (uint8_t*) &latestRx, 1);	//Order the MCU to keep reading
   16d78:	4905      	ldr	r1, [pc, #20]	; (16d90 <usart_read_callback+0x30>)
   16d7a:	4b07      	ldr	r3, [pc, #28]	; (16d98 <usart_read_callback+0x38>)
   16d7c:	2201      	movs	r2, #1
   16d7e:	0018      	movs	r0, r3
   16d80:	4b06      	ldr	r3, [pc, #24]	; (16d9c <usart_read_callback+0x3c>)
   16d82:	4798      	blx	r3
	
}
   16d84:	46c0      	nop			; (mov r8, r8)
   16d86:	46bd      	mov	sp, r7
   16d88:	b002      	add	sp, #8
   16d8a:	bd80      	pop	{r7, pc}
   16d8c:	20002b2c 	.word	0x20002b2c
   16d90:	20002b30 	.word	0x20002b30
   16d94:	000168e5 	.word	0x000168e5
   16d98:	20002af8 	.word	0x20002af8
   16d9c:	00018419 	.word	0x00018419

00016da0 <usart_write_callback>:
* @fn			void usart_write_callback(struct usart_module *const usart_module)
* @brief		Callback called when the system finishes sending all the bytes requested from a UART read job
* @note
*****************************************************************************/
void usart_write_callback(struct usart_module *const usart_module)
{
   16da0:	b580      	push	{r7, lr}
   16da2:	b082      	sub	sp, #8
   16da4:	af00      	add	r7, sp, #0
   16da6:	6078      	str	r0, [r7, #4]
	if(circular_buf_get(cbufTx, (uint8_t*) &latestTx) != -1) //Only continue if there are more characters to send
   16da8:	4b09      	ldr	r3, [pc, #36]	; (16dd0 <usart_write_callback+0x30>)
   16daa:	681b      	ldr	r3, [r3, #0]
   16dac:	4a09      	ldr	r2, [pc, #36]	; (16dd4 <usart_write_callback+0x34>)
   16dae:	0011      	movs	r1, r2
   16db0:	0018      	movs	r0, r3
   16db2:	4b09      	ldr	r3, [pc, #36]	; (16dd8 <usart_write_callback+0x38>)
   16db4:	4798      	blx	r3
   16db6:	0003      	movs	r3, r0
   16db8:	3301      	adds	r3, #1
   16dba:	d005      	beq.n	16dc8 <usart_write_callback+0x28>
	{
		usart_write_buffer_job(&usart_instance, (uint8_t*) &latestTx, 1);
   16dbc:	4905      	ldr	r1, [pc, #20]	; (16dd4 <usart_write_callback+0x34>)
   16dbe:	4b07      	ldr	r3, [pc, #28]	; (16ddc <usart_write_callback+0x3c>)
   16dc0:	2201      	movs	r2, #1
   16dc2:	0018      	movs	r0, r3
   16dc4:	4b06      	ldr	r3, [pc, #24]	; (16de0 <usart_write_callback+0x40>)
   16dc6:	4798      	blx	r3
	}
	
}
   16dc8:	46c0      	nop			; (mov r8, r8)
   16dca:	46bd      	mov	sp, r7
   16dcc:	b002      	add	sp, #8
   16dce:	bd80      	pop	{r7, pc}
   16dd0:	20002f38 	.word	0x20002f38
   16dd4:	20002f34 	.word	0x20002f34
   16dd8:	00016919 	.word	0x00016919
   16ddc:	20002af8 	.word	0x20002af8
   16de0:	000183d1 	.word	0x000183d1

00016de4 <delay_cycles>:
 *
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
   16de4:	b580      	push	{r7, lr}
   16de6:	b082      	sub	sp, #8
   16de8:	af00      	add	r7, sp, #0
   16dea:	6078      	str	r0, [r7, #4]
	if (n > 0) {
   16dec:	687b      	ldr	r3, [r7, #4]
   16dee:	2b00      	cmp	r3, #0
   16df0:	d00c      	beq.n	16e0c <delay_cycles+0x28>
		SysTick->LOAD = n;
   16df2:	4b08      	ldr	r3, [pc, #32]	; (16e14 <delay_cycles+0x30>)
   16df4:	687a      	ldr	r2, [r7, #4]
   16df6:	605a      	str	r2, [r3, #4]
		SysTick->VAL = 0;
   16df8:	4b06      	ldr	r3, [pc, #24]	; (16e14 <delay_cycles+0x30>)
   16dfa:	2200      	movs	r2, #0
   16dfc:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
   16dfe:	46c0      	nop			; (mov r8, r8)
   16e00:	4b04      	ldr	r3, [pc, #16]	; (16e14 <delay_cycles+0x30>)
   16e02:	681a      	ldr	r2, [r3, #0]
   16e04:	2380      	movs	r3, #128	; 0x80
   16e06:	025b      	lsls	r3, r3, #9
   16e08:	4013      	ands	r3, r2
   16e0a:	d0f9      	beq.n	16e00 <delay_cycles+0x1c>
		};
	}
}
   16e0c:	46c0      	nop			; (mov r8, r8)
   16e0e:	46bd      	mov	sp, r7
   16e10:	b002      	add	sp, #8
   16e12:	bd80      	pop	{r7, pc}
   16e14:	e000e010 	.word	0xe000e010

00016e18 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
   16e18:	b580      	push	{r7, lr}
   16e1a:	b082      	sub	sp, #8
   16e1c:	af00      	add	r7, sp, #0
   16e1e:	6078      	str	r0, [r7, #4]
	while (n--) {
   16e20:	e004      	b.n	16e2c <delay_cycles_ms+0x14>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
   16e22:	4b07      	ldr	r3, [pc, #28]	; (16e40 <delay_cycles_ms+0x28>)
   16e24:	681b      	ldr	r3, [r3, #0]
   16e26:	0018      	movs	r0, r3
   16e28:	4b06      	ldr	r3, [pc, #24]	; (16e44 <delay_cycles_ms+0x2c>)
   16e2a:	4798      	blx	r3
	while (n--) {
   16e2c:	687b      	ldr	r3, [r7, #4]
   16e2e:	1e5a      	subs	r2, r3, #1
   16e30:	607a      	str	r2, [r7, #4]
   16e32:	2b00      	cmp	r3, #0
   16e34:	d1f5      	bne.n	16e22 <delay_cycles_ms+0xa>
	}
}
   16e36:	46c0      	nop			; (mov r8, r8)
   16e38:	46bd      	mov	sp, r7
   16e3a:	b002      	add	sp, #8
   16e3c:	bd80      	pop	{r7, pc}
   16e3e:	46c0      	nop			; (mov r8, r8)
   16e40:	2000000c 	.word	0x2000000c
   16e44:	00016de5 	.word	0x00016de5

00016e48 <cpu_irq_enter_critical>:
 */
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
   16e48:	b580      	push	{r7, lr}
   16e4a:	b082      	sub	sp, #8
   16e4c:	af00      	add	r7, sp, #0
	if (cpu_irq_critical_section_counter == 0) {
   16e4e:	4b10      	ldr	r3, [pc, #64]	; (16e90 <cpu_irq_enter_critical+0x48>)
   16e50:	681b      	ldr	r3, [r3, #0]
   16e52:	2b00      	cmp	r3, #0
   16e54:	d112      	bne.n	16e7c <cpu_irq_enter_critical+0x34>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   16e56:	f3ef 8310 	mrs	r3, PRIMASK
   16e5a:	607b      	str	r3, [r7, #4]
  return(result);
   16e5c:	687b      	ldr	r3, [r7, #4]
		if (cpu_irq_is_enabled()) {
   16e5e:	2b00      	cmp	r3, #0
   16e60:	d109      	bne.n	16e76 <cpu_irq_enter_critical+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
   16e62:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   16e64:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
   16e68:	4b0a      	ldr	r3, [pc, #40]	; (16e94 <cpu_irq_enter_critical+0x4c>)
   16e6a:	2200      	movs	r2, #0
   16e6c:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
   16e6e:	4b0a      	ldr	r3, [pc, #40]	; (16e98 <cpu_irq_enter_critical+0x50>)
   16e70:	2201      	movs	r2, #1
   16e72:	701a      	strb	r2, [r3, #0]
   16e74:	e002      	b.n	16e7c <cpu_irq_enter_critical+0x34>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
   16e76:	4b08      	ldr	r3, [pc, #32]	; (16e98 <cpu_irq_enter_critical+0x50>)
   16e78:	2200      	movs	r2, #0
   16e7a:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
   16e7c:	4b04      	ldr	r3, [pc, #16]	; (16e90 <cpu_irq_enter_critical+0x48>)
   16e7e:	681b      	ldr	r3, [r3, #0]
   16e80:	1c5a      	adds	r2, r3, #1
   16e82:	4b03      	ldr	r3, [pc, #12]	; (16e90 <cpu_irq_enter_critical+0x48>)
   16e84:	601a      	str	r2, [r3, #0]
}
   16e86:	46c0      	nop			; (mov r8, r8)
   16e88:	46bd      	mov	sp, r7
   16e8a:	b002      	add	sp, #8
   16e8c:	bd80      	pop	{r7, pc}
   16e8e:	46c0      	nop			; (mov r8, r8)
   16e90:	200029b8 	.word	0x200029b8
   16e94:	20000010 	.word	0x20000010
   16e98:	200029bc 	.word	0x200029bc

00016e9c <cpu_irq_leave_critical>:

void cpu_irq_leave_critical(void)
{
   16e9c:	b580      	push	{r7, lr}
   16e9e:	af00      	add	r7, sp, #0
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
   16ea0:	4b0b      	ldr	r3, [pc, #44]	; (16ed0 <cpu_irq_leave_critical+0x34>)
   16ea2:	681b      	ldr	r3, [r3, #0]
   16ea4:	1e5a      	subs	r2, r3, #1
   16ea6:	4b0a      	ldr	r3, [pc, #40]	; (16ed0 <cpu_irq_leave_critical+0x34>)
   16ea8:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
   16eaa:	4b09      	ldr	r3, [pc, #36]	; (16ed0 <cpu_irq_leave_critical+0x34>)
   16eac:	681b      	ldr	r3, [r3, #0]
   16eae:	2b00      	cmp	r3, #0
   16eb0:	d10a      	bne.n	16ec8 <cpu_irq_leave_critical+0x2c>
   16eb2:	4b08      	ldr	r3, [pc, #32]	; (16ed4 <cpu_irq_leave_critical+0x38>)
   16eb4:	781b      	ldrb	r3, [r3, #0]
   16eb6:	b2db      	uxtb	r3, r3
   16eb8:	2b00      	cmp	r3, #0
   16eba:	d005      	beq.n	16ec8 <cpu_irq_leave_critical+0x2c>
		cpu_irq_enable();
   16ebc:	4b06      	ldr	r3, [pc, #24]	; (16ed8 <cpu_irq_leave_critical+0x3c>)
   16ebe:	2201      	movs	r2, #1
   16ec0:	701a      	strb	r2, [r3, #0]
   16ec2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   16ec6:	b662      	cpsie	i
	}
}
   16ec8:	46c0      	nop			; (mov r8, r8)
   16eca:	46bd      	mov	sp, r7
   16ecc:	bd80      	pop	{r7, pc}
   16ece:	46c0      	nop			; (mov r8, r8)
   16ed0:	200029b8 	.word	0x200029b8
   16ed4:	200029bc 	.word	0x200029bc
   16ed8:	20000010 	.word	0x20000010

00016edc <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
   16edc:	b580      	push	{r7, lr}
   16ede:	b084      	sub	sp, #16
   16ee0:	af00      	add	r7, sp, #0
   16ee2:	0002      	movs	r2, r0
   16ee4:	1dfb      	adds	r3, r7, #7
   16ee6:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
   16ee8:	230f      	movs	r3, #15
   16eea:	18fb      	adds	r3, r7, r3
   16eec:	1dfa      	adds	r2, r7, #7
   16eee:	7812      	ldrb	r2, [r2, #0]
   16ef0:	09d2      	lsrs	r2, r2, #7
   16ef2:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
   16ef4:	230e      	movs	r3, #14
   16ef6:	18fb      	adds	r3, r7, r3
   16ef8:	1dfa      	adds	r2, r7, #7
   16efa:	7812      	ldrb	r2, [r2, #0]
   16efc:	0952      	lsrs	r2, r2, #5
   16efe:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
   16f00:	4b0d      	ldr	r3, [pc, #52]	; (16f38 <system_pinmux_get_group_from_gpio_pin+0x5c>)
   16f02:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
   16f04:	230f      	movs	r3, #15
   16f06:	18fb      	adds	r3, r7, r3
   16f08:	781b      	ldrb	r3, [r3, #0]
   16f0a:	2b00      	cmp	r3, #0
   16f0c:	d10f      	bne.n	16f2e <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
   16f0e:	230f      	movs	r3, #15
   16f10:	18fb      	adds	r3, r7, r3
   16f12:	781b      	ldrb	r3, [r3, #0]
   16f14:	009b      	lsls	r3, r3, #2
   16f16:	2210      	movs	r2, #16
   16f18:	4694      	mov	ip, r2
   16f1a:	44bc      	add	ip, r7
   16f1c:	4463      	add	r3, ip
   16f1e:	3b08      	subs	r3, #8
   16f20:	681a      	ldr	r2, [r3, #0]
   16f22:	230e      	movs	r3, #14
   16f24:	18fb      	adds	r3, r7, r3
   16f26:	781b      	ldrb	r3, [r3, #0]
   16f28:	01db      	lsls	r3, r3, #7
   16f2a:	18d3      	adds	r3, r2, r3
   16f2c:	e000      	b.n	16f30 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
   16f2e:	2300      	movs	r3, #0
	}
}
   16f30:	0018      	movs	r0, r3
   16f32:	46bd      	mov	sp, r7
   16f34:	b004      	add	sp, #16
   16f36:	bd80      	pop	{r7, pc}
   16f38:	41004400 	.word	0x41004400

00016f3c <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
   16f3c:	b580      	push	{r7, lr}
   16f3e:	b082      	sub	sp, #8
   16f40:	af00      	add	r7, sp, #0
   16f42:	0002      	movs	r2, r0
   16f44:	1dfb      	adds	r3, r7, #7
   16f46:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
   16f48:	1dfb      	adds	r3, r7, #7
   16f4a:	781b      	ldrb	r3, [r3, #0]
   16f4c:	0018      	movs	r0, r3
   16f4e:	4b03      	ldr	r3, [pc, #12]	; (16f5c <port_get_group_from_gpio_pin+0x20>)
   16f50:	4798      	blx	r3
   16f52:	0003      	movs	r3, r0
}
   16f54:	0018      	movs	r0, r3
   16f56:	46bd      	mov	sp, r7
   16f58:	b002      	add	sp, #8
   16f5a:	bd80      	pop	{r7, pc}
   16f5c:	00016edd 	.word	0x00016edd

00016f60 <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
   16f60:	b580      	push	{r7, lr}
   16f62:	b082      	sub	sp, #8
   16f64:	af00      	add	r7, sp, #0
   16f66:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
   16f68:	687b      	ldr	r3, [r7, #4]
   16f6a:	2200      	movs	r2, #0
   16f6c:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
   16f6e:	687b      	ldr	r3, [r7, #4]
   16f70:	2201      	movs	r2, #1
   16f72:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
   16f74:	687b      	ldr	r3, [r7, #4]
   16f76:	2200      	movs	r2, #0
   16f78:	709a      	strb	r2, [r3, #2]
}
   16f7a:	46c0      	nop			; (mov r8, r8)
   16f7c:	46bd      	mov	sp, r7
   16f7e:	b002      	add	sp, #8
   16f80:	bd80      	pop	{r7, pc}
	...

00016f84 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
   16f84:	b580      	push	{r7, lr}
   16f86:	b084      	sub	sp, #16
   16f88:	af00      	add	r7, sp, #0
   16f8a:	0002      	movs	r2, r0
   16f8c:	1dfb      	adds	r3, r7, #7
   16f8e:	701a      	strb	r2, [r3, #0]
   16f90:	1dbb      	adds	r3, r7, #6
   16f92:	1c0a      	adds	r2, r1, #0
   16f94:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
   16f96:	1dfb      	adds	r3, r7, #7
   16f98:	781b      	ldrb	r3, [r3, #0]
   16f9a:	0018      	movs	r0, r3
   16f9c:	4b0d      	ldr	r3, [pc, #52]	; (16fd4 <port_pin_set_output_level+0x50>)
   16f9e:	4798      	blx	r3
   16fa0:	0003      	movs	r3, r0
   16fa2:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
   16fa4:	1dfb      	adds	r3, r7, #7
   16fa6:	781b      	ldrb	r3, [r3, #0]
   16fa8:	221f      	movs	r2, #31
   16faa:	4013      	ands	r3, r2
   16fac:	2201      	movs	r2, #1
   16fae:	409a      	lsls	r2, r3
   16fb0:	0013      	movs	r3, r2
   16fb2:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
   16fb4:	1dbb      	adds	r3, r7, #6
   16fb6:	781b      	ldrb	r3, [r3, #0]
   16fb8:	2b00      	cmp	r3, #0
   16fba:	d003      	beq.n	16fc4 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
   16fbc:	68fb      	ldr	r3, [r7, #12]
   16fbe:	68ba      	ldr	r2, [r7, #8]
   16fc0:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
   16fc2:	e002      	b.n	16fca <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
   16fc4:	68fb      	ldr	r3, [r7, #12]
   16fc6:	68ba      	ldr	r2, [r7, #8]
   16fc8:	615a      	str	r2, [r3, #20]
}
   16fca:	46c0      	nop			; (mov r8, r8)
   16fcc:	46bd      	mov	sp, r7
   16fce:	b004      	add	sp, #16
   16fd0:	bd80      	pop	{r7, pc}
   16fd2:	46c0      	nop			; (mov r8, r8)
   16fd4:	00016f3d 	.word	0x00016f3d

00016fd8 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
   16fd8:	b580      	push	{r7, lr}
   16fda:	b082      	sub	sp, #8
   16fdc:	af00      	add	r7, sp, #0
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
   16fde:	1d3b      	adds	r3, r7, #4
   16fe0:	0018      	movs	r0, r3
   16fe2:	4b0e      	ldr	r3, [pc, #56]	; (1701c <system_board_init+0x44>)
   16fe4:	4798      	blx	r3

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
   16fe6:	1d3b      	adds	r3, r7, #4
   16fe8:	2201      	movs	r2, #1
   16fea:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
   16fec:	1d3b      	adds	r3, r7, #4
   16fee:	0019      	movs	r1, r3
   16ff0:	2017      	movs	r0, #23
   16ff2:	4b0b      	ldr	r3, [pc, #44]	; (17020 <system_board_init+0x48>)
   16ff4:	4798      	blx	r3
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);
   16ff6:	2101      	movs	r1, #1
   16ff8:	2017      	movs	r0, #23
   16ffa:	4b0a      	ldr	r3, [pc, #40]	; (17024 <system_board_init+0x4c>)
   16ffc:	4798      	blx	r3
	
	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
   16ffe:	1d3b      	adds	r3, r7, #4
   17000:	2200      	movs	r2, #0
   17002:	701a      	strb	r2, [r3, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
   17004:	1d3b      	adds	r3, r7, #4
   17006:	2201      	movs	r2, #1
   17008:	705a      	strb	r2, [r3, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
   1700a:	1d3b      	adds	r3, r7, #4
   1700c:	0019      	movs	r1, r3
   1700e:	2037      	movs	r0, #55	; 0x37
   17010:	4b03      	ldr	r3, [pc, #12]	; (17020 <system_board_init+0x48>)
   17012:	4798      	blx	r3
}
   17014:	46c0      	nop			; (mov r8, r8)
   17016:	46bd      	mov	sp, r7
   17018:	b002      	add	sp, #8
   1701a:	bd80      	pop	{r7, pc}
   1701c:	00016f61 	.word	0x00016f61
   17020:	000173b5 	.word	0x000173b5
   17024:	00016f85 	.word	0x00016f85

00017028 <_extint_get_eic_from_channel>:
 *
 * \return Base address of the associated EIC module.
 */
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
   17028:	b580      	push	{r7, lr}
   1702a:	b084      	sub	sp, #16
   1702c:	af00      	add	r7, sp, #0
   1702e:	0002      	movs	r2, r0
   17030:	1dfb      	adds	r3, r7, #7
   17032:	701a      	strb	r2, [r3, #0]
	uint8_t eic_index = (channel / 32);
   17034:	230f      	movs	r3, #15
   17036:	18fb      	adds	r3, r7, r3
   17038:	1dfa      	adds	r2, r7, #7
   1703a:	7812      	ldrb	r2, [r2, #0]
   1703c:	0952      	lsrs	r2, r2, #5
   1703e:	701a      	strb	r2, [r3, #0]

	if (eic_index < EIC_INST_NUM) {
   17040:	230f      	movs	r3, #15
   17042:	18fb      	adds	r3, r7, r3
   17044:	781b      	ldrb	r3, [r3, #0]
   17046:	2b00      	cmp	r3, #0
   17048:	d10c      	bne.n	17064 <_extint_get_eic_from_channel+0x3c>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
   1704a:	4b09      	ldr	r3, [pc, #36]	; (17070 <_extint_get_eic_from_channel+0x48>)
   1704c:	60bb      	str	r3, [r7, #8]

		return eics[eic_index];
   1704e:	230f      	movs	r3, #15
   17050:	18fb      	adds	r3, r7, r3
   17052:	781b      	ldrb	r3, [r3, #0]
   17054:	009b      	lsls	r3, r3, #2
   17056:	2210      	movs	r2, #16
   17058:	4694      	mov	ip, r2
   1705a:	44bc      	add	ip, r7
   1705c:	4463      	add	r3, ip
   1705e:	3b08      	subs	r3, #8
   17060:	681b      	ldr	r3, [r3, #0]
   17062:	e000      	b.n	17066 <_extint_get_eic_from_channel+0x3e>
	} else {
		Assert(false);
		return NULL;
   17064:	2300      	movs	r3, #0
	}
}
   17066:	0018      	movs	r0, r3
   17068:	46bd      	mov	sp, r7
   1706a:	b004      	add	sp, #16
   1706c:	bd80      	pop	{r7, pc}
   1706e:	46c0      	nop			; (mov r8, r8)
   17070:	40001800 	.word	0x40001800

00017074 <extint_chan_is_detected>:
 *  \retval true   If the channel's edge/level detection criteria was met
 *  \retval false  If the channel has not detected its configured criteria
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
   17074:	b580      	push	{r7, lr}
   17076:	b084      	sub	sp, #16
   17078:	af00      	add	r7, sp, #0
   1707a:	0002      	movs	r2, r0
   1707c:	1dfb      	adds	r3, r7, #7
   1707e:	701a      	strb	r2, [r3, #0]
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
   17080:	1dfb      	adds	r3, r7, #7
   17082:	781b      	ldrb	r3, [r3, #0]
   17084:	0018      	movs	r0, r3
   17086:	4b0b      	ldr	r3, [pc, #44]	; (170b4 <extint_chan_is_detected+0x40>)
   17088:	4798      	blx	r3
   1708a:	0003      	movs	r3, r0
   1708c:	60fb      	str	r3, [r7, #12]
	uint32_t eic_mask   = (1UL << (channel % 32));
   1708e:	1dfb      	adds	r3, r7, #7
   17090:	781b      	ldrb	r3, [r3, #0]
   17092:	221f      	movs	r2, #31
   17094:	4013      	ands	r3, r2
   17096:	2201      	movs	r2, #1
   17098:	409a      	lsls	r2, r3
   1709a:	0013      	movs	r3, r2
   1709c:	60bb      	str	r3, [r7, #8]

	return (eic_module->INTFLAG.reg & eic_mask);
   1709e:	68fb      	ldr	r3, [r7, #12]
   170a0:	691b      	ldr	r3, [r3, #16]
   170a2:	68ba      	ldr	r2, [r7, #8]
   170a4:	4013      	ands	r3, r2
   170a6:	1e5a      	subs	r2, r3, #1
   170a8:	4193      	sbcs	r3, r2
   170aa:	b2db      	uxtb	r3, r3
}
   170ac:	0018      	movs	r0, r3
   170ae:	46bd      	mov	sp, r7
   170b0:	b004      	add	sp, #16
   170b2:	bd80      	pop	{r7, pc}
   170b4:	00017029 	.word	0x00017029

000170b8 <extint_chan_clear_detected>:
 *
 *  \param[in] channel  External Interrupt channel index to check
 */
static inline void extint_chan_clear_detected(
		const uint8_t channel)
{
   170b8:	b580      	push	{r7, lr}
   170ba:	b084      	sub	sp, #16
   170bc:	af00      	add	r7, sp, #0
   170be:	0002      	movs	r2, r0
   170c0:	1dfb      	adds	r3, r7, #7
   170c2:	701a      	strb	r2, [r3, #0]
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
   170c4:	1dfb      	adds	r3, r7, #7
   170c6:	781b      	ldrb	r3, [r3, #0]
   170c8:	0018      	movs	r0, r3
   170ca:	4b09      	ldr	r3, [pc, #36]	; (170f0 <extint_chan_clear_detected+0x38>)
   170cc:	4798      	blx	r3
   170ce:	0003      	movs	r3, r0
   170d0:	60fb      	str	r3, [r7, #12]
	uint32_t eic_mask   = (1UL << (channel % 32));
   170d2:	1dfb      	adds	r3, r7, #7
   170d4:	781b      	ldrb	r3, [r3, #0]
   170d6:	221f      	movs	r2, #31
   170d8:	4013      	ands	r3, r2
   170da:	2201      	movs	r2, #1
   170dc:	409a      	lsls	r2, r3
   170de:	0013      	movs	r3, r2
   170e0:	60bb      	str	r3, [r7, #8]

	eic_module->INTFLAG.reg = eic_mask;
   170e2:	68fb      	ldr	r3, [r7, #12]
   170e4:	68ba      	ldr	r2, [r7, #8]
   170e6:	611a      	str	r2, [r3, #16]
}
   170e8:	46c0      	nop			; (mov r8, r8)
   170ea:	46bd      	mov	sp, r7
   170ec:	b004      	add	sp, #16
   170ee:	bd80      	pop	{r7, pc}
   170f0:	00017029 	.word	0x00017029

000170f4 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
   170f4:	b580      	push	{r7, lr}
   170f6:	af00      	add	r7, sp, #0
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
   170f8:	4b15      	ldr	r3, [pc, #84]	; (17150 <EIC_Handler+0x5c>)
   170fa:	2200      	movs	r2, #0
   170fc:	701a      	strb	r2, [r3, #0]
   170fe:	e020      	b.n	17142 <EIC_Handler+0x4e>
		if (extint_chan_is_detected(_current_channel)) {
   17100:	4b13      	ldr	r3, [pc, #76]	; (17150 <EIC_Handler+0x5c>)
   17102:	781b      	ldrb	r3, [r3, #0]
   17104:	0018      	movs	r0, r3
   17106:	4b13      	ldr	r3, [pc, #76]	; (17154 <EIC_Handler+0x60>)
   17108:	4798      	blx	r3
   1710a:	1e03      	subs	r3, r0, #0
   1710c:	d013      	beq.n	17136 <EIC_Handler+0x42>
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
   1710e:	4b10      	ldr	r3, [pc, #64]	; (17150 <EIC_Handler+0x5c>)
   17110:	781b      	ldrb	r3, [r3, #0]
   17112:	0018      	movs	r0, r3
   17114:	4b10      	ldr	r3, [pc, #64]	; (17158 <EIC_Handler+0x64>)
   17116:	4798      	blx	r3
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
   17118:	4b0d      	ldr	r3, [pc, #52]	; (17150 <EIC_Handler+0x5c>)
   1711a:	781b      	ldrb	r3, [r3, #0]
   1711c:	001a      	movs	r2, r3
   1711e:	4b0f      	ldr	r3, [pc, #60]	; (1715c <EIC_Handler+0x68>)
   17120:	0092      	lsls	r2, r2, #2
   17122:	58d3      	ldr	r3, [r2, r3]
   17124:	2b00      	cmp	r3, #0
   17126:	d006      	beq.n	17136 <EIC_Handler+0x42>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
   17128:	4b09      	ldr	r3, [pc, #36]	; (17150 <EIC_Handler+0x5c>)
   1712a:	781b      	ldrb	r3, [r3, #0]
   1712c:	001a      	movs	r2, r3
   1712e:	4b0b      	ldr	r3, [pc, #44]	; (1715c <EIC_Handler+0x68>)
   17130:	0092      	lsls	r2, r2, #2
   17132:	58d3      	ldr	r3, [r2, r3]
   17134:	4798      	blx	r3
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
   17136:	4b06      	ldr	r3, [pc, #24]	; (17150 <EIC_Handler+0x5c>)
   17138:	781b      	ldrb	r3, [r3, #0]
   1713a:	3301      	adds	r3, #1
   1713c:	b2da      	uxtb	r2, r3
   1713e:	4b04      	ldr	r3, [pc, #16]	; (17150 <EIC_Handler+0x5c>)
   17140:	701a      	strb	r2, [r3, #0]
   17142:	4b03      	ldr	r3, [pc, #12]	; (17150 <EIC_Handler+0x5c>)
   17144:	781b      	ldrb	r3, [r3, #0]
   17146:	2b0f      	cmp	r3, #15
   17148:	d9da      	bls.n	17100 <EIC_Handler+0xc>
			}
		}
	}
}
   1714a:	46c0      	nop			; (mov r8, r8)
   1714c:	46bd      	mov	sp, r7
   1714e:	bd80      	pop	{r7, pc}
   17150:	20002f3c 	.word	0x20002f3c
   17154:	00017075 	.word	0x00017075
   17158:	000170b9 	.word	0x000170b9
   1715c:	20002f40 	.word	0x20002f40

00017160 <system_gclk_chan_get_config_defaults>:
{
   17160:	b580      	push	{r7, lr}
   17162:	b082      	sub	sp, #8
   17164:	af00      	add	r7, sp, #0
   17166:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
   17168:	687b      	ldr	r3, [r7, #4]
   1716a:	2200      	movs	r2, #0
   1716c:	701a      	strb	r2, [r3, #0]
}
   1716e:	46c0      	nop			; (mov r8, r8)
   17170:	46bd      	mov	sp, r7
   17172:	b002      	add	sp, #8
   17174:	bd80      	pop	{r7, pc}
	...

00017178 <system_apb_clock_set_mask>:
{
   17178:	b580      	push	{r7, lr}
   1717a:	b082      	sub	sp, #8
   1717c:	af00      	add	r7, sp, #0
   1717e:	0002      	movs	r2, r0
   17180:	6039      	str	r1, [r7, #0]
   17182:	1dfb      	adds	r3, r7, #7
   17184:	701a      	strb	r2, [r3, #0]
	switch (bus) {
   17186:	1dfb      	adds	r3, r7, #7
   17188:	781b      	ldrb	r3, [r3, #0]
   1718a:	2b01      	cmp	r3, #1
   1718c:	d00a      	beq.n	171a4 <system_apb_clock_set_mask+0x2c>
   1718e:	2b02      	cmp	r3, #2
   17190:	d00f      	beq.n	171b2 <system_apb_clock_set_mask+0x3a>
   17192:	2b00      	cmp	r3, #0
   17194:	d114      	bne.n	171c0 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
   17196:	4b0e      	ldr	r3, [pc, #56]	; (171d0 <system_apb_clock_set_mask+0x58>)
   17198:	4a0d      	ldr	r2, [pc, #52]	; (171d0 <system_apb_clock_set_mask+0x58>)
   1719a:	6991      	ldr	r1, [r2, #24]
   1719c:	683a      	ldr	r2, [r7, #0]
   1719e:	430a      	orrs	r2, r1
   171a0:	619a      	str	r2, [r3, #24]
			break;
   171a2:	e00f      	b.n	171c4 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
   171a4:	4b0a      	ldr	r3, [pc, #40]	; (171d0 <system_apb_clock_set_mask+0x58>)
   171a6:	4a0a      	ldr	r2, [pc, #40]	; (171d0 <system_apb_clock_set_mask+0x58>)
   171a8:	69d1      	ldr	r1, [r2, #28]
   171aa:	683a      	ldr	r2, [r7, #0]
   171ac:	430a      	orrs	r2, r1
   171ae:	61da      	str	r2, [r3, #28]
			break;
   171b0:	e008      	b.n	171c4 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
   171b2:	4b07      	ldr	r3, [pc, #28]	; (171d0 <system_apb_clock_set_mask+0x58>)
   171b4:	4a06      	ldr	r2, [pc, #24]	; (171d0 <system_apb_clock_set_mask+0x58>)
   171b6:	6a11      	ldr	r1, [r2, #32]
   171b8:	683a      	ldr	r2, [r7, #0]
   171ba:	430a      	orrs	r2, r1
   171bc:	621a      	str	r2, [r3, #32]
			break;
   171be:	e001      	b.n	171c4 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
   171c0:	2317      	movs	r3, #23
   171c2:	e000      	b.n	171c6 <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
   171c4:	2300      	movs	r3, #0
}
   171c6:	0018      	movs	r0, r3
   171c8:	46bd      	mov	sp, r7
   171ca:	b002      	add	sp, #8
   171cc:	bd80      	pop	{r7, pc}
   171ce:	46c0      	nop			; (mov r8, r8)
   171d0:	40000400 	.word	0x40000400

000171d4 <system_interrupt_enable>:
{
   171d4:	b580      	push	{r7, lr}
   171d6:	b082      	sub	sp, #8
   171d8:	af00      	add	r7, sp, #0
   171da:	0002      	movs	r2, r0
   171dc:	1dfb      	adds	r3, r7, #7
   171de:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
   171e0:	4b06      	ldr	r3, [pc, #24]	; (171fc <system_interrupt_enable+0x28>)
   171e2:	1dfa      	adds	r2, r7, #7
   171e4:	7812      	ldrb	r2, [r2, #0]
   171e6:	0011      	movs	r1, r2
   171e8:	221f      	movs	r2, #31
   171ea:	400a      	ands	r2, r1
   171ec:	2101      	movs	r1, #1
   171ee:	4091      	lsls	r1, r2
   171f0:	000a      	movs	r2, r1
   171f2:	601a      	str	r2, [r3, #0]
}
   171f4:	46c0      	nop			; (mov r8, r8)
   171f6:	46bd      	mov	sp, r7
   171f8:	b002      	add	sp, #8
   171fa:	bd80      	pop	{r7, pc}
   171fc:	e000e100 	.word	0xe000e100

00017200 <extint_is_syncing>:
 *
 * \retval true  If the module synchronization is ongoing
 * \retval false If the module has completed synchronization
 */
static inline bool extint_is_syncing(void)
{
   17200:	b580      	push	{r7, lr}
   17202:	b082      	sub	sp, #8
   17204:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
   17206:	4b0f      	ldr	r3, [pc, #60]	; (17244 <extint_is_syncing+0x44>)
   17208:	603b      	str	r3, [r7, #0]

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
   1720a:	2300      	movs	r3, #0
   1720c:	607b      	str	r3, [r7, #4]
   1720e:	e011      	b.n	17234 <extint_is_syncing+0x34>
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
   17210:	687b      	ldr	r3, [r7, #4]
   17212:	009b      	lsls	r3, r3, #2
   17214:	2208      	movs	r2, #8
   17216:	4694      	mov	ip, r2
   17218:	44bc      	add	ip, r7
   1721a:	4463      	add	r3, ip
   1721c:	3b08      	subs	r3, #8
   1721e:	681b      	ldr	r3, [r3, #0]
   17220:	785b      	ldrb	r3, [r3, #1]
   17222:	b2db      	uxtb	r3, r3
   17224:	b25b      	sxtb	r3, r3
   17226:	2b00      	cmp	r3, #0
   17228:	da01      	bge.n	1722e <extint_is_syncing+0x2e>
			return true;
   1722a:	2301      	movs	r3, #1
   1722c:	e006      	b.n	1723c <extint_is_syncing+0x3c>
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
   1722e:	687b      	ldr	r3, [r7, #4]
   17230:	3301      	adds	r3, #1
   17232:	607b      	str	r3, [r7, #4]
   17234:	687b      	ldr	r3, [r7, #4]
   17236:	2b00      	cmp	r3, #0
   17238:	d0ea      	beq.n	17210 <extint_is_syncing+0x10>
		}
	}
	return false;
   1723a:	2300      	movs	r3, #0
}
   1723c:	0018      	movs	r0, r3
   1723e:	46bd      	mov	sp, r7
   17240:	b002      	add	sp, #8
   17242:	bd80      	pop	{r7, pc}
   17244:	40001800 	.word	0x40001800

00017248 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
   17248:	b580      	push	{r7, lr}
   1724a:	b084      	sub	sp, #16
   1724c:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
   1724e:	4b2d      	ldr	r3, [pc, #180]	; (17304 <_system_extint_init+0xbc>)
   17250:	607b      	str	r3, [r7, #4]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_EIC);
   17252:	2140      	movs	r1, #64	; 0x40
   17254:	2000      	movs	r0, #0
   17256:	4b2c      	ldr	r3, [pc, #176]	; (17308 <_system_extint_init+0xc0>)
   17258:	4798      	blx	r3

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
   1725a:	003b      	movs	r3, r7
   1725c:	0018      	movs	r0, r3
   1725e:	4b2b      	ldr	r3, [pc, #172]	; (1730c <_system_extint_init+0xc4>)
   17260:	4798      	blx	r3
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
   17262:	003b      	movs	r3, r7
   17264:	2200      	movs	r2, #0
   17266:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
   17268:	003b      	movs	r3, r7
   1726a:	0019      	movs	r1, r3
   1726c:	2005      	movs	r0, #5
   1726e:	4b28      	ldr	r3, [pc, #160]	; (17310 <_system_extint_init+0xc8>)
   17270:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
   17272:	2005      	movs	r0, #5
   17274:	4b27      	ldr	r3, [pc, #156]	; (17314 <_system_extint_init+0xcc>)
   17276:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
   17278:	2300      	movs	r3, #0
   1727a:	60fb      	str	r3, [r7, #12]
   1727c:	e018      	b.n	172b0 <_system_extint_init+0x68>
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
   1727e:	68fb      	ldr	r3, [r7, #12]
   17280:	009b      	lsls	r3, r3, #2
   17282:	2210      	movs	r2, #16
   17284:	4694      	mov	ip, r2
   17286:	44bc      	add	ip, r7
   17288:	4463      	add	r3, ip
   1728a:	3b0c      	subs	r3, #12
   1728c:	681a      	ldr	r2, [r3, #0]
   1728e:	68fb      	ldr	r3, [r7, #12]
   17290:	009b      	lsls	r3, r3, #2
   17292:	2110      	movs	r1, #16
   17294:	468c      	mov	ip, r1
   17296:	44bc      	add	ip, r7
   17298:	4463      	add	r3, ip
   1729a:	3b0c      	subs	r3, #12
   1729c:	681b      	ldr	r3, [r3, #0]
   1729e:	781b      	ldrb	r3, [r3, #0]
   172a0:	b2db      	uxtb	r3, r3
   172a2:	2101      	movs	r1, #1
   172a4:	430b      	orrs	r3, r1
   172a6:	b2db      	uxtb	r3, r3
   172a8:	7013      	strb	r3, [r2, #0]
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
   172aa:	68fb      	ldr	r3, [r7, #12]
   172ac:	3301      	adds	r3, #1
   172ae:	60fb      	str	r3, [r7, #12]
   172b0:	68fb      	ldr	r3, [r7, #12]
   172b2:	2b00      	cmp	r3, #0
   172b4:	d0e3      	beq.n	1727e <_system_extint_init+0x36>
	}

	while (extint_is_syncing()) {
   172b6:	46c0      	nop			; (mov r8, r8)
   172b8:	4b17      	ldr	r3, [pc, #92]	; (17318 <_system_extint_init+0xd0>)
   172ba:	4798      	blx	r3
   172bc:	1e03      	subs	r3, r0, #0
   172be:	d1fb      	bne.n	172b8 <_system_extint_init+0x70>
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
   172c0:	230b      	movs	r3, #11
   172c2:	18fb      	adds	r3, r7, r3
   172c4:	2200      	movs	r2, #0
   172c6:	701a      	strb	r2, [r3, #0]
   172c8:	e00d      	b.n	172e6 <_system_extint_init+0x9e>
		_extint_dev.callbacks[j] = NULL;
   172ca:	230b      	movs	r3, #11
   172cc:	18fb      	adds	r3, r7, r3
   172ce:	781a      	ldrb	r2, [r3, #0]
   172d0:	4b12      	ldr	r3, [pc, #72]	; (1731c <_system_extint_init+0xd4>)
   172d2:	0092      	lsls	r2, r2, #2
   172d4:	2100      	movs	r1, #0
   172d6:	50d1      	str	r1, [r2, r3]
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
   172d8:	230b      	movs	r3, #11
   172da:	18fb      	adds	r3, r7, r3
   172dc:	781a      	ldrb	r2, [r3, #0]
   172de:	230b      	movs	r3, #11
   172e0:	18fb      	adds	r3, r7, r3
   172e2:	3201      	adds	r2, #1
   172e4:	701a      	strb	r2, [r3, #0]
   172e6:	230b      	movs	r3, #11
   172e8:	18fb      	adds	r3, r7, r3
   172ea:	781b      	ldrb	r3, [r3, #0]
   172ec:	2b0f      	cmp	r3, #15
   172ee:	d9ec      	bls.n	172ca <_system_extint_init+0x82>
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
   172f0:	2004      	movs	r0, #4
   172f2:	4b0b      	ldr	r3, [pc, #44]	; (17320 <_system_extint_init+0xd8>)
   172f4:	4798      	blx	r3
#endif

	/* Enables the driver for further use */
	_extint_enable();
   172f6:	4b0b      	ldr	r3, [pc, #44]	; (17324 <_system_extint_init+0xdc>)
   172f8:	4798      	blx	r3
}
   172fa:	46c0      	nop			; (mov r8, r8)
   172fc:	46bd      	mov	sp, r7
   172fe:	b004      	add	sp, #16
   17300:	bd80      	pop	{r7, pc}
   17302:	46c0      	nop			; (mov r8, r8)
   17304:	40001800 	.word	0x40001800
   17308:	00017179 	.word	0x00017179
   1730c:	00017161 	.word	0x00017161
   17310:	000192f5 	.word	0x000192f5
   17314:	00019339 	.word	0x00019339
   17318:	00017201 	.word	0x00017201
   1731c:	20002f40 	.word	0x20002f40
   17320:	000171d5 	.word	0x000171d5
   17324:	00017329 	.word	0x00017329

00017328 <_extint_enable>:
 *
 * Enables EIC modules.
 * Registered callback list will not be affected if callback mode is used.
 */
void _extint_enable(void)
{
   17328:	b580      	push	{r7, lr}
   1732a:	b082      	sub	sp, #8
   1732c:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
   1732e:	4b15      	ldr	r3, [pc, #84]	; (17384 <_extint_enable+0x5c>)
   17330:	603b      	str	r3, [r7, #0]

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
   17332:	2300      	movs	r3, #0
   17334:	607b      	str	r3, [r7, #4]
   17336:	e018      	b.n	1736a <_extint_enable+0x42>
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
   17338:	687b      	ldr	r3, [r7, #4]
   1733a:	009b      	lsls	r3, r3, #2
   1733c:	2208      	movs	r2, #8
   1733e:	4694      	mov	ip, r2
   17340:	44bc      	add	ip, r7
   17342:	4463      	add	r3, ip
   17344:	3b08      	subs	r3, #8
   17346:	681a      	ldr	r2, [r3, #0]
   17348:	687b      	ldr	r3, [r7, #4]
   1734a:	009b      	lsls	r3, r3, #2
   1734c:	2108      	movs	r1, #8
   1734e:	468c      	mov	ip, r1
   17350:	44bc      	add	ip, r7
   17352:	4463      	add	r3, ip
   17354:	3b08      	subs	r3, #8
   17356:	681b      	ldr	r3, [r3, #0]
   17358:	781b      	ldrb	r3, [r3, #0]
   1735a:	b2db      	uxtb	r3, r3
   1735c:	2102      	movs	r1, #2
   1735e:	430b      	orrs	r3, r1
   17360:	b2db      	uxtb	r3, r3
   17362:	7013      	strb	r3, [r2, #0]
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
   17364:	687b      	ldr	r3, [r7, #4]
   17366:	3301      	adds	r3, #1
   17368:	607b      	str	r3, [r7, #4]
   1736a:	687b      	ldr	r3, [r7, #4]
   1736c:	2b00      	cmp	r3, #0
   1736e:	d0e3      	beq.n	17338 <_extint_enable+0x10>
	}

	while (extint_is_syncing()) {
   17370:	46c0      	nop			; (mov r8, r8)
   17372:	4b05      	ldr	r3, [pc, #20]	; (17388 <_extint_enable+0x60>)
   17374:	4798      	blx	r3
   17376:	1e03      	subs	r3, r0, #0
   17378:	d1fb      	bne.n	17372 <_extint_enable+0x4a>
		/* Wait for all hardware modules to complete synchronization */
	}
}
   1737a:	46c0      	nop			; (mov r8, r8)
   1737c:	46bd      	mov	sp, r7
   1737e:	b002      	add	sp, #8
   17380:	bd80      	pop	{r7, pc}
   17382:	46c0      	nop			; (mov r8, r8)
   17384:	40001800 	.word	0x40001800
   17388:	00017201 	.word	0x00017201

0001738c <system_pinmux_get_config_defaults>:
{
   1738c:	b580      	push	{r7, lr}
   1738e:	b082      	sub	sp, #8
   17390:	af00      	add	r7, sp, #0
   17392:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
   17394:	687b      	ldr	r3, [r7, #4]
   17396:	2280      	movs	r2, #128	; 0x80
   17398:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
   1739a:	687b      	ldr	r3, [r7, #4]
   1739c:	2200      	movs	r2, #0
   1739e:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
   173a0:	687b      	ldr	r3, [r7, #4]
   173a2:	2201      	movs	r2, #1
   173a4:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
   173a6:	687b      	ldr	r3, [r7, #4]
   173a8:	2200      	movs	r2, #0
   173aa:	70da      	strb	r2, [r3, #3]
}
   173ac:	46c0      	nop			; (mov r8, r8)
   173ae:	46bd      	mov	sp, r7
   173b0:	b002      	add	sp, #8
   173b2:	bd80      	pop	{r7, pc}

000173b4 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
   173b4:	b580      	push	{r7, lr}
   173b6:	b084      	sub	sp, #16
   173b8:	af00      	add	r7, sp, #0
   173ba:	0002      	movs	r2, r0
   173bc:	6039      	str	r1, [r7, #0]
   173be:	1dfb      	adds	r3, r7, #7
   173c0:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);
   173c2:	230c      	movs	r3, #12
   173c4:	18fb      	adds	r3, r7, r3
   173c6:	0018      	movs	r0, r3
   173c8:	4b10      	ldr	r3, [pc, #64]	; (1740c <port_pin_set_config+0x58>)
   173ca:	4798      	blx	r3

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
   173cc:	230c      	movs	r3, #12
   173ce:	18fb      	adds	r3, r7, r3
   173d0:	2280      	movs	r2, #128	; 0x80
   173d2:	701a      	strb	r2, [r3, #0]
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
   173d4:	683b      	ldr	r3, [r7, #0]
   173d6:	781a      	ldrb	r2, [r3, #0]
   173d8:	230c      	movs	r3, #12
   173da:	18fb      	adds	r3, r7, r3
   173dc:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
   173de:	683b      	ldr	r3, [r7, #0]
   173e0:	785a      	ldrb	r2, [r3, #1]
   173e2:	230c      	movs	r3, #12
   173e4:	18fb      	adds	r3, r7, r3
   173e6:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
   173e8:	683b      	ldr	r3, [r7, #0]
   173ea:	789a      	ldrb	r2, [r3, #2]
   173ec:	230c      	movs	r3, #12
   173ee:	18fb      	adds	r3, r7, r3
   173f0:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
   173f2:	230c      	movs	r3, #12
   173f4:	18fa      	adds	r2, r7, r3
   173f6:	1dfb      	adds	r3, r7, #7
   173f8:	781b      	ldrb	r3, [r3, #0]
   173fa:	0011      	movs	r1, r2
   173fc:	0018      	movs	r0, r3
   173fe:	4b04      	ldr	r3, [pc, #16]	; (17410 <port_pin_set_config+0x5c>)
   17400:	4798      	blx	r3
}
   17402:	46c0      	nop			; (mov r8, r8)
   17404:	46bd      	mov	sp, r7
   17406:	b004      	add	sp, #16
   17408:	bd80      	pop	{r7, pc}
   1740a:	46c0      	nop			; (mov r8, r8)
   1740c:	0001738d 	.word	0x0001738d
   17410:	00019655 	.word	0x00019655

00017414 <_rtc_interrupt_handler>:
 * \internal Interrupt handler for RTC
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
   17414:	b580      	push	{r7, lr}
   17416:	b086      	sub	sp, #24
   17418:	af00      	add	r7, sp, #0
   1741a:	6078      	str	r0, [r7, #4]
	struct rtc_module *module = _rtc_instance[instance_index];
   1741c:	4b28      	ldr	r3, [pc, #160]	; (174c0 <_rtc_interrupt_handler+0xac>)
   1741e:	687a      	ldr	r2, [r7, #4]
   17420:	0092      	lsls	r2, r2, #2
   17422:	58d3      	ldr	r3, [r2, r3]
   17424:	617b      	str	r3, [r7, #20]

	Rtc *const rtc_module = module->hw;
   17426:	697b      	ldr	r3, [r7, #20]
   17428:	681b      	ldr	r3, [r3, #0]
   1742a:	613b      	str	r3, [r7, #16]

	/* Combine callback registered and enabled masks */
	uint16_t callback_mask = module->enabled_callback;
   1742c:	230e      	movs	r3, #14
   1742e:	18fb      	adds	r3, r7, r3
   17430:	697a      	ldr	r2, [r7, #20]
   17432:	8a52      	ldrh	r2, [r2, #18]
   17434:	801a      	strh	r2, [r3, #0]
	callback_mask &= module->registered_callback;
   17436:	697b      	ldr	r3, [r7, #20]
   17438:	8a1b      	ldrh	r3, [r3, #16]
   1743a:	b29a      	uxth	r2, r3
   1743c:	230e      	movs	r3, #14
   1743e:	18fb      	adds	r3, r7, r3
   17440:	210e      	movs	r1, #14
   17442:	1879      	adds	r1, r7, r1
   17444:	8809      	ldrh	r1, [r1, #0]
   17446:	400a      	ands	r2, r1
   17448:	801a      	strh	r2, [r3, #0]

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE2.INTFLAG.reg;
   1744a:	693b      	ldr	r3, [r7, #16]
   1744c:	7a1b      	ldrb	r3, [r3, #8]
   1744e:	b2da      	uxtb	r2, r3
   17450:	230c      	movs	r3, #12
   17452:	18fb      	adds	r3, r7, r3
   17454:	801a      	strh	r2, [r3, #0]
	interrupt_status &= rtc_module->MODE2.INTENSET.reg;
   17456:	693b      	ldr	r3, [r7, #16]
   17458:	79db      	ldrb	r3, [r3, #7]
   1745a:	b2db      	uxtb	r3, r3
   1745c:	b29a      	uxth	r2, r3
   1745e:	230c      	movs	r3, #12
   17460:	18fb      	adds	r3, r7, r3
   17462:	210c      	movs	r1, #12
   17464:	1879      	adds	r1, r7, r1
   17466:	8809      	ldrh	r1, [r1, #0]
   17468:	400a      	ands	r2, r1
   1746a:	801a      	strh	r2, [r3, #0]

	if (interrupt_status & RTC_MODE2_INTFLAG_OVF) {
   1746c:	230c      	movs	r3, #12
   1746e:	18fb      	adds	r3, r7, r3
   17470:	881b      	ldrh	r3, [r3, #0]
   17472:	2280      	movs	r2, #128	; 0x80
   17474:	4013      	ands	r3, r2
   17476:	d00c      	beq.n	17492 <_rtc_interrupt_handler+0x7e>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_OVERFLOW)) {
   17478:	230e      	movs	r3, #14
   1747a:	18fb      	adds	r3, r7, r3
   1747c:	881b      	ldrh	r3, [r3, #0]
   1747e:	2202      	movs	r2, #2
   17480:	4013      	ands	r3, r2
   17482:	d002      	beq.n	1748a <_rtc_interrupt_handler+0x76>
			module->callbacks[RTC_CALENDAR_CALLBACK_OVERFLOW]();
   17484:	697b      	ldr	r3, [r7, #20]
   17486:	68db      	ldr	r3, [r3, #12]
   17488:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_OVF;
   1748a:	693b      	ldr	r3, [r7, #16]
   1748c:	2280      	movs	r2, #128	; 0x80
   1748e:	721a      	strb	r2, [r3, #8]
		}
		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 3);
		#endif
	}
}
   17490:	e011      	b.n	174b6 <_rtc_interrupt_handler+0xa2>
	} else if (interrupt_status & RTC_MODE2_INTFLAG_ALARM(1 << 0)) {
   17492:	230c      	movs	r3, #12
   17494:	18fb      	adds	r3, r7, r3
   17496:	881b      	ldrh	r3, [r3, #0]
   17498:	2201      	movs	r2, #1
   1749a:	4013      	ands	r3, r2
   1749c:	d00b      	beq.n	174b6 <_rtc_interrupt_handler+0xa2>
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_ALARM_0)) {
   1749e:	230e      	movs	r3, #14
   174a0:	18fb      	adds	r3, r7, r3
   174a2:	881b      	ldrh	r3, [r3, #0]
   174a4:	2201      	movs	r2, #1
   174a6:	4013      	ands	r3, r2
   174a8:	d002      	beq.n	174b0 <_rtc_interrupt_handler+0x9c>
			module->callbacks[RTC_CALENDAR_CALLBACK_ALARM_0]();
   174aa:	697b      	ldr	r3, [r7, #20]
   174ac:	689b      	ldr	r3, [r3, #8]
   174ae:	4798      	blx	r3
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 0);
   174b0:	693b      	ldr	r3, [r7, #16]
   174b2:	2201      	movs	r2, #1
   174b4:	721a      	strb	r2, [r3, #8]
}
   174b6:	46c0      	nop			; (mov r8, r8)
   174b8:	46bd      	mov	sp, r7
   174ba:	b006      	add	sp, #24
   174bc:	bd80      	pop	{r7, pc}
   174be:	46c0      	nop			; (mov r8, r8)
   174c0:	20002f80 	.word	0x20002f80

000174c4 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
   174c4:	b580      	push	{r7, lr}
   174c6:	af00      	add	r7, sp, #0
	_rtc_interrupt_handler(0);
   174c8:	2000      	movs	r0, #0
   174ca:	4b02      	ldr	r3, [pc, #8]	; (174d4 <RTC_Handler+0x10>)
   174cc:	4798      	blx	r3
}
   174ce:	46c0      	nop			; (mov r8, r8)
   174d0:	46bd      	mov	sp, r7
   174d2:	bd80      	pop	{r7, pc}
   174d4:	00017415 	.word	0x00017415

000174d8 <system_gclk_chan_get_config_defaults>:
{
   174d8:	b580      	push	{r7, lr}
   174da:	b082      	sub	sp, #8
   174dc:	af00      	add	r7, sp, #0
   174de:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
   174e0:	687b      	ldr	r3, [r7, #4]
   174e2:	2200      	movs	r2, #0
   174e4:	701a      	strb	r2, [r3, #0]
}
   174e6:	46c0      	nop			; (mov r8, r8)
   174e8:	46bd      	mov	sp, r7
   174ea:	b002      	add	sp, #8
   174ec:	bd80      	pop	{r7, pc}

000174ee <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
   174ee:	b5f0      	push	{r4, r5, r6, r7, lr}
   174f0:	b08d      	sub	sp, #52	; 0x34
   174f2:	af00      	add	r7, sp, #0
   174f4:	60b8      	str	r0, [r7, #8]
   174f6:	60f9      	str	r1, [r7, #12]
   174f8:	603a      	str	r2, [r7, #0]
   174fa:	607b      	str	r3, [r7, #4]
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
   174fc:	2300      	movs	r3, #0
   174fe:	2400      	movs	r4, #0
   17500:	623b      	str	r3, [r7, #32]
   17502:	627c      	str	r4, [r7, #36]	; 0x24
   17504:	2300      	movs	r3, #0
   17506:	2400      	movs	r4, #0
   17508:	61bb      	str	r3, [r7, #24]
   1750a:	61fc      	str	r4, [r7, #28]
	for (i = 63; i >= 0; i--) {
   1750c:	233f      	movs	r3, #63	; 0x3f
   1750e:	62fb      	str	r3, [r7, #44]	; 0x2c
   17510:	e053      	b.n	175ba <long_division+0xcc>
		bit_shift = (uint64_t)1 << i;
   17512:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   17514:	3b20      	subs	r3, #32
   17516:	2b00      	cmp	r3, #0
   17518:	db04      	blt.n	17524 <long_division+0x36>
   1751a:	2201      	movs	r2, #1
   1751c:	409a      	lsls	r2, r3
   1751e:	0013      	movs	r3, r2
   17520:	617b      	str	r3, [r7, #20]
   17522:	e00b      	b.n	1753c <long_division+0x4e>
   17524:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   17526:	2220      	movs	r2, #32
   17528:	1ad3      	subs	r3, r2, r3
   1752a:	2201      	movs	r2, #1
   1752c:	40da      	lsrs	r2, r3
   1752e:	0013      	movs	r3, r2
   17530:	2100      	movs	r1, #0
   17532:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   17534:	4091      	lsls	r1, r2
   17536:	000a      	movs	r2, r1
   17538:	4313      	orrs	r3, r2
   1753a:	617b      	str	r3, [r7, #20]
   1753c:	2201      	movs	r2, #1
   1753e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   17540:	409a      	lsls	r2, r3
   17542:	0013      	movs	r3, r2
   17544:	613b      	str	r3, [r7, #16]

		r = r << 1;
   17546:	69bb      	ldr	r3, [r7, #24]
   17548:	69fc      	ldr	r4, [r7, #28]
   1754a:	18db      	adds	r3, r3, r3
   1754c:	4164      	adcs	r4, r4
   1754e:	61bb      	str	r3, [r7, #24]
   17550:	61fc      	str	r4, [r7, #28]

		if (n & bit_shift) {
   17552:	68bb      	ldr	r3, [r7, #8]
   17554:	693a      	ldr	r2, [r7, #16]
   17556:	401a      	ands	r2, r3
   17558:	0015      	movs	r5, r2
   1755a:	68fb      	ldr	r3, [r7, #12]
   1755c:	697a      	ldr	r2, [r7, #20]
   1755e:	401a      	ands	r2, r3
   17560:	0016      	movs	r6, r2
   17562:	002b      	movs	r3, r5
   17564:	4333      	orrs	r3, r6
   17566:	d007      	beq.n	17578 <long_division+0x8a>
			r |= 0x01;
   17568:	69bb      	ldr	r3, [r7, #24]
   1756a:	2201      	movs	r2, #1
   1756c:	4313      	orrs	r3, r2
   1756e:	61bb      	str	r3, [r7, #24]
   17570:	69fb      	ldr	r3, [r7, #28]
   17572:	2200      	movs	r2, #0
   17574:	4313      	orrs	r3, r2
   17576:	61fb      	str	r3, [r7, #28]
		}

		if (r >= d) {
   17578:	687a      	ldr	r2, [r7, #4]
   1757a:	69fb      	ldr	r3, [r7, #28]
   1757c:	429a      	cmp	r2, r3
   1757e:	d819      	bhi.n	175b4 <long_division+0xc6>
   17580:	687a      	ldr	r2, [r7, #4]
   17582:	69fb      	ldr	r3, [r7, #28]
   17584:	429a      	cmp	r2, r3
   17586:	d103      	bne.n	17590 <long_division+0xa2>
   17588:	683a      	ldr	r2, [r7, #0]
   1758a:	69bb      	ldr	r3, [r7, #24]
   1758c:	429a      	cmp	r2, r3
   1758e:	d811      	bhi.n	175b4 <long_division+0xc6>
			r = r - d;
   17590:	69b9      	ldr	r1, [r7, #24]
   17592:	69fa      	ldr	r2, [r7, #28]
   17594:	683b      	ldr	r3, [r7, #0]
   17596:	687c      	ldr	r4, [r7, #4]
   17598:	1ac9      	subs	r1, r1, r3
   1759a:	41a2      	sbcs	r2, r4
   1759c:	000b      	movs	r3, r1
   1759e:	0014      	movs	r4, r2
   175a0:	61bb      	str	r3, [r7, #24]
   175a2:	61fc      	str	r4, [r7, #28]
			q |= bit_shift;
   175a4:	6a3a      	ldr	r2, [r7, #32]
   175a6:	693b      	ldr	r3, [r7, #16]
   175a8:	4313      	orrs	r3, r2
   175aa:	623b      	str	r3, [r7, #32]
   175ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   175ae:	697b      	ldr	r3, [r7, #20]
   175b0:	4313      	orrs	r3, r2
   175b2:	627b      	str	r3, [r7, #36]	; 0x24
	for (i = 63; i >= 0; i--) {
   175b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   175b6:	3b01      	subs	r3, #1
   175b8:	62fb      	str	r3, [r7, #44]	; 0x2c
   175ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   175bc:	2b00      	cmp	r3, #0
   175be:	daa8      	bge.n	17512 <long_division+0x24>
		}
	}

	return q;
   175c0:	6a3b      	ldr	r3, [r7, #32]
   175c2:	6a7c      	ldr	r4, [r7, #36]	; 0x24
}
   175c4:	0018      	movs	r0, r3
   175c6:	0021      	movs	r1, r4
   175c8:	46bd      	mov	sp, r7
   175ca:	b00d      	add	sp, #52	; 0x34
   175cc:	bdf0      	pop	{r4, r5, r6, r7, pc}

000175ce <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
   175ce:	b580      	push	{r7, lr}
   175d0:	b086      	sub	sp, #24
   175d2:	af00      	add	r7, sp, #0
   175d4:	60f8      	str	r0, [r7, #12]
   175d6:	60b9      	str	r1, [r7, #8]
   175d8:	607a      	str	r2, [r7, #4]
	/* Baud value variable */
	uint16_t baud_calculated = 0;
   175da:	2316      	movs	r3, #22
   175dc:	18fb      	adds	r3, r7, r3
   175de:	2200      	movs	r2, #0
   175e0:	801a      	strh	r2, [r3, #0]
	uint32_t clock_value = external_clock;
   175e2:	68bb      	ldr	r3, [r7, #8]
   175e4:	613b      	str	r3, [r7, #16]


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
   175e6:	68bb      	ldr	r3, [r7, #8]
   175e8:	085a      	lsrs	r2, r3, #1
   175ea:	68fb      	ldr	r3, [r7, #12]
   175ec:	429a      	cmp	r2, r3
   175ee:	d201      	bcs.n	175f4 <_sercom_get_sync_baud_val+0x26>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
   175f0:	2340      	movs	r3, #64	; 0x40
   175f2:	e026      	b.n	17642 <_sercom_get_sync_baud_val+0x74>
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
   175f4:	68bb      	ldr	r3, [r7, #8]
   175f6:	085b      	lsrs	r3, r3, #1
   175f8:	613b      	str	r3, [r7, #16]
	while (clock_value >= baudrate) {
   175fa:	e00a      	b.n	17612 <_sercom_get_sync_baud_val+0x44>
		clock_value = clock_value - baudrate;
   175fc:	693a      	ldr	r2, [r7, #16]
   175fe:	68fb      	ldr	r3, [r7, #12]
   17600:	1ad3      	subs	r3, r2, r3
   17602:	613b      	str	r3, [r7, #16]
		baud_calculated++;
   17604:	2316      	movs	r3, #22
   17606:	18fb      	adds	r3, r7, r3
   17608:	881a      	ldrh	r2, [r3, #0]
   1760a:	2316      	movs	r3, #22
   1760c:	18fb      	adds	r3, r7, r3
   1760e:	3201      	adds	r2, #1
   17610:	801a      	strh	r2, [r3, #0]
	while (clock_value >= baudrate) {
   17612:	693a      	ldr	r2, [r7, #16]
   17614:	68fb      	ldr	r3, [r7, #12]
   17616:	429a      	cmp	r2, r3
   17618:	d2f0      	bcs.n	175fc <_sercom_get_sync_baud_val+0x2e>
	}
	baud_calculated = baud_calculated - 1;
   1761a:	2316      	movs	r3, #22
   1761c:	18fb      	adds	r3, r7, r3
   1761e:	2216      	movs	r2, #22
   17620:	18ba      	adds	r2, r7, r2
   17622:	8812      	ldrh	r2, [r2, #0]
   17624:	3a01      	subs	r2, #1
   17626:	801a      	strh	r2, [r3, #0]

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
   17628:	2316      	movs	r3, #22
   1762a:	18fb      	adds	r3, r7, r3
   1762c:	881b      	ldrh	r3, [r3, #0]
   1762e:	2bff      	cmp	r3, #255	; 0xff
   17630:	d901      	bls.n	17636 <_sercom_get_sync_baud_val+0x68>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
   17632:	2340      	movs	r3, #64	; 0x40
   17634:	e005      	b.n	17642 <_sercom_get_sync_baud_val+0x74>
	} else {
		*baudvalue = baud_calculated;
   17636:	687b      	ldr	r3, [r7, #4]
   17638:	2216      	movs	r2, #22
   1763a:	18ba      	adds	r2, r7, r2
   1763c:	8812      	ldrh	r2, [r2, #0]
   1763e:	801a      	strh	r2, [r3, #0]
		return STATUS_OK;
   17640:	2300      	movs	r3, #0
	}
}
   17642:	0018      	movs	r0, r3
   17644:	46bd      	mov	sp, r7
   17646:	b006      	add	sp, #24
   17648:	bd80      	pop	{r7, pc}
	...

0001764c <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
   1764c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1764e:	b0a1      	sub	sp, #132	; 0x84
   17650:	af00      	add	r7, sp, #0
   17652:	64f8      	str	r0, [r7, #76]	; 0x4c
   17654:	64b9      	str	r1, [r7, #72]	; 0x48
   17656:	647a      	str	r2, [r7, #68]	; 0x44
   17658:	2243      	movs	r2, #67	; 0x43
   1765a:	18ba      	adds	r2, r7, r2
   1765c:	7013      	strb	r3, [r2, #0]
	/* Temporary variables  */
	uint64_t ratio = 0;
   1765e:	2300      	movs	r3, #0
   17660:	2400      	movs	r4, #0
   17662:	673b      	str	r3, [r7, #112]	; 0x70
   17664:	677c      	str	r4, [r7, #116]	; 0x74
	uint64_t scale = 0;
   17666:	2300      	movs	r3, #0
   17668:	2400      	movs	r4, #0
   1766a:	66bb      	str	r3, [r7, #104]	; 0x68
   1766c:	66fc      	str	r4, [r7, #108]	; 0x6c
	uint64_t baud_calculated = 0;
   1766e:	2300      	movs	r3, #0
   17670:	2400      	movs	r4, #0
   17672:	67bb      	str	r3, [r7, #120]	; 0x78
   17674:	67fc      	str	r4, [r7, #124]	; 0x7c
	uint8_t baud_fp;
	uint32_t baud_int = 0;
   17676:	2300      	movs	r3, #0
   17678:	667b      	str	r3, [r7, #100]	; 0x64
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
   1767a:	2358      	movs	r3, #88	; 0x58
   1767c:	2240      	movs	r2, #64	; 0x40
   1767e:	4694      	mov	ip, r2
   17680:	44bc      	add	ip, r7
   17682:	4463      	add	r3, ip
   17684:	781a      	ldrb	r2, [r3, #0]
   17686:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   17688:	435a      	muls	r2, r3
   1768a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
   1768c:	429a      	cmp	r2, r3
   1768e:	d901      	bls.n	17694 <_sercom_get_async_baud_val+0x48>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
   17690:	2340      	movs	r3, #64	; 0x40
   17692:	e0b3      	b.n	177fc <_sercom_get_async_baud_val+0x1b0>
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
   17694:	2343      	movs	r3, #67	; 0x43
   17696:	18fb      	adds	r3, r7, r3
   17698:	781b      	ldrb	r3, [r3, #0]
   1769a:	2b00      	cmp	r3, #0
   1769c:	d13d      	bne.n	1771a <_sercom_get_async_baud_val+0xce>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
   1769e:	2358      	movs	r3, #88	; 0x58
   176a0:	2240      	movs	r2, #64	; 0x40
   176a2:	4694      	mov	ip, r2
   176a4:	44bc      	add	ip, r7
   176a6:	4463      	add	r3, ip
   176a8:	781b      	ldrb	r3, [r3, #0]
   176aa:	b2db      	uxtb	r3, r3
   176ac:	613b      	str	r3, [r7, #16]
   176ae:	2300      	movs	r3, #0
   176b0:	617b      	str	r3, [r7, #20]
   176b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   176b4:	60bb      	str	r3, [r7, #8]
   176b6:	2300      	movs	r3, #0
   176b8:	60fb      	str	r3, [r7, #12]
   176ba:	4c52      	ldr	r4, [pc, #328]	; (17804 <_sercom_get_async_baud_val+0x1b8>)
   176bc:	68ba      	ldr	r2, [r7, #8]
   176be:	68fb      	ldr	r3, [r7, #12]
   176c0:	6938      	ldr	r0, [r7, #16]
   176c2:	6979      	ldr	r1, [r7, #20]
   176c4:	47a0      	blx	r4
   176c6:	0003      	movs	r3, r0
   176c8:	000c      	movs	r4, r1
   176ca:	001b      	movs	r3, r3
   176cc:	65fb      	str	r3, [r7, #92]	; 0x5c
   176ce:	2300      	movs	r3, #0
   176d0:	65bb      	str	r3, [r7, #88]	; 0x58
		ratio = long_division(temp1, peripheral_clock);
   176d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
   176d4:	603b      	str	r3, [r7, #0]
   176d6:	2300      	movs	r3, #0
   176d8:	607b      	str	r3, [r7, #4]
   176da:	6db8      	ldr	r0, [r7, #88]	; 0x58
   176dc:	6df9      	ldr	r1, [r7, #92]	; 0x5c
   176de:	683a      	ldr	r2, [r7, #0]
   176e0:	687b      	ldr	r3, [r7, #4]
   176e2:	4c49      	ldr	r4, [pc, #292]	; (17808 <_sercom_get_async_baud_val+0x1bc>)
   176e4:	47a0      	blx	r4
   176e6:	0003      	movs	r3, r0
   176e8:	000c      	movs	r4, r1
   176ea:	673b      	str	r3, [r7, #112]	; 0x70
   176ec:	677c      	str	r4, [r7, #116]	; 0x74
		scale = ((uint64_t)1 << SHIFT) - ratio;
   176ee:	2100      	movs	r1, #0
   176f0:	2201      	movs	r2, #1
   176f2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
   176f4:	6f7c      	ldr	r4, [r7, #116]	; 0x74
   176f6:	1ac9      	subs	r1, r1, r3
   176f8:	41a2      	sbcs	r2, r4
   176fa:	000b      	movs	r3, r1
   176fc:	0014      	movs	r4, r2
   176fe:	66bb      	str	r3, [r7, #104]	; 0x68
   17700:	66fc      	str	r4, [r7, #108]	; 0x6c
		baud_calculated = (65536 * scale) >> SHIFT;
   17702:	6ebb      	ldr	r3, [r7, #104]	; 0x68
   17704:	0c1b      	lsrs	r3, r3, #16
   17706:	6efa      	ldr	r2, [r7, #108]	; 0x6c
   17708:	0416      	lsls	r6, r2, #16
   1770a:	431e      	orrs	r6, r3
   1770c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
   1770e:	041d      	lsls	r5, r3, #16
   17710:	0033      	movs	r3, r6
   17712:	67bb      	str	r3, [r7, #120]	; 0x78
   17714:	2300      	movs	r3, #0
   17716:	67fb      	str	r3, [r7, #124]	; 0x7c
   17718:	e06a      	b.n	177f0 <_sercom_get_async_baud_val+0x1a4>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
   1771a:	2343      	movs	r3, #67	; 0x43
   1771c:	18fb      	adds	r3, r7, r3
   1771e:	781b      	ldrb	r3, [r3, #0]
   17720:	2b01      	cmp	r3, #1
   17722:	d165      	bne.n	177f0 <_sercom_get_async_baud_val+0x1a4>
		temp1 = ((uint64_t)baudrate * sample_num);
   17724:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   17726:	633b      	str	r3, [r7, #48]	; 0x30
   17728:	2300      	movs	r3, #0
   1772a:	637b      	str	r3, [r7, #52]	; 0x34
   1772c:	2358      	movs	r3, #88	; 0x58
   1772e:	2240      	movs	r2, #64	; 0x40
   17730:	4694      	mov	ip, r2
   17732:	44bc      	add	ip, r7
   17734:	4463      	add	r3, ip
   17736:	781b      	ldrb	r3, [r3, #0]
   17738:	b2db      	uxtb	r3, r3
   1773a:	62bb      	str	r3, [r7, #40]	; 0x28
   1773c:	2300      	movs	r3, #0
   1773e:	62fb      	str	r3, [r7, #44]	; 0x2c
   17740:	4c30      	ldr	r4, [pc, #192]	; (17804 <_sercom_get_async_baud_val+0x1b8>)
   17742:	6aba      	ldr	r2, [r7, #40]	; 0x28
   17744:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   17746:	6b38      	ldr	r0, [r7, #48]	; 0x30
   17748:	6b79      	ldr	r1, [r7, #52]	; 0x34
   1774a:	47a0      	blx	r4
   1774c:	0003      	movs	r3, r0
   1774e:	000c      	movs	r4, r1
   17750:	65bb      	str	r3, [r7, #88]	; 0x58
   17752:	65fc      	str	r4, [r7, #92]	; 0x5c
		baud_int = long_division( peripheral_clock, temp1);
   17754:	6cbb      	ldr	r3, [r7, #72]	; 0x48
   17756:	623b      	str	r3, [r7, #32]
   17758:	2300      	movs	r3, #0
   1775a:	627b      	str	r3, [r7, #36]	; 0x24
   1775c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
   1775e:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
   17760:	001a      	movs	r2, r3
   17762:	0023      	movs	r3, r4
   17764:	6a38      	ldr	r0, [r7, #32]
   17766:	6a79      	ldr	r1, [r7, #36]	; 0x24
   17768:	4c27      	ldr	r4, [pc, #156]	; (17808 <_sercom_get_async_baud_val+0x1bc>)
   1776a:	47a0      	blx	r4
   1776c:	0003      	movs	r3, r0
   1776e:	000c      	movs	r4, r1
   17770:	667b      	str	r3, [r7, #100]	; 0x64
		if(baud_int > BAUD_INT_MAX) {
   17772:	6e7a      	ldr	r2, [r7, #100]	; 0x64
   17774:	2380      	movs	r3, #128	; 0x80
   17776:	019b      	lsls	r3, r3, #6
   17778:	429a      	cmp	r2, r3
   1777a:	d901      	bls.n	17780 <_sercom_get_async_baud_val+0x134>
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
   1777c:	2340      	movs	r3, #64	; 0x40
   1777e:	e03d      	b.n	177fc <_sercom_get_async_baud_val+0x1b0>
		}
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
   17780:	6cbb      	ldr	r3, [r7, #72]	; 0x48
   17782:	61bb      	str	r3, [r7, #24]
   17784:	2300      	movs	r3, #0
   17786:	61fb      	str	r3, [r7, #28]
   17788:	69b9      	ldr	r1, [r7, #24]
   1778a:	69fa      	ldr	r2, [r7, #28]
   1778c:	000b      	movs	r3, r1
   1778e:	0f5b      	lsrs	r3, r3, #29
   17790:	0010      	movs	r0, r2
   17792:	00c0      	lsls	r0, r0, #3
   17794:	63f8      	str	r0, [r7, #60]	; 0x3c
   17796:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
   17798:	4318      	orrs	r0, r3
   1779a:	63f8      	str	r0, [r7, #60]	; 0x3c
   1779c:	000b      	movs	r3, r1
   1779e:	00db      	lsls	r3, r3, #3
   177a0:	63bb      	str	r3, [r7, #56]	; 0x38
   177a2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
   177a4:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
   177a6:	001a      	movs	r2, r3
   177a8:	0023      	movs	r3, r4
   177aa:	6bb8      	ldr	r0, [r7, #56]	; 0x38
   177ac:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
   177ae:	4c16      	ldr	r4, [pc, #88]	; (17808 <_sercom_get_async_baud_val+0x1bc>)
   177b0:	47a0      	blx	r4
   177b2:	0003      	movs	r3, r0
   177b4:	000c      	movs	r4, r1
   177b6:	65bb      	str	r3, [r7, #88]	; 0x58
   177b8:	65fc      	str	r4, [r7, #92]	; 0x5c
		baud_fp = temp1 - 8 * baud_int;
   177ba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
   177bc:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
   177be:	b2d9      	uxtb	r1, r3
   177c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
   177c2:	b2db      	uxtb	r3, r3
   177c4:	00db      	lsls	r3, r3, #3
   177c6:	b2da      	uxtb	r2, r3
   177c8:	2317      	movs	r3, #23
   177ca:	2040      	movs	r0, #64	; 0x40
   177cc:	4684      	mov	ip, r0
   177ce:	44bc      	add	ip, r7
   177d0:	4463      	add	r3, ip
   177d2:	1a8a      	subs	r2, r1, r2
   177d4:	701a      	strb	r2, [r3, #0]
		baud_calculated = baud_int | (baud_fp << 13);
   177d6:	2317      	movs	r3, #23
   177d8:	2240      	movs	r2, #64	; 0x40
   177da:	4694      	mov	ip, r2
   177dc:	44bc      	add	ip, r7
   177de:	4463      	add	r3, ip
   177e0:	781b      	ldrb	r3, [r3, #0]
   177e2:	035b      	lsls	r3, r3, #13
   177e4:	001a      	movs	r2, r3
   177e6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
   177e8:	4313      	orrs	r3, r2
   177ea:	67bb      	str	r3, [r7, #120]	; 0x78
   177ec:	2300      	movs	r3, #0
   177ee:	67fb      	str	r3, [r7, #124]	; 0x7c
	}

	*baudval = baud_calculated;
   177f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
   177f2:	6ffc      	ldr	r4, [r7, #124]	; 0x7c
   177f4:	b29a      	uxth	r2, r3
   177f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
   177f8:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
   177fa:	2300      	movs	r3, #0
}
   177fc:	0018      	movs	r0, r3
   177fe:	46bd      	mov	sp, r7
   17800:	b021      	add	sp, #132	; 0x84
   17802:	bdf0      	pop	{r4, r5, r6, r7, pc}
   17804:	00019be5 	.word	0x00019be5
   17808:	000174ef 	.word	0x000174ef

0001780c <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
   1780c:	b580      	push	{r7, lr}
   1780e:	b084      	sub	sp, #16
   17810:	af00      	add	r7, sp, #0
   17812:	0002      	movs	r2, r0
   17814:	1dfb      	adds	r3, r7, #7
   17816:	701a      	strb	r2, [r3, #0]
   17818:	1dbb      	adds	r3, r7, #6
   1781a:	1c0a      	adds	r2, r1, #0
   1781c:	701a      	strb	r2, [r3, #0]
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
   1781e:	4b1a      	ldr	r3, [pc, #104]	; (17888 <sercom_set_gclk_generator+0x7c>)
   17820:	781b      	ldrb	r3, [r3, #0]
   17822:	2201      	movs	r2, #1
   17824:	4053      	eors	r3, r2
   17826:	b2db      	uxtb	r3, r3
   17828:	2b00      	cmp	r3, #0
   1782a:	d103      	bne.n	17834 <sercom_set_gclk_generator+0x28>
   1782c:	1dbb      	adds	r3, r7, #6
   1782e:	781b      	ldrb	r3, [r3, #0]
   17830:	2b00      	cmp	r3, #0
   17832:	d01b      	beq.n	1786c <sercom_set_gclk_generator+0x60>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
   17834:	230c      	movs	r3, #12
   17836:	18fb      	adds	r3, r7, r3
   17838:	0018      	movs	r0, r3
   1783a:	4b14      	ldr	r3, [pc, #80]	; (1788c <sercom_set_gclk_generator+0x80>)
   1783c:	4798      	blx	r3
		gclk_chan_conf.source_generator = generator_source;
   1783e:	230c      	movs	r3, #12
   17840:	18fb      	adds	r3, r7, r3
   17842:	1dfa      	adds	r2, r7, #7
   17844:	7812      	ldrb	r2, [r2, #0]
   17846:	701a      	strb	r2, [r3, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
   17848:	230c      	movs	r3, #12
   1784a:	18fb      	adds	r3, r7, r3
   1784c:	0019      	movs	r1, r3
   1784e:	2013      	movs	r0, #19
   17850:	4b0f      	ldr	r3, [pc, #60]	; (17890 <sercom_set_gclk_generator+0x84>)
   17852:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
   17854:	2013      	movs	r0, #19
   17856:	4b0f      	ldr	r3, [pc, #60]	; (17894 <sercom_set_gclk_generator+0x88>)
   17858:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
   1785a:	4b0b      	ldr	r3, [pc, #44]	; (17888 <sercom_set_gclk_generator+0x7c>)
   1785c:	1dfa      	adds	r2, r7, #7
   1785e:	7812      	ldrb	r2, [r2, #0]
   17860:	705a      	strb	r2, [r3, #1]
		_sercom_config.generator_is_set = true;
   17862:	4b09      	ldr	r3, [pc, #36]	; (17888 <sercom_set_gclk_generator+0x7c>)
   17864:	2201      	movs	r2, #1
   17866:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
   17868:	2300      	movs	r3, #0
   1786a:	e008      	b.n	1787e <sercom_set_gclk_generator+0x72>
	} else if (generator_source == _sercom_config.generator_source) {
   1786c:	4b06      	ldr	r3, [pc, #24]	; (17888 <sercom_set_gclk_generator+0x7c>)
   1786e:	785b      	ldrb	r3, [r3, #1]
   17870:	1dfa      	adds	r2, r7, #7
   17872:	7812      	ldrb	r2, [r2, #0]
   17874:	429a      	cmp	r2, r3
   17876:	d101      	bne.n	1787c <sercom_set_gclk_generator+0x70>
		/* Return status OK if same config */
		return STATUS_OK;
   17878:	2300      	movs	r3, #0
   1787a:	e000      	b.n	1787e <sercom_set_gclk_generator+0x72>
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
   1787c:	231d      	movs	r3, #29
}
   1787e:	0018      	movs	r0, r3
   17880:	46bd      	mov	sp, r7
   17882:	b004      	add	sp, #16
   17884:	bd80      	pop	{r7, pc}
   17886:	46c0      	nop			; (mov r8, r8)
   17888:	200029c0 	.word	0x200029c0
   1788c:	000174d9 	.word	0x000174d9
   17890:	000192f5 	.word	0x000192f5
   17894:	00019339 	.word	0x00019339

00017898 <_sercom_get_default_pad>:
 *
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
   17898:	b580      	push	{r7, lr}
   1789a:	b082      	sub	sp, #8
   1789c:	af00      	add	r7, sp, #0
   1789e:	6078      	str	r0, [r7, #4]
   178a0:	000a      	movs	r2, r1
   178a2:	1cfb      	adds	r3, r7, #3
   178a4:	701a      	strb	r2, [r3, #0]
	switch ((uintptr_t)sercom_module) {
   178a6:	687b      	ldr	r3, [r7, #4]
   178a8:	4a4d      	ldr	r2, [pc, #308]	; (179e0 <_sercom_get_default_pad+0x148>)
   178aa:	4293      	cmp	r3, r2
   178ac:	d03f      	beq.n	1792e <_sercom_get_default_pad+0x96>
   178ae:	4a4c      	ldr	r2, [pc, #304]	; (179e0 <_sercom_get_default_pad+0x148>)
   178b0:	4293      	cmp	r3, r2
   178b2:	d806      	bhi.n	178c2 <_sercom_get_default_pad+0x2a>
   178b4:	4a4b      	ldr	r2, [pc, #300]	; (179e4 <_sercom_get_default_pad+0x14c>)
   178b6:	4293      	cmp	r3, r2
   178b8:	d00f      	beq.n	178da <_sercom_get_default_pad+0x42>
   178ba:	4a4b      	ldr	r2, [pc, #300]	; (179e8 <_sercom_get_default_pad+0x150>)
   178bc:	4293      	cmp	r3, r2
   178be:	d021      	beq.n	17904 <_sercom_get_default_pad+0x6c>
   178c0:	e089      	b.n	179d6 <_sercom_get_default_pad+0x13e>
   178c2:	4a4a      	ldr	r2, [pc, #296]	; (179ec <_sercom_get_default_pad+0x154>)
   178c4:	4293      	cmp	r3, r2
   178c6:	d100      	bne.n	178ca <_sercom_get_default_pad+0x32>
   178c8:	e05b      	b.n	17982 <_sercom_get_default_pad+0xea>
   178ca:	4a49      	ldr	r2, [pc, #292]	; (179f0 <_sercom_get_default_pad+0x158>)
   178cc:	4293      	cmp	r3, r2
   178ce:	d100      	bne.n	178d2 <_sercom_get_default_pad+0x3a>
   178d0:	e06c      	b.n	179ac <_sercom_get_default_pad+0x114>
   178d2:	4a48      	ldr	r2, [pc, #288]	; (179f4 <_sercom_get_default_pad+0x15c>)
   178d4:	4293      	cmp	r3, r2
   178d6:	d03f      	beq.n	17958 <_sercom_get_default_pad+0xc0>
   178d8:	e07d      	b.n	179d6 <_sercom_get_default_pad+0x13e>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
   178da:	1cfb      	adds	r3, r7, #3
   178dc:	781b      	ldrb	r3, [r3, #0]
   178de:	2b01      	cmp	r3, #1
   178e0:	d00a      	beq.n	178f8 <_sercom_get_default_pad+0x60>
   178e2:	dc02      	bgt.n	178ea <_sercom_get_default_pad+0x52>
   178e4:	2b00      	cmp	r3, #0
   178e6:	d005      	beq.n	178f4 <_sercom_get_default_pad+0x5c>
   178e8:	e075      	b.n	179d6 <_sercom_get_default_pad+0x13e>
   178ea:	2b02      	cmp	r3, #2
   178ec:	d006      	beq.n	178fc <_sercom_get_default_pad+0x64>
   178ee:	2b03      	cmp	r3, #3
   178f0:	d006      	beq.n	17900 <_sercom_get_default_pad+0x68>
   178f2:	e070      	b.n	179d6 <_sercom_get_default_pad+0x13e>
   178f4:	4b40      	ldr	r3, [pc, #256]	; (179f8 <_sercom_get_default_pad+0x160>)
   178f6:	e06f      	b.n	179d8 <_sercom_get_default_pad+0x140>
   178f8:	4b40      	ldr	r3, [pc, #256]	; (179fc <_sercom_get_default_pad+0x164>)
   178fa:	e06d      	b.n	179d8 <_sercom_get_default_pad+0x140>
   178fc:	4b40      	ldr	r3, [pc, #256]	; (17a00 <_sercom_get_default_pad+0x168>)
   178fe:	e06b      	b.n	179d8 <_sercom_get_default_pad+0x140>
   17900:	4b40      	ldr	r3, [pc, #256]	; (17a04 <_sercom_get_default_pad+0x16c>)
   17902:	e069      	b.n	179d8 <_sercom_get_default_pad+0x140>
   17904:	1cfb      	adds	r3, r7, #3
   17906:	781b      	ldrb	r3, [r3, #0]
   17908:	2b01      	cmp	r3, #1
   1790a:	d00a      	beq.n	17922 <_sercom_get_default_pad+0x8a>
   1790c:	dc02      	bgt.n	17914 <_sercom_get_default_pad+0x7c>
   1790e:	2b00      	cmp	r3, #0
   17910:	d005      	beq.n	1791e <_sercom_get_default_pad+0x86>
   17912:	e060      	b.n	179d6 <_sercom_get_default_pad+0x13e>
   17914:	2b02      	cmp	r3, #2
   17916:	d006      	beq.n	17926 <_sercom_get_default_pad+0x8e>
   17918:	2b03      	cmp	r3, #3
   1791a:	d006      	beq.n	1792a <_sercom_get_default_pad+0x92>
   1791c:	e05b      	b.n	179d6 <_sercom_get_default_pad+0x13e>
   1791e:	2303      	movs	r3, #3
   17920:	e05a      	b.n	179d8 <_sercom_get_default_pad+0x140>
   17922:	4b39      	ldr	r3, [pc, #228]	; (17a08 <_sercom_get_default_pad+0x170>)
   17924:	e058      	b.n	179d8 <_sercom_get_default_pad+0x140>
   17926:	4b39      	ldr	r3, [pc, #228]	; (17a0c <_sercom_get_default_pad+0x174>)
   17928:	e056      	b.n	179d8 <_sercom_get_default_pad+0x140>
   1792a:	4b39      	ldr	r3, [pc, #228]	; (17a10 <_sercom_get_default_pad+0x178>)
   1792c:	e054      	b.n	179d8 <_sercom_get_default_pad+0x140>
   1792e:	1cfb      	adds	r3, r7, #3
   17930:	781b      	ldrb	r3, [r3, #0]
   17932:	2b01      	cmp	r3, #1
   17934:	d00a      	beq.n	1794c <_sercom_get_default_pad+0xb4>
   17936:	dc02      	bgt.n	1793e <_sercom_get_default_pad+0xa6>
   17938:	2b00      	cmp	r3, #0
   1793a:	d005      	beq.n	17948 <_sercom_get_default_pad+0xb0>
   1793c:	e04b      	b.n	179d6 <_sercom_get_default_pad+0x13e>
   1793e:	2b02      	cmp	r3, #2
   17940:	d006      	beq.n	17950 <_sercom_get_default_pad+0xb8>
   17942:	2b03      	cmp	r3, #3
   17944:	d006      	beq.n	17954 <_sercom_get_default_pad+0xbc>
   17946:	e046      	b.n	179d6 <_sercom_get_default_pad+0x13e>
   17948:	4b32      	ldr	r3, [pc, #200]	; (17a14 <_sercom_get_default_pad+0x17c>)
   1794a:	e045      	b.n	179d8 <_sercom_get_default_pad+0x140>
   1794c:	4b32      	ldr	r3, [pc, #200]	; (17a18 <_sercom_get_default_pad+0x180>)
   1794e:	e043      	b.n	179d8 <_sercom_get_default_pad+0x140>
   17950:	4b32      	ldr	r3, [pc, #200]	; (17a1c <_sercom_get_default_pad+0x184>)
   17952:	e041      	b.n	179d8 <_sercom_get_default_pad+0x140>
   17954:	4b32      	ldr	r3, [pc, #200]	; (17a20 <_sercom_get_default_pad+0x188>)
   17956:	e03f      	b.n	179d8 <_sercom_get_default_pad+0x140>
   17958:	1cfb      	adds	r3, r7, #3
   1795a:	781b      	ldrb	r3, [r3, #0]
   1795c:	2b01      	cmp	r3, #1
   1795e:	d00a      	beq.n	17976 <_sercom_get_default_pad+0xde>
   17960:	dc02      	bgt.n	17968 <_sercom_get_default_pad+0xd0>
   17962:	2b00      	cmp	r3, #0
   17964:	d005      	beq.n	17972 <_sercom_get_default_pad+0xda>
   17966:	e036      	b.n	179d6 <_sercom_get_default_pad+0x13e>
   17968:	2b02      	cmp	r3, #2
   1796a:	d006      	beq.n	1797a <_sercom_get_default_pad+0xe2>
   1796c:	2b03      	cmp	r3, #3
   1796e:	d006      	beq.n	1797e <_sercom_get_default_pad+0xe6>
   17970:	e031      	b.n	179d6 <_sercom_get_default_pad+0x13e>
   17972:	4b2c      	ldr	r3, [pc, #176]	; (17a24 <_sercom_get_default_pad+0x18c>)
   17974:	e030      	b.n	179d8 <_sercom_get_default_pad+0x140>
   17976:	4b2c      	ldr	r3, [pc, #176]	; (17a28 <_sercom_get_default_pad+0x190>)
   17978:	e02e      	b.n	179d8 <_sercom_get_default_pad+0x140>
   1797a:	4b2c      	ldr	r3, [pc, #176]	; (17a2c <_sercom_get_default_pad+0x194>)
   1797c:	e02c      	b.n	179d8 <_sercom_get_default_pad+0x140>
   1797e:	4b2c      	ldr	r3, [pc, #176]	; (17a30 <_sercom_get_default_pad+0x198>)
   17980:	e02a      	b.n	179d8 <_sercom_get_default_pad+0x140>
   17982:	1cfb      	adds	r3, r7, #3
   17984:	781b      	ldrb	r3, [r3, #0]
   17986:	2b01      	cmp	r3, #1
   17988:	d00a      	beq.n	179a0 <_sercom_get_default_pad+0x108>
   1798a:	dc02      	bgt.n	17992 <_sercom_get_default_pad+0xfa>
   1798c:	2b00      	cmp	r3, #0
   1798e:	d005      	beq.n	1799c <_sercom_get_default_pad+0x104>
   17990:	e021      	b.n	179d6 <_sercom_get_default_pad+0x13e>
   17992:	2b02      	cmp	r3, #2
   17994:	d006      	beq.n	179a4 <_sercom_get_default_pad+0x10c>
   17996:	2b03      	cmp	r3, #3
   17998:	d006      	beq.n	179a8 <_sercom_get_default_pad+0x110>
   1799a:	e01c      	b.n	179d6 <_sercom_get_default_pad+0x13e>
   1799c:	4b25      	ldr	r3, [pc, #148]	; (17a34 <_sercom_get_default_pad+0x19c>)
   1799e:	e01b      	b.n	179d8 <_sercom_get_default_pad+0x140>
   179a0:	4b25      	ldr	r3, [pc, #148]	; (17a38 <_sercom_get_default_pad+0x1a0>)
   179a2:	e019      	b.n	179d8 <_sercom_get_default_pad+0x140>
   179a4:	4b25      	ldr	r3, [pc, #148]	; (17a3c <_sercom_get_default_pad+0x1a4>)
   179a6:	e017      	b.n	179d8 <_sercom_get_default_pad+0x140>
   179a8:	4b25      	ldr	r3, [pc, #148]	; (17a40 <_sercom_get_default_pad+0x1a8>)
   179aa:	e015      	b.n	179d8 <_sercom_get_default_pad+0x140>
   179ac:	1cfb      	adds	r3, r7, #3
   179ae:	781b      	ldrb	r3, [r3, #0]
   179b0:	2b01      	cmp	r3, #1
   179b2:	d00a      	beq.n	179ca <_sercom_get_default_pad+0x132>
   179b4:	dc02      	bgt.n	179bc <_sercom_get_default_pad+0x124>
   179b6:	2b00      	cmp	r3, #0
   179b8:	d005      	beq.n	179c6 <_sercom_get_default_pad+0x12e>
   179ba:	e00c      	b.n	179d6 <_sercom_get_default_pad+0x13e>
   179bc:	2b02      	cmp	r3, #2
   179be:	d006      	beq.n	179ce <_sercom_get_default_pad+0x136>
   179c0:	2b03      	cmp	r3, #3
   179c2:	d006      	beq.n	179d2 <_sercom_get_default_pad+0x13a>
   179c4:	e007      	b.n	179d6 <_sercom_get_default_pad+0x13e>
   179c6:	4b1f      	ldr	r3, [pc, #124]	; (17a44 <_sercom_get_default_pad+0x1ac>)
   179c8:	e006      	b.n	179d8 <_sercom_get_default_pad+0x140>
   179ca:	4b1f      	ldr	r3, [pc, #124]	; (17a48 <_sercom_get_default_pad+0x1b0>)
   179cc:	e004      	b.n	179d8 <_sercom_get_default_pad+0x140>
   179ce:	4b1f      	ldr	r3, [pc, #124]	; (17a4c <_sercom_get_default_pad+0x1b4>)
   179d0:	e002      	b.n	179d8 <_sercom_get_default_pad+0x140>
   179d2:	4b1f      	ldr	r3, [pc, #124]	; (17a50 <_sercom_get_default_pad+0x1b8>)
   179d4:	e000      	b.n	179d8 <_sercom_get_default_pad+0x140>
	}

	Assert(false);
	return 0;
   179d6:	2300      	movs	r3, #0
}
   179d8:	0018      	movs	r0, r3
   179da:	46bd      	mov	sp, r7
   179dc:	b002      	add	sp, #8
   179de:	bd80      	pop	{r7, pc}
   179e0:	42001000 	.word	0x42001000
   179e4:	42000800 	.word	0x42000800
   179e8:	42000c00 	.word	0x42000c00
   179ec:	42001800 	.word	0x42001800
   179f0:	42001c00 	.word	0x42001c00
   179f4:	42001400 	.word	0x42001400
   179f8:	00040003 	.word	0x00040003
   179fc:	00050003 	.word	0x00050003
   17a00:	00060003 	.word	0x00060003
   17a04:	00070003 	.word	0x00070003
   17a08:	00010003 	.word	0x00010003
   17a0c:	001e0003 	.word	0x001e0003
   17a10:	001f0003 	.word	0x001f0003
   17a14:	00080003 	.word	0x00080003
   17a18:	00090003 	.word	0x00090003
   17a1c:	000a0003 	.word	0x000a0003
   17a20:	000b0003 	.word	0x000b0003
   17a24:	00100003 	.word	0x00100003
   17a28:	00110003 	.word	0x00110003
   17a2c:	00120003 	.word	0x00120003
   17a30:	00130003 	.word	0x00130003
   17a34:	000c0003 	.word	0x000c0003
   17a38:	000d0003 	.word	0x000d0003
   17a3c:	000e0003 	.word	0x000e0003
   17a40:	000f0003 	.word	0x000f0003
   17a44:	00160003 	.word	0x00160003
   17a48:	00170003 	.word	0x00170003
   17a4c:	00180003 	.word	0x00180003
   17a50:	00190003 	.word	0x00190003

00017a54 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
   17a54:	b590      	push	{r4, r7, lr}
   17a56:	b08b      	sub	sp, #44	; 0x2c
   17a58:	af00      	add	r7, sp, #0
   17a5a:	6078      	str	r0, [r7, #4]
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
   17a5c:	230c      	movs	r3, #12
   17a5e:	18fb      	adds	r3, r7, r3
   17a60:	4a0f      	ldr	r2, [pc, #60]	; (17aa0 <_sercom_get_sercom_inst_index+0x4c>)
   17a62:	ca13      	ldmia	r2!, {r0, r1, r4}
   17a64:	c313      	stmia	r3!, {r0, r1, r4}
   17a66:	ca13      	ldmia	r2!, {r0, r1, r4}
   17a68:	c313      	stmia	r3!, {r0, r1, r4}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
   17a6a:	2300      	movs	r3, #0
   17a6c:	627b      	str	r3, [r7, #36]	; 0x24
   17a6e:	e00e      	b.n	17a8e <_sercom_get_sercom_inst_index+0x3a>
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
   17a70:	230c      	movs	r3, #12
   17a72:	18fb      	adds	r3, r7, r3
   17a74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   17a76:	0092      	lsls	r2, r2, #2
   17a78:	58d3      	ldr	r3, [r2, r3]
   17a7a:	001a      	movs	r2, r3
   17a7c:	687b      	ldr	r3, [r7, #4]
   17a7e:	429a      	cmp	r2, r3
   17a80:	d102      	bne.n	17a88 <_sercom_get_sercom_inst_index+0x34>
			return i;
   17a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   17a84:	b2db      	uxtb	r3, r3
   17a86:	e006      	b.n	17a96 <_sercom_get_sercom_inst_index+0x42>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
   17a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   17a8a:	3301      	adds	r3, #1
   17a8c:	627b      	str	r3, [r7, #36]	; 0x24
   17a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   17a90:	2b05      	cmp	r3, #5
   17a92:	d9ed      	bls.n	17a70 <_sercom_get_sercom_inst_index+0x1c>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
   17a94:	2300      	movs	r3, #0
}
   17a96:	0018      	movs	r0, r3
   17a98:	46bd      	mov	sp, r7
   17a9a:	b00b      	add	sp, #44	; 0x2c
   17a9c:	bd90      	pop	{r4, r7, pc}
   17a9e:	46c0      	nop			; (mov r8, r8)
   17aa0:	0001bfc8 	.word	0x0001bfc8

00017aa4 <_sercom_default_handler>:
 *
 * \param[in] instance SERCOM instance used.
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
   17aa4:	b580      	push	{r7, lr}
   17aa6:	b082      	sub	sp, #8
   17aa8:	af00      	add	r7, sp, #0
   17aaa:	0002      	movs	r2, r0
   17aac:	1dfb      	adds	r3, r7, #7
   17aae:	701a      	strb	r2, [r3, #0]
	Assert(false);
}
   17ab0:	46c0      	nop			; (mov r8, r8)
   17ab2:	46bd      	mov	sp, r7
   17ab4:	b002      	add	sp, #8
   17ab6:	bd80      	pop	{r7, pc}

00017ab8 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
   17ab8:	b580      	push	{r7, lr}
   17aba:	b084      	sub	sp, #16
   17abc:	af00      	add	r7, sp, #0
   17abe:	0002      	movs	r2, r0
   17ac0:	6039      	str	r1, [r7, #0]
   17ac2:	1dfb      	adds	r3, r7, #7
   17ac4:	701a      	strb	r2, [r3, #0]
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
   17ac6:	4b13      	ldr	r3, [pc, #76]	; (17b14 <_sercom_set_handler+0x5c>)
   17ac8:	781b      	ldrb	r3, [r3, #0]
   17aca:	2201      	movs	r2, #1
   17acc:	4053      	eors	r3, r2
   17ace:	b2db      	uxtb	r3, r3
   17ad0:	2b00      	cmp	r3, #0
   17ad2:	d015      	beq.n	17b00 <_sercom_set_handler+0x48>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
   17ad4:	2300      	movs	r3, #0
   17ad6:	60fb      	str	r3, [r7, #12]
   17ad8:	e00c      	b.n	17af4 <_sercom_set_handler+0x3c>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
   17ada:	4b0f      	ldr	r3, [pc, #60]	; (17b18 <_sercom_set_handler+0x60>)
   17adc:	68fa      	ldr	r2, [r7, #12]
   17ade:	0092      	lsls	r2, r2, #2
   17ae0:	490e      	ldr	r1, [pc, #56]	; (17b1c <_sercom_set_handler+0x64>)
   17ae2:	50d1      	str	r1, [r2, r3]
			_sercom_instances[i] = NULL;
   17ae4:	4b0e      	ldr	r3, [pc, #56]	; (17b20 <_sercom_set_handler+0x68>)
   17ae6:	68fa      	ldr	r2, [r7, #12]
   17ae8:	0092      	lsls	r2, r2, #2
   17aea:	2100      	movs	r1, #0
   17aec:	50d1      	str	r1, [r2, r3]
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
   17aee:	68fb      	ldr	r3, [r7, #12]
   17af0:	3301      	adds	r3, #1
   17af2:	60fb      	str	r3, [r7, #12]
   17af4:	68fb      	ldr	r3, [r7, #12]
   17af6:	2b05      	cmp	r3, #5
   17af8:	d9ef      	bls.n	17ada <_sercom_set_handler+0x22>
		}

		_handler_table_initialized = true;
   17afa:	4b06      	ldr	r3, [pc, #24]	; (17b14 <_sercom_set_handler+0x5c>)
   17afc:	2201      	movs	r2, #1
   17afe:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
   17b00:	1dfb      	adds	r3, r7, #7
   17b02:	781a      	ldrb	r2, [r3, #0]
   17b04:	4b04      	ldr	r3, [pc, #16]	; (17b18 <_sercom_set_handler+0x60>)
   17b06:	0092      	lsls	r2, r2, #2
   17b08:	6839      	ldr	r1, [r7, #0]
   17b0a:	50d1      	str	r1, [r2, r3]
}
   17b0c:	46c0      	nop			; (mov r8, r8)
   17b0e:	46bd      	mov	sp, r7
   17b10:	b004      	add	sp, #16
   17b12:	bd80      	pop	{r7, pc}
   17b14:	200029c2 	.word	0x200029c2
   17b18:	200029c4 	.word	0x200029c4
   17b1c:	00017aa5 	.word	0x00017aa5
   17b20:	20002f84 	.word	0x20002f84

00017b24 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
   17b24:	b590      	push	{r4, r7, lr}
   17b26:	b085      	sub	sp, #20
   17b28:	af00      	add	r7, sp, #0
   17b2a:	6078      	str	r0, [r7, #4]
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
   17b2c:	2308      	movs	r3, #8
   17b2e:	18fb      	adds	r3, r7, r3
   17b30:	4a0b      	ldr	r2, [pc, #44]	; (17b60 <_sercom_get_interrupt_vector+0x3c>)
   17b32:	6811      	ldr	r1, [r2, #0]
   17b34:	6019      	str	r1, [r3, #0]
   17b36:	8892      	ldrh	r2, [r2, #4]
   17b38:	809a      	strh	r2, [r3, #4]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
   17b3a:	230f      	movs	r3, #15
   17b3c:	18fc      	adds	r4, r7, r3
   17b3e:	687b      	ldr	r3, [r7, #4]
   17b40:	0018      	movs	r0, r3
   17b42:	4b08      	ldr	r3, [pc, #32]	; (17b64 <_sercom_get_interrupt_vector+0x40>)
   17b44:	4798      	blx	r3
   17b46:	0003      	movs	r3, r0
   17b48:	7023      	strb	r3, [r4, #0]

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
   17b4a:	230f      	movs	r3, #15
   17b4c:	18fb      	adds	r3, r7, r3
   17b4e:	781b      	ldrb	r3, [r3, #0]
   17b50:	2208      	movs	r2, #8
   17b52:	18ba      	adds	r2, r7, r2
   17b54:	5cd3      	ldrb	r3, [r2, r3]
   17b56:	b25b      	sxtb	r3, r3
}
   17b58:	0018      	movs	r0, r3
   17b5a:	46bd      	mov	sp, r7
   17b5c:	b005      	add	sp, #20
   17b5e:	bd90      	pop	{r4, r7, pc}
   17b60:	0001bfe0 	.word	0x0001bfe0
   17b64:	00017a55 	.word	0x00017a55

00017b68 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
   17b68:	b580      	push	{r7, lr}
   17b6a:	af00      	add	r7, sp, #0
   17b6c:	4b03      	ldr	r3, [pc, #12]	; (17b7c <SERCOM0_Handler+0x14>)
   17b6e:	681b      	ldr	r3, [r3, #0]
   17b70:	2000      	movs	r0, #0
   17b72:	4798      	blx	r3
   17b74:	46c0      	nop			; (mov r8, r8)
   17b76:	46bd      	mov	sp, r7
   17b78:	bd80      	pop	{r7, pc}
   17b7a:	46c0      	nop			; (mov r8, r8)
   17b7c:	200029c4 	.word	0x200029c4

00017b80 <SERCOM1_Handler>:
   17b80:	b580      	push	{r7, lr}
   17b82:	af00      	add	r7, sp, #0
   17b84:	4b03      	ldr	r3, [pc, #12]	; (17b94 <SERCOM1_Handler+0x14>)
   17b86:	685b      	ldr	r3, [r3, #4]
   17b88:	2001      	movs	r0, #1
   17b8a:	4798      	blx	r3
   17b8c:	46c0      	nop			; (mov r8, r8)
   17b8e:	46bd      	mov	sp, r7
   17b90:	bd80      	pop	{r7, pc}
   17b92:	46c0      	nop			; (mov r8, r8)
   17b94:	200029c4 	.word	0x200029c4

00017b98 <SERCOM2_Handler>:
   17b98:	b580      	push	{r7, lr}
   17b9a:	af00      	add	r7, sp, #0
   17b9c:	4b03      	ldr	r3, [pc, #12]	; (17bac <SERCOM2_Handler+0x14>)
   17b9e:	689b      	ldr	r3, [r3, #8]
   17ba0:	2002      	movs	r0, #2
   17ba2:	4798      	blx	r3
   17ba4:	46c0      	nop			; (mov r8, r8)
   17ba6:	46bd      	mov	sp, r7
   17ba8:	bd80      	pop	{r7, pc}
   17baa:	46c0      	nop			; (mov r8, r8)
   17bac:	200029c4 	.word	0x200029c4

00017bb0 <SERCOM3_Handler>:
   17bb0:	b580      	push	{r7, lr}
   17bb2:	af00      	add	r7, sp, #0
   17bb4:	4b03      	ldr	r3, [pc, #12]	; (17bc4 <SERCOM3_Handler+0x14>)
   17bb6:	68db      	ldr	r3, [r3, #12]
   17bb8:	2003      	movs	r0, #3
   17bba:	4798      	blx	r3
   17bbc:	46c0      	nop			; (mov r8, r8)
   17bbe:	46bd      	mov	sp, r7
   17bc0:	bd80      	pop	{r7, pc}
   17bc2:	46c0      	nop			; (mov r8, r8)
   17bc4:	200029c4 	.word	0x200029c4

00017bc8 <SERCOM4_Handler>:
   17bc8:	b580      	push	{r7, lr}
   17bca:	af00      	add	r7, sp, #0
   17bcc:	4b03      	ldr	r3, [pc, #12]	; (17bdc <SERCOM4_Handler+0x14>)
   17bce:	691b      	ldr	r3, [r3, #16]
   17bd0:	2004      	movs	r0, #4
   17bd2:	4798      	blx	r3
   17bd4:	46c0      	nop			; (mov r8, r8)
   17bd6:	46bd      	mov	sp, r7
   17bd8:	bd80      	pop	{r7, pc}
   17bda:	46c0      	nop			; (mov r8, r8)
   17bdc:	200029c4 	.word	0x200029c4

00017be0 <SERCOM5_Handler>:
   17be0:	b580      	push	{r7, lr}
   17be2:	af00      	add	r7, sp, #0
   17be4:	4b03      	ldr	r3, [pc, #12]	; (17bf4 <SERCOM5_Handler+0x14>)
   17be6:	695b      	ldr	r3, [r3, #20]
   17be8:	2005      	movs	r0, #5
   17bea:	4798      	blx	r3
   17bec:	46c0      	nop			; (mov r8, r8)
   17bee:	46bd      	mov	sp, r7
   17bf0:	bd80      	pop	{r7, pc}
   17bf2:	46c0      	nop			; (mov r8, r8)
   17bf4:	200029c4 	.word	0x200029c4

00017bf8 <system_gclk_chan_get_config_defaults>:
{
   17bf8:	b580      	push	{r7, lr}
   17bfa:	b082      	sub	sp, #8
   17bfc:	af00      	add	r7, sp, #0
   17bfe:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
   17c00:	687b      	ldr	r3, [r7, #4]
   17c02:	2200      	movs	r2, #0
   17c04:	701a      	strb	r2, [r3, #0]
}
   17c06:	46c0      	nop			; (mov r8, r8)
   17c08:	46bd      	mov	sp, r7
   17c0a:	b002      	add	sp, #8
   17c0c:	bd80      	pop	{r7, pc}
	...

00017c10 <system_apb_clock_set_mask>:
{
   17c10:	b580      	push	{r7, lr}
   17c12:	b082      	sub	sp, #8
   17c14:	af00      	add	r7, sp, #0
   17c16:	0002      	movs	r2, r0
   17c18:	6039      	str	r1, [r7, #0]
   17c1a:	1dfb      	adds	r3, r7, #7
   17c1c:	701a      	strb	r2, [r3, #0]
	switch (bus) {
   17c1e:	1dfb      	adds	r3, r7, #7
   17c20:	781b      	ldrb	r3, [r3, #0]
   17c22:	2b01      	cmp	r3, #1
   17c24:	d00a      	beq.n	17c3c <system_apb_clock_set_mask+0x2c>
   17c26:	2b02      	cmp	r3, #2
   17c28:	d00f      	beq.n	17c4a <system_apb_clock_set_mask+0x3a>
   17c2a:	2b00      	cmp	r3, #0
   17c2c:	d114      	bne.n	17c58 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
   17c2e:	4b0e      	ldr	r3, [pc, #56]	; (17c68 <system_apb_clock_set_mask+0x58>)
   17c30:	4a0d      	ldr	r2, [pc, #52]	; (17c68 <system_apb_clock_set_mask+0x58>)
   17c32:	6991      	ldr	r1, [r2, #24]
   17c34:	683a      	ldr	r2, [r7, #0]
   17c36:	430a      	orrs	r2, r1
   17c38:	619a      	str	r2, [r3, #24]
			break;
   17c3a:	e00f      	b.n	17c5c <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
   17c3c:	4b0a      	ldr	r3, [pc, #40]	; (17c68 <system_apb_clock_set_mask+0x58>)
   17c3e:	4a0a      	ldr	r2, [pc, #40]	; (17c68 <system_apb_clock_set_mask+0x58>)
   17c40:	69d1      	ldr	r1, [r2, #28]
   17c42:	683a      	ldr	r2, [r7, #0]
   17c44:	430a      	orrs	r2, r1
   17c46:	61da      	str	r2, [r3, #28]
			break;
   17c48:	e008      	b.n	17c5c <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
   17c4a:	4b07      	ldr	r3, [pc, #28]	; (17c68 <system_apb_clock_set_mask+0x58>)
   17c4c:	4a06      	ldr	r2, [pc, #24]	; (17c68 <system_apb_clock_set_mask+0x58>)
   17c4e:	6a11      	ldr	r1, [r2, #32]
   17c50:	683a      	ldr	r2, [r7, #0]
   17c52:	430a      	orrs	r2, r1
   17c54:	621a      	str	r2, [r3, #32]
			break;
   17c56:	e001      	b.n	17c5c <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
   17c58:	2317      	movs	r3, #23
   17c5a:	e000      	b.n	17c5e <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
   17c5c:	2300      	movs	r3, #0
}
   17c5e:	0018      	movs	r0, r3
   17c60:	46bd      	mov	sp, r7
   17c62:	b002      	add	sp, #8
   17c64:	bd80      	pop	{r7, pc}
   17c66:	46c0      	nop			; (mov r8, r8)
   17c68:	40000400 	.word	0x40000400

00017c6c <system_pinmux_get_config_defaults>:
{
   17c6c:	b580      	push	{r7, lr}
   17c6e:	b082      	sub	sp, #8
   17c70:	af00      	add	r7, sp, #0
   17c72:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
   17c74:	687b      	ldr	r3, [r7, #4]
   17c76:	2280      	movs	r2, #128	; 0x80
   17c78:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
   17c7a:	687b      	ldr	r3, [r7, #4]
   17c7c:	2200      	movs	r2, #0
   17c7e:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
   17c80:	687b      	ldr	r3, [r7, #4]
   17c82:	2201      	movs	r2, #1
   17c84:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
   17c86:	687b      	ldr	r3, [r7, #4]
   17c88:	2200      	movs	r2, #0
   17c8a:	70da      	strb	r2, [r3, #3]
}
   17c8c:	46c0      	nop			; (mov r8, r8)
   17c8e:	46bd      	mov	sp, r7
   17c90:	b002      	add	sp, #8
   17c92:	bd80      	pop	{r7, pc}

00017c94 <system_is_debugger_present>:
{
   17c94:	b580      	push	{r7, lr}
   17c96:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
   17c98:	4b05      	ldr	r3, [pc, #20]	; (17cb0 <system_is_debugger_present+0x1c>)
   17c9a:	789b      	ldrb	r3, [r3, #2]
   17c9c:	b2db      	uxtb	r3, r3
   17c9e:	001a      	movs	r2, r3
   17ca0:	2302      	movs	r3, #2
   17ca2:	4013      	ands	r3, r2
   17ca4:	1e5a      	subs	r2, r3, #1
   17ca6:	4193      	sbcs	r3, r2
   17ca8:	b2db      	uxtb	r3, r3
}
   17caa:	0018      	movs	r0, r3
   17cac:	46bd      	mov	sp, r7
   17cae:	bd80      	pop	{r7, pc}
   17cb0:	41002000 	.word	0x41002000

00017cb4 <usart_is_syncing>:
{
   17cb4:	b580      	push	{r7, lr}
   17cb6:	b084      	sub	sp, #16
   17cb8:	af00      	add	r7, sp, #0
   17cba:	6078      	str	r0, [r7, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
   17cbc:	687b      	ldr	r3, [r7, #4]
   17cbe:	681b      	ldr	r3, [r3, #0]
   17cc0:	60fb      	str	r3, [r7, #12]
	return (usart_hw->SYNCBUSY.reg);
   17cc2:	68fb      	ldr	r3, [r7, #12]
   17cc4:	69db      	ldr	r3, [r3, #28]
   17cc6:	1e5a      	subs	r2, r3, #1
   17cc8:	4193      	sbcs	r3, r2
   17cca:	b2db      	uxtb	r3, r3
}
   17ccc:	0018      	movs	r0, r3
   17cce:	46bd      	mov	sp, r7
   17cd0:	b004      	add	sp, #16
   17cd2:	bd80      	pop	{r7, pc}

00017cd4 <_usart_wait_for_sync>:
{
   17cd4:	b580      	push	{r7, lr}
   17cd6:	b082      	sub	sp, #8
   17cd8:	af00      	add	r7, sp, #0
   17cda:	6078      	str	r0, [r7, #4]
	while (usart_is_syncing(module)) {
   17cdc:	46c0      	nop			; (mov r8, r8)
   17cde:	687b      	ldr	r3, [r7, #4]
   17ce0:	0018      	movs	r0, r3
   17ce2:	4b04      	ldr	r3, [pc, #16]	; (17cf4 <_usart_wait_for_sync+0x20>)
   17ce4:	4798      	blx	r3
   17ce6:	1e03      	subs	r3, r0, #0
   17ce8:	d1f9      	bne.n	17cde <_usart_wait_for_sync+0xa>
}
   17cea:	46c0      	nop			; (mov r8, r8)
   17cec:	46bd      	mov	sp, r7
   17cee:	b002      	add	sp, #8
   17cf0:	bd80      	pop	{r7, pc}
   17cf2:	46c0      	nop			; (mov r8, r8)
   17cf4:	00017cb5 	.word	0x00017cb5

00017cf8 <_usart_set_config>:
 * Set Configuration of the USART module
 */
static enum status_code _usart_set_config(
		struct usart_module *const module,
		const struct usart_config *const config)
{
   17cf8:	b5b0      	push	{r4, r5, r7, lr}
   17cfa:	b08c      	sub	sp, #48	; 0x30
   17cfc:	af02      	add	r7, sp, #8
   17cfe:	6078      	str	r0, [r7, #4]
   17d00:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
   17d02:	687b      	ldr	r3, [r7, #4]
   17d04:	681b      	ldr	r3, [r3, #0]
   17d06:	61bb      	str	r3, [r7, #24]

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
   17d08:	687b      	ldr	r3, [r7, #4]
   17d0a:	681b      	ldr	r3, [r3, #0]
   17d0c:	0018      	movs	r0, r3
   17d0e:	4bab      	ldr	r3, [pc, #684]	; (17fbc <_usart_set_config+0x2c4>)
   17d10:	4798      	blx	r3
   17d12:	0003      	movs	r3, r0
   17d14:	617b      	str	r3, [r7, #20]
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
   17d16:	697b      	ldr	r3, [r7, #20]
   17d18:	3314      	adds	r3, #20
   17d1a:	613b      	str	r3, [r7, #16]

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
   17d1c:	2300      	movs	r3, #0
   17d1e:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t ctrlb = 0;
   17d20:	2300      	movs	r3, #0
   17d22:	623b      	str	r3, [r7, #32]
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
   17d24:	230a      	movs	r3, #10
   17d26:	18fb      	adds	r3, r7, r3
   17d28:	2200      	movs	r2, #0
   17d2a:	801a      	strh	r2, [r3, #0]
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
   17d2c:	231f      	movs	r3, #31
   17d2e:	18fb      	adds	r3, r7, r3
   17d30:	2200      	movs	r2, #0
   17d32:	701a      	strb	r2, [r3, #0]
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
   17d34:	231e      	movs	r3, #30
   17d36:	18fb      	adds	r3, r7, r3
   17d38:	2210      	movs	r2, #16
   17d3a:	701a      	strb	r2, [r3, #0]

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
   17d3c:	683b      	ldr	r3, [r7, #0]
   17d3e:	8a1b      	ldrh	r3, [r3, #16]
   17d40:	2280      	movs	r2, #128	; 0x80
   17d42:	01d2      	lsls	r2, r2, #7
   17d44:	4293      	cmp	r3, r2
   17d46:	d01c      	beq.n	17d82 <_usart_set_config+0x8a>
   17d48:	2280      	movs	r2, #128	; 0x80
   17d4a:	01d2      	lsls	r2, r2, #7
   17d4c:	4293      	cmp	r3, r2
   17d4e:	dc06      	bgt.n	17d5e <_usart_set_config+0x66>
   17d50:	2b00      	cmp	r3, #0
   17d52:	d00d      	beq.n	17d70 <_usart_set_config+0x78>
   17d54:	2280      	movs	r2, #128	; 0x80
   17d56:	0192      	lsls	r2, r2, #6
   17d58:	4293      	cmp	r3, r2
   17d5a:	d024      	beq.n	17da6 <_usart_set_config+0xae>
   17d5c:	e035      	b.n	17dca <_usart_set_config+0xd2>
   17d5e:	22c0      	movs	r2, #192	; 0xc0
   17d60:	01d2      	lsls	r2, r2, #7
   17d62:	4293      	cmp	r3, r2
   17d64:	d028      	beq.n	17db8 <_usart_set_config+0xc0>
   17d66:	2280      	movs	r2, #128	; 0x80
   17d68:	0212      	lsls	r2, r2, #8
   17d6a:	4293      	cmp	r3, r2
   17d6c:	d012      	beq.n	17d94 <_usart_set_config+0x9c>
   17d6e:	e02c      	b.n	17dca <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
   17d70:	231f      	movs	r3, #31
   17d72:	18fb      	adds	r3, r7, r3
   17d74:	2200      	movs	r2, #0
   17d76:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
   17d78:	231e      	movs	r3, #30
   17d7a:	18fb      	adds	r3, r7, r3
   17d7c:	2210      	movs	r2, #16
   17d7e:	701a      	strb	r2, [r3, #0]
			break;
   17d80:	e023      	b.n	17dca <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
   17d82:	231f      	movs	r3, #31
   17d84:	18fb      	adds	r3, r7, r3
   17d86:	2200      	movs	r2, #0
   17d88:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
   17d8a:	231e      	movs	r3, #30
   17d8c:	18fb      	adds	r3, r7, r3
   17d8e:	2208      	movs	r2, #8
   17d90:	701a      	strb	r2, [r3, #0]
			break;
   17d92:	e01a      	b.n	17dca <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
   17d94:	231f      	movs	r3, #31
   17d96:	18fb      	adds	r3, r7, r3
   17d98:	2200      	movs	r2, #0
   17d9a:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
   17d9c:	231e      	movs	r3, #30
   17d9e:	18fb      	adds	r3, r7, r3
   17da0:	2203      	movs	r2, #3
   17da2:	701a      	strb	r2, [r3, #0]
			break;
   17da4:	e011      	b.n	17dca <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
   17da6:	231f      	movs	r3, #31
   17da8:	18fb      	adds	r3, r7, r3
   17daa:	2201      	movs	r2, #1
   17dac:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
   17dae:	231e      	movs	r3, #30
   17db0:	18fb      	adds	r3, r7, r3
   17db2:	2210      	movs	r2, #16
   17db4:	701a      	strb	r2, [r3, #0]
			break;
   17db6:	e008      	b.n	17dca <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
   17db8:	231f      	movs	r3, #31
   17dba:	18fb      	adds	r3, r7, r3
   17dbc:	2201      	movs	r2, #1
   17dbe:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
   17dc0:	231e      	movs	r3, #30
   17dc2:	18fb      	adds	r3, r7, r3
   17dc4:	2208      	movs	r2, #8
   17dc6:	701a      	strb	r2, [r3, #0]
			break;
   17dc8:	46c0      	nop			; (mov r8, r8)
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
   17dca:	683b      	ldr	r3, [r7, #0]
   17dcc:	681a      	ldr	r2, [r3, #0]
		(uint32_t)config->mux_setting |
   17dce:	683b      	ldr	r3, [r7, #0]
   17dd0:	68db      	ldr	r3, [r3, #12]
	ctrla = (uint32_t)config->data_order |
   17dd2:	431a      	orrs	r2, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
   17dd4:	683b      	ldr	r3, [r7, #0]
   17dd6:	695b      	ldr	r3, [r3, #20]
		(uint32_t)config->mux_setting |
   17dd8:	4313      	orrs	r3, r2
		config->sample_rate |
   17dda:	683a      	ldr	r2, [r7, #0]
   17ddc:	8a12      	ldrh	r2, [r2, #16]
		config->sample_adjustment |
   17dde:	4313      	orrs	r3, r2
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
   17de0:	683a      	ldr	r2, [r7, #0]
   17de2:	7e12      	ldrb	r2, [r2, #24]
   17de4:	0212      	lsls	r2, r2, #8
		config->sample_rate |
   17de6:	4313      	orrs	r3, r2
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
   17de8:	683a      	ldr	r2, [r7, #0]
   17dea:	2126      	movs	r1, #38	; 0x26
   17dec:	5c52      	ldrb	r2, [r2, r1]
   17dee:	0752      	lsls	r2, r2, #29
	ctrla = (uint32_t)config->data_order |
   17df0:	4313      	orrs	r3, r2
   17df2:	627b      	str	r3, [r7, #36]	; 0x24

	enum status_code status_code = STATUS_OK;
   17df4:	231d      	movs	r3, #29
   17df6:	18fb      	adds	r3, r7, r3
   17df8:	2200      	movs	r2, #0
   17dfa:	701a      	strb	r2, [r3, #0]

	transfer_mode = (uint32_t)config->transfer_mode;
   17dfc:	683b      	ldr	r3, [r7, #0]
   17dfe:	685b      	ldr	r3, [r3, #4]
   17e00:	60fb      	str	r3, [r7, #12]
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
   17e02:	68fb      	ldr	r3, [r7, #12]
   17e04:	2b00      	cmp	r3, #0
   17e06:	d01e      	beq.n	17e46 <_usart_set_config+0x14e>
   17e08:	2280      	movs	r2, #128	; 0x80
   17e0a:	0552      	lsls	r2, r2, #21
   17e0c:	4293      	cmp	r3, r2
   17e0e:	d14f      	bne.n	17eb0 <_usart_set_config+0x1b8>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
   17e10:	683b      	ldr	r3, [r7, #0]
   17e12:	2227      	movs	r2, #39	; 0x27
   17e14:	5c9b      	ldrb	r3, [r3, r2]
   17e16:	2201      	movs	r2, #1
   17e18:	4053      	eors	r3, r2
   17e1a:	b2db      	uxtb	r3, r3
   17e1c:	2b00      	cmp	r3, #0
   17e1e:	d046      	beq.n	17eae <_usart_set_config+0x1b6>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
   17e20:	683b      	ldr	r3, [r7, #0]
   17e22:	6a1d      	ldr	r5, [r3, #32]
   17e24:	693b      	ldr	r3, [r7, #16]
   17e26:	b2db      	uxtb	r3, r3
   17e28:	0018      	movs	r0, r3
   17e2a:	4b65      	ldr	r3, [pc, #404]	; (17fc0 <_usart_set_config+0x2c8>)
   17e2c:	4798      	blx	r3
   17e2e:	0001      	movs	r1, r0
   17e30:	231d      	movs	r3, #29
   17e32:	18fc      	adds	r4, r7, r3
   17e34:	230a      	movs	r3, #10
   17e36:	18fb      	adds	r3, r7, r3
   17e38:	001a      	movs	r2, r3
   17e3a:	0028      	movs	r0, r5
   17e3c:	4b61      	ldr	r3, [pc, #388]	; (17fc4 <_usart_set_config+0x2cc>)
   17e3e:	4798      	blx	r3
   17e40:	0003      	movs	r3, r0
   17e42:	7023      	strb	r3, [r4, #0]
						system_gclk_chan_get_hz(gclk_index), &baud);
			}

			break;
   17e44:	e033      	b.n	17eae <_usart_set_config+0x1b6>

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
   17e46:	683b      	ldr	r3, [r7, #0]
   17e48:	2227      	movs	r2, #39	; 0x27
   17e4a:	5c9b      	ldrb	r3, [r3, r2]
   17e4c:	2b00      	cmp	r3, #0
   17e4e:	d014      	beq.n	17e7a <_usart_set_config+0x182>
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
   17e50:	683b      	ldr	r3, [r7, #0]
   17e52:	6a18      	ldr	r0, [r3, #32]
   17e54:	683b      	ldr	r3, [r7, #0]
   17e56:	6a99      	ldr	r1, [r3, #40]	; 0x28
				status_code =
   17e58:	231d      	movs	r3, #29
   17e5a:	18fc      	adds	r4, r7, r3
   17e5c:	231f      	movs	r3, #31
   17e5e:	18fb      	adds	r3, r7, r3
   17e60:	781d      	ldrb	r5, [r3, #0]
   17e62:	230a      	movs	r3, #10
   17e64:	18fa      	adds	r2, r7, r3
   17e66:	231e      	movs	r3, #30
   17e68:	18fb      	adds	r3, r7, r3
   17e6a:	781b      	ldrb	r3, [r3, #0]
   17e6c:	9300      	str	r3, [sp, #0]
   17e6e:	002b      	movs	r3, r5
   17e70:	4d55      	ldr	r5, [pc, #340]	; (17fc8 <_usart_set_config+0x2d0>)
   17e72:	47a8      	blx	r5
   17e74:	0003      	movs	r3, r0
   17e76:	7023      	strb	r3, [r4, #0]
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							system_gclk_chan_get_hz(gclk_index), &baud, mode, sample_num);
			}

			break;
   17e78:	e01a      	b.n	17eb0 <_usart_set_config+0x1b8>
						_sercom_get_async_baud_val(config->baudrate,
   17e7a:	683b      	ldr	r3, [r7, #0]
   17e7c:	6a1d      	ldr	r5, [r3, #32]
   17e7e:	693b      	ldr	r3, [r7, #16]
   17e80:	b2db      	uxtb	r3, r3
   17e82:	0018      	movs	r0, r3
   17e84:	4b4e      	ldr	r3, [pc, #312]	; (17fc0 <_usart_set_config+0x2c8>)
   17e86:	4798      	blx	r3
				status_code =
   17e88:	231d      	movs	r3, #29
   17e8a:	18fc      	adds	r4, r7, r3
   17e8c:	231f      	movs	r3, #31
   17e8e:	18fb      	adds	r3, r7, r3
   17e90:	7819      	ldrb	r1, [r3, #0]
   17e92:	230a      	movs	r3, #10
   17e94:	18fa      	adds	r2, r7, r3
   17e96:	231e      	movs	r3, #30
   17e98:	18fb      	adds	r3, r7, r3
   17e9a:	781b      	ldrb	r3, [r3, #0]
   17e9c:	9300      	str	r3, [sp, #0]
   17e9e:	000b      	movs	r3, r1
   17ea0:	0001      	movs	r1, r0
   17ea2:	0028      	movs	r0, r5
   17ea4:	4d48      	ldr	r5, [pc, #288]	; (17fc8 <_usart_set_config+0x2d0>)
   17ea6:	47a8      	blx	r5
   17ea8:	0003      	movs	r3, r0
   17eaa:	7023      	strb	r3, [r4, #0]
			break;
   17eac:	e000      	b.n	17eb0 <_usart_set_config+0x1b8>
			break;
   17eae:	46c0      	nop			; (mov r8, r8)
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
   17eb0:	231d      	movs	r3, #29
   17eb2:	18fb      	adds	r3, r7, r3
   17eb4:	781b      	ldrb	r3, [r3, #0]
   17eb6:	2b00      	cmp	r3, #0
   17eb8:	d003      	beq.n	17ec2 <_usart_set_config+0x1ca>
		/* Abort */
		return status_code;
   17eba:	231d      	movs	r3, #29
   17ebc:	18fb      	adds	r3, r7, r3
   17ebe:	781b      	ldrb	r3, [r3, #0]
   17ec0:	e077      	b.n	17fb2 <_usart_set_config+0x2ba>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
   17ec2:	683b      	ldr	r3, [r7, #0]
   17ec4:	7e5b      	ldrb	r3, [r3, #25]
   17ec6:	2b00      	cmp	r3, #0
   17ec8:	d003      	beq.n	17ed2 <_usart_set_config+0x1da>
		usart_hw->RXPL.reg = config->receive_pulse_length;
   17eca:	683b      	ldr	r3, [r7, #0]
   17ecc:	7e9a      	ldrb	r2, [r3, #26]
   17ece:	69bb      	ldr	r3, [r7, #24]
   17ed0:	739a      	strb	r2, [r3, #14]
	}
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
   17ed2:	687b      	ldr	r3, [r7, #4]
   17ed4:	0018      	movs	r0, r3
   17ed6:	4b3d      	ldr	r3, [pc, #244]	; (17fcc <_usart_set_config+0x2d4>)
   17ed8:	4798      	blx	r3

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
   17eda:	230a      	movs	r3, #10
   17edc:	18fb      	adds	r3, r7, r3
   17ede:	881a      	ldrh	r2, [r3, #0]
   17ee0:	69bb      	ldr	r3, [r7, #24]
   17ee2:	819a      	strh	r2, [r3, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
   17ee4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   17ee6:	68fb      	ldr	r3, [r7, #12]
   17ee8:	4313      	orrs	r3, r2
   17eea:	627b      	str	r3, [r7, #36]	; 0x24

	if (config->use_external_clock == false) {
   17eec:	683b      	ldr	r3, [r7, #0]
   17eee:	2227      	movs	r2, #39	; 0x27
   17ef0:	5c9b      	ldrb	r3, [r3, r2]
   17ef2:	2201      	movs	r2, #1
   17ef4:	4053      	eors	r3, r2
   17ef6:	b2db      	uxtb	r3, r3
   17ef8:	2b00      	cmp	r3, #0
   17efa:	d003      	beq.n	17f04 <_usart_set_config+0x20c>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
   17efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   17efe:	2204      	movs	r2, #4
   17f00:	4313      	orrs	r3, r2
   17f02:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
   17f04:	683b      	ldr	r3, [r7, #0]
   17f06:	7e5b      	ldrb	r3, [r3, #25]
   17f08:	029a      	lsls	r2, r3, #10
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
   17f0a:	683b      	ldr	r3, [r7, #0]
   17f0c:	7f1b      	ldrb	r3, [r3, #28]
   17f0e:	025b      	lsls	r3, r3, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
   17f10:	431a      	orrs	r2, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
   17f12:	683b      	ldr	r3, [r7, #0]
   17f14:	7f5b      	ldrb	r3, [r3, #29]
   17f16:	021b      	lsls	r3, r3, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
   17f18:	431a      	orrs	r2, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
   17f1a:	683b      	ldr	r3, [r7, #0]
   17f1c:	2124      	movs	r1, #36	; 0x24
   17f1e:	5c5b      	ldrb	r3, [r3, r1]
   17f20:	045b      	lsls	r3, r3, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
   17f22:	431a      	orrs	r2, r3
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
   17f24:	683b      	ldr	r3, [r7, #0]
   17f26:	2125      	movs	r1, #37	; 0x25
   17f28:	5c5b      	ldrb	r3, [r3, r1]
   17f2a:	041b      	lsls	r3, r3, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
   17f2c:	4313      	orrs	r3, r2
	ctrlb =  
   17f2e:	623b      	str	r3, [r7, #32]
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->stopbits;
   17f30:	683b      	ldr	r3, [r7, #0]
   17f32:	7a9b      	ldrb	r3, [r3, #10]
   17f34:	001a      	movs	r2, r3
   17f36:	6a3b      	ldr	r3, [r7, #32]
   17f38:	4313      	orrs	r3, r2
   17f3a:	623b      	str	r3, [r7, #32]
	ctrlb |= (uint32_t)config->character_size;
   17f3c:	683b      	ldr	r3, [r7, #0]
   17f3e:	7adb      	ldrb	r3, [r3, #11]
   17f40:	001a      	movs	r2, r3
   17f42:	6a3b      	ldr	r3, [r7, #32]
   17f44:	4313      	orrs	r3, r2
   17f46:	623b      	str	r3, [r7, #32]
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
   17f48:	683b      	ldr	r3, [r7, #0]
   17f4a:	891b      	ldrh	r3, [r3, #8]
   17f4c:	2bff      	cmp	r3, #255	; 0xff
   17f4e:	d00b      	beq.n	17f68 <_usart_set_config+0x270>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
   17f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   17f52:	2280      	movs	r2, #128	; 0x80
   17f54:	0452      	lsls	r2, r2, #17
   17f56:	4313      	orrs	r3, r2
   17f58:	627b      	str	r3, [r7, #36]	; 0x24
		ctrlb |= config->parity;
   17f5a:	683b      	ldr	r3, [r7, #0]
   17f5c:	891b      	ldrh	r3, [r3, #8]
   17f5e:	001a      	movs	r2, r3
   17f60:	6a3b      	ldr	r3, [r7, #32]
   17f62:	4313      	orrs	r3, r2
   17f64:	623b      	str	r3, [r7, #32]
   17f66:	e008      	b.n	17f7a <_usart_set_config+0x282>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
   17f68:	683b      	ldr	r3, [r7, #0]
   17f6a:	7edb      	ldrb	r3, [r3, #27]
   17f6c:	2b00      	cmp	r3, #0
   17f6e:	d004      	beq.n	17f7a <_usart_set_config+0x282>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
   17f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   17f72:	2280      	movs	r2, #128	; 0x80
   17f74:	04d2      	lsls	r2, r2, #19
   17f76:	4313      	orrs	r3, r2
   17f78:	627b      	str	r3, [r7, #36]	; 0x24
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
   17f7a:	683b      	ldr	r3, [r7, #0]
   17f7c:	222c      	movs	r2, #44	; 0x2c
   17f7e:	5c9b      	ldrb	r3, [r3, r2]
   17f80:	2b00      	cmp	r3, #0
   17f82:	d103      	bne.n	17f8c <_usart_set_config+0x294>
   17f84:	4b12      	ldr	r3, [pc, #72]	; (17fd0 <_usart_set_config+0x2d8>)
   17f86:	4798      	blx	r3
   17f88:	1e03      	subs	r3, r0, #0
   17f8a:	d003      	beq.n	17f94 <_usart_set_config+0x29c>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
   17f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   17f8e:	2280      	movs	r2, #128	; 0x80
   17f90:	4313      	orrs	r3, r2
   17f92:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
   17f94:	687b      	ldr	r3, [r7, #4]
   17f96:	0018      	movs	r0, r3
   17f98:	4b0c      	ldr	r3, [pc, #48]	; (17fcc <_usart_set_config+0x2d4>)
   17f9a:	4798      	blx	r3

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
   17f9c:	69bb      	ldr	r3, [r7, #24]
   17f9e:	6a3a      	ldr	r2, [r7, #32]
   17fa0:	605a      	str	r2, [r3, #4]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
   17fa2:	687b      	ldr	r3, [r7, #4]
   17fa4:	0018      	movs	r0, r3
   17fa6:	4b09      	ldr	r3, [pc, #36]	; (17fcc <_usart_set_config+0x2d4>)
   17fa8:	4798      	blx	r3

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
   17faa:	69bb      	ldr	r3, [r7, #24]
   17fac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   17fae:	601a      	str	r2, [r3, #0]
		_usart_wait_for_sync(module);
		usart_hw->CTRLC.reg = ctrlc;
	}
#endif

	return STATUS_OK;
   17fb0:	2300      	movs	r3, #0
}
   17fb2:	0018      	movs	r0, r3
   17fb4:	46bd      	mov	sp, r7
   17fb6:	b00a      	add	sp, #40	; 0x28
   17fb8:	bdb0      	pop	{r4, r5, r7, pc}
   17fba:	46c0      	nop			; (mov r8, r8)
   17fbc:	00017a55 	.word	0x00017a55
   17fc0:	00019419 	.word	0x00019419
   17fc4:	000175cf 	.word	0x000175cf
   17fc8:	0001764d 	.word	0x0001764d
   17fcc:	00017cd5 	.word	0x00017cd5
   17fd0:	00017c95 	.word	0x00017c95

00017fd4 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
   17fd4:	b590      	push	{r4, r7, lr}
   17fd6:	b093      	sub	sp, #76	; 0x4c
   17fd8:	af00      	add	r7, sp, #0
   17fda:	60f8      	str	r0, [r7, #12]
   17fdc:	60b9      	str	r1, [r7, #8]
   17fde:	607a      	str	r2, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(hw);
	Assert(config);

	enum status_code status_code = STATUS_OK;
   17fe0:	233b      	movs	r3, #59	; 0x3b
   17fe2:	18fb      	adds	r3, r7, r3
   17fe4:	2200      	movs	r2, #0
   17fe6:	701a      	strb	r2, [r3, #0]

	/* Assign module pointer to software instance struct */
	module->hw = hw;
   17fe8:	68fb      	ldr	r3, [r7, #12]
   17fea:	68ba      	ldr	r2, [r7, #8]
   17fec:	601a      	str	r2, [r3, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
   17fee:	68fb      	ldr	r3, [r7, #12]
   17ff0:	681b      	ldr	r3, [r3, #0]
   17ff2:	637b      	str	r3, [r7, #52]	; 0x34

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
   17ff4:	68fb      	ldr	r3, [r7, #12]
   17ff6:	681b      	ldr	r3, [r3, #0]
   17ff8:	0018      	movs	r0, r3
   17ffa:	4b86      	ldr	r3, [pc, #536]	; (18214 <usart_init+0x240>)
   17ffc:	4798      	blx	r3
   17ffe:	0003      	movs	r3, r0
   18000:	633b      	str	r3, [r7, #48]	; 0x30
		gclk_index	= SERCOM5_GCLK_ID_CORE;
    } else {
    	gclk_index	= sercom_index + SERCOM0_GCLK_ID_CORE;
    }
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
   18002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   18004:	3302      	adds	r3, #2
   18006:	62fb      	str	r3, [r7, #44]	; 0x2c
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
   18008:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1800a:	3314      	adds	r3, #20
   1800c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
   1800e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   18010:	681b      	ldr	r3, [r3, #0]
   18012:	2201      	movs	r2, #1
   18014:	4013      	ands	r3, r2
   18016:	d001      	beq.n	1801c <usart_init+0x48>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
   18018:	2305      	movs	r3, #5
   1801a:	e0f6      	b.n	1820a <usart_init+0x236>
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
   1801c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   1801e:	681b      	ldr	r3, [r3, #0]
   18020:	2202      	movs	r2, #2
   18022:	4013      	ands	r3, r2
   18024:	d001      	beq.n	1802a <usart_init+0x56>
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
   18026:	231c      	movs	r3, #28
   18028:	e0ef      	b.n	1820a <usart_init+0x236>
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
   1802a:	2201      	movs	r2, #1
   1802c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   1802e:	409a      	lsls	r2, r3
   18030:	0013      	movs	r3, r2
   18032:	0019      	movs	r1, r3
   18034:	2002      	movs	r0, #2
   18036:	4b78      	ldr	r3, [pc, #480]	; (18218 <usart_init+0x244>)
   18038:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
   1803a:	2324      	movs	r3, #36	; 0x24
   1803c:	18fb      	adds	r3, r7, r3
   1803e:	0018      	movs	r0, r3
   18040:	4b76      	ldr	r3, [pc, #472]	; (1821c <usart_init+0x248>)
   18042:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
   18044:	687b      	ldr	r3, [r7, #4]
   18046:	222d      	movs	r2, #45	; 0x2d
   18048:	5c9a      	ldrb	r2, [r3, r2]
   1804a:	2324      	movs	r3, #36	; 0x24
   1804c:	18fb      	adds	r3, r7, r3
   1804e:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
   18050:	6abb      	ldr	r3, [r7, #40]	; 0x28
   18052:	b2db      	uxtb	r3, r3
   18054:	2224      	movs	r2, #36	; 0x24
   18056:	18ba      	adds	r2, r7, r2
   18058:	0011      	movs	r1, r2
   1805a:	0018      	movs	r0, r3
   1805c:	4b70      	ldr	r3, [pc, #448]	; (18220 <usart_init+0x24c>)
   1805e:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
   18060:	6abb      	ldr	r3, [r7, #40]	; 0x28
   18062:	b2db      	uxtb	r3, r3
   18064:	0018      	movs	r0, r3
   18066:	4b6f      	ldr	r3, [pc, #444]	; (18224 <usart_init+0x250>)
   18068:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
   1806a:	687b      	ldr	r3, [r7, #4]
   1806c:	222d      	movs	r2, #45	; 0x2d
   1806e:	5c9b      	ldrb	r3, [r3, r2]
   18070:	2100      	movs	r1, #0
   18072:	0018      	movs	r0, r3
   18074:	4b6c      	ldr	r3, [pc, #432]	; (18228 <usart_init+0x254>)
   18076:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
   18078:	687b      	ldr	r3, [r7, #4]
   1807a:	7ada      	ldrb	r2, [r3, #11]
   1807c:	68fb      	ldr	r3, [r7, #12]
   1807e:	715a      	strb	r2, [r3, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
   18080:	687b      	ldr	r3, [r7, #4]
   18082:	2224      	movs	r2, #36	; 0x24
   18084:	5c9a      	ldrb	r2, [r3, r2]
   18086:	68fb      	ldr	r3, [r7, #12]
   18088:	719a      	strb	r2, [r3, #6]
	module->transmitter_enabled = config->transmitter_enable;
   1808a:	687b      	ldr	r3, [r7, #4]
   1808c:	2225      	movs	r2, #37	; 0x25
   1808e:	5c9a      	ldrb	r2, [r3, r2]
   18090:	68fb      	ldr	r3, [r7, #12]
   18092:	71da      	strb	r2, [r3, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
   18094:	687b      	ldr	r3, [r7, #4]
   18096:	7eda      	ldrb	r2, [r3, #27]
   18098:	68fb      	ldr	r3, [r7, #12]
   1809a:	721a      	strb	r2, [r3, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
   1809c:	687b      	ldr	r3, [r7, #4]
   1809e:	7f1a      	ldrb	r2, [r3, #28]
   180a0:	68fb      	ldr	r3, [r7, #12]
   180a2:	725a      	strb	r2, [r3, #9]
#endif
#ifdef FEATURE_USART_ISO7816
	module->iso7816_mode_enabled = config->iso7816_config.enabled;
#endif
	/* Set configuration according to the config struct */
	status_code = _usart_set_config(module, config);
   180a4:	233b      	movs	r3, #59	; 0x3b
   180a6:	18fc      	adds	r4, r7, r3
   180a8:	687a      	ldr	r2, [r7, #4]
   180aa:	68fb      	ldr	r3, [r7, #12]
   180ac:	0011      	movs	r1, r2
   180ae:	0018      	movs	r0, r3
   180b0:	4b5e      	ldr	r3, [pc, #376]	; (1822c <usart_init+0x258>)
   180b2:	4798      	blx	r3
   180b4:	0003      	movs	r3, r0
   180b6:	7023      	strb	r3, [r4, #0]
	if(status_code != STATUS_OK) {
   180b8:	233b      	movs	r3, #59	; 0x3b
   180ba:	18fb      	adds	r3, r7, r3
   180bc:	781b      	ldrb	r3, [r3, #0]
   180be:	2b00      	cmp	r3, #0
   180c0:	d003      	beq.n	180ca <usart_init+0xf6>
		return status_code;
   180c2:	233b      	movs	r3, #59	; 0x3b
   180c4:	18fb      	adds	r3, r7, r3
   180c6:	781b      	ldrb	r3, [r3, #0]
   180c8:	e09f      	b.n	1820a <usart_init+0x236>
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
   180ca:	2320      	movs	r3, #32
   180cc:	18fb      	adds	r3, r7, r3
   180ce:	0018      	movs	r0, r3
   180d0:	4b57      	ldr	r3, [pc, #348]	; (18230 <usart_init+0x25c>)
   180d2:	4798      	blx	r3
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
   180d4:	2320      	movs	r3, #32
   180d6:	18fb      	adds	r3, r7, r3
   180d8:	2200      	movs	r2, #0
   180da:	705a      	strb	r2, [r3, #1]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
   180dc:	2320      	movs	r3, #32
   180de:	18fb      	adds	r3, r7, r3
   180e0:	2200      	movs	r2, #0
   180e2:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
			config->pinmux_pad0, config->pinmux_pad1,
   180e4:	687b      	ldr	r3, [r7, #4]
   180e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	uint32_t pad_pinmuxes[] = {
   180e8:	2310      	movs	r3, #16
   180ea:	18fb      	adds	r3, r7, r3
   180ec:	601a      	str	r2, [r3, #0]
			config->pinmux_pad0, config->pinmux_pad1,
   180ee:	687b      	ldr	r3, [r7, #4]
   180f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	uint32_t pad_pinmuxes[] = {
   180f2:	2310      	movs	r3, #16
   180f4:	18fb      	adds	r3, r7, r3
   180f6:	605a      	str	r2, [r3, #4]
			config->pinmux_pad2, config->pinmux_pad3
   180f8:	687b      	ldr	r3, [r7, #4]
   180fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
	uint32_t pad_pinmuxes[] = {
   180fc:	2310      	movs	r3, #16
   180fe:	18fb      	adds	r3, r7, r3
   18100:	609a      	str	r2, [r3, #8]
			config->pinmux_pad2, config->pinmux_pad3
   18102:	687b      	ldr	r3, [r7, #4]
   18104:	6bda      	ldr	r2, [r3, #60]	; 0x3c
	uint32_t pad_pinmuxes[] = {
   18106:	2310      	movs	r3, #16
   18108:	18fb      	adds	r3, r7, r3
   1810a:	60da      	str	r2, [r3, #12]
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
   1810c:	2347      	movs	r3, #71	; 0x47
   1810e:	18fb      	adds	r3, r7, r3
   18110:	2200      	movs	r2, #0
   18112:	701a      	strb	r2, [r3, #0]
   18114:	e02c      	b.n	18170 <usart_init+0x19c>
		uint32_t current_pinmux = pad_pinmuxes[pad];
   18116:	2347      	movs	r3, #71	; 0x47
   18118:	18fb      	adds	r3, r7, r3
   1811a:	781a      	ldrb	r2, [r3, #0]
   1811c:	2310      	movs	r3, #16
   1811e:	18fb      	adds	r3, r7, r3
   18120:	0092      	lsls	r2, r2, #2
   18122:	58d3      	ldr	r3, [r2, r3]
   18124:	643b      	str	r3, [r7, #64]	; 0x40

		if (current_pinmux == PINMUX_DEFAULT) {
   18126:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   18128:	2b00      	cmp	r3, #0
   1812a:	d109      	bne.n	18140 <usart_init+0x16c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
   1812c:	2347      	movs	r3, #71	; 0x47
   1812e:	18fb      	adds	r3, r7, r3
   18130:	781a      	ldrb	r2, [r3, #0]
   18132:	68bb      	ldr	r3, [r7, #8]
   18134:	0011      	movs	r1, r2
   18136:	0018      	movs	r0, r3
   18138:	4b3e      	ldr	r3, [pc, #248]	; (18234 <usart_init+0x260>)
   1813a:	4798      	blx	r3
   1813c:	0003      	movs	r3, r0
   1813e:	643b      	str	r3, [r7, #64]	; 0x40
		}

		if (current_pinmux != PINMUX_UNUSED) {
   18140:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   18142:	3301      	adds	r3, #1
   18144:	d00d      	beq.n	18162 <usart_init+0x18e>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
   18146:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   18148:	b2da      	uxtb	r2, r3
   1814a:	2320      	movs	r3, #32
   1814c:	18fb      	adds	r3, r7, r3
   1814e:	701a      	strb	r2, [r3, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
   18150:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   18152:	0c1b      	lsrs	r3, r3, #16
   18154:	b2db      	uxtb	r3, r3
   18156:	2220      	movs	r2, #32
   18158:	18ba      	adds	r2, r7, r2
   1815a:	0011      	movs	r1, r2
   1815c:	0018      	movs	r0, r3
   1815e:	4b36      	ldr	r3, [pc, #216]	; (18238 <usart_init+0x264>)
   18160:	4798      	blx	r3
	for (uint8_t pad = 0; pad < 4; pad++) {
   18162:	2347      	movs	r3, #71	; 0x47
   18164:	18fb      	adds	r3, r7, r3
   18166:	781a      	ldrb	r2, [r3, #0]
   18168:	2347      	movs	r3, #71	; 0x47
   1816a:	18fb      	adds	r3, r7, r3
   1816c:	3201      	adds	r2, #1
   1816e:	701a      	strb	r2, [r3, #0]
   18170:	2347      	movs	r3, #71	; 0x47
   18172:	18fb      	adds	r3, r7, r3
   18174:	781b      	ldrb	r3, [r3, #0]
   18176:	2b03      	cmp	r3, #3
   18178:	d9cd      	bls.n	18116 <usart_init+0x142>
		}
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
   1817a:	2300      	movs	r3, #0
   1817c:	63fb      	str	r3, [r7, #60]	; 0x3c
   1817e:	e00a      	b.n	18196 <usart_init+0x1c2>
		module->callback[i]            = NULL;
   18180:	68fa      	ldr	r2, [r7, #12]
   18182:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   18184:	3302      	adds	r3, #2
   18186:	009b      	lsls	r3, r3, #2
   18188:	18d3      	adds	r3, r2, r3
   1818a:	3304      	adds	r3, #4
   1818c:	2200      	movs	r2, #0
   1818e:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
   18190:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   18192:	3301      	adds	r3, #1
   18194:	63fb      	str	r3, [r7, #60]	; 0x3c
   18196:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   18198:	2b05      	cmp	r3, #5
   1819a:	d9f1      	bls.n	18180 <usart_init+0x1ac>
	}

	module->tx_buffer_ptr              = NULL;
   1819c:	68fb      	ldr	r3, [r7, #12]
   1819e:	2200      	movs	r2, #0
   181a0:	629a      	str	r2, [r3, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
   181a2:	68fb      	ldr	r3, [r7, #12]
   181a4:	2200      	movs	r2, #0
   181a6:	625a      	str	r2, [r3, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
   181a8:	68fb      	ldr	r3, [r7, #12]
   181aa:	2200      	movs	r2, #0
   181ac:	85da      	strh	r2, [r3, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
   181ae:	68fb      	ldr	r3, [r7, #12]
   181b0:	2200      	movs	r2, #0
   181b2:	859a      	strh	r2, [r3, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
   181b4:	68fb      	ldr	r3, [r7, #12]
   181b6:	2230      	movs	r2, #48	; 0x30
   181b8:	2100      	movs	r1, #0
   181ba:	5499      	strb	r1, [r3, r2]
	module->callback_enable_mask       = 0x00;
   181bc:	68fb      	ldr	r3, [r7, #12]
   181be:	2231      	movs	r2, #49	; 0x31
   181c0:	2100      	movs	r1, #0
   181c2:	5499      	strb	r1, [r3, r2]
	module->rx_status                  = STATUS_OK;
   181c4:	68fb      	ldr	r3, [r7, #12]
   181c6:	2232      	movs	r2, #50	; 0x32
   181c8:	2100      	movs	r1, #0
   181ca:	5499      	strb	r1, [r3, r2]
	module->tx_status                  = STATUS_OK;
   181cc:	68fb      	ldr	r3, [r7, #12]
   181ce:	2233      	movs	r2, #51	; 0x33
   181d0:	2100      	movs	r1, #0
   181d2:	5499      	strb	r1, [r3, r2]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
   181d4:	68fb      	ldr	r3, [r7, #12]
   181d6:	681b      	ldr	r3, [r3, #0]
   181d8:	2227      	movs	r2, #39	; 0x27
   181da:	18bc      	adds	r4, r7, r2
   181dc:	0018      	movs	r0, r3
   181de:	4b0d      	ldr	r3, [pc, #52]	; (18214 <usart_init+0x240>)
   181e0:	4798      	blx	r3
   181e2:	0003      	movs	r3, r0
   181e4:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
   181e6:	4a15      	ldr	r2, [pc, #84]	; (1823c <usart_init+0x268>)
   181e8:	2327      	movs	r3, #39	; 0x27
   181ea:	18fb      	adds	r3, r7, r3
   181ec:	781b      	ldrb	r3, [r3, #0]
   181ee:	0011      	movs	r1, r2
   181f0:	0018      	movs	r0, r3
   181f2:	4b13      	ldr	r3, [pc, #76]	; (18240 <usart_init+0x26c>)
   181f4:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
   181f6:	2327      	movs	r3, #39	; 0x27
   181f8:	18fb      	adds	r3, r7, r3
   181fa:	781a      	ldrb	r2, [r3, #0]
   181fc:	4b11      	ldr	r3, [pc, #68]	; (18244 <usart_init+0x270>)
   181fe:	0092      	lsls	r2, r2, #2
   18200:	68f9      	ldr	r1, [r7, #12]
   18202:	50d1      	str	r1, [r2, r3]
#endif

	return status_code;
   18204:	233b      	movs	r3, #59	; 0x3b
   18206:	18fb      	adds	r3, r7, r3
   18208:	781b      	ldrb	r3, [r3, #0]
}
   1820a:	0018      	movs	r0, r3
   1820c:	46bd      	mov	sp, r7
   1820e:	b013      	add	sp, #76	; 0x4c
   18210:	bd90      	pop	{r4, r7, pc}
   18212:	46c0      	nop			; (mov r8, r8)
   18214:	00017a55 	.word	0x00017a55
   18218:	00017c11 	.word	0x00017c11
   1821c:	00017bf9 	.word	0x00017bf9
   18220:	000192f5 	.word	0x000192f5
   18224:	00019339 	.word	0x00019339
   18228:	0001780d 	.word	0x0001780d
   1822c:	00017cf9 	.word	0x00017cf9
   18230:	00017c6d 	.word	0x00017c6d
   18234:	00017899 	.word	0x00017899
   18238:	00019655 	.word	0x00019655
   1823c:	000184b1 	.word	0x000184b1
   18240:	00017ab9 	.word	0x00017ab9
   18244:	20002f84 	.word	0x20002f84

00018248 <system_interrupt_enter_critical_section>:
{
   18248:	b580      	push	{r7, lr}
   1824a:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
   1824c:	4b02      	ldr	r3, [pc, #8]	; (18258 <system_interrupt_enter_critical_section+0x10>)
   1824e:	4798      	blx	r3
}
   18250:	46c0      	nop			; (mov r8, r8)
   18252:	46bd      	mov	sp, r7
   18254:	bd80      	pop	{r7, pc}
   18256:	46c0      	nop			; (mov r8, r8)
   18258:	00016e49 	.word	0x00016e49

0001825c <system_interrupt_leave_critical_section>:
{
   1825c:	b580      	push	{r7, lr}
   1825e:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
   18260:	4b02      	ldr	r3, [pc, #8]	; (1826c <system_interrupt_leave_critical_section+0x10>)
   18262:	4798      	blx	r3
}
   18264:	46c0      	nop			; (mov r8, r8)
   18266:	46bd      	mov	sp, r7
   18268:	bd80      	pop	{r7, pc}
   1826a:	46c0      	nop			; (mov r8, r8)
   1826c:	00016e9d 	.word	0x00016e9d

00018270 <usart_is_syncing>:
{
   18270:	b580      	push	{r7, lr}
   18272:	b084      	sub	sp, #16
   18274:	af00      	add	r7, sp, #0
   18276:	6078      	str	r0, [r7, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
   18278:	687b      	ldr	r3, [r7, #4]
   1827a:	681b      	ldr	r3, [r3, #0]
   1827c:	60fb      	str	r3, [r7, #12]
	return (usart_hw->SYNCBUSY.reg);
   1827e:	68fb      	ldr	r3, [r7, #12]
   18280:	69db      	ldr	r3, [r3, #28]
   18282:	1e5a      	subs	r2, r3, #1
   18284:	4193      	sbcs	r3, r2
   18286:	b2db      	uxtb	r3, r3
}
   18288:	0018      	movs	r0, r3
   1828a:	46bd      	mov	sp, r7
   1828c:	b004      	add	sp, #16
   1828e:	bd80      	pop	{r7, pc}

00018290 <_usart_wait_for_sync>:
{
   18290:	b580      	push	{r7, lr}
   18292:	b082      	sub	sp, #8
   18294:	af00      	add	r7, sp, #0
   18296:	6078      	str	r0, [r7, #4]
	while (usart_is_syncing(module)) {
   18298:	46c0      	nop			; (mov r8, r8)
   1829a:	687b      	ldr	r3, [r7, #4]
   1829c:	0018      	movs	r0, r3
   1829e:	4b04      	ldr	r3, [pc, #16]	; (182b0 <_usart_wait_for_sync+0x20>)
   182a0:	4798      	blx	r3
   182a2:	1e03      	subs	r3, r0, #0
   182a4:	d1f9      	bne.n	1829a <_usart_wait_for_sync+0xa>
}
   182a6:	46c0      	nop			; (mov r8, r8)
   182a8:	46bd      	mov	sp, r7
   182aa:	b002      	add	sp, #8
   182ac:	bd80      	pop	{r7, pc}
   182ae:	46c0      	nop			; (mov r8, r8)
   182b0:	00018271 	.word	0x00018271

000182b4 <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
   182b4:	b580      	push	{r7, lr}
   182b6:	b086      	sub	sp, #24
   182b8:	af00      	add	r7, sp, #0
   182ba:	60f8      	str	r0, [r7, #12]
   182bc:	60b9      	str	r1, [r7, #8]
   182be:	1dbb      	adds	r3, r7, #6
   182c0:	801a      	strh	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
   182c2:	68fb      	ldr	r3, [r7, #12]
   182c4:	681b      	ldr	r3, [r3, #0]
   182c6:	617b      	str	r3, [r7, #20]

	system_interrupt_enter_critical_section();
   182c8:	4b0f      	ldr	r3, [pc, #60]	; (18308 <_usart_write_buffer+0x54>)
   182ca:	4798      	blx	r3

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
   182cc:	68fb      	ldr	r3, [r7, #12]
   182ce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
   182d0:	b29b      	uxth	r3, r3
   182d2:	2b00      	cmp	r3, #0
   182d4:	d003      	beq.n	182de <_usart_write_buffer+0x2a>
		system_interrupt_leave_critical_section();
   182d6:	4b0d      	ldr	r3, [pc, #52]	; (1830c <_usart_write_buffer+0x58>)
   182d8:	4798      	blx	r3
		return STATUS_BUSY;
   182da:	2305      	movs	r3, #5
   182dc:	e010      	b.n	18300 <_usart_write_buffer+0x4c>
	}

	/* Write parameters to the device instance */
	module->remaining_tx_buffer_length = length;
   182de:	68fb      	ldr	r3, [r7, #12]
   182e0:	1dba      	adds	r2, r7, #6
   182e2:	8812      	ldrh	r2, [r2, #0]
   182e4:	85da      	strh	r2, [r3, #46]	; 0x2e

	system_interrupt_leave_critical_section();
   182e6:	4b09      	ldr	r3, [pc, #36]	; (1830c <_usart_write_buffer+0x58>)
   182e8:	4798      	blx	r3

	module->tx_buffer_ptr              = tx_data;
   182ea:	68fb      	ldr	r3, [r7, #12]
   182ec:	68ba      	ldr	r2, [r7, #8]
   182ee:	629a      	str	r2, [r3, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
   182f0:	68fb      	ldr	r3, [r7, #12]
   182f2:	2233      	movs	r2, #51	; 0x33
   182f4:	2105      	movs	r1, #5
   182f6:	5499      	strb	r1, [r3, r2]

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
   182f8:	697b      	ldr	r3, [r7, #20]
   182fa:	2201      	movs	r2, #1
   182fc:	759a      	strb	r2, [r3, #22]

	return STATUS_OK;
   182fe:	2300      	movs	r3, #0
}
   18300:	0018      	movs	r0, r3
   18302:	46bd      	mov	sp, r7
   18304:	b006      	add	sp, #24
   18306:	bd80      	pop	{r7, pc}
   18308:	00018249 	.word	0x00018249
   1830c:	0001825d 	.word	0x0001825d

00018310 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
   18310:	b580      	push	{r7, lr}
   18312:	b086      	sub	sp, #24
   18314:	af00      	add	r7, sp, #0
   18316:	60f8      	str	r0, [r7, #12]
   18318:	60b9      	str	r1, [r7, #8]
   1831a:	1dbb      	adds	r3, r7, #6
   1831c:	801a      	strh	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
   1831e:	68fb      	ldr	r3, [r7, #12]
   18320:	681b      	ldr	r3, [r3, #0]
   18322:	617b      	str	r3, [r7, #20]

	system_interrupt_enter_critical_section();
   18324:	4b16      	ldr	r3, [pc, #88]	; (18380 <_usart_read_buffer+0x70>)
   18326:	4798      	blx	r3

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
   18328:	68fb      	ldr	r3, [r7, #12]
   1832a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
   1832c:	b29b      	uxth	r3, r3
   1832e:	2b00      	cmp	r3, #0
   18330:	d003      	beq.n	1833a <_usart_read_buffer+0x2a>
		system_interrupt_leave_critical_section();
   18332:	4b14      	ldr	r3, [pc, #80]	; (18384 <_usart_read_buffer+0x74>)
   18334:	4798      	blx	r3
		return STATUS_BUSY;
   18336:	2305      	movs	r3, #5
   18338:	e01e      	b.n	18378 <_usart_read_buffer+0x68>
	}

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
   1833a:	68fb      	ldr	r3, [r7, #12]
   1833c:	1dba      	adds	r2, r7, #6
   1833e:	8812      	ldrh	r2, [r2, #0]
   18340:	859a      	strh	r2, [r3, #44]	; 0x2c

	system_interrupt_leave_critical_section();
   18342:	4b10      	ldr	r3, [pc, #64]	; (18384 <_usart_read_buffer+0x74>)
   18344:	4798      	blx	r3

	module->rx_buffer_ptr              = rx_data;
   18346:	68fb      	ldr	r3, [r7, #12]
   18348:	68ba      	ldr	r2, [r7, #8]
   1834a:	625a      	str	r2, [r3, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
   1834c:	68fb      	ldr	r3, [r7, #12]
   1834e:	2232      	movs	r2, #50	; 0x32
   18350:	2105      	movs	r1, #5
   18352:	5499      	strb	r1, [r3, r2]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
   18354:	697b      	ldr	r3, [r7, #20]
   18356:	2204      	movs	r2, #4
   18358:	759a      	strb	r2, [r3, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
   1835a:	68fb      	ldr	r3, [r7, #12]
   1835c:	7a1b      	ldrb	r3, [r3, #8]
   1835e:	2b00      	cmp	r3, #0
   18360:	d002      	beq.n	18368 <_usart_read_buffer+0x58>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
   18362:	697b      	ldr	r3, [r7, #20]
   18364:	2220      	movs	r2, #32
   18366:	759a      	strb	r2, [r3, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
   18368:	68fb      	ldr	r3, [r7, #12]
   1836a:	7a5b      	ldrb	r3, [r3, #9]
   1836c:	2b00      	cmp	r3, #0
   1836e:	d002      	beq.n	18376 <_usart_read_buffer+0x66>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
   18370:	697b      	ldr	r3, [r7, #20]
   18372:	2208      	movs	r2, #8
   18374:	759a      	strb	r2, [r3, #22]
	}
#endif

	return STATUS_OK;
   18376:	2300      	movs	r3, #0
}
   18378:	0018      	movs	r0, r3
   1837a:	46bd      	mov	sp, r7
   1837c:	b006      	add	sp, #24
   1837e:	bd80      	pop	{r7, pc}
   18380:	00018249 	.word	0x00018249
   18384:	0001825d 	.word	0x0001825d

00018388 <usart_register_callback>:
 */
void usart_register_callback(
		struct usart_module *const module,
		usart_callback_t callback_func,
		enum usart_callback callback_type)
{
   18388:	b580      	push	{r7, lr}
   1838a:	b084      	sub	sp, #16
   1838c:	af00      	add	r7, sp, #0
   1838e:	60f8      	str	r0, [r7, #12]
   18390:	60b9      	str	r1, [r7, #8]
   18392:	1dfb      	adds	r3, r7, #7
   18394:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
   18396:	1dfb      	adds	r3, r7, #7
   18398:	781b      	ldrb	r3, [r3, #0]
   1839a:	68fa      	ldr	r2, [r7, #12]
   1839c:	3302      	adds	r3, #2
   1839e:	009b      	lsls	r3, r3, #2
   183a0:	18d3      	adds	r3, r2, r3
   183a2:	3304      	adds	r3, #4
   183a4:	68ba      	ldr	r2, [r7, #8]
   183a6:	601a      	str	r2, [r3, #0]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
   183a8:	68fb      	ldr	r3, [r7, #12]
   183aa:	2230      	movs	r2, #48	; 0x30
   183ac:	5c9b      	ldrb	r3, [r3, r2]
   183ae:	b25a      	sxtb	r2, r3
   183b0:	1dfb      	adds	r3, r7, #7
   183b2:	781b      	ldrb	r3, [r3, #0]
   183b4:	2101      	movs	r1, #1
   183b6:	4099      	lsls	r1, r3
   183b8:	000b      	movs	r3, r1
   183ba:	b25b      	sxtb	r3, r3
   183bc:	4313      	orrs	r3, r2
   183be:	b25b      	sxtb	r3, r3
   183c0:	b2d9      	uxtb	r1, r3
   183c2:	68fb      	ldr	r3, [r7, #12]
   183c4:	2230      	movs	r2, #48	; 0x30
   183c6:	5499      	strb	r1, [r3, r2]
}
   183c8:	46c0      	nop			; (mov r8, r8)
   183ca:	46bd      	mov	sp, r7
   183cc:	b004      	add	sp, #16
   183ce:	bd80      	pop	{r7, pc}

000183d0 <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
   183d0:	b580      	push	{r7, lr}
   183d2:	b084      	sub	sp, #16
   183d4:	af00      	add	r7, sp, #0
   183d6:	60f8      	str	r0, [r7, #12]
   183d8:	60b9      	str	r1, [r7, #8]
   183da:	1dbb      	adds	r3, r7, #6
   183dc:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
   183de:	1dbb      	adds	r3, r7, #6
   183e0:	881b      	ldrh	r3, [r3, #0]
   183e2:	2b00      	cmp	r3, #0
   183e4:	d101      	bne.n	183ea <usart_write_buffer_job+0x1a>
		return STATUS_ERR_INVALID_ARG;
   183e6:	2317      	movs	r3, #23
   183e8:	e010      	b.n	1840c <usart_write_buffer_job+0x3c>
	}

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
   183ea:	68fb      	ldr	r3, [r7, #12]
   183ec:	79db      	ldrb	r3, [r3, #7]
   183ee:	2201      	movs	r2, #1
   183f0:	4053      	eors	r3, r2
   183f2:	b2db      	uxtb	r3, r3
   183f4:	2b00      	cmp	r3, #0
   183f6:	d001      	beq.n	183fc <usart_write_buffer_job+0x2c>
		return STATUS_ERR_DENIED;
   183f8:	231c      	movs	r3, #28
   183fa:	e007      	b.n	1840c <usart_write_buffer_job+0x3c>
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
   183fc:	1dbb      	adds	r3, r7, #6
   183fe:	881a      	ldrh	r2, [r3, #0]
   18400:	68b9      	ldr	r1, [r7, #8]
   18402:	68fb      	ldr	r3, [r7, #12]
   18404:	0018      	movs	r0, r3
   18406:	4b03      	ldr	r3, [pc, #12]	; (18414 <usart_write_buffer_job+0x44>)
   18408:	4798      	blx	r3
   1840a:	0003      	movs	r3, r0
}
   1840c:	0018      	movs	r0, r3
   1840e:	46bd      	mov	sp, r7
   18410:	b004      	add	sp, #16
   18412:	bd80      	pop	{r7, pc}
   18414:	000182b5 	.word	0x000182b5

00018418 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
   18418:	b580      	push	{r7, lr}
   1841a:	b084      	sub	sp, #16
   1841c:	af00      	add	r7, sp, #0
   1841e:	60f8      	str	r0, [r7, #12]
   18420:	60b9      	str	r1, [r7, #8]
   18422:	1dbb      	adds	r3, r7, #6
   18424:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
   18426:	1dbb      	adds	r3, r7, #6
   18428:	881b      	ldrh	r3, [r3, #0]
   1842a:	2b00      	cmp	r3, #0
   1842c:	d101      	bne.n	18432 <usart_read_buffer_job+0x1a>
		return STATUS_ERR_INVALID_ARG;
   1842e:	2317      	movs	r3, #23
   18430:	e010      	b.n	18454 <usart_read_buffer_job+0x3c>
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
   18432:	68fb      	ldr	r3, [r7, #12]
   18434:	799b      	ldrb	r3, [r3, #6]
   18436:	2201      	movs	r2, #1
   18438:	4053      	eors	r3, r2
   1843a:	b2db      	uxtb	r3, r3
   1843c:	2b00      	cmp	r3, #0
   1843e:	d001      	beq.n	18444 <usart_read_buffer_job+0x2c>
		return STATUS_ERR_DENIED;
   18440:	231c      	movs	r3, #28
   18442:	e007      	b.n	18454 <usart_read_buffer_job+0x3c>
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
   18444:	1dbb      	adds	r3, r7, #6
   18446:	881a      	ldrh	r2, [r3, #0]
   18448:	68b9      	ldr	r1, [r7, #8]
   1844a:	68fb      	ldr	r3, [r7, #12]
   1844c:	0018      	movs	r0, r3
   1844e:	4b03      	ldr	r3, [pc, #12]	; (1845c <usart_read_buffer_job+0x44>)
   18450:	4798      	blx	r3
   18452:	0003      	movs	r3, r0
}
   18454:	0018      	movs	r0, r3
   18456:	46bd      	mov	sp, r7
   18458:	b004      	add	sp, #16
   1845a:	bd80      	pop	{r7, pc}
   1845c:	00018311 	.word	0x00018311

00018460 <usart_get_job_status>:
 * \retval STATUS_ERR_INVALID_ARG  An invalid transceiver enum given
 */
enum status_code usart_get_job_status(
		struct usart_module *const module,
		enum usart_transceiver_type transceiver_type)
{
   18460:	b580      	push	{r7, lr}
   18462:	b084      	sub	sp, #16
   18464:	af00      	add	r7, sp, #0
   18466:	6078      	str	r0, [r7, #4]
   18468:	000a      	movs	r2, r1
   1846a:	1cfb      	adds	r3, r7, #3
   1846c:	701a      	strb	r2, [r3, #0]
	Assert(module);

	/* Variable for status code */
	enum status_code status_code;

	switch(transceiver_type) {
   1846e:	1cfb      	adds	r3, r7, #3
   18470:	781b      	ldrb	r3, [r3, #0]
   18472:	2b00      	cmp	r3, #0
   18474:	d002      	beq.n	1847c <usart_get_job_status+0x1c>
   18476:	2b01      	cmp	r3, #1
   18478:	d007      	beq.n	1848a <usart_get_job_status+0x2a>
   1847a:	e00d      	b.n	18498 <usart_get_job_status+0x38>
	case USART_TRANSCEIVER_RX:
			status_code = module->rx_status;
   1847c:	230f      	movs	r3, #15
   1847e:	18fb      	adds	r3, r7, r3
   18480:	687a      	ldr	r2, [r7, #4]
   18482:	2132      	movs	r1, #50	; 0x32
   18484:	5c52      	ldrb	r2, [r2, r1]
   18486:	701a      	strb	r2, [r3, #0]
			break;
   18488:	e00b      	b.n	184a2 <usart_get_job_status+0x42>

	case USART_TRANSCEIVER_TX:
			status_code = module->tx_status;
   1848a:	230f      	movs	r3, #15
   1848c:	18fb      	adds	r3, r7, r3
   1848e:	687a      	ldr	r2, [r7, #4]
   18490:	2133      	movs	r1, #51	; 0x33
   18492:	5c52      	ldrb	r2, [r2, r1]
   18494:	701a      	strb	r2, [r3, #0]
			break;
   18496:	e004      	b.n	184a2 <usart_get_job_status+0x42>

	default:
			status_code = STATUS_ERR_INVALID_ARG;
   18498:	230f      	movs	r3, #15
   1849a:	18fb      	adds	r3, r7, r3
   1849c:	2217      	movs	r2, #23
   1849e:	701a      	strb	r2, [r3, #0]
			break;
   184a0:	46c0      	nop			; (mov r8, r8)
	}

	return status_code;
   184a2:	230f      	movs	r3, #15
   184a4:	18fb      	adds	r3, r7, r3
   184a6:	781b      	ldrb	r3, [r3, #0]
}
   184a8:	0018      	movs	r0, r3
   184aa:	46bd      	mov	sp, r7
   184ac:	b004      	add	sp, #16
   184ae:	bd80      	pop	{r7, pc}

000184b0 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
   184b0:	b580      	push	{r7, lr}
   184b2:	b088      	sub	sp, #32
   184b4:	af00      	add	r7, sp, #0
   184b6:	0002      	movs	r2, r0
   184b8:	1dfb      	adds	r3, r7, #7
   184ba:	701a      	strb	r2, [r3, #0]
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
		= (struct usart_module *)_sercom_instances[instance];
   184bc:	1dfb      	adds	r3, r7, #7
   184be:	781a      	ldrb	r2, [r3, #0]
	struct usart_module *module
   184c0:	4ba3      	ldr	r3, [pc, #652]	; (18750 <_usart_interrupt_handler+0x2a0>)
   184c2:	0092      	lsls	r2, r2, #2
   184c4:	58d3      	ldr	r3, [r2, r3]
   184c6:	61bb      	str	r3, [r7, #24]

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
   184c8:	69bb      	ldr	r3, [r7, #24]
   184ca:	681b      	ldr	r3, [r3, #0]
	SercomUsart *const usart_hw
   184cc:	617b      	str	r3, [r7, #20]

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);
   184ce:	69bb      	ldr	r3, [r7, #24]
   184d0:	0018      	movs	r0, r3
   184d2:	4ba0      	ldr	r3, [pc, #640]	; (18754 <_usart_interrupt_handler+0x2a4>)
   184d4:	4798      	blx	r3

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
   184d6:	697b      	ldr	r3, [r7, #20]
   184d8:	7e1b      	ldrb	r3, [r3, #24]
   184da:	b2da      	uxtb	r2, r3
   184dc:	2312      	movs	r3, #18
   184de:	18fb      	adds	r3, r7, r3
   184e0:	801a      	strh	r2, [r3, #0]
	interrupt_status &= usart_hw->INTENSET.reg;
   184e2:	697b      	ldr	r3, [r7, #20]
   184e4:	7d9b      	ldrb	r3, [r3, #22]
   184e6:	b2db      	uxtb	r3, r3
   184e8:	b29a      	uxth	r2, r3
   184ea:	2312      	movs	r3, #18
   184ec:	18fb      	adds	r3, r7, r3
   184ee:	2112      	movs	r1, #18
   184f0:	1879      	adds	r1, r7, r1
   184f2:	8809      	ldrh	r1, [r1, #0]
   184f4:	400a      	ands	r2, r1
   184f6:	801a      	strh	r2, [r3, #0]
	callback_status = module->callback_reg_mask &
   184f8:	69bb      	ldr	r3, [r7, #24]
   184fa:	2230      	movs	r2, #48	; 0x30
   184fc:	5c9b      	ldrb	r3, [r3, r2]
			module->callback_enable_mask;
   184fe:	69ba      	ldr	r2, [r7, #24]
   18500:	2131      	movs	r1, #49	; 0x31
   18502:	5c52      	ldrb	r2, [r2, r1]
	callback_status = module->callback_reg_mask &
   18504:	4013      	ands	r3, r2
   18506:	b2da      	uxtb	r2, r3
   18508:	2310      	movs	r3, #16
   1850a:	18fb      	adds	r3, r7, r3
   1850c:	801a      	strh	r2, [r3, #0]

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
   1850e:	2312      	movs	r3, #18
   18510:	18fb      	adds	r3, r7, r3
   18512:	881b      	ldrh	r3, [r3, #0]
   18514:	2201      	movs	r2, #1
   18516:	4013      	ands	r3, r2
   18518:	d044      	beq.n	185a4 <_usart_interrupt_handler+0xf4>
		if (module->remaining_tx_buffer_length) {
   1851a:	69bb      	ldr	r3, [r7, #24]
   1851c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
   1851e:	b29b      	uxth	r3, r3
   18520:	2b00      	cmp	r3, #0
   18522:	d03c      	beq.n	1859e <_usart_interrupt_handler+0xee>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
   18524:	69bb      	ldr	r3, [r7, #24]
   18526:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   18528:	781b      	ldrb	r3, [r3, #0]
   1852a:	b2da      	uxtb	r2, r3
   1852c:	231c      	movs	r3, #28
   1852e:	18fb      	adds	r3, r7, r3
   18530:	801a      	strh	r2, [r3, #0]
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
   18532:	69bb      	ldr	r3, [r7, #24]
   18534:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   18536:	1c5a      	adds	r2, r3, #1
   18538:	69bb      	ldr	r3, [r7, #24]
   1853a:	629a      	str	r2, [r3, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
   1853c:	69bb      	ldr	r3, [r7, #24]
   1853e:	795b      	ldrb	r3, [r3, #5]
   18540:	2b01      	cmp	r3, #1
   18542:	d113      	bne.n	1856c <_usart_interrupt_handler+0xbc>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
   18544:	69bb      	ldr	r3, [r7, #24]
   18546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   18548:	781b      	ldrb	r3, [r3, #0]
   1854a:	b2db      	uxtb	r3, r3
   1854c:	021b      	lsls	r3, r3, #8
   1854e:	b21a      	sxth	r2, r3
   18550:	231c      	movs	r3, #28
   18552:	18fb      	adds	r3, r7, r3
   18554:	2100      	movs	r1, #0
   18556:	5e5b      	ldrsh	r3, [r3, r1]
   18558:	4313      	orrs	r3, r2
   1855a:	b21a      	sxth	r2, r3
   1855c:	231c      	movs	r3, #28
   1855e:	18fb      	adds	r3, r7, r3
   18560:	801a      	strh	r2, [r3, #0]
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
   18562:	69bb      	ldr	r3, [r7, #24]
   18564:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   18566:	1c5a      	adds	r2, r3, #1
   18568:	69bb      	ldr	r3, [r7, #24]
   1856a:	629a      	str	r2, [r3, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
   1856c:	231c      	movs	r3, #28
   1856e:	18fb      	adds	r3, r7, r3
   18570:	881b      	ldrh	r3, [r3, #0]
   18572:	05db      	lsls	r3, r3, #23
   18574:	0ddb      	lsrs	r3, r3, #23
   18576:	b29a      	uxth	r2, r3
   18578:	697b      	ldr	r3, [r7, #20]
   1857a:	851a      	strh	r2, [r3, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
   1857c:	69bb      	ldr	r3, [r7, #24]
   1857e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
   18580:	b29b      	uxth	r3, r3
   18582:	3b01      	subs	r3, #1
   18584:	b29b      	uxth	r3, r3
   18586:	69ba      	ldr	r2, [r7, #24]
   18588:	1c19      	adds	r1, r3, #0
   1858a:	85d1      	strh	r1, [r2, #46]	; 0x2e
   1858c:	2b00      	cmp	r3, #0
   1858e:	d109      	bne.n	185a4 <_usart_interrupt_handler+0xf4>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
   18590:	697b      	ldr	r3, [r7, #20]
   18592:	2201      	movs	r2, #1
   18594:	751a      	strb	r2, [r3, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
   18596:	697b      	ldr	r3, [r7, #20]
   18598:	2202      	movs	r2, #2
   1859a:	759a      	strb	r2, [r3, #22]
   1859c:	e002      	b.n	185a4 <_usart_interrupt_handler+0xf4>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
   1859e:	697b      	ldr	r3, [r7, #20]
   185a0:	2201      	movs	r2, #1
   185a2:	751a      	strb	r2, [r3, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
   185a4:	2312      	movs	r3, #18
   185a6:	18fb      	adds	r3, r7, r3
   185a8:	881b      	ldrh	r3, [r3, #0]
   185aa:	2202      	movs	r2, #2
   185ac:	4013      	ands	r3, r2
   185ae:	d011      	beq.n	185d4 <_usart_interrupt_handler+0x124>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
   185b0:	697b      	ldr	r3, [r7, #20]
   185b2:	2202      	movs	r2, #2
   185b4:	751a      	strb	r2, [r3, #20]
		module->tx_status = STATUS_OK;
   185b6:	69bb      	ldr	r3, [r7, #24]
   185b8:	2233      	movs	r2, #51	; 0x33
   185ba:	2100      	movs	r1, #0
   185bc:	5499      	strb	r1, [r3, r2]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
   185be:	2310      	movs	r3, #16
   185c0:	18fb      	adds	r3, r7, r3
   185c2:	881b      	ldrh	r3, [r3, #0]
   185c4:	2201      	movs	r2, #1
   185c6:	4013      	ands	r3, r2
   185c8:	d004      	beq.n	185d4 <_usart_interrupt_handler+0x124>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
   185ca:	69bb      	ldr	r3, [r7, #24]
   185cc:	68db      	ldr	r3, [r3, #12]
   185ce:	69ba      	ldr	r2, [r7, #24]
   185d0:	0010      	movs	r0, r2
   185d2:	4798      	blx	r3
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
   185d4:	2312      	movs	r3, #18
   185d6:	18fb      	adds	r3, r7, r3
   185d8:	881b      	ldrh	r3, [r3, #0]
   185da:	2204      	movs	r2, #4
   185dc:	4013      	ands	r3, r2
   185de:	d100      	bne.n	185e2 <_usart_interrupt_handler+0x132>
   185e0:	e0bd      	b.n	1875e <_usart_interrupt_handler+0x2ae>

		if (module->remaining_rx_buffer_length) {
   185e2:	69bb      	ldr	r3, [r7, #24]
   185e4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
   185e6:	b29b      	uxth	r3, r3
   185e8:	2b00      	cmp	r3, #0
   185ea:	d100      	bne.n	185ee <_usart_interrupt_handler+0x13e>
   185ec:	e0b4      	b.n	18758 <_usart_interrupt_handler+0x2a8>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
   185ee:	697b      	ldr	r3, [r7, #20]
   185f0:	8b5b      	ldrh	r3, [r3, #26]
   185f2:	b29b      	uxth	r3, r3
   185f4:	b2da      	uxtb	r2, r3
   185f6:	231f      	movs	r3, #31
   185f8:	18fb      	adds	r3, r7, r3
   185fa:	213f      	movs	r1, #63	; 0x3f
   185fc:	400a      	ands	r2, r1
   185fe:	701a      	strb	r2, [r3, #0]
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
   18600:	231f      	movs	r3, #31
   18602:	18fb      	adds	r3, r7, r3
   18604:	781b      	ldrb	r3, [r3, #0]
   18606:	2208      	movs	r2, #8
   18608:	4013      	ands	r3, r2
   1860a:	d007      	beq.n	1861c <_usart_interrupt_handler+0x16c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
   1860c:	231f      	movs	r3, #31
   1860e:	18fb      	adds	r3, r7, r3
   18610:	221f      	movs	r2, #31
   18612:	18ba      	adds	r2, r7, r2
   18614:	7812      	ldrb	r2, [r2, #0]
   18616:	2108      	movs	r1, #8
   18618:	438a      	bics	r2, r1
   1861a:	701a      	strb	r2, [r3, #0]
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
   1861c:	231f      	movs	r3, #31
   1861e:	18fb      	adds	r3, r7, r3
   18620:	781b      	ldrb	r3, [r3, #0]
   18622:	2b00      	cmp	r3, #0
   18624:	d050      	beq.n	186c8 <_usart_interrupt_handler+0x218>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
   18626:	231f      	movs	r3, #31
   18628:	18fb      	adds	r3, r7, r3
   1862a:	781b      	ldrb	r3, [r3, #0]
   1862c:	2202      	movs	r2, #2
   1862e:	4013      	ands	r3, r2
   18630:	d007      	beq.n	18642 <_usart_interrupt_handler+0x192>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
   18632:	69bb      	ldr	r3, [r7, #24]
   18634:	2232      	movs	r2, #50	; 0x32
   18636:	211a      	movs	r1, #26
   18638:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
   1863a:	697b      	ldr	r3, [r7, #20]
   1863c:	2202      	movs	r2, #2
   1863e:	835a      	strh	r2, [r3, #26]
   18640:	e036      	b.n	186b0 <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
   18642:	231f      	movs	r3, #31
   18644:	18fb      	adds	r3, r7, r3
   18646:	781b      	ldrb	r3, [r3, #0]
   18648:	2204      	movs	r2, #4
   1864a:	4013      	ands	r3, r2
   1864c:	d007      	beq.n	1865e <_usart_interrupt_handler+0x1ae>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
   1864e:	69bb      	ldr	r3, [r7, #24]
   18650:	2232      	movs	r2, #50	; 0x32
   18652:	211e      	movs	r1, #30
   18654:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
   18656:	697b      	ldr	r3, [r7, #20]
   18658:	2204      	movs	r2, #4
   1865a:	835a      	strh	r2, [r3, #26]
   1865c:	e028      	b.n	186b0 <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
   1865e:	231f      	movs	r3, #31
   18660:	18fb      	adds	r3, r7, r3
   18662:	781b      	ldrb	r3, [r3, #0]
   18664:	2201      	movs	r2, #1
   18666:	4013      	ands	r3, r2
   18668:	d007      	beq.n	1867a <_usart_interrupt_handler+0x1ca>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
   1866a:	69bb      	ldr	r3, [r7, #24]
   1866c:	2232      	movs	r2, #50	; 0x32
   1866e:	2113      	movs	r1, #19
   18670:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
   18672:	697b      	ldr	r3, [r7, #20]
   18674:	2201      	movs	r2, #1
   18676:	835a      	strh	r2, [r3, #26]
   18678:	e01a      	b.n	186b0 <_usart_interrupt_handler+0x200>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
   1867a:	231f      	movs	r3, #31
   1867c:	18fb      	adds	r3, r7, r3
   1867e:	781b      	ldrb	r3, [r3, #0]
   18680:	2210      	movs	r2, #16
   18682:	4013      	ands	r3, r2
   18684:	d007      	beq.n	18696 <_usart_interrupt_handler+0x1e6>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
   18686:	69bb      	ldr	r3, [r7, #24]
   18688:	2232      	movs	r2, #50	; 0x32
   1868a:	2142      	movs	r1, #66	; 0x42
   1868c:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
   1868e:	697b      	ldr	r3, [r7, #20]
   18690:	2210      	movs	r2, #16
   18692:	835a      	strh	r2, [r3, #26]
   18694:	e00c      	b.n	186b0 <_usart_interrupt_handler+0x200>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
   18696:	231f      	movs	r3, #31
   18698:	18fb      	adds	r3, r7, r3
   1869a:	781b      	ldrb	r3, [r3, #0]
   1869c:	2220      	movs	r2, #32
   1869e:	4013      	ands	r3, r2
   186a0:	d006      	beq.n	186b0 <_usart_interrupt_handler+0x200>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
   186a2:	69bb      	ldr	r3, [r7, #24]
   186a4:	2232      	movs	r2, #50	; 0x32
   186a6:	2141      	movs	r1, #65	; 0x41
   186a8:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
   186aa:	697b      	ldr	r3, [r7, #20]
   186ac:	2220      	movs	r2, #32
   186ae:	835a      	strh	r2, [r3, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
						& (1 << USART_CALLBACK_ERROR)) {
   186b0:	2310      	movs	r3, #16
   186b2:	18fb      	adds	r3, r7, r3
   186b4:	881b      	ldrh	r3, [r3, #0]
   186b6:	2204      	movs	r2, #4
   186b8:	4013      	ands	r3, r2
				if (callback_status
   186ba:	d050      	beq.n	1875e <_usart_interrupt_handler+0x2ae>
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
   186bc:	69bb      	ldr	r3, [r7, #24]
   186be:	695b      	ldr	r3, [r3, #20]
   186c0:	69ba      	ldr	r2, [r7, #24]
   186c2:	0010      	movs	r0, r2
   186c4:	4798      	blx	r3
   186c6:	e04a      	b.n	1875e <_usart_interrupt_handler+0x2ae>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
   186c8:	697b      	ldr	r3, [r7, #20]
   186ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
   186cc:	b29a      	uxth	r2, r3
   186ce:	230e      	movs	r3, #14
   186d0:	18fb      	adds	r3, r7, r3
   186d2:	05d2      	lsls	r2, r2, #23
   186d4:	0dd2      	lsrs	r2, r2, #23
   186d6:	801a      	strh	r2, [r3, #0]

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
   186d8:	69bb      	ldr	r3, [r7, #24]
   186da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   186dc:	220e      	movs	r2, #14
   186de:	18ba      	adds	r2, r7, r2
   186e0:	8812      	ldrh	r2, [r2, #0]
   186e2:	b2d2      	uxtb	r2, r2
   186e4:	701a      	strb	r2, [r3, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
   186e6:	69bb      	ldr	r3, [r7, #24]
   186e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   186ea:	1c5a      	adds	r2, r3, #1
   186ec:	69bb      	ldr	r3, [r7, #24]
   186ee:	625a      	str	r2, [r3, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
   186f0:	69bb      	ldr	r3, [r7, #24]
   186f2:	795b      	ldrb	r3, [r3, #5]
   186f4:	2b01      	cmp	r3, #1
   186f6:	d10d      	bne.n	18714 <_usart_interrupt_handler+0x264>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
   186f8:	69bb      	ldr	r3, [r7, #24]
   186fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   186fc:	220e      	movs	r2, #14
   186fe:	18ba      	adds	r2, r7, r2
   18700:	8812      	ldrh	r2, [r2, #0]
   18702:	0a12      	lsrs	r2, r2, #8
   18704:	b292      	uxth	r2, r2
   18706:	b2d2      	uxtb	r2, r2
   18708:	701a      	strb	r2, [r3, #0]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
   1870a:	69bb      	ldr	r3, [r7, #24]
   1870c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   1870e:	1c5a      	adds	r2, r3, #1
   18710:	69bb      	ldr	r3, [r7, #24]
   18712:	625a      	str	r2, [r3, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
   18714:	69bb      	ldr	r3, [r7, #24]
   18716:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
   18718:	b29b      	uxth	r3, r3
   1871a:	3b01      	subs	r3, #1
   1871c:	b29b      	uxth	r3, r3
   1871e:	69ba      	ldr	r2, [r7, #24]
   18720:	1c19      	adds	r1, r3, #0
   18722:	8591      	strh	r1, [r2, #44]	; 0x2c
   18724:	2b00      	cmp	r3, #0
   18726:	d11a      	bne.n	1875e <_usart_interrupt_handler+0x2ae>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
   18728:	697b      	ldr	r3, [r7, #20]
   1872a:	2204      	movs	r2, #4
   1872c:	751a      	strb	r2, [r3, #20]
					module->rx_status = STATUS_OK;
   1872e:	69bb      	ldr	r3, [r7, #24]
   18730:	2232      	movs	r2, #50	; 0x32
   18732:	2100      	movs	r1, #0
   18734:	5499      	strb	r1, [r3, r2]

					/* Run callback if registered and enabled */
					if (callback_status
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
   18736:	2310      	movs	r3, #16
   18738:	18fb      	adds	r3, r7, r3
   1873a:	881b      	ldrh	r3, [r3, #0]
   1873c:	2202      	movs	r2, #2
   1873e:	4013      	ands	r3, r2
					if (callback_status
   18740:	d00d      	beq.n	1875e <_usart_interrupt_handler+0x2ae>
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
   18742:	69bb      	ldr	r3, [r7, #24]
   18744:	691b      	ldr	r3, [r3, #16]
   18746:	69ba      	ldr	r2, [r7, #24]
   18748:	0010      	movs	r0, r2
   1874a:	4798      	blx	r3
   1874c:	e007      	b.n	1875e <_usart_interrupt_handler+0x2ae>
   1874e:	46c0      	nop			; (mov r8, r8)
   18750:	20002f84 	.word	0x20002f84
   18754:	00018291 	.word	0x00018291
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
   18758:	697b      	ldr	r3, [r7, #20]
   1875a:	2204      	movs	r2, #4
   1875c:	751a      	strb	r2, [r3, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
   1875e:	2312      	movs	r3, #18
   18760:	18fb      	adds	r3, r7, r3
   18762:	881b      	ldrh	r3, [r3, #0]
   18764:	2210      	movs	r2, #16
   18766:	4013      	ands	r3, r2
   18768:	d010      	beq.n	1878c <_usart_interrupt_handler+0x2dc>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
   1876a:	697b      	ldr	r3, [r7, #20]
   1876c:	2210      	movs	r2, #16
   1876e:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
   18770:	697b      	ldr	r3, [r7, #20]
   18772:	2210      	movs	r2, #16
   18774:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
   18776:	2310      	movs	r3, #16
   18778:	18fb      	adds	r3, r7, r3
   1877a:	881b      	ldrh	r3, [r3, #0]
   1877c:	2210      	movs	r2, #16
   1877e:	4013      	ands	r3, r2
   18780:	d004      	beq.n	1878c <_usart_interrupt_handler+0x2dc>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
   18782:	69bb      	ldr	r3, [r7, #24]
   18784:	69db      	ldr	r3, [r3, #28]
   18786:	69ba      	ldr	r2, [r7, #24]
   18788:	0010      	movs	r0, r2
   1878a:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
   1878c:	2312      	movs	r3, #18
   1878e:	18fb      	adds	r3, r7, r3
   18790:	881b      	ldrh	r3, [r3, #0]
   18792:	2220      	movs	r2, #32
   18794:	4013      	ands	r3, r2
   18796:	d010      	beq.n	187ba <_usart_interrupt_handler+0x30a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
   18798:	697b      	ldr	r3, [r7, #20]
   1879a:	2220      	movs	r2, #32
   1879c:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
   1879e:	697b      	ldr	r3, [r7, #20]
   187a0:	2220      	movs	r2, #32
   187a2:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
   187a4:	2310      	movs	r3, #16
   187a6:	18fb      	adds	r3, r7, r3
   187a8:	881b      	ldrh	r3, [r3, #0]
   187aa:	2208      	movs	r2, #8
   187ac:	4013      	ands	r3, r2
   187ae:	d004      	beq.n	187ba <_usart_interrupt_handler+0x30a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
   187b0:	69bb      	ldr	r3, [r7, #24]
   187b2:	699b      	ldr	r3, [r3, #24]
   187b4:	69ba      	ldr	r2, [r7, #24]
   187b6:	0010      	movs	r0, r2
   187b8:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
   187ba:	2312      	movs	r3, #18
   187bc:	18fb      	adds	r3, r7, r3
   187be:	881b      	ldrh	r3, [r3, #0]
   187c0:	2208      	movs	r2, #8
   187c2:	4013      	ands	r3, r2
   187c4:	d010      	beq.n	187e8 <_usart_interrupt_handler+0x338>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
   187c6:	697b      	ldr	r3, [r7, #20]
   187c8:	2208      	movs	r2, #8
   187ca:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
   187cc:	697b      	ldr	r3, [r7, #20]
   187ce:	2208      	movs	r2, #8
   187d0:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
   187d2:	2310      	movs	r3, #16
   187d4:	18fb      	adds	r3, r7, r3
   187d6:	881b      	ldrh	r3, [r3, #0]
   187d8:	2220      	movs	r2, #32
   187da:	4013      	ands	r3, r2
   187dc:	d004      	beq.n	187e8 <_usart_interrupt_handler+0x338>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
   187de:	69bb      	ldr	r3, [r7, #24]
   187e0:	6a1b      	ldr	r3, [r3, #32]
   187e2:	69ba      	ldr	r2, [r7, #24]
   187e4:	0010      	movs	r0, r2
   187e6:	4798      	blx	r3
		}
	}
#endif
}
   187e8:	46c0      	nop			; (mov r8, r8)
   187ea:	46bd      	mov	sp, r7
   187ec:	b008      	add	sp, #32
   187ee:	bd80      	pop	{r7, pc}

000187f0 <system_gclk_gen_get_config_defaults>:
{
   187f0:	b580      	push	{r7, lr}
   187f2:	b082      	sub	sp, #8
   187f4:	af00      	add	r7, sp, #0
   187f6:	6078      	str	r0, [r7, #4]
	config->division_factor    = 1;
   187f8:	687b      	ldr	r3, [r7, #4]
   187fa:	2201      	movs	r2, #1
   187fc:	605a      	str	r2, [r3, #4]
	config->high_when_disabled = false;
   187fe:	687b      	ldr	r3, [r7, #4]
   18800:	2200      	movs	r2, #0
   18802:	705a      	strb	r2, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
   18804:	687b      	ldr	r3, [r7, #4]
   18806:	2206      	movs	r2, #6
   18808:	701a      	strb	r2, [r3, #0]
	config->run_in_standby     = false;
   1880a:	687b      	ldr	r3, [r7, #4]
   1880c:	2200      	movs	r2, #0
   1880e:	721a      	strb	r2, [r3, #8]
	config->output_enable      = false;
   18810:	687b      	ldr	r3, [r7, #4]
   18812:	2200      	movs	r2, #0
   18814:	725a      	strb	r2, [r3, #9]
}
   18816:	46c0      	nop			; (mov r8, r8)
   18818:	46bd      	mov	sp, r7
   1881a:	b002      	add	sp, #8
   1881c:	bd80      	pop	{r7, pc}

0001881e <system_gclk_chan_get_config_defaults>:
{
   1881e:	b580      	push	{r7, lr}
   18820:	b082      	sub	sp, #8
   18822:	af00      	add	r7, sp, #0
   18824:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
   18826:	687b      	ldr	r3, [r7, #4]
   18828:	2200      	movs	r2, #0
   1882a:	701a      	strb	r2, [r3, #0]
}
   1882c:	46c0      	nop			; (mov r8, r8)
   1882e:	46bd      	mov	sp, r7
   18830:	b002      	add	sp, #8
   18832:	bd80      	pop	{r7, pc}

00018834 <system_clock_source_osc8m_get_config_defaults>:
{
   18834:	b580      	push	{r7, lr}
   18836:	b082      	sub	sp, #8
   18838:	af00      	add	r7, sp, #0
   1883a:	6078      	str	r0, [r7, #4]
	config->prescaler       = SYSTEM_OSC8M_DIV_8;
   1883c:	687b      	ldr	r3, [r7, #4]
   1883e:	2203      	movs	r2, #3
   18840:	701a      	strb	r2, [r3, #0]
	config->run_in_standby  = false;
   18842:	687b      	ldr	r3, [r7, #4]
   18844:	2200      	movs	r2, #0
   18846:	705a      	strb	r2, [r3, #1]
	config->on_demand       = true;
   18848:	687b      	ldr	r3, [r7, #4]
   1884a:	2201      	movs	r2, #1
   1884c:	709a      	strb	r2, [r3, #2]
}
   1884e:	46c0      	nop			; (mov r8, r8)
   18850:	46bd      	mov	sp, r7
   18852:	b002      	add	sp, #8
   18854:	bd80      	pop	{r7, pc}
	...

00018858 <system_cpu_clock_set_divider>:
{
   18858:	b580      	push	{r7, lr}
   1885a:	b082      	sub	sp, #8
   1885c:	af00      	add	r7, sp, #0
   1885e:	0002      	movs	r2, r0
   18860:	1dfb      	adds	r3, r7, #7
   18862:	701a      	strb	r2, [r3, #0]
	PM->CPUSEL.reg = (uint32_t)divider;
   18864:	4a03      	ldr	r2, [pc, #12]	; (18874 <system_cpu_clock_set_divider+0x1c>)
   18866:	1dfb      	adds	r3, r7, #7
   18868:	781b      	ldrb	r3, [r3, #0]
   1886a:	7213      	strb	r3, [r2, #8]
}
   1886c:	46c0      	nop			; (mov r8, r8)
   1886e:	46bd      	mov	sp, r7
   18870:	b002      	add	sp, #8
   18872:	bd80      	pop	{r7, pc}
   18874:	40000400 	.word	0x40000400

00018878 <system_apb_clock_set_divider>:
{
   18878:	b580      	push	{r7, lr}
   1887a:	b082      	sub	sp, #8
   1887c:	af00      	add	r7, sp, #0
   1887e:	0002      	movs	r2, r0
   18880:	1dfb      	adds	r3, r7, #7
   18882:	701a      	strb	r2, [r3, #0]
   18884:	1dbb      	adds	r3, r7, #6
   18886:	1c0a      	adds	r2, r1, #0
   18888:	701a      	strb	r2, [r3, #0]
	switch (bus) {
   1888a:	1dfb      	adds	r3, r7, #7
   1888c:	781b      	ldrb	r3, [r3, #0]
   1888e:	2b01      	cmp	r3, #1
   18890:	d008      	beq.n	188a4 <system_apb_clock_set_divider+0x2c>
   18892:	2b02      	cmp	r3, #2
   18894:	d00b      	beq.n	188ae <system_apb_clock_set_divider+0x36>
   18896:	2b00      	cmp	r3, #0
   18898:	d10e      	bne.n	188b8 <system_apb_clock_set_divider+0x40>
			PM->APBASEL.reg = (uint32_t)divider;
   1889a:	4a0b      	ldr	r2, [pc, #44]	; (188c8 <system_apb_clock_set_divider+0x50>)
   1889c:	1dbb      	adds	r3, r7, #6
   1889e:	781b      	ldrb	r3, [r3, #0]
   188a0:	7253      	strb	r3, [r2, #9]
			break;
   188a2:	e00b      	b.n	188bc <system_apb_clock_set_divider+0x44>
			PM->APBBSEL.reg = (uint32_t)divider;
   188a4:	4a08      	ldr	r2, [pc, #32]	; (188c8 <system_apb_clock_set_divider+0x50>)
   188a6:	1dbb      	adds	r3, r7, #6
   188a8:	781b      	ldrb	r3, [r3, #0]
   188aa:	7293      	strb	r3, [r2, #10]
			break;
   188ac:	e006      	b.n	188bc <system_apb_clock_set_divider+0x44>
			PM->APBCSEL.reg = (uint32_t)divider;
   188ae:	4a06      	ldr	r2, [pc, #24]	; (188c8 <system_apb_clock_set_divider+0x50>)
   188b0:	1dbb      	adds	r3, r7, #6
   188b2:	781b      	ldrb	r3, [r3, #0]
   188b4:	72d3      	strb	r3, [r2, #11]
			break;
   188b6:	e001      	b.n	188bc <system_apb_clock_set_divider+0x44>
			return STATUS_ERR_INVALID_ARG;
   188b8:	2317      	movs	r3, #23
   188ba:	e000      	b.n	188be <system_apb_clock_set_divider+0x46>
	return STATUS_OK;
   188bc:	2300      	movs	r3, #0
}
   188be:	0018      	movs	r0, r3
   188c0:	46bd      	mov	sp, r7
   188c2:	b002      	add	sp, #8
   188c4:	bd80      	pop	{r7, pc}
   188c6:	46c0      	nop			; (mov r8, r8)
   188c8:	40000400 	.word	0x40000400

000188cc <system_clock_source_dpll_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to fill with default values
 */
static inline void system_clock_source_dpll_get_config_defaults(
		struct system_clock_source_dpll_config *const config)
{
   188cc:	b580      	push	{r7, lr}
   188ce:	b082      	sub	sp, #8
   188d0:	af00      	add	r7, sp, #0
   188d2:	6078      	str	r0, [r7, #4]
	config->on_demand           = true;
   188d4:	687b      	ldr	r3, [r7, #4]
   188d6:	2201      	movs	r2, #1
   188d8:	701a      	strb	r2, [r3, #0]
	config->run_in_standby      = false;
   188da:	687b      	ldr	r3, [r7, #4]
   188dc:	2200      	movs	r2, #0
   188de:	705a      	strb	r2, [r3, #1]
	config->lock_bypass         = false;
   188e0:	687b      	ldr	r3, [r7, #4]
   188e2:	2200      	movs	r2, #0
   188e4:	709a      	strb	r2, [r3, #2]
	config->wake_up_fast        = false;
   188e6:	687b      	ldr	r3, [r7, #4]
   188e8:	2200      	movs	r2, #0
   188ea:	70da      	strb	r2, [r3, #3]
	config->low_power_enable    = false;
   188ec:	687b      	ldr	r3, [r7, #4]
   188ee:	2200      	movs	r2, #0
   188f0:	711a      	strb	r2, [r3, #4]

	config->output_frequency    = 48000000;
   188f2:	687b      	ldr	r3, [r7, #4]
   188f4:	4a0a      	ldr	r2, [pc, #40]	; (18920 <system_clock_source_dpll_get_config_defaults+0x54>)
   188f6:	609a      	str	r2, [r3, #8]
	config->reference_frequency = 32768;
   188f8:	687b      	ldr	r3, [r7, #4]
   188fa:	2280      	movs	r2, #128	; 0x80
   188fc:	0212      	lsls	r2, r2, #8
   188fe:	60da      	str	r2, [r3, #12]
	config->reference_divider   = 1;
   18900:	687b      	ldr	r3, [r7, #4]
   18902:	2201      	movs	r2, #1
   18904:	821a      	strh	r2, [r3, #16]
	config->reference_clock     = SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_XOSC32K;
   18906:	687b      	ldr	r3, [r7, #4]
   18908:	2200      	movs	r2, #0
   1890a:	751a      	strb	r2, [r3, #20]

	config->lock_time           = SYSTEM_CLOCK_SOURCE_DPLL_LOCK_TIME_DEFAULT;
   1890c:	687b      	ldr	r3, [r7, #4]
   1890e:	2200      	movs	r2, #0
   18910:	74da      	strb	r2, [r3, #19]
	config->filter              = SYSTEM_CLOCK_SOURCE_DPLL_FILTER_DEFAULT;
   18912:	687b      	ldr	r3, [r7, #4]
   18914:	2200      	movs	r2, #0
   18916:	749a      	strb	r2, [r3, #18]
};
   18918:	46c0      	nop			; (mov r8, r8)
   1891a:	46bd      	mov	sp, r7
   1891c:	b002      	add	sp, #8
   1891e:	bd80      	pop	{r7, pc}
   18920:	02dc6c00 	.word	0x02dc6c00

00018924 <system_flash_set_waitstates>:
 * can be found in the electrical characteristics of the device.
 *
 * \param[in] wait_states Number of wait states to use for internal flash
 */
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
   18924:	b580      	push	{r7, lr}
   18926:	b082      	sub	sp, #8
   18928:	af00      	add	r7, sp, #0
   1892a:	0002      	movs	r2, r0
   1892c:	1dfb      	adds	r3, r7, #7
   1892e:	701a      	strb	r2, [r3, #0]
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
   18930:	4a08      	ldr	r2, [pc, #32]	; (18954 <system_flash_set_waitstates+0x30>)
   18932:	1dfb      	adds	r3, r7, #7
   18934:	781b      	ldrb	r3, [r3, #0]
   18936:	210f      	movs	r1, #15
   18938:	400b      	ands	r3, r1
   1893a:	b2d9      	uxtb	r1, r3
   1893c:	6853      	ldr	r3, [r2, #4]
   1893e:	200f      	movs	r0, #15
   18940:	4001      	ands	r1, r0
   18942:	0049      	lsls	r1, r1, #1
   18944:	201e      	movs	r0, #30
   18946:	4383      	bics	r3, r0
   18948:	430b      	orrs	r3, r1
   1894a:	6053      	str	r3, [r2, #4]
}
   1894c:	46c0      	nop			; (mov r8, r8)
   1894e:	46bd      	mov	sp, r7
   18950:	b002      	add	sp, #8
   18952:	bd80      	pop	{r7, pc}
   18954:	41004000 	.word	0x41004000

00018958 <_system_dfll_wait_for_sync>:
/**
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
   18958:	b580      	push	{r7, lr}
   1895a:	af00      	add	r7, sp, #0
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
   1895c:	46c0      	nop			; (mov r8, r8)
   1895e:	4b04      	ldr	r3, [pc, #16]	; (18970 <_system_dfll_wait_for_sync+0x18>)
   18960:	68db      	ldr	r3, [r3, #12]
   18962:	2210      	movs	r2, #16
   18964:	4013      	ands	r3, r2
   18966:	d0fa      	beq.n	1895e <_system_dfll_wait_for_sync+0x6>
		/* Wait for DFLL sync */
	}
}
   18968:	46c0      	nop			; (mov r8, r8)
   1896a:	46bd      	mov	sp, r7
   1896c:	bd80      	pop	{r7, pc}
   1896e:	46c0      	nop			; (mov r8, r8)
   18970:	40000800 	.word	0x40000800

00018974 <_system_clock_source_dfll_set_config_errata_9905>:
		/* Wait for OSC32K sync */
	}
}

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{
   18974:	b580      	push	{r7, lr}
   18976:	af00      	add	r7, sp, #0

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
   18978:	4b0c      	ldr	r3, [pc, #48]	; (189ac <_system_clock_source_dfll_set_config_errata_9905+0x38>)
   1897a:	2202      	movs	r2, #2
   1897c:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
   1897e:	4b0c      	ldr	r3, [pc, #48]	; (189b0 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
   18980:	4798      	blx	r3

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
   18982:	4a0a      	ldr	r2, [pc, #40]	; (189ac <_system_clock_source_dfll_set_config_errata_9905+0x38>)
   18984:	4b0b      	ldr	r3, [pc, #44]	; (189b4 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
   18986:	689b      	ldr	r3, [r3, #8]
   18988:	62d3      	str	r3, [r2, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
   1898a:	4a08      	ldr	r2, [pc, #32]	; (189ac <_system_clock_source_dfll_set_config_errata_9905+0x38>)
   1898c:	4b09      	ldr	r3, [pc, #36]	; (189b4 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
   1898e:	685b      	ldr	r3, [r3, #4]
   18990:	6293      	str	r3, [r2, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
   18992:	4b06      	ldr	r3, [pc, #24]	; (189ac <_system_clock_source_dfll_set_config_errata_9905+0x38>)
   18994:	2200      	movs	r2, #0
   18996:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
   18998:	4b05      	ldr	r3, [pc, #20]	; (189b0 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
   1899a:	4798      	blx	r3
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
   1899c:	4a03      	ldr	r2, [pc, #12]	; (189ac <_system_clock_source_dfll_set_config_errata_9905+0x38>)
   1899e:	4b05      	ldr	r3, [pc, #20]	; (189b4 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
   189a0:	681b      	ldr	r3, [r3, #0]
   189a2:	b29b      	uxth	r3, r3
   189a4:	8493      	strh	r3, [r2, #36]	; 0x24
}
   189a6:	46c0      	nop			; (mov r8, r8)
   189a8:	46bd      	mov	sp, r7
   189aa:	bd80      	pop	{r7, pc}
   189ac:	40000800 	.word	0x40000800
   189b0:	00018959 	.word	0x00018959
   189b4:	200029dc 	.word	0x200029dc

000189b8 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
   189b8:	b580      	push	{r7, lr}
   189ba:	b082      	sub	sp, #8
   189bc:	af00      	add	r7, sp, #0
   189be:	0002      	movs	r2, r0
   189c0:	1dfb      	adds	r3, r7, #7
   189c2:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
   189c4:	1dfb      	adds	r3, r7, #7
   189c6:	781b      	ldrb	r3, [r3, #0]
   189c8:	2b08      	cmp	r3, #8
   189ca:	d841      	bhi.n	18a50 <system_clock_source_get_hz+0x98>
   189cc:	009a      	lsls	r2, r3, #2
   189ce:	4b23      	ldr	r3, [pc, #140]	; (18a5c <system_clock_source_get_hz+0xa4>)
   189d0:	18d3      	adds	r3, r2, r3
   189d2:	681b      	ldr	r3, [r3, #0]
   189d4:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
   189d6:	4b22      	ldr	r3, [pc, #136]	; (18a60 <system_clock_source_get_hz+0xa8>)
   189d8:	691b      	ldr	r3, [r3, #16]
   189da:	e03a      	b.n	18a52 <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
   189dc:	4b21      	ldr	r3, [pc, #132]	; (18a64 <system_clock_source_get_hz+0xac>)
   189de:	6a1b      	ldr	r3, [r3, #32]
   189e0:	059b      	lsls	r3, r3, #22
   189e2:	0f9b      	lsrs	r3, r3, #30
   189e4:	b2db      	uxtb	r3, r3
   189e6:	001a      	movs	r2, r3
   189e8:	4b1f      	ldr	r3, [pc, #124]	; (18a68 <system_clock_source_get_hz+0xb0>)
   189ea:	40d3      	lsrs	r3, r2
   189ec:	e031      	b.n	18a52 <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
   189ee:	2380      	movs	r3, #128	; 0x80
   189f0:	021b      	lsls	r3, r3, #8
   189f2:	e02e      	b.n	18a52 <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;
   189f4:	2380      	movs	r3, #128	; 0x80
   189f6:	021b      	lsls	r3, r3, #8
   189f8:	e02b      	b.n	18a52 <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
   189fa:	4b19      	ldr	r3, [pc, #100]	; (18a60 <system_clock_source_get_hz+0xa8>)
   189fc:	695b      	ldr	r3, [r3, #20]
   189fe:	e028      	b.n	18a52 <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
   18a00:	4b17      	ldr	r3, [pc, #92]	; (18a60 <system_clock_source_get_hz+0xa8>)
   18a02:	681b      	ldr	r3, [r3, #0]
   18a04:	2202      	movs	r2, #2
   18a06:	4013      	ands	r3, r2
   18a08:	d101      	bne.n	18a0e <system_clock_source_get_hz+0x56>
			return 0;
   18a0a:	2300      	movs	r3, #0
   18a0c:	e021      	b.n	18a52 <system_clock_source_get_hz+0x9a>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();
   18a0e:	4b17      	ldr	r3, [pc, #92]	; (18a6c <system_clock_source_get_hz+0xb4>)
   18a10:	4798      	blx	r3

		/* Check if operating in closed loop (USB) mode */
		switch(_system_clock_inst.dfll.control &
   18a12:	4b13      	ldr	r3, [pc, #76]	; (18a60 <system_clock_source_get_hz+0xa8>)
   18a14:	681b      	ldr	r3, [r3, #0]
   18a16:	2224      	movs	r2, #36	; 0x24
   18a18:	4013      	ands	r3, r2
   18a1a:	2b04      	cmp	r3, #4
   18a1c:	d109      	bne.n	18a32 <system_clock_source_get_hz+0x7a>
				(SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_USBCRM)) {
		case SYSCTRL_DFLLCTRL_MODE:
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
   18a1e:	2000      	movs	r0, #0
   18a20:	4b13      	ldr	r3, [pc, #76]	; (18a70 <system_clock_source_get_hz+0xb8>)
   18a22:	4798      	blx	r3
   18a24:	0002      	movs	r2, r0
					(_system_clock_inst.dfll.mul & 0xffff);
   18a26:	4b0e      	ldr	r3, [pc, #56]	; (18a60 <system_clock_source_get_hz+0xa8>)
   18a28:	689b      	ldr	r3, [r3, #8]
   18a2a:	041b      	lsls	r3, r3, #16
   18a2c:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
   18a2e:	4353      	muls	r3, r2
   18a30:	e00f      	b.n	18a52 <system_clock_source_get_hz+0x9a>
		default:
			return 48000000UL;
   18a32:	4b10      	ldr	r3, [pc, #64]	; (18a74 <system_clock_source_get_hz+0xbc>)
   18a34:	e00d      	b.n	18a52 <system_clock_source_get_hz+0x9a>
		}

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
   18a36:	4a0b      	ldr	r2, [pc, #44]	; (18a64 <system_clock_source_get_hz+0xac>)
   18a38:	2350      	movs	r3, #80	; 0x50
   18a3a:	5cd3      	ldrb	r3, [r2, r3]
   18a3c:	b2db      	uxtb	r3, r3
   18a3e:	001a      	movs	r2, r3
   18a40:	2304      	movs	r3, #4
   18a42:	4013      	ands	r3, r2
   18a44:	d101      	bne.n	18a4a <system_clock_source_get_hz+0x92>
			return 0;
   18a46:	2300      	movs	r3, #0
   18a48:	e003      	b.n	18a52 <system_clock_source_get_hz+0x9a>
		}

		return _system_clock_inst.dpll.frequency;
   18a4a:	4b05      	ldr	r3, [pc, #20]	; (18a60 <system_clock_source_get_hz+0xa8>)
   18a4c:	68db      	ldr	r3, [r3, #12]
   18a4e:	e000      	b.n	18a52 <system_clock_source_get_hz+0x9a>
#endif

	default:
		return 0;
   18a50:	2300      	movs	r3, #0
	}
}
   18a52:	0018      	movs	r0, r3
   18a54:	46bd      	mov	sp, r7
   18a56:	b002      	add	sp, #8
   18a58:	bd80      	pop	{r7, pc}
   18a5a:	46c0      	nop			; (mov r8, r8)
   18a5c:	0001bfe8 	.word	0x0001bfe8
   18a60:	200029dc 	.word	0x200029dc
   18a64:	40000800 	.word	0x40000800
   18a68:	007a1200 	.word	0x007a1200
   18a6c:	00018959 	.word	0x00018959
   18a70:	00019419 	.word	0x00019419
   18a74:	02dc6c00 	.word	0x02dc6c00

00018a78 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
   18a78:	b580      	push	{r7, lr}
   18a7a:	b084      	sub	sp, #16
   18a7c:	af00      	add	r7, sp, #0
   18a7e:	6078      	str	r0, [r7, #4]
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
   18a80:	4b1a      	ldr	r3, [pc, #104]	; (18aec <system_clock_source_osc8m_set_config+0x74>)
   18a82:	6a1b      	ldr	r3, [r3, #32]
   18a84:	60fb      	str	r3, [r7, #12]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
   18a86:	687b      	ldr	r3, [r7, #4]
   18a88:	781b      	ldrb	r3, [r3, #0]
   18a8a:	1c1a      	adds	r2, r3, #0
   18a8c:	2303      	movs	r3, #3
   18a8e:	4013      	ands	r3, r2
   18a90:	b2da      	uxtb	r2, r3
   18a92:	230d      	movs	r3, #13
   18a94:	18fb      	adds	r3, r7, r3
   18a96:	2103      	movs	r1, #3
   18a98:	400a      	ands	r2, r1
   18a9a:	0010      	movs	r0, r2
   18a9c:	781a      	ldrb	r2, [r3, #0]
   18a9e:	2103      	movs	r1, #3
   18aa0:	438a      	bics	r2, r1
   18aa2:	1c11      	adds	r1, r2, #0
   18aa4:	1c02      	adds	r2, r0, #0
   18aa6:	430a      	orrs	r2, r1
   18aa8:	701a      	strb	r2, [r3, #0]
	temp.bit.ONDEMAND = config->on_demand;
   18aaa:	687b      	ldr	r3, [r7, #4]
   18aac:	789a      	ldrb	r2, [r3, #2]
   18aae:	230c      	movs	r3, #12
   18ab0:	18fb      	adds	r3, r7, r3
   18ab2:	01d0      	lsls	r0, r2, #7
   18ab4:	781a      	ldrb	r2, [r3, #0]
   18ab6:	217f      	movs	r1, #127	; 0x7f
   18ab8:	400a      	ands	r2, r1
   18aba:	1c11      	adds	r1, r2, #0
   18abc:	1c02      	adds	r2, r0, #0
   18abe:	430a      	orrs	r2, r1
   18ac0:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
   18ac2:	687b      	ldr	r3, [r7, #4]
   18ac4:	785a      	ldrb	r2, [r3, #1]
   18ac6:	230c      	movs	r3, #12
   18ac8:	18fb      	adds	r3, r7, r3
   18aca:	2101      	movs	r1, #1
   18acc:	400a      	ands	r2, r1
   18ace:	0190      	lsls	r0, r2, #6
   18ad0:	781a      	ldrb	r2, [r3, #0]
   18ad2:	2140      	movs	r1, #64	; 0x40
   18ad4:	438a      	bics	r2, r1
   18ad6:	1c11      	adds	r1, r2, #0
   18ad8:	1c02      	adds	r2, r0, #0
   18ada:	430a      	orrs	r2, r1
   18adc:	701a      	strb	r2, [r3, #0]

	SYSCTRL->OSC8M = temp;
   18ade:	4b03      	ldr	r3, [pc, #12]	; (18aec <system_clock_source_osc8m_set_config+0x74>)
   18ae0:	68fa      	ldr	r2, [r7, #12]
   18ae2:	621a      	str	r2, [r3, #32]
}
   18ae4:	46c0      	nop			; (mov r8, r8)
   18ae6:	46bd      	mov	sp, r7
   18ae8:	b004      	add	sp, #16
   18aea:	bd80      	pop	{r7, pc}
   18aec:	40000800 	.word	0x40000800

00018af0 <system_clock_source_dpll_set_config>:
 *
 * \param[in] config  DPLL configuration structure containing the new config
 */
void system_clock_source_dpll_set_config(
		struct system_clock_source_dpll_config *const config)
{
   18af0:	b580      	push	{r7, lr}
   18af2:	b086      	sub	sp, #24
   18af4:	af00      	add	r7, sp, #0
   18af6:	6078      	str	r0, [r7, #4]

	uint32_t tmpldr;
	uint8_t  tmpldrfrac;
	uint32_t refclk;

	refclk = config->reference_frequency;
   18af8:	687b      	ldr	r3, [r7, #4]
   18afa:	68db      	ldr	r3, [r3, #12]
   18afc:	617b      	str	r3, [r7, #20]

	/* Only reference clock REF1 can be divided */
	if (config->reference_clock == SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_XOSC) {
   18afe:	687b      	ldr	r3, [r7, #4]
   18b00:	7d1b      	ldrb	r3, [r3, #20]
   18b02:	2b01      	cmp	r3, #1
   18b04:	d10a      	bne.n	18b1c <system_clock_source_dpll_set_config+0x2c>
		refclk = refclk / (2 * (config->reference_divider + 1));
   18b06:	687b      	ldr	r3, [r7, #4]
   18b08:	8a1b      	ldrh	r3, [r3, #16]
   18b0a:	3301      	adds	r3, #1
   18b0c:	005b      	lsls	r3, r3, #1
   18b0e:	001a      	movs	r2, r3
   18b10:	4b36      	ldr	r3, [pc, #216]	; (18bec <system_clock_source_dpll_set_config+0xfc>)
   18b12:	0011      	movs	r1, r2
   18b14:	6978      	ldr	r0, [r7, #20]
   18b16:	4798      	blx	r3
   18b18:	0003      	movs	r3, r0
   18b1a:	617b      	str	r3, [r7, #20]
	}

	/* Calculate LDRFRAC and LDR */
	tmpldr = (config->output_frequency << 4) / refclk;
   18b1c:	687b      	ldr	r3, [r7, #4]
   18b1e:	689b      	ldr	r3, [r3, #8]
   18b20:	011a      	lsls	r2, r3, #4
   18b22:	4b32      	ldr	r3, [pc, #200]	; (18bec <system_clock_source_dpll_set_config+0xfc>)
   18b24:	6979      	ldr	r1, [r7, #20]
   18b26:	0010      	movs	r0, r2
   18b28:	4798      	blx	r3
   18b2a:	0003      	movs	r3, r0
   18b2c:	613b      	str	r3, [r7, #16]
	tmpldrfrac = tmpldr & 0x0f;
   18b2e:	693b      	ldr	r3, [r7, #16]
   18b30:	b2da      	uxtb	r2, r3
   18b32:	230f      	movs	r3, #15
   18b34:	18fb      	adds	r3, r7, r3
   18b36:	210f      	movs	r1, #15
   18b38:	400a      	ands	r2, r1
   18b3a:	701a      	strb	r2, [r3, #0]
	tmpldr = (tmpldr >> 4) - 1;
   18b3c:	693b      	ldr	r3, [r7, #16]
   18b3e:	091b      	lsrs	r3, r3, #4
   18b40:	3b01      	subs	r3, #1
   18b42:	613b      	str	r3, [r7, #16]

	SYSCTRL->DPLLCTRLA.reg =
   18b44:	492a      	ldr	r1, [pc, #168]	; (18bf0 <system_clock_source_dpll_set_config+0x100>)
			((uint32_t)config->on_demand << SYSCTRL_DPLLCTRLA_ONDEMAND_Pos) |
   18b46:	687b      	ldr	r3, [r7, #4]
   18b48:	781b      	ldrb	r3, [r3, #0]
   18b4a:	01db      	lsls	r3, r3, #7
   18b4c:	b2da      	uxtb	r2, r3
			((uint32_t)config->run_in_standby << SYSCTRL_DPLLCTRLA_RUNSTDBY_Pos);
   18b4e:	687b      	ldr	r3, [r7, #4]
   18b50:	785b      	ldrb	r3, [r3, #1]
   18b52:	019b      	lsls	r3, r3, #6
   18b54:	b2db      	uxtb	r3, r3
			((uint32_t)config->on_demand << SYSCTRL_DPLLCTRLA_ONDEMAND_Pos) |
   18b56:	4313      	orrs	r3, r2
   18b58:	b2da      	uxtb	r2, r3
	SYSCTRL->DPLLCTRLA.reg =
   18b5a:	2344      	movs	r3, #68	; 0x44
   18b5c:	54ca      	strb	r2, [r1, r3]

	SYSCTRL->DPLLRATIO.reg =
   18b5e:	4b24      	ldr	r3, [pc, #144]	; (18bf0 <system_clock_source_dpll_set_config+0x100>)
			SYSCTRL_DPLLRATIO_LDRFRAC(tmpldrfrac) |
   18b60:	220f      	movs	r2, #15
   18b62:	18ba      	adds	r2, r7, r2
   18b64:	7812      	ldrb	r2, [r2, #0]
   18b66:	0412      	lsls	r2, r2, #16
   18b68:	0011      	movs	r1, r2
   18b6a:	22f0      	movs	r2, #240	; 0xf0
   18b6c:	0312      	lsls	r2, r2, #12
   18b6e:	4011      	ands	r1, r2
			SYSCTRL_DPLLRATIO_LDR(tmpldr);
   18b70:	693a      	ldr	r2, [r7, #16]
   18b72:	0512      	lsls	r2, r2, #20
   18b74:	0d12      	lsrs	r2, r2, #20
			SYSCTRL_DPLLRATIO_LDRFRAC(tmpldrfrac) |
   18b76:	430a      	orrs	r2, r1
	SYSCTRL->DPLLRATIO.reg =
   18b78:	649a      	str	r2, [r3, #72]	; 0x48

	SYSCTRL->DPLLCTRLB.reg =
   18b7a:	4b1d      	ldr	r3, [pc, #116]	; (18bf0 <system_clock_source_dpll_set_config+0x100>)
			SYSCTRL_DPLLCTRLB_DIV(config->reference_divider) |
   18b7c:	687a      	ldr	r2, [r7, #4]
   18b7e:	8a12      	ldrh	r2, [r2, #16]
   18b80:	0412      	lsls	r2, r2, #16
   18b82:	0011      	movs	r1, r2
   18b84:	4a1b      	ldr	r2, [pc, #108]	; (18bf4 <system_clock_source_dpll_set_config+0x104>)
   18b86:	4011      	ands	r1, r2
			((uint32_t)config->lock_bypass << SYSCTRL_DPLLCTRLB_LBYPASS_Pos) |
   18b88:	687a      	ldr	r2, [r7, #4]
   18b8a:	7892      	ldrb	r2, [r2, #2]
   18b8c:	0312      	lsls	r2, r2, #12
			SYSCTRL_DPLLCTRLB_DIV(config->reference_divider) |
   18b8e:	4311      	orrs	r1, r2
			SYSCTRL_DPLLCTRLB_LTIME(config->lock_time) |
   18b90:	687a      	ldr	r2, [r7, #4]
   18b92:	7cd2      	ldrb	r2, [r2, #19]
   18b94:	0212      	lsls	r2, r2, #8
   18b96:	0010      	movs	r0, r2
   18b98:	22e0      	movs	r2, #224	; 0xe0
   18b9a:	00d2      	lsls	r2, r2, #3
   18b9c:	4002      	ands	r2, r0
			((uint32_t)config->lock_bypass << SYSCTRL_DPLLCTRLB_LBYPASS_Pos) |
   18b9e:	4311      	orrs	r1, r2
			SYSCTRL_DPLLCTRLB_REFCLK(config->reference_clock) |
   18ba0:	687a      	ldr	r2, [r7, #4]
   18ba2:	7d12      	ldrb	r2, [r2, #20]
   18ba4:	0112      	lsls	r2, r2, #4
   18ba6:	0010      	movs	r0, r2
   18ba8:	2230      	movs	r2, #48	; 0x30
   18baa:	4002      	ands	r2, r0
			SYSCTRL_DPLLCTRLB_LTIME(config->lock_time) |
   18bac:	4311      	orrs	r1, r2
			((uint32_t)config->wake_up_fast << SYSCTRL_DPLLCTRLB_WUF_Pos) |
   18bae:	687a      	ldr	r2, [r7, #4]
   18bb0:	78d2      	ldrb	r2, [r2, #3]
   18bb2:	00d2      	lsls	r2, r2, #3
			SYSCTRL_DPLLCTRLB_REFCLK(config->reference_clock) |
   18bb4:	4311      	orrs	r1, r2
			((uint32_t)config->low_power_enable << SYSCTRL_DPLLCTRLB_LPEN_Pos) |
   18bb6:	687a      	ldr	r2, [r7, #4]
   18bb8:	7912      	ldrb	r2, [r2, #4]
   18bba:	0092      	lsls	r2, r2, #2
			((uint32_t)config->wake_up_fast << SYSCTRL_DPLLCTRLB_WUF_Pos) |
   18bbc:	4311      	orrs	r1, r2
			SYSCTRL_DPLLCTRLB_FILTER(config->filter);
   18bbe:	687a      	ldr	r2, [r7, #4]
   18bc0:	7c92      	ldrb	r2, [r2, #18]
   18bc2:	0010      	movs	r0, r2
   18bc4:	2203      	movs	r2, #3
   18bc6:	4002      	ands	r2, r0
			((uint32_t)config->low_power_enable << SYSCTRL_DPLLCTRLB_LPEN_Pos) |
   18bc8:	430a      	orrs	r2, r1
	SYSCTRL->DPLLCTRLB.reg =
   18bca:	64da      	str	r2, [r3, #76]	; 0x4c

	/*
	 * Fck = Fckrx * (LDR + 1 + LDRFRAC / 16)
	 */
	_system_clock_inst.dpll.frequency =
			(refclk * (((tmpldr + 1) << 4) + tmpldrfrac)) >> 4;
   18bcc:	693b      	ldr	r3, [r7, #16]
   18bce:	3301      	adds	r3, #1
   18bd0:	011a      	lsls	r2, r3, #4
   18bd2:	230f      	movs	r3, #15
   18bd4:	18fb      	adds	r3, r7, r3
   18bd6:	781b      	ldrb	r3, [r3, #0]
   18bd8:	18d3      	adds	r3, r2, r3
   18bda:	697a      	ldr	r2, [r7, #20]
   18bdc:	4353      	muls	r3, r2
   18bde:	091a      	lsrs	r2, r3, #4
	_system_clock_inst.dpll.frequency =
   18be0:	4b05      	ldr	r3, [pc, #20]	; (18bf8 <system_clock_source_dpll_set_config+0x108>)
   18be2:	60da      	str	r2, [r3, #12]
}
   18be4:	46c0      	nop			; (mov r8, r8)
   18be6:	46bd      	mov	sp, r7
   18be8:	b006      	add	sp, #24
   18bea:	bd80      	pop	{r7, pc}
   18bec:	00019acd 	.word	0x00019acd
   18bf0:	40000800 	.word	0x40000800
   18bf4:	07ff0000 	.word	0x07ff0000
   18bf8:	200029dc 	.word	0x200029dc

00018bfc <system_clock_source_enable>:
 * \retval STATUS_ERR_INVALID_ARG  The clock source is not available on this
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
   18bfc:	b580      	push	{r7, lr}
   18bfe:	b082      	sub	sp, #8
   18c00:	af00      	add	r7, sp, #0
   18c02:	0002      	movs	r2, r0
   18c04:	1dfb      	adds	r3, r7, #7
   18c06:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
   18c08:	1dfb      	adds	r3, r7, #7
   18c0a:	781b      	ldrb	r3, [r3, #0]
   18c0c:	2b08      	cmp	r3, #8
   18c0e:	d83b      	bhi.n	18c88 <system_clock_source_enable+0x8c>
   18c10:	009a      	lsls	r2, r3, #2
   18c12:	4b21      	ldr	r3, [pc, #132]	; (18c98 <system_clock_source_enable+0x9c>)
   18c14:	18d3      	adds	r3, r2, r3
   18c16:	681b      	ldr	r3, [r3, #0]
   18c18:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
   18c1a:	4b20      	ldr	r3, [pc, #128]	; (18c9c <system_clock_source_enable+0xa0>)
   18c1c:	4a1f      	ldr	r2, [pc, #124]	; (18c9c <system_clock_source_enable+0xa0>)
   18c1e:	6a12      	ldr	r2, [r2, #32]
   18c20:	2102      	movs	r1, #2
   18c22:	430a      	orrs	r2, r1
   18c24:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
   18c26:	2300      	movs	r3, #0
   18c28:	e031      	b.n	18c8e <system_clock_source_enable+0x92>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
   18c2a:	4b1c      	ldr	r3, [pc, #112]	; (18c9c <system_clock_source_enable+0xa0>)
   18c2c:	4a1b      	ldr	r2, [pc, #108]	; (18c9c <system_clock_source_enable+0xa0>)
   18c2e:	6992      	ldr	r2, [r2, #24]
   18c30:	2102      	movs	r1, #2
   18c32:	430a      	orrs	r2, r1
   18c34:	619a      	str	r2, [r3, #24]
		break;
   18c36:	e029      	b.n	18c8c <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
   18c38:	4a18      	ldr	r2, [pc, #96]	; (18c9c <system_clock_source_enable+0xa0>)
   18c3a:	4b18      	ldr	r3, [pc, #96]	; (18c9c <system_clock_source_enable+0xa0>)
   18c3c:	8a1b      	ldrh	r3, [r3, #16]
   18c3e:	b29b      	uxth	r3, r3
   18c40:	2102      	movs	r1, #2
   18c42:	430b      	orrs	r3, r1
   18c44:	b29b      	uxth	r3, r3
   18c46:	8213      	strh	r3, [r2, #16]
		break;
   18c48:	e020      	b.n	18c8c <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
   18c4a:	4a14      	ldr	r2, [pc, #80]	; (18c9c <system_clock_source_enable+0xa0>)
   18c4c:	4b13      	ldr	r3, [pc, #76]	; (18c9c <system_clock_source_enable+0xa0>)
   18c4e:	8a9b      	ldrh	r3, [r3, #20]
   18c50:	b29b      	uxth	r3, r3
   18c52:	2102      	movs	r1, #2
   18c54:	430b      	orrs	r3, r1
   18c56:	b29b      	uxth	r3, r3
   18c58:	8293      	strh	r3, [r2, #20]
		break;
   18c5a:	e017      	b.n	18c8c <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
   18c5c:	4b10      	ldr	r3, [pc, #64]	; (18ca0 <system_clock_source_enable+0xa4>)
   18c5e:	681b      	ldr	r3, [r3, #0]
   18c60:	2202      	movs	r2, #2
   18c62:	431a      	orrs	r2, r3
   18c64:	4b0e      	ldr	r3, [pc, #56]	; (18ca0 <system_clock_source_enable+0xa4>)
   18c66:	601a      	str	r2, [r3, #0]
		_system_clock_source_dfll_set_config_errata_9905();
   18c68:	4b0e      	ldr	r3, [pc, #56]	; (18ca4 <system_clock_source_enable+0xa8>)
   18c6a:	4798      	blx	r3
		break;
   18c6c:	e00e      	b.n	18c8c <system_clock_source_enable+0x90>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
   18c6e:	4a0b      	ldr	r2, [pc, #44]	; (18c9c <system_clock_source_enable+0xa0>)
   18c70:	490a      	ldr	r1, [pc, #40]	; (18c9c <system_clock_source_enable+0xa0>)
   18c72:	2344      	movs	r3, #68	; 0x44
   18c74:	5ccb      	ldrb	r3, [r1, r3]
   18c76:	b2db      	uxtb	r3, r3
   18c78:	2102      	movs	r1, #2
   18c7a:	430b      	orrs	r3, r1
   18c7c:	b2d9      	uxtb	r1, r3
   18c7e:	2344      	movs	r3, #68	; 0x44
   18c80:	54d1      	strb	r1, [r2, r3]
		break;
   18c82:	e003      	b.n	18c8c <system_clock_source_enable+0x90>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
   18c84:	2300      	movs	r3, #0
   18c86:	e002      	b.n	18c8e <system_clock_source_enable+0x92>

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
   18c88:	2317      	movs	r3, #23
   18c8a:	e000      	b.n	18c8e <system_clock_source_enable+0x92>
	}

	return STATUS_OK;
   18c8c:	2300      	movs	r3, #0
}
   18c8e:	0018      	movs	r0, r3
   18c90:	46bd      	mov	sp, r7
   18c92:	b002      	add	sp, #8
   18c94:	bd80      	pop	{r7, pc}
   18c96:	46c0      	nop			; (mov r8, r8)
   18c98:	0001c00c 	.word	0x0001c00c
   18c9c:	40000800 	.word	0x40000800
   18ca0:	200029dc 	.word	0x200029dc
   18ca4:	00018975 	.word	0x00018975

00018ca8 <system_clock_source_is_ready>:
 * \retval true   Clock source is enabled and ready
 * \retval false  Clock source is disabled or not yet ready
 */
bool system_clock_source_is_ready(
		const enum system_clock_source clock_source)
{
   18ca8:	b580      	push	{r7, lr}
   18caa:	b084      	sub	sp, #16
   18cac:	af00      	add	r7, sp, #0
   18cae:	0002      	movs	r2, r0
   18cb0:	1dfb      	adds	r3, r7, #7
   18cb2:	701a      	strb	r2, [r3, #0]
	uint32_t mask = 0;
   18cb4:	2300      	movs	r3, #0
   18cb6:	60fb      	str	r3, [r7, #12]

	switch (clock_source) {
   18cb8:	1dfb      	adds	r3, r7, #7
   18cba:	781b      	ldrb	r3, [r3, #0]
   18cbc:	2b08      	cmp	r3, #8
   18cbe:	d821      	bhi.n	18d04 <system_clock_source_is_ready+0x5c>
   18cc0:	009a      	lsls	r2, r3, #2
   18cc2:	4b18      	ldr	r3, [pc, #96]	; (18d24 <system_clock_source_is_ready+0x7c>)
   18cc4:	18d3      	adds	r3, r2, r3
   18cc6:	681b      	ldr	r3, [r3, #0]
   18cc8:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		mask = SYSCTRL_PCLKSR_OSC8MRDY;
   18cca:	2308      	movs	r3, #8
   18ccc:	60fb      	str	r3, [r7, #12]
		break;
   18cce:	e01b      	b.n	18d08 <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		mask = SYSCTRL_PCLKSR_OSC32KRDY;
   18cd0:	2304      	movs	r3, #4
   18cd2:	60fb      	str	r3, [r7, #12]
		break;
   18cd4:	e018      	b.n	18d08 <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		mask = SYSCTRL_PCLKSR_XOSCRDY;
   18cd6:	2301      	movs	r3, #1
   18cd8:	60fb      	str	r3, [r7, #12]
		break;
   18cda:	e015      	b.n	18d08 <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		mask = SYSCTRL_PCLKSR_XOSC32KRDY;
   18cdc:	2302      	movs	r3, #2
   18cde:	60fb      	str	r3, [r7, #12]
		break;
   18ce0:	e012      	b.n	18d08 <system_clock_source_is_ready+0x60>
	case SYSTEM_CLOCK_SOURCE_DFLL:
		if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
			mask = (SYSCTRL_PCLKSR_DFLLRDY |
			        SYSCTRL_PCLKSR_DFLLLCKF | SYSCTRL_PCLKSR_DFLLLCKC);
		} else {
			mask = SYSCTRL_PCLKSR_DFLLRDY;
   18ce2:	2310      	movs	r3, #16
   18ce4:	60fb      	str	r3, [r7, #12]
		}
		break;
   18ce6:	e00f      	b.n	18d08 <system_clock_source_is_ready+0x60>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		return ((SYSCTRL->DPLLSTATUS.reg &
   18ce8:	4a0f      	ldr	r2, [pc, #60]	; (18d28 <system_clock_source_is_ready+0x80>)
   18cea:	2350      	movs	r3, #80	; 0x50
   18cec:	5cd3      	ldrb	r3, [r2, r3]
   18cee:	b2db      	uxtb	r3, r3
   18cf0:	001a      	movs	r2, r3
   18cf2:	2303      	movs	r3, #3
   18cf4:	4013      	ands	r3, r2
				(SYSCTRL_DPLLSTATUS_CLKRDY | SYSCTRL_DPLLSTATUS_LOCK)) ==
   18cf6:	3b03      	subs	r3, #3
   18cf8:	425a      	negs	r2, r3
   18cfa:	4153      	adcs	r3, r2
   18cfc:	b2db      	uxtb	r3, r3
   18cfe:	e00c      	b.n	18d1a <system_clock_source_is_ready+0x72>
				(SYSCTRL_DPLLSTATUS_CLKRDY | SYSCTRL_DPLLSTATUS_LOCK));
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Not possible to disable */
		return true;
   18d00:	2301      	movs	r3, #1
   18d02:	e00a      	b.n	18d1a <system_clock_source_is_ready+0x72>

	default:
		return false;
   18d04:	2300      	movs	r3, #0
   18d06:	e008      	b.n	18d1a <system_clock_source_is_ready+0x72>
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
   18d08:	4b07      	ldr	r3, [pc, #28]	; (18d28 <system_clock_source_is_ready+0x80>)
   18d0a:	68db      	ldr	r3, [r3, #12]
   18d0c:	68fa      	ldr	r2, [r7, #12]
   18d0e:	401a      	ands	r2, r3
   18d10:	68fb      	ldr	r3, [r7, #12]
   18d12:	1ad3      	subs	r3, r2, r3
   18d14:	425a      	negs	r2, r3
   18d16:	4153      	adcs	r3, r2
   18d18:	b2db      	uxtb	r3, r3
}
   18d1a:	0018      	movs	r0, r3
   18d1c:	46bd      	mov	sp, r7
   18d1e:	b004      	add	sp, #16
   18d20:	bd80      	pop	{r7, pc}
   18d22:	46c0      	nop			; (mov r8, r8)
   18d24:	0001c030 	.word	0x0001c030
   18d28:	40000800 	.word	0x40000800

00018d2c <_switch_peripheral_gclk>:
 *
 * Switch all peripheral clock to a not enabled general clock
 * to save power.
 */
static void _switch_peripheral_gclk(void)
{
   18d2c:	b580      	push	{r7, lr}
   18d2e:	b082      	sub	sp, #8
   18d30:	af00      	add	r7, sp, #0
#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
#elif CONF_CLOCK_GCLK_2_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_2;
#elif CONF_CLOCK_GCLK_3_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_3;
   18d32:	003b      	movs	r3, r7
   18d34:	2203      	movs	r2, #3
   18d36:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
   18d38:	2300      	movs	r3, #0
   18d3a:	607b      	str	r3, [r7, #4]
   18d3c:	e009      	b.n	18d52 <_switch_peripheral_gclk+0x26>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
   18d3e:	687b      	ldr	r3, [r7, #4]
   18d40:	b2db      	uxtb	r3, r3
   18d42:	003a      	movs	r2, r7
   18d44:	0011      	movs	r1, r2
   18d46:	0018      	movs	r0, r3
   18d48:	4b05      	ldr	r3, [pc, #20]	; (18d60 <_switch_peripheral_gclk+0x34>)
   18d4a:	4798      	blx	r3
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
   18d4c:	687b      	ldr	r3, [r7, #4]
   18d4e:	3301      	adds	r3, #1
   18d50:	607b      	str	r3, [r7, #4]
   18d52:	687b      	ldr	r3, [r7, #4]
   18d54:	2b24      	cmp	r3, #36	; 0x24
   18d56:	d9f2      	bls.n	18d3e <_switch_peripheral_gclk+0x12>
	}
}
   18d58:	46c0      	nop			; (mov r8, r8)
   18d5a:	46bd      	mov	sp, r7
   18d5c:	b002      	add	sp, #8
   18d5e:	bd80      	pop	{r7, pc}
   18d60:	000192f5 	.word	0x000192f5

00018d64 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
   18d64:	b580      	push	{r7, lr}
   18d66:	b0a6      	sub	sp, #152	; 0x98
   18d68:	af00      	add	r7, sp, #0
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
   18d6a:	4b83      	ldr	r3, [pc, #524]	; (18f78 <system_clock_init+0x214>)
   18d6c:	22c2      	movs	r2, #194	; 0xc2
   18d6e:	00d2      	lsls	r2, r2, #3
   18d70:	609a      	str	r2, [r3, #8]
			SYSCTRL_INTFLAG_DFLLRDY;

	system_flash_set_waitstates(CONF_CLOCK_FLASH_WAIT_STATES);
   18d72:	2003      	movs	r0, #3
   18d74:	4b81      	ldr	r3, [pc, #516]	; (18f7c <system_clock_init+0x218>)
   18d76:	4798      	blx	r3

	/* Switch all peripheral clock to a not enabled general clock to save power. */
	_switch_peripheral_gclk();
   18d78:	4b81      	ldr	r3, [pc, #516]	; (18f80 <system_clock_init+0x21c>)
   18d7a:	4798      	blx	r3
#endif


	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);
   18d7c:	2394      	movs	r3, #148	; 0x94
   18d7e:	18fb      	adds	r3, r7, r3
   18d80:	0018      	movs	r0, r3
   18d82:	4b80      	ldr	r3, [pc, #512]	; (18f84 <system_clock_init+0x220>)
   18d84:	4798      	blx	r3

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
   18d86:	2394      	movs	r3, #148	; 0x94
   18d88:	18fb      	adds	r3, r7, r3
   18d8a:	2200      	movs	r2, #0
   18d8c:	701a      	strb	r2, [r3, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
   18d8e:	2394      	movs	r3, #148	; 0x94
   18d90:	18fb      	adds	r3, r7, r3
   18d92:	2201      	movs	r2, #1
   18d94:	709a      	strb	r2, [r3, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;
   18d96:	2394      	movs	r3, #148	; 0x94
   18d98:	18fb      	adds	r3, r7, r3
   18d9a:	2200      	movs	r2, #0
   18d9c:	705a      	strb	r2, [r3, #1]

	system_clock_source_osc8m_set_config(&osc8m_conf);
   18d9e:	2394      	movs	r3, #148	; 0x94
   18da0:	18fb      	adds	r3, r7, r3
   18da2:	0018      	movs	r0, r3
   18da4:	4b78      	ldr	r3, [pc, #480]	; (18f88 <system_clock_init+0x224>)
   18da6:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
   18da8:	2006      	movs	r0, #6
   18daa:	4b78      	ldr	r3, [pc, #480]	; (18f8c <system_clock_init+0x228>)
   18dac:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
   18dae:	4b78      	ldr	r3, [pc, #480]	; (18f90 <system_clock_init+0x22c>)
   18db0:	4798      	blx	r3

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
   18db2:	2360      	movs	r3, #96	; 0x60
   18db4:	18fb      	adds	r3, r7, r3
   18db6:	0018      	movs	r0, r3
   18db8:	4b76      	ldr	r3, [pc, #472]	; (18f94 <system_clock_init+0x230>)
   18dba:	4798      	blx	r3
   18dbc:	2360      	movs	r3, #96	; 0x60
   18dbe:	18fb      	adds	r3, r7, r3
   18dc0:	2206      	movs	r2, #6
   18dc2:	701a      	strb	r2, [r3, #0]
   18dc4:	2360      	movs	r3, #96	; 0x60
   18dc6:	18fb      	adds	r3, r7, r3
   18dc8:	2208      	movs	r2, #8
   18dca:	605a      	str	r2, [r3, #4]
   18dcc:	2360      	movs	r3, #96	; 0x60
   18dce:	18fb      	adds	r3, r7, r3
   18dd0:	2200      	movs	r2, #0
   18dd2:	721a      	strb	r2, [r3, #8]
   18dd4:	2360      	movs	r3, #96	; 0x60
   18dd6:	18fb      	adds	r3, r7, r3
   18dd8:	2200      	movs	r2, #0
   18dda:	725a      	strb	r2, [r3, #9]
   18ddc:	2360      	movs	r3, #96	; 0x60
   18dde:	18fb      	adds	r3, r7, r3
   18de0:	0019      	movs	r1, r3
   18de2:	2001      	movs	r0, #1
   18de4:	4b6c      	ldr	r3, [pc, #432]	; (18f98 <system_clock_init+0x234>)
   18de6:	4798      	blx	r3
   18de8:	2001      	movs	r0, #1
   18dea:	4b6c      	ldr	r3, [pc, #432]	; (18f9c <system_clock_init+0x238>)
   18dec:	4798      	blx	r3
   18dee:	2354      	movs	r3, #84	; 0x54
   18df0:	18fb      	adds	r3, r7, r3
   18df2:	0018      	movs	r0, r3
   18df4:	4b67      	ldr	r3, [pc, #412]	; (18f94 <system_clock_init+0x230>)
   18df6:	4798      	blx	r3
   18df8:	2354      	movs	r3, #84	; 0x54
   18dfa:	18fb      	adds	r3, r7, r3
   18dfc:	2203      	movs	r2, #3
   18dfe:	701a      	strb	r2, [r3, #0]
   18e00:	2354      	movs	r3, #84	; 0x54
   18e02:	18fb      	adds	r3, r7, r3
   18e04:	2201      	movs	r2, #1
   18e06:	605a      	str	r2, [r3, #4]
   18e08:	2354      	movs	r3, #84	; 0x54
   18e0a:	18fb      	adds	r3, r7, r3
   18e0c:	2201      	movs	r2, #1
   18e0e:	721a      	strb	r2, [r3, #8]
   18e10:	2354      	movs	r3, #84	; 0x54
   18e12:	18fb      	adds	r3, r7, r3
   18e14:	2200      	movs	r2, #0
   18e16:	725a      	strb	r2, [r3, #9]
   18e18:	2354      	movs	r3, #84	; 0x54
   18e1a:	18fb      	adds	r3, r7, r3
   18e1c:	0019      	movs	r1, r3
   18e1e:	2002      	movs	r0, #2
   18e20:	4b5d      	ldr	r3, [pc, #372]	; (18f98 <system_clock_init+0x234>)
   18e22:	4798      	blx	r3
   18e24:	2002      	movs	r0, #2
   18e26:	4b5d      	ldr	r3, [pc, #372]	; (18f9c <system_clock_init+0x238>)
   18e28:	4798      	blx	r3
   18e2a:	233c      	movs	r3, #60	; 0x3c
   18e2c:	18fb      	adds	r3, r7, r3
   18e2e:	0018      	movs	r0, r3
   18e30:	4b58      	ldr	r3, [pc, #352]	; (18f94 <system_clock_init+0x230>)
   18e32:	4798      	blx	r3
   18e34:	233c      	movs	r3, #60	; 0x3c
   18e36:	18fb      	adds	r3, r7, r3
   18e38:	2203      	movs	r2, #3
   18e3a:	701a      	strb	r2, [r3, #0]
   18e3c:	233c      	movs	r3, #60	; 0x3c
   18e3e:	18fb      	adds	r3, r7, r3
   18e40:	2220      	movs	r2, #32
   18e42:	605a      	str	r2, [r3, #4]
   18e44:	233c      	movs	r3, #60	; 0x3c
   18e46:	18fb      	adds	r3, r7, r3
   18e48:	2200      	movs	r2, #0
   18e4a:	721a      	strb	r2, [r3, #8]
   18e4c:	233c      	movs	r3, #60	; 0x3c
   18e4e:	18fb      	adds	r3, r7, r3
   18e50:	2200      	movs	r2, #0
   18e52:	725a      	strb	r2, [r3, #9]
   18e54:	233c      	movs	r3, #60	; 0x3c
   18e56:	18fb      	adds	r3, r7, r3
   18e58:	0019      	movs	r1, r3
   18e5a:	2004      	movs	r0, #4
   18e5c:	4b4e      	ldr	r3, [pc, #312]	; (18f98 <system_clock_init+0x234>)
   18e5e:	4798      	blx	r3
   18e60:	2004      	movs	r0, #4
   18e62:	4b4e      	ldr	r3, [pc, #312]	; (18f9c <system_clock_init+0x238>)
   18e64:	4798      	blx	r3
#  endif

#  if CONF_CLOCK_DPLL_ENABLE == true
	/* Enable DPLL internal lock timer and reference clock */
	struct system_gclk_chan_config dpll_gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&dpll_gclk_chan_conf);
   18e66:	2390      	movs	r3, #144	; 0x90
   18e68:	18fb      	adds	r3, r7, r3
   18e6a:	0018      	movs	r0, r3
   18e6c:	4b4c      	ldr	r3, [pc, #304]	; (18fa0 <system_clock_init+0x23c>)
   18e6e:	4798      	blx	r3
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_FDPLL32K, &dpll_gclk_chan_conf);
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_FDPLL32K);
	}

	if (CONF_CLOCK_DPLL_REFERENCE_CLOCK == SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_GCLK) {
		dpll_gclk_chan_conf.source_generator = CONF_CLOCK_DPLL_REFERENCE_GCLK_GENERATOR;
   18e70:	2390      	movs	r3, #144	; 0x90
   18e72:	18fb      	adds	r3, r7, r3
   18e74:	2201      	movs	r2, #1
   18e76:	701a      	strb	r2, [r3, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_FDPLL, &dpll_gclk_chan_conf);
   18e78:	2390      	movs	r3, #144	; 0x90
   18e7a:	18fb      	adds	r3, r7, r3
   18e7c:	0019      	movs	r1, r3
   18e7e:	2001      	movs	r0, #1
   18e80:	4b48      	ldr	r3, [pc, #288]	; (18fa4 <system_clock_init+0x240>)
   18e82:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_FDPLL);
   18e84:	2001      	movs	r0, #1
   18e86:	4b48      	ldr	r3, [pc, #288]	; (18fa8 <system_clock_init+0x244>)
   18e88:	4798      	blx	r3
	else {
		Assert(false);
	}

	struct system_clock_source_dpll_config dpll_config;
	system_clock_source_dpll_get_config_defaults(&dpll_config);
   18e8a:	2378      	movs	r3, #120	; 0x78
   18e8c:	18fb      	adds	r3, r7, r3
   18e8e:	0018      	movs	r0, r3
   18e90:	4b46      	ldr	r3, [pc, #280]	; (18fac <system_clock_init+0x248>)
   18e92:	4798      	blx	r3

	dpll_config.on_demand        = false;
   18e94:	2378      	movs	r3, #120	; 0x78
   18e96:	18fb      	adds	r3, r7, r3
   18e98:	2200      	movs	r2, #0
   18e9a:	701a      	strb	r2, [r3, #0]
	dpll_config.run_in_standby   = CONF_CLOCK_DPLL_RUN_IN_STANDBY;
   18e9c:	2378      	movs	r3, #120	; 0x78
   18e9e:	18fb      	adds	r3, r7, r3
   18ea0:	2200      	movs	r2, #0
   18ea2:	705a      	strb	r2, [r3, #1]
	dpll_config.lock_bypass      = CONF_CLOCK_DPLL_LOCK_BYPASS;
   18ea4:	2378      	movs	r3, #120	; 0x78
   18ea6:	18fb      	adds	r3, r7, r3
   18ea8:	2200      	movs	r2, #0
   18eaa:	709a      	strb	r2, [r3, #2]
	dpll_config.wake_up_fast     = CONF_CLOCK_DPLL_WAKE_UP_FAST;
   18eac:	2378      	movs	r3, #120	; 0x78
   18eae:	18fb      	adds	r3, r7, r3
   18eb0:	2200      	movs	r2, #0
   18eb2:	70da      	strb	r2, [r3, #3]
	dpll_config.low_power_enable = CONF_CLOCK_DPLL_LOW_POWER_ENABLE;
   18eb4:	2378      	movs	r3, #120	; 0x78
   18eb6:	18fb      	adds	r3, r7, r3
   18eb8:	2200      	movs	r2, #0
   18eba:	711a      	strb	r2, [r3, #4]

	dpll_config.filter           = CONF_CLOCK_DPLL_FILTER;
   18ebc:	2378      	movs	r3, #120	; 0x78
   18ebe:	18fb      	adds	r3, r7, r3
   18ec0:	2200      	movs	r2, #0
   18ec2:	749a      	strb	r2, [r3, #18]
	dpll_config.lock_time        = CONF_CLOCK_DPLL_LOCK_TIME;
   18ec4:	2378      	movs	r3, #120	; 0x78
   18ec6:	18fb      	adds	r3, r7, r3
   18ec8:	2200      	movs	r2, #0
   18eca:	74da      	strb	r2, [r3, #19]

	dpll_config.reference_clock     = CONF_CLOCK_DPLL_REFERENCE_CLOCK;
   18ecc:	2378      	movs	r3, #120	; 0x78
   18ece:	18fb      	adds	r3, r7, r3
   18ed0:	2202      	movs	r2, #2
   18ed2:	751a      	strb	r2, [r3, #20]
	dpll_config.reference_frequency = CONF_CLOCK_DPLL_REFERENCE_FREQUENCY;
   18ed4:	2378      	movs	r3, #120	; 0x78
   18ed6:	18fb      	adds	r3, r7, r3
   18ed8:	4a35      	ldr	r2, [pc, #212]	; (18fb0 <system_clock_init+0x24c>)
   18eda:	60da      	str	r2, [r3, #12]
	dpll_config.reference_divider   = CONF_CLOCK_DPLL_REFERENCE_DIVIDER;
   18edc:	2378      	movs	r3, #120	; 0x78
   18ede:	18fb      	adds	r3, r7, r3
   18ee0:	2201      	movs	r2, #1
   18ee2:	821a      	strh	r2, [r3, #16]
	dpll_config.output_frequency    = CONF_CLOCK_DPLL_OUTPUT_FREQUENCY;
   18ee4:	2378      	movs	r3, #120	; 0x78
   18ee6:	18fb      	adds	r3, r7, r3
   18ee8:	4a32      	ldr	r2, [pc, #200]	; (18fb4 <system_clock_init+0x250>)
   18eea:	609a      	str	r2, [r3, #8]

	system_clock_source_dpll_set_config(&dpll_config);
   18eec:	2378      	movs	r3, #120	; 0x78
   18eee:	18fb      	adds	r3, r7, r3
   18ef0:	0018      	movs	r0, r3
   18ef2:	4b31      	ldr	r3, [pc, #196]	; (18fb8 <system_clock_init+0x254>)
   18ef4:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DPLL);
   18ef6:	2008      	movs	r0, #8
   18ef8:	4b24      	ldr	r3, [pc, #144]	; (18f8c <system_clock_init+0x228>)
   18efa:	4798      	blx	r3
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DPLL));
   18efc:	46c0      	nop			; (mov r8, r8)
   18efe:	2008      	movs	r0, #8
   18f00:	4b2e      	ldr	r3, [pc, #184]	; (18fbc <system_clock_init+0x258>)
   18f02:	4798      	blx	r3
   18f04:	0003      	movs	r3, r0
   18f06:	001a      	movs	r2, r3
   18f08:	2301      	movs	r3, #1
   18f0a:	4053      	eors	r3, r2
   18f0c:	b2db      	uxtb	r3, r3
   18f0e:	2b00      	cmp	r3, #0
   18f10:	d1f5      	bne.n	18efe <system_clock_init+0x19a>
	if (CONF_CLOCK_DPLL_ON_DEMAND) {
		SYSCTRL->DPLLCTRLA.bit.ONDEMAND = 1;
   18f12:	4919      	ldr	r1, [pc, #100]	; (18f78 <system_clock_init+0x214>)
   18f14:	2244      	movs	r2, #68	; 0x44
   18f16:	5c8b      	ldrb	r3, [r1, r2]
   18f18:	2080      	movs	r0, #128	; 0x80
   18f1a:	4240      	negs	r0, r0
   18f1c:	4303      	orrs	r3, r0
   18f1e:	548b      	strb	r3, [r1, r2]

#  endif
#endif

	/* CPU and BUS clocks */
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);
   18f20:	2000      	movs	r0, #0
   18f22:	4b27      	ldr	r3, [pc, #156]	; (18fc0 <system_clock_init+0x25c>)
   18f24:	4798      	blx	r3

	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBA, CONF_CLOCK_APBA_DIVIDER);
   18f26:	2100      	movs	r1, #0
   18f28:	2000      	movs	r0, #0
   18f2a:	4b26      	ldr	r3, [pc, #152]	; (18fc4 <system_clock_init+0x260>)
   18f2c:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);
   18f2e:	2100      	movs	r1, #0
   18f30:	2001      	movs	r0, #1
   18f32:	4b24      	ldr	r3, [pc, #144]	; (18fc4 <system_clock_init+0x260>)
   18f34:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);
   18f36:	2100      	movs	r1, #0
   18f38:	2002      	movs	r0, #2
   18f3a:	4b22      	ldr	r3, [pc, #136]	; (18fc4 <system_clock_init+0x260>)
   18f3c:	4798      	blx	r3

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
   18f3e:	003b      	movs	r3, r7
   18f40:	0018      	movs	r0, r3
   18f42:	4b14      	ldr	r3, [pc, #80]	; (18f94 <system_clock_init+0x230>)
   18f44:	4798      	blx	r3
   18f46:	003b      	movs	r3, r7
   18f48:	2208      	movs	r2, #8
   18f4a:	701a      	strb	r2, [r3, #0]
   18f4c:	003b      	movs	r3, r7
   18f4e:	2201      	movs	r2, #1
   18f50:	605a      	str	r2, [r3, #4]
   18f52:	003b      	movs	r3, r7
   18f54:	2200      	movs	r2, #0
   18f56:	721a      	strb	r2, [r3, #8]
   18f58:	003b      	movs	r3, r7
   18f5a:	2201      	movs	r2, #1
   18f5c:	725a      	strb	r2, [r3, #9]
   18f5e:	003b      	movs	r3, r7
   18f60:	0019      	movs	r1, r3
   18f62:	2000      	movs	r0, #0
   18f64:	4b0c      	ldr	r3, [pc, #48]	; (18f98 <system_clock_init+0x234>)
   18f66:	4798      	blx	r3
   18f68:	2000      	movs	r0, #0
   18f6a:	4b0c      	ldr	r3, [pc, #48]	; (18f9c <system_clock_init+0x238>)
   18f6c:	4798      	blx	r3
#endif
}
   18f6e:	46c0      	nop			; (mov r8, r8)
   18f70:	46bd      	mov	sp, r7
   18f72:	b026      	add	sp, #152	; 0x98
   18f74:	bd80      	pop	{r7, pc}
   18f76:	46c0      	nop			; (mov r8, r8)
   18f78:	40000800 	.word	0x40000800
   18f7c:	00018925 	.word	0x00018925
   18f80:	00018d2d 	.word	0x00018d2d
   18f84:	00018835 	.word	0x00018835
   18f88:	00018a79 	.word	0x00018a79
   18f8c:	00018bfd 	.word	0x00018bfd
   18f90:	0001906d 	.word	0x0001906d
   18f94:	000187f1 	.word	0x000187f1
   18f98:	0001909d 	.word	0x0001909d
   18f9c:	000191c1 	.word	0x000191c1
   18fa0:	0001881f 	.word	0x0001881f
   18fa4:	000192f5 	.word	0x000192f5
   18fa8:	00019339 	.word	0x00019339
   18fac:	000188cd 	.word	0x000188cd
   18fb0:	000f4240 	.word	0x000f4240
   18fb4:	02dc6c00 	.word	0x02dc6c00
   18fb8:	00018af1 	.word	0x00018af1
   18fbc:	00018ca9 	.word	0x00018ca9
   18fc0:	00018859 	.word	0x00018859
   18fc4:	00018879 	.word	0x00018879

00018fc8 <system_apb_clock_set_mask>:
{
   18fc8:	b580      	push	{r7, lr}
   18fca:	b082      	sub	sp, #8
   18fcc:	af00      	add	r7, sp, #0
   18fce:	0002      	movs	r2, r0
   18fd0:	6039      	str	r1, [r7, #0]
   18fd2:	1dfb      	adds	r3, r7, #7
   18fd4:	701a      	strb	r2, [r3, #0]
	switch (bus) {
   18fd6:	1dfb      	adds	r3, r7, #7
   18fd8:	781b      	ldrb	r3, [r3, #0]
   18fda:	2b01      	cmp	r3, #1
   18fdc:	d00a      	beq.n	18ff4 <system_apb_clock_set_mask+0x2c>
   18fde:	2b02      	cmp	r3, #2
   18fe0:	d00f      	beq.n	19002 <system_apb_clock_set_mask+0x3a>
   18fe2:	2b00      	cmp	r3, #0
   18fe4:	d114      	bne.n	19010 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
   18fe6:	4b0e      	ldr	r3, [pc, #56]	; (19020 <system_apb_clock_set_mask+0x58>)
   18fe8:	4a0d      	ldr	r2, [pc, #52]	; (19020 <system_apb_clock_set_mask+0x58>)
   18fea:	6991      	ldr	r1, [r2, #24]
   18fec:	683a      	ldr	r2, [r7, #0]
   18fee:	430a      	orrs	r2, r1
   18ff0:	619a      	str	r2, [r3, #24]
			break;
   18ff2:	e00f      	b.n	19014 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
   18ff4:	4b0a      	ldr	r3, [pc, #40]	; (19020 <system_apb_clock_set_mask+0x58>)
   18ff6:	4a0a      	ldr	r2, [pc, #40]	; (19020 <system_apb_clock_set_mask+0x58>)
   18ff8:	69d1      	ldr	r1, [r2, #28]
   18ffa:	683a      	ldr	r2, [r7, #0]
   18ffc:	430a      	orrs	r2, r1
   18ffe:	61da      	str	r2, [r3, #28]
			break;
   19000:	e008      	b.n	19014 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
   19002:	4b07      	ldr	r3, [pc, #28]	; (19020 <system_apb_clock_set_mask+0x58>)
   19004:	4a06      	ldr	r2, [pc, #24]	; (19020 <system_apb_clock_set_mask+0x58>)
   19006:	6a11      	ldr	r1, [r2, #32]
   19008:	683a      	ldr	r2, [r7, #0]
   1900a:	430a      	orrs	r2, r1
   1900c:	621a      	str	r2, [r3, #32]
			break;
   1900e:	e001      	b.n	19014 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
   19010:	2317      	movs	r3, #23
   19012:	e000      	b.n	19016 <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
   19014:	2300      	movs	r3, #0
}
   19016:	0018      	movs	r0, r3
   19018:	46bd      	mov	sp, r7
   1901a:	b002      	add	sp, #8
   1901c:	bd80      	pop	{r7, pc}
   1901e:	46c0      	nop			; (mov r8, r8)
   19020:	40000400 	.word	0x40000400

00019024 <system_interrupt_enter_critical_section>:
{
   19024:	b580      	push	{r7, lr}
   19026:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
   19028:	4b02      	ldr	r3, [pc, #8]	; (19034 <system_interrupt_enter_critical_section+0x10>)
   1902a:	4798      	blx	r3
}
   1902c:	46c0      	nop			; (mov r8, r8)
   1902e:	46bd      	mov	sp, r7
   19030:	bd80      	pop	{r7, pc}
   19032:	46c0      	nop			; (mov r8, r8)
   19034:	00016e49 	.word	0x00016e49

00019038 <system_interrupt_leave_critical_section>:
{
   19038:	b580      	push	{r7, lr}
   1903a:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
   1903c:	4b02      	ldr	r3, [pc, #8]	; (19048 <system_interrupt_leave_critical_section+0x10>)
   1903e:	4798      	blx	r3
}
   19040:	46c0      	nop			; (mov r8, r8)
   19042:	46bd      	mov	sp, r7
   19044:	bd80      	pop	{r7, pc}
   19046:	46c0      	nop			; (mov r8, r8)
   19048:	00016e9d 	.word	0x00016e9d

0001904c <system_gclk_is_syncing>:
 *
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
   1904c:	b580      	push	{r7, lr}
   1904e:	af00      	add	r7, sp, #0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
   19050:	4b05      	ldr	r3, [pc, #20]	; (19068 <system_gclk_is_syncing+0x1c>)
   19052:	785b      	ldrb	r3, [r3, #1]
   19054:	b2db      	uxtb	r3, r3
   19056:	b25b      	sxtb	r3, r3
   19058:	2b00      	cmp	r3, #0
   1905a:	da01      	bge.n	19060 <system_gclk_is_syncing+0x14>
		return true;
   1905c:	2301      	movs	r3, #1
   1905e:	e000      	b.n	19062 <system_gclk_is_syncing+0x16>
	}

	return false;
   19060:	2300      	movs	r3, #0
}
   19062:	0018      	movs	r0, r3
   19064:	46bd      	mov	sp, r7
   19066:	bd80      	pop	{r7, pc}
   19068:	40000c00 	.word	0x40000c00

0001906c <system_gclk_init>:
 *
 * Initializes the Generic Clock module, disabling and resetting all active
 * Generic Clock Generators and Channels to their power-on default values.
 */
void system_gclk_init(void)
{
   1906c:	b580      	push	{r7, lr}
   1906e:	af00      	add	r7, sp, #0
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);
   19070:	2108      	movs	r1, #8
   19072:	2000      	movs	r0, #0
   19074:	4b07      	ldr	r3, [pc, #28]	; (19094 <system_gclk_init+0x28>)
   19076:	4798      	blx	r3

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
   19078:	4b07      	ldr	r3, [pc, #28]	; (19098 <system_gclk_init+0x2c>)
   1907a:	2201      	movs	r2, #1
   1907c:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
   1907e:	46c0      	nop			; (mov r8, r8)
   19080:	4b05      	ldr	r3, [pc, #20]	; (19098 <system_gclk_init+0x2c>)
   19082:	781b      	ldrb	r3, [r3, #0]
   19084:	b2db      	uxtb	r3, r3
   19086:	001a      	movs	r2, r3
   19088:	2301      	movs	r3, #1
   1908a:	4013      	ands	r3, r2
   1908c:	d1f8      	bne.n	19080 <system_gclk_init+0x14>
		/* Wait for reset to complete */
	}
}
   1908e:	46c0      	nop			; (mov r8, r8)
   19090:	46bd      	mov	sp, r7
   19092:	bd80      	pop	{r7, pc}
   19094:	00018fc9 	.word	0x00018fc9
   19098:	40000c00 	.word	0x40000c00

0001909c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
   1909c:	b580      	push	{r7, lr}
   1909e:	b086      	sub	sp, #24
   190a0:	af00      	add	r7, sp, #0
   190a2:	0002      	movs	r2, r0
   190a4:	6039      	str	r1, [r7, #0]
   190a6:	1dfb      	adds	r3, r7, #7
   190a8:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
   190aa:	1dfb      	adds	r3, r7, #7
   190ac:	781b      	ldrb	r3, [r3, #0]
   190ae:	617b      	str	r3, [r7, #20]
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);
   190b0:	1dfb      	adds	r3, r7, #7
   190b2:	781b      	ldrb	r3, [r3, #0]
   190b4:	613b      	str	r3, [r7, #16]

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
   190b6:	683b      	ldr	r3, [r7, #0]
   190b8:	781b      	ldrb	r3, [r3, #0]
   190ba:	021b      	lsls	r3, r3, #8
   190bc:	001a      	movs	r2, r3
   190be:	697b      	ldr	r3, [r7, #20]
   190c0:	4313      	orrs	r3, r2
   190c2:	617b      	str	r3, [r7, #20]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
   190c4:	683b      	ldr	r3, [r7, #0]
   190c6:	785b      	ldrb	r3, [r3, #1]
   190c8:	2b00      	cmp	r3, #0
   190ca:	d004      	beq.n	190d6 <system_gclk_gen_set_config+0x3a>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
   190cc:	697b      	ldr	r3, [r7, #20]
   190ce:	2280      	movs	r2, #128	; 0x80
   190d0:	02d2      	lsls	r2, r2, #11
   190d2:	4313      	orrs	r3, r2
   190d4:	617b      	str	r3, [r7, #20]
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
   190d6:	683b      	ldr	r3, [r7, #0]
   190d8:	7a5b      	ldrb	r3, [r3, #9]
   190da:	2b00      	cmp	r3, #0
   190dc:	d004      	beq.n	190e8 <system_gclk_gen_set_config+0x4c>
		new_genctrl_config |= GCLK_GENCTRL_OE;
   190de:	697b      	ldr	r3, [r7, #20]
   190e0:	2280      	movs	r2, #128	; 0x80
   190e2:	0312      	lsls	r2, r2, #12
   190e4:	4313      	orrs	r3, r2
   190e6:	617b      	str	r3, [r7, #20]
	}

	/* Set division factor */
	if (config->division_factor > 1) {
   190e8:	683b      	ldr	r3, [r7, #0]
   190ea:	685b      	ldr	r3, [r3, #4]
   190ec:	2b01      	cmp	r3, #1
   190ee:	d92c      	bls.n	1914a <system_gclk_gen_set_config+0xae>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
   190f0:	683b      	ldr	r3, [r7, #0]
   190f2:	685a      	ldr	r2, [r3, #4]
   190f4:	683b      	ldr	r3, [r7, #0]
   190f6:	685b      	ldr	r3, [r3, #4]
   190f8:	3b01      	subs	r3, #1
   190fa:	4013      	ands	r3, r2
   190fc:	d11a      	bne.n	19134 <system_gclk_gen_set_config+0x98>
			/* Determine the index of the highest bit set to get the
			 * division factor that must be loaded into the division
			 * register */

			uint32_t div2_count = 0;
   190fe:	2300      	movs	r3, #0
   19100:	60fb      	str	r3, [r7, #12]

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
   19102:	2302      	movs	r3, #2
   19104:	60bb      	str	r3, [r7, #8]
   19106:	e005      	b.n	19114 <system_gclk_gen_set_config+0x78>
						mask <<= 1) {
				div2_count++;
   19108:	68fb      	ldr	r3, [r7, #12]
   1910a:	3301      	adds	r3, #1
   1910c:	60fb      	str	r3, [r7, #12]
						mask <<= 1) {
   1910e:	68bb      	ldr	r3, [r7, #8]
   19110:	005b      	lsls	r3, r3, #1
   19112:	60bb      	str	r3, [r7, #8]
			for (mask = (1UL << 1); mask < config->division_factor;
   19114:	683b      	ldr	r3, [r7, #0]
   19116:	685a      	ldr	r2, [r3, #4]
   19118:	68bb      	ldr	r3, [r7, #8]
   1911a:	429a      	cmp	r2, r3
   1911c:	d8f4      	bhi.n	19108 <system_gclk_gen_set_config+0x6c>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
   1911e:	68fb      	ldr	r3, [r7, #12]
   19120:	021b      	lsls	r3, r3, #8
   19122:	693a      	ldr	r2, [r7, #16]
   19124:	4313      	orrs	r3, r2
   19126:	613b      	str	r3, [r7, #16]
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
   19128:	697b      	ldr	r3, [r7, #20]
   1912a:	2280      	movs	r2, #128	; 0x80
   1912c:	0352      	lsls	r2, r2, #13
   1912e:	4313      	orrs	r3, r2
   19130:	617b      	str	r3, [r7, #20]
   19132:	e00a      	b.n	1914a <system_gclk_gen_set_config+0xae>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
   19134:	683b      	ldr	r3, [r7, #0]
   19136:	685b      	ldr	r3, [r3, #4]
   19138:	021b      	lsls	r3, r3, #8
			new_gendiv_config  |=
   1913a:	693a      	ldr	r2, [r7, #16]
   1913c:	4313      	orrs	r3, r2
   1913e:	613b      	str	r3, [r7, #16]

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
   19140:	697b      	ldr	r3, [r7, #20]
   19142:	2280      	movs	r2, #128	; 0x80
   19144:	0292      	lsls	r2, r2, #10
   19146:	4313      	orrs	r3, r2
   19148:	617b      	str	r3, [r7, #20]
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
   1914a:	683b      	ldr	r3, [r7, #0]
   1914c:	7a1b      	ldrb	r3, [r3, #8]
   1914e:	2b00      	cmp	r3, #0
   19150:	d004      	beq.n	1915c <system_gclk_gen_set_config+0xc0>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
   19152:	697b      	ldr	r3, [r7, #20]
   19154:	2280      	movs	r2, #128	; 0x80
   19156:	0392      	lsls	r2, r2, #14
   19158:	4313      	orrs	r3, r2
   1915a:	617b      	str	r3, [r7, #20]
	}

	while (system_gclk_is_syncing()) {
   1915c:	46c0      	nop			; (mov r8, r8)
   1915e:	4b13      	ldr	r3, [pc, #76]	; (191ac <system_gclk_gen_set_config+0x110>)
   19160:	4798      	blx	r3
   19162:	1e03      	subs	r3, r0, #0
   19164:	d1fb      	bne.n	1915e <system_gclk_gen_set_config+0xc2>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
   19166:	4b12      	ldr	r3, [pc, #72]	; (191b0 <system_gclk_gen_set_config+0x114>)
   19168:	4798      	blx	r3

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
   1916a:	4a12      	ldr	r2, [pc, #72]	; (191b4 <system_gclk_gen_set_config+0x118>)
   1916c:	1dfb      	adds	r3, r7, #7
   1916e:	781b      	ldrb	r3, [r3, #0]
   19170:	7013      	strb	r3, [r2, #0]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
   19172:	46c0      	nop			; (mov r8, r8)
   19174:	4b0d      	ldr	r3, [pc, #52]	; (191ac <system_gclk_gen_set_config+0x110>)
   19176:	4798      	blx	r3
   19178:	1e03      	subs	r3, r0, #0
   1917a:	d1fb      	bne.n	19174 <system_gclk_gen_set_config+0xd8>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
   1917c:	4b0e      	ldr	r3, [pc, #56]	; (191b8 <system_gclk_gen_set_config+0x11c>)
   1917e:	693a      	ldr	r2, [r7, #16]
   19180:	609a      	str	r2, [r3, #8]

	while (system_gclk_is_syncing()) {
   19182:	46c0      	nop			; (mov r8, r8)
   19184:	4b09      	ldr	r3, [pc, #36]	; (191ac <system_gclk_gen_set_config+0x110>)
   19186:	4798      	blx	r3
   19188:	1e03      	subs	r3, r0, #0
   1918a:	d1fb      	bne.n	19184 <system_gclk_gen_set_config+0xe8>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
   1918c:	4b0a      	ldr	r3, [pc, #40]	; (191b8 <system_gclk_gen_set_config+0x11c>)
   1918e:	4a0a      	ldr	r2, [pc, #40]	; (191b8 <system_gclk_gen_set_config+0x11c>)
   19190:	6851      	ldr	r1, [r2, #4]
   19192:	2280      	movs	r2, #128	; 0x80
   19194:	0252      	lsls	r2, r2, #9
   19196:	4011      	ands	r1, r2
   19198:	697a      	ldr	r2, [r7, #20]
   1919a:	430a      	orrs	r2, r1
   1919c:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
   1919e:	4b07      	ldr	r3, [pc, #28]	; (191bc <system_gclk_gen_set_config+0x120>)
   191a0:	4798      	blx	r3
}
   191a2:	46c0      	nop			; (mov r8, r8)
   191a4:	46bd      	mov	sp, r7
   191a6:	b006      	add	sp, #24
   191a8:	bd80      	pop	{r7, pc}
   191aa:	46c0      	nop			; (mov r8, r8)
   191ac:	0001904d 	.word	0x0001904d
   191b0:	00019025 	.word	0x00019025
   191b4:	40000c08 	.word	0x40000c08
   191b8:	40000c00 	.word	0x40000c00
   191bc:	00019039 	.word	0x00019039

000191c0 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
   191c0:	b580      	push	{r7, lr}
   191c2:	b082      	sub	sp, #8
   191c4:	af00      	add	r7, sp, #0
   191c6:	0002      	movs	r2, r0
   191c8:	1dfb      	adds	r3, r7, #7
   191ca:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
   191cc:	46c0      	nop			; (mov r8, r8)
   191ce:	4b0e      	ldr	r3, [pc, #56]	; (19208 <system_gclk_gen_enable+0x48>)
   191d0:	4798      	blx	r3
   191d2:	1e03      	subs	r3, r0, #0
   191d4:	d1fb      	bne.n	191ce <system_gclk_gen_enable+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
   191d6:	4b0d      	ldr	r3, [pc, #52]	; (1920c <system_gclk_gen_enable+0x4c>)
   191d8:	4798      	blx	r3

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
   191da:	4a0d      	ldr	r2, [pc, #52]	; (19210 <system_gclk_gen_enable+0x50>)
   191dc:	1dfb      	adds	r3, r7, #7
   191de:	781b      	ldrb	r3, [r3, #0]
   191e0:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
   191e2:	46c0      	nop			; (mov r8, r8)
   191e4:	4b08      	ldr	r3, [pc, #32]	; (19208 <system_gclk_gen_enable+0x48>)
   191e6:	4798      	blx	r3
   191e8:	1e03      	subs	r3, r0, #0
   191ea:	d1fb      	bne.n	191e4 <system_gclk_gen_enable+0x24>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
   191ec:	4b09      	ldr	r3, [pc, #36]	; (19214 <system_gclk_gen_enable+0x54>)
   191ee:	4a09      	ldr	r2, [pc, #36]	; (19214 <system_gclk_gen_enable+0x54>)
   191f0:	6852      	ldr	r2, [r2, #4]
   191f2:	2180      	movs	r1, #128	; 0x80
   191f4:	0249      	lsls	r1, r1, #9
   191f6:	430a      	orrs	r2, r1
   191f8:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
   191fa:	4b07      	ldr	r3, [pc, #28]	; (19218 <system_gclk_gen_enable+0x58>)
   191fc:	4798      	blx	r3
}
   191fe:	46c0      	nop			; (mov r8, r8)
   19200:	46bd      	mov	sp, r7
   19202:	b002      	add	sp, #8
   19204:	bd80      	pop	{r7, pc}
   19206:	46c0      	nop			; (mov r8, r8)
   19208:	0001904d 	.word	0x0001904d
   1920c:	00019025 	.word	0x00019025
   19210:	40000c04 	.word	0x40000c04
   19214:	40000c00 	.word	0x40000c00
   19218:	00019039 	.word	0x00019039

0001921c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
   1921c:	b580      	push	{r7, lr}
   1921e:	b086      	sub	sp, #24
   19220:	af00      	add	r7, sp, #0
   19222:	0002      	movs	r2, r0
   19224:	1dfb      	adds	r3, r7, #7
   19226:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
   19228:	46c0      	nop			; (mov r8, r8)
   1922a:	4b2a      	ldr	r3, [pc, #168]	; (192d4 <system_gclk_gen_get_hz+0xb8>)
   1922c:	4798      	blx	r3
   1922e:	1e03      	subs	r3, r0, #0
   19230:	d1fb      	bne.n	1922a <system_gclk_gen_get_hz+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
   19232:	4b29      	ldr	r3, [pc, #164]	; (192d8 <system_gclk_gen_get_hz+0xbc>)
   19234:	4798      	blx	r3

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
   19236:	4a29      	ldr	r2, [pc, #164]	; (192dc <system_gclk_gen_get_hz+0xc0>)
   19238:	1dfb      	adds	r3, r7, #7
   1923a:	781b      	ldrb	r3, [r3, #0]
   1923c:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
   1923e:	46c0      	nop			; (mov r8, r8)
   19240:	4b24      	ldr	r3, [pc, #144]	; (192d4 <system_gclk_gen_get_hz+0xb8>)
   19242:	4798      	blx	r3
   19244:	1e03      	subs	r3, r0, #0
   19246:	d1fb      	bne.n	19240 <system_gclk_gen_get_hz+0x24>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
   19248:	4b25      	ldr	r3, [pc, #148]	; (192e0 <system_gclk_gen_get_hz+0xc4>)
   1924a:	685b      	ldr	r3, [r3, #4]
   1924c:	04db      	lsls	r3, r3, #19
   1924e:	0edb      	lsrs	r3, r3, #27
   19250:	b2db      	uxtb	r3, r3
	uint32_t gen_input_hz = system_clock_source_get_hz(
   19252:	0018      	movs	r0, r3
   19254:	4b23      	ldr	r3, [pc, #140]	; (192e4 <system_gclk_gen_get_hz+0xc8>)
   19256:	4798      	blx	r3
   19258:	0003      	movs	r3, r0
   1925a:	617b      	str	r3, [r7, #20]

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
   1925c:	4a1f      	ldr	r2, [pc, #124]	; (192dc <system_gclk_gen_get_hz+0xc0>)
   1925e:	1dfb      	adds	r3, r7, #7
   19260:	781b      	ldrb	r3, [r3, #0]
   19262:	7013      	strb	r3, [r2, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
   19264:	4b1e      	ldr	r3, [pc, #120]	; (192e0 <system_gclk_gen_get_hz+0xc4>)
   19266:	685b      	ldr	r3, [r3, #4]
   19268:	02db      	lsls	r3, r3, #11
   1926a:	0fdb      	lsrs	r3, r3, #31
   1926c:	b2da      	uxtb	r2, r3
   1926e:	2313      	movs	r3, #19
   19270:	18fb      	adds	r3, r7, r3
   19272:	701a      	strb	r2, [r3, #0]

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
   19274:	4a1c      	ldr	r2, [pc, #112]	; (192e8 <system_gclk_gen_get_hz+0xcc>)
   19276:	1dfb      	adds	r3, r7, #7
   19278:	781b      	ldrb	r3, [r3, #0]
   1927a:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
   1927c:	46c0      	nop			; (mov r8, r8)
   1927e:	4b15      	ldr	r3, [pc, #84]	; (192d4 <system_gclk_gen_get_hz+0xb8>)
   19280:	4798      	blx	r3
   19282:	1e03      	subs	r3, r0, #0
   19284:	d1fb      	bne.n	1927e <system_gclk_gen_get_hz+0x62>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
   19286:	4b16      	ldr	r3, [pc, #88]	; (192e0 <system_gclk_gen_get_hz+0xc4>)
   19288:	689b      	ldr	r3, [r3, #8]
   1928a:	021b      	lsls	r3, r3, #8
   1928c:	0c1b      	lsrs	r3, r3, #16
   1928e:	b29b      	uxth	r3, r3
   19290:	60fb      	str	r3, [r7, #12]

	system_interrupt_leave_critical_section();
   19292:	4b16      	ldr	r3, [pc, #88]	; (192ec <system_gclk_gen_get_hz+0xd0>)
   19294:	4798      	blx	r3

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
   19296:	2313      	movs	r3, #19
   19298:	18fb      	adds	r3, r7, r3
   1929a:	781b      	ldrb	r3, [r3, #0]
   1929c:	2b00      	cmp	r3, #0
   1929e:	d109      	bne.n	192b4 <system_gclk_gen_get_hz+0x98>
   192a0:	68fb      	ldr	r3, [r7, #12]
   192a2:	2b01      	cmp	r3, #1
   192a4:	d906      	bls.n	192b4 <system_gclk_gen_get_hz+0x98>
		gen_input_hz /= divider;
   192a6:	4b12      	ldr	r3, [pc, #72]	; (192f0 <system_gclk_gen_get_hz+0xd4>)
   192a8:	68f9      	ldr	r1, [r7, #12]
   192aa:	6978      	ldr	r0, [r7, #20]
   192ac:	4798      	blx	r3
   192ae:	0003      	movs	r3, r0
   192b0:	617b      	str	r3, [r7, #20]
   192b2:	e00a      	b.n	192ca <system_gclk_gen_get_hz+0xae>
	} else if (divsel) {
   192b4:	2313      	movs	r3, #19
   192b6:	18fb      	adds	r3, r7, r3
   192b8:	781b      	ldrb	r3, [r3, #0]
   192ba:	2b00      	cmp	r3, #0
   192bc:	d005      	beq.n	192ca <system_gclk_gen_get_hz+0xae>
		gen_input_hz >>= (divider+1);
   192be:	68fb      	ldr	r3, [r7, #12]
   192c0:	3301      	adds	r3, #1
   192c2:	697a      	ldr	r2, [r7, #20]
   192c4:	40da      	lsrs	r2, r3
   192c6:	0013      	movs	r3, r2
   192c8:	617b      	str	r3, [r7, #20]
	}

	return gen_input_hz;
   192ca:	697b      	ldr	r3, [r7, #20]
}
   192cc:	0018      	movs	r0, r3
   192ce:	46bd      	mov	sp, r7
   192d0:	b006      	add	sp, #24
   192d2:	bd80      	pop	{r7, pc}
   192d4:	0001904d 	.word	0x0001904d
   192d8:	00019025 	.word	0x00019025
   192dc:	40000c04 	.word	0x40000c04
   192e0:	40000c00 	.word	0x40000c00
   192e4:	000189b9 	.word	0x000189b9
   192e8:	40000c08 	.word	0x40000c08
   192ec:	00019039 	.word	0x00019039
   192f0:	00019acd 	.word	0x00019acd

000192f4 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
   192f4:	b580      	push	{r7, lr}
   192f6:	b084      	sub	sp, #16
   192f8:	af00      	add	r7, sp, #0
   192fa:	0002      	movs	r2, r0
   192fc:	6039      	str	r1, [r7, #0]
   192fe:	1dfb      	adds	r3, r7, #7
   19300:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);
   19302:	1dfb      	adds	r3, r7, #7
   19304:	781b      	ldrb	r3, [r3, #0]
   19306:	60fb      	str	r3, [r7, #12]

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
   19308:	683b      	ldr	r3, [r7, #0]
   1930a:	781b      	ldrb	r3, [r3, #0]
   1930c:	021b      	lsls	r3, r3, #8
   1930e:	001a      	movs	r2, r3
   19310:	68fb      	ldr	r3, [r7, #12]
   19312:	4313      	orrs	r3, r2
   19314:	60fb      	str	r3, [r7, #12]

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
   19316:	1dfb      	adds	r3, r7, #7
   19318:	781b      	ldrb	r3, [r3, #0]
   1931a:	0018      	movs	r0, r3
   1931c:	4b04      	ldr	r3, [pc, #16]	; (19330 <system_gclk_chan_set_config+0x3c>)
   1931e:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
   19320:	4b04      	ldr	r3, [pc, #16]	; (19334 <system_gclk_chan_set_config+0x40>)
   19322:	68fa      	ldr	r2, [r7, #12]
   19324:	b292      	uxth	r2, r2
   19326:	805a      	strh	r2, [r3, #2]
}
   19328:	46c0      	nop			; (mov r8, r8)
   1932a:	46bd      	mov	sp, r7
   1932c:	b004      	add	sp, #16
   1932e:	bd80      	pop	{r7, pc}
   19330:	00019381 	.word	0x00019381
   19334:	40000c00 	.word	0x40000c00

00019338 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
   19338:	b580      	push	{r7, lr}
   1933a:	b082      	sub	sp, #8
   1933c:	af00      	add	r7, sp, #0
   1933e:	0002      	movs	r2, r0
   19340:	1dfb      	adds	r3, r7, #7
   19342:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
   19344:	4b0a      	ldr	r3, [pc, #40]	; (19370 <system_gclk_chan_enable+0x38>)
   19346:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
   19348:	4a0a      	ldr	r2, [pc, #40]	; (19374 <system_gclk_chan_enable+0x3c>)
   1934a:	1dfb      	adds	r3, r7, #7
   1934c:	781b      	ldrb	r3, [r3, #0]
   1934e:	7013      	strb	r3, [r2, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
   19350:	4909      	ldr	r1, [pc, #36]	; (19378 <system_gclk_chan_enable+0x40>)
   19352:	4b09      	ldr	r3, [pc, #36]	; (19378 <system_gclk_chan_enable+0x40>)
   19354:	885b      	ldrh	r3, [r3, #2]
   19356:	b29b      	uxth	r3, r3
   19358:	2280      	movs	r2, #128	; 0x80
   1935a:	01d2      	lsls	r2, r2, #7
   1935c:	4313      	orrs	r3, r2
   1935e:	b29b      	uxth	r3, r3
   19360:	804b      	strh	r3, [r1, #2]

	system_interrupt_leave_critical_section();
   19362:	4b06      	ldr	r3, [pc, #24]	; (1937c <system_gclk_chan_enable+0x44>)
   19364:	4798      	blx	r3
}
   19366:	46c0      	nop			; (mov r8, r8)
   19368:	46bd      	mov	sp, r7
   1936a:	b002      	add	sp, #8
   1936c:	bd80      	pop	{r7, pc}
   1936e:	46c0      	nop			; (mov r8, r8)
   19370:	00019025 	.word	0x00019025
   19374:	40000c02 	.word	0x40000c02
   19378:	40000c00 	.word	0x40000c00
   1937c:	00019039 	.word	0x00019039

00019380 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
   19380:	b580      	push	{r7, lr}
   19382:	b084      	sub	sp, #16
   19384:	af00      	add	r7, sp, #0
   19386:	0002      	movs	r2, r0
   19388:	1dfb      	adds	r3, r7, #7
   1938a:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
   1938c:	4b1c      	ldr	r3, [pc, #112]	; (19400 <system_gclk_chan_disable+0x80>)
   1938e:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
   19390:	4a1c      	ldr	r2, [pc, #112]	; (19404 <system_gclk_chan_disable+0x84>)
   19392:	1dfb      	adds	r3, r7, #7
   19394:	781b      	ldrb	r3, [r3, #0]
   19396:	7013      	strb	r3, [r2, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
   19398:	4b1b      	ldr	r3, [pc, #108]	; (19408 <system_gclk_chan_disable+0x88>)
   1939a:	885b      	ldrh	r3, [r3, #2]
   1939c:	051b      	lsls	r3, r3, #20
   1939e:	0f1b      	lsrs	r3, r3, #28
   193a0:	b2db      	uxtb	r3, r3
   193a2:	60fb      	str	r3, [r7, #12]
	GCLK->CLKCTRL.bit.GEN = 0;
   193a4:	4a18      	ldr	r2, [pc, #96]	; (19408 <system_gclk_chan_disable+0x88>)
   193a6:	8853      	ldrh	r3, [r2, #2]
   193a8:	4918      	ldr	r1, [pc, #96]	; (1940c <system_gclk_chan_disable+0x8c>)
   193aa:	400b      	ands	r3, r1
   193ac:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
   193ae:	4a16      	ldr	r2, [pc, #88]	; (19408 <system_gclk_chan_disable+0x88>)
   193b0:	4b15      	ldr	r3, [pc, #84]	; (19408 <system_gclk_chan_disable+0x88>)
   193b2:	885b      	ldrh	r3, [r3, #2]
   193b4:	b29b      	uxth	r3, r3
   193b6:	4916      	ldr	r1, [pc, #88]	; (19410 <system_gclk_chan_disable+0x90>)
   193b8:	400b      	ands	r3, r1
   193ba:	b29b      	uxth	r3, r3
   193bc:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
   193be:	46c0      	nop			; (mov r8, r8)
   193c0:	4b11      	ldr	r3, [pc, #68]	; (19408 <system_gclk_chan_disable+0x88>)
   193c2:	885b      	ldrh	r3, [r3, #2]
   193c4:	b29b      	uxth	r3, r3
   193c6:	001a      	movs	r2, r3
   193c8:	2380      	movs	r3, #128	; 0x80
   193ca:	01db      	lsls	r3, r3, #7
   193cc:	4013      	ands	r3, r2
   193ce:	d1f7      	bne.n	193c0 <system_gclk_chan_disable+0x40>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
   193d0:	4a0d      	ldr	r2, [pc, #52]	; (19408 <system_gclk_chan_disable+0x88>)
   193d2:	68fb      	ldr	r3, [r7, #12]
   193d4:	b2db      	uxtb	r3, r3
   193d6:	1c19      	adds	r1, r3, #0
   193d8:	230f      	movs	r3, #15
   193da:	400b      	ands	r3, r1
   193dc:	b2d9      	uxtb	r1, r3
   193de:	8853      	ldrh	r3, [r2, #2]
   193e0:	1c08      	adds	r0, r1, #0
   193e2:	210f      	movs	r1, #15
   193e4:	4001      	ands	r1, r0
   193e6:	0208      	lsls	r0, r1, #8
   193e8:	4908      	ldr	r1, [pc, #32]	; (1940c <system_gclk_chan_disable+0x8c>)
   193ea:	400b      	ands	r3, r1
   193ec:	1c19      	adds	r1, r3, #0
   193ee:	1c03      	adds	r3, r0, #0
   193f0:	430b      	orrs	r3, r1
   193f2:	8053      	strh	r3, [r2, #2]

	system_interrupt_leave_critical_section();
   193f4:	4b07      	ldr	r3, [pc, #28]	; (19414 <system_gclk_chan_disable+0x94>)
   193f6:	4798      	blx	r3
}
   193f8:	46c0      	nop			; (mov r8, r8)
   193fa:	46bd      	mov	sp, r7
   193fc:	b004      	add	sp, #16
   193fe:	bd80      	pop	{r7, pc}
   19400:	00019025 	.word	0x00019025
   19404:	40000c02 	.word	0x40000c02
   19408:	40000c00 	.word	0x40000c00
   1940c:	fffff0ff 	.word	0xfffff0ff
   19410:	ffffbfff 	.word	0xffffbfff
   19414:	00019039 	.word	0x00019039

00019418 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
   19418:	b580      	push	{r7, lr}
   1941a:	b084      	sub	sp, #16
   1941c:	af00      	add	r7, sp, #0
   1941e:	0002      	movs	r2, r0
   19420:	1dfb      	adds	r3, r7, #7
   19422:	701a      	strb	r2, [r3, #0]
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
   19424:	4b0d      	ldr	r3, [pc, #52]	; (1945c <system_gclk_chan_get_hz+0x44>)
   19426:	4798      	blx	r3

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
   19428:	4a0d      	ldr	r2, [pc, #52]	; (19460 <system_gclk_chan_get_hz+0x48>)
   1942a:	1dfb      	adds	r3, r7, #7
   1942c:	781b      	ldrb	r3, [r3, #0]
   1942e:	7013      	strb	r3, [r2, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
   19430:	4b0c      	ldr	r3, [pc, #48]	; (19464 <system_gclk_chan_get_hz+0x4c>)
   19432:	885b      	ldrh	r3, [r3, #2]
   19434:	051b      	lsls	r3, r3, #20
   19436:	0f1b      	lsrs	r3, r3, #28
   19438:	b2da      	uxtb	r2, r3
   1943a:	230f      	movs	r3, #15
   1943c:	18fb      	adds	r3, r7, r3
   1943e:	701a      	strb	r2, [r3, #0]

	system_interrupt_leave_critical_section();
   19440:	4b09      	ldr	r3, [pc, #36]	; (19468 <system_gclk_chan_get_hz+0x50>)
   19442:	4798      	blx	r3

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
   19444:	230f      	movs	r3, #15
   19446:	18fb      	adds	r3, r7, r3
   19448:	781b      	ldrb	r3, [r3, #0]
   1944a:	0018      	movs	r0, r3
   1944c:	4b07      	ldr	r3, [pc, #28]	; (1946c <system_gclk_chan_get_hz+0x54>)
   1944e:	4798      	blx	r3
   19450:	0003      	movs	r3, r0
}
   19452:	0018      	movs	r0, r3
   19454:	46bd      	mov	sp, r7
   19456:	b004      	add	sp, #16
   19458:	bd80      	pop	{r7, pc}
   1945a:	46c0      	nop			; (mov r8, r8)
   1945c:	00019025 	.word	0x00019025
   19460:	40000c02 	.word	0x40000c02
   19464:	40000c00 	.word	0x40000c00
   19468:	00019039 	.word	0x00019039
   1946c:	0001921d 	.word	0x0001921d

00019470 <system_interrupt_clear_pending>:
 * \retval STATUS_OK           If no error was detected
 * \retval STATUS_INVALID_ARG  If an unsupported interrupt vector number was given
 */
enum status_code system_interrupt_clear_pending(
		const enum system_interrupt_vector vector)
{
   19470:	b580      	push	{r7, lr}
   19472:	b084      	sub	sp, #16
   19474:	af00      	add	r7, sp, #0
   19476:	0002      	movs	r2, r0
   19478:	1dfb      	adds	r3, r7, #7
   1947a:	701a      	strb	r2, [r3, #0]
	enum status_code status = STATUS_OK;
   1947c:	230f      	movs	r3, #15
   1947e:	18fb      	adds	r3, r7, r3
   19480:	2200      	movs	r2, #0
   19482:	701a      	strb	r2, [r3, #0]

	if (vector >= _SYSTEM_INTERRUPT_EXTERNAL_VECTOR_START) {
   19484:	1dfb      	adds	r3, r7, #7
   19486:	781b      	ldrb	r3, [r3, #0]
   19488:	2b7f      	cmp	r3, #127	; 0x7f
   1948a:	d80b      	bhi.n	194a4 <system_interrupt_clear_pending+0x34>
		NVIC->ICPR[0] = (1 << vector);
   1948c:	4a13      	ldr	r2, [pc, #76]	; (194dc <system_interrupt_clear_pending+0x6c>)
   1948e:	1dfb      	adds	r3, r7, #7
   19490:	781b      	ldrb	r3, [r3, #0]
   19492:	b25b      	sxtb	r3, r3
   19494:	2101      	movs	r1, #1
   19496:	4099      	lsls	r1, r3
   19498:	000b      	movs	r3, r1
   1949a:	0019      	movs	r1, r3
   1949c:	23c0      	movs	r3, #192	; 0xc0
   1949e:	005b      	lsls	r3, r3, #1
   194a0:	50d1      	str	r1, [r2, r3]
   194a2:	e014      	b.n	194ce <system_interrupt_clear_pending+0x5e>
	} else if (vector == SYSTEM_INTERRUPT_NON_MASKABLE) {
   194a4:	1dfb      	adds	r3, r7, #7
   194a6:	781b      	ldrb	r3, [r3, #0]
   194a8:	b25b      	sxtb	r3, r3
   194aa:	330e      	adds	r3, #14
   194ac:	d101      	bne.n	194b2 <system_interrupt_clear_pending+0x42>
		/* Note: Clearing of NMI pending interrupts does not make sense and is
		 * not supported by the device, as it has the highest priority and will
		 * always be executed at the moment it is set */
		return STATUS_ERR_INVALID_ARG;
   194ae:	2317      	movs	r3, #23
   194b0:	e010      	b.n	194d4 <system_interrupt_clear_pending+0x64>
	} else if (vector == SYSTEM_INTERRUPT_SYSTICK) {
   194b2:	1dfb      	adds	r3, r7, #7
   194b4:	781b      	ldrb	r3, [r3, #0]
   194b6:	b25b      	sxtb	r3, r3
   194b8:	3301      	adds	r3, #1
   194ba:	d104      	bne.n	194c6 <system_interrupt_clear_pending+0x56>
		SCB->ICSR = SCB_ICSR_PENDSTCLR_Msk;
   194bc:	4b08      	ldr	r3, [pc, #32]	; (194e0 <system_interrupt_clear_pending+0x70>)
   194be:	2280      	movs	r2, #128	; 0x80
   194c0:	0492      	lsls	r2, r2, #18
   194c2:	605a      	str	r2, [r3, #4]
   194c4:	e003      	b.n	194ce <system_interrupt_clear_pending+0x5e>
	} else {
		Assert(false);
		status = STATUS_ERR_INVALID_ARG;
   194c6:	230f      	movs	r3, #15
   194c8:	18fb      	adds	r3, r7, r3
   194ca:	2217      	movs	r2, #23
   194cc:	701a      	strb	r2, [r3, #0]
	}

	return status;
   194ce:	230f      	movs	r3, #15
   194d0:	18fb      	adds	r3, r7, r3
   194d2:	781b      	ldrb	r3, [r3, #0]
}
   194d4:	0018      	movs	r0, r3
   194d6:	46bd      	mov	sp, r7
   194d8:	b004      	add	sp, #16
   194da:	bd80      	pop	{r7, pc}
   194dc:	e000e100 	.word	0xe000e100
   194e0:	e000ed00 	.word	0xe000ed00

000194e4 <system_pinmux_get_group_from_gpio_pin>:
{
   194e4:	b580      	push	{r7, lr}
   194e6:	b084      	sub	sp, #16
   194e8:	af00      	add	r7, sp, #0
   194ea:	0002      	movs	r2, r0
   194ec:	1dfb      	adds	r3, r7, #7
   194ee:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
   194f0:	230f      	movs	r3, #15
   194f2:	18fb      	adds	r3, r7, r3
   194f4:	1dfa      	adds	r2, r7, #7
   194f6:	7812      	ldrb	r2, [r2, #0]
   194f8:	09d2      	lsrs	r2, r2, #7
   194fa:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
   194fc:	230e      	movs	r3, #14
   194fe:	18fb      	adds	r3, r7, r3
   19500:	1dfa      	adds	r2, r7, #7
   19502:	7812      	ldrb	r2, [r2, #0]
   19504:	0952      	lsrs	r2, r2, #5
   19506:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
   19508:	4b0d      	ldr	r3, [pc, #52]	; (19540 <system_pinmux_get_group_from_gpio_pin+0x5c>)
   1950a:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
   1950c:	230f      	movs	r3, #15
   1950e:	18fb      	adds	r3, r7, r3
   19510:	781b      	ldrb	r3, [r3, #0]
   19512:	2b00      	cmp	r3, #0
   19514:	d10f      	bne.n	19536 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
   19516:	230f      	movs	r3, #15
   19518:	18fb      	adds	r3, r7, r3
   1951a:	781b      	ldrb	r3, [r3, #0]
   1951c:	009b      	lsls	r3, r3, #2
   1951e:	2210      	movs	r2, #16
   19520:	4694      	mov	ip, r2
   19522:	44bc      	add	ip, r7
   19524:	4463      	add	r3, ip
   19526:	3b08      	subs	r3, #8
   19528:	681a      	ldr	r2, [r3, #0]
   1952a:	230e      	movs	r3, #14
   1952c:	18fb      	adds	r3, r7, r3
   1952e:	781b      	ldrb	r3, [r3, #0]
   19530:	01db      	lsls	r3, r3, #7
   19532:	18d3      	adds	r3, r2, r3
   19534:	e000      	b.n	19538 <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
   19536:	2300      	movs	r3, #0
}
   19538:	0018      	movs	r0, r3
   1953a:	46bd      	mov	sp, r7
   1953c:	b004      	add	sp, #16
   1953e:	bd80      	pop	{r7, pc}
   19540:	41004400 	.word	0x41004400

00019544 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
   19544:	b580      	push	{r7, lr}
   19546:	b088      	sub	sp, #32
   19548:	af00      	add	r7, sp, #0
   1954a:	60f8      	str	r0, [r7, #12]
   1954c:	60b9      	str	r1, [r7, #8]
   1954e:	607a      	str	r2, [r7, #4]
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
   19550:	2300      	movs	r3, #0
   19552:	61fb      	str	r3, [r7, #28]

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
   19554:	687b      	ldr	r3, [r7, #4]
   19556:	78db      	ldrb	r3, [r3, #3]
   19558:	2201      	movs	r2, #1
   1955a:	4053      	eors	r3, r2
   1955c:	b2db      	uxtb	r3, r3
   1955e:	2b00      	cmp	r3, #0
   19560:	d035      	beq.n	195ce <_system_pinmux_config+0x8a>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
   19562:	687b      	ldr	r3, [r7, #4]
   19564:	781b      	ldrb	r3, [r3, #0]
   19566:	2b80      	cmp	r3, #128	; 0x80
   19568:	d00b      	beq.n	19582 <_system_pinmux_config+0x3e>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
   1956a:	69fb      	ldr	r3, [r7, #28]
   1956c:	2280      	movs	r2, #128	; 0x80
   1956e:	0252      	lsls	r2, r2, #9
   19570:	4313      	orrs	r3, r2
   19572:	61fb      	str	r3, [r7, #28]
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
   19574:	687b      	ldr	r3, [r7, #4]
   19576:	781b      	ldrb	r3, [r3, #0]
   19578:	061b      	lsls	r3, r3, #24
   1957a:	001a      	movs	r2, r3
   1957c:	69fb      	ldr	r3, [r7, #28]
   1957e:	4313      	orrs	r3, r2
   19580:	61fb      	str	r3, [r7, #28]
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
   19582:	687b      	ldr	r3, [r7, #4]
   19584:	785b      	ldrb	r3, [r3, #1]
   19586:	2b00      	cmp	r3, #0
   19588:	d003      	beq.n	19592 <_system_pinmux_config+0x4e>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
   1958a:	687b      	ldr	r3, [r7, #4]
   1958c:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
   1958e:	2b02      	cmp	r3, #2
   19590:	d110      	bne.n	195b4 <_system_pinmux_config+0x70>
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
   19592:	69fb      	ldr	r3, [r7, #28]
   19594:	2280      	movs	r2, #128	; 0x80
   19596:	0292      	lsls	r2, r2, #10
   19598:	4313      	orrs	r3, r2
   1959a:	61fb      	str	r3, [r7, #28]

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
   1959c:	687b      	ldr	r3, [r7, #4]
   1959e:	789b      	ldrb	r3, [r3, #2]
   195a0:	2b00      	cmp	r3, #0
   195a2:	d004      	beq.n	195ae <_system_pinmux_config+0x6a>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
   195a4:	69fb      	ldr	r3, [r7, #28]
   195a6:	2280      	movs	r2, #128	; 0x80
   195a8:	02d2      	lsls	r2, r2, #11
   195aa:	4313      	orrs	r3, r2
   195ac:	61fb      	str	r3, [r7, #28]
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
   195ae:	68fb      	ldr	r3, [r7, #12]
   195b0:	68ba      	ldr	r2, [r7, #8]
   195b2:	605a      	str	r2, [r3, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
   195b4:	687b      	ldr	r3, [r7, #4]
   195b6:	785b      	ldrb	r3, [r3, #1]
   195b8:	2b01      	cmp	r3, #1
   195ba:	d003      	beq.n	195c4 <_system_pinmux_config+0x80>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
   195bc:	687b      	ldr	r3, [r7, #4]
   195be:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
   195c0:	2b02      	cmp	r3, #2
   195c2:	d107      	bne.n	195d4 <_system_pinmux_config+0x90>
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
   195c4:	69fb      	ldr	r3, [r7, #28]
   195c6:	4a22      	ldr	r2, [pc, #136]	; (19650 <_system_pinmux_config+0x10c>)
   195c8:	4013      	ands	r3, r2
   195ca:	61fb      	str	r3, [r7, #28]
   195cc:	e002      	b.n	195d4 <_system_pinmux_config+0x90>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
   195ce:	68fb      	ldr	r3, [r7, #12]
   195d0:	68ba      	ldr	r2, [r7, #8]
   195d2:	605a      	str	r2, [r3, #4]
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
   195d4:	68bb      	ldr	r3, [r7, #8]
   195d6:	041b      	lsls	r3, r3, #16
   195d8:	0c1b      	lsrs	r3, r3, #16
   195da:	61bb      	str	r3, [r7, #24]
	uint32_t upper_pin_mask = (pin_mask >> 16);
   195dc:	68bb      	ldr	r3, [r7, #8]
   195de:	0c1b      	lsrs	r3, r3, #16
   195e0:	617b      	str	r3, [r7, #20]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
   195e2:	69ba      	ldr	r2, [r7, #24]
   195e4:	69fb      	ldr	r3, [r7, #28]
   195e6:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
   195e8:	22a0      	movs	r2, #160	; 0xa0
   195ea:	05d2      	lsls	r2, r2, #23
   195ec:	431a      	orrs	r2, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
   195ee:	68fb      	ldr	r3, [r7, #12]
   195f0:	629a      	str	r2, [r3, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
   195f2:	697a      	ldr	r2, [r7, #20]
   195f4:	69fb      	ldr	r3, [r7, #28]
   195f6:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
   195f8:	22d0      	movs	r2, #208	; 0xd0
   195fa:	0612      	lsls	r2, r2, #24
   195fc:	431a      	orrs	r2, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
   195fe:	68fb      	ldr	r3, [r7, #12]
   19600:	629a      	str	r2, [r3, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
   19602:	687b      	ldr	r3, [r7, #4]
   19604:	78db      	ldrb	r3, [r3, #3]
   19606:	2201      	movs	r2, #1
   19608:	4053      	eors	r3, r2
   1960a:	b2db      	uxtb	r3, r3
   1960c:	2b00      	cmp	r3, #0
   1960e:	d01a      	beq.n	19646 <_system_pinmux_config+0x102>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
   19610:	69fa      	ldr	r2, [r7, #28]
   19612:	2380      	movs	r3, #128	; 0x80
   19614:	02db      	lsls	r3, r3, #11
   19616:	4013      	ands	r3, r2
   19618:	d00a      	beq.n	19630 <_system_pinmux_config+0xec>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
   1961a:	687b      	ldr	r3, [r7, #4]
   1961c:	789b      	ldrb	r3, [r3, #2]
   1961e:	2b01      	cmp	r3, #1
   19620:	d103      	bne.n	1962a <_system_pinmux_config+0xe6>
				port->OUTSET.reg = pin_mask;
   19622:	68fb      	ldr	r3, [r7, #12]
   19624:	68ba      	ldr	r2, [r7, #8]
   19626:	619a      	str	r2, [r3, #24]
   19628:	e002      	b.n	19630 <_system_pinmux_config+0xec>
			} else {
				port->OUTCLR.reg = pin_mask;
   1962a:	68fb      	ldr	r3, [r7, #12]
   1962c:	68ba      	ldr	r2, [r7, #8]
   1962e:	615a      	str	r2, [r3, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
   19630:	687b      	ldr	r3, [r7, #4]
   19632:	785b      	ldrb	r3, [r3, #1]
   19634:	2b01      	cmp	r3, #1
   19636:	d003      	beq.n	19640 <_system_pinmux_config+0xfc>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
   19638:	687b      	ldr	r3, [r7, #4]
   1963a:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
   1963c:	2b02      	cmp	r3, #2
   1963e:	d102      	bne.n	19646 <_system_pinmux_config+0x102>
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
   19640:	68fb      	ldr	r3, [r7, #12]
   19642:	68ba      	ldr	r2, [r7, #8]
   19644:	609a      	str	r2, [r3, #8]
		}
	}
}
   19646:	46c0      	nop			; (mov r8, r8)
   19648:	46bd      	mov	sp, r7
   1964a:	b008      	add	sp, #32
   1964c:	bd80      	pop	{r7, pc}
   1964e:	46c0      	nop			; (mov r8, r8)
   19650:	fffbffff 	.word	0xfffbffff

00019654 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
   19654:	b580      	push	{r7, lr}
   19656:	b084      	sub	sp, #16
   19658:	af00      	add	r7, sp, #0
   1965a:	0002      	movs	r2, r0
   1965c:	6039      	str	r1, [r7, #0]
   1965e:	1dfb      	adds	r3, r7, #7
   19660:	701a      	strb	r2, [r3, #0]
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
   19662:	1dfb      	adds	r3, r7, #7
   19664:	781b      	ldrb	r3, [r3, #0]
   19666:	0018      	movs	r0, r3
   19668:	4b0a      	ldr	r3, [pc, #40]	; (19694 <system_pinmux_pin_set_config+0x40>)
   1966a:	4798      	blx	r3
   1966c:	0003      	movs	r3, r0
   1966e:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
   19670:	1dfb      	adds	r3, r7, #7
   19672:	781b      	ldrb	r3, [r3, #0]
   19674:	221f      	movs	r2, #31
   19676:	4013      	ands	r3, r2
   19678:	2201      	movs	r2, #1
   1967a:	409a      	lsls	r2, r3
   1967c:	0013      	movs	r3, r2
   1967e:	60bb      	str	r3, [r7, #8]

	_system_pinmux_config(port, pin_mask, config);
   19680:	683a      	ldr	r2, [r7, #0]
   19682:	68b9      	ldr	r1, [r7, #8]
   19684:	68fb      	ldr	r3, [r7, #12]
   19686:	0018      	movs	r0, r3
   19688:	4b03      	ldr	r3, [pc, #12]	; (19698 <system_pinmux_pin_set_config+0x44>)
   1968a:	4798      	blx	r3
}
   1968c:	46c0      	nop			; (mov r8, r8)
   1968e:	46bd      	mov	sp, r7
   19690:	b004      	add	sp, #16
   19692:	bd80      	pop	{r7, pc}
   19694:	000194e5 	.word	0x000194e5
   19698:	00019545 	.word	0x00019545

0001969c <_system_dummy_init>:
 * Dummy initialization function, used as a weak alias target for the various
 * init functions called by \ref system_init().
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
   1969c:	b580      	push	{r7, lr}
   1969e:	af00      	add	r7, sp, #0
	return;
   196a0:	46c0      	nop			; (mov r8, r8)
}
   196a2:	46bd      	mov	sp, r7
   196a4:	bd80      	pop	{r7, pc}
	...

000196a8 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
   196a8:	b580      	push	{r7, lr}
   196aa:	af00      	add	r7, sp, #0
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
   196ac:	4b06      	ldr	r3, [pc, #24]	; (196c8 <system_init+0x20>)
   196ae:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
   196b0:	4b06      	ldr	r3, [pc, #24]	; (196cc <system_init+0x24>)
   196b2:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
   196b4:	4b06      	ldr	r3, [pc, #24]	; (196d0 <system_init+0x28>)
   196b6:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
   196b8:	4b06      	ldr	r3, [pc, #24]	; (196d4 <system_init+0x2c>)
   196ba:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
   196bc:	4b06      	ldr	r3, [pc, #24]	; (196d8 <system_init+0x30>)
   196be:	4798      	blx	r3
}
   196c0:	46c0      	nop			; (mov r8, r8)
   196c2:	46bd      	mov	sp, r7
   196c4:	bd80      	pop	{r7, pc}
   196c6:	46c0      	nop			; (mov r8, r8)
   196c8:	00018d65 	.word	0x00018d65
   196cc:	00016fd9 	.word	0x00016fd9
   196d0:	0001969d 	.word	0x0001969d
   196d4:	00017249 	.word	0x00017249
   196d8:	0001969d 	.word	0x0001969d

000196dc <TCC0_Handler>:
		void TCC##n##_Handler(void) \
		{ \
			_tcc_interrupt_handler(n); \
		}

MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
   196dc:	b580      	push	{r7, lr}
   196de:	af00      	add	r7, sp, #0
   196e0:	2000      	movs	r0, #0
   196e2:	4b02      	ldr	r3, [pc, #8]	; (196ec <TCC0_Handler+0x10>)
   196e4:	4798      	blx	r3
   196e6:	46c0      	nop			; (mov r8, r8)
   196e8:	46bd      	mov	sp, r7
   196ea:	bd80      	pop	{r7, pc}
   196ec:	00019719 	.word	0x00019719

000196f0 <TCC1_Handler>:
   196f0:	b580      	push	{r7, lr}
   196f2:	af00      	add	r7, sp, #0
   196f4:	2001      	movs	r0, #1
   196f6:	4b02      	ldr	r3, [pc, #8]	; (19700 <TCC1_Handler+0x10>)
   196f8:	4798      	blx	r3
   196fa:	46c0      	nop			; (mov r8, r8)
   196fc:	46bd      	mov	sp, r7
   196fe:	bd80      	pop	{r7, pc}
   19700:	00019719 	.word	0x00019719

00019704 <TCC2_Handler>:
   19704:	b580      	push	{r7, lr}
   19706:	af00      	add	r7, sp, #0
   19708:	2002      	movs	r0, #2
   1970a:	4b02      	ldr	r3, [pc, #8]	; (19714 <TCC2_Handler+0x10>)
   1970c:	4798      	blx	r3
   1970e:	46c0      	nop			; (mov r8, r8)
   19710:	46bd      	mov	sp, r7
   19712:	bd80      	pop	{r7, pc}
   19714:	00019719 	.word	0x00019719

00019718 <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
   19718:	b580      	push	{r7, lr}
   1971a:	b086      	sub	sp, #24
   1971c:	af00      	add	r7, sp, #0
   1971e:	0002      	movs	r2, r0
   19720:	1dfb      	adds	r3, r7, #7
   19722:	701a      	strb	r2, [r3, #0]
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
			(struct tcc_module *)_tcc_instances[module_index];
   19724:	1dfb      	adds	r3, r7, #7
   19726:	781a      	ldrb	r2, [r3, #0]
	struct tcc_module *module =
   19728:	4b18      	ldr	r3, [pc, #96]	; (1978c <_tcc_interrupt_handler+0x74>)
   1972a:	0092      	lsls	r2, r2, #2
   1972c:	58d3      	ldr	r3, [r2, r3]
   1972e:	613b      	str	r3, [r7, #16]

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
   19730:	693b      	ldr	r3, [r7, #16]
   19732:	681b      	ldr	r3, [r3, #0]
   19734:	6ada      	ldr	r2, [r3, #44]	; 0x2c
			module->register_callback_mask &
   19736:	693b      	ldr	r3, [r7, #16]
   19738:	6b5b      	ldr	r3, [r3, #52]	; 0x34
	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
   1973a:	401a      	ands	r2, r3
			module->enable_callback_mask);
   1973c:	693b      	ldr	r3, [r7, #16]
   1973e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
   19740:	4013      	ands	r3, r2
   19742:	60fb      	str	r3, [r7, #12]

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
   19744:	2300      	movs	r3, #0
   19746:	617b      	str	r3, [r7, #20]
   19748:	e019      	b.n	1977e <_tcc_interrupt_handler+0x66>
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
   1974a:	4b11      	ldr	r3, [pc, #68]	; (19790 <_tcc_interrupt_handler+0x78>)
   1974c:	697a      	ldr	r2, [r7, #20]
   1974e:	0092      	lsls	r2, r2, #2
   19750:	58d3      	ldr	r3, [r2, r3]
   19752:	68fa      	ldr	r2, [r7, #12]
   19754:	4013      	ands	r3, r2
   19756:	d00f      	beq.n	19778 <_tcc_interrupt_handler+0x60>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
   19758:	693a      	ldr	r2, [r7, #16]
   1975a:	697b      	ldr	r3, [r7, #20]
   1975c:	009b      	lsls	r3, r3, #2
   1975e:	18d3      	adds	r3, r2, r3
   19760:	3304      	adds	r3, #4
   19762:	681b      	ldr	r3, [r3, #0]
   19764:	693a      	ldr	r2, [r7, #16]
   19766:	0010      	movs	r0, r2
   19768:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
   1976a:	693b      	ldr	r3, [r7, #16]
   1976c:	681b      	ldr	r3, [r3, #0]
   1976e:	4a08      	ldr	r2, [pc, #32]	; (19790 <_tcc_interrupt_handler+0x78>)
   19770:	6979      	ldr	r1, [r7, #20]
   19772:	0089      	lsls	r1, r1, #2
   19774:	588a      	ldr	r2, [r1, r2]
   19776:	62da      	str	r2, [r3, #44]	; 0x2c
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
   19778:	697b      	ldr	r3, [r7, #20]
   1977a:	3301      	adds	r3, #1
   1977c:	617b      	str	r3, [r7, #20]
   1977e:	697b      	ldr	r3, [r7, #20]
   19780:	2b0b      	cmp	r3, #11
   19782:	dde2      	ble.n	1974a <_tcc_interrupt_handler+0x32>
		}
	}
}
   19784:	46c0      	nop			; (mov r8, r8)
   19786:	46bd      	mov	sp, r7
   19788:	b006      	add	sp, #24
   1978a:	bd80      	pop	{r7, pc}
   1978c:	20002f9c 	.word	0x20002f9c
   19790:	0001c054 	.word	0x0001c054

00019794 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   19794:	b580      	push	{r7, lr}
   19796:	b082      	sub	sp, #8
   19798:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
   1979a:	4b2f      	ldr	r3, [pc, #188]	; (19858 <Reset_Handler+0xc4>)
   1979c:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
   1979e:	4b2f      	ldr	r3, [pc, #188]	; (1985c <Reset_Handler+0xc8>)
   197a0:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
   197a2:	687a      	ldr	r2, [r7, #4]
   197a4:	683b      	ldr	r3, [r7, #0]
   197a6:	429a      	cmp	r2, r3
   197a8:	d00c      	beq.n	197c4 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
   197aa:	e007      	b.n	197bc <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
   197ac:	683b      	ldr	r3, [r7, #0]
   197ae:	1d1a      	adds	r2, r3, #4
   197b0:	603a      	str	r2, [r7, #0]
   197b2:	687a      	ldr	r2, [r7, #4]
   197b4:	1d11      	adds	r1, r2, #4
   197b6:	6079      	str	r1, [r7, #4]
   197b8:	6812      	ldr	r2, [r2, #0]
   197ba:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
   197bc:	683a      	ldr	r2, [r7, #0]
   197be:	4b28      	ldr	r3, [pc, #160]	; (19860 <Reset_Handler+0xcc>)
   197c0:	429a      	cmp	r2, r3
   197c2:	d3f3      	bcc.n	197ac <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
   197c4:	4b27      	ldr	r3, [pc, #156]	; (19864 <Reset_Handler+0xd0>)
   197c6:	603b      	str	r3, [r7, #0]
   197c8:	e004      	b.n	197d4 <Reset_Handler+0x40>
                *pDest++ = 0;
   197ca:	683b      	ldr	r3, [r7, #0]
   197cc:	1d1a      	adds	r2, r3, #4
   197ce:	603a      	str	r2, [r7, #0]
   197d0:	2200      	movs	r2, #0
   197d2:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
   197d4:	683a      	ldr	r2, [r7, #0]
   197d6:	4b24      	ldr	r3, [pc, #144]	; (19868 <Reset_Handler+0xd4>)
   197d8:	429a      	cmp	r2, r3
   197da:	d3f6      	bcc.n	197ca <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
   197dc:	4b23      	ldr	r3, [pc, #140]	; (1986c <Reset_Handler+0xd8>)
   197de:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   197e0:	4b23      	ldr	r3, [pc, #140]	; (19870 <Reset_Handler+0xdc>)
   197e2:	687a      	ldr	r2, [r7, #4]
   197e4:	21ff      	movs	r1, #255	; 0xff
   197e6:	438a      	bics	r2, r1
   197e8:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
   197ea:	4a22      	ldr	r2, [pc, #136]	; (19874 <Reset_Handler+0xe0>)
   197ec:	2390      	movs	r3, #144	; 0x90
   197ee:	005b      	lsls	r3, r3, #1
   197f0:	2102      	movs	r1, #2
   197f2:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
   197f4:	4a20      	ldr	r2, [pc, #128]	; (19878 <Reset_Handler+0xe4>)
   197f6:	78d3      	ldrb	r3, [r2, #3]
   197f8:	2103      	movs	r1, #3
   197fa:	438b      	bics	r3, r1
   197fc:	1c19      	adds	r1, r3, #0
   197fe:	2302      	movs	r3, #2
   19800:	430b      	orrs	r3, r1
   19802:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
   19804:	4a1c      	ldr	r2, [pc, #112]	; (19878 <Reset_Handler+0xe4>)
   19806:	78d3      	ldrb	r3, [r2, #3]
   19808:	210c      	movs	r1, #12
   1980a:	438b      	bics	r3, r1
   1980c:	1c19      	adds	r1, r3, #0
   1980e:	2308      	movs	r3, #8
   19810:	430b      	orrs	r3, r1
   19812:	70d3      	strb	r3, [r2, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
   19814:	4a19      	ldr	r2, [pc, #100]	; (1987c <Reset_Handler+0xe8>)
   19816:	7b93      	ldrb	r3, [r2, #14]
   19818:	2130      	movs	r1, #48	; 0x30
   1981a:	438b      	bics	r3, r1
   1981c:	1c19      	adds	r1, r3, #0
   1981e:	2320      	movs	r3, #32
   19820:	430b      	orrs	r3, r1
   19822:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
   19824:	4a15      	ldr	r2, [pc, #84]	; (1987c <Reset_Handler+0xe8>)
   19826:	7b93      	ldrb	r3, [r2, #14]
   19828:	210c      	movs	r1, #12
   1982a:	438b      	bics	r3, r1
   1982c:	1c19      	adds	r1, r3, #0
   1982e:	2308      	movs	r3, #8
   19830:	430b      	orrs	r3, r1
   19832:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
   19834:	4a11      	ldr	r2, [pc, #68]	; (1987c <Reset_Handler+0xe8>)
   19836:	7b93      	ldrb	r3, [r2, #14]
   19838:	2103      	movs	r1, #3
   1983a:	438b      	bics	r3, r1
   1983c:	1c19      	adds	r1, r3, #0
   1983e:	2302      	movs	r3, #2
   19840:	430b      	orrs	r3, r1
   19842:	7393      	strb	r3, [r2, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
   19844:	4a0e      	ldr	r2, [pc, #56]	; (19880 <Reset_Handler+0xec>)
   19846:	6853      	ldr	r3, [r2, #4]
   19848:	2180      	movs	r1, #128	; 0x80
   1984a:	430b      	orrs	r3, r1
   1984c:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
   1984e:	4b0d      	ldr	r3, [pc, #52]	; (19884 <Reset_Handler+0xf0>)
   19850:	4798      	blx	r3

        /* Branch to main function */
        main();
   19852:	4b0d      	ldr	r3, [pc, #52]	; (19888 <Reset_Handler+0xf4>)
   19854:	4798      	blx	r3

        /* Infinite loop */
        while (1);
   19856:	e7fe      	b.n	19856 <Reset_Handler+0xc2>
   19858:	0001c2e0 	.word	0x0001c2e0
   1985c:	20000000 	.word	0x20000000
   19860:	20000078 	.word	0x20000078
   19864:	20000078 	.word	0x20000078
   19868:	20002fec 	.word	0x20002fec
   1986c:	00012000 	.word	0x00012000
   19870:	e000ed00 	.word	0xe000ed00
   19874:	41007000 	.word	0x41007000
   19878:	41005000 	.word	0x41005000
   1987c:	41004800 	.word	0x41004800
   19880:	41004000 	.word	0x41004000
   19884:	0001b501 	.word	0x0001b501
   19888:	0001996d 	.word	0x0001996d

0001988c <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void HardFault_HandlerC(unsigned long *hardfault_args);

void Dummy_Handler(void)
{
   1988c:	b580      	push	{r7, lr}
   1988e:	af00      	add	r7, sp, #0
  __asm volatile (
   19890:	2004      	movs	r0, #4
   19892:	4671      	mov	r1, lr
   19894:	4208      	tst	r0, r1
   19896:	d002      	beq.n	1989e <_MSP>
   19898:	f3ef 8009 	mrs	r0, PSP
   1989c:	e001      	b.n	198a2 <_HALT>

0001989e <_MSP>:
   1989e:	f3ef 8008 	mrs	r0, MSP

000198a2 <_HALT>:
   198a2:	6941      	ldr	r1, [r0, #20]
   198a4:	e004      	b.n	198b0 <HardFault_HandlerC>
   198a6:	be00      	bkpt	0x0000
  "_HALT:              \n"
  " ldr r1,[r0,#20]  \n"
  " b HardFault_HandlerC \n"
  " bkpt #0          \n"
  );
}
   198a8:	46c0      	nop			; (mov r8, r8)
   198aa:	46bd      	mov	sp, r7
   198ac:	bd80      	pop	{r7, pc}
	...

000198b0 <HardFault_HandlerC>:

void HardFault_HandlerC(unsigned long *hardfault_args) {
   198b0:	b580      	push	{r7, lr}
   198b2:	b090      	sub	sp, #64	; 0x40
   198b4:	af00      	add	r7, sp, #0
   198b6:	6078      	str	r0, [r7, #4]
	volatile unsigned long _DFSR ;
	volatile unsigned long _AFSR ;
	volatile unsigned long _BFAR ;
	volatile unsigned long _MMAR ;
	
	stacked_r0  = ((unsigned long)hardfault_args[0]) ;
   198b8:	687b      	ldr	r3, [r7, #4]
   198ba:	681b      	ldr	r3, [r3, #0]
   198bc:	63fb      	str	r3, [r7, #60]	; 0x3c
	stacked_r1  = ((unsigned long)hardfault_args[1]) ;
   198be:	687b      	ldr	r3, [r7, #4]
   198c0:	685b      	ldr	r3, [r3, #4]
   198c2:	63bb      	str	r3, [r7, #56]	; 0x38
	stacked_r2  = ((unsigned long)hardfault_args[2]) ;
   198c4:	687b      	ldr	r3, [r7, #4]
   198c6:	689b      	ldr	r3, [r3, #8]
   198c8:	637b      	str	r3, [r7, #52]	; 0x34
	stacked_r3  = ((unsigned long)hardfault_args[3]) ;
   198ca:	687b      	ldr	r3, [r7, #4]
   198cc:	68db      	ldr	r3, [r3, #12]
   198ce:	633b      	str	r3, [r7, #48]	; 0x30
	stacked_r12 = ((unsigned long)hardfault_args[4]) ;
   198d0:	687b      	ldr	r3, [r7, #4]
   198d2:	691b      	ldr	r3, [r3, #16]
   198d4:	62fb      	str	r3, [r7, #44]	; 0x2c
	stacked_lr  = ((unsigned long)hardfault_args[5]) ;
   198d6:	687b      	ldr	r3, [r7, #4]
   198d8:	695b      	ldr	r3, [r3, #20]
   198da:	62bb      	str	r3, [r7, #40]	; 0x28
	stacked_pc  = ((unsigned long)hardfault_args[6]) ;
   198dc:	687b      	ldr	r3, [r7, #4]
   198de:	699b      	ldr	r3, [r3, #24]
   198e0:	627b      	str	r3, [r7, #36]	; 0x24
	stacked_psr = ((unsigned long)hardfault_args[7]) ;
   198e2:	687b      	ldr	r3, [r7, #4]
   198e4:	69db      	ldr	r3, [r3, #28]
   198e6:	623b      	str	r3, [r7, #32]
	
	// Configurable Fault Status Register
	// Consists of MMSR, BFSR and UFSR
	_CFSR = (*((volatile unsigned long *)(0xE000ED28))) ;
   198e8:	4b0b      	ldr	r3, [pc, #44]	; (19918 <HardFault_HandlerC+0x68>)
   198ea:	681b      	ldr	r3, [r3, #0]
   198ec:	61fb      	str	r3, [r7, #28]
	
	// Hard Fault Status Register
	_HFSR = (*((volatile unsigned long *)(0xE000ED2C))) ;
   198ee:	4b0b      	ldr	r3, [pc, #44]	; (1991c <HardFault_HandlerC+0x6c>)
   198f0:	681b      	ldr	r3, [r3, #0]
   198f2:	61bb      	str	r3, [r7, #24]
	
	// Debug Fault Status Register
	_DFSR = (*((volatile unsigned long *)(0xE000ED30))) ;
   198f4:	4b0a      	ldr	r3, [pc, #40]	; (19920 <HardFault_HandlerC+0x70>)
   198f6:	681b      	ldr	r3, [r3, #0]
   198f8:	617b      	str	r3, [r7, #20]
	
	// Auxiliary Fault Status Register
	_AFSR = (*((volatile unsigned long *)(0xE000ED3C))) ;
   198fa:	4b0a      	ldr	r3, [pc, #40]	; (19924 <HardFault_HandlerC+0x74>)
   198fc:	681b      	ldr	r3, [r3, #0]
   198fe:	613b      	str	r3, [r7, #16]
	
	// Read the Fault Address Registers. These may not contain valid values.
	// Check BFARVALID/MMARVALID to see if they are valid values
	// MemManage Fault Address Register
	_MMAR = (*((volatile unsigned long *)(0xE000ED34))) ;
   19900:	4b09      	ldr	r3, [pc, #36]	; (19928 <HardFault_HandlerC+0x78>)
   19902:	681b      	ldr	r3, [r3, #0]
   19904:	60bb      	str	r3, [r7, #8]
	// Bus Fault Address Register
	_BFAR = (*((volatile unsigned long *)(0xE000ED38))) ;
   19906:	4b09      	ldr	r3, [pc, #36]	; (1992c <HardFault_HandlerC+0x7c>)
   19908:	681b      	ldr	r3, [r3, #0]
   1990a:	60fb      	str	r3, [r7, #12]
	
	__asm("BKPT #0\n") ; // Break into the debugger
   1990c:	be00      	bkpt	0x0000
	#pragma GCC diagnostic pop
   1990e:	46c0      	nop			; (mov r8, r8)
   19910:	46bd      	mov	sp, r7
   19912:	b010      	add	sp, #64	; 0x40
   19914:	bd80      	pop	{r7, pc}
   19916:	46c0      	nop			; (mov r8, r8)
   19918:	e000ed28 	.word	0xe000ed28
   1991c:	e000ed2c 	.word	0xe000ed2c
   19920:	e000ed30 	.word	0xe000ed30
   19924:	e000ed3c 	.word	0xe000ed3c
   19928:	e000ed34 	.word	0xe000ed34
   1992c:	e000ed38 	.word	0xe000ed38

00019930 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
   19930:	b580      	push	{r7, lr}
   19932:	b084      	sub	sp, #16
   19934:	af00      	add	r7, sp, #0
   19936:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
   19938:	4b0a      	ldr	r3, [pc, #40]	; (19964 <_sbrk+0x34>)
   1993a:	681b      	ldr	r3, [r3, #0]
   1993c:	2b00      	cmp	r3, #0
   1993e:	d102      	bne.n	19946 <_sbrk+0x16>
		heap = (unsigned char *)&_end;
   19940:	4b08      	ldr	r3, [pc, #32]	; (19964 <_sbrk+0x34>)
   19942:	4a09      	ldr	r2, [pc, #36]	; (19968 <_sbrk+0x38>)
   19944:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   19946:	4b07      	ldr	r3, [pc, #28]	; (19964 <_sbrk+0x34>)
   19948:	681b      	ldr	r3, [r3, #0]
   1994a:	60fb      	str	r3, [r7, #12]

	heap += incr;
   1994c:	4b05      	ldr	r3, [pc, #20]	; (19964 <_sbrk+0x34>)
   1994e:	681a      	ldr	r2, [r3, #0]
   19950:	687b      	ldr	r3, [r7, #4]
   19952:	18d2      	adds	r2, r2, r3
   19954:	4b03      	ldr	r3, [pc, #12]	; (19964 <_sbrk+0x34>)
   19956:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap;
   19958:	68fb      	ldr	r3, [r7, #12]
}
   1995a:	0018      	movs	r0, r3
   1995c:	46bd      	mov	sp, r7
   1995e:	b004      	add	sp, #16
   19960:	bd80      	pop	{r7, pc}
   19962:	46c0      	nop			; (mov r8, r8)
   19964:	200029f4 	.word	0x200029f4
   19968:	20004ff0 	.word	0x20004ff0

0001996c <main>:
 * Application entry point.
 *
 * \return program return value.
 */
int main(void)
{
   1996c:	b580      	push	{r7, lr}
   1996e:	af00      	add	r7, sp, #0


	/* Initialize the board. */
	system_init();
   19970:	4b05      	ldr	r3, [pc, #20]	; (19988 <main+0x1c>)
   19972:	4798      	blx	r3

	/* Initialize the UART console. */
	InitializeSerialConsole();
   19974:	4b05      	ldr	r3, [pc, #20]	; (1998c <main+0x20>)
   19976:	4798      	blx	r3
	/* Initialize the I2C driver. */
	I2cInitializeDriver();
   19978:	4b05      	ldr	r3, [pc, #20]	; (19990 <main+0x24>)
   1997a:	4798      	blx	r3
    // Start FreeRTOS scheduler
    vTaskStartScheduler();
   1997c:	4b05      	ldr	r3, [pc, #20]	; (19994 <main+0x28>)
   1997e:	4798      	blx	r3


	return 0;
   19980:	2300      	movs	r3, #0
}
   19982:	0018      	movs	r0, r3
   19984:	46bd      	mov	sp, r7
   19986:	bd80      	pop	{r7, pc}
   19988:	000196a9 	.word	0x000196a9
   1998c:	00016b55 	.word	0x00016b55
   19990:	00012e01 	.word	0x00012e01
   19994:	0001569d 	.word	0x0001569d

00019998 <vApplicationDaemonTaskStartupHook>:
* @param[in]        None
* @return           None
*****************************************************************************/

void vApplicationDaemonTaskStartupHook(void)
{
   19998:	b580      	push	{r7, lr}
   1999a:	af00      	add	r7, sp, #0
// #ifdef BOOT_TEST
// 	TestA(); //Comment me for Test B
// 	//TestB(); //Comment me for Test A
// #endif
	StartTasks();
   1999c:	4b04      	ldr	r3, [pc, #16]	; (199b0 <vApplicationDaemonTaskStartupHook+0x18>)
   1999e:	4798      	blx	r3

	vTaskSuspend(daemonTaskHandle);
   199a0:	4b04      	ldr	r3, [pc, #16]	; (199b4 <vApplicationDaemonTaskStartupHook+0x1c>)
   199a2:	681b      	ldr	r3, [r3, #0]
   199a4:	0018      	movs	r0, r3
   199a6:	4b04      	ldr	r3, [pc, #16]	; (199b8 <vApplicationDaemonTaskStartupHook+0x20>)
   199a8:	4798      	blx	r3
}
   199aa:	46c0      	nop			; (mov r8, r8)
   199ac:	46bd      	mov	sp, r7
   199ae:	bd80      	pop	{r7, pc}
   199b0:	000199bd 	.word	0x000199bd
   199b4:	200029fc 	.word	0x200029fc
   199b8:	000155b5 	.word	0x000155b5

000199bc <StartTasks>:
* @details
* @param[in]        None
* @return           None
*****************************************************************************/
static void StartTasks(void)
{
   199bc:	b590      	push	{r4, r7, lr}
   199be:	b083      	sub	sp, #12
   199c0:	af02      	add	r7, sp, #8
	snprintf(bufferPrint, 64, "Heap before starting tasks: %d\r\n", xPortGetFreeHeapSize());
   199c2:	4b26      	ldr	r3, [pc, #152]	; (19a5c <StartTasks+0xa0>)
   199c4:	4798      	blx	r3
   199c6:	0003      	movs	r3, r0
   199c8:	4a25      	ldr	r2, [pc, #148]	; (19a60 <StartTasks+0xa4>)
   199ca:	4826      	ldr	r0, [pc, #152]	; (19a64 <StartTasks+0xa8>)
   199cc:	2140      	movs	r1, #64	; 0x40
   199ce:	4c26      	ldr	r4, [pc, #152]	; (19a68 <StartTasks+0xac>)
   199d0:	47a0      	blx	r4
	SerialConsoleWriteString(bufferPrint);
   199d2:	4b24      	ldr	r3, [pc, #144]	; (19a64 <StartTasks+0xa8>)
   199d4:	0018      	movs	r0, r3
   199d6:	4b25      	ldr	r3, [pc, #148]	; (19a6c <StartTasks+0xb0>)
   199d8:	4798      	blx	r3

	//Initialize Tasks here

	if (xTaskCreate(vCommandConsoleTask, "CLI_TASK", CLI_TASK_SIZE, NULL, CLI_PRIORITY, &cliTaskHandle) != pdPASS) {
   199da:	2380      	movs	r3, #128	; 0x80
   199dc:	005a      	lsls	r2, r3, #1
   199de:	4924      	ldr	r1, [pc, #144]	; (19a70 <StartTasks+0xb4>)
   199e0:	4824      	ldr	r0, [pc, #144]	; (19a74 <StartTasks+0xb8>)
   199e2:	4b25      	ldr	r3, [pc, #148]	; (19a78 <StartTasks+0xbc>)
   199e4:	9301      	str	r3, [sp, #4]
   199e6:	2304      	movs	r3, #4
   199e8:	9300      	str	r3, [sp, #0]
   199ea:	2300      	movs	r3, #0
   199ec:	4c23      	ldr	r4, [pc, #140]	; (19a7c <StartTasks+0xc0>)
   199ee:	47a0      	blx	r4
   199f0:	0003      	movs	r3, r0
   199f2:	2b01      	cmp	r3, #1
   199f4:	d003      	beq.n	199fe <StartTasks+0x42>
		SerialConsoleWriteString("ERR: CLI task could not be initialized!\r\n");
   199f6:	4b22      	ldr	r3, [pc, #136]	; (19a80 <StartTasks+0xc4>)
   199f8:	0018      	movs	r0, r3
   199fa:	4b1c      	ldr	r3, [pc, #112]	; (19a6c <StartTasks+0xb0>)
   199fc:	4798      	blx	r3
	}

	snprintf(bufferPrint, 64, "Heap after starting CLI: %d\r\n", xPortGetFreeHeapSize());
   199fe:	4b17      	ldr	r3, [pc, #92]	; (19a5c <StartTasks+0xa0>)
   19a00:	4798      	blx	r3
   19a02:	0003      	movs	r3, r0
   19a04:	4a1f      	ldr	r2, [pc, #124]	; (19a84 <StartTasks+0xc8>)
   19a06:	4817      	ldr	r0, [pc, #92]	; (19a64 <StartTasks+0xa8>)
   19a08:	2140      	movs	r1, #64	; 0x40
   19a0a:	4c17      	ldr	r4, [pc, #92]	; (19a68 <StartTasks+0xac>)
   19a0c:	47a0      	blx	r4
	SerialConsoleWriteString(bufferPrint);
   19a0e:	4b15      	ldr	r3, [pc, #84]	; (19a64 <StartTasks+0xa8>)
   19a10:	0018      	movs	r0, r3
   19a12:	4b16      	ldr	r3, [pc, #88]	; (19a6c <StartTasks+0xb0>)
   19a14:	4798      	blx	r3
// 	}
// 
// 	snprintf(bufferPrint, 64, "Heap after starting WIFI: %d\r\n", xPortGetFreeHeapSize());
// 	SerialConsoleWriteString(bufferPrint);

	if (xTaskCreate(vSensorReadTask, "LIGHT_TASK", LIGHT_TASK_SIZE, NULL, LIGHTSENSOR_PRIORITY, &SensorReadTaskHandle) != pdPASS) {
   19a16:	2380      	movs	r3, #128	; 0x80
   19a18:	005a      	lsls	r2, r3, #1
   19a1a:	491b      	ldr	r1, [pc, #108]	; (19a88 <StartTasks+0xcc>)
   19a1c:	481b      	ldr	r0, [pc, #108]	; (19a8c <StartTasks+0xd0>)
   19a1e:	4b1c      	ldr	r3, [pc, #112]	; (19a90 <StartTasks+0xd4>)
   19a20:	9301      	str	r3, [sp, #4]
   19a22:	2302      	movs	r3, #2
   19a24:	9300      	str	r3, [sp, #0]
   19a26:	2300      	movs	r3, #0
   19a28:	4c14      	ldr	r4, [pc, #80]	; (19a7c <StartTasks+0xc0>)
   19a2a:	47a0      	blx	r4
   19a2c:	0003      	movs	r3, r0
   19a2e:	2b01      	cmp	r3, #1
   19a30:	d003      	beq.n	19a3a <StartTasks+0x7e>
		SerialConsoleWriteString("ERR: LIGHT task could not be initialized!\r\n");
   19a32:	4b18      	ldr	r3, [pc, #96]	; (19a94 <StartTasks+0xd8>)
   19a34:	0018      	movs	r0, r3
   19a36:	4b0d      	ldr	r3, [pc, #52]	; (19a6c <StartTasks+0xb0>)
   19a38:	4798      	blx	r3
	}

	snprintf(bufferPrint, 64, "Heap after starting LIGHT: %d\r\n", xPortGetFreeHeapSize());
   19a3a:	4b08      	ldr	r3, [pc, #32]	; (19a5c <StartTasks+0xa0>)
   19a3c:	4798      	blx	r3
   19a3e:	0003      	movs	r3, r0
   19a40:	4a15      	ldr	r2, [pc, #84]	; (19a98 <StartTasks+0xdc>)
   19a42:	4808      	ldr	r0, [pc, #32]	; (19a64 <StartTasks+0xa8>)
   19a44:	2140      	movs	r1, #64	; 0x40
   19a46:	4c08      	ldr	r4, [pc, #32]	; (19a68 <StartTasks+0xac>)
   19a48:	47a0      	blx	r4
	SerialConsoleWriteString(bufferPrint);
   19a4a:	4b06      	ldr	r3, [pc, #24]	; (19a64 <StartTasks+0xa8>)
   19a4c:	0018      	movs	r0, r3
   19a4e:	4b07      	ldr	r3, [pc, #28]	; (19a6c <StartTasks+0xb0>)
   19a50:	4798      	blx	r3
}
   19a52:	46c0      	nop			; (mov r8, r8)
   19a54:	46bd      	mov	sp, r7
   19a56:	b001      	add	sp, #4
   19a58:	bd90      	pop	{r4, r7, pc}
   19a5a:	46c0      	nop			; (mov r8, r8)
   19a5c:	0001456d 	.word	0x0001456d
   19a60:	0001c084 	.word	0x0001c084
   19a64:	20002fa8 	.word	0x20002fa8
   19a68:	0001b719 	.word	0x0001b719
   19a6c:	00016bc5 	.word	0x00016bc5
   19a70:	0001c0a8 	.word	0x0001c0a8
   19a74:	000128fd 	.word	0x000128fd
   19a78:	200029f8 	.word	0x200029f8
   19a7c:	000152e1 	.word	0x000152e1
   19a80:	0001c0b4 	.word	0x0001c0b4
   19a84:	0001c0e0 	.word	0x0001c0e0
   19a88:	0001c100 	.word	0x0001c100
   19a8c:	000134e5 	.word	0x000134e5
   19a90:	20002a00 	.word	0x20002a00
   19a94:	0001c10c 	.word	0x0001c10c
   19a98:	0001c138 	.word	0x0001c138

00019a9c <vApplicationMallocFailedHook>:




void vApplicationMallocFailedHook(void)
{
   19a9c:	b580      	push	{r7, lr}
   19a9e:	af00      	add	r7, sp, #0
SerialConsoleWriteString("Error on memory allocation on FREERTOS!\r\n");
   19aa0:	4b02      	ldr	r3, [pc, #8]	; (19aac <vApplicationMallocFailedHook+0x10>)
   19aa2:	0018      	movs	r0, r3
   19aa4:	4b02      	ldr	r3, [pc, #8]	; (19ab0 <vApplicationMallocFailedHook+0x14>)
   19aa6:	4798      	blx	r3
while(1);
   19aa8:	e7fe      	b.n	19aa8 <vApplicationMallocFailedHook+0xc>
   19aaa:	46c0      	nop			; (mov r8, r8)
   19aac:	0001c158 	.word	0x0001c158
   19ab0:	00016bc5 	.word	0x00016bc5

00019ab4 <vApplicationStackOverflowHook>:
}

void vApplicationStackOverflowHook(void)
{
   19ab4:	b580      	push	{r7, lr}
   19ab6:	af00      	add	r7, sp, #0
SerialConsoleWriteString("Error on stack overflow on FREERTOS!\r\n");
   19ab8:	4b02      	ldr	r3, [pc, #8]	; (19ac4 <vApplicationStackOverflowHook+0x10>)
   19aba:	0018      	movs	r0, r3
   19abc:	4b02      	ldr	r3, [pc, #8]	; (19ac8 <vApplicationStackOverflowHook+0x14>)
   19abe:	4798      	blx	r3
while(1);
   19ac0:	e7fe      	b.n	19ac0 <vApplicationStackOverflowHook+0xc>
   19ac2:	46c0      	nop			; (mov r8, r8)
   19ac4:	0001c184 	.word	0x0001c184
   19ac8:	00016bc5 	.word	0x00016bc5

00019acc <__udivsi3>:
   19acc:	2200      	movs	r2, #0
   19ace:	0843      	lsrs	r3, r0, #1
   19ad0:	428b      	cmp	r3, r1
   19ad2:	d374      	bcc.n	19bbe <__udivsi3+0xf2>
   19ad4:	0903      	lsrs	r3, r0, #4
   19ad6:	428b      	cmp	r3, r1
   19ad8:	d35f      	bcc.n	19b9a <__udivsi3+0xce>
   19ada:	0a03      	lsrs	r3, r0, #8
   19adc:	428b      	cmp	r3, r1
   19ade:	d344      	bcc.n	19b6a <__udivsi3+0x9e>
   19ae0:	0b03      	lsrs	r3, r0, #12
   19ae2:	428b      	cmp	r3, r1
   19ae4:	d328      	bcc.n	19b38 <__udivsi3+0x6c>
   19ae6:	0c03      	lsrs	r3, r0, #16
   19ae8:	428b      	cmp	r3, r1
   19aea:	d30d      	bcc.n	19b08 <__udivsi3+0x3c>
   19aec:	22ff      	movs	r2, #255	; 0xff
   19aee:	0209      	lsls	r1, r1, #8
   19af0:	ba12      	rev	r2, r2
   19af2:	0c03      	lsrs	r3, r0, #16
   19af4:	428b      	cmp	r3, r1
   19af6:	d302      	bcc.n	19afe <__udivsi3+0x32>
   19af8:	1212      	asrs	r2, r2, #8
   19afa:	0209      	lsls	r1, r1, #8
   19afc:	d065      	beq.n	19bca <__udivsi3+0xfe>
   19afe:	0b03      	lsrs	r3, r0, #12
   19b00:	428b      	cmp	r3, r1
   19b02:	d319      	bcc.n	19b38 <__udivsi3+0x6c>
   19b04:	e000      	b.n	19b08 <__udivsi3+0x3c>
   19b06:	0a09      	lsrs	r1, r1, #8
   19b08:	0bc3      	lsrs	r3, r0, #15
   19b0a:	428b      	cmp	r3, r1
   19b0c:	d301      	bcc.n	19b12 <__udivsi3+0x46>
   19b0e:	03cb      	lsls	r3, r1, #15
   19b10:	1ac0      	subs	r0, r0, r3
   19b12:	4152      	adcs	r2, r2
   19b14:	0b83      	lsrs	r3, r0, #14
   19b16:	428b      	cmp	r3, r1
   19b18:	d301      	bcc.n	19b1e <__udivsi3+0x52>
   19b1a:	038b      	lsls	r3, r1, #14
   19b1c:	1ac0      	subs	r0, r0, r3
   19b1e:	4152      	adcs	r2, r2
   19b20:	0b43      	lsrs	r3, r0, #13
   19b22:	428b      	cmp	r3, r1
   19b24:	d301      	bcc.n	19b2a <__udivsi3+0x5e>
   19b26:	034b      	lsls	r3, r1, #13
   19b28:	1ac0      	subs	r0, r0, r3
   19b2a:	4152      	adcs	r2, r2
   19b2c:	0b03      	lsrs	r3, r0, #12
   19b2e:	428b      	cmp	r3, r1
   19b30:	d301      	bcc.n	19b36 <__udivsi3+0x6a>
   19b32:	030b      	lsls	r3, r1, #12
   19b34:	1ac0      	subs	r0, r0, r3
   19b36:	4152      	adcs	r2, r2
   19b38:	0ac3      	lsrs	r3, r0, #11
   19b3a:	428b      	cmp	r3, r1
   19b3c:	d301      	bcc.n	19b42 <__udivsi3+0x76>
   19b3e:	02cb      	lsls	r3, r1, #11
   19b40:	1ac0      	subs	r0, r0, r3
   19b42:	4152      	adcs	r2, r2
   19b44:	0a83      	lsrs	r3, r0, #10
   19b46:	428b      	cmp	r3, r1
   19b48:	d301      	bcc.n	19b4e <__udivsi3+0x82>
   19b4a:	028b      	lsls	r3, r1, #10
   19b4c:	1ac0      	subs	r0, r0, r3
   19b4e:	4152      	adcs	r2, r2
   19b50:	0a43      	lsrs	r3, r0, #9
   19b52:	428b      	cmp	r3, r1
   19b54:	d301      	bcc.n	19b5a <__udivsi3+0x8e>
   19b56:	024b      	lsls	r3, r1, #9
   19b58:	1ac0      	subs	r0, r0, r3
   19b5a:	4152      	adcs	r2, r2
   19b5c:	0a03      	lsrs	r3, r0, #8
   19b5e:	428b      	cmp	r3, r1
   19b60:	d301      	bcc.n	19b66 <__udivsi3+0x9a>
   19b62:	020b      	lsls	r3, r1, #8
   19b64:	1ac0      	subs	r0, r0, r3
   19b66:	4152      	adcs	r2, r2
   19b68:	d2cd      	bcs.n	19b06 <__udivsi3+0x3a>
   19b6a:	09c3      	lsrs	r3, r0, #7
   19b6c:	428b      	cmp	r3, r1
   19b6e:	d301      	bcc.n	19b74 <__udivsi3+0xa8>
   19b70:	01cb      	lsls	r3, r1, #7
   19b72:	1ac0      	subs	r0, r0, r3
   19b74:	4152      	adcs	r2, r2
   19b76:	0983      	lsrs	r3, r0, #6
   19b78:	428b      	cmp	r3, r1
   19b7a:	d301      	bcc.n	19b80 <__udivsi3+0xb4>
   19b7c:	018b      	lsls	r3, r1, #6
   19b7e:	1ac0      	subs	r0, r0, r3
   19b80:	4152      	adcs	r2, r2
   19b82:	0943      	lsrs	r3, r0, #5
   19b84:	428b      	cmp	r3, r1
   19b86:	d301      	bcc.n	19b8c <__udivsi3+0xc0>
   19b88:	014b      	lsls	r3, r1, #5
   19b8a:	1ac0      	subs	r0, r0, r3
   19b8c:	4152      	adcs	r2, r2
   19b8e:	0903      	lsrs	r3, r0, #4
   19b90:	428b      	cmp	r3, r1
   19b92:	d301      	bcc.n	19b98 <__udivsi3+0xcc>
   19b94:	010b      	lsls	r3, r1, #4
   19b96:	1ac0      	subs	r0, r0, r3
   19b98:	4152      	adcs	r2, r2
   19b9a:	08c3      	lsrs	r3, r0, #3
   19b9c:	428b      	cmp	r3, r1
   19b9e:	d301      	bcc.n	19ba4 <__udivsi3+0xd8>
   19ba0:	00cb      	lsls	r3, r1, #3
   19ba2:	1ac0      	subs	r0, r0, r3
   19ba4:	4152      	adcs	r2, r2
   19ba6:	0883      	lsrs	r3, r0, #2
   19ba8:	428b      	cmp	r3, r1
   19baa:	d301      	bcc.n	19bb0 <__udivsi3+0xe4>
   19bac:	008b      	lsls	r3, r1, #2
   19bae:	1ac0      	subs	r0, r0, r3
   19bb0:	4152      	adcs	r2, r2
   19bb2:	0843      	lsrs	r3, r0, #1
   19bb4:	428b      	cmp	r3, r1
   19bb6:	d301      	bcc.n	19bbc <__udivsi3+0xf0>
   19bb8:	004b      	lsls	r3, r1, #1
   19bba:	1ac0      	subs	r0, r0, r3
   19bbc:	4152      	adcs	r2, r2
   19bbe:	1a41      	subs	r1, r0, r1
   19bc0:	d200      	bcs.n	19bc4 <__udivsi3+0xf8>
   19bc2:	4601      	mov	r1, r0
   19bc4:	4152      	adcs	r2, r2
   19bc6:	4610      	mov	r0, r2
   19bc8:	4770      	bx	lr
   19bca:	e7ff      	b.n	19bcc <__udivsi3+0x100>
   19bcc:	b501      	push	{r0, lr}
   19bce:	2000      	movs	r0, #0
   19bd0:	f000 f806 	bl	19be0 <__aeabi_idiv0>
   19bd4:	bd02      	pop	{r1, pc}
   19bd6:	46c0      	nop			; (mov r8, r8)

00019bd8 <__aeabi_uidivmod>:
   19bd8:	2900      	cmp	r1, #0
   19bda:	d0f7      	beq.n	19bcc <__udivsi3+0x100>
   19bdc:	e776      	b.n	19acc <__udivsi3>
   19bde:	4770      	bx	lr

00019be0 <__aeabi_idiv0>:
   19be0:	4770      	bx	lr
   19be2:	46c0      	nop			; (mov r8, r8)

00019be4 <__aeabi_lmul>:
   19be4:	b5f0      	push	{r4, r5, r6, r7, lr}
   19be6:	46ce      	mov	lr, r9
   19be8:	4647      	mov	r7, r8
   19bea:	0415      	lsls	r5, r2, #16
   19bec:	0c2d      	lsrs	r5, r5, #16
   19bee:	002e      	movs	r6, r5
   19bf0:	b580      	push	{r7, lr}
   19bf2:	0407      	lsls	r7, r0, #16
   19bf4:	0c14      	lsrs	r4, r2, #16
   19bf6:	0c3f      	lsrs	r7, r7, #16
   19bf8:	4699      	mov	r9, r3
   19bfa:	0c03      	lsrs	r3, r0, #16
   19bfc:	437e      	muls	r6, r7
   19bfe:	435d      	muls	r5, r3
   19c00:	4367      	muls	r7, r4
   19c02:	4363      	muls	r3, r4
   19c04:	197f      	adds	r7, r7, r5
   19c06:	0c34      	lsrs	r4, r6, #16
   19c08:	19e4      	adds	r4, r4, r7
   19c0a:	469c      	mov	ip, r3
   19c0c:	42a5      	cmp	r5, r4
   19c0e:	d903      	bls.n	19c18 <__aeabi_lmul+0x34>
   19c10:	2380      	movs	r3, #128	; 0x80
   19c12:	025b      	lsls	r3, r3, #9
   19c14:	4698      	mov	r8, r3
   19c16:	44c4      	add	ip, r8
   19c18:	464b      	mov	r3, r9
   19c1a:	4351      	muls	r1, r2
   19c1c:	4343      	muls	r3, r0
   19c1e:	0436      	lsls	r6, r6, #16
   19c20:	0c36      	lsrs	r6, r6, #16
   19c22:	0c25      	lsrs	r5, r4, #16
   19c24:	0424      	lsls	r4, r4, #16
   19c26:	4465      	add	r5, ip
   19c28:	19a4      	adds	r4, r4, r6
   19c2a:	1859      	adds	r1, r3, r1
   19c2c:	1949      	adds	r1, r1, r5
   19c2e:	0020      	movs	r0, r4
   19c30:	bc0c      	pop	{r2, r3}
   19c32:	4690      	mov	r8, r2
   19c34:	4699      	mov	r9, r3
   19c36:	bdf0      	pop	{r4, r5, r6, r7, pc}

00019c38 <__aeabi_dadd>:
   19c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   19c3a:	4645      	mov	r5, r8
   19c3c:	46de      	mov	lr, fp
   19c3e:	4657      	mov	r7, sl
   19c40:	464e      	mov	r6, r9
   19c42:	030c      	lsls	r4, r1, #12
   19c44:	b5e0      	push	{r5, r6, r7, lr}
   19c46:	004e      	lsls	r6, r1, #1
   19c48:	0fc9      	lsrs	r1, r1, #31
   19c4a:	4688      	mov	r8, r1
   19c4c:	000d      	movs	r5, r1
   19c4e:	0a61      	lsrs	r1, r4, #9
   19c50:	0f44      	lsrs	r4, r0, #29
   19c52:	430c      	orrs	r4, r1
   19c54:	00c7      	lsls	r7, r0, #3
   19c56:	0319      	lsls	r1, r3, #12
   19c58:	0058      	lsls	r0, r3, #1
   19c5a:	0fdb      	lsrs	r3, r3, #31
   19c5c:	469b      	mov	fp, r3
   19c5e:	0a4b      	lsrs	r3, r1, #9
   19c60:	0f51      	lsrs	r1, r2, #29
   19c62:	430b      	orrs	r3, r1
   19c64:	0d76      	lsrs	r6, r6, #21
   19c66:	0d40      	lsrs	r0, r0, #21
   19c68:	0019      	movs	r1, r3
   19c6a:	00d2      	lsls	r2, r2, #3
   19c6c:	45d8      	cmp	r8, fp
   19c6e:	d100      	bne.n	19c72 <__aeabi_dadd+0x3a>
   19c70:	e0ae      	b.n	19dd0 <__aeabi_dadd+0x198>
   19c72:	1a35      	subs	r5, r6, r0
   19c74:	2d00      	cmp	r5, #0
   19c76:	dc00      	bgt.n	19c7a <__aeabi_dadd+0x42>
   19c78:	e0f6      	b.n	19e68 <__aeabi_dadd+0x230>
   19c7a:	2800      	cmp	r0, #0
   19c7c:	d10f      	bne.n	19c9e <__aeabi_dadd+0x66>
   19c7e:	4313      	orrs	r3, r2
   19c80:	d100      	bne.n	19c84 <__aeabi_dadd+0x4c>
   19c82:	e0db      	b.n	19e3c <__aeabi_dadd+0x204>
   19c84:	1e6b      	subs	r3, r5, #1
   19c86:	2b00      	cmp	r3, #0
   19c88:	d000      	beq.n	19c8c <__aeabi_dadd+0x54>
   19c8a:	e137      	b.n	19efc <__aeabi_dadd+0x2c4>
   19c8c:	1aba      	subs	r2, r7, r2
   19c8e:	4297      	cmp	r7, r2
   19c90:	41bf      	sbcs	r7, r7
   19c92:	1a64      	subs	r4, r4, r1
   19c94:	427f      	negs	r7, r7
   19c96:	1be4      	subs	r4, r4, r7
   19c98:	2601      	movs	r6, #1
   19c9a:	0017      	movs	r7, r2
   19c9c:	e024      	b.n	19ce8 <__aeabi_dadd+0xb0>
   19c9e:	4bc6      	ldr	r3, [pc, #792]	; (19fb8 <__aeabi_dadd+0x380>)
   19ca0:	429e      	cmp	r6, r3
   19ca2:	d04d      	beq.n	19d40 <__aeabi_dadd+0x108>
   19ca4:	2380      	movs	r3, #128	; 0x80
   19ca6:	041b      	lsls	r3, r3, #16
   19ca8:	4319      	orrs	r1, r3
   19caa:	2d38      	cmp	r5, #56	; 0x38
   19cac:	dd00      	ble.n	19cb0 <__aeabi_dadd+0x78>
   19cae:	e107      	b.n	19ec0 <__aeabi_dadd+0x288>
   19cb0:	2d1f      	cmp	r5, #31
   19cb2:	dd00      	ble.n	19cb6 <__aeabi_dadd+0x7e>
   19cb4:	e138      	b.n	19f28 <__aeabi_dadd+0x2f0>
   19cb6:	2020      	movs	r0, #32
   19cb8:	1b43      	subs	r3, r0, r5
   19cba:	469a      	mov	sl, r3
   19cbc:	000b      	movs	r3, r1
   19cbe:	4650      	mov	r0, sl
   19cc0:	4083      	lsls	r3, r0
   19cc2:	4699      	mov	r9, r3
   19cc4:	0013      	movs	r3, r2
   19cc6:	4648      	mov	r0, r9
   19cc8:	40eb      	lsrs	r3, r5
   19cca:	4318      	orrs	r0, r3
   19ccc:	0003      	movs	r3, r0
   19cce:	4650      	mov	r0, sl
   19cd0:	4082      	lsls	r2, r0
   19cd2:	1e50      	subs	r0, r2, #1
   19cd4:	4182      	sbcs	r2, r0
   19cd6:	40e9      	lsrs	r1, r5
   19cd8:	431a      	orrs	r2, r3
   19cda:	1aba      	subs	r2, r7, r2
   19cdc:	1a61      	subs	r1, r4, r1
   19cde:	4297      	cmp	r7, r2
   19ce0:	41a4      	sbcs	r4, r4
   19ce2:	0017      	movs	r7, r2
   19ce4:	4264      	negs	r4, r4
   19ce6:	1b0c      	subs	r4, r1, r4
   19ce8:	0223      	lsls	r3, r4, #8
   19cea:	d562      	bpl.n	19db2 <__aeabi_dadd+0x17a>
   19cec:	0264      	lsls	r4, r4, #9
   19cee:	0a65      	lsrs	r5, r4, #9
   19cf0:	2d00      	cmp	r5, #0
   19cf2:	d100      	bne.n	19cf6 <__aeabi_dadd+0xbe>
   19cf4:	e0df      	b.n	19eb6 <__aeabi_dadd+0x27e>
   19cf6:	0028      	movs	r0, r5
   19cf8:	f001 fbe4 	bl	1b4c4 <__clzsi2>
   19cfc:	0003      	movs	r3, r0
   19cfe:	3b08      	subs	r3, #8
   19d00:	2b1f      	cmp	r3, #31
   19d02:	dd00      	ble.n	19d06 <__aeabi_dadd+0xce>
   19d04:	e0d2      	b.n	19eac <__aeabi_dadd+0x274>
   19d06:	2220      	movs	r2, #32
   19d08:	003c      	movs	r4, r7
   19d0a:	1ad2      	subs	r2, r2, r3
   19d0c:	409d      	lsls	r5, r3
   19d0e:	40d4      	lsrs	r4, r2
   19d10:	409f      	lsls	r7, r3
   19d12:	4325      	orrs	r5, r4
   19d14:	429e      	cmp	r6, r3
   19d16:	dd00      	ble.n	19d1a <__aeabi_dadd+0xe2>
   19d18:	e0c4      	b.n	19ea4 <__aeabi_dadd+0x26c>
   19d1a:	1b9e      	subs	r6, r3, r6
   19d1c:	1c73      	adds	r3, r6, #1
   19d1e:	2b1f      	cmp	r3, #31
   19d20:	dd00      	ble.n	19d24 <__aeabi_dadd+0xec>
   19d22:	e0f1      	b.n	19f08 <__aeabi_dadd+0x2d0>
   19d24:	2220      	movs	r2, #32
   19d26:	0038      	movs	r0, r7
   19d28:	0029      	movs	r1, r5
   19d2a:	1ad2      	subs	r2, r2, r3
   19d2c:	40d8      	lsrs	r0, r3
   19d2e:	4091      	lsls	r1, r2
   19d30:	4097      	lsls	r7, r2
   19d32:	002c      	movs	r4, r5
   19d34:	4301      	orrs	r1, r0
   19d36:	1e78      	subs	r0, r7, #1
   19d38:	4187      	sbcs	r7, r0
   19d3a:	40dc      	lsrs	r4, r3
   19d3c:	2600      	movs	r6, #0
   19d3e:	430f      	orrs	r7, r1
   19d40:	077b      	lsls	r3, r7, #29
   19d42:	d009      	beq.n	19d58 <__aeabi_dadd+0x120>
   19d44:	230f      	movs	r3, #15
   19d46:	403b      	ands	r3, r7
   19d48:	2b04      	cmp	r3, #4
   19d4a:	d005      	beq.n	19d58 <__aeabi_dadd+0x120>
   19d4c:	1d3b      	adds	r3, r7, #4
   19d4e:	42bb      	cmp	r3, r7
   19d50:	41bf      	sbcs	r7, r7
   19d52:	427f      	negs	r7, r7
   19d54:	19e4      	adds	r4, r4, r7
   19d56:	001f      	movs	r7, r3
   19d58:	0223      	lsls	r3, r4, #8
   19d5a:	d52c      	bpl.n	19db6 <__aeabi_dadd+0x17e>
   19d5c:	4b96      	ldr	r3, [pc, #600]	; (19fb8 <__aeabi_dadd+0x380>)
   19d5e:	3601      	adds	r6, #1
   19d60:	429e      	cmp	r6, r3
   19d62:	d100      	bne.n	19d66 <__aeabi_dadd+0x12e>
   19d64:	e09a      	b.n	19e9c <__aeabi_dadd+0x264>
   19d66:	4645      	mov	r5, r8
   19d68:	4b94      	ldr	r3, [pc, #592]	; (19fbc <__aeabi_dadd+0x384>)
   19d6a:	08ff      	lsrs	r7, r7, #3
   19d6c:	401c      	ands	r4, r3
   19d6e:	0760      	lsls	r0, r4, #29
   19d70:	0576      	lsls	r6, r6, #21
   19d72:	0264      	lsls	r4, r4, #9
   19d74:	4307      	orrs	r7, r0
   19d76:	0b24      	lsrs	r4, r4, #12
   19d78:	0d76      	lsrs	r6, r6, #21
   19d7a:	2100      	movs	r1, #0
   19d7c:	0324      	lsls	r4, r4, #12
   19d7e:	0b23      	lsrs	r3, r4, #12
   19d80:	0d0c      	lsrs	r4, r1, #20
   19d82:	4a8f      	ldr	r2, [pc, #572]	; (19fc0 <__aeabi_dadd+0x388>)
   19d84:	0524      	lsls	r4, r4, #20
   19d86:	431c      	orrs	r4, r3
   19d88:	4014      	ands	r4, r2
   19d8a:	0533      	lsls	r3, r6, #20
   19d8c:	4323      	orrs	r3, r4
   19d8e:	005b      	lsls	r3, r3, #1
   19d90:	07ed      	lsls	r5, r5, #31
   19d92:	085b      	lsrs	r3, r3, #1
   19d94:	432b      	orrs	r3, r5
   19d96:	0038      	movs	r0, r7
   19d98:	0019      	movs	r1, r3
   19d9a:	bc3c      	pop	{r2, r3, r4, r5}
   19d9c:	4690      	mov	r8, r2
   19d9e:	4699      	mov	r9, r3
   19da0:	46a2      	mov	sl, r4
   19da2:	46ab      	mov	fp, r5
   19da4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   19da6:	4664      	mov	r4, ip
   19da8:	4304      	orrs	r4, r0
   19daa:	d100      	bne.n	19dae <__aeabi_dadd+0x176>
   19dac:	e211      	b.n	1a1d2 <__aeabi_dadd+0x59a>
   19dae:	0004      	movs	r4, r0
   19db0:	4667      	mov	r7, ip
   19db2:	077b      	lsls	r3, r7, #29
   19db4:	d1c6      	bne.n	19d44 <__aeabi_dadd+0x10c>
   19db6:	4645      	mov	r5, r8
   19db8:	0760      	lsls	r0, r4, #29
   19dba:	08ff      	lsrs	r7, r7, #3
   19dbc:	4307      	orrs	r7, r0
   19dbe:	08e4      	lsrs	r4, r4, #3
   19dc0:	4b7d      	ldr	r3, [pc, #500]	; (19fb8 <__aeabi_dadd+0x380>)
   19dc2:	429e      	cmp	r6, r3
   19dc4:	d030      	beq.n	19e28 <__aeabi_dadd+0x1f0>
   19dc6:	0324      	lsls	r4, r4, #12
   19dc8:	0576      	lsls	r6, r6, #21
   19dca:	0b24      	lsrs	r4, r4, #12
   19dcc:	0d76      	lsrs	r6, r6, #21
   19dce:	e7d4      	b.n	19d7a <__aeabi_dadd+0x142>
   19dd0:	1a33      	subs	r3, r6, r0
   19dd2:	469a      	mov	sl, r3
   19dd4:	2b00      	cmp	r3, #0
   19dd6:	dd78      	ble.n	19eca <__aeabi_dadd+0x292>
   19dd8:	2800      	cmp	r0, #0
   19dda:	d031      	beq.n	19e40 <__aeabi_dadd+0x208>
   19ddc:	4876      	ldr	r0, [pc, #472]	; (19fb8 <__aeabi_dadd+0x380>)
   19dde:	4286      	cmp	r6, r0
   19de0:	d0ae      	beq.n	19d40 <__aeabi_dadd+0x108>
   19de2:	2080      	movs	r0, #128	; 0x80
   19de4:	0400      	lsls	r0, r0, #16
   19de6:	4301      	orrs	r1, r0
   19de8:	4653      	mov	r3, sl
   19dea:	2b38      	cmp	r3, #56	; 0x38
   19dec:	dc00      	bgt.n	19df0 <__aeabi_dadd+0x1b8>
   19dee:	e0e9      	b.n	19fc4 <__aeabi_dadd+0x38c>
   19df0:	430a      	orrs	r2, r1
   19df2:	1e51      	subs	r1, r2, #1
   19df4:	418a      	sbcs	r2, r1
   19df6:	2100      	movs	r1, #0
   19df8:	19d2      	adds	r2, r2, r7
   19dfa:	42ba      	cmp	r2, r7
   19dfc:	41bf      	sbcs	r7, r7
   19dfe:	1909      	adds	r1, r1, r4
   19e00:	427c      	negs	r4, r7
   19e02:	0017      	movs	r7, r2
   19e04:	190c      	adds	r4, r1, r4
   19e06:	0223      	lsls	r3, r4, #8
   19e08:	d5d3      	bpl.n	19db2 <__aeabi_dadd+0x17a>
   19e0a:	4b6b      	ldr	r3, [pc, #428]	; (19fb8 <__aeabi_dadd+0x380>)
   19e0c:	3601      	adds	r6, #1
   19e0e:	429e      	cmp	r6, r3
   19e10:	d100      	bne.n	19e14 <__aeabi_dadd+0x1dc>
   19e12:	e13a      	b.n	1a08a <__aeabi_dadd+0x452>
   19e14:	2001      	movs	r0, #1
   19e16:	4b69      	ldr	r3, [pc, #420]	; (19fbc <__aeabi_dadd+0x384>)
   19e18:	401c      	ands	r4, r3
   19e1a:	087b      	lsrs	r3, r7, #1
   19e1c:	4007      	ands	r7, r0
   19e1e:	431f      	orrs	r7, r3
   19e20:	07e0      	lsls	r0, r4, #31
   19e22:	4307      	orrs	r7, r0
   19e24:	0864      	lsrs	r4, r4, #1
   19e26:	e78b      	b.n	19d40 <__aeabi_dadd+0x108>
   19e28:	0023      	movs	r3, r4
   19e2a:	433b      	orrs	r3, r7
   19e2c:	d100      	bne.n	19e30 <__aeabi_dadd+0x1f8>
   19e2e:	e1cb      	b.n	1a1c8 <__aeabi_dadd+0x590>
   19e30:	2280      	movs	r2, #128	; 0x80
   19e32:	0312      	lsls	r2, r2, #12
   19e34:	4314      	orrs	r4, r2
   19e36:	0324      	lsls	r4, r4, #12
   19e38:	0b24      	lsrs	r4, r4, #12
   19e3a:	e79e      	b.n	19d7a <__aeabi_dadd+0x142>
   19e3c:	002e      	movs	r6, r5
   19e3e:	e77f      	b.n	19d40 <__aeabi_dadd+0x108>
   19e40:	0008      	movs	r0, r1
   19e42:	4310      	orrs	r0, r2
   19e44:	d100      	bne.n	19e48 <__aeabi_dadd+0x210>
   19e46:	e0b4      	b.n	19fb2 <__aeabi_dadd+0x37a>
   19e48:	1e58      	subs	r0, r3, #1
   19e4a:	2800      	cmp	r0, #0
   19e4c:	d000      	beq.n	19e50 <__aeabi_dadd+0x218>
   19e4e:	e0de      	b.n	1a00e <__aeabi_dadd+0x3d6>
   19e50:	18ba      	adds	r2, r7, r2
   19e52:	42ba      	cmp	r2, r7
   19e54:	419b      	sbcs	r3, r3
   19e56:	1864      	adds	r4, r4, r1
   19e58:	425b      	negs	r3, r3
   19e5a:	18e4      	adds	r4, r4, r3
   19e5c:	0017      	movs	r7, r2
   19e5e:	2601      	movs	r6, #1
   19e60:	0223      	lsls	r3, r4, #8
   19e62:	d5a6      	bpl.n	19db2 <__aeabi_dadd+0x17a>
   19e64:	2602      	movs	r6, #2
   19e66:	e7d5      	b.n	19e14 <__aeabi_dadd+0x1dc>
   19e68:	2d00      	cmp	r5, #0
   19e6a:	d16e      	bne.n	19f4a <__aeabi_dadd+0x312>
   19e6c:	1c70      	adds	r0, r6, #1
   19e6e:	0540      	lsls	r0, r0, #21
   19e70:	0d40      	lsrs	r0, r0, #21
   19e72:	2801      	cmp	r0, #1
   19e74:	dc00      	bgt.n	19e78 <__aeabi_dadd+0x240>
   19e76:	e0f9      	b.n	1a06c <__aeabi_dadd+0x434>
   19e78:	1ab8      	subs	r0, r7, r2
   19e7a:	4684      	mov	ip, r0
   19e7c:	4287      	cmp	r7, r0
   19e7e:	4180      	sbcs	r0, r0
   19e80:	1ae5      	subs	r5, r4, r3
   19e82:	4240      	negs	r0, r0
   19e84:	1a2d      	subs	r5, r5, r0
   19e86:	0228      	lsls	r0, r5, #8
   19e88:	d400      	bmi.n	19e8c <__aeabi_dadd+0x254>
   19e8a:	e089      	b.n	19fa0 <__aeabi_dadd+0x368>
   19e8c:	1bd7      	subs	r7, r2, r7
   19e8e:	42ba      	cmp	r2, r7
   19e90:	4192      	sbcs	r2, r2
   19e92:	1b1c      	subs	r4, r3, r4
   19e94:	4252      	negs	r2, r2
   19e96:	1aa5      	subs	r5, r4, r2
   19e98:	46d8      	mov	r8, fp
   19e9a:	e729      	b.n	19cf0 <__aeabi_dadd+0xb8>
   19e9c:	4645      	mov	r5, r8
   19e9e:	2400      	movs	r4, #0
   19ea0:	2700      	movs	r7, #0
   19ea2:	e76a      	b.n	19d7a <__aeabi_dadd+0x142>
   19ea4:	4c45      	ldr	r4, [pc, #276]	; (19fbc <__aeabi_dadd+0x384>)
   19ea6:	1af6      	subs	r6, r6, r3
   19ea8:	402c      	ands	r4, r5
   19eaa:	e749      	b.n	19d40 <__aeabi_dadd+0x108>
   19eac:	003d      	movs	r5, r7
   19eae:	3828      	subs	r0, #40	; 0x28
   19eb0:	4085      	lsls	r5, r0
   19eb2:	2700      	movs	r7, #0
   19eb4:	e72e      	b.n	19d14 <__aeabi_dadd+0xdc>
   19eb6:	0038      	movs	r0, r7
   19eb8:	f001 fb04 	bl	1b4c4 <__clzsi2>
   19ebc:	3020      	adds	r0, #32
   19ebe:	e71d      	b.n	19cfc <__aeabi_dadd+0xc4>
   19ec0:	430a      	orrs	r2, r1
   19ec2:	1e51      	subs	r1, r2, #1
   19ec4:	418a      	sbcs	r2, r1
   19ec6:	2100      	movs	r1, #0
   19ec8:	e707      	b.n	19cda <__aeabi_dadd+0xa2>
   19eca:	2b00      	cmp	r3, #0
   19ecc:	d000      	beq.n	19ed0 <__aeabi_dadd+0x298>
   19ece:	e0f3      	b.n	1a0b8 <__aeabi_dadd+0x480>
   19ed0:	1c70      	adds	r0, r6, #1
   19ed2:	0543      	lsls	r3, r0, #21
   19ed4:	0d5b      	lsrs	r3, r3, #21
   19ed6:	2b01      	cmp	r3, #1
   19ed8:	dc00      	bgt.n	19edc <__aeabi_dadd+0x2a4>
   19eda:	e0ad      	b.n	1a038 <__aeabi_dadd+0x400>
   19edc:	4b36      	ldr	r3, [pc, #216]	; (19fb8 <__aeabi_dadd+0x380>)
   19ede:	4298      	cmp	r0, r3
   19ee0:	d100      	bne.n	19ee4 <__aeabi_dadd+0x2ac>
   19ee2:	e0d1      	b.n	1a088 <__aeabi_dadd+0x450>
   19ee4:	18ba      	adds	r2, r7, r2
   19ee6:	42ba      	cmp	r2, r7
   19ee8:	41bf      	sbcs	r7, r7
   19eea:	1864      	adds	r4, r4, r1
   19eec:	427f      	negs	r7, r7
   19eee:	19e4      	adds	r4, r4, r7
   19ef0:	07e7      	lsls	r7, r4, #31
   19ef2:	0852      	lsrs	r2, r2, #1
   19ef4:	4317      	orrs	r7, r2
   19ef6:	0864      	lsrs	r4, r4, #1
   19ef8:	0006      	movs	r6, r0
   19efa:	e721      	b.n	19d40 <__aeabi_dadd+0x108>
   19efc:	482e      	ldr	r0, [pc, #184]	; (19fb8 <__aeabi_dadd+0x380>)
   19efe:	4285      	cmp	r5, r0
   19f00:	d100      	bne.n	19f04 <__aeabi_dadd+0x2cc>
   19f02:	e093      	b.n	1a02c <__aeabi_dadd+0x3f4>
   19f04:	001d      	movs	r5, r3
   19f06:	e6d0      	b.n	19caa <__aeabi_dadd+0x72>
   19f08:	0029      	movs	r1, r5
   19f0a:	3e1f      	subs	r6, #31
   19f0c:	40f1      	lsrs	r1, r6
   19f0e:	2b20      	cmp	r3, #32
   19f10:	d100      	bne.n	19f14 <__aeabi_dadd+0x2dc>
   19f12:	e08d      	b.n	1a030 <__aeabi_dadd+0x3f8>
   19f14:	2240      	movs	r2, #64	; 0x40
   19f16:	1ad3      	subs	r3, r2, r3
   19f18:	409d      	lsls	r5, r3
   19f1a:	432f      	orrs	r7, r5
   19f1c:	1e7d      	subs	r5, r7, #1
   19f1e:	41af      	sbcs	r7, r5
   19f20:	2400      	movs	r4, #0
   19f22:	430f      	orrs	r7, r1
   19f24:	2600      	movs	r6, #0
   19f26:	e744      	b.n	19db2 <__aeabi_dadd+0x17a>
   19f28:	002b      	movs	r3, r5
   19f2a:	0008      	movs	r0, r1
   19f2c:	3b20      	subs	r3, #32
   19f2e:	40d8      	lsrs	r0, r3
   19f30:	0003      	movs	r3, r0
   19f32:	2d20      	cmp	r5, #32
   19f34:	d100      	bne.n	19f38 <__aeabi_dadd+0x300>
   19f36:	e07d      	b.n	1a034 <__aeabi_dadd+0x3fc>
   19f38:	2040      	movs	r0, #64	; 0x40
   19f3a:	1b45      	subs	r5, r0, r5
   19f3c:	40a9      	lsls	r1, r5
   19f3e:	430a      	orrs	r2, r1
   19f40:	1e51      	subs	r1, r2, #1
   19f42:	418a      	sbcs	r2, r1
   19f44:	2100      	movs	r1, #0
   19f46:	431a      	orrs	r2, r3
   19f48:	e6c7      	b.n	19cda <__aeabi_dadd+0xa2>
   19f4a:	2e00      	cmp	r6, #0
   19f4c:	d050      	beq.n	19ff0 <__aeabi_dadd+0x3b8>
   19f4e:	4e1a      	ldr	r6, [pc, #104]	; (19fb8 <__aeabi_dadd+0x380>)
   19f50:	42b0      	cmp	r0, r6
   19f52:	d057      	beq.n	1a004 <__aeabi_dadd+0x3cc>
   19f54:	2680      	movs	r6, #128	; 0x80
   19f56:	426b      	negs	r3, r5
   19f58:	4699      	mov	r9, r3
   19f5a:	0436      	lsls	r6, r6, #16
   19f5c:	4334      	orrs	r4, r6
   19f5e:	464b      	mov	r3, r9
   19f60:	2b38      	cmp	r3, #56	; 0x38
   19f62:	dd00      	ble.n	19f66 <__aeabi_dadd+0x32e>
   19f64:	e0d6      	b.n	1a114 <__aeabi_dadd+0x4dc>
   19f66:	2b1f      	cmp	r3, #31
   19f68:	dd00      	ble.n	19f6c <__aeabi_dadd+0x334>
   19f6a:	e135      	b.n	1a1d8 <__aeabi_dadd+0x5a0>
   19f6c:	2620      	movs	r6, #32
   19f6e:	1af5      	subs	r5, r6, r3
   19f70:	0026      	movs	r6, r4
   19f72:	40ae      	lsls	r6, r5
   19f74:	46b2      	mov	sl, r6
   19f76:	003e      	movs	r6, r7
   19f78:	40de      	lsrs	r6, r3
   19f7a:	46ac      	mov	ip, r5
   19f7c:	0035      	movs	r5, r6
   19f7e:	4656      	mov	r6, sl
   19f80:	432e      	orrs	r6, r5
   19f82:	4665      	mov	r5, ip
   19f84:	40af      	lsls	r7, r5
   19f86:	1e7d      	subs	r5, r7, #1
   19f88:	41af      	sbcs	r7, r5
   19f8a:	40dc      	lsrs	r4, r3
   19f8c:	4337      	orrs	r7, r6
   19f8e:	1bd7      	subs	r7, r2, r7
   19f90:	42ba      	cmp	r2, r7
   19f92:	4192      	sbcs	r2, r2
   19f94:	1b0c      	subs	r4, r1, r4
   19f96:	4252      	negs	r2, r2
   19f98:	1aa4      	subs	r4, r4, r2
   19f9a:	0006      	movs	r6, r0
   19f9c:	46d8      	mov	r8, fp
   19f9e:	e6a3      	b.n	19ce8 <__aeabi_dadd+0xb0>
   19fa0:	4664      	mov	r4, ip
   19fa2:	4667      	mov	r7, ip
   19fa4:	432c      	orrs	r4, r5
   19fa6:	d000      	beq.n	19faa <__aeabi_dadd+0x372>
   19fa8:	e6a2      	b.n	19cf0 <__aeabi_dadd+0xb8>
   19faa:	2500      	movs	r5, #0
   19fac:	2600      	movs	r6, #0
   19fae:	2700      	movs	r7, #0
   19fb0:	e706      	b.n	19dc0 <__aeabi_dadd+0x188>
   19fb2:	001e      	movs	r6, r3
   19fb4:	e6c4      	b.n	19d40 <__aeabi_dadd+0x108>
   19fb6:	46c0      	nop			; (mov r8, r8)
   19fb8:	000007ff 	.word	0x000007ff
   19fbc:	ff7fffff 	.word	0xff7fffff
   19fc0:	800fffff 	.word	0x800fffff
   19fc4:	2b1f      	cmp	r3, #31
   19fc6:	dc63      	bgt.n	1a090 <__aeabi_dadd+0x458>
   19fc8:	2020      	movs	r0, #32
   19fca:	1ac3      	subs	r3, r0, r3
   19fcc:	0008      	movs	r0, r1
   19fce:	4098      	lsls	r0, r3
   19fd0:	469c      	mov	ip, r3
   19fd2:	4683      	mov	fp, r0
   19fd4:	4653      	mov	r3, sl
   19fd6:	0010      	movs	r0, r2
   19fd8:	40d8      	lsrs	r0, r3
   19fda:	0003      	movs	r3, r0
   19fdc:	4658      	mov	r0, fp
   19fde:	4318      	orrs	r0, r3
   19fe0:	4663      	mov	r3, ip
   19fe2:	409a      	lsls	r2, r3
   19fe4:	1e53      	subs	r3, r2, #1
   19fe6:	419a      	sbcs	r2, r3
   19fe8:	4653      	mov	r3, sl
   19fea:	4302      	orrs	r2, r0
   19fec:	40d9      	lsrs	r1, r3
   19fee:	e703      	b.n	19df8 <__aeabi_dadd+0x1c0>
   19ff0:	0026      	movs	r6, r4
   19ff2:	433e      	orrs	r6, r7
   19ff4:	d006      	beq.n	1a004 <__aeabi_dadd+0x3cc>
   19ff6:	43eb      	mvns	r3, r5
   19ff8:	4699      	mov	r9, r3
   19ffa:	2b00      	cmp	r3, #0
   19ffc:	d0c7      	beq.n	19f8e <__aeabi_dadd+0x356>
   19ffe:	4e94      	ldr	r6, [pc, #592]	; (1a250 <__aeabi_dadd+0x618>)
   1a000:	42b0      	cmp	r0, r6
   1a002:	d1ac      	bne.n	19f5e <__aeabi_dadd+0x326>
   1a004:	000c      	movs	r4, r1
   1a006:	0017      	movs	r7, r2
   1a008:	0006      	movs	r6, r0
   1a00a:	46d8      	mov	r8, fp
   1a00c:	e698      	b.n	19d40 <__aeabi_dadd+0x108>
   1a00e:	4b90      	ldr	r3, [pc, #576]	; (1a250 <__aeabi_dadd+0x618>)
   1a010:	459a      	cmp	sl, r3
   1a012:	d00b      	beq.n	1a02c <__aeabi_dadd+0x3f4>
   1a014:	4682      	mov	sl, r0
   1a016:	e6e7      	b.n	19de8 <__aeabi_dadd+0x1b0>
   1a018:	2800      	cmp	r0, #0
   1a01a:	d000      	beq.n	1a01e <__aeabi_dadd+0x3e6>
   1a01c:	e09e      	b.n	1a15c <__aeabi_dadd+0x524>
   1a01e:	0018      	movs	r0, r3
   1a020:	4310      	orrs	r0, r2
   1a022:	d100      	bne.n	1a026 <__aeabi_dadd+0x3ee>
   1a024:	e0e9      	b.n	1a1fa <__aeabi_dadd+0x5c2>
   1a026:	001c      	movs	r4, r3
   1a028:	0017      	movs	r7, r2
   1a02a:	46d8      	mov	r8, fp
   1a02c:	4e88      	ldr	r6, [pc, #544]	; (1a250 <__aeabi_dadd+0x618>)
   1a02e:	e687      	b.n	19d40 <__aeabi_dadd+0x108>
   1a030:	2500      	movs	r5, #0
   1a032:	e772      	b.n	19f1a <__aeabi_dadd+0x2e2>
   1a034:	2100      	movs	r1, #0
   1a036:	e782      	b.n	19f3e <__aeabi_dadd+0x306>
   1a038:	0023      	movs	r3, r4
   1a03a:	433b      	orrs	r3, r7
   1a03c:	2e00      	cmp	r6, #0
   1a03e:	d000      	beq.n	1a042 <__aeabi_dadd+0x40a>
   1a040:	e0ab      	b.n	1a19a <__aeabi_dadd+0x562>
   1a042:	2b00      	cmp	r3, #0
   1a044:	d100      	bne.n	1a048 <__aeabi_dadd+0x410>
   1a046:	e0e7      	b.n	1a218 <__aeabi_dadd+0x5e0>
   1a048:	000b      	movs	r3, r1
   1a04a:	4313      	orrs	r3, r2
   1a04c:	d100      	bne.n	1a050 <__aeabi_dadd+0x418>
   1a04e:	e677      	b.n	19d40 <__aeabi_dadd+0x108>
   1a050:	18ba      	adds	r2, r7, r2
   1a052:	42ba      	cmp	r2, r7
   1a054:	41bf      	sbcs	r7, r7
   1a056:	1864      	adds	r4, r4, r1
   1a058:	427f      	negs	r7, r7
   1a05a:	19e4      	adds	r4, r4, r7
   1a05c:	0223      	lsls	r3, r4, #8
   1a05e:	d400      	bmi.n	1a062 <__aeabi_dadd+0x42a>
   1a060:	e0f2      	b.n	1a248 <__aeabi_dadd+0x610>
   1a062:	4b7c      	ldr	r3, [pc, #496]	; (1a254 <__aeabi_dadd+0x61c>)
   1a064:	0017      	movs	r7, r2
   1a066:	401c      	ands	r4, r3
   1a068:	0006      	movs	r6, r0
   1a06a:	e669      	b.n	19d40 <__aeabi_dadd+0x108>
   1a06c:	0020      	movs	r0, r4
   1a06e:	4338      	orrs	r0, r7
   1a070:	2e00      	cmp	r6, #0
   1a072:	d1d1      	bne.n	1a018 <__aeabi_dadd+0x3e0>
   1a074:	2800      	cmp	r0, #0
   1a076:	d15b      	bne.n	1a130 <__aeabi_dadd+0x4f8>
   1a078:	001c      	movs	r4, r3
   1a07a:	4314      	orrs	r4, r2
   1a07c:	d100      	bne.n	1a080 <__aeabi_dadd+0x448>
   1a07e:	e0a8      	b.n	1a1d2 <__aeabi_dadd+0x59a>
   1a080:	001c      	movs	r4, r3
   1a082:	0017      	movs	r7, r2
   1a084:	46d8      	mov	r8, fp
   1a086:	e65b      	b.n	19d40 <__aeabi_dadd+0x108>
   1a088:	0006      	movs	r6, r0
   1a08a:	2400      	movs	r4, #0
   1a08c:	2700      	movs	r7, #0
   1a08e:	e697      	b.n	19dc0 <__aeabi_dadd+0x188>
   1a090:	4650      	mov	r0, sl
   1a092:	000b      	movs	r3, r1
   1a094:	3820      	subs	r0, #32
   1a096:	40c3      	lsrs	r3, r0
   1a098:	4699      	mov	r9, r3
   1a09a:	4653      	mov	r3, sl
   1a09c:	2b20      	cmp	r3, #32
   1a09e:	d100      	bne.n	1a0a2 <__aeabi_dadd+0x46a>
   1a0a0:	e095      	b.n	1a1ce <__aeabi_dadd+0x596>
   1a0a2:	2340      	movs	r3, #64	; 0x40
   1a0a4:	4650      	mov	r0, sl
   1a0a6:	1a1b      	subs	r3, r3, r0
   1a0a8:	4099      	lsls	r1, r3
   1a0aa:	430a      	orrs	r2, r1
   1a0ac:	1e51      	subs	r1, r2, #1
   1a0ae:	418a      	sbcs	r2, r1
   1a0b0:	464b      	mov	r3, r9
   1a0b2:	2100      	movs	r1, #0
   1a0b4:	431a      	orrs	r2, r3
   1a0b6:	e69f      	b.n	19df8 <__aeabi_dadd+0x1c0>
   1a0b8:	2e00      	cmp	r6, #0
   1a0ba:	d130      	bne.n	1a11e <__aeabi_dadd+0x4e6>
   1a0bc:	0026      	movs	r6, r4
   1a0be:	433e      	orrs	r6, r7
   1a0c0:	d067      	beq.n	1a192 <__aeabi_dadd+0x55a>
   1a0c2:	43db      	mvns	r3, r3
   1a0c4:	469a      	mov	sl, r3
   1a0c6:	2b00      	cmp	r3, #0
   1a0c8:	d01c      	beq.n	1a104 <__aeabi_dadd+0x4cc>
   1a0ca:	4e61      	ldr	r6, [pc, #388]	; (1a250 <__aeabi_dadd+0x618>)
   1a0cc:	42b0      	cmp	r0, r6
   1a0ce:	d060      	beq.n	1a192 <__aeabi_dadd+0x55a>
   1a0d0:	4653      	mov	r3, sl
   1a0d2:	2b38      	cmp	r3, #56	; 0x38
   1a0d4:	dd00      	ble.n	1a0d8 <__aeabi_dadd+0x4a0>
   1a0d6:	e096      	b.n	1a206 <__aeabi_dadd+0x5ce>
   1a0d8:	2b1f      	cmp	r3, #31
   1a0da:	dd00      	ble.n	1a0de <__aeabi_dadd+0x4a6>
   1a0dc:	e09f      	b.n	1a21e <__aeabi_dadd+0x5e6>
   1a0de:	2620      	movs	r6, #32
   1a0e0:	1af3      	subs	r3, r6, r3
   1a0e2:	0026      	movs	r6, r4
   1a0e4:	409e      	lsls	r6, r3
   1a0e6:	469c      	mov	ip, r3
   1a0e8:	46b3      	mov	fp, r6
   1a0ea:	4653      	mov	r3, sl
   1a0ec:	003e      	movs	r6, r7
   1a0ee:	40de      	lsrs	r6, r3
   1a0f0:	0033      	movs	r3, r6
   1a0f2:	465e      	mov	r6, fp
   1a0f4:	431e      	orrs	r6, r3
   1a0f6:	4663      	mov	r3, ip
   1a0f8:	409f      	lsls	r7, r3
   1a0fa:	1e7b      	subs	r3, r7, #1
   1a0fc:	419f      	sbcs	r7, r3
   1a0fe:	4653      	mov	r3, sl
   1a100:	40dc      	lsrs	r4, r3
   1a102:	4337      	orrs	r7, r6
   1a104:	18bf      	adds	r7, r7, r2
   1a106:	4297      	cmp	r7, r2
   1a108:	4192      	sbcs	r2, r2
   1a10a:	1864      	adds	r4, r4, r1
   1a10c:	4252      	negs	r2, r2
   1a10e:	18a4      	adds	r4, r4, r2
   1a110:	0006      	movs	r6, r0
   1a112:	e678      	b.n	19e06 <__aeabi_dadd+0x1ce>
   1a114:	4327      	orrs	r7, r4
   1a116:	1e7c      	subs	r4, r7, #1
   1a118:	41a7      	sbcs	r7, r4
   1a11a:	2400      	movs	r4, #0
   1a11c:	e737      	b.n	19f8e <__aeabi_dadd+0x356>
   1a11e:	4e4c      	ldr	r6, [pc, #304]	; (1a250 <__aeabi_dadd+0x618>)
   1a120:	42b0      	cmp	r0, r6
   1a122:	d036      	beq.n	1a192 <__aeabi_dadd+0x55a>
   1a124:	2680      	movs	r6, #128	; 0x80
   1a126:	425b      	negs	r3, r3
   1a128:	0436      	lsls	r6, r6, #16
   1a12a:	469a      	mov	sl, r3
   1a12c:	4334      	orrs	r4, r6
   1a12e:	e7cf      	b.n	1a0d0 <__aeabi_dadd+0x498>
   1a130:	0018      	movs	r0, r3
   1a132:	4310      	orrs	r0, r2
   1a134:	d100      	bne.n	1a138 <__aeabi_dadd+0x500>
   1a136:	e603      	b.n	19d40 <__aeabi_dadd+0x108>
   1a138:	1ab8      	subs	r0, r7, r2
   1a13a:	4684      	mov	ip, r0
   1a13c:	4567      	cmp	r7, ip
   1a13e:	41ad      	sbcs	r5, r5
   1a140:	1ae0      	subs	r0, r4, r3
   1a142:	426d      	negs	r5, r5
   1a144:	1b40      	subs	r0, r0, r5
   1a146:	0205      	lsls	r5, r0, #8
   1a148:	d400      	bmi.n	1a14c <__aeabi_dadd+0x514>
   1a14a:	e62c      	b.n	19da6 <__aeabi_dadd+0x16e>
   1a14c:	1bd7      	subs	r7, r2, r7
   1a14e:	42ba      	cmp	r2, r7
   1a150:	4192      	sbcs	r2, r2
   1a152:	1b1c      	subs	r4, r3, r4
   1a154:	4252      	negs	r2, r2
   1a156:	1aa4      	subs	r4, r4, r2
   1a158:	46d8      	mov	r8, fp
   1a15a:	e5f1      	b.n	19d40 <__aeabi_dadd+0x108>
   1a15c:	0018      	movs	r0, r3
   1a15e:	4310      	orrs	r0, r2
   1a160:	d100      	bne.n	1a164 <__aeabi_dadd+0x52c>
   1a162:	e763      	b.n	1a02c <__aeabi_dadd+0x3f4>
   1a164:	08f8      	lsrs	r0, r7, #3
   1a166:	0767      	lsls	r7, r4, #29
   1a168:	4307      	orrs	r7, r0
   1a16a:	2080      	movs	r0, #128	; 0x80
   1a16c:	08e4      	lsrs	r4, r4, #3
   1a16e:	0300      	lsls	r0, r0, #12
   1a170:	4204      	tst	r4, r0
   1a172:	d008      	beq.n	1a186 <__aeabi_dadd+0x54e>
   1a174:	08dd      	lsrs	r5, r3, #3
   1a176:	4205      	tst	r5, r0
   1a178:	d105      	bne.n	1a186 <__aeabi_dadd+0x54e>
   1a17a:	08d2      	lsrs	r2, r2, #3
   1a17c:	0759      	lsls	r1, r3, #29
   1a17e:	4311      	orrs	r1, r2
   1a180:	000f      	movs	r7, r1
   1a182:	002c      	movs	r4, r5
   1a184:	46d8      	mov	r8, fp
   1a186:	0f7b      	lsrs	r3, r7, #29
   1a188:	00e4      	lsls	r4, r4, #3
   1a18a:	431c      	orrs	r4, r3
   1a18c:	00ff      	lsls	r7, r7, #3
   1a18e:	4e30      	ldr	r6, [pc, #192]	; (1a250 <__aeabi_dadd+0x618>)
   1a190:	e5d6      	b.n	19d40 <__aeabi_dadd+0x108>
   1a192:	000c      	movs	r4, r1
   1a194:	0017      	movs	r7, r2
   1a196:	0006      	movs	r6, r0
   1a198:	e5d2      	b.n	19d40 <__aeabi_dadd+0x108>
   1a19a:	2b00      	cmp	r3, #0
   1a19c:	d038      	beq.n	1a210 <__aeabi_dadd+0x5d8>
   1a19e:	000b      	movs	r3, r1
   1a1a0:	4313      	orrs	r3, r2
   1a1a2:	d100      	bne.n	1a1a6 <__aeabi_dadd+0x56e>
   1a1a4:	e742      	b.n	1a02c <__aeabi_dadd+0x3f4>
   1a1a6:	08f8      	lsrs	r0, r7, #3
   1a1a8:	0767      	lsls	r7, r4, #29
   1a1aa:	4307      	orrs	r7, r0
   1a1ac:	2080      	movs	r0, #128	; 0x80
   1a1ae:	08e4      	lsrs	r4, r4, #3
   1a1b0:	0300      	lsls	r0, r0, #12
   1a1b2:	4204      	tst	r4, r0
   1a1b4:	d0e7      	beq.n	1a186 <__aeabi_dadd+0x54e>
   1a1b6:	08cb      	lsrs	r3, r1, #3
   1a1b8:	4203      	tst	r3, r0
   1a1ba:	d1e4      	bne.n	1a186 <__aeabi_dadd+0x54e>
   1a1bc:	08d2      	lsrs	r2, r2, #3
   1a1be:	0749      	lsls	r1, r1, #29
   1a1c0:	4311      	orrs	r1, r2
   1a1c2:	000f      	movs	r7, r1
   1a1c4:	001c      	movs	r4, r3
   1a1c6:	e7de      	b.n	1a186 <__aeabi_dadd+0x54e>
   1a1c8:	2700      	movs	r7, #0
   1a1ca:	2400      	movs	r4, #0
   1a1cc:	e5d5      	b.n	19d7a <__aeabi_dadd+0x142>
   1a1ce:	2100      	movs	r1, #0
   1a1d0:	e76b      	b.n	1a0aa <__aeabi_dadd+0x472>
   1a1d2:	2500      	movs	r5, #0
   1a1d4:	2700      	movs	r7, #0
   1a1d6:	e5f3      	b.n	19dc0 <__aeabi_dadd+0x188>
   1a1d8:	464e      	mov	r6, r9
   1a1da:	0025      	movs	r5, r4
   1a1dc:	3e20      	subs	r6, #32
   1a1de:	40f5      	lsrs	r5, r6
   1a1e0:	464b      	mov	r3, r9
   1a1e2:	002e      	movs	r6, r5
   1a1e4:	2b20      	cmp	r3, #32
   1a1e6:	d02d      	beq.n	1a244 <__aeabi_dadd+0x60c>
   1a1e8:	2540      	movs	r5, #64	; 0x40
   1a1ea:	1aed      	subs	r5, r5, r3
   1a1ec:	40ac      	lsls	r4, r5
   1a1ee:	4327      	orrs	r7, r4
   1a1f0:	1e7c      	subs	r4, r7, #1
   1a1f2:	41a7      	sbcs	r7, r4
   1a1f4:	2400      	movs	r4, #0
   1a1f6:	4337      	orrs	r7, r6
   1a1f8:	e6c9      	b.n	19f8e <__aeabi_dadd+0x356>
   1a1fa:	2480      	movs	r4, #128	; 0x80
   1a1fc:	2500      	movs	r5, #0
   1a1fe:	0324      	lsls	r4, r4, #12
   1a200:	4e13      	ldr	r6, [pc, #76]	; (1a250 <__aeabi_dadd+0x618>)
   1a202:	2700      	movs	r7, #0
   1a204:	e5dc      	b.n	19dc0 <__aeabi_dadd+0x188>
   1a206:	4327      	orrs	r7, r4
   1a208:	1e7c      	subs	r4, r7, #1
   1a20a:	41a7      	sbcs	r7, r4
   1a20c:	2400      	movs	r4, #0
   1a20e:	e779      	b.n	1a104 <__aeabi_dadd+0x4cc>
   1a210:	000c      	movs	r4, r1
   1a212:	0017      	movs	r7, r2
   1a214:	4e0e      	ldr	r6, [pc, #56]	; (1a250 <__aeabi_dadd+0x618>)
   1a216:	e593      	b.n	19d40 <__aeabi_dadd+0x108>
   1a218:	000c      	movs	r4, r1
   1a21a:	0017      	movs	r7, r2
   1a21c:	e590      	b.n	19d40 <__aeabi_dadd+0x108>
   1a21e:	4656      	mov	r6, sl
   1a220:	0023      	movs	r3, r4
   1a222:	3e20      	subs	r6, #32
   1a224:	40f3      	lsrs	r3, r6
   1a226:	4699      	mov	r9, r3
   1a228:	4653      	mov	r3, sl
   1a22a:	2b20      	cmp	r3, #32
   1a22c:	d00e      	beq.n	1a24c <__aeabi_dadd+0x614>
   1a22e:	2340      	movs	r3, #64	; 0x40
   1a230:	4656      	mov	r6, sl
   1a232:	1b9b      	subs	r3, r3, r6
   1a234:	409c      	lsls	r4, r3
   1a236:	4327      	orrs	r7, r4
   1a238:	1e7c      	subs	r4, r7, #1
   1a23a:	41a7      	sbcs	r7, r4
   1a23c:	464b      	mov	r3, r9
   1a23e:	2400      	movs	r4, #0
   1a240:	431f      	orrs	r7, r3
   1a242:	e75f      	b.n	1a104 <__aeabi_dadd+0x4cc>
   1a244:	2400      	movs	r4, #0
   1a246:	e7d2      	b.n	1a1ee <__aeabi_dadd+0x5b6>
   1a248:	0017      	movs	r7, r2
   1a24a:	e5b2      	b.n	19db2 <__aeabi_dadd+0x17a>
   1a24c:	2400      	movs	r4, #0
   1a24e:	e7f2      	b.n	1a236 <__aeabi_dadd+0x5fe>
   1a250:	000007ff 	.word	0x000007ff
   1a254:	ff7fffff 	.word	0xff7fffff

0001a258 <__aeabi_ddiv>:
   1a258:	b5f0      	push	{r4, r5, r6, r7, lr}
   1a25a:	4657      	mov	r7, sl
   1a25c:	4645      	mov	r5, r8
   1a25e:	46de      	mov	lr, fp
   1a260:	464e      	mov	r6, r9
   1a262:	b5e0      	push	{r5, r6, r7, lr}
   1a264:	004c      	lsls	r4, r1, #1
   1a266:	030e      	lsls	r6, r1, #12
   1a268:	b087      	sub	sp, #28
   1a26a:	4683      	mov	fp, r0
   1a26c:	4692      	mov	sl, r2
   1a26e:	001d      	movs	r5, r3
   1a270:	4680      	mov	r8, r0
   1a272:	0b36      	lsrs	r6, r6, #12
   1a274:	0d64      	lsrs	r4, r4, #21
   1a276:	0fcf      	lsrs	r7, r1, #31
   1a278:	2c00      	cmp	r4, #0
   1a27a:	d04f      	beq.n	1a31c <__aeabi_ddiv+0xc4>
   1a27c:	4b6f      	ldr	r3, [pc, #444]	; (1a43c <__aeabi_ddiv+0x1e4>)
   1a27e:	429c      	cmp	r4, r3
   1a280:	d035      	beq.n	1a2ee <__aeabi_ddiv+0x96>
   1a282:	2380      	movs	r3, #128	; 0x80
   1a284:	0f42      	lsrs	r2, r0, #29
   1a286:	041b      	lsls	r3, r3, #16
   1a288:	00f6      	lsls	r6, r6, #3
   1a28a:	4313      	orrs	r3, r2
   1a28c:	4333      	orrs	r3, r6
   1a28e:	4699      	mov	r9, r3
   1a290:	00c3      	lsls	r3, r0, #3
   1a292:	4698      	mov	r8, r3
   1a294:	4b6a      	ldr	r3, [pc, #424]	; (1a440 <__aeabi_ddiv+0x1e8>)
   1a296:	2600      	movs	r6, #0
   1a298:	469c      	mov	ip, r3
   1a29a:	2300      	movs	r3, #0
   1a29c:	4464      	add	r4, ip
   1a29e:	9303      	str	r3, [sp, #12]
   1a2a0:	032b      	lsls	r3, r5, #12
   1a2a2:	0b1b      	lsrs	r3, r3, #12
   1a2a4:	469b      	mov	fp, r3
   1a2a6:	006b      	lsls	r3, r5, #1
   1a2a8:	0fed      	lsrs	r5, r5, #31
   1a2aa:	4650      	mov	r0, sl
   1a2ac:	0d5b      	lsrs	r3, r3, #21
   1a2ae:	9501      	str	r5, [sp, #4]
   1a2b0:	d05e      	beq.n	1a370 <__aeabi_ddiv+0x118>
   1a2b2:	4a62      	ldr	r2, [pc, #392]	; (1a43c <__aeabi_ddiv+0x1e4>)
   1a2b4:	4293      	cmp	r3, r2
   1a2b6:	d053      	beq.n	1a360 <__aeabi_ddiv+0x108>
   1a2b8:	465a      	mov	r2, fp
   1a2ba:	00d1      	lsls	r1, r2, #3
   1a2bc:	2280      	movs	r2, #128	; 0x80
   1a2be:	0f40      	lsrs	r0, r0, #29
   1a2c0:	0412      	lsls	r2, r2, #16
   1a2c2:	4302      	orrs	r2, r0
   1a2c4:	430a      	orrs	r2, r1
   1a2c6:	4693      	mov	fp, r2
   1a2c8:	4652      	mov	r2, sl
   1a2ca:	00d1      	lsls	r1, r2, #3
   1a2cc:	4a5c      	ldr	r2, [pc, #368]	; (1a440 <__aeabi_ddiv+0x1e8>)
   1a2ce:	4694      	mov	ip, r2
   1a2d0:	2200      	movs	r2, #0
   1a2d2:	4463      	add	r3, ip
   1a2d4:	0038      	movs	r0, r7
   1a2d6:	4068      	eors	r0, r5
   1a2d8:	4684      	mov	ip, r0
   1a2da:	9002      	str	r0, [sp, #8]
   1a2dc:	1ae4      	subs	r4, r4, r3
   1a2de:	4316      	orrs	r6, r2
   1a2e0:	2e0f      	cmp	r6, #15
   1a2e2:	d900      	bls.n	1a2e6 <__aeabi_ddiv+0x8e>
   1a2e4:	e0b4      	b.n	1a450 <__aeabi_ddiv+0x1f8>
   1a2e6:	4b57      	ldr	r3, [pc, #348]	; (1a444 <__aeabi_ddiv+0x1ec>)
   1a2e8:	00b6      	lsls	r6, r6, #2
   1a2ea:	599b      	ldr	r3, [r3, r6]
   1a2ec:	469f      	mov	pc, r3
   1a2ee:	0003      	movs	r3, r0
   1a2f0:	4333      	orrs	r3, r6
   1a2f2:	4699      	mov	r9, r3
   1a2f4:	d16c      	bne.n	1a3d0 <__aeabi_ddiv+0x178>
   1a2f6:	2300      	movs	r3, #0
   1a2f8:	4698      	mov	r8, r3
   1a2fa:	3302      	adds	r3, #2
   1a2fc:	2608      	movs	r6, #8
   1a2fe:	9303      	str	r3, [sp, #12]
   1a300:	e7ce      	b.n	1a2a0 <__aeabi_ddiv+0x48>
   1a302:	46cb      	mov	fp, r9
   1a304:	4641      	mov	r1, r8
   1a306:	9a03      	ldr	r2, [sp, #12]
   1a308:	9701      	str	r7, [sp, #4]
   1a30a:	2a02      	cmp	r2, #2
   1a30c:	d165      	bne.n	1a3da <__aeabi_ddiv+0x182>
   1a30e:	9b01      	ldr	r3, [sp, #4]
   1a310:	4c4a      	ldr	r4, [pc, #296]	; (1a43c <__aeabi_ddiv+0x1e4>)
   1a312:	469c      	mov	ip, r3
   1a314:	2300      	movs	r3, #0
   1a316:	2200      	movs	r2, #0
   1a318:	4698      	mov	r8, r3
   1a31a:	e06b      	b.n	1a3f4 <__aeabi_ddiv+0x19c>
   1a31c:	0003      	movs	r3, r0
   1a31e:	4333      	orrs	r3, r6
   1a320:	4699      	mov	r9, r3
   1a322:	d04e      	beq.n	1a3c2 <__aeabi_ddiv+0x16a>
   1a324:	2e00      	cmp	r6, #0
   1a326:	d100      	bne.n	1a32a <__aeabi_ddiv+0xd2>
   1a328:	e1bc      	b.n	1a6a4 <__aeabi_ddiv+0x44c>
   1a32a:	0030      	movs	r0, r6
   1a32c:	f001 f8ca 	bl	1b4c4 <__clzsi2>
   1a330:	0003      	movs	r3, r0
   1a332:	3b0b      	subs	r3, #11
   1a334:	2b1c      	cmp	r3, #28
   1a336:	dd00      	ble.n	1a33a <__aeabi_ddiv+0xe2>
   1a338:	e1ac      	b.n	1a694 <__aeabi_ddiv+0x43c>
   1a33a:	221d      	movs	r2, #29
   1a33c:	1ad3      	subs	r3, r2, r3
   1a33e:	465a      	mov	r2, fp
   1a340:	0001      	movs	r1, r0
   1a342:	40da      	lsrs	r2, r3
   1a344:	3908      	subs	r1, #8
   1a346:	408e      	lsls	r6, r1
   1a348:	0013      	movs	r3, r2
   1a34a:	4333      	orrs	r3, r6
   1a34c:	4699      	mov	r9, r3
   1a34e:	465b      	mov	r3, fp
   1a350:	408b      	lsls	r3, r1
   1a352:	4698      	mov	r8, r3
   1a354:	2300      	movs	r3, #0
   1a356:	4c3c      	ldr	r4, [pc, #240]	; (1a448 <__aeabi_ddiv+0x1f0>)
   1a358:	2600      	movs	r6, #0
   1a35a:	1a24      	subs	r4, r4, r0
   1a35c:	9303      	str	r3, [sp, #12]
   1a35e:	e79f      	b.n	1a2a0 <__aeabi_ddiv+0x48>
   1a360:	4651      	mov	r1, sl
   1a362:	465a      	mov	r2, fp
   1a364:	4311      	orrs	r1, r2
   1a366:	d129      	bne.n	1a3bc <__aeabi_ddiv+0x164>
   1a368:	2200      	movs	r2, #0
   1a36a:	4693      	mov	fp, r2
   1a36c:	3202      	adds	r2, #2
   1a36e:	e7b1      	b.n	1a2d4 <__aeabi_ddiv+0x7c>
   1a370:	4659      	mov	r1, fp
   1a372:	4301      	orrs	r1, r0
   1a374:	d01e      	beq.n	1a3b4 <__aeabi_ddiv+0x15c>
   1a376:	465b      	mov	r3, fp
   1a378:	2b00      	cmp	r3, #0
   1a37a:	d100      	bne.n	1a37e <__aeabi_ddiv+0x126>
   1a37c:	e19e      	b.n	1a6bc <__aeabi_ddiv+0x464>
   1a37e:	4658      	mov	r0, fp
   1a380:	f001 f8a0 	bl	1b4c4 <__clzsi2>
   1a384:	0003      	movs	r3, r0
   1a386:	3b0b      	subs	r3, #11
   1a388:	2b1c      	cmp	r3, #28
   1a38a:	dd00      	ble.n	1a38e <__aeabi_ddiv+0x136>
   1a38c:	e18f      	b.n	1a6ae <__aeabi_ddiv+0x456>
   1a38e:	0002      	movs	r2, r0
   1a390:	4659      	mov	r1, fp
   1a392:	3a08      	subs	r2, #8
   1a394:	4091      	lsls	r1, r2
   1a396:	468b      	mov	fp, r1
   1a398:	211d      	movs	r1, #29
   1a39a:	1acb      	subs	r3, r1, r3
   1a39c:	4651      	mov	r1, sl
   1a39e:	40d9      	lsrs	r1, r3
   1a3a0:	000b      	movs	r3, r1
   1a3a2:	4659      	mov	r1, fp
   1a3a4:	430b      	orrs	r3, r1
   1a3a6:	4651      	mov	r1, sl
   1a3a8:	469b      	mov	fp, r3
   1a3aa:	4091      	lsls	r1, r2
   1a3ac:	4b26      	ldr	r3, [pc, #152]	; (1a448 <__aeabi_ddiv+0x1f0>)
   1a3ae:	2200      	movs	r2, #0
   1a3b0:	1a1b      	subs	r3, r3, r0
   1a3b2:	e78f      	b.n	1a2d4 <__aeabi_ddiv+0x7c>
   1a3b4:	2300      	movs	r3, #0
   1a3b6:	2201      	movs	r2, #1
   1a3b8:	469b      	mov	fp, r3
   1a3ba:	e78b      	b.n	1a2d4 <__aeabi_ddiv+0x7c>
   1a3bc:	4651      	mov	r1, sl
   1a3be:	2203      	movs	r2, #3
   1a3c0:	e788      	b.n	1a2d4 <__aeabi_ddiv+0x7c>
   1a3c2:	2300      	movs	r3, #0
   1a3c4:	4698      	mov	r8, r3
   1a3c6:	3301      	adds	r3, #1
   1a3c8:	2604      	movs	r6, #4
   1a3ca:	2400      	movs	r4, #0
   1a3cc:	9303      	str	r3, [sp, #12]
   1a3ce:	e767      	b.n	1a2a0 <__aeabi_ddiv+0x48>
   1a3d0:	2303      	movs	r3, #3
   1a3d2:	46b1      	mov	r9, r6
   1a3d4:	9303      	str	r3, [sp, #12]
   1a3d6:	260c      	movs	r6, #12
   1a3d8:	e762      	b.n	1a2a0 <__aeabi_ddiv+0x48>
   1a3da:	2a03      	cmp	r2, #3
   1a3dc:	d100      	bne.n	1a3e0 <__aeabi_ddiv+0x188>
   1a3de:	e25c      	b.n	1a89a <__aeabi_ddiv+0x642>
   1a3e0:	9b01      	ldr	r3, [sp, #4]
   1a3e2:	2a01      	cmp	r2, #1
   1a3e4:	d000      	beq.n	1a3e8 <__aeabi_ddiv+0x190>
   1a3e6:	e1e4      	b.n	1a7b2 <__aeabi_ddiv+0x55a>
   1a3e8:	4013      	ands	r3, r2
   1a3ea:	469c      	mov	ip, r3
   1a3ec:	2300      	movs	r3, #0
   1a3ee:	2400      	movs	r4, #0
   1a3f0:	2200      	movs	r2, #0
   1a3f2:	4698      	mov	r8, r3
   1a3f4:	2100      	movs	r1, #0
   1a3f6:	0312      	lsls	r2, r2, #12
   1a3f8:	0b13      	lsrs	r3, r2, #12
   1a3fa:	0d0a      	lsrs	r2, r1, #20
   1a3fc:	0512      	lsls	r2, r2, #20
   1a3fe:	431a      	orrs	r2, r3
   1a400:	0523      	lsls	r3, r4, #20
   1a402:	4c12      	ldr	r4, [pc, #72]	; (1a44c <__aeabi_ddiv+0x1f4>)
   1a404:	4640      	mov	r0, r8
   1a406:	4022      	ands	r2, r4
   1a408:	4313      	orrs	r3, r2
   1a40a:	4662      	mov	r2, ip
   1a40c:	005b      	lsls	r3, r3, #1
   1a40e:	07d2      	lsls	r2, r2, #31
   1a410:	085b      	lsrs	r3, r3, #1
   1a412:	4313      	orrs	r3, r2
   1a414:	0019      	movs	r1, r3
   1a416:	b007      	add	sp, #28
   1a418:	bc3c      	pop	{r2, r3, r4, r5}
   1a41a:	4690      	mov	r8, r2
   1a41c:	4699      	mov	r9, r3
   1a41e:	46a2      	mov	sl, r4
   1a420:	46ab      	mov	fp, r5
   1a422:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1a424:	2300      	movs	r3, #0
   1a426:	2280      	movs	r2, #128	; 0x80
   1a428:	469c      	mov	ip, r3
   1a42a:	0312      	lsls	r2, r2, #12
   1a42c:	4698      	mov	r8, r3
   1a42e:	4c03      	ldr	r4, [pc, #12]	; (1a43c <__aeabi_ddiv+0x1e4>)
   1a430:	e7e0      	b.n	1a3f4 <__aeabi_ddiv+0x19c>
   1a432:	2300      	movs	r3, #0
   1a434:	4c01      	ldr	r4, [pc, #4]	; (1a43c <__aeabi_ddiv+0x1e4>)
   1a436:	2200      	movs	r2, #0
   1a438:	4698      	mov	r8, r3
   1a43a:	e7db      	b.n	1a3f4 <__aeabi_ddiv+0x19c>
   1a43c:	000007ff 	.word	0x000007ff
   1a440:	fffffc01 	.word	0xfffffc01
   1a444:	0001c1ac 	.word	0x0001c1ac
   1a448:	fffffc0d 	.word	0xfffffc0d
   1a44c:	800fffff 	.word	0x800fffff
   1a450:	45d9      	cmp	r9, fp
   1a452:	d900      	bls.n	1a456 <__aeabi_ddiv+0x1fe>
   1a454:	e139      	b.n	1a6ca <__aeabi_ddiv+0x472>
   1a456:	d100      	bne.n	1a45a <__aeabi_ddiv+0x202>
   1a458:	e134      	b.n	1a6c4 <__aeabi_ddiv+0x46c>
   1a45a:	2300      	movs	r3, #0
   1a45c:	4646      	mov	r6, r8
   1a45e:	464d      	mov	r5, r9
   1a460:	469a      	mov	sl, r3
   1a462:	3c01      	subs	r4, #1
   1a464:	465b      	mov	r3, fp
   1a466:	0e0a      	lsrs	r2, r1, #24
   1a468:	021b      	lsls	r3, r3, #8
   1a46a:	431a      	orrs	r2, r3
   1a46c:	020b      	lsls	r3, r1, #8
   1a46e:	0c17      	lsrs	r7, r2, #16
   1a470:	9303      	str	r3, [sp, #12]
   1a472:	0413      	lsls	r3, r2, #16
   1a474:	0c1b      	lsrs	r3, r3, #16
   1a476:	0039      	movs	r1, r7
   1a478:	0028      	movs	r0, r5
   1a47a:	4690      	mov	r8, r2
   1a47c:	9301      	str	r3, [sp, #4]
   1a47e:	f7ff fb25 	bl	19acc <__udivsi3>
   1a482:	0002      	movs	r2, r0
   1a484:	9b01      	ldr	r3, [sp, #4]
   1a486:	4683      	mov	fp, r0
   1a488:	435a      	muls	r2, r3
   1a48a:	0028      	movs	r0, r5
   1a48c:	0039      	movs	r1, r7
   1a48e:	4691      	mov	r9, r2
   1a490:	f7ff fba2 	bl	19bd8 <__aeabi_uidivmod>
   1a494:	0c35      	lsrs	r5, r6, #16
   1a496:	0409      	lsls	r1, r1, #16
   1a498:	430d      	orrs	r5, r1
   1a49a:	45a9      	cmp	r9, r5
   1a49c:	d90d      	bls.n	1a4ba <__aeabi_ddiv+0x262>
   1a49e:	465b      	mov	r3, fp
   1a4a0:	4445      	add	r5, r8
   1a4a2:	3b01      	subs	r3, #1
   1a4a4:	45a8      	cmp	r8, r5
   1a4a6:	d900      	bls.n	1a4aa <__aeabi_ddiv+0x252>
   1a4a8:	e13a      	b.n	1a720 <__aeabi_ddiv+0x4c8>
   1a4aa:	45a9      	cmp	r9, r5
   1a4ac:	d800      	bhi.n	1a4b0 <__aeabi_ddiv+0x258>
   1a4ae:	e137      	b.n	1a720 <__aeabi_ddiv+0x4c8>
   1a4b0:	2302      	movs	r3, #2
   1a4b2:	425b      	negs	r3, r3
   1a4b4:	469c      	mov	ip, r3
   1a4b6:	4445      	add	r5, r8
   1a4b8:	44e3      	add	fp, ip
   1a4ba:	464b      	mov	r3, r9
   1a4bc:	1aeb      	subs	r3, r5, r3
   1a4be:	0039      	movs	r1, r7
   1a4c0:	0018      	movs	r0, r3
   1a4c2:	9304      	str	r3, [sp, #16]
   1a4c4:	f7ff fb02 	bl	19acc <__udivsi3>
   1a4c8:	9b01      	ldr	r3, [sp, #4]
   1a4ca:	0005      	movs	r5, r0
   1a4cc:	4343      	muls	r3, r0
   1a4ce:	0039      	movs	r1, r7
   1a4d0:	9804      	ldr	r0, [sp, #16]
   1a4d2:	4699      	mov	r9, r3
   1a4d4:	f7ff fb80 	bl	19bd8 <__aeabi_uidivmod>
   1a4d8:	0433      	lsls	r3, r6, #16
   1a4da:	0409      	lsls	r1, r1, #16
   1a4dc:	0c1b      	lsrs	r3, r3, #16
   1a4de:	430b      	orrs	r3, r1
   1a4e0:	4599      	cmp	r9, r3
   1a4e2:	d909      	bls.n	1a4f8 <__aeabi_ddiv+0x2a0>
   1a4e4:	4443      	add	r3, r8
   1a4e6:	1e6a      	subs	r2, r5, #1
   1a4e8:	4598      	cmp	r8, r3
   1a4ea:	d900      	bls.n	1a4ee <__aeabi_ddiv+0x296>
   1a4ec:	e11a      	b.n	1a724 <__aeabi_ddiv+0x4cc>
   1a4ee:	4599      	cmp	r9, r3
   1a4f0:	d800      	bhi.n	1a4f4 <__aeabi_ddiv+0x29c>
   1a4f2:	e117      	b.n	1a724 <__aeabi_ddiv+0x4cc>
   1a4f4:	3d02      	subs	r5, #2
   1a4f6:	4443      	add	r3, r8
   1a4f8:	464a      	mov	r2, r9
   1a4fa:	1a9b      	subs	r3, r3, r2
   1a4fc:	465a      	mov	r2, fp
   1a4fe:	0412      	lsls	r2, r2, #16
   1a500:	432a      	orrs	r2, r5
   1a502:	9903      	ldr	r1, [sp, #12]
   1a504:	4693      	mov	fp, r2
   1a506:	0c10      	lsrs	r0, r2, #16
   1a508:	0c0a      	lsrs	r2, r1, #16
   1a50a:	4691      	mov	r9, r2
   1a50c:	0409      	lsls	r1, r1, #16
   1a50e:	465a      	mov	r2, fp
   1a510:	0c09      	lsrs	r1, r1, #16
   1a512:	464e      	mov	r6, r9
   1a514:	000d      	movs	r5, r1
   1a516:	0412      	lsls	r2, r2, #16
   1a518:	0c12      	lsrs	r2, r2, #16
   1a51a:	4345      	muls	r5, r0
   1a51c:	9105      	str	r1, [sp, #20]
   1a51e:	4351      	muls	r1, r2
   1a520:	4372      	muls	r2, r6
   1a522:	4370      	muls	r0, r6
   1a524:	1952      	adds	r2, r2, r5
   1a526:	0c0e      	lsrs	r6, r1, #16
   1a528:	18b2      	adds	r2, r6, r2
   1a52a:	4295      	cmp	r5, r2
   1a52c:	d903      	bls.n	1a536 <__aeabi_ddiv+0x2de>
   1a52e:	2580      	movs	r5, #128	; 0x80
   1a530:	026d      	lsls	r5, r5, #9
   1a532:	46ac      	mov	ip, r5
   1a534:	4460      	add	r0, ip
   1a536:	0c15      	lsrs	r5, r2, #16
   1a538:	0409      	lsls	r1, r1, #16
   1a53a:	0412      	lsls	r2, r2, #16
   1a53c:	0c09      	lsrs	r1, r1, #16
   1a53e:	1828      	adds	r0, r5, r0
   1a540:	1852      	adds	r2, r2, r1
   1a542:	4283      	cmp	r3, r0
   1a544:	d200      	bcs.n	1a548 <__aeabi_ddiv+0x2f0>
   1a546:	e0ce      	b.n	1a6e6 <__aeabi_ddiv+0x48e>
   1a548:	d100      	bne.n	1a54c <__aeabi_ddiv+0x2f4>
   1a54a:	e0c8      	b.n	1a6de <__aeabi_ddiv+0x486>
   1a54c:	1a1d      	subs	r5, r3, r0
   1a54e:	4653      	mov	r3, sl
   1a550:	1a9e      	subs	r6, r3, r2
   1a552:	45b2      	cmp	sl, r6
   1a554:	4192      	sbcs	r2, r2
   1a556:	4252      	negs	r2, r2
   1a558:	1aab      	subs	r3, r5, r2
   1a55a:	469a      	mov	sl, r3
   1a55c:	4598      	cmp	r8, r3
   1a55e:	d100      	bne.n	1a562 <__aeabi_ddiv+0x30a>
   1a560:	e117      	b.n	1a792 <__aeabi_ddiv+0x53a>
   1a562:	0039      	movs	r1, r7
   1a564:	0018      	movs	r0, r3
   1a566:	f7ff fab1 	bl	19acc <__udivsi3>
   1a56a:	9b01      	ldr	r3, [sp, #4]
   1a56c:	0005      	movs	r5, r0
   1a56e:	4343      	muls	r3, r0
   1a570:	0039      	movs	r1, r7
   1a572:	4650      	mov	r0, sl
   1a574:	9304      	str	r3, [sp, #16]
   1a576:	f7ff fb2f 	bl	19bd8 <__aeabi_uidivmod>
   1a57a:	9804      	ldr	r0, [sp, #16]
   1a57c:	040b      	lsls	r3, r1, #16
   1a57e:	0c31      	lsrs	r1, r6, #16
   1a580:	4319      	orrs	r1, r3
   1a582:	4288      	cmp	r0, r1
   1a584:	d909      	bls.n	1a59a <__aeabi_ddiv+0x342>
   1a586:	4441      	add	r1, r8
   1a588:	1e6b      	subs	r3, r5, #1
   1a58a:	4588      	cmp	r8, r1
   1a58c:	d900      	bls.n	1a590 <__aeabi_ddiv+0x338>
   1a58e:	e107      	b.n	1a7a0 <__aeabi_ddiv+0x548>
   1a590:	4288      	cmp	r0, r1
   1a592:	d800      	bhi.n	1a596 <__aeabi_ddiv+0x33e>
   1a594:	e104      	b.n	1a7a0 <__aeabi_ddiv+0x548>
   1a596:	3d02      	subs	r5, #2
   1a598:	4441      	add	r1, r8
   1a59a:	9b04      	ldr	r3, [sp, #16]
   1a59c:	1acb      	subs	r3, r1, r3
   1a59e:	0018      	movs	r0, r3
   1a5a0:	0039      	movs	r1, r7
   1a5a2:	9304      	str	r3, [sp, #16]
   1a5a4:	f7ff fa92 	bl	19acc <__udivsi3>
   1a5a8:	9b01      	ldr	r3, [sp, #4]
   1a5aa:	4682      	mov	sl, r0
   1a5ac:	4343      	muls	r3, r0
   1a5ae:	0039      	movs	r1, r7
   1a5b0:	9804      	ldr	r0, [sp, #16]
   1a5b2:	9301      	str	r3, [sp, #4]
   1a5b4:	f7ff fb10 	bl	19bd8 <__aeabi_uidivmod>
   1a5b8:	9801      	ldr	r0, [sp, #4]
   1a5ba:	040b      	lsls	r3, r1, #16
   1a5bc:	0431      	lsls	r1, r6, #16
   1a5be:	0c09      	lsrs	r1, r1, #16
   1a5c0:	4319      	orrs	r1, r3
   1a5c2:	4288      	cmp	r0, r1
   1a5c4:	d90d      	bls.n	1a5e2 <__aeabi_ddiv+0x38a>
   1a5c6:	4653      	mov	r3, sl
   1a5c8:	4441      	add	r1, r8
   1a5ca:	3b01      	subs	r3, #1
   1a5cc:	4588      	cmp	r8, r1
   1a5ce:	d900      	bls.n	1a5d2 <__aeabi_ddiv+0x37a>
   1a5d0:	e0e8      	b.n	1a7a4 <__aeabi_ddiv+0x54c>
   1a5d2:	4288      	cmp	r0, r1
   1a5d4:	d800      	bhi.n	1a5d8 <__aeabi_ddiv+0x380>
   1a5d6:	e0e5      	b.n	1a7a4 <__aeabi_ddiv+0x54c>
   1a5d8:	2302      	movs	r3, #2
   1a5da:	425b      	negs	r3, r3
   1a5dc:	469c      	mov	ip, r3
   1a5de:	4441      	add	r1, r8
   1a5e0:	44e2      	add	sl, ip
   1a5e2:	9b01      	ldr	r3, [sp, #4]
   1a5e4:	042d      	lsls	r5, r5, #16
   1a5e6:	1ace      	subs	r6, r1, r3
   1a5e8:	4651      	mov	r1, sl
   1a5ea:	4329      	orrs	r1, r5
   1a5ec:	9d05      	ldr	r5, [sp, #20]
   1a5ee:	464f      	mov	r7, r9
   1a5f0:	002a      	movs	r2, r5
   1a5f2:	040b      	lsls	r3, r1, #16
   1a5f4:	0c08      	lsrs	r0, r1, #16
   1a5f6:	0c1b      	lsrs	r3, r3, #16
   1a5f8:	435a      	muls	r2, r3
   1a5fa:	4345      	muls	r5, r0
   1a5fc:	437b      	muls	r3, r7
   1a5fe:	4378      	muls	r0, r7
   1a600:	195b      	adds	r3, r3, r5
   1a602:	0c17      	lsrs	r7, r2, #16
   1a604:	18fb      	adds	r3, r7, r3
   1a606:	429d      	cmp	r5, r3
   1a608:	d903      	bls.n	1a612 <__aeabi_ddiv+0x3ba>
   1a60a:	2580      	movs	r5, #128	; 0x80
   1a60c:	026d      	lsls	r5, r5, #9
   1a60e:	46ac      	mov	ip, r5
   1a610:	4460      	add	r0, ip
   1a612:	0c1d      	lsrs	r5, r3, #16
   1a614:	0412      	lsls	r2, r2, #16
   1a616:	041b      	lsls	r3, r3, #16
   1a618:	0c12      	lsrs	r2, r2, #16
   1a61a:	1828      	adds	r0, r5, r0
   1a61c:	189b      	adds	r3, r3, r2
   1a61e:	4286      	cmp	r6, r0
   1a620:	d200      	bcs.n	1a624 <__aeabi_ddiv+0x3cc>
   1a622:	e093      	b.n	1a74c <__aeabi_ddiv+0x4f4>
   1a624:	d100      	bne.n	1a628 <__aeabi_ddiv+0x3d0>
   1a626:	e08e      	b.n	1a746 <__aeabi_ddiv+0x4ee>
   1a628:	2301      	movs	r3, #1
   1a62a:	4319      	orrs	r1, r3
   1a62c:	4ba0      	ldr	r3, [pc, #640]	; (1a8b0 <__aeabi_ddiv+0x658>)
   1a62e:	18e3      	adds	r3, r4, r3
   1a630:	2b00      	cmp	r3, #0
   1a632:	dc00      	bgt.n	1a636 <__aeabi_ddiv+0x3de>
   1a634:	e099      	b.n	1a76a <__aeabi_ddiv+0x512>
   1a636:	074a      	lsls	r2, r1, #29
   1a638:	d000      	beq.n	1a63c <__aeabi_ddiv+0x3e4>
   1a63a:	e09e      	b.n	1a77a <__aeabi_ddiv+0x522>
   1a63c:	465a      	mov	r2, fp
   1a63e:	01d2      	lsls	r2, r2, #7
   1a640:	d506      	bpl.n	1a650 <__aeabi_ddiv+0x3f8>
   1a642:	465a      	mov	r2, fp
   1a644:	4b9b      	ldr	r3, [pc, #620]	; (1a8b4 <__aeabi_ddiv+0x65c>)
   1a646:	401a      	ands	r2, r3
   1a648:	2380      	movs	r3, #128	; 0x80
   1a64a:	4693      	mov	fp, r2
   1a64c:	00db      	lsls	r3, r3, #3
   1a64e:	18e3      	adds	r3, r4, r3
   1a650:	4a99      	ldr	r2, [pc, #612]	; (1a8b8 <__aeabi_ddiv+0x660>)
   1a652:	4293      	cmp	r3, r2
   1a654:	dd68      	ble.n	1a728 <__aeabi_ddiv+0x4d0>
   1a656:	2301      	movs	r3, #1
   1a658:	9a02      	ldr	r2, [sp, #8]
   1a65a:	4c98      	ldr	r4, [pc, #608]	; (1a8bc <__aeabi_ddiv+0x664>)
   1a65c:	401a      	ands	r2, r3
   1a65e:	2300      	movs	r3, #0
   1a660:	4694      	mov	ip, r2
   1a662:	4698      	mov	r8, r3
   1a664:	2200      	movs	r2, #0
   1a666:	e6c5      	b.n	1a3f4 <__aeabi_ddiv+0x19c>
   1a668:	2280      	movs	r2, #128	; 0x80
   1a66a:	464b      	mov	r3, r9
   1a66c:	0312      	lsls	r2, r2, #12
   1a66e:	4213      	tst	r3, r2
   1a670:	d00a      	beq.n	1a688 <__aeabi_ddiv+0x430>
   1a672:	465b      	mov	r3, fp
   1a674:	4213      	tst	r3, r2
   1a676:	d106      	bne.n	1a686 <__aeabi_ddiv+0x42e>
   1a678:	431a      	orrs	r2, r3
   1a67a:	0312      	lsls	r2, r2, #12
   1a67c:	0b12      	lsrs	r2, r2, #12
   1a67e:	46ac      	mov	ip, r5
   1a680:	4688      	mov	r8, r1
   1a682:	4c8e      	ldr	r4, [pc, #568]	; (1a8bc <__aeabi_ddiv+0x664>)
   1a684:	e6b6      	b.n	1a3f4 <__aeabi_ddiv+0x19c>
   1a686:	464b      	mov	r3, r9
   1a688:	431a      	orrs	r2, r3
   1a68a:	0312      	lsls	r2, r2, #12
   1a68c:	0b12      	lsrs	r2, r2, #12
   1a68e:	46bc      	mov	ip, r7
   1a690:	4c8a      	ldr	r4, [pc, #552]	; (1a8bc <__aeabi_ddiv+0x664>)
   1a692:	e6af      	b.n	1a3f4 <__aeabi_ddiv+0x19c>
   1a694:	0003      	movs	r3, r0
   1a696:	465a      	mov	r2, fp
   1a698:	3b28      	subs	r3, #40	; 0x28
   1a69a:	409a      	lsls	r2, r3
   1a69c:	2300      	movs	r3, #0
   1a69e:	4691      	mov	r9, r2
   1a6a0:	4698      	mov	r8, r3
   1a6a2:	e657      	b.n	1a354 <__aeabi_ddiv+0xfc>
   1a6a4:	4658      	mov	r0, fp
   1a6a6:	f000 ff0d 	bl	1b4c4 <__clzsi2>
   1a6aa:	3020      	adds	r0, #32
   1a6ac:	e640      	b.n	1a330 <__aeabi_ddiv+0xd8>
   1a6ae:	0003      	movs	r3, r0
   1a6b0:	4652      	mov	r2, sl
   1a6b2:	3b28      	subs	r3, #40	; 0x28
   1a6b4:	409a      	lsls	r2, r3
   1a6b6:	2100      	movs	r1, #0
   1a6b8:	4693      	mov	fp, r2
   1a6ba:	e677      	b.n	1a3ac <__aeabi_ddiv+0x154>
   1a6bc:	f000 ff02 	bl	1b4c4 <__clzsi2>
   1a6c0:	3020      	adds	r0, #32
   1a6c2:	e65f      	b.n	1a384 <__aeabi_ddiv+0x12c>
   1a6c4:	4588      	cmp	r8, r1
   1a6c6:	d200      	bcs.n	1a6ca <__aeabi_ddiv+0x472>
   1a6c8:	e6c7      	b.n	1a45a <__aeabi_ddiv+0x202>
   1a6ca:	464b      	mov	r3, r9
   1a6cc:	07de      	lsls	r6, r3, #31
   1a6ce:	085d      	lsrs	r5, r3, #1
   1a6d0:	4643      	mov	r3, r8
   1a6d2:	085b      	lsrs	r3, r3, #1
   1a6d4:	431e      	orrs	r6, r3
   1a6d6:	4643      	mov	r3, r8
   1a6d8:	07db      	lsls	r3, r3, #31
   1a6da:	469a      	mov	sl, r3
   1a6dc:	e6c2      	b.n	1a464 <__aeabi_ddiv+0x20c>
   1a6de:	2500      	movs	r5, #0
   1a6e0:	4592      	cmp	sl, r2
   1a6e2:	d300      	bcc.n	1a6e6 <__aeabi_ddiv+0x48e>
   1a6e4:	e733      	b.n	1a54e <__aeabi_ddiv+0x2f6>
   1a6e6:	9e03      	ldr	r6, [sp, #12]
   1a6e8:	4659      	mov	r1, fp
   1a6ea:	46b4      	mov	ip, r6
   1a6ec:	44e2      	add	sl, ip
   1a6ee:	45b2      	cmp	sl, r6
   1a6f0:	41ad      	sbcs	r5, r5
   1a6f2:	426d      	negs	r5, r5
   1a6f4:	4445      	add	r5, r8
   1a6f6:	18eb      	adds	r3, r5, r3
   1a6f8:	3901      	subs	r1, #1
   1a6fa:	4598      	cmp	r8, r3
   1a6fc:	d207      	bcs.n	1a70e <__aeabi_ddiv+0x4b6>
   1a6fe:	4298      	cmp	r0, r3
   1a700:	d900      	bls.n	1a704 <__aeabi_ddiv+0x4ac>
   1a702:	e07f      	b.n	1a804 <__aeabi_ddiv+0x5ac>
   1a704:	d100      	bne.n	1a708 <__aeabi_ddiv+0x4b0>
   1a706:	e0bc      	b.n	1a882 <__aeabi_ddiv+0x62a>
   1a708:	1a1d      	subs	r5, r3, r0
   1a70a:	468b      	mov	fp, r1
   1a70c:	e71f      	b.n	1a54e <__aeabi_ddiv+0x2f6>
   1a70e:	4598      	cmp	r8, r3
   1a710:	d1fa      	bne.n	1a708 <__aeabi_ddiv+0x4b0>
   1a712:	9d03      	ldr	r5, [sp, #12]
   1a714:	4555      	cmp	r5, sl
   1a716:	d9f2      	bls.n	1a6fe <__aeabi_ddiv+0x4a6>
   1a718:	4643      	mov	r3, r8
   1a71a:	468b      	mov	fp, r1
   1a71c:	1a1d      	subs	r5, r3, r0
   1a71e:	e716      	b.n	1a54e <__aeabi_ddiv+0x2f6>
   1a720:	469b      	mov	fp, r3
   1a722:	e6ca      	b.n	1a4ba <__aeabi_ddiv+0x262>
   1a724:	0015      	movs	r5, r2
   1a726:	e6e7      	b.n	1a4f8 <__aeabi_ddiv+0x2a0>
   1a728:	465a      	mov	r2, fp
   1a72a:	08c9      	lsrs	r1, r1, #3
   1a72c:	0752      	lsls	r2, r2, #29
   1a72e:	430a      	orrs	r2, r1
   1a730:	055b      	lsls	r3, r3, #21
   1a732:	4690      	mov	r8, r2
   1a734:	0d5c      	lsrs	r4, r3, #21
   1a736:	465a      	mov	r2, fp
   1a738:	2301      	movs	r3, #1
   1a73a:	9902      	ldr	r1, [sp, #8]
   1a73c:	0252      	lsls	r2, r2, #9
   1a73e:	4019      	ands	r1, r3
   1a740:	0b12      	lsrs	r2, r2, #12
   1a742:	468c      	mov	ip, r1
   1a744:	e656      	b.n	1a3f4 <__aeabi_ddiv+0x19c>
   1a746:	2b00      	cmp	r3, #0
   1a748:	d100      	bne.n	1a74c <__aeabi_ddiv+0x4f4>
   1a74a:	e76f      	b.n	1a62c <__aeabi_ddiv+0x3d4>
   1a74c:	4446      	add	r6, r8
   1a74e:	1e4a      	subs	r2, r1, #1
   1a750:	45b0      	cmp	r8, r6
   1a752:	d929      	bls.n	1a7a8 <__aeabi_ddiv+0x550>
   1a754:	0011      	movs	r1, r2
   1a756:	4286      	cmp	r6, r0
   1a758:	d000      	beq.n	1a75c <__aeabi_ddiv+0x504>
   1a75a:	e765      	b.n	1a628 <__aeabi_ddiv+0x3d0>
   1a75c:	9a03      	ldr	r2, [sp, #12]
   1a75e:	4293      	cmp	r3, r2
   1a760:	d000      	beq.n	1a764 <__aeabi_ddiv+0x50c>
   1a762:	e761      	b.n	1a628 <__aeabi_ddiv+0x3d0>
   1a764:	e762      	b.n	1a62c <__aeabi_ddiv+0x3d4>
   1a766:	2101      	movs	r1, #1
   1a768:	4249      	negs	r1, r1
   1a76a:	2001      	movs	r0, #1
   1a76c:	1ac2      	subs	r2, r0, r3
   1a76e:	2a38      	cmp	r2, #56	; 0x38
   1a770:	dd21      	ble.n	1a7b6 <__aeabi_ddiv+0x55e>
   1a772:	9b02      	ldr	r3, [sp, #8]
   1a774:	4003      	ands	r3, r0
   1a776:	469c      	mov	ip, r3
   1a778:	e638      	b.n	1a3ec <__aeabi_ddiv+0x194>
   1a77a:	220f      	movs	r2, #15
   1a77c:	400a      	ands	r2, r1
   1a77e:	2a04      	cmp	r2, #4
   1a780:	d100      	bne.n	1a784 <__aeabi_ddiv+0x52c>
   1a782:	e75b      	b.n	1a63c <__aeabi_ddiv+0x3e4>
   1a784:	000a      	movs	r2, r1
   1a786:	1d11      	adds	r1, r2, #4
   1a788:	4291      	cmp	r1, r2
   1a78a:	4192      	sbcs	r2, r2
   1a78c:	4252      	negs	r2, r2
   1a78e:	4493      	add	fp, r2
   1a790:	e754      	b.n	1a63c <__aeabi_ddiv+0x3e4>
   1a792:	4b47      	ldr	r3, [pc, #284]	; (1a8b0 <__aeabi_ddiv+0x658>)
   1a794:	18e3      	adds	r3, r4, r3
   1a796:	2b00      	cmp	r3, #0
   1a798:	dde5      	ble.n	1a766 <__aeabi_ddiv+0x50e>
   1a79a:	2201      	movs	r2, #1
   1a79c:	4252      	negs	r2, r2
   1a79e:	e7f2      	b.n	1a786 <__aeabi_ddiv+0x52e>
   1a7a0:	001d      	movs	r5, r3
   1a7a2:	e6fa      	b.n	1a59a <__aeabi_ddiv+0x342>
   1a7a4:	469a      	mov	sl, r3
   1a7a6:	e71c      	b.n	1a5e2 <__aeabi_ddiv+0x38a>
   1a7a8:	42b0      	cmp	r0, r6
   1a7aa:	d839      	bhi.n	1a820 <__aeabi_ddiv+0x5c8>
   1a7ac:	d06e      	beq.n	1a88c <__aeabi_ddiv+0x634>
   1a7ae:	0011      	movs	r1, r2
   1a7b0:	e73a      	b.n	1a628 <__aeabi_ddiv+0x3d0>
   1a7b2:	9302      	str	r3, [sp, #8]
   1a7b4:	e73a      	b.n	1a62c <__aeabi_ddiv+0x3d4>
   1a7b6:	2a1f      	cmp	r2, #31
   1a7b8:	dc3c      	bgt.n	1a834 <__aeabi_ddiv+0x5dc>
   1a7ba:	2320      	movs	r3, #32
   1a7bc:	1a9b      	subs	r3, r3, r2
   1a7be:	000c      	movs	r4, r1
   1a7c0:	4658      	mov	r0, fp
   1a7c2:	4099      	lsls	r1, r3
   1a7c4:	4098      	lsls	r0, r3
   1a7c6:	1e4b      	subs	r3, r1, #1
   1a7c8:	4199      	sbcs	r1, r3
   1a7ca:	465b      	mov	r3, fp
   1a7cc:	40d4      	lsrs	r4, r2
   1a7ce:	40d3      	lsrs	r3, r2
   1a7d0:	4320      	orrs	r0, r4
   1a7d2:	4308      	orrs	r0, r1
   1a7d4:	001a      	movs	r2, r3
   1a7d6:	0743      	lsls	r3, r0, #29
   1a7d8:	d009      	beq.n	1a7ee <__aeabi_ddiv+0x596>
   1a7da:	230f      	movs	r3, #15
   1a7dc:	4003      	ands	r3, r0
   1a7de:	2b04      	cmp	r3, #4
   1a7e0:	d005      	beq.n	1a7ee <__aeabi_ddiv+0x596>
   1a7e2:	0001      	movs	r1, r0
   1a7e4:	1d08      	adds	r0, r1, #4
   1a7e6:	4288      	cmp	r0, r1
   1a7e8:	419b      	sbcs	r3, r3
   1a7ea:	425b      	negs	r3, r3
   1a7ec:	18d2      	adds	r2, r2, r3
   1a7ee:	0213      	lsls	r3, r2, #8
   1a7f0:	d53a      	bpl.n	1a868 <__aeabi_ddiv+0x610>
   1a7f2:	2301      	movs	r3, #1
   1a7f4:	9a02      	ldr	r2, [sp, #8]
   1a7f6:	2401      	movs	r4, #1
   1a7f8:	401a      	ands	r2, r3
   1a7fa:	2300      	movs	r3, #0
   1a7fc:	4694      	mov	ip, r2
   1a7fe:	4698      	mov	r8, r3
   1a800:	2200      	movs	r2, #0
   1a802:	e5f7      	b.n	1a3f4 <__aeabi_ddiv+0x19c>
   1a804:	2102      	movs	r1, #2
   1a806:	4249      	negs	r1, r1
   1a808:	468c      	mov	ip, r1
   1a80a:	9d03      	ldr	r5, [sp, #12]
   1a80c:	44e3      	add	fp, ip
   1a80e:	46ac      	mov	ip, r5
   1a810:	44e2      	add	sl, ip
   1a812:	45aa      	cmp	sl, r5
   1a814:	41ad      	sbcs	r5, r5
   1a816:	426d      	negs	r5, r5
   1a818:	4445      	add	r5, r8
   1a81a:	18ed      	adds	r5, r5, r3
   1a81c:	1a2d      	subs	r5, r5, r0
   1a81e:	e696      	b.n	1a54e <__aeabi_ddiv+0x2f6>
   1a820:	1e8a      	subs	r2, r1, #2
   1a822:	9903      	ldr	r1, [sp, #12]
   1a824:	004d      	lsls	r5, r1, #1
   1a826:	428d      	cmp	r5, r1
   1a828:	4189      	sbcs	r1, r1
   1a82a:	4249      	negs	r1, r1
   1a82c:	4441      	add	r1, r8
   1a82e:	1876      	adds	r6, r6, r1
   1a830:	9503      	str	r5, [sp, #12]
   1a832:	e78f      	b.n	1a754 <__aeabi_ddiv+0x4fc>
   1a834:	201f      	movs	r0, #31
   1a836:	4240      	negs	r0, r0
   1a838:	1ac3      	subs	r3, r0, r3
   1a83a:	4658      	mov	r0, fp
   1a83c:	40d8      	lsrs	r0, r3
   1a83e:	0003      	movs	r3, r0
   1a840:	2a20      	cmp	r2, #32
   1a842:	d028      	beq.n	1a896 <__aeabi_ddiv+0x63e>
   1a844:	2040      	movs	r0, #64	; 0x40
   1a846:	465d      	mov	r5, fp
   1a848:	1a82      	subs	r2, r0, r2
   1a84a:	4095      	lsls	r5, r2
   1a84c:	4329      	orrs	r1, r5
   1a84e:	1e4a      	subs	r2, r1, #1
   1a850:	4191      	sbcs	r1, r2
   1a852:	4319      	orrs	r1, r3
   1a854:	2307      	movs	r3, #7
   1a856:	2200      	movs	r2, #0
   1a858:	400b      	ands	r3, r1
   1a85a:	d009      	beq.n	1a870 <__aeabi_ddiv+0x618>
   1a85c:	230f      	movs	r3, #15
   1a85e:	2200      	movs	r2, #0
   1a860:	400b      	ands	r3, r1
   1a862:	0008      	movs	r0, r1
   1a864:	2b04      	cmp	r3, #4
   1a866:	d1bd      	bne.n	1a7e4 <__aeabi_ddiv+0x58c>
   1a868:	0001      	movs	r1, r0
   1a86a:	0753      	lsls	r3, r2, #29
   1a86c:	0252      	lsls	r2, r2, #9
   1a86e:	0b12      	lsrs	r2, r2, #12
   1a870:	08c9      	lsrs	r1, r1, #3
   1a872:	4319      	orrs	r1, r3
   1a874:	2301      	movs	r3, #1
   1a876:	4688      	mov	r8, r1
   1a878:	9902      	ldr	r1, [sp, #8]
   1a87a:	2400      	movs	r4, #0
   1a87c:	4019      	ands	r1, r3
   1a87e:	468c      	mov	ip, r1
   1a880:	e5b8      	b.n	1a3f4 <__aeabi_ddiv+0x19c>
   1a882:	4552      	cmp	r2, sl
   1a884:	d8be      	bhi.n	1a804 <__aeabi_ddiv+0x5ac>
   1a886:	468b      	mov	fp, r1
   1a888:	2500      	movs	r5, #0
   1a88a:	e660      	b.n	1a54e <__aeabi_ddiv+0x2f6>
   1a88c:	9d03      	ldr	r5, [sp, #12]
   1a88e:	429d      	cmp	r5, r3
   1a890:	d3c6      	bcc.n	1a820 <__aeabi_ddiv+0x5c8>
   1a892:	0011      	movs	r1, r2
   1a894:	e762      	b.n	1a75c <__aeabi_ddiv+0x504>
   1a896:	2500      	movs	r5, #0
   1a898:	e7d8      	b.n	1a84c <__aeabi_ddiv+0x5f4>
   1a89a:	2280      	movs	r2, #128	; 0x80
   1a89c:	465b      	mov	r3, fp
   1a89e:	0312      	lsls	r2, r2, #12
   1a8a0:	431a      	orrs	r2, r3
   1a8a2:	9b01      	ldr	r3, [sp, #4]
   1a8a4:	0312      	lsls	r2, r2, #12
   1a8a6:	0b12      	lsrs	r2, r2, #12
   1a8a8:	469c      	mov	ip, r3
   1a8aa:	4688      	mov	r8, r1
   1a8ac:	4c03      	ldr	r4, [pc, #12]	; (1a8bc <__aeabi_ddiv+0x664>)
   1a8ae:	e5a1      	b.n	1a3f4 <__aeabi_ddiv+0x19c>
   1a8b0:	000003ff 	.word	0x000003ff
   1a8b4:	feffffff 	.word	0xfeffffff
   1a8b8:	000007fe 	.word	0x000007fe
   1a8bc:	000007ff 	.word	0x000007ff

0001a8c0 <__aeabi_dmul>:
   1a8c0:	b5f0      	push	{r4, r5, r6, r7, lr}
   1a8c2:	4657      	mov	r7, sl
   1a8c4:	4645      	mov	r5, r8
   1a8c6:	46de      	mov	lr, fp
   1a8c8:	464e      	mov	r6, r9
   1a8ca:	b5e0      	push	{r5, r6, r7, lr}
   1a8cc:	030c      	lsls	r4, r1, #12
   1a8ce:	4698      	mov	r8, r3
   1a8d0:	004e      	lsls	r6, r1, #1
   1a8d2:	0b23      	lsrs	r3, r4, #12
   1a8d4:	b087      	sub	sp, #28
   1a8d6:	0007      	movs	r7, r0
   1a8d8:	4692      	mov	sl, r2
   1a8da:	469b      	mov	fp, r3
   1a8dc:	0d76      	lsrs	r6, r6, #21
   1a8de:	0fcd      	lsrs	r5, r1, #31
   1a8e0:	2e00      	cmp	r6, #0
   1a8e2:	d06b      	beq.n	1a9bc <__aeabi_dmul+0xfc>
   1a8e4:	4b6d      	ldr	r3, [pc, #436]	; (1aa9c <__aeabi_dmul+0x1dc>)
   1a8e6:	429e      	cmp	r6, r3
   1a8e8:	d035      	beq.n	1a956 <__aeabi_dmul+0x96>
   1a8ea:	2480      	movs	r4, #128	; 0x80
   1a8ec:	465b      	mov	r3, fp
   1a8ee:	0f42      	lsrs	r2, r0, #29
   1a8f0:	0424      	lsls	r4, r4, #16
   1a8f2:	00db      	lsls	r3, r3, #3
   1a8f4:	4314      	orrs	r4, r2
   1a8f6:	431c      	orrs	r4, r3
   1a8f8:	00c3      	lsls	r3, r0, #3
   1a8fa:	4699      	mov	r9, r3
   1a8fc:	4b68      	ldr	r3, [pc, #416]	; (1aaa0 <__aeabi_dmul+0x1e0>)
   1a8fe:	46a3      	mov	fp, r4
   1a900:	469c      	mov	ip, r3
   1a902:	2300      	movs	r3, #0
   1a904:	2700      	movs	r7, #0
   1a906:	4466      	add	r6, ip
   1a908:	9302      	str	r3, [sp, #8]
   1a90a:	4643      	mov	r3, r8
   1a90c:	031c      	lsls	r4, r3, #12
   1a90e:	005a      	lsls	r2, r3, #1
   1a910:	0fdb      	lsrs	r3, r3, #31
   1a912:	4650      	mov	r0, sl
   1a914:	0b24      	lsrs	r4, r4, #12
   1a916:	0d52      	lsrs	r2, r2, #21
   1a918:	4698      	mov	r8, r3
   1a91a:	d100      	bne.n	1a91e <__aeabi_dmul+0x5e>
   1a91c:	e076      	b.n	1aa0c <__aeabi_dmul+0x14c>
   1a91e:	4b5f      	ldr	r3, [pc, #380]	; (1aa9c <__aeabi_dmul+0x1dc>)
   1a920:	429a      	cmp	r2, r3
   1a922:	d06d      	beq.n	1aa00 <__aeabi_dmul+0x140>
   1a924:	2380      	movs	r3, #128	; 0x80
   1a926:	0f41      	lsrs	r1, r0, #29
   1a928:	041b      	lsls	r3, r3, #16
   1a92a:	430b      	orrs	r3, r1
   1a92c:	495c      	ldr	r1, [pc, #368]	; (1aaa0 <__aeabi_dmul+0x1e0>)
   1a92e:	00e4      	lsls	r4, r4, #3
   1a930:	468c      	mov	ip, r1
   1a932:	431c      	orrs	r4, r3
   1a934:	00c3      	lsls	r3, r0, #3
   1a936:	2000      	movs	r0, #0
   1a938:	4462      	add	r2, ip
   1a93a:	4641      	mov	r1, r8
   1a93c:	18b6      	adds	r6, r6, r2
   1a93e:	4069      	eors	r1, r5
   1a940:	1c72      	adds	r2, r6, #1
   1a942:	9101      	str	r1, [sp, #4]
   1a944:	4694      	mov	ip, r2
   1a946:	4307      	orrs	r7, r0
   1a948:	2f0f      	cmp	r7, #15
   1a94a:	d900      	bls.n	1a94e <__aeabi_dmul+0x8e>
   1a94c:	e0b0      	b.n	1aab0 <__aeabi_dmul+0x1f0>
   1a94e:	4a55      	ldr	r2, [pc, #340]	; (1aaa4 <__aeabi_dmul+0x1e4>)
   1a950:	00bf      	lsls	r7, r7, #2
   1a952:	59d2      	ldr	r2, [r2, r7]
   1a954:	4697      	mov	pc, r2
   1a956:	465b      	mov	r3, fp
   1a958:	4303      	orrs	r3, r0
   1a95a:	4699      	mov	r9, r3
   1a95c:	d000      	beq.n	1a960 <__aeabi_dmul+0xa0>
   1a95e:	e087      	b.n	1aa70 <__aeabi_dmul+0x1b0>
   1a960:	2300      	movs	r3, #0
   1a962:	469b      	mov	fp, r3
   1a964:	3302      	adds	r3, #2
   1a966:	2708      	movs	r7, #8
   1a968:	9302      	str	r3, [sp, #8]
   1a96a:	e7ce      	b.n	1a90a <__aeabi_dmul+0x4a>
   1a96c:	4642      	mov	r2, r8
   1a96e:	9201      	str	r2, [sp, #4]
   1a970:	2802      	cmp	r0, #2
   1a972:	d067      	beq.n	1aa44 <__aeabi_dmul+0x184>
   1a974:	2803      	cmp	r0, #3
   1a976:	d100      	bne.n	1a97a <__aeabi_dmul+0xba>
   1a978:	e20e      	b.n	1ad98 <__aeabi_dmul+0x4d8>
   1a97a:	2801      	cmp	r0, #1
   1a97c:	d000      	beq.n	1a980 <__aeabi_dmul+0xc0>
   1a97e:	e162      	b.n	1ac46 <__aeabi_dmul+0x386>
   1a980:	2300      	movs	r3, #0
   1a982:	2400      	movs	r4, #0
   1a984:	2200      	movs	r2, #0
   1a986:	4699      	mov	r9, r3
   1a988:	9901      	ldr	r1, [sp, #4]
   1a98a:	4001      	ands	r1, r0
   1a98c:	b2cd      	uxtb	r5, r1
   1a98e:	2100      	movs	r1, #0
   1a990:	0312      	lsls	r2, r2, #12
   1a992:	0d0b      	lsrs	r3, r1, #20
   1a994:	0b12      	lsrs	r2, r2, #12
   1a996:	051b      	lsls	r3, r3, #20
   1a998:	4313      	orrs	r3, r2
   1a99a:	4a43      	ldr	r2, [pc, #268]	; (1aaa8 <__aeabi_dmul+0x1e8>)
   1a99c:	0524      	lsls	r4, r4, #20
   1a99e:	4013      	ands	r3, r2
   1a9a0:	431c      	orrs	r4, r3
   1a9a2:	0064      	lsls	r4, r4, #1
   1a9a4:	07ed      	lsls	r5, r5, #31
   1a9a6:	0864      	lsrs	r4, r4, #1
   1a9a8:	432c      	orrs	r4, r5
   1a9aa:	4648      	mov	r0, r9
   1a9ac:	0021      	movs	r1, r4
   1a9ae:	b007      	add	sp, #28
   1a9b0:	bc3c      	pop	{r2, r3, r4, r5}
   1a9b2:	4690      	mov	r8, r2
   1a9b4:	4699      	mov	r9, r3
   1a9b6:	46a2      	mov	sl, r4
   1a9b8:	46ab      	mov	fp, r5
   1a9ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1a9bc:	4303      	orrs	r3, r0
   1a9be:	4699      	mov	r9, r3
   1a9c0:	d04f      	beq.n	1aa62 <__aeabi_dmul+0x1a2>
   1a9c2:	465b      	mov	r3, fp
   1a9c4:	2b00      	cmp	r3, #0
   1a9c6:	d100      	bne.n	1a9ca <__aeabi_dmul+0x10a>
   1a9c8:	e189      	b.n	1acde <__aeabi_dmul+0x41e>
   1a9ca:	4658      	mov	r0, fp
   1a9cc:	f000 fd7a 	bl	1b4c4 <__clzsi2>
   1a9d0:	0003      	movs	r3, r0
   1a9d2:	3b0b      	subs	r3, #11
   1a9d4:	2b1c      	cmp	r3, #28
   1a9d6:	dd00      	ble.n	1a9da <__aeabi_dmul+0x11a>
   1a9d8:	e17a      	b.n	1acd0 <__aeabi_dmul+0x410>
   1a9da:	221d      	movs	r2, #29
   1a9dc:	1ad3      	subs	r3, r2, r3
   1a9de:	003a      	movs	r2, r7
   1a9e0:	0001      	movs	r1, r0
   1a9e2:	465c      	mov	r4, fp
   1a9e4:	40da      	lsrs	r2, r3
   1a9e6:	3908      	subs	r1, #8
   1a9e8:	408c      	lsls	r4, r1
   1a9ea:	0013      	movs	r3, r2
   1a9ec:	408f      	lsls	r7, r1
   1a9ee:	4323      	orrs	r3, r4
   1a9f0:	469b      	mov	fp, r3
   1a9f2:	46b9      	mov	r9, r7
   1a9f4:	2300      	movs	r3, #0
   1a9f6:	4e2d      	ldr	r6, [pc, #180]	; (1aaac <__aeabi_dmul+0x1ec>)
   1a9f8:	2700      	movs	r7, #0
   1a9fa:	1a36      	subs	r6, r6, r0
   1a9fc:	9302      	str	r3, [sp, #8]
   1a9fe:	e784      	b.n	1a90a <__aeabi_dmul+0x4a>
   1aa00:	4653      	mov	r3, sl
   1aa02:	4323      	orrs	r3, r4
   1aa04:	d12a      	bne.n	1aa5c <__aeabi_dmul+0x19c>
   1aa06:	2400      	movs	r4, #0
   1aa08:	2002      	movs	r0, #2
   1aa0a:	e796      	b.n	1a93a <__aeabi_dmul+0x7a>
   1aa0c:	4653      	mov	r3, sl
   1aa0e:	4323      	orrs	r3, r4
   1aa10:	d020      	beq.n	1aa54 <__aeabi_dmul+0x194>
   1aa12:	2c00      	cmp	r4, #0
   1aa14:	d100      	bne.n	1aa18 <__aeabi_dmul+0x158>
   1aa16:	e157      	b.n	1acc8 <__aeabi_dmul+0x408>
   1aa18:	0020      	movs	r0, r4
   1aa1a:	f000 fd53 	bl	1b4c4 <__clzsi2>
   1aa1e:	0003      	movs	r3, r0
   1aa20:	3b0b      	subs	r3, #11
   1aa22:	2b1c      	cmp	r3, #28
   1aa24:	dd00      	ble.n	1aa28 <__aeabi_dmul+0x168>
   1aa26:	e149      	b.n	1acbc <__aeabi_dmul+0x3fc>
   1aa28:	211d      	movs	r1, #29
   1aa2a:	1acb      	subs	r3, r1, r3
   1aa2c:	4651      	mov	r1, sl
   1aa2e:	0002      	movs	r2, r0
   1aa30:	40d9      	lsrs	r1, r3
   1aa32:	4653      	mov	r3, sl
   1aa34:	3a08      	subs	r2, #8
   1aa36:	4094      	lsls	r4, r2
   1aa38:	4093      	lsls	r3, r2
   1aa3a:	430c      	orrs	r4, r1
   1aa3c:	4a1b      	ldr	r2, [pc, #108]	; (1aaac <__aeabi_dmul+0x1ec>)
   1aa3e:	1a12      	subs	r2, r2, r0
   1aa40:	2000      	movs	r0, #0
   1aa42:	e77a      	b.n	1a93a <__aeabi_dmul+0x7a>
   1aa44:	2501      	movs	r5, #1
   1aa46:	9b01      	ldr	r3, [sp, #4]
   1aa48:	4c14      	ldr	r4, [pc, #80]	; (1aa9c <__aeabi_dmul+0x1dc>)
   1aa4a:	401d      	ands	r5, r3
   1aa4c:	2300      	movs	r3, #0
   1aa4e:	2200      	movs	r2, #0
   1aa50:	4699      	mov	r9, r3
   1aa52:	e79c      	b.n	1a98e <__aeabi_dmul+0xce>
   1aa54:	2400      	movs	r4, #0
   1aa56:	2200      	movs	r2, #0
   1aa58:	2001      	movs	r0, #1
   1aa5a:	e76e      	b.n	1a93a <__aeabi_dmul+0x7a>
   1aa5c:	4653      	mov	r3, sl
   1aa5e:	2003      	movs	r0, #3
   1aa60:	e76b      	b.n	1a93a <__aeabi_dmul+0x7a>
   1aa62:	2300      	movs	r3, #0
   1aa64:	469b      	mov	fp, r3
   1aa66:	3301      	adds	r3, #1
   1aa68:	2704      	movs	r7, #4
   1aa6a:	2600      	movs	r6, #0
   1aa6c:	9302      	str	r3, [sp, #8]
   1aa6e:	e74c      	b.n	1a90a <__aeabi_dmul+0x4a>
   1aa70:	2303      	movs	r3, #3
   1aa72:	4681      	mov	r9, r0
   1aa74:	270c      	movs	r7, #12
   1aa76:	9302      	str	r3, [sp, #8]
   1aa78:	e747      	b.n	1a90a <__aeabi_dmul+0x4a>
   1aa7a:	2280      	movs	r2, #128	; 0x80
   1aa7c:	2300      	movs	r3, #0
   1aa7e:	2500      	movs	r5, #0
   1aa80:	0312      	lsls	r2, r2, #12
   1aa82:	4699      	mov	r9, r3
   1aa84:	4c05      	ldr	r4, [pc, #20]	; (1aa9c <__aeabi_dmul+0x1dc>)
   1aa86:	e782      	b.n	1a98e <__aeabi_dmul+0xce>
   1aa88:	465c      	mov	r4, fp
   1aa8a:	464b      	mov	r3, r9
   1aa8c:	9802      	ldr	r0, [sp, #8]
   1aa8e:	e76f      	b.n	1a970 <__aeabi_dmul+0xb0>
   1aa90:	465c      	mov	r4, fp
   1aa92:	464b      	mov	r3, r9
   1aa94:	9501      	str	r5, [sp, #4]
   1aa96:	9802      	ldr	r0, [sp, #8]
   1aa98:	e76a      	b.n	1a970 <__aeabi_dmul+0xb0>
   1aa9a:	46c0      	nop			; (mov r8, r8)
   1aa9c:	000007ff 	.word	0x000007ff
   1aaa0:	fffffc01 	.word	0xfffffc01
   1aaa4:	0001c1ec 	.word	0x0001c1ec
   1aaa8:	800fffff 	.word	0x800fffff
   1aaac:	fffffc0d 	.word	0xfffffc0d
   1aab0:	464a      	mov	r2, r9
   1aab2:	4649      	mov	r1, r9
   1aab4:	0c17      	lsrs	r7, r2, #16
   1aab6:	0c1a      	lsrs	r2, r3, #16
   1aab8:	041b      	lsls	r3, r3, #16
   1aaba:	0c1b      	lsrs	r3, r3, #16
   1aabc:	0408      	lsls	r0, r1, #16
   1aabe:	0019      	movs	r1, r3
   1aac0:	0c00      	lsrs	r0, r0, #16
   1aac2:	4341      	muls	r1, r0
   1aac4:	0015      	movs	r5, r2
   1aac6:	4688      	mov	r8, r1
   1aac8:	0019      	movs	r1, r3
   1aaca:	437d      	muls	r5, r7
   1aacc:	4379      	muls	r1, r7
   1aace:	9503      	str	r5, [sp, #12]
   1aad0:	4689      	mov	r9, r1
   1aad2:	0029      	movs	r1, r5
   1aad4:	0015      	movs	r5, r2
   1aad6:	4345      	muls	r5, r0
   1aad8:	444d      	add	r5, r9
   1aada:	9502      	str	r5, [sp, #8]
   1aadc:	4645      	mov	r5, r8
   1aade:	0c2d      	lsrs	r5, r5, #16
   1aae0:	46aa      	mov	sl, r5
   1aae2:	9d02      	ldr	r5, [sp, #8]
   1aae4:	4455      	add	r5, sl
   1aae6:	45a9      	cmp	r9, r5
   1aae8:	d906      	bls.n	1aaf8 <__aeabi_dmul+0x238>
   1aaea:	468a      	mov	sl, r1
   1aaec:	2180      	movs	r1, #128	; 0x80
   1aaee:	0249      	lsls	r1, r1, #9
   1aaf0:	4689      	mov	r9, r1
   1aaf2:	44ca      	add	sl, r9
   1aaf4:	4651      	mov	r1, sl
   1aaf6:	9103      	str	r1, [sp, #12]
   1aaf8:	0c29      	lsrs	r1, r5, #16
   1aafa:	9104      	str	r1, [sp, #16]
   1aafc:	4641      	mov	r1, r8
   1aafe:	0409      	lsls	r1, r1, #16
   1ab00:	042d      	lsls	r5, r5, #16
   1ab02:	0c09      	lsrs	r1, r1, #16
   1ab04:	4688      	mov	r8, r1
   1ab06:	0029      	movs	r1, r5
   1ab08:	0c25      	lsrs	r5, r4, #16
   1ab0a:	0424      	lsls	r4, r4, #16
   1ab0c:	4441      	add	r1, r8
   1ab0e:	0c24      	lsrs	r4, r4, #16
   1ab10:	9105      	str	r1, [sp, #20]
   1ab12:	0021      	movs	r1, r4
   1ab14:	4341      	muls	r1, r0
   1ab16:	4688      	mov	r8, r1
   1ab18:	0021      	movs	r1, r4
   1ab1a:	4379      	muls	r1, r7
   1ab1c:	468a      	mov	sl, r1
   1ab1e:	4368      	muls	r0, r5
   1ab20:	4641      	mov	r1, r8
   1ab22:	4450      	add	r0, sl
   1ab24:	4681      	mov	r9, r0
   1ab26:	0c08      	lsrs	r0, r1, #16
   1ab28:	4448      	add	r0, r9
   1ab2a:	436f      	muls	r7, r5
   1ab2c:	4582      	cmp	sl, r0
   1ab2e:	d903      	bls.n	1ab38 <__aeabi_dmul+0x278>
   1ab30:	2180      	movs	r1, #128	; 0x80
   1ab32:	0249      	lsls	r1, r1, #9
   1ab34:	4689      	mov	r9, r1
   1ab36:	444f      	add	r7, r9
   1ab38:	0c01      	lsrs	r1, r0, #16
   1ab3a:	4689      	mov	r9, r1
   1ab3c:	0039      	movs	r1, r7
   1ab3e:	4449      	add	r1, r9
   1ab40:	9102      	str	r1, [sp, #8]
   1ab42:	4641      	mov	r1, r8
   1ab44:	040f      	lsls	r7, r1, #16
   1ab46:	9904      	ldr	r1, [sp, #16]
   1ab48:	0c3f      	lsrs	r7, r7, #16
   1ab4a:	4688      	mov	r8, r1
   1ab4c:	0400      	lsls	r0, r0, #16
   1ab4e:	19c0      	adds	r0, r0, r7
   1ab50:	4480      	add	r8, r0
   1ab52:	4641      	mov	r1, r8
   1ab54:	9104      	str	r1, [sp, #16]
   1ab56:	4659      	mov	r1, fp
   1ab58:	0c0f      	lsrs	r7, r1, #16
   1ab5a:	0409      	lsls	r1, r1, #16
   1ab5c:	0c09      	lsrs	r1, r1, #16
   1ab5e:	4688      	mov	r8, r1
   1ab60:	4359      	muls	r1, r3
   1ab62:	468a      	mov	sl, r1
   1ab64:	0039      	movs	r1, r7
   1ab66:	4351      	muls	r1, r2
   1ab68:	4689      	mov	r9, r1
   1ab6a:	4641      	mov	r1, r8
   1ab6c:	434a      	muls	r2, r1
   1ab6e:	4651      	mov	r1, sl
   1ab70:	0c09      	lsrs	r1, r1, #16
   1ab72:	468b      	mov	fp, r1
   1ab74:	437b      	muls	r3, r7
   1ab76:	18d2      	adds	r2, r2, r3
   1ab78:	445a      	add	r2, fp
   1ab7a:	4293      	cmp	r3, r2
   1ab7c:	d903      	bls.n	1ab86 <__aeabi_dmul+0x2c6>
   1ab7e:	2380      	movs	r3, #128	; 0x80
   1ab80:	025b      	lsls	r3, r3, #9
   1ab82:	469b      	mov	fp, r3
   1ab84:	44d9      	add	r9, fp
   1ab86:	4651      	mov	r1, sl
   1ab88:	0409      	lsls	r1, r1, #16
   1ab8a:	0c09      	lsrs	r1, r1, #16
   1ab8c:	468a      	mov	sl, r1
   1ab8e:	4641      	mov	r1, r8
   1ab90:	4361      	muls	r1, r4
   1ab92:	437c      	muls	r4, r7
   1ab94:	0c13      	lsrs	r3, r2, #16
   1ab96:	0412      	lsls	r2, r2, #16
   1ab98:	444b      	add	r3, r9
   1ab9a:	4452      	add	r2, sl
   1ab9c:	46a1      	mov	r9, r4
   1ab9e:	468a      	mov	sl, r1
   1aba0:	003c      	movs	r4, r7
   1aba2:	4641      	mov	r1, r8
   1aba4:	436c      	muls	r4, r5
   1aba6:	434d      	muls	r5, r1
   1aba8:	4651      	mov	r1, sl
   1abaa:	444d      	add	r5, r9
   1abac:	0c0f      	lsrs	r7, r1, #16
   1abae:	197d      	adds	r5, r7, r5
   1abb0:	45a9      	cmp	r9, r5
   1abb2:	d903      	bls.n	1abbc <__aeabi_dmul+0x2fc>
   1abb4:	2180      	movs	r1, #128	; 0x80
   1abb6:	0249      	lsls	r1, r1, #9
   1abb8:	4688      	mov	r8, r1
   1abba:	4444      	add	r4, r8
   1abbc:	9f04      	ldr	r7, [sp, #16]
   1abbe:	9903      	ldr	r1, [sp, #12]
   1abc0:	46b8      	mov	r8, r7
   1abc2:	4441      	add	r1, r8
   1abc4:	468b      	mov	fp, r1
   1abc6:	4583      	cmp	fp, r0
   1abc8:	4180      	sbcs	r0, r0
   1abca:	4241      	negs	r1, r0
   1abcc:	4688      	mov	r8, r1
   1abce:	4651      	mov	r1, sl
   1abd0:	0408      	lsls	r0, r1, #16
   1abd2:	042f      	lsls	r7, r5, #16
   1abd4:	0c00      	lsrs	r0, r0, #16
   1abd6:	183f      	adds	r7, r7, r0
   1abd8:	4658      	mov	r0, fp
   1abda:	9902      	ldr	r1, [sp, #8]
   1abdc:	1810      	adds	r0, r2, r0
   1abde:	4689      	mov	r9, r1
   1abe0:	4290      	cmp	r0, r2
   1abe2:	4192      	sbcs	r2, r2
   1abe4:	444f      	add	r7, r9
   1abe6:	46ba      	mov	sl, r7
   1abe8:	4252      	negs	r2, r2
   1abea:	4699      	mov	r9, r3
   1abec:	4693      	mov	fp, r2
   1abee:	44c2      	add	sl, r8
   1abf0:	44d1      	add	r9, sl
   1abf2:	44cb      	add	fp, r9
   1abf4:	428f      	cmp	r7, r1
   1abf6:	41bf      	sbcs	r7, r7
   1abf8:	45c2      	cmp	sl, r8
   1abfa:	4189      	sbcs	r1, r1
   1abfc:	4599      	cmp	r9, r3
   1abfe:	419b      	sbcs	r3, r3
   1ac00:	4593      	cmp	fp, r2
   1ac02:	4192      	sbcs	r2, r2
   1ac04:	427f      	negs	r7, r7
   1ac06:	4249      	negs	r1, r1
   1ac08:	0c2d      	lsrs	r5, r5, #16
   1ac0a:	4252      	negs	r2, r2
   1ac0c:	430f      	orrs	r7, r1
   1ac0e:	425b      	negs	r3, r3
   1ac10:	4313      	orrs	r3, r2
   1ac12:	197f      	adds	r7, r7, r5
   1ac14:	18ff      	adds	r7, r7, r3
   1ac16:	465b      	mov	r3, fp
   1ac18:	193c      	adds	r4, r7, r4
   1ac1a:	0ddb      	lsrs	r3, r3, #23
   1ac1c:	9a05      	ldr	r2, [sp, #20]
   1ac1e:	0264      	lsls	r4, r4, #9
   1ac20:	431c      	orrs	r4, r3
   1ac22:	0243      	lsls	r3, r0, #9
   1ac24:	4313      	orrs	r3, r2
   1ac26:	1e5d      	subs	r5, r3, #1
   1ac28:	41ab      	sbcs	r3, r5
   1ac2a:	465a      	mov	r2, fp
   1ac2c:	0dc0      	lsrs	r0, r0, #23
   1ac2e:	4303      	orrs	r3, r0
   1ac30:	0252      	lsls	r2, r2, #9
   1ac32:	4313      	orrs	r3, r2
   1ac34:	01e2      	lsls	r2, r4, #7
   1ac36:	d556      	bpl.n	1ace6 <__aeabi_dmul+0x426>
   1ac38:	2001      	movs	r0, #1
   1ac3a:	085a      	lsrs	r2, r3, #1
   1ac3c:	4003      	ands	r3, r0
   1ac3e:	4313      	orrs	r3, r2
   1ac40:	07e2      	lsls	r2, r4, #31
   1ac42:	4313      	orrs	r3, r2
   1ac44:	0864      	lsrs	r4, r4, #1
   1ac46:	485a      	ldr	r0, [pc, #360]	; (1adb0 <__aeabi_dmul+0x4f0>)
   1ac48:	4460      	add	r0, ip
   1ac4a:	2800      	cmp	r0, #0
   1ac4c:	dd4d      	ble.n	1acea <__aeabi_dmul+0x42a>
   1ac4e:	075a      	lsls	r2, r3, #29
   1ac50:	d009      	beq.n	1ac66 <__aeabi_dmul+0x3a6>
   1ac52:	220f      	movs	r2, #15
   1ac54:	401a      	ands	r2, r3
   1ac56:	2a04      	cmp	r2, #4
   1ac58:	d005      	beq.n	1ac66 <__aeabi_dmul+0x3a6>
   1ac5a:	1d1a      	adds	r2, r3, #4
   1ac5c:	429a      	cmp	r2, r3
   1ac5e:	419b      	sbcs	r3, r3
   1ac60:	425b      	negs	r3, r3
   1ac62:	18e4      	adds	r4, r4, r3
   1ac64:	0013      	movs	r3, r2
   1ac66:	01e2      	lsls	r2, r4, #7
   1ac68:	d504      	bpl.n	1ac74 <__aeabi_dmul+0x3b4>
   1ac6a:	2080      	movs	r0, #128	; 0x80
   1ac6c:	4a51      	ldr	r2, [pc, #324]	; (1adb4 <__aeabi_dmul+0x4f4>)
   1ac6e:	00c0      	lsls	r0, r0, #3
   1ac70:	4014      	ands	r4, r2
   1ac72:	4460      	add	r0, ip
   1ac74:	4a50      	ldr	r2, [pc, #320]	; (1adb8 <__aeabi_dmul+0x4f8>)
   1ac76:	4290      	cmp	r0, r2
   1ac78:	dd00      	ble.n	1ac7c <__aeabi_dmul+0x3bc>
   1ac7a:	e6e3      	b.n	1aa44 <__aeabi_dmul+0x184>
   1ac7c:	2501      	movs	r5, #1
   1ac7e:	08db      	lsrs	r3, r3, #3
   1ac80:	0762      	lsls	r2, r4, #29
   1ac82:	431a      	orrs	r2, r3
   1ac84:	0264      	lsls	r4, r4, #9
   1ac86:	9b01      	ldr	r3, [sp, #4]
   1ac88:	4691      	mov	r9, r2
   1ac8a:	0b22      	lsrs	r2, r4, #12
   1ac8c:	0544      	lsls	r4, r0, #21
   1ac8e:	0d64      	lsrs	r4, r4, #21
   1ac90:	401d      	ands	r5, r3
   1ac92:	e67c      	b.n	1a98e <__aeabi_dmul+0xce>
   1ac94:	2280      	movs	r2, #128	; 0x80
   1ac96:	4659      	mov	r1, fp
   1ac98:	0312      	lsls	r2, r2, #12
   1ac9a:	4211      	tst	r1, r2
   1ac9c:	d008      	beq.n	1acb0 <__aeabi_dmul+0x3f0>
   1ac9e:	4214      	tst	r4, r2
   1aca0:	d106      	bne.n	1acb0 <__aeabi_dmul+0x3f0>
   1aca2:	4322      	orrs	r2, r4
   1aca4:	0312      	lsls	r2, r2, #12
   1aca6:	0b12      	lsrs	r2, r2, #12
   1aca8:	4645      	mov	r5, r8
   1acaa:	4699      	mov	r9, r3
   1acac:	4c43      	ldr	r4, [pc, #268]	; (1adbc <__aeabi_dmul+0x4fc>)
   1acae:	e66e      	b.n	1a98e <__aeabi_dmul+0xce>
   1acb0:	465b      	mov	r3, fp
   1acb2:	431a      	orrs	r2, r3
   1acb4:	0312      	lsls	r2, r2, #12
   1acb6:	0b12      	lsrs	r2, r2, #12
   1acb8:	4c40      	ldr	r4, [pc, #256]	; (1adbc <__aeabi_dmul+0x4fc>)
   1acba:	e668      	b.n	1a98e <__aeabi_dmul+0xce>
   1acbc:	0003      	movs	r3, r0
   1acbe:	4654      	mov	r4, sl
   1acc0:	3b28      	subs	r3, #40	; 0x28
   1acc2:	409c      	lsls	r4, r3
   1acc4:	2300      	movs	r3, #0
   1acc6:	e6b9      	b.n	1aa3c <__aeabi_dmul+0x17c>
   1acc8:	f000 fbfc 	bl	1b4c4 <__clzsi2>
   1accc:	3020      	adds	r0, #32
   1acce:	e6a6      	b.n	1aa1e <__aeabi_dmul+0x15e>
   1acd0:	0003      	movs	r3, r0
   1acd2:	3b28      	subs	r3, #40	; 0x28
   1acd4:	409f      	lsls	r7, r3
   1acd6:	2300      	movs	r3, #0
   1acd8:	46bb      	mov	fp, r7
   1acda:	4699      	mov	r9, r3
   1acdc:	e68a      	b.n	1a9f4 <__aeabi_dmul+0x134>
   1acde:	f000 fbf1 	bl	1b4c4 <__clzsi2>
   1ace2:	3020      	adds	r0, #32
   1ace4:	e674      	b.n	1a9d0 <__aeabi_dmul+0x110>
   1ace6:	46b4      	mov	ip, r6
   1ace8:	e7ad      	b.n	1ac46 <__aeabi_dmul+0x386>
   1acea:	2501      	movs	r5, #1
   1acec:	1a2a      	subs	r2, r5, r0
   1acee:	2a38      	cmp	r2, #56	; 0x38
   1acf0:	dd06      	ble.n	1ad00 <__aeabi_dmul+0x440>
   1acf2:	9b01      	ldr	r3, [sp, #4]
   1acf4:	2400      	movs	r4, #0
   1acf6:	401d      	ands	r5, r3
   1acf8:	2300      	movs	r3, #0
   1acfa:	2200      	movs	r2, #0
   1acfc:	4699      	mov	r9, r3
   1acfe:	e646      	b.n	1a98e <__aeabi_dmul+0xce>
   1ad00:	2a1f      	cmp	r2, #31
   1ad02:	dc21      	bgt.n	1ad48 <__aeabi_dmul+0x488>
   1ad04:	2520      	movs	r5, #32
   1ad06:	0020      	movs	r0, r4
   1ad08:	1aad      	subs	r5, r5, r2
   1ad0a:	001e      	movs	r6, r3
   1ad0c:	40ab      	lsls	r3, r5
   1ad0e:	40a8      	lsls	r0, r5
   1ad10:	40d6      	lsrs	r6, r2
   1ad12:	1e5d      	subs	r5, r3, #1
   1ad14:	41ab      	sbcs	r3, r5
   1ad16:	4330      	orrs	r0, r6
   1ad18:	4318      	orrs	r0, r3
   1ad1a:	40d4      	lsrs	r4, r2
   1ad1c:	0743      	lsls	r3, r0, #29
   1ad1e:	d009      	beq.n	1ad34 <__aeabi_dmul+0x474>
   1ad20:	230f      	movs	r3, #15
   1ad22:	4003      	ands	r3, r0
   1ad24:	2b04      	cmp	r3, #4
   1ad26:	d005      	beq.n	1ad34 <__aeabi_dmul+0x474>
   1ad28:	0003      	movs	r3, r0
   1ad2a:	1d18      	adds	r0, r3, #4
   1ad2c:	4298      	cmp	r0, r3
   1ad2e:	419b      	sbcs	r3, r3
   1ad30:	425b      	negs	r3, r3
   1ad32:	18e4      	adds	r4, r4, r3
   1ad34:	0223      	lsls	r3, r4, #8
   1ad36:	d521      	bpl.n	1ad7c <__aeabi_dmul+0x4bc>
   1ad38:	2501      	movs	r5, #1
   1ad3a:	9b01      	ldr	r3, [sp, #4]
   1ad3c:	2401      	movs	r4, #1
   1ad3e:	401d      	ands	r5, r3
   1ad40:	2300      	movs	r3, #0
   1ad42:	2200      	movs	r2, #0
   1ad44:	4699      	mov	r9, r3
   1ad46:	e622      	b.n	1a98e <__aeabi_dmul+0xce>
   1ad48:	251f      	movs	r5, #31
   1ad4a:	0021      	movs	r1, r4
   1ad4c:	426d      	negs	r5, r5
   1ad4e:	1a28      	subs	r0, r5, r0
   1ad50:	40c1      	lsrs	r1, r0
   1ad52:	0008      	movs	r0, r1
   1ad54:	2a20      	cmp	r2, #32
   1ad56:	d01d      	beq.n	1ad94 <__aeabi_dmul+0x4d4>
   1ad58:	355f      	adds	r5, #95	; 0x5f
   1ad5a:	1aaa      	subs	r2, r5, r2
   1ad5c:	4094      	lsls	r4, r2
   1ad5e:	4323      	orrs	r3, r4
   1ad60:	1e5c      	subs	r4, r3, #1
   1ad62:	41a3      	sbcs	r3, r4
   1ad64:	2507      	movs	r5, #7
   1ad66:	4303      	orrs	r3, r0
   1ad68:	401d      	ands	r5, r3
   1ad6a:	2200      	movs	r2, #0
   1ad6c:	2d00      	cmp	r5, #0
   1ad6e:	d009      	beq.n	1ad84 <__aeabi_dmul+0x4c4>
   1ad70:	220f      	movs	r2, #15
   1ad72:	2400      	movs	r4, #0
   1ad74:	401a      	ands	r2, r3
   1ad76:	0018      	movs	r0, r3
   1ad78:	2a04      	cmp	r2, #4
   1ad7a:	d1d6      	bne.n	1ad2a <__aeabi_dmul+0x46a>
   1ad7c:	0003      	movs	r3, r0
   1ad7e:	0765      	lsls	r5, r4, #29
   1ad80:	0264      	lsls	r4, r4, #9
   1ad82:	0b22      	lsrs	r2, r4, #12
   1ad84:	08db      	lsrs	r3, r3, #3
   1ad86:	432b      	orrs	r3, r5
   1ad88:	2501      	movs	r5, #1
   1ad8a:	4699      	mov	r9, r3
   1ad8c:	9b01      	ldr	r3, [sp, #4]
   1ad8e:	2400      	movs	r4, #0
   1ad90:	401d      	ands	r5, r3
   1ad92:	e5fc      	b.n	1a98e <__aeabi_dmul+0xce>
   1ad94:	2400      	movs	r4, #0
   1ad96:	e7e2      	b.n	1ad5e <__aeabi_dmul+0x49e>
   1ad98:	2280      	movs	r2, #128	; 0x80
   1ad9a:	2501      	movs	r5, #1
   1ad9c:	0312      	lsls	r2, r2, #12
   1ad9e:	4322      	orrs	r2, r4
   1ada0:	9901      	ldr	r1, [sp, #4]
   1ada2:	0312      	lsls	r2, r2, #12
   1ada4:	0b12      	lsrs	r2, r2, #12
   1ada6:	400d      	ands	r5, r1
   1ada8:	4699      	mov	r9, r3
   1adaa:	4c04      	ldr	r4, [pc, #16]	; (1adbc <__aeabi_dmul+0x4fc>)
   1adac:	e5ef      	b.n	1a98e <__aeabi_dmul+0xce>
   1adae:	46c0      	nop			; (mov r8, r8)
   1adb0:	000003ff 	.word	0x000003ff
   1adb4:	feffffff 	.word	0xfeffffff
   1adb8:	000007fe 	.word	0x000007fe
   1adbc:	000007ff 	.word	0x000007ff

0001adc0 <__aeabi_dsub>:
   1adc0:	b5f0      	push	{r4, r5, r6, r7, lr}
   1adc2:	4646      	mov	r6, r8
   1adc4:	46d6      	mov	lr, sl
   1adc6:	464f      	mov	r7, r9
   1adc8:	030c      	lsls	r4, r1, #12
   1adca:	b5c0      	push	{r6, r7, lr}
   1adcc:	0fcd      	lsrs	r5, r1, #31
   1adce:	004e      	lsls	r6, r1, #1
   1add0:	0a61      	lsrs	r1, r4, #9
   1add2:	0f44      	lsrs	r4, r0, #29
   1add4:	430c      	orrs	r4, r1
   1add6:	00c1      	lsls	r1, r0, #3
   1add8:	0058      	lsls	r0, r3, #1
   1adda:	0d40      	lsrs	r0, r0, #21
   1addc:	4684      	mov	ip, r0
   1adde:	468a      	mov	sl, r1
   1ade0:	000f      	movs	r7, r1
   1ade2:	0319      	lsls	r1, r3, #12
   1ade4:	0f50      	lsrs	r0, r2, #29
   1ade6:	0a49      	lsrs	r1, r1, #9
   1ade8:	4301      	orrs	r1, r0
   1adea:	48c6      	ldr	r0, [pc, #792]	; (1b104 <__aeabi_dsub+0x344>)
   1adec:	0d76      	lsrs	r6, r6, #21
   1adee:	46a8      	mov	r8, r5
   1adf0:	0fdb      	lsrs	r3, r3, #31
   1adf2:	00d2      	lsls	r2, r2, #3
   1adf4:	4584      	cmp	ip, r0
   1adf6:	d100      	bne.n	1adfa <__aeabi_dsub+0x3a>
   1adf8:	e0d8      	b.n	1afac <__aeabi_dsub+0x1ec>
   1adfa:	2001      	movs	r0, #1
   1adfc:	4043      	eors	r3, r0
   1adfe:	42ab      	cmp	r3, r5
   1ae00:	d100      	bne.n	1ae04 <__aeabi_dsub+0x44>
   1ae02:	e0a6      	b.n	1af52 <__aeabi_dsub+0x192>
   1ae04:	4660      	mov	r0, ip
   1ae06:	1a35      	subs	r5, r6, r0
   1ae08:	2d00      	cmp	r5, #0
   1ae0a:	dc00      	bgt.n	1ae0e <__aeabi_dsub+0x4e>
   1ae0c:	e105      	b.n	1b01a <__aeabi_dsub+0x25a>
   1ae0e:	2800      	cmp	r0, #0
   1ae10:	d110      	bne.n	1ae34 <__aeabi_dsub+0x74>
   1ae12:	000b      	movs	r3, r1
   1ae14:	4313      	orrs	r3, r2
   1ae16:	d100      	bne.n	1ae1a <__aeabi_dsub+0x5a>
   1ae18:	e0d7      	b.n	1afca <__aeabi_dsub+0x20a>
   1ae1a:	1e6b      	subs	r3, r5, #1
   1ae1c:	2b00      	cmp	r3, #0
   1ae1e:	d000      	beq.n	1ae22 <__aeabi_dsub+0x62>
   1ae20:	e14b      	b.n	1b0ba <__aeabi_dsub+0x2fa>
   1ae22:	4653      	mov	r3, sl
   1ae24:	1a9f      	subs	r7, r3, r2
   1ae26:	45ba      	cmp	sl, r7
   1ae28:	4180      	sbcs	r0, r0
   1ae2a:	1a64      	subs	r4, r4, r1
   1ae2c:	4240      	negs	r0, r0
   1ae2e:	1a24      	subs	r4, r4, r0
   1ae30:	2601      	movs	r6, #1
   1ae32:	e01e      	b.n	1ae72 <__aeabi_dsub+0xb2>
   1ae34:	4bb3      	ldr	r3, [pc, #716]	; (1b104 <__aeabi_dsub+0x344>)
   1ae36:	429e      	cmp	r6, r3
   1ae38:	d048      	beq.n	1aecc <__aeabi_dsub+0x10c>
   1ae3a:	2380      	movs	r3, #128	; 0x80
   1ae3c:	041b      	lsls	r3, r3, #16
   1ae3e:	4319      	orrs	r1, r3
   1ae40:	2d38      	cmp	r5, #56	; 0x38
   1ae42:	dd00      	ble.n	1ae46 <__aeabi_dsub+0x86>
   1ae44:	e119      	b.n	1b07a <__aeabi_dsub+0x2ba>
   1ae46:	2d1f      	cmp	r5, #31
   1ae48:	dd00      	ble.n	1ae4c <__aeabi_dsub+0x8c>
   1ae4a:	e14c      	b.n	1b0e6 <__aeabi_dsub+0x326>
   1ae4c:	2320      	movs	r3, #32
   1ae4e:	000f      	movs	r7, r1
   1ae50:	1b5b      	subs	r3, r3, r5
   1ae52:	0010      	movs	r0, r2
   1ae54:	409a      	lsls	r2, r3
   1ae56:	409f      	lsls	r7, r3
   1ae58:	40e8      	lsrs	r0, r5
   1ae5a:	1e53      	subs	r3, r2, #1
   1ae5c:	419a      	sbcs	r2, r3
   1ae5e:	40e9      	lsrs	r1, r5
   1ae60:	4307      	orrs	r7, r0
   1ae62:	4317      	orrs	r7, r2
   1ae64:	4653      	mov	r3, sl
   1ae66:	1bdf      	subs	r7, r3, r7
   1ae68:	1a61      	subs	r1, r4, r1
   1ae6a:	45ba      	cmp	sl, r7
   1ae6c:	41a4      	sbcs	r4, r4
   1ae6e:	4264      	negs	r4, r4
   1ae70:	1b0c      	subs	r4, r1, r4
   1ae72:	0223      	lsls	r3, r4, #8
   1ae74:	d400      	bmi.n	1ae78 <__aeabi_dsub+0xb8>
   1ae76:	e0c5      	b.n	1b004 <__aeabi_dsub+0x244>
   1ae78:	0264      	lsls	r4, r4, #9
   1ae7a:	0a65      	lsrs	r5, r4, #9
   1ae7c:	2d00      	cmp	r5, #0
   1ae7e:	d100      	bne.n	1ae82 <__aeabi_dsub+0xc2>
   1ae80:	e0f6      	b.n	1b070 <__aeabi_dsub+0x2b0>
   1ae82:	0028      	movs	r0, r5
   1ae84:	f000 fb1e 	bl	1b4c4 <__clzsi2>
   1ae88:	0003      	movs	r3, r0
   1ae8a:	3b08      	subs	r3, #8
   1ae8c:	2b1f      	cmp	r3, #31
   1ae8e:	dd00      	ble.n	1ae92 <__aeabi_dsub+0xd2>
   1ae90:	e0e9      	b.n	1b066 <__aeabi_dsub+0x2a6>
   1ae92:	2220      	movs	r2, #32
   1ae94:	003c      	movs	r4, r7
   1ae96:	1ad2      	subs	r2, r2, r3
   1ae98:	409d      	lsls	r5, r3
   1ae9a:	40d4      	lsrs	r4, r2
   1ae9c:	409f      	lsls	r7, r3
   1ae9e:	4325      	orrs	r5, r4
   1aea0:	429e      	cmp	r6, r3
   1aea2:	dd00      	ble.n	1aea6 <__aeabi_dsub+0xe6>
   1aea4:	e0db      	b.n	1b05e <__aeabi_dsub+0x29e>
   1aea6:	1b9e      	subs	r6, r3, r6
   1aea8:	1c73      	adds	r3, r6, #1
   1aeaa:	2b1f      	cmp	r3, #31
   1aeac:	dd00      	ble.n	1aeb0 <__aeabi_dsub+0xf0>
   1aeae:	e10a      	b.n	1b0c6 <__aeabi_dsub+0x306>
   1aeb0:	2220      	movs	r2, #32
   1aeb2:	0038      	movs	r0, r7
   1aeb4:	1ad2      	subs	r2, r2, r3
   1aeb6:	0029      	movs	r1, r5
   1aeb8:	4097      	lsls	r7, r2
   1aeba:	002c      	movs	r4, r5
   1aebc:	4091      	lsls	r1, r2
   1aebe:	40d8      	lsrs	r0, r3
   1aec0:	1e7a      	subs	r2, r7, #1
   1aec2:	4197      	sbcs	r7, r2
   1aec4:	40dc      	lsrs	r4, r3
   1aec6:	2600      	movs	r6, #0
   1aec8:	4301      	orrs	r1, r0
   1aeca:	430f      	orrs	r7, r1
   1aecc:	077b      	lsls	r3, r7, #29
   1aece:	d009      	beq.n	1aee4 <__aeabi_dsub+0x124>
   1aed0:	230f      	movs	r3, #15
   1aed2:	403b      	ands	r3, r7
   1aed4:	2b04      	cmp	r3, #4
   1aed6:	d005      	beq.n	1aee4 <__aeabi_dsub+0x124>
   1aed8:	1d3b      	adds	r3, r7, #4
   1aeda:	42bb      	cmp	r3, r7
   1aedc:	41bf      	sbcs	r7, r7
   1aede:	427f      	negs	r7, r7
   1aee0:	19e4      	adds	r4, r4, r7
   1aee2:	001f      	movs	r7, r3
   1aee4:	0223      	lsls	r3, r4, #8
   1aee6:	d525      	bpl.n	1af34 <__aeabi_dsub+0x174>
   1aee8:	4b86      	ldr	r3, [pc, #536]	; (1b104 <__aeabi_dsub+0x344>)
   1aeea:	3601      	adds	r6, #1
   1aeec:	429e      	cmp	r6, r3
   1aeee:	d100      	bne.n	1aef2 <__aeabi_dsub+0x132>
   1aef0:	e0af      	b.n	1b052 <__aeabi_dsub+0x292>
   1aef2:	4b85      	ldr	r3, [pc, #532]	; (1b108 <__aeabi_dsub+0x348>)
   1aef4:	2501      	movs	r5, #1
   1aef6:	401c      	ands	r4, r3
   1aef8:	4643      	mov	r3, r8
   1aefa:	0762      	lsls	r2, r4, #29
   1aefc:	08ff      	lsrs	r7, r7, #3
   1aefe:	0264      	lsls	r4, r4, #9
   1af00:	0576      	lsls	r6, r6, #21
   1af02:	4317      	orrs	r7, r2
   1af04:	0b24      	lsrs	r4, r4, #12
   1af06:	0d76      	lsrs	r6, r6, #21
   1af08:	401d      	ands	r5, r3
   1af0a:	2100      	movs	r1, #0
   1af0c:	0324      	lsls	r4, r4, #12
   1af0e:	0b23      	lsrs	r3, r4, #12
   1af10:	0d0c      	lsrs	r4, r1, #20
   1af12:	4a7e      	ldr	r2, [pc, #504]	; (1b10c <__aeabi_dsub+0x34c>)
   1af14:	0524      	lsls	r4, r4, #20
   1af16:	431c      	orrs	r4, r3
   1af18:	4014      	ands	r4, r2
   1af1a:	0533      	lsls	r3, r6, #20
   1af1c:	4323      	orrs	r3, r4
   1af1e:	005b      	lsls	r3, r3, #1
   1af20:	07ed      	lsls	r5, r5, #31
   1af22:	085b      	lsrs	r3, r3, #1
   1af24:	432b      	orrs	r3, r5
   1af26:	0038      	movs	r0, r7
   1af28:	0019      	movs	r1, r3
   1af2a:	bc1c      	pop	{r2, r3, r4}
   1af2c:	4690      	mov	r8, r2
   1af2e:	4699      	mov	r9, r3
   1af30:	46a2      	mov	sl, r4
   1af32:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1af34:	2501      	movs	r5, #1
   1af36:	4643      	mov	r3, r8
   1af38:	0762      	lsls	r2, r4, #29
   1af3a:	08ff      	lsrs	r7, r7, #3
   1af3c:	4317      	orrs	r7, r2
   1af3e:	08e4      	lsrs	r4, r4, #3
   1af40:	401d      	ands	r5, r3
   1af42:	4b70      	ldr	r3, [pc, #448]	; (1b104 <__aeabi_dsub+0x344>)
   1af44:	429e      	cmp	r6, r3
   1af46:	d036      	beq.n	1afb6 <__aeabi_dsub+0x1f6>
   1af48:	0324      	lsls	r4, r4, #12
   1af4a:	0576      	lsls	r6, r6, #21
   1af4c:	0b24      	lsrs	r4, r4, #12
   1af4e:	0d76      	lsrs	r6, r6, #21
   1af50:	e7db      	b.n	1af0a <__aeabi_dsub+0x14a>
   1af52:	4663      	mov	r3, ip
   1af54:	1af3      	subs	r3, r6, r3
   1af56:	2b00      	cmp	r3, #0
   1af58:	dc00      	bgt.n	1af5c <__aeabi_dsub+0x19c>
   1af5a:	e094      	b.n	1b086 <__aeabi_dsub+0x2c6>
   1af5c:	4660      	mov	r0, ip
   1af5e:	2800      	cmp	r0, #0
   1af60:	d035      	beq.n	1afce <__aeabi_dsub+0x20e>
   1af62:	4868      	ldr	r0, [pc, #416]	; (1b104 <__aeabi_dsub+0x344>)
   1af64:	4286      	cmp	r6, r0
   1af66:	d0b1      	beq.n	1aecc <__aeabi_dsub+0x10c>
   1af68:	2780      	movs	r7, #128	; 0x80
   1af6a:	043f      	lsls	r7, r7, #16
   1af6c:	4339      	orrs	r1, r7
   1af6e:	2b38      	cmp	r3, #56	; 0x38
   1af70:	dc00      	bgt.n	1af74 <__aeabi_dsub+0x1b4>
   1af72:	e0fd      	b.n	1b170 <__aeabi_dsub+0x3b0>
   1af74:	430a      	orrs	r2, r1
   1af76:	0017      	movs	r7, r2
   1af78:	2100      	movs	r1, #0
   1af7a:	1e7a      	subs	r2, r7, #1
   1af7c:	4197      	sbcs	r7, r2
   1af7e:	4457      	add	r7, sl
   1af80:	4557      	cmp	r7, sl
   1af82:	4180      	sbcs	r0, r0
   1af84:	1909      	adds	r1, r1, r4
   1af86:	4244      	negs	r4, r0
   1af88:	190c      	adds	r4, r1, r4
   1af8a:	0223      	lsls	r3, r4, #8
   1af8c:	d53a      	bpl.n	1b004 <__aeabi_dsub+0x244>
   1af8e:	4b5d      	ldr	r3, [pc, #372]	; (1b104 <__aeabi_dsub+0x344>)
   1af90:	3601      	adds	r6, #1
   1af92:	429e      	cmp	r6, r3
   1af94:	d100      	bne.n	1af98 <__aeabi_dsub+0x1d8>
   1af96:	e14b      	b.n	1b230 <__aeabi_dsub+0x470>
   1af98:	2201      	movs	r2, #1
   1af9a:	4b5b      	ldr	r3, [pc, #364]	; (1b108 <__aeabi_dsub+0x348>)
   1af9c:	401c      	ands	r4, r3
   1af9e:	087b      	lsrs	r3, r7, #1
   1afa0:	4017      	ands	r7, r2
   1afa2:	431f      	orrs	r7, r3
   1afa4:	07e2      	lsls	r2, r4, #31
   1afa6:	4317      	orrs	r7, r2
   1afa8:	0864      	lsrs	r4, r4, #1
   1afaa:	e78f      	b.n	1aecc <__aeabi_dsub+0x10c>
   1afac:	0008      	movs	r0, r1
   1afae:	4310      	orrs	r0, r2
   1afb0:	d000      	beq.n	1afb4 <__aeabi_dsub+0x1f4>
   1afb2:	e724      	b.n	1adfe <__aeabi_dsub+0x3e>
   1afb4:	e721      	b.n	1adfa <__aeabi_dsub+0x3a>
   1afb6:	0023      	movs	r3, r4
   1afb8:	433b      	orrs	r3, r7
   1afba:	d100      	bne.n	1afbe <__aeabi_dsub+0x1fe>
   1afbc:	e1b9      	b.n	1b332 <__aeabi_dsub+0x572>
   1afbe:	2280      	movs	r2, #128	; 0x80
   1afc0:	0312      	lsls	r2, r2, #12
   1afc2:	4314      	orrs	r4, r2
   1afc4:	0324      	lsls	r4, r4, #12
   1afc6:	0b24      	lsrs	r4, r4, #12
   1afc8:	e79f      	b.n	1af0a <__aeabi_dsub+0x14a>
   1afca:	002e      	movs	r6, r5
   1afcc:	e77e      	b.n	1aecc <__aeabi_dsub+0x10c>
   1afce:	0008      	movs	r0, r1
   1afd0:	4310      	orrs	r0, r2
   1afd2:	d100      	bne.n	1afd6 <__aeabi_dsub+0x216>
   1afd4:	e0ca      	b.n	1b16c <__aeabi_dsub+0x3ac>
   1afd6:	1e58      	subs	r0, r3, #1
   1afd8:	4684      	mov	ip, r0
   1afda:	2800      	cmp	r0, #0
   1afdc:	d000      	beq.n	1afe0 <__aeabi_dsub+0x220>
   1afde:	e0e7      	b.n	1b1b0 <__aeabi_dsub+0x3f0>
   1afe0:	4452      	add	r2, sl
   1afe2:	4552      	cmp	r2, sl
   1afe4:	4180      	sbcs	r0, r0
   1afe6:	1864      	adds	r4, r4, r1
   1afe8:	4240      	negs	r0, r0
   1afea:	1824      	adds	r4, r4, r0
   1afec:	0017      	movs	r7, r2
   1afee:	2601      	movs	r6, #1
   1aff0:	0223      	lsls	r3, r4, #8
   1aff2:	d507      	bpl.n	1b004 <__aeabi_dsub+0x244>
   1aff4:	2602      	movs	r6, #2
   1aff6:	e7cf      	b.n	1af98 <__aeabi_dsub+0x1d8>
   1aff8:	4664      	mov	r4, ip
   1affa:	432c      	orrs	r4, r5
   1affc:	d100      	bne.n	1b000 <__aeabi_dsub+0x240>
   1affe:	e1b3      	b.n	1b368 <__aeabi_dsub+0x5a8>
   1b000:	002c      	movs	r4, r5
   1b002:	4667      	mov	r7, ip
   1b004:	077b      	lsls	r3, r7, #29
   1b006:	d000      	beq.n	1b00a <__aeabi_dsub+0x24a>
   1b008:	e762      	b.n	1aed0 <__aeabi_dsub+0x110>
   1b00a:	0763      	lsls	r3, r4, #29
   1b00c:	08ff      	lsrs	r7, r7, #3
   1b00e:	431f      	orrs	r7, r3
   1b010:	2501      	movs	r5, #1
   1b012:	4643      	mov	r3, r8
   1b014:	08e4      	lsrs	r4, r4, #3
   1b016:	401d      	ands	r5, r3
   1b018:	e793      	b.n	1af42 <__aeabi_dsub+0x182>
   1b01a:	2d00      	cmp	r5, #0
   1b01c:	d178      	bne.n	1b110 <__aeabi_dsub+0x350>
   1b01e:	1c75      	adds	r5, r6, #1
   1b020:	056d      	lsls	r5, r5, #21
   1b022:	0d6d      	lsrs	r5, r5, #21
   1b024:	2d01      	cmp	r5, #1
   1b026:	dc00      	bgt.n	1b02a <__aeabi_dsub+0x26a>
   1b028:	e0f2      	b.n	1b210 <__aeabi_dsub+0x450>
   1b02a:	4650      	mov	r0, sl
   1b02c:	1a80      	subs	r0, r0, r2
   1b02e:	4582      	cmp	sl, r0
   1b030:	41bf      	sbcs	r7, r7
   1b032:	1a65      	subs	r5, r4, r1
   1b034:	427f      	negs	r7, r7
   1b036:	1bed      	subs	r5, r5, r7
   1b038:	4684      	mov	ip, r0
   1b03a:	0228      	lsls	r0, r5, #8
   1b03c:	d400      	bmi.n	1b040 <__aeabi_dsub+0x280>
   1b03e:	e08c      	b.n	1b15a <__aeabi_dsub+0x39a>
   1b040:	4650      	mov	r0, sl
   1b042:	1a17      	subs	r7, r2, r0
   1b044:	42ba      	cmp	r2, r7
   1b046:	4192      	sbcs	r2, r2
   1b048:	1b0c      	subs	r4, r1, r4
   1b04a:	4255      	negs	r5, r2
   1b04c:	1b65      	subs	r5, r4, r5
   1b04e:	4698      	mov	r8, r3
   1b050:	e714      	b.n	1ae7c <__aeabi_dsub+0xbc>
   1b052:	2501      	movs	r5, #1
   1b054:	4643      	mov	r3, r8
   1b056:	2400      	movs	r4, #0
   1b058:	401d      	ands	r5, r3
   1b05a:	2700      	movs	r7, #0
   1b05c:	e755      	b.n	1af0a <__aeabi_dsub+0x14a>
   1b05e:	4c2a      	ldr	r4, [pc, #168]	; (1b108 <__aeabi_dsub+0x348>)
   1b060:	1af6      	subs	r6, r6, r3
   1b062:	402c      	ands	r4, r5
   1b064:	e732      	b.n	1aecc <__aeabi_dsub+0x10c>
   1b066:	003d      	movs	r5, r7
   1b068:	3828      	subs	r0, #40	; 0x28
   1b06a:	4085      	lsls	r5, r0
   1b06c:	2700      	movs	r7, #0
   1b06e:	e717      	b.n	1aea0 <__aeabi_dsub+0xe0>
   1b070:	0038      	movs	r0, r7
   1b072:	f000 fa27 	bl	1b4c4 <__clzsi2>
   1b076:	3020      	adds	r0, #32
   1b078:	e706      	b.n	1ae88 <__aeabi_dsub+0xc8>
   1b07a:	430a      	orrs	r2, r1
   1b07c:	0017      	movs	r7, r2
   1b07e:	2100      	movs	r1, #0
   1b080:	1e7a      	subs	r2, r7, #1
   1b082:	4197      	sbcs	r7, r2
   1b084:	e6ee      	b.n	1ae64 <__aeabi_dsub+0xa4>
   1b086:	2b00      	cmp	r3, #0
   1b088:	d000      	beq.n	1b08c <__aeabi_dsub+0x2cc>
   1b08a:	e0e5      	b.n	1b258 <__aeabi_dsub+0x498>
   1b08c:	1c73      	adds	r3, r6, #1
   1b08e:	469c      	mov	ip, r3
   1b090:	055b      	lsls	r3, r3, #21
   1b092:	0d5b      	lsrs	r3, r3, #21
   1b094:	2b01      	cmp	r3, #1
   1b096:	dc00      	bgt.n	1b09a <__aeabi_dsub+0x2da>
   1b098:	e09f      	b.n	1b1da <__aeabi_dsub+0x41a>
   1b09a:	4b1a      	ldr	r3, [pc, #104]	; (1b104 <__aeabi_dsub+0x344>)
   1b09c:	459c      	cmp	ip, r3
   1b09e:	d100      	bne.n	1b0a2 <__aeabi_dsub+0x2e2>
   1b0a0:	e0c5      	b.n	1b22e <__aeabi_dsub+0x46e>
   1b0a2:	4452      	add	r2, sl
   1b0a4:	4552      	cmp	r2, sl
   1b0a6:	4180      	sbcs	r0, r0
   1b0a8:	1864      	adds	r4, r4, r1
   1b0aa:	4240      	negs	r0, r0
   1b0ac:	1824      	adds	r4, r4, r0
   1b0ae:	07e7      	lsls	r7, r4, #31
   1b0b0:	0852      	lsrs	r2, r2, #1
   1b0b2:	4317      	orrs	r7, r2
   1b0b4:	0864      	lsrs	r4, r4, #1
   1b0b6:	4666      	mov	r6, ip
   1b0b8:	e708      	b.n	1aecc <__aeabi_dsub+0x10c>
   1b0ba:	4812      	ldr	r0, [pc, #72]	; (1b104 <__aeabi_dsub+0x344>)
   1b0bc:	4285      	cmp	r5, r0
   1b0be:	d100      	bne.n	1b0c2 <__aeabi_dsub+0x302>
   1b0c0:	e085      	b.n	1b1ce <__aeabi_dsub+0x40e>
   1b0c2:	001d      	movs	r5, r3
   1b0c4:	e6bc      	b.n	1ae40 <__aeabi_dsub+0x80>
   1b0c6:	0029      	movs	r1, r5
   1b0c8:	3e1f      	subs	r6, #31
   1b0ca:	40f1      	lsrs	r1, r6
   1b0cc:	2b20      	cmp	r3, #32
   1b0ce:	d100      	bne.n	1b0d2 <__aeabi_dsub+0x312>
   1b0d0:	e07f      	b.n	1b1d2 <__aeabi_dsub+0x412>
   1b0d2:	2240      	movs	r2, #64	; 0x40
   1b0d4:	1ad3      	subs	r3, r2, r3
   1b0d6:	409d      	lsls	r5, r3
   1b0d8:	432f      	orrs	r7, r5
   1b0da:	1e7d      	subs	r5, r7, #1
   1b0dc:	41af      	sbcs	r7, r5
   1b0de:	2400      	movs	r4, #0
   1b0e0:	430f      	orrs	r7, r1
   1b0e2:	2600      	movs	r6, #0
   1b0e4:	e78e      	b.n	1b004 <__aeabi_dsub+0x244>
   1b0e6:	002b      	movs	r3, r5
   1b0e8:	000f      	movs	r7, r1
   1b0ea:	3b20      	subs	r3, #32
   1b0ec:	40df      	lsrs	r7, r3
   1b0ee:	2d20      	cmp	r5, #32
   1b0f0:	d071      	beq.n	1b1d6 <__aeabi_dsub+0x416>
   1b0f2:	2340      	movs	r3, #64	; 0x40
   1b0f4:	1b5d      	subs	r5, r3, r5
   1b0f6:	40a9      	lsls	r1, r5
   1b0f8:	430a      	orrs	r2, r1
   1b0fa:	1e51      	subs	r1, r2, #1
   1b0fc:	418a      	sbcs	r2, r1
   1b0fe:	2100      	movs	r1, #0
   1b100:	4317      	orrs	r7, r2
   1b102:	e6af      	b.n	1ae64 <__aeabi_dsub+0xa4>
   1b104:	000007ff 	.word	0x000007ff
   1b108:	ff7fffff 	.word	0xff7fffff
   1b10c:	800fffff 	.word	0x800fffff
   1b110:	2e00      	cmp	r6, #0
   1b112:	d03e      	beq.n	1b192 <__aeabi_dsub+0x3d2>
   1b114:	4eb3      	ldr	r6, [pc, #716]	; (1b3e4 <__aeabi_dsub+0x624>)
   1b116:	45b4      	cmp	ip, r6
   1b118:	d045      	beq.n	1b1a6 <__aeabi_dsub+0x3e6>
   1b11a:	2680      	movs	r6, #128	; 0x80
   1b11c:	0436      	lsls	r6, r6, #16
   1b11e:	426d      	negs	r5, r5
   1b120:	4334      	orrs	r4, r6
   1b122:	2d38      	cmp	r5, #56	; 0x38
   1b124:	dd00      	ble.n	1b128 <__aeabi_dsub+0x368>
   1b126:	e0a8      	b.n	1b27a <__aeabi_dsub+0x4ba>
   1b128:	2d1f      	cmp	r5, #31
   1b12a:	dd00      	ble.n	1b12e <__aeabi_dsub+0x36e>
   1b12c:	e11f      	b.n	1b36e <__aeabi_dsub+0x5ae>
   1b12e:	2620      	movs	r6, #32
   1b130:	0027      	movs	r7, r4
   1b132:	4650      	mov	r0, sl
   1b134:	1b76      	subs	r6, r6, r5
   1b136:	40b7      	lsls	r7, r6
   1b138:	40e8      	lsrs	r0, r5
   1b13a:	4307      	orrs	r7, r0
   1b13c:	4650      	mov	r0, sl
   1b13e:	40b0      	lsls	r0, r6
   1b140:	1e46      	subs	r6, r0, #1
   1b142:	41b0      	sbcs	r0, r6
   1b144:	40ec      	lsrs	r4, r5
   1b146:	4338      	orrs	r0, r7
   1b148:	1a17      	subs	r7, r2, r0
   1b14a:	42ba      	cmp	r2, r7
   1b14c:	4192      	sbcs	r2, r2
   1b14e:	1b0c      	subs	r4, r1, r4
   1b150:	4252      	negs	r2, r2
   1b152:	1aa4      	subs	r4, r4, r2
   1b154:	4666      	mov	r6, ip
   1b156:	4698      	mov	r8, r3
   1b158:	e68b      	b.n	1ae72 <__aeabi_dsub+0xb2>
   1b15a:	4664      	mov	r4, ip
   1b15c:	4667      	mov	r7, ip
   1b15e:	432c      	orrs	r4, r5
   1b160:	d000      	beq.n	1b164 <__aeabi_dsub+0x3a4>
   1b162:	e68b      	b.n	1ae7c <__aeabi_dsub+0xbc>
   1b164:	2500      	movs	r5, #0
   1b166:	2600      	movs	r6, #0
   1b168:	2700      	movs	r7, #0
   1b16a:	e6ea      	b.n	1af42 <__aeabi_dsub+0x182>
   1b16c:	001e      	movs	r6, r3
   1b16e:	e6ad      	b.n	1aecc <__aeabi_dsub+0x10c>
   1b170:	2b1f      	cmp	r3, #31
   1b172:	dc60      	bgt.n	1b236 <__aeabi_dsub+0x476>
   1b174:	2720      	movs	r7, #32
   1b176:	1af8      	subs	r0, r7, r3
   1b178:	000f      	movs	r7, r1
   1b17a:	4684      	mov	ip, r0
   1b17c:	4087      	lsls	r7, r0
   1b17e:	0010      	movs	r0, r2
   1b180:	40d8      	lsrs	r0, r3
   1b182:	4307      	orrs	r7, r0
   1b184:	4660      	mov	r0, ip
   1b186:	4082      	lsls	r2, r0
   1b188:	1e50      	subs	r0, r2, #1
   1b18a:	4182      	sbcs	r2, r0
   1b18c:	40d9      	lsrs	r1, r3
   1b18e:	4317      	orrs	r7, r2
   1b190:	e6f5      	b.n	1af7e <__aeabi_dsub+0x1be>
   1b192:	0026      	movs	r6, r4
   1b194:	4650      	mov	r0, sl
   1b196:	4306      	orrs	r6, r0
   1b198:	d005      	beq.n	1b1a6 <__aeabi_dsub+0x3e6>
   1b19a:	43ed      	mvns	r5, r5
   1b19c:	2d00      	cmp	r5, #0
   1b19e:	d0d3      	beq.n	1b148 <__aeabi_dsub+0x388>
   1b1a0:	4e90      	ldr	r6, [pc, #576]	; (1b3e4 <__aeabi_dsub+0x624>)
   1b1a2:	45b4      	cmp	ip, r6
   1b1a4:	d1bd      	bne.n	1b122 <__aeabi_dsub+0x362>
   1b1a6:	000c      	movs	r4, r1
   1b1a8:	0017      	movs	r7, r2
   1b1aa:	4666      	mov	r6, ip
   1b1ac:	4698      	mov	r8, r3
   1b1ae:	e68d      	b.n	1aecc <__aeabi_dsub+0x10c>
   1b1b0:	488c      	ldr	r0, [pc, #560]	; (1b3e4 <__aeabi_dsub+0x624>)
   1b1b2:	4283      	cmp	r3, r0
   1b1b4:	d00b      	beq.n	1b1ce <__aeabi_dsub+0x40e>
   1b1b6:	4663      	mov	r3, ip
   1b1b8:	e6d9      	b.n	1af6e <__aeabi_dsub+0x1ae>
   1b1ba:	2d00      	cmp	r5, #0
   1b1bc:	d000      	beq.n	1b1c0 <__aeabi_dsub+0x400>
   1b1be:	e096      	b.n	1b2ee <__aeabi_dsub+0x52e>
   1b1c0:	0008      	movs	r0, r1
   1b1c2:	4310      	orrs	r0, r2
   1b1c4:	d100      	bne.n	1b1c8 <__aeabi_dsub+0x408>
   1b1c6:	e0e2      	b.n	1b38e <__aeabi_dsub+0x5ce>
   1b1c8:	000c      	movs	r4, r1
   1b1ca:	0017      	movs	r7, r2
   1b1cc:	4698      	mov	r8, r3
   1b1ce:	4e85      	ldr	r6, [pc, #532]	; (1b3e4 <__aeabi_dsub+0x624>)
   1b1d0:	e67c      	b.n	1aecc <__aeabi_dsub+0x10c>
   1b1d2:	2500      	movs	r5, #0
   1b1d4:	e780      	b.n	1b0d8 <__aeabi_dsub+0x318>
   1b1d6:	2100      	movs	r1, #0
   1b1d8:	e78e      	b.n	1b0f8 <__aeabi_dsub+0x338>
   1b1da:	0023      	movs	r3, r4
   1b1dc:	4650      	mov	r0, sl
   1b1de:	4303      	orrs	r3, r0
   1b1e0:	2e00      	cmp	r6, #0
   1b1e2:	d000      	beq.n	1b1e6 <__aeabi_dsub+0x426>
   1b1e4:	e0a8      	b.n	1b338 <__aeabi_dsub+0x578>
   1b1e6:	2b00      	cmp	r3, #0
   1b1e8:	d100      	bne.n	1b1ec <__aeabi_dsub+0x42c>
   1b1ea:	e0de      	b.n	1b3aa <__aeabi_dsub+0x5ea>
   1b1ec:	000b      	movs	r3, r1
   1b1ee:	4313      	orrs	r3, r2
   1b1f0:	d100      	bne.n	1b1f4 <__aeabi_dsub+0x434>
   1b1f2:	e66b      	b.n	1aecc <__aeabi_dsub+0x10c>
   1b1f4:	4452      	add	r2, sl
   1b1f6:	4552      	cmp	r2, sl
   1b1f8:	4180      	sbcs	r0, r0
   1b1fa:	1864      	adds	r4, r4, r1
   1b1fc:	4240      	negs	r0, r0
   1b1fe:	1824      	adds	r4, r4, r0
   1b200:	0017      	movs	r7, r2
   1b202:	0223      	lsls	r3, r4, #8
   1b204:	d400      	bmi.n	1b208 <__aeabi_dsub+0x448>
   1b206:	e6fd      	b.n	1b004 <__aeabi_dsub+0x244>
   1b208:	4b77      	ldr	r3, [pc, #476]	; (1b3e8 <__aeabi_dsub+0x628>)
   1b20a:	4666      	mov	r6, ip
   1b20c:	401c      	ands	r4, r3
   1b20e:	e65d      	b.n	1aecc <__aeabi_dsub+0x10c>
   1b210:	0025      	movs	r5, r4
   1b212:	4650      	mov	r0, sl
   1b214:	4305      	orrs	r5, r0
   1b216:	2e00      	cmp	r6, #0
   1b218:	d1cf      	bne.n	1b1ba <__aeabi_dsub+0x3fa>
   1b21a:	2d00      	cmp	r5, #0
   1b21c:	d14f      	bne.n	1b2be <__aeabi_dsub+0x4fe>
   1b21e:	000c      	movs	r4, r1
   1b220:	4314      	orrs	r4, r2
   1b222:	d100      	bne.n	1b226 <__aeabi_dsub+0x466>
   1b224:	e0a0      	b.n	1b368 <__aeabi_dsub+0x5a8>
   1b226:	000c      	movs	r4, r1
   1b228:	0017      	movs	r7, r2
   1b22a:	4698      	mov	r8, r3
   1b22c:	e64e      	b.n	1aecc <__aeabi_dsub+0x10c>
   1b22e:	4666      	mov	r6, ip
   1b230:	2400      	movs	r4, #0
   1b232:	2700      	movs	r7, #0
   1b234:	e685      	b.n	1af42 <__aeabi_dsub+0x182>
   1b236:	001f      	movs	r7, r3
   1b238:	0008      	movs	r0, r1
   1b23a:	3f20      	subs	r7, #32
   1b23c:	40f8      	lsrs	r0, r7
   1b23e:	0007      	movs	r7, r0
   1b240:	2b20      	cmp	r3, #32
   1b242:	d100      	bne.n	1b246 <__aeabi_dsub+0x486>
   1b244:	e08e      	b.n	1b364 <__aeabi_dsub+0x5a4>
   1b246:	2040      	movs	r0, #64	; 0x40
   1b248:	1ac3      	subs	r3, r0, r3
   1b24a:	4099      	lsls	r1, r3
   1b24c:	430a      	orrs	r2, r1
   1b24e:	1e51      	subs	r1, r2, #1
   1b250:	418a      	sbcs	r2, r1
   1b252:	2100      	movs	r1, #0
   1b254:	4317      	orrs	r7, r2
   1b256:	e692      	b.n	1af7e <__aeabi_dsub+0x1be>
   1b258:	2e00      	cmp	r6, #0
   1b25a:	d114      	bne.n	1b286 <__aeabi_dsub+0x4c6>
   1b25c:	0026      	movs	r6, r4
   1b25e:	4650      	mov	r0, sl
   1b260:	4306      	orrs	r6, r0
   1b262:	d062      	beq.n	1b32a <__aeabi_dsub+0x56a>
   1b264:	43db      	mvns	r3, r3
   1b266:	2b00      	cmp	r3, #0
   1b268:	d15c      	bne.n	1b324 <__aeabi_dsub+0x564>
   1b26a:	1887      	adds	r7, r0, r2
   1b26c:	4297      	cmp	r7, r2
   1b26e:	4192      	sbcs	r2, r2
   1b270:	1864      	adds	r4, r4, r1
   1b272:	4252      	negs	r2, r2
   1b274:	18a4      	adds	r4, r4, r2
   1b276:	4666      	mov	r6, ip
   1b278:	e687      	b.n	1af8a <__aeabi_dsub+0x1ca>
   1b27a:	4650      	mov	r0, sl
   1b27c:	4320      	orrs	r0, r4
   1b27e:	1e44      	subs	r4, r0, #1
   1b280:	41a0      	sbcs	r0, r4
   1b282:	2400      	movs	r4, #0
   1b284:	e760      	b.n	1b148 <__aeabi_dsub+0x388>
   1b286:	4e57      	ldr	r6, [pc, #348]	; (1b3e4 <__aeabi_dsub+0x624>)
   1b288:	45b4      	cmp	ip, r6
   1b28a:	d04e      	beq.n	1b32a <__aeabi_dsub+0x56a>
   1b28c:	2680      	movs	r6, #128	; 0x80
   1b28e:	0436      	lsls	r6, r6, #16
   1b290:	425b      	negs	r3, r3
   1b292:	4334      	orrs	r4, r6
   1b294:	2b38      	cmp	r3, #56	; 0x38
   1b296:	dd00      	ble.n	1b29a <__aeabi_dsub+0x4da>
   1b298:	e07f      	b.n	1b39a <__aeabi_dsub+0x5da>
   1b29a:	2b1f      	cmp	r3, #31
   1b29c:	dd00      	ble.n	1b2a0 <__aeabi_dsub+0x4e0>
   1b29e:	e08b      	b.n	1b3b8 <__aeabi_dsub+0x5f8>
   1b2a0:	2620      	movs	r6, #32
   1b2a2:	0027      	movs	r7, r4
   1b2a4:	4650      	mov	r0, sl
   1b2a6:	1af6      	subs	r6, r6, r3
   1b2a8:	40b7      	lsls	r7, r6
   1b2aa:	40d8      	lsrs	r0, r3
   1b2ac:	4307      	orrs	r7, r0
   1b2ae:	4650      	mov	r0, sl
   1b2b0:	40b0      	lsls	r0, r6
   1b2b2:	1e46      	subs	r6, r0, #1
   1b2b4:	41b0      	sbcs	r0, r6
   1b2b6:	4307      	orrs	r7, r0
   1b2b8:	40dc      	lsrs	r4, r3
   1b2ba:	18bf      	adds	r7, r7, r2
   1b2bc:	e7d6      	b.n	1b26c <__aeabi_dsub+0x4ac>
   1b2be:	000d      	movs	r5, r1
   1b2c0:	4315      	orrs	r5, r2
   1b2c2:	d100      	bne.n	1b2c6 <__aeabi_dsub+0x506>
   1b2c4:	e602      	b.n	1aecc <__aeabi_dsub+0x10c>
   1b2c6:	4650      	mov	r0, sl
   1b2c8:	1a80      	subs	r0, r0, r2
   1b2ca:	4582      	cmp	sl, r0
   1b2cc:	41bf      	sbcs	r7, r7
   1b2ce:	1a65      	subs	r5, r4, r1
   1b2d0:	427f      	negs	r7, r7
   1b2d2:	1bed      	subs	r5, r5, r7
   1b2d4:	4684      	mov	ip, r0
   1b2d6:	0228      	lsls	r0, r5, #8
   1b2d8:	d400      	bmi.n	1b2dc <__aeabi_dsub+0x51c>
   1b2da:	e68d      	b.n	1aff8 <__aeabi_dsub+0x238>
   1b2dc:	4650      	mov	r0, sl
   1b2de:	1a17      	subs	r7, r2, r0
   1b2e0:	42ba      	cmp	r2, r7
   1b2e2:	4192      	sbcs	r2, r2
   1b2e4:	1b0c      	subs	r4, r1, r4
   1b2e6:	4252      	negs	r2, r2
   1b2e8:	1aa4      	subs	r4, r4, r2
   1b2ea:	4698      	mov	r8, r3
   1b2ec:	e5ee      	b.n	1aecc <__aeabi_dsub+0x10c>
   1b2ee:	000d      	movs	r5, r1
   1b2f0:	4315      	orrs	r5, r2
   1b2f2:	d100      	bne.n	1b2f6 <__aeabi_dsub+0x536>
   1b2f4:	e76b      	b.n	1b1ce <__aeabi_dsub+0x40e>
   1b2f6:	4650      	mov	r0, sl
   1b2f8:	0767      	lsls	r7, r4, #29
   1b2fa:	08c0      	lsrs	r0, r0, #3
   1b2fc:	4307      	orrs	r7, r0
   1b2fe:	2080      	movs	r0, #128	; 0x80
   1b300:	08e4      	lsrs	r4, r4, #3
   1b302:	0300      	lsls	r0, r0, #12
   1b304:	4204      	tst	r4, r0
   1b306:	d007      	beq.n	1b318 <__aeabi_dsub+0x558>
   1b308:	08cd      	lsrs	r5, r1, #3
   1b30a:	4205      	tst	r5, r0
   1b30c:	d104      	bne.n	1b318 <__aeabi_dsub+0x558>
   1b30e:	002c      	movs	r4, r5
   1b310:	4698      	mov	r8, r3
   1b312:	08d7      	lsrs	r7, r2, #3
   1b314:	0749      	lsls	r1, r1, #29
   1b316:	430f      	orrs	r7, r1
   1b318:	0f7b      	lsrs	r3, r7, #29
   1b31a:	00e4      	lsls	r4, r4, #3
   1b31c:	431c      	orrs	r4, r3
   1b31e:	00ff      	lsls	r7, r7, #3
   1b320:	4e30      	ldr	r6, [pc, #192]	; (1b3e4 <__aeabi_dsub+0x624>)
   1b322:	e5d3      	b.n	1aecc <__aeabi_dsub+0x10c>
   1b324:	4e2f      	ldr	r6, [pc, #188]	; (1b3e4 <__aeabi_dsub+0x624>)
   1b326:	45b4      	cmp	ip, r6
   1b328:	d1b4      	bne.n	1b294 <__aeabi_dsub+0x4d4>
   1b32a:	000c      	movs	r4, r1
   1b32c:	0017      	movs	r7, r2
   1b32e:	4666      	mov	r6, ip
   1b330:	e5cc      	b.n	1aecc <__aeabi_dsub+0x10c>
   1b332:	2700      	movs	r7, #0
   1b334:	2400      	movs	r4, #0
   1b336:	e5e8      	b.n	1af0a <__aeabi_dsub+0x14a>
   1b338:	2b00      	cmp	r3, #0
   1b33a:	d039      	beq.n	1b3b0 <__aeabi_dsub+0x5f0>
   1b33c:	000b      	movs	r3, r1
   1b33e:	4313      	orrs	r3, r2
   1b340:	d100      	bne.n	1b344 <__aeabi_dsub+0x584>
   1b342:	e744      	b.n	1b1ce <__aeabi_dsub+0x40e>
   1b344:	08c0      	lsrs	r0, r0, #3
   1b346:	0767      	lsls	r7, r4, #29
   1b348:	4307      	orrs	r7, r0
   1b34a:	2080      	movs	r0, #128	; 0x80
   1b34c:	08e4      	lsrs	r4, r4, #3
   1b34e:	0300      	lsls	r0, r0, #12
   1b350:	4204      	tst	r4, r0
   1b352:	d0e1      	beq.n	1b318 <__aeabi_dsub+0x558>
   1b354:	08cb      	lsrs	r3, r1, #3
   1b356:	4203      	tst	r3, r0
   1b358:	d1de      	bne.n	1b318 <__aeabi_dsub+0x558>
   1b35a:	08d7      	lsrs	r7, r2, #3
   1b35c:	0749      	lsls	r1, r1, #29
   1b35e:	430f      	orrs	r7, r1
   1b360:	001c      	movs	r4, r3
   1b362:	e7d9      	b.n	1b318 <__aeabi_dsub+0x558>
   1b364:	2100      	movs	r1, #0
   1b366:	e771      	b.n	1b24c <__aeabi_dsub+0x48c>
   1b368:	2500      	movs	r5, #0
   1b36a:	2700      	movs	r7, #0
   1b36c:	e5e9      	b.n	1af42 <__aeabi_dsub+0x182>
   1b36e:	002e      	movs	r6, r5
   1b370:	0027      	movs	r7, r4
   1b372:	3e20      	subs	r6, #32
   1b374:	40f7      	lsrs	r7, r6
   1b376:	2d20      	cmp	r5, #32
   1b378:	d02f      	beq.n	1b3da <__aeabi_dsub+0x61a>
   1b37a:	2640      	movs	r6, #64	; 0x40
   1b37c:	1b75      	subs	r5, r6, r5
   1b37e:	40ac      	lsls	r4, r5
   1b380:	4650      	mov	r0, sl
   1b382:	4320      	orrs	r0, r4
   1b384:	1e44      	subs	r4, r0, #1
   1b386:	41a0      	sbcs	r0, r4
   1b388:	2400      	movs	r4, #0
   1b38a:	4338      	orrs	r0, r7
   1b38c:	e6dc      	b.n	1b148 <__aeabi_dsub+0x388>
   1b38e:	2480      	movs	r4, #128	; 0x80
   1b390:	2500      	movs	r5, #0
   1b392:	0324      	lsls	r4, r4, #12
   1b394:	4e13      	ldr	r6, [pc, #76]	; (1b3e4 <__aeabi_dsub+0x624>)
   1b396:	2700      	movs	r7, #0
   1b398:	e5d3      	b.n	1af42 <__aeabi_dsub+0x182>
   1b39a:	4650      	mov	r0, sl
   1b39c:	4320      	orrs	r0, r4
   1b39e:	0007      	movs	r7, r0
   1b3a0:	1e78      	subs	r0, r7, #1
   1b3a2:	4187      	sbcs	r7, r0
   1b3a4:	2400      	movs	r4, #0
   1b3a6:	18bf      	adds	r7, r7, r2
   1b3a8:	e760      	b.n	1b26c <__aeabi_dsub+0x4ac>
   1b3aa:	000c      	movs	r4, r1
   1b3ac:	0017      	movs	r7, r2
   1b3ae:	e58d      	b.n	1aecc <__aeabi_dsub+0x10c>
   1b3b0:	000c      	movs	r4, r1
   1b3b2:	0017      	movs	r7, r2
   1b3b4:	4e0b      	ldr	r6, [pc, #44]	; (1b3e4 <__aeabi_dsub+0x624>)
   1b3b6:	e589      	b.n	1aecc <__aeabi_dsub+0x10c>
   1b3b8:	001e      	movs	r6, r3
   1b3ba:	0027      	movs	r7, r4
   1b3bc:	3e20      	subs	r6, #32
   1b3be:	40f7      	lsrs	r7, r6
   1b3c0:	2b20      	cmp	r3, #32
   1b3c2:	d00c      	beq.n	1b3de <__aeabi_dsub+0x61e>
   1b3c4:	2640      	movs	r6, #64	; 0x40
   1b3c6:	1af3      	subs	r3, r6, r3
   1b3c8:	409c      	lsls	r4, r3
   1b3ca:	4650      	mov	r0, sl
   1b3cc:	4320      	orrs	r0, r4
   1b3ce:	1e44      	subs	r4, r0, #1
   1b3d0:	41a0      	sbcs	r0, r4
   1b3d2:	4307      	orrs	r7, r0
   1b3d4:	2400      	movs	r4, #0
   1b3d6:	18bf      	adds	r7, r7, r2
   1b3d8:	e748      	b.n	1b26c <__aeabi_dsub+0x4ac>
   1b3da:	2400      	movs	r4, #0
   1b3dc:	e7d0      	b.n	1b380 <__aeabi_dsub+0x5c0>
   1b3de:	2400      	movs	r4, #0
   1b3e0:	e7f3      	b.n	1b3ca <__aeabi_dsub+0x60a>
   1b3e2:	46c0      	nop			; (mov r8, r8)
   1b3e4:	000007ff 	.word	0x000007ff
   1b3e8:	ff7fffff 	.word	0xff7fffff

0001b3ec <__aeabi_d2iz>:
   1b3ec:	b530      	push	{r4, r5, lr}
   1b3ee:	4d13      	ldr	r5, [pc, #76]	; (1b43c <__aeabi_d2iz+0x50>)
   1b3f0:	030a      	lsls	r2, r1, #12
   1b3f2:	004b      	lsls	r3, r1, #1
   1b3f4:	0b12      	lsrs	r2, r2, #12
   1b3f6:	0d5b      	lsrs	r3, r3, #21
   1b3f8:	0fc9      	lsrs	r1, r1, #31
   1b3fa:	2400      	movs	r4, #0
   1b3fc:	42ab      	cmp	r3, r5
   1b3fe:	dd10      	ble.n	1b422 <__aeabi_d2iz+0x36>
   1b400:	4c0f      	ldr	r4, [pc, #60]	; (1b440 <__aeabi_d2iz+0x54>)
   1b402:	42a3      	cmp	r3, r4
   1b404:	dc0f      	bgt.n	1b426 <__aeabi_d2iz+0x3a>
   1b406:	2480      	movs	r4, #128	; 0x80
   1b408:	4d0e      	ldr	r5, [pc, #56]	; (1b444 <__aeabi_d2iz+0x58>)
   1b40a:	0364      	lsls	r4, r4, #13
   1b40c:	4322      	orrs	r2, r4
   1b40e:	1aed      	subs	r5, r5, r3
   1b410:	2d1f      	cmp	r5, #31
   1b412:	dd0b      	ble.n	1b42c <__aeabi_d2iz+0x40>
   1b414:	480c      	ldr	r0, [pc, #48]	; (1b448 <__aeabi_d2iz+0x5c>)
   1b416:	1ac3      	subs	r3, r0, r3
   1b418:	40da      	lsrs	r2, r3
   1b41a:	4254      	negs	r4, r2
   1b41c:	2900      	cmp	r1, #0
   1b41e:	d100      	bne.n	1b422 <__aeabi_d2iz+0x36>
   1b420:	0014      	movs	r4, r2
   1b422:	0020      	movs	r0, r4
   1b424:	bd30      	pop	{r4, r5, pc}
   1b426:	4b09      	ldr	r3, [pc, #36]	; (1b44c <__aeabi_d2iz+0x60>)
   1b428:	18cc      	adds	r4, r1, r3
   1b42a:	e7fa      	b.n	1b422 <__aeabi_d2iz+0x36>
   1b42c:	4c08      	ldr	r4, [pc, #32]	; (1b450 <__aeabi_d2iz+0x64>)
   1b42e:	40e8      	lsrs	r0, r5
   1b430:	46a4      	mov	ip, r4
   1b432:	4463      	add	r3, ip
   1b434:	409a      	lsls	r2, r3
   1b436:	4302      	orrs	r2, r0
   1b438:	e7ef      	b.n	1b41a <__aeabi_d2iz+0x2e>
   1b43a:	46c0      	nop			; (mov r8, r8)
   1b43c:	000003fe 	.word	0x000003fe
   1b440:	0000041d 	.word	0x0000041d
   1b444:	00000433 	.word	0x00000433
   1b448:	00000413 	.word	0x00000413
   1b44c:	7fffffff 	.word	0x7fffffff
   1b450:	fffffbed 	.word	0xfffffbed

0001b454 <__aeabi_ui2d>:
   1b454:	b510      	push	{r4, lr}
   1b456:	1e04      	subs	r4, r0, #0
   1b458:	d028      	beq.n	1b4ac <__aeabi_ui2d+0x58>
   1b45a:	f000 f833 	bl	1b4c4 <__clzsi2>
   1b45e:	4b15      	ldr	r3, [pc, #84]	; (1b4b4 <__aeabi_ui2d+0x60>)
   1b460:	4a15      	ldr	r2, [pc, #84]	; (1b4b8 <__aeabi_ui2d+0x64>)
   1b462:	1a1b      	subs	r3, r3, r0
   1b464:	1ad2      	subs	r2, r2, r3
   1b466:	2a1f      	cmp	r2, #31
   1b468:	dd15      	ble.n	1b496 <__aeabi_ui2d+0x42>
   1b46a:	4a14      	ldr	r2, [pc, #80]	; (1b4bc <__aeabi_ui2d+0x68>)
   1b46c:	1ad2      	subs	r2, r2, r3
   1b46e:	4094      	lsls	r4, r2
   1b470:	2200      	movs	r2, #0
   1b472:	0324      	lsls	r4, r4, #12
   1b474:	055b      	lsls	r3, r3, #21
   1b476:	0b24      	lsrs	r4, r4, #12
   1b478:	0d5b      	lsrs	r3, r3, #21
   1b47a:	2100      	movs	r1, #0
   1b47c:	0010      	movs	r0, r2
   1b47e:	0324      	lsls	r4, r4, #12
   1b480:	0d0a      	lsrs	r2, r1, #20
   1b482:	0b24      	lsrs	r4, r4, #12
   1b484:	0512      	lsls	r2, r2, #20
   1b486:	4322      	orrs	r2, r4
   1b488:	4c0d      	ldr	r4, [pc, #52]	; (1b4c0 <__aeabi_ui2d+0x6c>)
   1b48a:	051b      	lsls	r3, r3, #20
   1b48c:	4022      	ands	r2, r4
   1b48e:	4313      	orrs	r3, r2
   1b490:	005b      	lsls	r3, r3, #1
   1b492:	0859      	lsrs	r1, r3, #1
   1b494:	bd10      	pop	{r4, pc}
   1b496:	0021      	movs	r1, r4
   1b498:	4091      	lsls	r1, r2
   1b49a:	000a      	movs	r2, r1
   1b49c:	210b      	movs	r1, #11
   1b49e:	1a08      	subs	r0, r1, r0
   1b4a0:	40c4      	lsrs	r4, r0
   1b4a2:	055b      	lsls	r3, r3, #21
   1b4a4:	0324      	lsls	r4, r4, #12
   1b4a6:	0b24      	lsrs	r4, r4, #12
   1b4a8:	0d5b      	lsrs	r3, r3, #21
   1b4aa:	e7e6      	b.n	1b47a <__aeabi_ui2d+0x26>
   1b4ac:	2300      	movs	r3, #0
   1b4ae:	2400      	movs	r4, #0
   1b4b0:	2200      	movs	r2, #0
   1b4b2:	e7e2      	b.n	1b47a <__aeabi_ui2d+0x26>
   1b4b4:	0000041e 	.word	0x0000041e
   1b4b8:	00000433 	.word	0x00000433
   1b4bc:	00000413 	.word	0x00000413
   1b4c0:	800fffff 	.word	0x800fffff

0001b4c4 <__clzsi2>:
   1b4c4:	211c      	movs	r1, #28
   1b4c6:	2301      	movs	r3, #1
   1b4c8:	041b      	lsls	r3, r3, #16
   1b4ca:	4298      	cmp	r0, r3
   1b4cc:	d301      	bcc.n	1b4d2 <__clzsi2+0xe>
   1b4ce:	0c00      	lsrs	r0, r0, #16
   1b4d0:	3910      	subs	r1, #16
   1b4d2:	0a1b      	lsrs	r3, r3, #8
   1b4d4:	4298      	cmp	r0, r3
   1b4d6:	d301      	bcc.n	1b4dc <__clzsi2+0x18>
   1b4d8:	0a00      	lsrs	r0, r0, #8
   1b4da:	3908      	subs	r1, #8
   1b4dc:	091b      	lsrs	r3, r3, #4
   1b4de:	4298      	cmp	r0, r3
   1b4e0:	d301      	bcc.n	1b4e6 <__clzsi2+0x22>
   1b4e2:	0900      	lsrs	r0, r0, #4
   1b4e4:	3904      	subs	r1, #4
   1b4e6:	a202      	add	r2, pc, #8	; (adr r2, 1b4f0 <__clzsi2+0x2c>)
   1b4e8:	5c10      	ldrb	r0, [r2, r0]
   1b4ea:	1840      	adds	r0, r0, r1
   1b4ec:	4770      	bx	lr
   1b4ee:	46c0      	nop			; (mov r8, r8)
   1b4f0:	02020304 	.word	0x02020304
   1b4f4:	01010101 	.word	0x01010101
	...

0001b500 <__libc_init_array>:
   1b500:	b570      	push	{r4, r5, r6, lr}
   1b502:	2600      	movs	r6, #0
   1b504:	4d0c      	ldr	r5, [pc, #48]	; (1b538 <__libc_init_array+0x38>)
   1b506:	4c0d      	ldr	r4, [pc, #52]	; (1b53c <__libc_init_array+0x3c>)
   1b508:	1b64      	subs	r4, r4, r5
   1b50a:	10a4      	asrs	r4, r4, #2
   1b50c:	42a6      	cmp	r6, r4
   1b50e:	d109      	bne.n	1b524 <__libc_init_array+0x24>
   1b510:	2600      	movs	r6, #0
   1b512:	f000 fed5 	bl	1c2c0 <_init>
   1b516:	4d0a      	ldr	r5, [pc, #40]	; (1b540 <__libc_init_array+0x40>)
   1b518:	4c0a      	ldr	r4, [pc, #40]	; (1b544 <__libc_init_array+0x44>)
   1b51a:	1b64      	subs	r4, r4, r5
   1b51c:	10a4      	asrs	r4, r4, #2
   1b51e:	42a6      	cmp	r6, r4
   1b520:	d105      	bne.n	1b52e <__libc_init_array+0x2e>
   1b522:	bd70      	pop	{r4, r5, r6, pc}
   1b524:	00b3      	lsls	r3, r6, #2
   1b526:	58eb      	ldr	r3, [r5, r3]
   1b528:	4798      	blx	r3
   1b52a:	3601      	adds	r6, #1
   1b52c:	e7ee      	b.n	1b50c <__libc_init_array+0xc>
   1b52e:	00b3      	lsls	r3, r6, #2
   1b530:	58eb      	ldr	r3, [r5, r3]
   1b532:	4798      	blx	r3
   1b534:	3601      	adds	r6, #1
   1b536:	e7f2      	b.n	1b51e <__libc_init_array+0x1e>
   1b538:	0001c2cc 	.word	0x0001c2cc
   1b53c:	0001c2cc 	.word	0x0001c2cc
   1b540:	0001c2cc 	.word	0x0001c2cc
   1b544:	0001c2d0 	.word	0x0001c2d0

0001b548 <malloc>:
   1b548:	b510      	push	{r4, lr}
   1b54a:	4b03      	ldr	r3, [pc, #12]	; (1b558 <malloc+0x10>)
   1b54c:	0001      	movs	r1, r0
   1b54e:	6818      	ldr	r0, [r3, #0]
   1b550:	f000 f872 	bl	1b638 <_malloc_r>
   1b554:	bd10      	pop	{r4, pc}
   1b556:	46c0      	nop			; (mov r8, r8)
   1b558:	20000014 	.word	0x20000014

0001b55c <memcpy>:
   1b55c:	2300      	movs	r3, #0
   1b55e:	b510      	push	{r4, lr}
   1b560:	429a      	cmp	r2, r3
   1b562:	d100      	bne.n	1b566 <memcpy+0xa>
   1b564:	bd10      	pop	{r4, pc}
   1b566:	5ccc      	ldrb	r4, [r1, r3]
   1b568:	54c4      	strb	r4, [r0, r3]
   1b56a:	3301      	adds	r3, #1
   1b56c:	e7f8      	b.n	1b560 <memcpy+0x4>

0001b56e <memmove>:
   1b56e:	b510      	push	{r4, lr}
   1b570:	4288      	cmp	r0, r1
   1b572:	d902      	bls.n	1b57a <memmove+0xc>
   1b574:	188b      	adds	r3, r1, r2
   1b576:	4298      	cmp	r0, r3
   1b578:	d308      	bcc.n	1b58c <memmove+0x1e>
   1b57a:	2300      	movs	r3, #0
   1b57c:	429a      	cmp	r2, r3
   1b57e:	d007      	beq.n	1b590 <memmove+0x22>
   1b580:	5ccc      	ldrb	r4, [r1, r3]
   1b582:	54c4      	strb	r4, [r0, r3]
   1b584:	3301      	adds	r3, #1
   1b586:	e7f9      	b.n	1b57c <memmove+0xe>
   1b588:	5c8b      	ldrb	r3, [r1, r2]
   1b58a:	5483      	strb	r3, [r0, r2]
   1b58c:	3a01      	subs	r2, #1
   1b58e:	d2fb      	bcs.n	1b588 <memmove+0x1a>
   1b590:	bd10      	pop	{r4, pc}

0001b592 <memset>:
   1b592:	0003      	movs	r3, r0
   1b594:	1882      	adds	r2, r0, r2
   1b596:	4293      	cmp	r3, r2
   1b598:	d100      	bne.n	1b59c <memset+0xa>
   1b59a:	4770      	bx	lr
   1b59c:	7019      	strb	r1, [r3, #0]
   1b59e:	3301      	adds	r3, #1
   1b5a0:	e7f9      	b.n	1b596 <memset+0x4>
	...

0001b5a4 <_free_r>:
   1b5a4:	b570      	push	{r4, r5, r6, lr}
   1b5a6:	0005      	movs	r5, r0
   1b5a8:	2900      	cmp	r1, #0
   1b5aa:	d010      	beq.n	1b5ce <_free_r+0x2a>
   1b5ac:	1f0c      	subs	r4, r1, #4
   1b5ae:	6823      	ldr	r3, [r4, #0]
   1b5b0:	2b00      	cmp	r3, #0
   1b5b2:	da00      	bge.n	1b5b6 <_free_r+0x12>
   1b5b4:	18e4      	adds	r4, r4, r3
   1b5b6:	0028      	movs	r0, r5
   1b5b8:	f000 f90d 	bl	1b7d6 <__malloc_lock>
   1b5bc:	4a1d      	ldr	r2, [pc, #116]	; (1b634 <_free_r+0x90>)
   1b5be:	6813      	ldr	r3, [r2, #0]
   1b5c0:	2b00      	cmp	r3, #0
   1b5c2:	d105      	bne.n	1b5d0 <_free_r+0x2c>
   1b5c4:	6063      	str	r3, [r4, #4]
   1b5c6:	6014      	str	r4, [r2, #0]
   1b5c8:	0028      	movs	r0, r5
   1b5ca:	f000 f905 	bl	1b7d8 <__malloc_unlock>
   1b5ce:	bd70      	pop	{r4, r5, r6, pc}
   1b5d0:	42a3      	cmp	r3, r4
   1b5d2:	d909      	bls.n	1b5e8 <_free_r+0x44>
   1b5d4:	6821      	ldr	r1, [r4, #0]
   1b5d6:	1860      	adds	r0, r4, r1
   1b5d8:	4283      	cmp	r3, r0
   1b5da:	d1f3      	bne.n	1b5c4 <_free_r+0x20>
   1b5dc:	6818      	ldr	r0, [r3, #0]
   1b5de:	685b      	ldr	r3, [r3, #4]
   1b5e0:	1841      	adds	r1, r0, r1
   1b5e2:	6021      	str	r1, [r4, #0]
   1b5e4:	e7ee      	b.n	1b5c4 <_free_r+0x20>
   1b5e6:	0013      	movs	r3, r2
   1b5e8:	685a      	ldr	r2, [r3, #4]
   1b5ea:	2a00      	cmp	r2, #0
   1b5ec:	d001      	beq.n	1b5f2 <_free_r+0x4e>
   1b5ee:	42a2      	cmp	r2, r4
   1b5f0:	d9f9      	bls.n	1b5e6 <_free_r+0x42>
   1b5f2:	6819      	ldr	r1, [r3, #0]
   1b5f4:	1858      	adds	r0, r3, r1
   1b5f6:	42a0      	cmp	r0, r4
   1b5f8:	d10b      	bne.n	1b612 <_free_r+0x6e>
   1b5fa:	6820      	ldr	r0, [r4, #0]
   1b5fc:	1809      	adds	r1, r1, r0
   1b5fe:	1858      	adds	r0, r3, r1
   1b600:	6019      	str	r1, [r3, #0]
   1b602:	4282      	cmp	r2, r0
   1b604:	d1e0      	bne.n	1b5c8 <_free_r+0x24>
   1b606:	6810      	ldr	r0, [r2, #0]
   1b608:	6852      	ldr	r2, [r2, #4]
   1b60a:	1841      	adds	r1, r0, r1
   1b60c:	6019      	str	r1, [r3, #0]
   1b60e:	605a      	str	r2, [r3, #4]
   1b610:	e7da      	b.n	1b5c8 <_free_r+0x24>
   1b612:	42a0      	cmp	r0, r4
   1b614:	d902      	bls.n	1b61c <_free_r+0x78>
   1b616:	230c      	movs	r3, #12
   1b618:	602b      	str	r3, [r5, #0]
   1b61a:	e7d5      	b.n	1b5c8 <_free_r+0x24>
   1b61c:	6821      	ldr	r1, [r4, #0]
   1b61e:	1860      	adds	r0, r4, r1
   1b620:	4282      	cmp	r2, r0
   1b622:	d103      	bne.n	1b62c <_free_r+0x88>
   1b624:	6810      	ldr	r0, [r2, #0]
   1b626:	6852      	ldr	r2, [r2, #4]
   1b628:	1841      	adds	r1, r0, r1
   1b62a:	6021      	str	r1, [r4, #0]
   1b62c:	6062      	str	r2, [r4, #4]
   1b62e:	605c      	str	r4, [r3, #4]
   1b630:	e7ca      	b.n	1b5c8 <_free_r+0x24>
   1b632:	46c0      	nop			; (mov r8, r8)
   1b634:	20002a04 	.word	0x20002a04

0001b638 <_malloc_r>:
   1b638:	2303      	movs	r3, #3
   1b63a:	b570      	push	{r4, r5, r6, lr}
   1b63c:	1ccd      	adds	r5, r1, #3
   1b63e:	439d      	bics	r5, r3
   1b640:	3508      	adds	r5, #8
   1b642:	0006      	movs	r6, r0
   1b644:	2d0c      	cmp	r5, #12
   1b646:	d21e      	bcs.n	1b686 <_malloc_r+0x4e>
   1b648:	250c      	movs	r5, #12
   1b64a:	42a9      	cmp	r1, r5
   1b64c:	d81d      	bhi.n	1b68a <_malloc_r+0x52>
   1b64e:	0030      	movs	r0, r6
   1b650:	f000 f8c1 	bl	1b7d6 <__malloc_lock>
   1b654:	4a25      	ldr	r2, [pc, #148]	; (1b6ec <_malloc_r+0xb4>)
   1b656:	6814      	ldr	r4, [r2, #0]
   1b658:	0021      	movs	r1, r4
   1b65a:	2900      	cmp	r1, #0
   1b65c:	d119      	bne.n	1b692 <_malloc_r+0x5a>
   1b65e:	4c24      	ldr	r4, [pc, #144]	; (1b6f0 <_malloc_r+0xb8>)
   1b660:	6823      	ldr	r3, [r4, #0]
   1b662:	2b00      	cmp	r3, #0
   1b664:	d103      	bne.n	1b66e <_malloc_r+0x36>
   1b666:	0030      	movs	r0, r6
   1b668:	f000 f844 	bl	1b6f4 <_sbrk_r>
   1b66c:	6020      	str	r0, [r4, #0]
   1b66e:	0029      	movs	r1, r5
   1b670:	0030      	movs	r0, r6
   1b672:	f000 f83f 	bl	1b6f4 <_sbrk_r>
   1b676:	1c43      	adds	r3, r0, #1
   1b678:	d12c      	bne.n	1b6d4 <_malloc_r+0x9c>
   1b67a:	230c      	movs	r3, #12
   1b67c:	0030      	movs	r0, r6
   1b67e:	6033      	str	r3, [r6, #0]
   1b680:	f000 f8aa 	bl	1b7d8 <__malloc_unlock>
   1b684:	e003      	b.n	1b68e <_malloc_r+0x56>
   1b686:	2d00      	cmp	r5, #0
   1b688:	dadf      	bge.n	1b64a <_malloc_r+0x12>
   1b68a:	230c      	movs	r3, #12
   1b68c:	6033      	str	r3, [r6, #0]
   1b68e:	2000      	movs	r0, #0
   1b690:	bd70      	pop	{r4, r5, r6, pc}
   1b692:	680b      	ldr	r3, [r1, #0]
   1b694:	1b5b      	subs	r3, r3, r5
   1b696:	d41a      	bmi.n	1b6ce <_malloc_r+0x96>
   1b698:	2b0b      	cmp	r3, #11
   1b69a:	d903      	bls.n	1b6a4 <_malloc_r+0x6c>
   1b69c:	600b      	str	r3, [r1, #0]
   1b69e:	18cc      	adds	r4, r1, r3
   1b6a0:	6025      	str	r5, [r4, #0]
   1b6a2:	e003      	b.n	1b6ac <_malloc_r+0x74>
   1b6a4:	428c      	cmp	r4, r1
   1b6a6:	d10e      	bne.n	1b6c6 <_malloc_r+0x8e>
   1b6a8:	6863      	ldr	r3, [r4, #4]
   1b6aa:	6013      	str	r3, [r2, #0]
   1b6ac:	0030      	movs	r0, r6
   1b6ae:	f000 f893 	bl	1b7d8 <__malloc_unlock>
   1b6b2:	0020      	movs	r0, r4
   1b6b4:	2207      	movs	r2, #7
   1b6b6:	300b      	adds	r0, #11
   1b6b8:	1d23      	adds	r3, r4, #4
   1b6ba:	4390      	bics	r0, r2
   1b6bc:	1ac3      	subs	r3, r0, r3
   1b6be:	d0e7      	beq.n	1b690 <_malloc_r+0x58>
   1b6c0:	425a      	negs	r2, r3
   1b6c2:	50e2      	str	r2, [r4, r3]
   1b6c4:	e7e4      	b.n	1b690 <_malloc_r+0x58>
   1b6c6:	684b      	ldr	r3, [r1, #4]
   1b6c8:	6063      	str	r3, [r4, #4]
   1b6ca:	000c      	movs	r4, r1
   1b6cc:	e7ee      	b.n	1b6ac <_malloc_r+0x74>
   1b6ce:	000c      	movs	r4, r1
   1b6d0:	6849      	ldr	r1, [r1, #4]
   1b6d2:	e7c2      	b.n	1b65a <_malloc_r+0x22>
   1b6d4:	2303      	movs	r3, #3
   1b6d6:	1cc4      	adds	r4, r0, #3
   1b6d8:	439c      	bics	r4, r3
   1b6da:	42a0      	cmp	r0, r4
   1b6dc:	d0e0      	beq.n	1b6a0 <_malloc_r+0x68>
   1b6de:	1a21      	subs	r1, r4, r0
   1b6e0:	0030      	movs	r0, r6
   1b6e2:	f000 f807 	bl	1b6f4 <_sbrk_r>
   1b6e6:	1c43      	adds	r3, r0, #1
   1b6e8:	d1da      	bne.n	1b6a0 <_malloc_r+0x68>
   1b6ea:	e7c6      	b.n	1b67a <_malloc_r+0x42>
   1b6ec:	20002a04 	.word	0x20002a04
   1b6f0:	20002a08 	.word	0x20002a08

0001b6f4 <_sbrk_r>:
   1b6f4:	2300      	movs	r3, #0
   1b6f6:	b570      	push	{r4, r5, r6, lr}
   1b6f8:	4c06      	ldr	r4, [pc, #24]	; (1b714 <_sbrk_r+0x20>)
   1b6fa:	0005      	movs	r5, r0
   1b6fc:	0008      	movs	r0, r1
   1b6fe:	6023      	str	r3, [r4, #0]
   1b700:	f7fe f916 	bl	19930 <_sbrk>
   1b704:	1c43      	adds	r3, r0, #1
   1b706:	d103      	bne.n	1b710 <_sbrk_r+0x1c>
   1b708:	6823      	ldr	r3, [r4, #0]
   1b70a:	2b00      	cmp	r3, #0
   1b70c:	d000      	beq.n	1b710 <_sbrk_r+0x1c>
   1b70e:	602b      	str	r3, [r5, #0]
   1b710:	bd70      	pop	{r4, r5, r6, pc}
   1b712:	46c0      	nop			; (mov r8, r8)
   1b714:	20002fe8 	.word	0x20002fe8

0001b718 <sniprintf>:
   1b718:	b40c      	push	{r2, r3}
   1b71a:	b530      	push	{r4, r5, lr}
   1b71c:	4b16      	ldr	r3, [pc, #88]	; (1b778 <sniprintf+0x60>)
   1b71e:	b09d      	sub	sp, #116	; 0x74
   1b720:	1e0c      	subs	r4, r1, #0
   1b722:	681d      	ldr	r5, [r3, #0]
   1b724:	da08      	bge.n	1b738 <sniprintf+0x20>
   1b726:	238b      	movs	r3, #139	; 0x8b
   1b728:	2001      	movs	r0, #1
   1b72a:	602b      	str	r3, [r5, #0]
   1b72c:	4240      	negs	r0, r0
   1b72e:	b01d      	add	sp, #116	; 0x74
   1b730:	bc30      	pop	{r4, r5}
   1b732:	bc08      	pop	{r3}
   1b734:	b002      	add	sp, #8
   1b736:	4718      	bx	r3
   1b738:	2382      	movs	r3, #130	; 0x82
   1b73a:	a902      	add	r1, sp, #8
   1b73c:	009b      	lsls	r3, r3, #2
   1b73e:	818b      	strh	r3, [r1, #12]
   1b740:	2300      	movs	r3, #0
   1b742:	9002      	str	r0, [sp, #8]
   1b744:	6108      	str	r0, [r1, #16]
   1b746:	429c      	cmp	r4, r3
   1b748:	d000      	beq.n	1b74c <sniprintf+0x34>
   1b74a:	1e63      	subs	r3, r4, #1
   1b74c:	608b      	str	r3, [r1, #8]
   1b74e:	614b      	str	r3, [r1, #20]
   1b750:	2301      	movs	r3, #1
   1b752:	425b      	negs	r3, r3
   1b754:	81cb      	strh	r3, [r1, #14]
   1b756:	9a20      	ldr	r2, [sp, #128]	; 0x80
   1b758:	ab21      	add	r3, sp, #132	; 0x84
   1b75a:	0028      	movs	r0, r5
   1b75c:	9301      	str	r3, [sp, #4]
   1b75e:	f000 f89f 	bl	1b8a0 <_svfiprintf_r>
   1b762:	1c43      	adds	r3, r0, #1
   1b764:	da01      	bge.n	1b76a <sniprintf+0x52>
   1b766:	238b      	movs	r3, #139	; 0x8b
   1b768:	602b      	str	r3, [r5, #0]
   1b76a:	2c00      	cmp	r4, #0
   1b76c:	d0df      	beq.n	1b72e <sniprintf+0x16>
   1b76e:	2300      	movs	r3, #0
   1b770:	9a02      	ldr	r2, [sp, #8]
   1b772:	7013      	strb	r3, [r2, #0]
   1b774:	e7db      	b.n	1b72e <sniprintf+0x16>
   1b776:	46c0      	nop			; (mov r8, r8)
   1b778:	20000014 	.word	0x20000014

0001b77c <strlen>:
   1b77c:	2300      	movs	r3, #0
   1b77e:	5cc2      	ldrb	r2, [r0, r3]
   1b780:	3301      	adds	r3, #1
   1b782:	2a00      	cmp	r2, #0
   1b784:	d1fb      	bne.n	1b77e <strlen+0x2>
   1b786:	1e58      	subs	r0, r3, #1
   1b788:	4770      	bx	lr

0001b78a <strncmp>:
   1b78a:	2300      	movs	r3, #0
   1b78c:	b530      	push	{r4, r5, lr}
   1b78e:	429a      	cmp	r2, r3
   1b790:	d00a      	beq.n	1b7a8 <strncmp+0x1e>
   1b792:	3a01      	subs	r2, #1
   1b794:	5cc4      	ldrb	r4, [r0, r3]
   1b796:	5ccd      	ldrb	r5, [r1, r3]
   1b798:	42ac      	cmp	r4, r5
   1b79a:	d104      	bne.n	1b7a6 <strncmp+0x1c>
   1b79c:	429a      	cmp	r2, r3
   1b79e:	d002      	beq.n	1b7a6 <strncmp+0x1c>
   1b7a0:	3301      	adds	r3, #1
   1b7a2:	2c00      	cmp	r4, #0
   1b7a4:	d1f6      	bne.n	1b794 <strncmp+0xa>
   1b7a6:	1b63      	subs	r3, r4, r5
   1b7a8:	0018      	movs	r0, r3
   1b7aa:	bd30      	pop	{r4, r5, pc}

0001b7ac <strncpy>:
   1b7ac:	b570      	push	{r4, r5, r6, lr}
   1b7ae:	0004      	movs	r4, r0
   1b7b0:	2a00      	cmp	r2, #0
   1b7b2:	d100      	bne.n	1b7b6 <strncpy+0xa>
   1b7b4:	bd70      	pop	{r4, r5, r6, pc}
   1b7b6:	780d      	ldrb	r5, [r1, #0]
   1b7b8:	1e56      	subs	r6, r2, #1
   1b7ba:	1c63      	adds	r3, r4, #1
   1b7bc:	7025      	strb	r5, [r4, #0]
   1b7be:	3101      	adds	r1, #1
   1b7c0:	2d00      	cmp	r5, #0
   1b7c2:	d105      	bne.n	1b7d0 <strncpy+0x24>
   1b7c4:	18a4      	adds	r4, r4, r2
   1b7c6:	429c      	cmp	r4, r3
   1b7c8:	d0f4      	beq.n	1b7b4 <strncpy+0x8>
   1b7ca:	701d      	strb	r5, [r3, #0]
   1b7cc:	3301      	adds	r3, #1
   1b7ce:	e7fa      	b.n	1b7c6 <strncpy+0x1a>
   1b7d0:	001c      	movs	r4, r3
   1b7d2:	0032      	movs	r2, r6
   1b7d4:	e7ec      	b.n	1b7b0 <strncpy+0x4>

0001b7d6 <__malloc_lock>:
   1b7d6:	4770      	bx	lr

0001b7d8 <__malloc_unlock>:
   1b7d8:	4770      	bx	lr
	...

0001b7dc <__ssputs_r>:
   1b7dc:	b5f0      	push	{r4, r5, r6, r7, lr}
   1b7de:	688e      	ldr	r6, [r1, #8]
   1b7e0:	b085      	sub	sp, #20
   1b7e2:	0007      	movs	r7, r0
   1b7e4:	000c      	movs	r4, r1
   1b7e6:	9203      	str	r2, [sp, #12]
   1b7e8:	9301      	str	r3, [sp, #4]
   1b7ea:	429e      	cmp	r6, r3
   1b7ec:	d839      	bhi.n	1b862 <__ssputs_r+0x86>
   1b7ee:	2390      	movs	r3, #144	; 0x90
   1b7f0:	898a      	ldrh	r2, [r1, #12]
   1b7f2:	00db      	lsls	r3, r3, #3
   1b7f4:	421a      	tst	r2, r3
   1b7f6:	d034      	beq.n	1b862 <__ssputs_r+0x86>
   1b7f8:	2503      	movs	r5, #3
   1b7fa:	6909      	ldr	r1, [r1, #16]
   1b7fc:	6823      	ldr	r3, [r4, #0]
   1b7fe:	1a5b      	subs	r3, r3, r1
   1b800:	9302      	str	r3, [sp, #8]
   1b802:	6963      	ldr	r3, [r4, #20]
   1b804:	9802      	ldr	r0, [sp, #8]
   1b806:	435d      	muls	r5, r3
   1b808:	0feb      	lsrs	r3, r5, #31
   1b80a:	195d      	adds	r5, r3, r5
   1b80c:	9b01      	ldr	r3, [sp, #4]
   1b80e:	106d      	asrs	r5, r5, #1
   1b810:	3301      	adds	r3, #1
   1b812:	181b      	adds	r3, r3, r0
   1b814:	42ab      	cmp	r3, r5
   1b816:	d900      	bls.n	1b81a <__ssputs_r+0x3e>
   1b818:	001d      	movs	r5, r3
   1b81a:	0553      	lsls	r3, r2, #21
   1b81c:	d532      	bpl.n	1b884 <__ssputs_r+0xa8>
   1b81e:	0029      	movs	r1, r5
   1b820:	0038      	movs	r0, r7
   1b822:	f7ff ff09 	bl	1b638 <_malloc_r>
   1b826:	1e06      	subs	r6, r0, #0
   1b828:	d109      	bne.n	1b83e <__ssputs_r+0x62>
   1b82a:	230c      	movs	r3, #12
   1b82c:	603b      	str	r3, [r7, #0]
   1b82e:	2340      	movs	r3, #64	; 0x40
   1b830:	2001      	movs	r0, #1
   1b832:	89a2      	ldrh	r2, [r4, #12]
   1b834:	4240      	negs	r0, r0
   1b836:	4313      	orrs	r3, r2
   1b838:	81a3      	strh	r3, [r4, #12]
   1b83a:	b005      	add	sp, #20
   1b83c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1b83e:	9a02      	ldr	r2, [sp, #8]
   1b840:	6921      	ldr	r1, [r4, #16]
   1b842:	f7ff fe8b 	bl	1b55c <memcpy>
   1b846:	89a3      	ldrh	r3, [r4, #12]
   1b848:	4a14      	ldr	r2, [pc, #80]	; (1b89c <__ssputs_r+0xc0>)
   1b84a:	401a      	ands	r2, r3
   1b84c:	2380      	movs	r3, #128	; 0x80
   1b84e:	4313      	orrs	r3, r2
   1b850:	81a3      	strh	r3, [r4, #12]
   1b852:	9b02      	ldr	r3, [sp, #8]
   1b854:	6126      	str	r6, [r4, #16]
   1b856:	18f6      	adds	r6, r6, r3
   1b858:	6026      	str	r6, [r4, #0]
   1b85a:	6165      	str	r5, [r4, #20]
   1b85c:	9e01      	ldr	r6, [sp, #4]
   1b85e:	1aed      	subs	r5, r5, r3
   1b860:	60a5      	str	r5, [r4, #8]
   1b862:	9b01      	ldr	r3, [sp, #4]
   1b864:	42b3      	cmp	r3, r6
   1b866:	d200      	bcs.n	1b86a <__ssputs_r+0x8e>
   1b868:	001e      	movs	r6, r3
   1b86a:	0032      	movs	r2, r6
   1b86c:	9903      	ldr	r1, [sp, #12]
   1b86e:	6820      	ldr	r0, [r4, #0]
   1b870:	f7ff fe7d 	bl	1b56e <memmove>
   1b874:	68a3      	ldr	r3, [r4, #8]
   1b876:	2000      	movs	r0, #0
   1b878:	1b9b      	subs	r3, r3, r6
   1b87a:	60a3      	str	r3, [r4, #8]
   1b87c:	6823      	ldr	r3, [r4, #0]
   1b87e:	199e      	adds	r6, r3, r6
   1b880:	6026      	str	r6, [r4, #0]
   1b882:	e7da      	b.n	1b83a <__ssputs_r+0x5e>
   1b884:	002a      	movs	r2, r5
   1b886:	0038      	movs	r0, r7
   1b888:	f000 faa1 	bl	1bdce <_realloc_r>
   1b88c:	1e06      	subs	r6, r0, #0
   1b88e:	d1e0      	bne.n	1b852 <__ssputs_r+0x76>
   1b890:	6921      	ldr	r1, [r4, #16]
   1b892:	0038      	movs	r0, r7
   1b894:	f7ff fe86 	bl	1b5a4 <_free_r>
   1b898:	e7c7      	b.n	1b82a <__ssputs_r+0x4e>
   1b89a:	46c0      	nop			; (mov r8, r8)
   1b89c:	fffffb7f 	.word	0xfffffb7f

0001b8a0 <_svfiprintf_r>:
   1b8a0:	b5f0      	push	{r4, r5, r6, r7, lr}
   1b8a2:	b09f      	sub	sp, #124	; 0x7c
   1b8a4:	9002      	str	r0, [sp, #8]
   1b8a6:	9305      	str	r3, [sp, #20]
   1b8a8:	898b      	ldrh	r3, [r1, #12]
   1b8aa:	000f      	movs	r7, r1
   1b8ac:	0016      	movs	r6, r2
   1b8ae:	061b      	lsls	r3, r3, #24
   1b8b0:	d511      	bpl.n	1b8d6 <_svfiprintf_r+0x36>
   1b8b2:	690b      	ldr	r3, [r1, #16]
   1b8b4:	2b00      	cmp	r3, #0
   1b8b6:	d10e      	bne.n	1b8d6 <_svfiprintf_r+0x36>
   1b8b8:	2140      	movs	r1, #64	; 0x40
   1b8ba:	f7ff febd 	bl	1b638 <_malloc_r>
   1b8be:	6038      	str	r0, [r7, #0]
   1b8c0:	6138      	str	r0, [r7, #16]
   1b8c2:	2800      	cmp	r0, #0
   1b8c4:	d105      	bne.n	1b8d2 <_svfiprintf_r+0x32>
   1b8c6:	230c      	movs	r3, #12
   1b8c8:	9a02      	ldr	r2, [sp, #8]
   1b8ca:	3801      	subs	r0, #1
   1b8cc:	6013      	str	r3, [r2, #0]
   1b8ce:	b01f      	add	sp, #124	; 0x7c
   1b8d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1b8d2:	2340      	movs	r3, #64	; 0x40
   1b8d4:	617b      	str	r3, [r7, #20]
   1b8d6:	2300      	movs	r3, #0
   1b8d8:	ad06      	add	r5, sp, #24
   1b8da:	616b      	str	r3, [r5, #20]
   1b8dc:	3320      	adds	r3, #32
   1b8de:	766b      	strb	r3, [r5, #25]
   1b8e0:	3310      	adds	r3, #16
   1b8e2:	76ab      	strb	r3, [r5, #26]
   1b8e4:	0034      	movs	r4, r6
   1b8e6:	7823      	ldrb	r3, [r4, #0]
   1b8e8:	2b00      	cmp	r3, #0
   1b8ea:	d147      	bne.n	1b97c <_svfiprintf_r+0xdc>
   1b8ec:	1ba3      	subs	r3, r4, r6
   1b8ee:	9304      	str	r3, [sp, #16]
   1b8f0:	d00d      	beq.n	1b90e <_svfiprintf_r+0x6e>
   1b8f2:	1ba3      	subs	r3, r4, r6
   1b8f4:	0032      	movs	r2, r6
   1b8f6:	0039      	movs	r1, r7
   1b8f8:	9802      	ldr	r0, [sp, #8]
   1b8fa:	f7ff ff6f 	bl	1b7dc <__ssputs_r>
   1b8fe:	1c43      	adds	r3, r0, #1
   1b900:	d100      	bne.n	1b904 <_svfiprintf_r+0x64>
   1b902:	e0b5      	b.n	1ba70 <_svfiprintf_r+0x1d0>
   1b904:	696a      	ldr	r2, [r5, #20]
   1b906:	9b04      	ldr	r3, [sp, #16]
   1b908:	4694      	mov	ip, r2
   1b90a:	4463      	add	r3, ip
   1b90c:	616b      	str	r3, [r5, #20]
   1b90e:	7823      	ldrb	r3, [r4, #0]
   1b910:	2b00      	cmp	r3, #0
   1b912:	d100      	bne.n	1b916 <_svfiprintf_r+0x76>
   1b914:	e0ac      	b.n	1ba70 <_svfiprintf_r+0x1d0>
   1b916:	2201      	movs	r2, #1
   1b918:	2300      	movs	r3, #0
   1b91a:	4252      	negs	r2, r2
   1b91c:	606a      	str	r2, [r5, #4]
   1b91e:	a902      	add	r1, sp, #8
   1b920:	3254      	adds	r2, #84	; 0x54
   1b922:	1852      	adds	r2, r2, r1
   1b924:	3401      	adds	r4, #1
   1b926:	602b      	str	r3, [r5, #0]
   1b928:	60eb      	str	r3, [r5, #12]
   1b92a:	60ab      	str	r3, [r5, #8]
   1b92c:	7013      	strb	r3, [r2, #0]
   1b92e:	65ab      	str	r3, [r5, #88]	; 0x58
   1b930:	4e58      	ldr	r6, [pc, #352]	; (1ba94 <_svfiprintf_r+0x1f4>)
   1b932:	2205      	movs	r2, #5
   1b934:	7821      	ldrb	r1, [r4, #0]
   1b936:	0030      	movs	r0, r6
   1b938:	f000 fa3e 	bl	1bdb8 <memchr>
   1b93c:	1c62      	adds	r2, r4, #1
   1b93e:	2800      	cmp	r0, #0
   1b940:	d120      	bne.n	1b984 <_svfiprintf_r+0xe4>
   1b942:	6829      	ldr	r1, [r5, #0]
   1b944:	06cb      	lsls	r3, r1, #27
   1b946:	d504      	bpl.n	1b952 <_svfiprintf_r+0xb2>
   1b948:	2353      	movs	r3, #83	; 0x53
   1b94a:	ae02      	add	r6, sp, #8
   1b94c:	3020      	adds	r0, #32
   1b94e:	199b      	adds	r3, r3, r6
   1b950:	7018      	strb	r0, [r3, #0]
   1b952:	070b      	lsls	r3, r1, #28
   1b954:	d504      	bpl.n	1b960 <_svfiprintf_r+0xc0>
   1b956:	2353      	movs	r3, #83	; 0x53
   1b958:	202b      	movs	r0, #43	; 0x2b
   1b95a:	ae02      	add	r6, sp, #8
   1b95c:	199b      	adds	r3, r3, r6
   1b95e:	7018      	strb	r0, [r3, #0]
   1b960:	7823      	ldrb	r3, [r4, #0]
   1b962:	2b2a      	cmp	r3, #42	; 0x2a
   1b964:	d016      	beq.n	1b994 <_svfiprintf_r+0xf4>
   1b966:	2000      	movs	r0, #0
   1b968:	210a      	movs	r1, #10
   1b96a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1b96c:	7822      	ldrb	r2, [r4, #0]
   1b96e:	3a30      	subs	r2, #48	; 0x30
   1b970:	2a09      	cmp	r2, #9
   1b972:	d955      	bls.n	1ba20 <_svfiprintf_r+0x180>
   1b974:	2800      	cmp	r0, #0
   1b976:	d015      	beq.n	1b9a4 <_svfiprintf_r+0x104>
   1b978:	9309      	str	r3, [sp, #36]	; 0x24
   1b97a:	e013      	b.n	1b9a4 <_svfiprintf_r+0x104>
   1b97c:	2b25      	cmp	r3, #37	; 0x25
   1b97e:	d0b5      	beq.n	1b8ec <_svfiprintf_r+0x4c>
   1b980:	3401      	adds	r4, #1
   1b982:	e7b0      	b.n	1b8e6 <_svfiprintf_r+0x46>
   1b984:	2301      	movs	r3, #1
   1b986:	1b80      	subs	r0, r0, r6
   1b988:	4083      	lsls	r3, r0
   1b98a:	6829      	ldr	r1, [r5, #0]
   1b98c:	0014      	movs	r4, r2
   1b98e:	430b      	orrs	r3, r1
   1b990:	602b      	str	r3, [r5, #0]
   1b992:	e7cd      	b.n	1b930 <_svfiprintf_r+0x90>
   1b994:	9b05      	ldr	r3, [sp, #20]
   1b996:	1d18      	adds	r0, r3, #4
   1b998:	681b      	ldr	r3, [r3, #0]
   1b99a:	9005      	str	r0, [sp, #20]
   1b99c:	2b00      	cmp	r3, #0
   1b99e:	db39      	blt.n	1ba14 <_svfiprintf_r+0x174>
   1b9a0:	9309      	str	r3, [sp, #36]	; 0x24
   1b9a2:	0014      	movs	r4, r2
   1b9a4:	7823      	ldrb	r3, [r4, #0]
   1b9a6:	2b2e      	cmp	r3, #46	; 0x2e
   1b9a8:	d10b      	bne.n	1b9c2 <_svfiprintf_r+0x122>
   1b9aa:	7863      	ldrb	r3, [r4, #1]
   1b9ac:	1c62      	adds	r2, r4, #1
   1b9ae:	2b2a      	cmp	r3, #42	; 0x2a
   1b9b0:	d13e      	bne.n	1ba30 <_svfiprintf_r+0x190>
   1b9b2:	9b05      	ldr	r3, [sp, #20]
   1b9b4:	3402      	adds	r4, #2
   1b9b6:	1d1a      	adds	r2, r3, #4
   1b9b8:	681b      	ldr	r3, [r3, #0]
   1b9ba:	9205      	str	r2, [sp, #20]
   1b9bc:	2b00      	cmp	r3, #0
   1b9be:	db34      	blt.n	1ba2a <_svfiprintf_r+0x18a>
   1b9c0:	9307      	str	r3, [sp, #28]
   1b9c2:	4e35      	ldr	r6, [pc, #212]	; (1ba98 <_svfiprintf_r+0x1f8>)
   1b9c4:	7821      	ldrb	r1, [r4, #0]
   1b9c6:	2203      	movs	r2, #3
   1b9c8:	0030      	movs	r0, r6
   1b9ca:	f000 f9f5 	bl	1bdb8 <memchr>
   1b9ce:	2800      	cmp	r0, #0
   1b9d0:	d006      	beq.n	1b9e0 <_svfiprintf_r+0x140>
   1b9d2:	2340      	movs	r3, #64	; 0x40
   1b9d4:	1b80      	subs	r0, r0, r6
   1b9d6:	4083      	lsls	r3, r0
   1b9d8:	682a      	ldr	r2, [r5, #0]
   1b9da:	3401      	adds	r4, #1
   1b9dc:	4313      	orrs	r3, r2
   1b9de:	602b      	str	r3, [r5, #0]
   1b9e0:	7821      	ldrb	r1, [r4, #0]
   1b9e2:	2206      	movs	r2, #6
   1b9e4:	482d      	ldr	r0, [pc, #180]	; (1ba9c <_svfiprintf_r+0x1fc>)
   1b9e6:	1c66      	adds	r6, r4, #1
   1b9e8:	7629      	strb	r1, [r5, #24]
   1b9ea:	f000 f9e5 	bl	1bdb8 <memchr>
   1b9ee:	2800      	cmp	r0, #0
   1b9f0:	d046      	beq.n	1ba80 <_svfiprintf_r+0x1e0>
   1b9f2:	4b2b      	ldr	r3, [pc, #172]	; (1baa0 <_svfiprintf_r+0x200>)
   1b9f4:	2b00      	cmp	r3, #0
   1b9f6:	d12f      	bne.n	1ba58 <_svfiprintf_r+0x1b8>
   1b9f8:	6829      	ldr	r1, [r5, #0]
   1b9fa:	9b05      	ldr	r3, [sp, #20]
   1b9fc:	2207      	movs	r2, #7
   1b9fe:	05c9      	lsls	r1, r1, #23
   1ba00:	d528      	bpl.n	1ba54 <_svfiprintf_r+0x1b4>
   1ba02:	189b      	adds	r3, r3, r2
   1ba04:	4393      	bics	r3, r2
   1ba06:	3308      	adds	r3, #8
   1ba08:	9305      	str	r3, [sp, #20]
   1ba0a:	696b      	ldr	r3, [r5, #20]
   1ba0c:	9a03      	ldr	r2, [sp, #12]
   1ba0e:	189b      	adds	r3, r3, r2
   1ba10:	616b      	str	r3, [r5, #20]
   1ba12:	e767      	b.n	1b8e4 <_svfiprintf_r+0x44>
   1ba14:	425b      	negs	r3, r3
   1ba16:	60eb      	str	r3, [r5, #12]
   1ba18:	2302      	movs	r3, #2
   1ba1a:	430b      	orrs	r3, r1
   1ba1c:	602b      	str	r3, [r5, #0]
   1ba1e:	e7c0      	b.n	1b9a2 <_svfiprintf_r+0x102>
   1ba20:	434b      	muls	r3, r1
   1ba22:	3401      	adds	r4, #1
   1ba24:	189b      	adds	r3, r3, r2
   1ba26:	2001      	movs	r0, #1
   1ba28:	e7a0      	b.n	1b96c <_svfiprintf_r+0xcc>
   1ba2a:	2301      	movs	r3, #1
   1ba2c:	425b      	negs	r3, r3
   1ba2e:	e7c7      	b.n	1b9c0 <_svfiprintf_r+0x120>
   1ba30:	2300      	movs	r3, #0
   1ba32:	0014      	movs	r4, r2
   1ba34:	200a      	movs	r0, #10
   1ba36:	001a      	movs	r2, r3
   1ba38:	606b      	str	r3, [r5, #4]
   1ba3a:	7821      	ldrb	r1, [r4, #0]
   1ba3c:	3930      	subs	r1, #48	; 0x30
   1ba3e:	2909      	cmp	r1, #9
   1ba40:	d903      	bls.n	1ba4a <_svfiprintf_r+0x1aa>
   1ba42:	2b00      	cmp	r3, #0
   1ba44:	d0bd      	beq.n	1b9c2 <_svfiprintf_r+0x122>
   1ba46:	9207      	str	r2, [sp, #28]
   1ba48:	e7bb      	b.n	1b9c2 <_svfiprintf_r+0x122>
   1ba4a:	4342      	muls	r2, r0
   1ba4c:	3401      	adds	r4, #1
   1ba4e:	1852      	adds	r2, r2, r1
   1ba50:	2301      	movs	r3, #1
   1ba52:	e7f2      	b.n	1ba3a <_svfiprintf_r+0x19a>
   1ba54:	3307      	adds	r3, #7
   1ba56:	e7d5      	b.n	1ba04 <_svfiprintf_r+0x164>
   1ba58:	ab05      	add	r3, sp, #20
   1ba5a:	9300      	str	r3, [sp, #0]
   1ba5c:	003a      	movs	r2, r7
   1ba5e:	4b11      	ldr	r3, [pc, #68]	; (1baa4 <_svfiprintf_r+0x204>)
   1ba60:	0029      	movs	r1, r5
   1ba62:	9802      	ldr	r0, [sp, #8]
   1ba64:	e000      	b.n	1ba68 <_svfiprintf_r+0x1c8>
   1ba66:	bf00      	nop
   1ba68:	9003      	str	r0, [sp, #12]
   1ba6a:	9b03      	ldr	r3, [sp, #12]
   1ba6c:	3301      	adds	r3, #1
   1ba6e:	d1cc      	bne.n	1ba0a <_svfiprintf_r+0x16a>
   1ba70:	89bb      	ldrh	r3, [r7, #12]
   1ba72:	980b      	ldr	r0, [sp, #44]	; 0x2c
   1ba74:	065b      	lsls	r3, r3, #25
   1ba76:	d400      	bmi.n	1ba7a <_svfiprintf_r+0x1da>
   1ba78:	e729      	b.n	1b8ce <_svfiprintf_r+0x2e>
   1ba7a:	2001      	movs	r0, #1
   1ba7c:	4240      	negs	r0, r0
   1ba7e:	e726      	b.n	1b8ce <_svfiprintf_r+0x2e>
   1ba80:	ab05      	add	r3, sp, #20
   1ba82:	9300      	str	r3, [sp, #0]
   1ba84:	003a      	movs	r2, r7
   1ba86:	4b07      	ldr	r3, [pc, #28]	; (1baa4 <_svfiprintf_r+0x204>)
   1ba88:	0029      	movs	r1, r5
   1ba8a:	9802      	ldr	r0, [sp, #8]
   1ba8c:	f000 f87a 	bl	1bb84 <_printf_i>
   1ba90:	e7ea      	b.n	1ba68 <_svfiprintf_r+0x1c8>
   1ba92:	46c0      	nop			; (mov r8, r8)
   1ba94:	0001c28c 	.word	0x0001c28c
   1ba98:	0001c292 	.word	0x0001c292
   1ba9c:	0001c296 	.word	0x0001c296
   1baa0:	00000000 	.word	0x00000000
   1baa4:	0001b7dd 	.word	0x0001b7dd

0001baa8 <_printf_common>:
   1baa8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   1baaa:	0015      	movs	r5, r2
   1baac:	9301      	str	r3, [sp, #4]
   1baae:	688a      	ldr	r2, [r1, #8]
   1bab0:	690b      	ldr	r3, [r1, #16]
   1bab2:	9000      	str	r0, [sp, #0]
   1bab4:	000c      	movs	r4, r1
   1bab6:	4293      	cmp	r3, r2
   1bab8:	da00      	bge.n	1babc <_printf_common+0x14>
   1baba:	0013      	movs	r3, r2
   1babc:	0022      	movs	r2, r4
   1babe:	602b      	str	r3, [r5, #0]
   1bac0:	3243      	adds	r2, #67	; 0x43
   1bac2:	7812      	ldrb	r2, [r2, #0]
   1bac4:	2a00      	cmp	r2, #0
   1bac6:	d001      	beq.n	1bacc <_printf_common+0x24>
   1bac8:	3301      	adds	r3, #1
   1baca:	602b      	str	r3, [r5, #0]
   1bacc:	6823      	ldr	r3, [r4, #0]
   1bace:	069b      	lsls	r3, r3, #26
   1bad0:	d502      	bpl.n	1bad8 <_printf_common+0x30>
   1bad2:	682b      	ldr	r3, [r5, #0]
   1bad4:	3302      	adds	r3, #2
   1bad6:	602b      	str	r3, [r5, #0]
   1bad8:	2706      	movs	r7, #6
   1bada:	6823      	ldr	r3, [r4, #0]
   1badc:	401f      	ands	r7, r3
   1bade:	d027      	beq.n	1bb30 <_printf_common+0x88>
   1bae0:	0023      	movs	r3, r4
   1bae2:	3343      	adds	r3, #67	; 0x43
   1bae4:	781b      	ldrb	r3, [r3, #0]
   1bae6:	1e5a      	subs	r2, r3, #1
   1bae8:	4193      	sbcs	r3, r2
   1baea:	6822      	ldr	r2, [r4, #0]
   1baec:	0692      	lsls	r2, r2, #26
   1baee:	d430      	bmi.n	1bb52 <_printf_common+0xaa>
   1baf0:	0022      	movs	r2, r4
   1baf2:	9901      	ldr	r1, [sp, #4]
   1baf4:	3243      	adds	r2, #67	; 0x43
   1baf6:	9800      	ldr	r0, [sp, #0]
   1baf8:	9e08      	ldr	r6, [sp, #32]
   1bafa:	47b0      	blx	r6
   1bafc:	1c43      	adds	r3, r0, #1
   1bafe:	d025      	beq.n	1bb4c <_printf_common+0xa4>
   1bb00:	2306      	movs	r3, #6
   1bb02:	6820      	ldr	r0, [r4, #0]
   1bb04:	682a      	ldr	r2, [r5, #0]
   1bb06:	68e1      	ldr	r1, [r4, #12]
   1bb08:	4003      	ands	r3, r0
   1bb0a:	2500      	movs	r5, #0
   1bb0c:	2b04      	cmp	r3, #4
   1bb0e:	d103      	bne.n	1bb18 <_printf_common+0x70>
   1bb10:	1a8d      	subs	r5, r1, r2
   1bb12:	43eb      	mvns	r3, r5
   1bb14:	17db      	asrs	r3, r3, #31
   1bb16:	401d      	ands	r5, r3
   1bb18:	68a3      	ldr	r3, [r4, #8]
   1bb1a:	6922      	ldr	r2, [r4, #16]
   1bb1c:	4293      	cmp	r3, r2
   1bb1e:	dd01      	ble.n	1bb24 <_printf_common+0x7c>
   1bb20:	1a9b      	subs	r3, r3, r2
   1bb22:	18ed      	adds	r5, r5, r3
   1bb24:	2700      	movs	r7, #0
   1bb26:	42bd      	cmp	r5, r7
   1bb28:	d120      	bne.n	1bb6c <_printf_common+0xc4>
   1bb2a:	2000      	movs	r0, #0
   1bb2c:	e010      	b.n	1bb50 <_printf_common+0xa8>
   1bb2e:	3701      	adds	r7, #1
   1bb30:	68e3      	ldr	r3, [r4, #12]
   1bb32:	682a      	ldr	r2, [r5, #0]
   1bb34:	1a9b      	subs	r3, r3, r2
   1bb36:	429f      	cmp	r7, r3
   1bb38:	dad2      	bge.n	1bae0 <_printf_common+0x38>
   1bb3a:	0022      	movs	r2, r4
   1bb3c:	2301      	movs	r3, #1
   1bb3e:	3219      	adds	r2, #25
   1bb40:	9901      	ldr	r1, [sp, #4]
   1bb42:	9800      	ldr	r0, [sp, #0]
   1bb44:	9e08      	ldr	r6, [sp, #32]
   1bb46:	47b0      	blx	r6
   1bb48:	1c43      	adds	r3, r0, #1
   1bb4a:	d1f0      	bne.n	1bb2e <_printf_common+0x86>
   1bb4c:	2001      	movs	r0, #1
   1bb4e:	4240      	negs	r0, r0
   1bb50:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   1bb52:	2030      	movs	r0, #48	; 0x30
   1bb54:	18e1      	adds	r1, r4, r3
   1bb56:	3143      	adds	r1, #67	; 0x43
   1bb58:	7008      	strb	r0, [r1, #0]
   1bb5a:	0021      	movs	r1, r4
   1bb5c:	1c5a      	adds	r2, r3, #1
   1bb5e:	3145      	adds	r1, #69	; 0x45
   1bb60:	7809      	ldrb	r1, [r1, #0]
   1bb62:	18a2      	adds	r2, r4, r2
   1bb64:	3243      	adds	r2, #67	; 0x43
   1bb66:	3302      	adds	r3, #2
   1bb68:	7011      	strb	r1, [r2, #0]
   1bb6a:	e7c1      	b.n	1baf0 <_printf_common+0x48>
   1bb6c:	0022      	movs	r2, r4
   1bb6e:	2301      	movs	r3, #1
   1bb70:	321a      	adds	r2, #26
   1bb72:	9901      	ldr	r1, [sp, #4]
   1bb74:	9800      	ldr	r0, [sp, #0]
   1bb76:	9e08      	ldr	r6, [sp, #32]
   1bb78:	47b0      	blx	r6
   1bb7a:	1c43      	adds	r3, r0, #1
   1bb7c:	d0e6      	beq.n	1bb4c <_printf_common+0xa4>
   1bb7e:	3701      	adds	r7, #1
   1bb80:	e7d1      	b.n	1bb26 <_printf_common+0x7e>
	...

0001bb84 <_printf_i>:
   1bb84:	b5f0      	push	{r4, r5, r6, r7, lr}
   1bb86:	b08b      	sub	sp, #44	; 0x2c
   1bb88:	9206      	str	r2, [sp, #24]
   1bb8a:	000a      	movs	r2, r1
   1bb8c:	3243      	adds	r2, #67	; 0x43
   1bb8e:	9307      	str	r3, [sp, #28]
   1bb90:	9005      	str	r0, [sp, #20]
   1bb92:	9204      	str	r2, [sp, #16]
   1bb94:	7e0a      	ldrb	r2, [r1, #24]
   1bb96:	000c      	movs	r4, r1
   1bb98:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1bb9a:	2a6e      	cmp	r2, #110	; 0x6e
   1bb9c:	d100      	bne.n	1bba0 <_printf_i+0x1c>
   1bb9e:	e08f      	b.n	1bcc0 <_printf_i+0x13c>
   1bba0:	d817      	bhi.n	1bbd2 <_printf_i+0x4e>
   1bba2:	2a63      	cmp	r2, #99	; 0x63
   1bba4:	d02c      	beq.n	1bc00 <_printf_i+0x7c>
   1bba6:	d808      	bhi.n	1bbba <_printf_i+0x36>
   1bba8:	2a00      	cmp	r2, #0
   1bbaa:	d100      	bne.n	1bbae <_printf_i+0x2a>
   1bbac:	e099      	b.n	1bce2 <_printf_i+0x15e>
   1bbae:	2a58      	cmp	r2, #88	; 0x58
   1bbb0:	d054      	beq.n	1bc5c <_printf_i+0xd8>
   1bbb2:	0026      	movs	r6, r4
   1bbb4:	3642      	adds	r6, #66	; 0x42
   1bbb6:	7032      	strb	r2, [r6, #0]
   1bbb8:	e029      	b.n	1bc0e <_printf_i+0x8a>
   1bbba:	2a64      	cmp	r2, #100	; 0x64
   1bbbc:	d001      	beq.n	1bbc2 <_printf_i+0x3e>
   1bbbe:	2a69      	cmp	r2, #105	; 0x69
   1bbc0:	d1f7      	bne.n	1bbb2 <_printf_i+0x2e>
   1bbc2:	6821      	ldr	r1, [r4, #0]
   1bbc4:	681a      	ldr	r2, [r3, #0]
   1bbc6:	0608      	lsls	r0, r1, #24
   1bbc8:	d523      	bpl.n	1bc12 <_printf_i+0x8e>
   1bbca:	1d11      	adds	r1, r2, #4
   1bbcc:	6019      	str	r1, [r3, #0]
   1bbce:	6815      	ldr	r5, [r2, #0]
   1bbd0:	e025      	b.n	1bc1e <_printf_i+0x9a>
   1bbd2:	2a73      	cmp	r2, #115	; 0x73
   1bbd4:	d100      	bne.n	1bbd8 <_printf_i+0x54>
   1bbd6:	e088      	b.n	1bcea <_printf_i+0x166>
   1bbd8:	d808      	bhi.n	1bbec <_printf_i+0x68>
   1bbda:	2a6f      	cmp	r2, #111	; 0x6f
   1bbdc:	d029      	beq.n	1bc32 <_printf_i+0xae>
   1bbde:	2a70      	cmp	r2, #112	; 0x70
   1bbe0:	d1e7      	bne.n	1bbb2 <_printf_i+0x2e>
   1bbe2:	2220      	movs	r2, #32
   1bbe4:	6809      	ldr	r1, [r1, #0]
   1bbe6:	430a      	orrs	r2, r1
   1bbe8:	6022      	str	r2, [r4, #0]
   1bbea:	e003      	b.n	1bbf4 <_printf_i+0x70>
   1bbec:	2a75      	cmp	r2, #117	; 0x75
   1bbee:	d020      	beq.n	1bc32 <_printf_i+0xae>
   1bbf0:	2a78      	cmp	r2, #120	; 0x78
   1bbf2:	d1de      	bne.n	1bbb2 <_printf_i+0x2e>
   1bbf4:	0022      	movs	r2, r4
   1bbf6:	2178      	movs	r1, #120	; 0x78
   1bbf8:	3245      	adds	r2, #69	; 0x45
   1bbfa:	7011      	strb	r1, [r2, #0]
   1bbfc:	4a6c      	ldr	r2, [pc, #432]	; (1bdb0 <_printf_i+0x22c>)
   1bbfe:	e030      	b.n	1bc62 <_printf_i+0xde>
   1bc00:	000e      	movs	r6, r1
   1bc02:	681a      	ldr	r2, [r3, #0]
   1bc04:	3642      	adds	r6, #66	; 0x42
   1bc06:	1d11      	adds	r1, r2, #4
   1bc08:	6019      	str	r1, [r3, #0]
   1bc0a:	6813      	ldr	r3, [r2, #0]
   1bc0c:	7033      	strb	r3, [r6, #0]
   1bc0e:	2301      	movs	r3, #1
   1bc10:	e079      	b.n	1bd06 <_printf_i+0x182>
   1bc12:	0649      	lsls	r1, r1, #25
   1bc14:	d5d9      	bpl.n	1bbca <_printf_i+0x46>
   1bc16:	1d11      	adds	r1, r2, #4
   1bc18:	6019      	str	r1, [r3, #0]
   1bc1a:	2300      	movs	r3, #0
   1bc1c:	5ed5      	ldrsh	r5, [r2, r3]
   1bc1e:	2d00      	cmp	r5, #0
   1bc20:	da03      	bge.n	1bc2a <_printf_i+0xa6>
   1bc22:	232d      	movs	r3, #45	; 0x2d
   1bc24:	9a04      	ldr	r2, [sp, #16]
   1bc26:	426d      	negs	r5, r5
   1bc28:	7013      	strb	r3, [r2, #0]
   1bc2a:	4b62      	ldr	r3, [pc, #392]	; (1bdb4 <_printf_i+0x230>)
   1bc2c:	270a      	movs	r7, #10
   1bc2e:	9303      	str	r3, [sp, #12]
   1bc30:	e02f      	b.n	1bc92 <_printf_i+0x10e>
   1bc32:	6820      	ldr	r0, [r4, #0]
   1bc34:	6819      	ldr	r1, [r3, #0]
   1bc36:	0605      	lsls	r5, r0, #24
   1bc38:	d503      	bpl.n	1bc42 <_printf_i+0xbe>
   1bc3a:	1d08      	adds	r0, r1, #4
   1bc3c:	6018      	str	r0, [r3, #0]
   1bc3e:	680d      	ldr	r5, [r1, #0]
   1bc40:	e005      	b.n	1bc4e <_printf_i+0xca>
   1bc42:	0640      	lsls	r0, r0, #25
   1bc44:	d5f9      	bpl.n	1bc3a <_printf_i+0xb6>
   1bc46:	680d      	ldr	r5, [r1, #0]
   1bc48:	1d08      	adds	r0, r1, #4
   1bc4a:	6018      	str	r0, [r3, #0]
   1bc4c:	b2ad      	uxth	r5, r5
   1bc4e:	4b59      	ldr	r3, [pc, #356]	; (1bdb4 <_printf_i+0x230>)
   1bc50:	2708      	movs	r7, #8
   1bc52:	9303      	str	r3, [sp, #12]
   1bc54:	2a6f      	cmp	r2, #111	; 0x6f
   1bc56:	d018      	beq.n	1bc8a <_printf_i+0x106>
   1bc58:	270a      	movs	r7, #10
   1bc5a:	e016      	b.n	1bc8a <_printf_i+0x106>
   1bc5c:	3145      	adds	r1, #69	; 0x45
   1bc5e:	700a      	strb	r2, [r1, #0]
   1bc60:	4a54      	ldr	r2, [pc, #336]	; (1bdb4 <_printf_i+0x230>)
   1bc62:	9203      	str	r2, [sp, #12]
   1bc64:	681a      	ldr	r2, [r3, #0]
   1bc66:	6821      	ldr	r1, [r4, #0]
   1bc68:	1d10      	adds	r0, r2, #4
   1bc6a:	6018      	str	r0, [r3, #0]
   1bc6c:	6815      	ldr	r5, [r2, #0]
   1bc6e:	0608      	lsls	r0, r1, #24
   1bc70:	d522      	bpl.n	1bcb8 <_printf_i+0x134>
   1bc72:	07cb      	lsls	r3, r1, #31
   1bc74:	d502      	bpl.n	1bc7c <_printf_i+0xf8>
   1bc76:	2320      	movs	r3, #32
   1bc78:	4319      	orrs	r1, r3
   1bc7a:	6021      	str	r1, [r4, #0]
   1bc7c:	2710      	movs	r7, #16
   1bc7e:	2d00      	cmp	r5, #0
   1bc80:	d103      	bne.n	1bc8a <_printf_i+0x106>
   1bc82:	2320      	movs	r3, #32
   1bc84:	6822      	ldr	r2, [r4, #0]
   1bc86:	439a      	bics	r2, r3
   1bc88:	6022      	str	r2, [r4, #0]
   1bc8a:	0023      	movs	r3, r4
   1bc8c:	2200      	movs	r2, #0
   1bc8e:	3343      	adds	r3, #67	; 0x43
   1bc90:	701a      	strb	r2, [r3, #0]
   1bc92:	6863      	ldr	r3, [r4, #4]
   1bc94:	60a3      	str	r3, [r4, #8]
   1bc96:	2b00      	cmp	r3, #0
   1bc98:	db5c      	blt.n	1bd54 <_printf_i+0x1d0>
   1bc9a:	2204      	movs	r2, #4
   1bc9c:	6821      	ldr	r1, [r4, #0]
   1bc9e:	4391      	bics	r1, r2
   1bca0:	6021      	str	r1, [r4, #0]
   1bca2:	2d00      	cmp	r5, #0
   1bca4:	d158      	bne.n	1bd58 <_printf_i+0x1d4>
   1bca6:	9e04      	ldr	r6, [sp, #16]
   1bca8:	2b00      	cmp	r3, #0
   1bcaa:	d064      	beq.n	1bd76 <_printf_i+0x1f2>
   1bcac:	0026      	movs	r6, r4
   1bcae:	9b03      	ldr	r3, [sp, #12]
   1bcb0:	3642      	adds	r6, #66	; 0x42
   1bcb2:	781b      	ldrb	r3, [r3, #0]
   1bcb4:	7033      	strb	r3, [r6, #0]
   1bcb6:	e05e      	b.n	1bd76 <_printf_i+0x1f2>
   1bcb8:	0648      	lsls	r0, r1, #25
   1bcba:	d5da      	bpl.n	1bc72 <_printf_i+0xee>
   1bcbc:	b2ad      	uxth	r5, r5
   1bcbe:	e7d8      	b.n	1bc72 <_printf_i+0xee>
   1bcc0:	6809      	ldr	r1, [r1, #0]
   1bcc2:	681a      	ldr	r2, [r3, #0]
   1bcc4:	0608      	lsls	r0, r1, #24
   1bcc6:	d505      	bpl.n	1bcd4 <_printf_i+0x150>
   1bcc8:	1d11      	adds	r1, r2, #4
   1bcca:	6019      	str	r1, [r3, #0]
   1bccc:	6813      	ldr	r3, [r2, #0]
   1bcce:	6962      	ldr	r2, [r4, #20]
   1bcd0:	601a      	str	r2, [r3, #0]
   1bcd2:	e006      	b.n	1bce2 <_printf_i+0x15e>
   1bcd4:	0649      	lsls	r1, r1, #25
   1bcd6:	d5f7      	bpl.n	1bcc8 <_printf_i+0x144>
   1bcd8:	1d11      	adds	r1, r2, #4
   1bcda:	6019      	str	r1, [r3, #0]
   1bcdc:	6813      	ldr	r3, [r2, #0]
   1bcde:	8aa2      	ldrh	r2, [r4, #20]
   1bce0:	801a      	strh	r2, [r3, #0]
   1bce2:	2300      	movs	r3, #0
   1bce4:	9e04      	ldr	r6, [sp, #16]
   1bce6:	6123      	str	r3, [r4, #16]
   1bce8:	e054      	b.n	1bd94 <_printf_i+0x210>
   1bcea:	681a      	ldr	r2, [r3, #0]
   1bcec:	1d11      	adds	r1, r2, #4
   1bcee:	6019      	str	r1, [r3, #0]
   1bcf0:	6816      	ldr	r6, [r2, #0]
   1bcf2:	2100      	movs	r1, #0
   1bcf4:	6862      	ldr	r2, [r4, #4]
   1bcf6:	0030      	movs	r0, r6
   1bcf8:	f000 f85e 	bl	1bdb8 <memchr>
   1bcfc:	2800      	cmp	r0, #0
   1bcfe:	d001      	beq.n	1bd04 <_printf_i+0x180>
   1bd00:	1b80      	subs	r0, r0, r6
   1bd02:	6060      	str	r0, [r4, #4]
   1bd04:	6863      	ldr	r3, [r4, #4]
   1bd06:	6123      	str	r3, [r4, #16]
   1bd08:	2300      	movs	r3, #0
   1bd0a:	9a04      	ldr	r2, [sp, #16]
   1bd0c:	7013      	strb	r3, [r2, #0]
   1bd0e:	e041      	b.n	1bd94 <_printf_i+0x210>
   1bd10:	6923      	ldr	r3, [r4, #16]
   1bd12:	0032      	movs	r2, r6
   1bd14:	9906      	ldr	r1, [sp, #24]
   1bd16:	9805      	ldr	r0, [sp, #20]
   1bd18:	9d07      	ldr	r5, [sp, #28]
   1bd1a:	47a8      	blx	r5
   1bd1c:	1c43      	adds	r3, r0, #1
   1bd1e:	d043      	beq.n	1bda8 <_printf_i+0x224>
   1bd20:	6823      	ldr	r3, [r4, #0]
   1bd22:	2500      	movs	r5, #0
   1bd24:	079b      	lsls	r3, r3, #30
   1bd26:	d40f      	bmi.n	1bd48 <_printf_i+0x1c4>
   1bd28:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1bd2a:	68e0      	ldr	r0, [r4, #12]
   1bd2c:	4298      	cmp	r0, r3
   1bd2e:	da3d      	bge.n	1bdac <_printf_i+0x228>
   1bd30:	0018      	movs	r0, r3
   1bd32:	e03b      	b.n	1bdac <_printf_i+0x228>
   1bd34:	0022      	movs	r2, r4
   1bd36:	2301      	movs	r3, #1
   1bd38:	3219      	adds	r2, #25
   1bd3a:	9906      	ldr	r1, [sp, #24]
   1bd3c:	9805      	ldr	r0, [sp, #20]
   1bd3e:	9e07      	ldr	r6, [sp, #28]
   1bd40:	47b0      	blx	r6
   1bd42:	1c43      	adds	r3, r0, #1
   1bd44:	d030      	beq.n	1bda8 <_printf_i+0x224>
   1bd46:	3501      	adds	r5, #1
   1bd48:	68e3      	ldr	r3, [r4, #12]
   1bd4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
   1bd4c:	1a9b      	subs	r3, r3, r2
   1bd4e:	429d      	cmp	r5, r3
   1bd50:	dbf0      	blt.n	1bd34 <_printf_i+0x1b0>
   1bd52:	e7e9      	b.n	1bd28 <_printf_i+0x1a4>
   1bd54:	2d00      	cmp	r5, #0
   1bd56:	d0a9      	beq.n	1bcac <_printf_i+0x128>
   1bd58:	9e04      	ldr	r6, [sp, #16]
   1bd5a:	0028      	movs	r0, r5
   1bd5c:	0039      	movs	r1, r7
   1bd5e:	f7fd ff3b 	bl	19bd8 <__aeabi_uidivmod>
   1bd62:	9b03      	ldr	r3, [sp, #12]
   1bd64:	3e01      	subs	r6, #1
   1bd66:	5c5b      	ldrb	r3, [r3, r1]
   1bd68:	0028      	movs	r0, r5
   1bd6a:	7033      	strb	r3, [r6, #0]
   1bd6c:	0039      	movs	r1, r7
   1bd6e:	f7fd fead 	bl	19acc <__udivsi3>
   1bd72:	1e05      	subs	r5, r0, #0
   1bd74:	d1f1      	bne.n	1bd5a <_printf_i+0x1d6>
   1bd76:	2f08      	cmp	r7, #8
   1bd78:	d109      	bne.n	1bd8e <_printf_i+0x20a>
   1bd7a:	6823      	ldr	r3, [r4, #0]
   1bd7c:	07db      	lsls	r3, r3, #31
   1bd7e:	d506      	bpl.n	1bd8e <_printf_i+0x20a>
   1bd80:	6863      	ldr	r3, [r4, #4]
   1bd82:	6922      	ldr	r2, [r4, #16]
   1bd84:	4293      	cmp	r3, r2
   1bd86:	dc02      	bgt.n	1bd8e <_printf_i+0x20a>
   1bd88:	2330      	movs	r3, #48	; 0x30
   1bd8a:	3e01      	subs	r6, #1
   1bd8c:	7033      	strb	r3, [r6, #0]
   1bd8e:	9b04      	ldr	r3, [sp, #16]
   1bd90:	1b9b      	subs	r3, r3, r6
   1bd92:	6123      	str	r3, [r4, #16]
   1bd94:	9b07      	ldr	r3, [sp, #28]
   1bd96:	aa09      	add	r2, sp, #36	; 0x24
   1bd98:	9300      	str	r3, [sp, #0]
   1bd9a:	0021      	movs	r1, r4
   1bd9c:	9b06      	ldr	r3, [sp, #24]
   1bd9e:	9805      	ldr	r0, [sp, #20]
   1bda0:	f7ff fe82 	bl	1baa8 <_printf_common>
   1bda4:	1c43      	adds	r3, r0, #1
   1bda6:	d1b3      	bne.n	1bd10 <_printf_i+0x18c>
   1bda8:	2001      	movs	r0, #1
   1bdaa:	4240      	negs	r0, r0
   1bdac:	b00b      	add	sp, #44	; 0x2c
   1bdae:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1bdb0:	0001c2ae 	.word	0x0001c2ae
   1bdb4:	0001c29d 	.word	0x0001c29d

0001bdb8 <memchr>:
   1bdb8:	b2c9      	uxtb	r1, r1
   1bdba:	1882      	adds	r2, r0, r2
   1bdbc:	4290      	cmp	r0, r2
   1bdbe:	d101      	bne.n	1bdc4 <memchr+0xc>
   1bdc0:	2000      	movs	r0, #0
   1bdc2:	4770      	bx	lr
   1bdc4:	7803      	ldrb	r3, [r0, #0]
   1bdc6:	428b      	cmp	r3, r1
   1bdc8:	d0fb      	beq.n	1bdc2 <memchr+0xa>
   1bdca:	3001      	adds	r0, #1
   1bdcc:	e7f6      	b.n	1bdbc <memchr+0x4>

0001bdce <_realloc_r>:
   1bdce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1bdd0:	0007      	movs	r7, r0
   1bdd2:	000d      	movs	r5, r1
   1bdd4:	0016      	movs	r6, r2
   1bdd6:	2900      	cmp	r1, #0
   1bdd8:	d105      	bne.n	1bde6 <_realloc_r+0x18>
   1bdda:	0011      	movs	r1, r2
   1bddc:	f7ff fc2c 	bl	1b638 <_malloc_r>
   1bde0:	0004      	movs	r4, r0
   1bde2:	0020      	movs	r0, r4
   1bde4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1bde6:	2a00      	cmp	r2, #0
   1bde8:	d103      	bne.n	1bdf2 <_realloc_r+0x24>
   1bdea:	f7ff fbdb 	bl	1b5a4 <_free_r>
   1bdee:	0034      	movs	r4, r6
   1bdf0:	e7f7      	b.n	1bde2 <_realloc_r+0x14>
   1bdf2:	f000 f812 	bl	1be1a <_malloc_usable_size_r>
   1bdf6:	002c      	movs	r4, r5
   1bdf8:	4286      	cmp	r6, r0
   1bdfa:	d9f2      	bls.n	1bde2 <_realloc_r+0x14>
   1bdfc:	0031      	movs	r1, r6
   1bdfe:	0038      	movs	r0, r7
   1be00:	f7ff fc1a 	bl	1b638 <_malloc_r>
   1be04:	1e04      	subs	r4, r0, #0
   1be06:	d0ec      	beq.n	1bde2 <_realloc_r+0x14>
   1be08:	0029      	movs	r1, r5
   1be0a:	0032      	movs	r2, r6
   1be0c:	f7ff fba6 	bl	1b55c <memcpy>
   1be10:	0029      	movs	r1, r5
   1be12:	0038      	movs	r0, r7
   1be14:	f7ff fbc6 	bl	1b5a4 <_free_r>
   1be18:	e7e3      	b.n	1bde2 <_realloc_r+0x14>

0001be1a <_malloc_usable_size_r>:
   1be1a:	1f0b      	subs	r3, r1, #4
   1be1c:	681b      	ldr	r3, [r3, #0]
   1be1e:	1f18      	subs	r0, r3, #4
   1be20:	2b00      	cmp	r3, #0
   1be22:	da01      	bge.n	1be28 <_malloc_usable_size_r+0xe>
   1be24:	580b      	ldr	r3, [r1, r0]
   1be26:	18c0      	adds	r0, r0, r3
   1be28:	4770      	bx	lr
   1be2a:	0000      	movs	r0, r0
   1be2c:	65657246 	.word	0x65657246
   1be30:	534f5452 	.word	0x534f5452
   1be34:	494c4320 	.word	0x494c4320
   1be38:	540a0d2e 	.word	0x540a0d2e
   1be3c:	20657079 	.word	0x20657079
   1be40:	706c6548 	.word	0x706c6548
   1be44:	206f7420 	.word	0x206f7420
   1be48:	77656976 	.word	0x77656976
   1be4c:	6c206120 	.word	0x6c206120
   1be50:	20747369 	.word	0x20747369
   1be54:	7220666f 	.word	0x7220666f
   1be58:	73696765 	.word	0x73696765
   1be5c:	65726574 	.word	0x65726574
   1be60:	6f632064 	.word	0x6f632064
   1be64:	6e616d6d 	.word	0x6e616d6d
   1be68:	0d2e7364 	.word	0x0d2e7364
   1be6c:	0000000a 	.word	0x0000000a
   1be70:	00000a0d 	.word	0x00000a0d
   1be74:	00082008 	.word	0x00082008
   1be78:	65657246 	.word	0x65657246
   1be7c:	534f5452 	.word	0x534f5452
   1be80:	6e655320 	.word	0x6e655320
   1be84:	20726f73 	.word	0x20726f73
   1be88:	6b736154 	.word	0x6b736154
   1be8c:	000a0d2e 	.word	0x000a0d2e
   1be90:	6867694c 	.word	0x6867694c
   1be94:	4c412074 	.word	0x4c412074
   1be98:	25203a53 	.word	0x25203a53
   1be9c:	000a0d64 	.word	0x000a0d64
   1bea0:	706c6568 	.word	0x706c6568
   1bea4:	00000000 	.word	0x00000000
   1bea8:	65680a0d 	.word	0x65680a0d
   1beac:	0d3a706c 	.word	0x0d3a706c
   1beb0:	694c200a 	.word	0x694c200a
   1beb4:	20737473 	.word	0x20737473
   1beb8:	206c6c61 	.word	0x206c6c61
   1bebc:	20656874 	.word	0x20656874
   1bec0:	69676572 	.word	0x69676572
   1bec4:	72657473 	.word	0x72657473
   1bec8:	63206465 	.word	0x63206465
   1becc:	616d6d6f 	.word	0x616d6d6f
   1bed0:	0d73646e 	.word	0x0d73646e
   1bed4:	000a0d0a 	.word	0x000a0d0a
   1bed8:	6f636e49 	.word	0x6f636e49
   1bedc:	63657272 	.word	0x63657272
   1bee0:	6f632074 	.word	0x6f632074
   1bee4:	6e616d6d 	.word	0x6e616d6d
   1bee8:	61702064 	.word	0x61702064
   1beec:	656d6172 	.word	0x656d6172
   1bef0:	28726574 	.word	0x28726574
   1bef4:	202e2973 	.word	0x202e2973
   1bef8:	746e4520 	.word	0x746e4520
   1befc:	22207265 	.word	0x22207265
   1bf00:	706c6568 	.word	0x706c6568
   1bf04:	6f742022 	.word	0x6f742022
   1bf08:	65697620 	.word	0x65697620
   1bf0c:	20612077 	.word	0x20612077
   1bf10:	7473696c 	.word	0x7473696c
   1bf14:	20666f20 	.word	0x20666f20
   1bf18:	69617661 	.word	0x69617661
   1bf1c:	6c62616c 	.word	0x6c62616c
   1bf20:	6f632065 	.word	0x6f632065
   1bf24:	6e616d6d 	.word	0x6e616d6d
   1bf28:	0d2e7364 	.word	0x0d2e7364
   1bf2c:	000a0d0a 	.word	0x000a0d0a
   1bf30:	6d6d6f43 	.word	0x6d6d6f43
   1bf34:	20646e61 	.word	0x20646e61
   1bf38:	20746f6e 	.word	0x20746f6e
   1bf3c:	6f636572 	.word	0x6f636572
   1bf40:	73696e67 	.word	0x73696e67
   1bf44:	202e6465 	.word	0x202e6465
   1bf48:	746e4520 	.word	0x746e4520
   1bf4c:	27207265 	.word	0x27207265
   1bf50:	706c6568 	.word	0x706c6568
   1bf54:	6f742027 	.word	0x6f742027
   1bf58:	65697620 	.word	0x65697620
   1bf5c:	20612077 	.word	0x20612077
   1bf60:	7473696c 	.word	0x7473696c
   1bf64:	20666f20 	.word	0x20666f20
   1bf68:	69617661 	.word	0x69617661
   1bf6c:	6c62616c 	.word	0x6c62616c
   1bf70:	6f632065 	.word	0x6f632065
   1bf74:	6e616d6d 	.word	0x6e616d6d
   1bf78:	0d2e7364 	.word	0x0d2e7364
   1bf7c:	000a0d0a 	.word	0x000a0d0a

0001bf80 <xHelpCommand>:
   1bf80:	0001bea0 0001bea8 00014011 00000000     .........@......
   1bf90:	454c4449 00000000 20726d54 00637653     IDLE....Tmr Svc.
   1bfa0:	000165f8 000165f8 000165f8 00016686     .e...e...e...f..
   1bfb0:	00016650 0001667a 000165f8 000165f8     Pf..zf...e...e..
   1bfc0:	00016686 00016650 42000800 42000c00     .f..Pf.....B...B
   1bfd0:	42001000 42001400 42001800 42001c00     ...B...B...B...B
   1bfe0:	0c0b0a09 00000e0d 000189d6 00018a50     ............P...
   1bff0:	00018a50 000189f4 000189ee 000189fa     P...............
   1c000:	000189dc 00018a00 00018a36 00018c38     ........6...8...
   1c010:	00018c88 00018c88 00018c84 00018c2a     ............*...
   1c020:	00018c4a 00018c1a 00018c5c 00018c6e     J.......\...n...
   1c030:	00018cd6 00018d04 00018d04 00018d00     ................
   1c040:	00018cd0 00018cdc 00018cca 00018ce2     ................
   1c050:	00018ce8                                ....

0001c054 <_tcc_intflag>:
   1c054:	00000001 00000002 00000004 00000008     ................
   1c064:	00001000 00002000 00004000 00008000     ..... ...@......
   1c074:	00010000 00020000 00040000 00080000     ................
   1c084:	70616548 66656220 2065726f 72617473     Heap before star
   1c094:	676e6974 73617420 203a736b 0a0d6425     ting tasks: %d..
   1c0a4:	00000000 5f494c43 4b534154 00000000     ....CLI_TASK....
   1c0b4:	3a525245 494c4320 73617420 6f63206b     ERR: CLI task co
   1c0c4:	20646c75 20746f6e 69206562 6974696e     uld not be initi
   1c0d4:	7a696c61 0d216465 0000000a 70616548     alized!.....Heap
   1c0e4:	74666120 73207265 74726174 20676e69      after starting 
   1c0f4:	3a494c43 0d642520 0000000a 4847494c     CLI: %d.....LIGH
   1c104:	41545f54 00004b53 3a525245 47494c20     T_TASK..ERR: LIG
   1c114:	74205448 206b7361 6c756f63 6f6e2064     HT task could no
   1c124:	65622074 696e6920 6c616974 64657a69     t be initialized
   1c134:	000a0d21 70616548 74666120 73207265     !...Heap after s
   1c144:	74726174 20676e69 4847494c 25203a54     tarting LIGHT: %
   1c154:	000a0d64 6f727245 6e6f2072 6d656d20     d...Error on mem
   1c164:	2079726f 6f6c6c61 69746163 6f206e6f     ory allocation o
   1c174:	5246206e 54524545 0d21534f 0000000a     n FREERTOS!.....
   1c184:	6f727245 6e6f2072 61747320 6f206b63     Error on stack o
   1c194:	66726576 20776f6c 46206e6f 52454552     verflow on FREER
   1c1a4:	21534f54 00000a0d 0001a450 0001a432     TOS!....P...2...
   1c1b4:	0001a3ec 0001a30a 0001a3ec 0001a424     ............$...
   1c1c4:	0001a3ec 0001a30a 0001a432 0001a432     ........2...2...
   1c1d4:	0001a424 0001a30a 0001a302 0001a302     $...............
   1c1e4:	0001a302 0001a668 0001aab0 0001a970     ....h.......p...
   1c1f4:	0001a970 0001a96c 0001aa88 0001aa88     p...l...........
   1c204:	0001aa7a 0001a96c 0001aa88 0001aa7a     z...l.......z...
   1c214:	0001aa88 0001a96c 0001aa90 0001aa90     ....l...........
   1c224:	0001aa90 0001ac94                       ........

0001c22c <__sf_fake_stderr>:
	...

0001c24c <__sf_fake_stdin>:
	...

0001c26c <__sf_fake_stdout>:
	...
   1c28c:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
   1c29c:	32313000 36353433 41393837 45444342     .0123456789ABCDE
   1c2ac:	31300046 35343332 39383736 64636261     F.0123456789abcd
   1c2bc:	00006665                                ef..

0001c2c0 <_init>:
   1c2c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1c2c2:	46c0      	nop			; (mov r8, r8)
   1c2c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1c2c6:	bc08      	pop	{r3}
   1c2c8:	469e      	mov	lr, r3
   1c2ca:	4770      	bx	lr

0001c2cc <__init_array_start>:
   1c2cc:	000120dd 	.word	0x000120dd

0001c2d0 <_fini>:
   1c2d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1c2d2:	46c0      	nop			; (mov r8, r8)
   1c2d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1c2d6:	bc08      	pop	{r3}
   1c2d8:	469e      	mov	lr, r3
   1c2da:	4770      	bx	lr

0001c2dc <__fini_array_start>:
   1c2dc:	000120b5 	.word	0x000120b5
