INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chipxprt/DSD/-CX-203-lab2/4-bit _adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourbitadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chipxprt/DSD/-CX-203-lab2/Half_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chipxprt/DSD/practice_examII/practice_examII.srcs/sources_1/new/Task4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Task4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chipxprt/DSD/-CX-203-lab2/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chipxprt/DSD/practice_examII/practice_examII.srcs/sim_1/new/Task4_ts.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Task4_ts
