{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633059313776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633059313776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 01 00:35:13 2021 " "Processing started: Fri Oct 01 00:35:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633059313776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633059313776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633059313776 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633059314105 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633059314105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_ula-tb_arch_ula " "Found design unit 1: testbench_ula-tb_arch_ula" {  } { { "testbench_ula.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/testbench_ula.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633059322962 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_ula " "Found entity 1: testbench_ula" {  } { { "testbench_ula.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/testbench_ula.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633059322962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633059322962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_1a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file som_1a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_1a-somador " "Found design unit 1: som_1a-somador" {  } { { "som_1a.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/som_1a.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633059322962 ""} { "Info" "ISGN_ENTITY_NAME" "1 som_1a " "Found entity 1: som_1a" {  } { { "som_1a.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/som_1a.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633059322962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633059322962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_4_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_4_bits-hardware " "Found design unit 1: adder_4_bits-hardware" {  } { { "adder_4_bits.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/adder_4_bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633059322967 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_4_bits " "Found entity 1: adder_4_bits" {  } { { "adder_4_bits.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/adder_4_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633059322967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633059322967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-hardware " "Found design unit 1: alu-hardware" {  } { { "alu.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/alu.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633059322967 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/alu.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633059322967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633059322967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo-func " "Found design unit 1: modulo-func" {  } { { "modulo.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/modulo.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633059322969 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulo " "Found entity 1: modulo" {  } { { "modulo.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/modulo.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633059322969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633059322969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mais.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mais.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mais-safe " "Found design unit 1: mais-safe" {  } { { "mais.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/mais.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633059322969 ""} { "Info" "ISGN_ENTITY_NAME" "1 mais " "Found entity 1: mais" {  } { { "mais.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/mais.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633059322969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633059322969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "menos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file menos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 menos-sate " "Found design unit 1: menos-sate" {  } { { "menos.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/menos.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633059322969 ""} { "Info" "ISGN_ENTITY_NAME" "1 menos " "Found entity 1: menos" {  } { { "menos.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/menos.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633059322969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633059322969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maiorque.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maiorque.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maiorque-mec " "Found design unit 1: maiorque-mec" {  } { { "maiorque.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/maiorque.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633059322969 ""} { "Info" "ISGN_ENTITY_NAME" "1 maiorque " "Found entity 1: maiorque" {  } { { "maiorque.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/maiorque.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633059322969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633059322969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mima.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mima.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mima-labor " "Found design unit 1: mima-labor" {  } { { "mima.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/mima.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633059322969 ""} { "Info" "ISGN_ENTITY_NAME" "1 mima " "Found entity 1: mima" {  } { { "mima.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/mima.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633059322969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633059322969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "produto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file produto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 produto-trab " "Found design unit 1: produto-trab" {  } { { "produto.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/produto.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633059322974 ""} { "Info" "ISGN_ENTITY_NAME" "1 produto " "Found entity 1: produto" {  } { { "produto.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/produto.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633059322974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633059322974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrai.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrai.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrai-sate " "Found design unit 1: subtrai-sate" {  } { { "subtrai.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/subtrai.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633059322974 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrai " "Found entity 1: subtrai" {  } { { "subtrai.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/subtrai.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633059322974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633059322974 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633059322996 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z alu.vhd(89) " "Verilog HDL or VHDL warning at alu.vhd(89): object \"z\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/alu.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633059322996 "|alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s1f alu.vhd(94) " "Verilog HDL or VHDL warning at alu.vhd(94): object \"s1f\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/alu.vhd" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633059322996 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sO alu.vhd(122) " "VHDL Process Statement warning at alu.vhd(122): signal \"sO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/alu.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633059322996 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "over alu.vhd(122) " "VHDL Process Statement warning at alu.vhd(122): signal \"over\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/alu.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633059322996 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s1 alu.vhd(123) " "VHDL Process Statement warning at alu.vhd(123): signal \"s1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/alu.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633059322996 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s7flow alu.vhd(123) " "VHDL Process Statement warning at alu.vhd(123): signal \"s7flow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/alu.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633059322996 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s3min alu.vhd(124) " "VHDL Process Statement warning at alu.vhd(124): signal \"s3min\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/alu.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633059322996 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s3max alu.vhd(125) " "VHDL Process Statement warning at alu.vhd(125): signal \"s3max\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/alu.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633059322996 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s5 alu.vhd(126) " "VHDL Process Statement warning at alu.vhd(126): signal \"s5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/alu.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633059322996 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s5 alu.vhd(127) " "VHDL Process Statement warning at alu.vhd(127): signal \"s5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/alu.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633059322996 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s7 alu.vhd(128) " "VHDL Process Statement warning at alu.vhd(128): signal \"s7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/alu.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633059322996 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s7flow alu.vhd(128) " "VHDL Process Statement warning at alu.vhd(128): signal \"s7flow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/alu.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633059322996 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s8 alu.vhd(129) " "VHDL Process Statement warning at alu.vhd(129): signal \"s8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/alu.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633059322996 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s8flow alu.vhd(129) " "VHDL Process Statement warning at alu.vhd(129): signal \"s8flow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/alu.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633059322996 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4_bits adder_4_bits:x0 " "Elaborating entity \"adder_4_bits\" for hierarchy \"adder_4_bits:x0\"" {  } { { "alu.vhd" "x0" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/alu.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633059323001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_1a adder_4_bits:x0\|som_1a:x0 " "Elaborating entity \"som_1a\" for hierarchy \"adder_4_bits:x0\|som_1a:x0\"" {  } { { "adder_4_bits.vhd" "x0" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/adder_4_bits.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633059323001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrai subtrai:x1 " "Elaborating entity \"subtrai\" for hierarchy \"subtrai:x1\"" {  } { { "alu.vhd" "x1" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/alu.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633059323005 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lixo subtrai.vhd(33) " "Verilog HDL or VHDL warning at subtrai.vhd(33): object \"lixo\" assigned a value but never read" {  } { { "subtrai.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/subtrai.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633059323005 "|alu|subtrai:x1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mima mima:x3 " "Elaborating entity \"mima\" for hierarchy \"mima:x3\"" {  } { { "alu.vhd" "x3" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/alu.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633059323005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maiorque mima:x3\|maiorque:x " "Elaborating entity \"maiorque\" for hierarchy \"mima:x3\|maiorque:x\"" {  } { { "mima.vhd" "x" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/mima.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633059323010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "menos mima:x3\|maiorque:x\|menos:x0 " "Elaborating entity \"menos\" for hierarchy \"mima:x3\|maiorque:x\|menos:x0\"" {  } { { "maiorque.vhd" "x0" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/maiorque.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633059323010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mais mima:x3\|maiorque:x\|mais:x1 " "Elaborating entity \"mais\" for hierarchy \"mima:x3\|maiorque:x\|mais:x1\"" {  } { { "maiorque.vhd" "x1" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/maiorque.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633059323010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo modulo:x7 " "Elaborating entity \"modulo\" for hierarchy \"modulo:x7\"" {  } { { "alu.vhd" "x7" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/alu.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633059323010 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "over modulo.vhd(25) " "Verilog HDL or VHDL warning at modulo.vhd(25): object \"over\" assigned a value but never read" {  } { { "modulo.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/modulo.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633059323010 "|alu|modulo:x7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z modulo.vhd(26) " "Verilog HDL or VHDL warning at modulo.vhd(26): object \"z\" assigned a value but never read" {  } { { "modulo.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/modulo.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633059323010 "|alu|modulo:x7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "produto produto:x8 " "Elaborating entity \"produto\" for hierarchy \"produto:x8\"" {  } { { "alu.vhd" "x8" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/alu.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633059323018 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s produto.vhd(40) " "VHDL Process Statement warning at produto.vhd(40): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "produto.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/produto.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1633059323018 "|alu|produto:x8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] produto.vhd(40) " "Inferred latch for \"s\[0\]\" at produto.vhd(40)" {  } { { "produto.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/produto.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633059323018 "|alu|produto:x8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] produto.vhd(40) " "Inferred latch for \"s\[1\]\" at produto.vhd(40)" {  } { { "produto.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/produto.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633059323018 "|alu|produto:x8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] produto.vhd(40) " "Inferred latch for \"s\[2\]\" at produto.vhd(40)" {  } { { "produto.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/produto.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633059323018 "|alu|produto:x8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\] produto.vhd(40) " "Inferred latch for \"s\[3\]\" at produto.vhd(40)" {  } { { "produto.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/produto.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633059323018 "|alu|produto:x8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\] produto.vhd(40) " "Inferred latch for \"s\[4\]\" at produto.vhd(40)" {  } { { "produto.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/produto.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633059323018 "|alu|produto:x8"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "saida\[0\] " "Converted tri-state buffer \"saida\[0\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/alu.vhd" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1633059323213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "saida\[1\] " "Converted tri-state buffer \"saida\[1\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/alu.vhd" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1633059323213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "saida\[2\] " "Converted tri-state buffer \"saida\[2\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/alu.vhd" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1633059323213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "saida\[3\] " "Converted tri-state buffer \"saida\[3\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/alu.vhd" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1633059323213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "saida\[4\] " "Converted tri-state buffer \"saida\[4\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/alu.vhd" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1633059323213 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1633059323213 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[0\] GND " "Pin \"display1\[0\]\" is stuck at GND" {  } { { "alu.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/alu.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633059323478 "|alu|display1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[4\] VCC " "Pin \"display1\[4\]\" is stuck at VCC" {  } { { "alu.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/alu.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633059323478 "|alu|display1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[5\] VCC " "Pin \"display1\[5\]\" is stuck at VCC" {  } { { "alu.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA006_WR_Files/alu.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633059323478 "|alu|display1[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1633059323478 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1633059323537 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1633059323761 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633059323761 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633059323790 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633059323790 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633059323790 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633059323790 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633059323800 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 01 00:35:23 2021 " "Processing ended: Fri Oct 01 00:35:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633059323800 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633059323800 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633059323800 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633059323800 ""}
