#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Jan 30 14:08:32 2023
# Process ID: 15348
# Current directory: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11620 D:\Xilinx\Project\lab12\FPGALab-RISC-V-CPU-design\lab12.xpr
# Log file: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/vivado.log
# Journal file: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design\vivado.jou
# Running On: Jusen, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 4, Host memory: 16952 MB
#-----------------------------------------------------------
start_gui
open_project D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at D:/Xilinx/Vivado/2022.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'text_mem_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'clk_wiz_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'color_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'dRAM_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1634.863 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'text_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'Coe File(Coe_File)' with value '../../../../software/color_d.coe' for IP 'color'. The actual entries: FFF , for Memory Initialization vector should not be larger than Write Width A.
INFO: [IP_Flow 19-3438] Customization errors found on 'color'. Restoring to previous valid configuration.
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to customize IP 'color'. Failed to apply user parameter values.
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'color'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dRAM'...
[Mon Jan 30 14:11:20 2023] Launched text_mem_synth_1, clk_wiz_0_synth_1, color_synth_1, dRAM_synth_1, synth_1...
Run output will be captured here:
text_mem_synth_1: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/text_mem_synth_1/runme.log
clk_wiz_0_synth_1: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/clk_wiz_0_synth_1/runme.log
color_synth_1: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/color_synth_1/runme.log
dRAM_synth_1: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/dRAM_synth_1/runme.log
synth_1: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/runme.log
[Mon Jan 30 14:11:20 2023] Launched impl_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-03:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1634.863 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B61CCBA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3492.504 ; gain = 1857.641
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/software/main_d.coe' provided. It will be converted relative to IP Instance files '../../../../software/main_d.coe'
set_property -dict [list CONFIG.Coe_File {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/software/main_d.coe}] [get_ips dRAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/software/main_d.coe' provided. It will be converted relative to IP Instance files '../../../../software/main_d.coe'
generate_target all [get_files  D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dRAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dRAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'dRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dRAM'...
catch { config_ip_cache -export [get_ips -all dRAM] }
export_ip_user_files -of_objects [get_files D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci] -no_script -sync -force -quiet
reset_run dRAM_synth_1
launch_runs dRAM_synth_1 -jobs 8
[Mon Jan 30 14:20:07 2023] Launched dRAM_synth_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/dRAM_synth_1/runme.log
export_simulation -of_objects [get_files D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci] -directory D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files/sim_scripts -ip_user_files_dir D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files -ipstatic_source_dir D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/modelsim} {questa=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/questa} {riviera=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/riviera} {activehdl=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Xilinx/Project/lab12/lab12.srcs/utils_1/imports/synth_1/mainDesign.dcp with file D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/mainDesign.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Jan 30 14:21:41 2023] Launched synth_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/runme.log
[Mon Jan 30 14:21:41 2023] Launched impl_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-03:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3598.039 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B61CCBA
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Xilinx/Project/lab12/lab12.srcs/utils_1/imports/synth_1/mainDesign.dcp with file D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/mainDesign.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Jan 30 14:41:40 2023] Launched synth_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/runme.log
[Mon Jan 30 14:41:40 2023] Launched impl_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-03:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3598.039 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B61CCBA
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Xilinx/Project/lab12/lab12.srcs/utils_1/imports/synth_1/mainDesign.dcp with file D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/mainDesign.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Jan 30 14:46:08 2023] Launched synth_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/runme.log
[Mon Jan 30 14:46:08 2023] Launched impl_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Xilinx/Project/lab12/lab12.srcs/utils_1/imports/synth_1/mainDesign.dcp with file D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/mainDesign.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Jan 30 14:50:49 2023] Launched synth_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/runme.log
[Mon Jan 30 14:50:49 2023] Launched impl_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Xilinx/Project/lab12/lab12.srcs/utils_1/imports/synth_1/mainDesign.dcp with file D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/mainDesign.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Jan 30 15:07:15 2023] Launched synth_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/runme.log
[Mon Jan 30 15:07:15 2023] Launched impl_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Xilinx/Project/lab12/lab12.srcs/utils_1/imports/synth_1/mainDesign.dcp with file D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/mainDesign.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Jan 30 15:11:47 2023] Launched synth_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/runme.log
[Mon Jan 30 15:11:47 2023] Launched impl_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Xilinx/Project/lab12/lab12.srcs/utils_1/imports/synth_1/mainDesign.dcp with file D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/mainDesign.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Jan 30 15:21:56 2023] Launched synth_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/runme.log
[Mon Jan 30 15:21:56 2023] Launched impl_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Xilinx/Project/lab12/lab12.srcs/utils_1/imports/synth_1/mainDesign.dcp with file D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/mainDesign.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Jan 30 15:30:46 2023] Launched synth_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/runme.log
[Mon Jan 30 15:30:46 2023] Launched impl_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Xilinx/Project/lab12/lab12.srcs/utils_1/imports/synth_1/mainDesign.dcp with file D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/mainDesign.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Jan 30 15:35:24 2023] Launched synth_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/runme.log
[Mon Jan 30 15:35:24 2023] Launched impl_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Jan 30 15:40:24 2023] Launched synth_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/runme.log
[Mon Jan 30 15:40:24 2023] Launched impl_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Xilinx/Project/lab12/lab12.srcs/utils_1/imports/synth_1/mainDesign.dcp with file D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/mainDesign.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Jan 30 15:56:41 2023] Launched synth_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/runme.log
[Mon Jan 30 15:56:41 2023] Launched impl_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Jan 30 15:57:36 2023] Launched synth_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/runme.log
[Mon Jan 30 15:57:36 2023] Launched impl_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Xilinx/Project/lab12/lab12.srcs/utils_1/imports/synth_1/mainDesign.dcp with file D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/mainDesign.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Jan 30 16:07:20 2023] Launched synth_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/runme.log
[Mon Jan 30 16:07:20 2023] Launched impl_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Jan 30 16:09:21 2023] Launched synth_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/runme.log
[Mon Jan 30 16:09:21 2023] Launched impl_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/software/main_d.coe' provided. It will be converted relative to IP Instance files '../../../../software/main_d.coe'
set_property -dict [list CONFIG.Coe_File {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/software/main_d.coe}] [get_ips dRAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/software/main_d.coe' provided. It will be converted relative to IP Instance files '../../../../software/main_d.coe'
generate_target all [get_files  D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dRAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dRAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'dRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dRAM'...
catch { config_ip_cache -export [get_ips -all dRAM] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dRAM, cache-ID = 4cd2f170cabeeb5a; cache size = 4.762 MB.
catch { [ delete_ip_run [get_ips -all dRAM] ] }
INFO: [Project 1-386] Moving file 'D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci' from fileset 'dRAM' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci'
export_simulation -of_objects [get_files D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci] -directory D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files/sim_scripts -ip_user_files_dir D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files -ipstatic_source_dir D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/modelsim} {questa=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/questa} {riviera=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/riviera} {activehdl=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Xilinx/Project/lab12/lab12.srcs/utils_1/imports/synth_1/mainDesign.dcp with file D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/mainDesign.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci' is already up-to-date
[Mon Jan 30 16:30:15 2023] Launched synth_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/runme.log
[Mon Jan 30 16:30:15 2023] Launched impl_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/software/main_d.coe' provided. It will be converted relative to IP Instance files '../../../../software/main_d.coe'
set_property -dict [list CONFIG.Coe_File {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/software/main_d.coe}] [get_ips dRAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/software/main_d.coe' provided. It will be converted relative to IP Instance files '../../../../software/main_d.coe'
generate_target all [get_files  D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dRAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dRAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'dRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dRAM'...
catch { config_ip_cache -export [get_ips -all dRAM] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dRAM, cache-ID = 4cd2f170cabeeb5a; cache size = 4.762 MB.
export_ip_user_files -of_objects [get_files D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci'
export_simulation -of_objects [get_files D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci] -directory D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files/sim_scripts -ip_user_files_dir D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files -ipstatic_source_dir D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/modelsim} {questa=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/questa} {riviera=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/riviera} {activehdl=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Xilinx/Project/lab12/lab12.srcs/utils_1/imports/synth_1/mainDesign.dcp with file D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/mainDesign.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci' is already up-to-date
[Mon Jan 30 16:36:26 2023] Launched synth_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/runme.log
[Mon Jan 30 16:36:26 2023] Launched impl_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B61CCBA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B61CCBA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B61CCBA
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/software/main_d.coe' provided. It will be converted relative to IP Instance files '../../../../software/main_d.coe'
set_property -dict [list CONFIG.Coe_File {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/software/main_d.coe}] [get_ips dRAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/software/main_d.coe' provided. It will be converted relative to IP Instance files '../../../../software/main_d.coe'
generate_target all [get_files  D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dRAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dRAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'dRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dRAM'...
catch { config_ip_cache -export [get_ips -all dRAM] }
export_ip_user_files -of_objects [get_files D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci]
launch_runs dRAM_synth_1 -jobs 8
[Mon Jan 30 19:05:57 2023] Launched dRAM_synth_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/dRAM_synth_1/runme.log
export_simulation -of_objects [get_files D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci] -directory D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files/sim_scripts -ip_user_files_dir D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files -ipstatic_source_dir D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/modelsim} {questa=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/questa} {riviera=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/riviera} {activehdl=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Xilinx/Project/lab12/lab12.srcs/utils_1/imports/synth_1/mainDesign.dcp with file D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/mainDesign.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Jan 30 19:06:08 2023] Launched dRAM_synth_1, synth_1...
Run output will be captured here:
dRAM_synth_1: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/dRAM_synth_1/runme.log
synth_1: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/runme.log
[Mon Jan 30 19:06:08 2023] Launched impl_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B61CCBA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/software/main_d.coe' provided. It will be converted relative to IP Instance files '../../../../software/main_d.coe'
set_property -dict [list CONFIG.Coe_File {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/software/main_d.coe}] [get_ips dRAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/software/main_d.coe' provided. It will be converted relative to IP Instance files '../../../../software/main_d.coe'
generate_target all [get_files  D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dRAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dRAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'dRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dRAM'...
catch { config_ip_cache -export [get_ips -all dRAM] }
export_ip_user_files -of_objects [get_files D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci] -no_script -sync -force -quiet
reset_run dRAM_synth_1
launch_runs dRAM_synth_1 -jobs 8
[Mon Jan 30 19:14:13 2023] Launched dRAM_synth_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/dRAM_synth_1/runme.log
export_simulation -of_objects [get_files D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci] -directory D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files/sim_scripts -ip_user_files_dir D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files -ipstatic_source_dir D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/modelsim} {questa=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/questa} {riviera=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/riviera} {activehdl=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Xilinx/Project/lab12/lab12.srcs/utils_1/imports/synth_1/mainDesign.dcp with file D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/mainDesign.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Jan 30 19:15:45 2023] Launched synth_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/runme.log
[Mon Jan 30 19:15:45 2023] Launched impl_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/software/main_d.coe' provided. It will be converted relative to IP Instance files '../../../../software/main_d.coe'
set_property -dict [list CONFIG.Coe_File {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/software/main_d.coe}] [get_ips dRAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/software/main_d.coe' provided. It will be converted relative to IP Instance files '../../../../software/main_d.coe'
generate_target all [get_files  D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dRAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dRAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'dRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dRAM'...
catch { config_ip_cache -export [get_ips -all dRAM] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dRAM, cache-ID = 2d4495b9e1345f11; cache size = 8.894 MB.
catch { [ delete_ip_run [get_ips -all dRAM] ] }
INFO: [Project 1-386] Moving file 'D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci' from fileset 'dRAM' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci'
export_simulation -of_objects [get_files D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci] -directory D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files/sim_scripts -ip_user_files_dir D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files -ipstatic_source_dir D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/modelsim} {questa=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/questa} {riviera=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/riviera} {activehdl=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Xilinx/Project/lab12/lab12.srcs/utils_1/imports/synth_1/mainDesign.dcp with file D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/mainDesign.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci' is already up-to-date
[Mon Jan 30 19:22:06 2023] Launched synth_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/runme.log
[Mon Jan 30 19:22:06 2023] Launched impl_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/software/main_d.coe' provided. It will be converted relative to IP Instance files '../../../../software/main_d.coe'
set_property -dict [list CONFIG.Coe_File {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/software/main_d.coe}] [get_ips dRAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/software/main_d.coe' provided. It will be converted relative to IP Instance files '../../../../software/main_d.coe'
generate_target all [get_files  D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dRAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dRAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'dRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dRAM'...
catch { config_ip_cache -export [get_ips -all dRAM] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dRAM, cache-ID = 34fb5bf3006bc675; cache size = 8.894 MB.
export_ip_user_files -of_objects [get_files D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci'
export_simulation -of_objects [get_files D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci] -directory D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files/sim_scripts -ip_user_files_dir D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files -ipstatic_source_dir D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/modelsim} {questa=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/questa} {riviera=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/riviera} {activehdl=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Xilinx/Project/lab12/lab12.srcs/utils_1/imports/synth_1/mainDesign.dcp with file D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/mainDesign.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci' is already up-to-date
[Mon Jan 30 20:49:54 2023] Launched synth_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/runme.log
[Mon Jan 30 20:49:54 2023] Launched impl_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Xilinx/Project/lab12/lab12.srcs/utils_1/imports/synth_1/mainDesign.dcp with file D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/mainDesign.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1

launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci' is already up-to-date
[Mon Jan 30 20:54:02 2023] Launched synth_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci' is already up-to-date
[Mon Jan 30 20:55:07 2023] Launched impl_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Xilinx/Project/lab12/lab12.srcs/utils_1/imports/synth_1/mainDesign.dcp with file D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/mainDesign.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1

launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci' is already up-to-date
[Mon Jan 30 21:03:55 2023] Launched synth_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci' is already up-to-date
[Mon Jan 30 21:04:59 2023] Launched impl_1...
Run output will be captured here: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 30 21:07:46 2023...
