#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14371ad40 .scope module, "uart_tb" "uart_tb" 2 3;
 .timescale -9 -12;
v0x600000e35950_0 .var "cfg_addr", 1 0;
v0x600000e359e0_0 .net "cfg_rd_data", 31 0, v0x600000e319e0_0;  1 drivers
v0x600000e35a70_0 .var "cfg_wr_data", 31 0;
v0x600000e35b00_0 .var "cfg_wr_en", 0 0;
v0x600000e35b90_0 .var "clk", 0 0;
v0x600000e35c20_0 .net "framing_error", 0 0, v0x600000e33570_0;  1 drivers
v0x600000e35cb0_0 .var/i "i", 31 0;
v0x600000e35d40_0 .net "parity_error", 0 0, v0x600000e33720_0;  1 drivers
v0x600000e35dd0_0 .var "rst_n", 0 0;
v0x600000e35e60_0 .var "rx_byte", 7 0;
v0x600000e35ef0_0 .net "rx_data_ready", 0 0, L_0x600001734bd0;  1 drivers
v0x600000e35f80_0 .net "rx_fifo_dout", 7 0, v0x600000e321c0_0;  1 drivers
v0x600000e36010_0 .net "rx_fifo_empty", 0 0, L_0x600001734380;  1 drivers
v0x600000e360a0_0 .net "rx_fifo_full", 0 0, L_0x600001734310;  1 drivers
v0x600000e36130_0 .var "rx_fifo_rd_en", 0 0;
v0x600000e361c0_0 .var "rx_line", 0 0;
v0x600000e36250_0 .var "tx_fifo_din", 7 0;
v0x600000e362e0_0 .net "tx_fifo_empty", 0 0, L_0x6000017344d0;  1 drivers
v0x600000e36370_0 .net "tx_fifo_full", 0 0, L_0x600001734460;  1 drivers
v0x600000e36400_0 .var "tx_fifo_wr_en", 0 0;
v0x600000e36490_0 .net "tx_line", 0 0, v0x600000e34480_0;  1 drivers
v0x600000e36520_0 .net "uart_tx_busy", 0 0, v0x600000e33cc0_0;  1 drivers
E_0x600002920b00 .event anyedge, v0x600000e34480_0;
S_0x143719d20 .scope task, "read_rx_fifo" "read_rx_fifo" 2 107, 2 107 0, S_0x14371ad40;
 .timescale -9 -12;
v0x600000e313b0_0 .var "data", 7 0;
v0x600000e31440_0 .var/i "timeout", 31 0;
E_0x600002920b40 .event posedge, v0x600000e31560_0;
TD_uart_tb.read_rx_fifo ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e31440_0, 0, 32;
    %wait E_0x600002920b40;
T_0.0 ;
    %load/vec4 v0x600000e36010_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x600000e31440_0;
    %cmpi/s 50000, 0, 32;
    %flag_get/vec4 5;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %wait E_0x600002920b40;
    %load/vec4 v0x600000e31440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e31440_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x600000e31440_0;
    %cmpi/e 50000, 0, 32;
    %jmp/0xz  T_0.3, 4;
    %vpi_call 2 118 "$display", "Timeout waiting for RX FIFO data!" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000e313b0_0, 0, 8;
    %jmp T_0.4;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e36130_0, 0, 1;
    %wait E_0x600002920b40;
    %load/vec4 v0x600000e35f80_0;
    %store/vec4 v0x600000e313b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e36130_0, 0, 1;
T_0.4 ;
    %end;
S_0x143719e90 .scope module, "uut" "uart_top" 2 36, 3 3 0, S_0x14371ad40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cfg_wr_en";
    .port_info 3 /INPUT 2 "cfg_addr";
    .port_info 4 /INPUT 32 "cfg_wr_data";
    .port_info 5 /OUTPUT 32 "cfg_rd_data";
    .port_info 6 /INPUT 1 "rx_line";
    .port_info 7 /OUTPUT 1 "tx_line";
    .port_info 8 /INPUT 1 "tx_fifo_wr_en";
    .port_info 9 /INPUT 8 "tx_fifo_din";
    .port_info 10 /INPUT 1 "rx_fifo_rd_en";
    .port_info 11 /OUTPUT 8 "rx_fifo_dout";
    .port_info 12 /OUTPUT 1 "tx_fifo_full";
    .port_info 13 /OUTPUT 1 "tx_fifo_empty";
    .port_info 14 /OUTPUT 1 "rx_fifo_full";
    .port_info 15 /OUTPUT 1 "rx_fifo_empty";
    .port_info 16 /OUTPUT 1 "parity_error";
    .port_info 17 /OUTPUT 1 "framing_error";
    .port_info 18 /OUTPUT 1 "uart_tx_busy";
    .port_info 19 /OUTPUT 1 "rx_data_ready";
P_0x600001237600 .param/l "DATA_BITS" 0 3 4, +C4<00000000000000000000000000001000>;
P_0x600001237640 .param/l "FIFO_DEPTH" 0 3 5, +C4<00000000000000000000000000010000>;
L_0x600001734460 .functor BUFZ 1, L_0x600000d305a0, C4<0>, C4<0>, C4<0>;
L_0x6000017344d0 .functor BUFZ 1, L_0x600000d303c0, C4<0>, C4<0>, C4<0>;
L_0x600001734310 .functor BUFZ 1, L_0x600000d30dc0, C4<0>, C4<0>, C4<0>;
L_0x600001734380 .functor BUFZ 1, L_0x600000d30f00, C4<0>, C4<0>, C4<0>;
L_0x600001734bd0 .functor NOT 1, L_0x600000d30f00, C4<0>, C4<0>, C4<0>;
v0x600000e34510_0 .net "baud_rate", 31 0, v0x600000e317a0_0;  1 drivers
v0x600000e345a0_0 .net "baud_tick", 0 0, v0x600000e314d0_0;  1 drivers
v0x600000e34630_0 .net "cfg_addr", 1 0, v0x600000e35950_0;  1 drivers
v0x600000e346c0_0 .net "cfg_rd_data", 31 0, v0x600000e319e0_0;  alias, 1 drivers
v0x600000e34750_0 .net "cfg_wr_data", 31 0, v0x600000e35a70_0;  1 drivers
v0x600000e347e0_0 .net "cfg_wr_en", 0 0, v0x600000e35b00_0;  1 drivers
v0x600000e34870_0 .net "clk", 0 0, v0x600000e35b90_0;  1 drivers
v0x600000e34900_0 .net "framing_error", 0 0, v0x600000e33570_0;  alias, 1 drivers
v0x600000e34990_0 .net "parity_en", 0 0, v0x600000e318c0_0;  1 drivers
v0x600000e34a20_0 .net "parity_error", 0 0, v0x600000e33720_0;  alias, 1 drivers
v0x600000e34ab0_0 .net "parity_odd", 0 0, v0x600000e31950_0;  1 drivers
v0x600000e34b40_0 .net "rst_n", 0 0, v0x600000e35dd0_0;  1 drivers
v0x600000e34bd0_0 .net "rx_data_ready", 0 0, L_0x600001734bd0;  alias, 1 drivers
v0x600000e34c60_0 .net "rx_fifo_din_wire", 7 0, v0x600000e33450_0;  1 drivers
v0x600000e34cf0_0 .net "rx_fifo_dout", 7 0, v0x600000e321c0_0;  alias, 1 drivers
v0x600000e34d80_0 .net "rx_fifo_empty", 0 0, L_0x600001734380;  alias, 1 drivers
v0x600000e34e10_0 .net "rx_fifo_empty_wire", 0 0, L_0x600000d30f00;  1 drivers
v0x600000e34ea0_0 .net "rx_fifo_full", 0 0, L_0x600001734310;  alias, 1 drivers
v0x600000e34f30_0 .net "rx_fifo_full_wire", 0 0, L_0x600000d30dc0;  1 drivers
v0x600000e34fc0_0 .net "rx_fifo_rd_en", 0 0, v0x600000e36130_0;  1 drivers
v0x600000e35050_0 .net "rx_fifo_wr_en_wire", 0 0, v0x600000e334e0_0;  1 drivers
v0x600000e350e0_0 .net "rx_line", 0 0, v0x600000e361c0_0;  1 drivers
v0x600000e35170_0 .net "stop_bits", 1 0, v0x600000e31b00_0;  1 drivers
v0x600000e35200_0 .net "tx_fifo_din", 7 0, v0x600000e36250_0;  1 drivers
v0x600000e35290_0 .net "tx_fifo_dout_wire", 7 0, v0x600000e32be0_0;  1 drivers
v0x600000e35320_0 .net "tx_fifo_empty", 0 0, L_0x6000017344d0;  alias, 1 drivers
v0x600000e353b0_0 .net "tx_fifo_empty_wire", 0 0, L_0x600000d303c0;  1 drivers
v0x600000e35440_0 .net "tx_fifo_full", 0 0, L_0x600001734460;  alias, 1 drivers
v0x600000e354d0_0 .net "tx_fifo_full_wire", 0 0, L_0x600000d305a0;  1 drivers
v0x600000e35560_0 .net "tx_fifo_rd_en_wire", 0 0, v0x600000e33f00_0;  1 drivers
v0x600000e355f0_0 .net "tx_fifo_wr_en", 0 0, v0x600000e36400_0;  1 drivers
v0x600000e35680_0 .net "tx_line", 0 0, v0x600000e34480_0;  alias, 1 drivers
v0x600000e35710_0 .net "uart_tx_busy", 0 0, v0x600000e33cc0_0;  alias, 1 drivers
S_0x143709000 .scope module, "baud_gen_inst" "baud_rate_gen" 3 77, 4 3 0, S_0x143719e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "baud_tick";
P_0x600000935b00 .param/l "BAUD_PERIOD" 1 4 11, +C4<00000000000000000000000110110010>;
P_0x600000935b40 .param/l "BAUD_RATE" 0 4 5, +C4<00000000000000011100001000000000>;
P_0x600000935b80 .param/l "CLK_FREQ" 0 4 4, +C4<00000010111110101111000010000000>;
v0x600000e314d0_0 .var "baud_tick", 0 0;
v0x600000e31560_0 .net "clk", 0 0, v0x600000e35b90_0;  alias, 1 drivers
v0x600000e315f0_0 .var "counter", 8 0;
v0x600000e31680_0 .net "rst_n", 0 0, v0x600000e35dd0_0;  alias, 1 drivers
E_0x600002920cc0/0 .event negedge, v0x600000e31680_0;
E_0x600002920cc0/1 .event posedge, v0x600000e31560_0;
E_0x600002920cc0 .event/or E_0x600002920cc0/0, E_0x600002920cc0/1;
S_0x143709170 .scope module, "config_reg_inst" "uart_config_reg" 3 61, 5 3 0, S_0x143719e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 2 "addr";
    .port_info 4 /INPUT 32 "wr_data";
    .port_info 5 /OUTPUT 32 "rd_data";
    .port_info 6 /OUTPUT 32 "baud_rate";
    .port_info 7 /OUTPUT 1 "parity_en";
    .port_info 8 /OUTPUT 1 "parity_odd";
    .port_info 9 /OUTPUT 2 "stop_bits";
P_0x600000935bc0 .param/l "ADDR_BAUD" 1 5 17, C4<00>;
P_0x600000935c00 .param/l "ADDR_PARITY" 1 5 18, C4<01>;
P_0x600000935c40 .param/l "ADDR_STOP_BITS" 1 5 19, C4<10>;
v0x600000e31710_0 .net "addr", 1 0, v0x600000e35950_0;  alias, 1 drivers
v0x600000e317a0_0 .var "baud_rate", 31 0;
v0x600000e31830_0 .net "clk", 0 0, v0x600000e35b90_0;  alias, 1 drivers
v0x600000e318c0_0 .var "parity_en", 0 0;
v0x600000e31950_0 .var "parity_odd", 0 0;
v0x600000e319e0_0 .var "rd_data", 31 0;
v0x600000e31a70_0 .net "rst_n", 0 0, v0x600000e35dd0_0;  alias, 1 drivers
v0x600000e31b00_0 .var "stop_bits", 1 0;
v0x600000e31b90_0 .net "wr_data", 31 0, v0x600000e35a70_0;  alias, 1 drivers
v0x600000e31c20_0 .net "wr_en", 0 0, v0x600000e35b00_0;  alias, 1 drivers
E_0x600002920dc0/0 .event anyedge, v0x600000e31710_0, v0x600000e317a0_0, v0x600000e31950_0, v0x600000e318c0_0;
E_0x600002920dc0/1 .event anyedge, v0x600000e31b00_0;
E_0x600002920dc0 .event/or E_0x600002920dc0/0, E_0x600002920dc0/1;
S_0x143705d50 .scope module, "rx_fifo_inst" "fifo" 3 104, 6 3 0, S_0x143719e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 8 "din";
    .port_info 5 /OUTPUT 8 "dout";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x600000935c80 .param/l "ADDR_WIDTH" 0 6 6, +C4<00000000000000000000000000000100>;
P_0x600000935cc0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
P_0x600000935d00 .param/l "DEPTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x600000e31cb0_0 .net *"_ivl_0", 31 0, L_0x600000d30d20;  1 drivers
L_0x1480881c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e31d40_0 .net *"_ivl_11", 26 0, L_0x1480881c0;  1 drivers
L_0x148088208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e31dd0_0 .net/2u *"_ivl_12", 31 0, L_0x148088208;  1 drivers
L_0x148088130 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e31e60_0 .net *"_ivl_3", 26 0, L_0x148088130;  1 drivers
L_0x148088178 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x600000e31ef0_0 .net/2u *"_ivl_4", 31 0, L_0x148088178;  1 drivers
v0x600000e31f80_0 .net *"_ivl_8", 31 0, L_0x600000d30e60;  1 drivers
v0x600000e32010_0 .net "clk", 0 0, v0x600000e35b90_0;  alias, 1 drivers
v0x600000e320a0_0 .var "count", 4 0;
v0x600000e32130_0 .net "din", 7 0, v0x600000e33450_0;  alias, 1 drivers
v0x600000e321c0_0 .var "dout", 7 0;
v0x600000e32250_0 .net "empty", 0 0, L_0x600000d30f00;  alias, 1 drivers
v0x600000e322e0_0 .net "full", 0 0, L_0x600000d30dc0;  alias, 1 drivers
v0x600000e32370 .array "mem", 15 0, 7 0;
v0x600000e32400_0 .net "rd_en", 0 0, v0x600000e36130_0;  alias, 1 drivers
v0x600000e32490_0 .var "rd_ptr", 3 0;
v0x600000e32520_0 .net "rst_n", 0 0, v0x600000e35dd0_0;  alias, 1 drivers
v0x600000e325b0_0 .net "wr_en", 0 0, v0x600000e334e0_0;  alias, 1 drivers
v0x600000e32640_0 .var "wr_ptr", 3 0;
L_0x600000d30d20 .concat [ 5 27 0 0], v0x600000e320a0_0, L_0x148088130;
L_0x600000d30dc0 .cmp/eq 32, L_0x600000d30d20, L_0x148088178;
L_0x600000d30e60 .concat [ 5 27 0 0], v0x600000e320a0_0, L_0x1480881c0;
L_0x600000d30f00 .cmp/eq 32, L_0x600000d30e60, L_0x148088208;
S_0x143705ec0 .scope module, "tx_fifo_inst" "fifo" 3 88, 6 3 0, S_0x143719e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 8 "din";
    .port_info 5 /OUTPUT 8 "dout";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x600000935e00 .param/l "ADDR_WIDTH" 0 6 6, +C4<00000000000000000000000000000100>;
P_0x600000935e40 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
P_0x600000935e80 .param/l "DEPTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x600000e326d0_0 .net *"_ivl_0", 31 0, L_0x600000d30460;  1 drivers
L_0x1480880a0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e32760_0 .net *"_ivl_11", 26 0, L_0x1480880a0;  1 drivers
L_0x1480880e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e327f0_0 .net/2u *"_ivl_12", 31 0, L_0x1480880e8;  1 drivers
L_0x148088010 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e32880_0 .net *"_ivl_3", 26 0, L_0x148088010;  1 drivers
L_0x148088058 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x600000e32910_0 .net/2u *"_ivl_4", 31 0, L_0x148088058;  1 drivers
v0x600000e329a0_0 .net *"_ivl_8", 31 0, L_0x600000d30320;  1 drivers
v0x600000e32a30_0 .net "clk", 0 0, v0x600000e35b90_0;  alias, 1 drivers
v0x600000e32ac0_0 .var "count", 4 0;
v0x600000e32b50_0 .net "din", 7 0, v0x600000e36250_0;  alias, 1 drivers
v0x600000e32be0_0 .var "dout", 7 0;
v0x600000e32c70_0 .net "empty", 0 0, L_0x600000d303c0;  alias, 1 drivers
v0x600000e32d00_0 .net "full", 0 0, L_0x600000d305a0;  alias, 1 drivers
v0x600000e32d90 .array "mem", 15 0, 7 0;
v0x600000e32e20_0 .net "rd_en", 0 0, v0x600000e33f00_0;  alias, 1 drivers
v0x600000e32eb0_0 .var "rd_ptr", 3 0;
v0x600000e32f40_0 .net "rst_n", 0 0, v0x600000e35dd0_0;  alias, 1 drivers
v0x600000e32fd0_0 .net "wr_en", 0 0, v0x600000e36400_0;  alias, 1 drivers
v0x600000e33060_0 .var "wr_ptr", 3 0;
L_0x600000d30460 .concat [ 5 27 0 0], v0x600000e32ac0_0, L_0x148088010;
L_0x600000d305a0 .cmp/eq 32, L_0x600000d30460, L_0x148088058;
L_0x600000d30320 .concat [ 5 27 0 0], v0x600000e32ac0_0, L_0x1480880a0;
L_0x600000d303c0 .cmp/eq 32, L_0x600000d30320, L_0x1480880e8;
S_0x143705090 .scope module, "uart_rx_inst" "uart_rx" 3 138, 7 3 0, S_0x143719e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "rx_line";
    .port_info 3 /INPUT 1 "parity_en";
    .port_info 4 /INPUT 1 "parity_odd";
    .port_info 5 /OUTPUT 1 "fifo_wr_en";
    .port_info 6 /OUTPUT 8 "fifo_din";
    .port_info 7 /OUTPUT 1 "parity_error";
    .port_info 8 /OUTPUT 1 "framing_error";
P_0x1437043d0 .param/l "BAUD_PERIOD" 0 7 6, +C4<00000000000000000000000110110010>;
P_0x143704410 .param/l "DATA_BITS" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x143704450 .param/l "DATA_BITS_ST" 1 7 23, C4<010>;
P_0x143704490 .param/l "IDLE" 1 7 21, C4<000>;
P_0x1437044d0 .param/l "PARITY_BIT_ST" 1 7 24, C4<011>;
P_0x143704510 .param/l "START_BIT" 1 7 22, C4<001>;
P_0x143704550 .param/l "STOP_BITS" 0 7 5, +C4<00000000000000000000000000000001>;
P_0x143704590 .param/l "STOP_BITS_ST" 1 7 25, C4<100>;
v0x600000e330f0_0 .net *"_ivl_0", 31 0, L_0x600000d30a00;  1 drivers
L_0x148088250 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e33180_0 .net *"_ivl_3", 21 0, L_0x148088250;  1 drivers
L_0x148088298 .functor BUFT 1, C4<00000000000000000000000011011001>, C4<0>, C4<0>, C4<0>;
v0x600000e33210_0 .net/2u *"_ivl_4", 31 0, L_0x148088298;  1 drivers
v0x600000e332a0_0 .var "baud_counter", 9 0;
v0x600000e33330_0 .var "bit_index", 3 0;
v0x600000e333c0_0 .net "clk", 0 0, v0x600000e35b90_0;  alias, 1 drivers
v0x600000e33450_0 .var "fifo_din", 7 0;
v0x600000e334e0_0 .var "fifo_wr_en", 0 0;
v0x600000e33570_0 .var "framing_error", 0 0;
v0x600000e33600_0 .var "parity_bit_calc", 0 0;
v0x600000e33690_0 .net "parity_en", 0 0, v0x600000e318c0_0;  alias, 1 drivers
v0x600000e33720_0 .var "parity_error", 0 0;
v0x600000e337b0_0 .net "parity_odd", 0 0, v0x600000e31950_0;  alias, 1 drivers
v0x600000e33840_0 .net "rst_n", 0 0, v0x600000e35dd0_0;  alias, 1 drivers
v0x600000e338d0_0 .net "rx_line", 0 0, v0x600000e361c0_0;  alias, 1 drivers
v0x600000e33960_0 .net "sample_point", 0 0, L_0x600000d30aa0;  1 drivers
v0x600000e339f0_0 .var "shift_reg", 7 0;
v0x600000e33a80_0 .var "state", 2 0;
v0x600000e33b10_0 .var "stop_bit_count", 1 0;
L_0x600000d30a00 .concat [ 10 22 0 0], v0x600000e332a0_0, L_0x148088250;
L_0x600000d30aa0 .cmp/eq 32, L_0x600000d30a00, L_0x148088298;
S_0x143705200 .scope module, "uart_tx_inst" "uart_tx" 3 119, 8 3 0, S_0x143719e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "baud_tick";
    .port_info 3 /INPUT 1 "parity_en";
    .port_info 4 /INPUT 1 "parity_odd";
    .port_info 5 /INPUT 1 "fifo_empty";
    .port_info 6 /INPUT 8 "fifo_dout";
    .port_info 7 /INPUT 1 "fifo_rd_en_ack";
    .port_info 8 /OUTPUT 1 "fifo_rd_en";
    .port_info 9 /OUTPUT 1 "tx_line";
    .port_info 10 /OUTPUT 1 "busy";
P_0x1437195f0 .param/l "DATA_BITS" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x143719630 .param/l "DATA_BITS_ST" 1 8 22, C4<010>;
P_0x143719670 .param/l "IDLE" 1 8 20, C4<000>;
P_0x1437196b0 .param/l "PARITY_BIT_ST" 1 8 23, C4<011>;
P_0x1437196f0 .param/l "START_BIT" 1 8 21, C4<001>;
P_0x143719730 .param/l "STOP_BITS" 0 8 5, +C4<00000000000000000000000000000001>;
P_0x143719770 .param/l "STOP_BITS_ST" 1 8 24, C4<100>;
v0x600000e33ba0_0 .net "baud_tick", 0 0, v0x600000e314d0_0;  alias, 1 drivers
v0x600000e33c30_0 .var "bit_index", 3 0;
v0x600000e33cc0_0 .var "busy", 0 0;
v0x600000e33d50_0 .net "clk", 0 0, v0x600000e35b90_0;  alias, 1 drivers
v0x600000e33de0_0 .net "fifo_dout", 7 0, v0x600000e32be0_0;  alias, 1 drivers
v0x600000e33e70_0 .net "fifo_empty", 0 0, L_0x600000d303c0;  alias, 1 drivers
v0x600000e33f00_0 .var "fifo_rd_en", 0 0;
v0x600000e34000_0 .net "fifo_rd_en_ack", 0 0, v0x600000e33f00_0;  alias, 1 drivers
v0x600000e34090_0 .var "parity_bit", 0 0;
v0x600000e34120_0 .net "parity_en", 0 0, v0x600000e318c0_0;  alias, 1 drivers
v0x600000e341b0_0 .net "parity_odd", 0 0, v0x600000e31950_0;  alias, 1 drivers
v0x600000e34240_0 .net "rst_n", 0 0, v0x600000e35dd0_0;  alias, 1 drivers
v0x600000e342d0_0 .var "state", 2 0;
v0x600000e34360_0 .var "stop_bit_count", 1 0;
v0x600000e343f0_0 .var "tx_data", 7 0;
v0x600000e34480_0 .var "tx_line", 0 0;
E_0x600002921400 .event anyedge, v0x600000e318c0_0, v0x600000e31950_0, v0x600000e343f0_0;
S_0x1437199b0 .scope task, "write_config" "write_config" 2 80, 2 80 0, S_0x14371ad40;
 .timescale -9 -12;
v0x600000e357a0_0 .var "addr", 1 0;
v0x600000e35830_0 .var "data", 31 0;
TD_uart_tb.write_config ;
    %wait E_0x600002920b40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e35b00_0, 0, 1;
    %load/vec4 v0x600000e357a0_0;
    %store/vec4 v0x600000e35950_0, 0, 2;
    %load/vec4 v0x600000e35830_0;
    %store/vec4 v0x600000e35a70_0, 0, 32;
    %wait E_0x600002920b40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e35b00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000e35950_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e35a70_0, 0, 32;
    %end;
S_0x14370b5f0 .scope task, "write_tx_fifo" "write_tx_fifo" 2 94, 2 94 0, S_0x14371ad40;
 .timescale -9 -12;
v0x600000e358c0_0 .var "data", 7 0;
TD_uart_tb.write_tx_fifo ;
    %wait E_0x600002920b40;
T_2.5 ;
    %load/vec4 v0x600000e36370_0;
    %flag_set/vec4 8;
    %jmp/0xz T_2.6, 8;
    %wait E_0x600002920b40;
    %jmp T_2.5;
T_2.6 ;
    %load/vec4 v0x600000e358c0_0;
    %store/vec4 v0x600000e36250_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e36400_0, 0, 1;
    %wait E_0x600002920b40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e36400_0, 0, 1;
    %end;
    .scope S_0x143709170;
T_3 ;
    %wait E_0x600002920cc0;
    %load/vec4 v0x600000e31a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 115200, 0, 32;
    %assign/vec4 v0x600000e317a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e318c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e31950_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600000e31b00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600000e31c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x600000e31710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x600000e31b90_0;
    %assign/vec4 v0x600000e317a0_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x600000e31b90_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x600000e318c0_0, 0;
    %load/vec4 v0x600000e31b90_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x600000e31950_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x600000e31b90_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600000e31b00_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x143709170;
T_4 ;
    %wait E_0x600002920dc0;
    %load/vec4 v0x600000e31710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e319e0_0, 0, 32;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x600000e317a0_0;
    %store/vec4 v0x600000e319e0_0, 0, 32;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v0x600000e31950_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000e318c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600000e319e0_0, 0, 32;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v0x600000e31b00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600000e319e0_0, 0, 32;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x143709000;
T_5 ;
    %wait E_0x600002920cc0;
    %load/vec4 v0x600000e31680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600000e315f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e314d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600000e315f0_0;
    %pad/u 32;
    %cmpi/e 433, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600000e315f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e314d0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x600000e315f0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x600000e315f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e314d0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x143705ec0;
T_6 ;
    %wait E_0x600002920cc0;
    %load/vec4 v0x600000e32f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000e33060_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000e32eb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000e32ac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e32be0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600000e32fd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v0x600000e32d00_0;
    %nor/r;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x600000e32b50_0;
    %load/vec4 v0x600000e33060_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e32d90, 0, 4;
    %load/vec4 v0x600000e33060_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x600000e33060_0, 0;
    %load/vec4 v0x600000e32ac0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600000e32ac0_0, 0;
T_6.2 ;
    %load/vec4 v0x600000e32e20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.7, 9;
    %load/vec4 v0x600000e32c70_0;
    %nor/r;
    %and;
T_6.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x600000e32eb0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x600000e32d90, 4;
    %assign/vec4 v0x600000e32be0_0, 0;
    %load/vec4 v0x600000e32eb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x600000e32eb0_0, 0;
    %load/vec4 v0x600000e32ac0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x600000e32ac0_0, 0;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x143705d50;
T_7 ;
    %wait E_0x600002920cc0;
    %load/vec4 v0x600000e32520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000e32640_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000e32490_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000e320a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e321c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600000e325b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v0x600000e322e0_0;
    %nor/r;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x600000e32130_0;
    %load/vec4 v0x600000e32640_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e32370, 0, 4;
    %load/vec4 v0x600000e32640_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x600000e32640_0, 0;
    %load/vec4 v0x600000e320a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600000e320a0_0, 0;
T_7.2 ;
    %load/vec4 v0x600000e32400_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.7, 9;
    %load/vec4 v0x600000e32250_0;
    %nor/r;
    %and;
T_7.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x600000e32490_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x600000e32370, 4;
    %assign/vec4 v0x600000e321c0_0, 0;
    %load/vec4 v0x600000e32490_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x600000e32490_0, 0;
    %load/vec4 v0x600000e320a0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x600000e320a0_0, 0;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x143705200;
T_8 ;
    %wait E_0x600002921400;
    %load/vec4 v0x600000e34120_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x600000e341b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0x600000e343f0_0;
    %xnor/r;
    %jmp/1 T_8.3, 9;
T_8.2 ; End of true expr.
    %load/vec4 v0x600000e343f0_0;
    %xor/r;
    %jmp/0 T_8.3, 9;
 ; End of false expr.
    %blend;
T_8.3;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x600000e34090_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x143705200;
T_9 ;
    %wait E_0x600002920cc0;
    %load/vec4 v0x600000e34240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000e342d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e34480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e33cc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000e33c30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000e34360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e33f00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e343f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e33f00_0, 0;
    %load/vec4 v0x600000e342d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000e342d0_0, 0;
    %jmp T_9.8;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e34480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e33cc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000e33c30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000e34360_0, 0;
    %load/vec4 v0x600000e33e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e33f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e33cc0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600000e342d0_0, 0;
T_9.9 ;
    %jmp T_9.8;
T_9.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e34480_0, 0;
    %load/vec4 v0x600000e33ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.11, 8;
    %load/vec4 v0x600000e33de0_0;
    %assign/vec4 v0x600000e343f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000e33c30_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600000e342d0_0, 0;
T_9.11 ;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v0x600000e343f0_0;
    %load/vec4 v0x600000e33c30_0;
    %part/u 1;
    %assign/vec4 v0x600000e34480_0, 0;
    %load/vec4 v0x600000e33ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.13, 8;
    %load/vec4 v0x600000e33c30_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_9.15, 4;
    %load/vec4 v0x600000e34120_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.17, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_9.18, 8;
T_9.17 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_9.18, 8;
 ; End of false expr.
    %blend;
T_9.18;
    %assign/vec4 v0x600000e342d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000e33c30_0, 0;
    %jmp T_9.16;
T_9.15 ;
    %load/vec4 v0x600000e33c30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x600000e33c30_0, 0;
T_9.16 ;
T_9.13 ;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v0x600000e34090_0;
    %assign/vec4 v0x600000e34480_0, 0;
    %load/vec4 v0x600000e33ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.19, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600000e342d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000e34360_0, 0;
T_9.19 ;
    %jmp T_9.8;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e34480_0, 0;
    %load/vec4 v0x600000e33ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.21, 8;
    %load/vec4 v0x600000e34360_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.23, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000e342d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e33cc0_0, 0;
    %jmp T_9.24;
T_9.23 ;
    %load/vec4 v0x600000e34360_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600000e34360_0, 0;
T_9.24 ;
T_9.21 ;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x143705090;
T_10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600000e33a80_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x600000e332a0_0, 0, 10;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600000e33330_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000e339f0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000e33b10_0, 0, 2;
    %end;
    .thread T_10;
    .scope S_0x143705090;
T_11 ;
    %wait E_0x600002920cc0;
    %load/vec4 v0x600000e33840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000e33a80_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x600000e332a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000e33330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e339f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e334e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000e33b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e33720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e33570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e33450_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e334e0_0, 0;
    %load/vec4 v0x600000e33a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000e33a80_0, 0;
    %jmp T_11.8;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e33720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e33570_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x600000e332a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000e33330_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000e33b10_0, 0;
    %load/vec4 v0x600000e338d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.9, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600000e33a80_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x600000e332a0_0, 0;
T_11.9 ;
    %jmp T_11.8;
T_11.3 ;
    %load/vec4 v0x600000e332a0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x600000e332a0_0, 0;
    %load/vec4 v0x600000e33960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.11, 8;
    %load/vec4 v0x600000e338d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.13, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x600000e332a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000e33330_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600000e33a80_0, 0;
    %jmp T_11.14;
T_11.13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000e33a80_0, 0;
T_11.14 ;
T_11.11 ;
    %load/vec4 v0x600000e332a0_0;
    %pad/u 32;
    %cmpi/e 433, 0, 32;
    %jmp/0xz  T_11.15, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x600000e332a0_0, 0;
T_11.15 ;
    %jmp T_11.8;
T_11.4 ;
    %load/vec4 v0x600000e332a0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x600000e332a0_0, 0;
    %load/vec4 v0x600000e33960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.17, 8;
    %load/vec4 v0x600000e338d0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x600000e33330_0;
    %assign/vec4/off/d v0x600000e339f0_0, 4, 5;
    %load/vec4 v0x600000e33330_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x600000e33330_0, 0;
    %load/vec4 v0x600000e33330_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_11.19, 4;
    %load/vec4 v0x600000e33690_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.21, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_11.22, 8;
T_11.21 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_11.22, 8;
 ; End of false expr.
    %blend;
T_11.22;
    %assign/vec4 v0x600000e33a80_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x600000e332a0_0, 0;
T_11.19 ;
T_11.17 ;
    %load/vec4 v0x600000e332a0_0;
    %pad/u 32;
    %cmpi/e 433, 0, 32;
    %jmp/0xz  T_11.23, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x600000e332a0_0, 0;
T_11.23 ;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v0x600000e332a0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x600000e332a0_0, 0;
    %load/vec4 v0x600000e33960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.25, 8;
    %load/vec4 v0x600000e339f0_0;
    %xor/r;
    %store/vec4 v0x600000e33600_0, 0, 1;
    %load/vec4 v0x600000e337b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.27, 8;
    %load/vec4 v0x600000e33600_0;
    %inv;
    %store/vec4 v0x600000e33600_0, 0, 1;
T_11.27 ;
    %load/vec4 v0x600000e338d0_0;
    %load/vec4 v0x600000e33600_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x600000e33720_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600000e33a80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000e33b10_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x600000e332a0_0, 0;
T_11.25 ;
    %load/vec4 v0x600000e332a0_0;
    %pad/u 32;
    %cmpi/e 433, 0, 32;
    %jmp/0xz  T_11.29, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x600000e332a0_0, 0;
T_11.29 ;
    %jmp T_11.8;
T_11.6 ;
    %load/vec4 v0x600000e332a0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x600000e332a0_0, 0;
    %load/vec4 v0x600000e33960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.31, 8;
    %load/vec4 v0x600000e338d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_11.33, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e33570_0, 0;
T_11.33 ;
    %load/vec4 v0x600000e33b10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.35, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e334e0_0, 0;
    %load/vec4 v0x600000e339f0_0;
    %assign/vec4 v0x600000e33450_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000e33a80_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x600000e332a0_0, 0;
    %jmp T_11.36;
T_11.35 ;
    %load/vec4 v0x600000e33b10_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600000e33b10_0, 0;
T_11.36 ;
T_11.31 ;
    %load/vec4 v0x600000e332a0_0;
    %pad/u 32;
    %cmpi/e 433, 0, 32;
    %jmp/0xz  T_11.37, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x600000e332a0_0, 0;
T_11.37 ;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x14371ad40;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e35b90_0, 0, 1;
T_12.0 ;
    %delay 10000, 0;
    %load/vec4 v0x600000e35b90_0;
    %inv;
    %store/vec4 v0x600000e35b90_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x14371ad40;
T_13 ;
    %wait E_0x600002920b00;
    %load/vec4 v0x600000e36490_0;
    %store/vec4 v0x600000e361c0_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x14371ad40;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e35dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e35b00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000e35950_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e35a70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e36400_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000e36250_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e36130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e361c0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e35dd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000e357a0_0, 0, 2;
    %pushi/vec4 115200, 0, 32;
    %store/vec4 v0x600000e35830_0, 0, 32;
    %fork TD_uart_tb.write_config, S_0x1437199b0;
    %join;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600000e357a0_0, 0, 2;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x600000e35830_0, 0, 32;
    %fork TD_uart_tb.write_config, S_0x1437199b0;
    %join;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600000e357a0_0, 0, 2;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000e35830_0, 0, 32;
    %fork TD_uart_tb.write_config, S_0x1437199b0;
    %join;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e35cb0_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x600000e35cb0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 160, 0, 32;
    %load/vec4 v0x600000e35cb0_0;
    %add;
    %vpi_call 2 153 "$display", "Sending byte %0d: 0x%0h", v0x600000e35cb0_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 160, 0, 32;
    %load/vec4 v0x600000e35cb0_0;
    %add;
    %pad/u 8;
    %store/vec4 v0x600000e358c0_0, 0, 8;
    %fork TD_uart_tb.write_tx_fifo, S_0x14370b5f0;
    %join;
    %delay 100000000, 0;
    %load/vec4 v0x600000e35cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e35cb0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e35cb0_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x600000e35cb0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.3, 5;
    %fork TD_uart_tb.read_rx_fifo, S_0x143719d20;
    %join;
    %load/vec4 v0x600000e313b0_0;
    %store/vec4 v0x600000e35e60_0, 0, 8;
    %vpi_call 2 162 "$display", "Received byte %0d: 0x%0h", v0x600000e35cb0_0, v0x600000e35e60_0 {0 0 0};
    %load/vec4 v0x600000e35cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e35cb0_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %delay 50000000, 0;
    %vpi_call 2 167 "$display", "Parity Error Flag: %b", v0x600000e35d40_0 {0 0 0};
    %vpi_call 2 168 "$display", "Framing Error Flag: %b", v0x600000e35c20_0 {0 0 0};
    %vpi_call 2 170 "$display", "UART loopback test finished." {0 0 0};
    %vpi_call 2 171 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x14371ad40;
T_15 ;
    %vpi_call 2 176 "$dumpfile", "uart_wave.vcd" {0 0 0};
    %vpi_call 2 177 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14371ad40 {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "uart_tb.v";
    "uart_top.v";
    "baud_rate_gen.v";
    "uart_config_reg.v";
    "fifo.v";
    "uart_rx.v";
    "uart_tx.v";
