<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang xml:lang>
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <meta name="author" content="Michel Billaud (michel.billaud@laposte.net)" />
  <title>Géneration en Verilog</title>
  <style>
    code{white-space: pre-wrap;}
    span.smallcaps{font-variant: small-caps;}
    span.underline{text-decoration: underline;}
    div.column{display: inline-block; vertical-align: top; width: 50%;}
    div.hanging-indent{margin-left: 1.5em; text-indent: -1.5em;}
    ul.task-list{list-style: none;}
    pre > code.sourceCode { white-space: pre; position: relative; }
    pre > code.sourceCode > span { display: inline-block; line-height: 1.25; }
    pre > code.sourceCode > span:empty { height: 1.2em; }
    code.sourceCode > span { color: inherit; text-decoration: inherit; }
    div.sourceCode { margin: 1em 0; }
    pre.sourceCode { margin: 0; }
    @media screen {
    div.sourceCode { overflow: auto; }
    }
    @media print {
    pre > code.sourceCode { white-space: pre-wrap; }
    pre > code.sourceCode > span { text-indent: -5em; padding-left: 5em; }
    }
    pre.numberSource code
      { counter-reset: source-line 0; }
    pre.numberSource code > span
      { position: relative; left: -4em; counter-increment: source-line; }
    pre.numberSource code > span > a:first-child::before
      { content: counter(source-line);
        position: relative; left: -1em; text-align: right; vertical-align: baseline;
        border: none; display: inline-block;
        -webkit-touch-callout: none; -webkit-user-select: none;
        -khtml-user-select: none; -moz-user-select: none;
        -ms-user-select: none; user-select: none;
        padding: 0 4px; width: 4em;
        color: #aaaaaa;
      }
    pre.numberSource { margin-left: 3em; border-left: 1px solid #aaaaaa;  padding-left: 4px; }
    div.sourceCode
      {   }
    @media screen {
    pre > code.sourceCode > span > a:first-child::before { text-decoration: underline; }
    }
    code span.al { color: #ff0000; font-weight: bold; } /* Alert */
    code span.an { color: #60a0b0; font-weight: bold; font-style: italic; } /* Annotation */
    code span.at { color: #7d9029; } /* Attribute */
    code span.bn { color: #40a070; } /* BaseN */
    code span.bu { } /* BuiltIn */
    code span.cf { color: #007020; font-weight: bold; } /* ControlFlow */
    code span.ch { color: #4070a0; } /* Char */
    code span.cn { color: #880000; } /* Constant */
    code span.co { color: #60a0b0; font-style: italic; } /* Comment */
    code span.cv { color: #60a0b0; font-weight: bold; font-style: italic; } /* CommentVar */
    code span.do { color: #ba2121; font-style: italic; } /* Documentation */
    code span.dt { color: #902000; } /* DataType */
    code span.dv { color: #40a070; } /* DecVal */
    code span.er { color: #ff0000; font-weight: bold; } /* Error */
    code span.ex { } /* Extension */
    code span.fl { color: #40a070; } /* Float */
    code span.fu { color: #06287e; } /* Function */
    code span.im { } /* Import */
    code span.in { color: #60a0b0; font-weight: bold; font-style: italic; } /* Information */
    code span.kw { color: #007020; font-weight: bold; } /* Keyword */
    code span.op { color: #666666; } /* Operator */
    code span.ot { color: #007020; } /* Other */
    code span.pp { color: #bc7a00; } /* Preprocessor */
    code span.sc { color: #4070a0; } /* SpecialChar */
    code span.ss { color: #bb6688; } /* SpecialString */
    code span.st { color: #4070a0; } /* String */
    code span.va { color: #19177c; } /* Variable */
    code span.vs { color: #4070a0; } /* VerbatimString */
    code span.wa { color: #60a0b0; font-weight: bold; font-style: italic; } /* Warning */
  </style>
  <style type="text/css">a.sourceLine {
display: inline-block;
line-height: 1.25;
}
a.sourceLine {
pointer-events: none;
color: inherit;
text-decoration: inherit;
}
a.sourceLine:empty {
height: 1.2em;
}
.sourceCode {
overflow: visible;
}
code.sourceCode {
white-space: pre;
position: relative;
}
div.sourceCode {
margin: 1em 0;
}
pre.sourceCode {
margin: 0;
}
@media screen {
div.sourceCode {
overflow: auto;
}
}
@media print {
code.sourceCode {
white-space: pre-wrap;
}
a.sourceLine {
text-indent: -1em;
padding-left: 1em;
}
}
pre.numberSource a.sourceLine {
position: relative;
left: -4em;
}
pre.numberSource a.sourceLine::before {
content: attr(title);
position: relative;
left: -1em;
text-align: right;
vertical-align: baseline;
border: none;
pointer-events: all;
display: inline-block;
-webkit-touch-callout: none;
-webkit-user-select: none;
-khtml-user-select: none;
-moz-user-select: none;
-ms-user-select: none;
user-select: none;
padding: 0 4px;
width: 4em;
color: #aaaaaa;
}
pre.numberSource {
margin-left: 3em;
border-left: 1px solid #aaaaaa;
padding-left: 4px;
}
div.sourceCode {}
@media screen {
a.sourceLine::before {
text-decoration: underline;
}
}
code span.al {
color: #ff0000;
font-weight: bold;
}

code span.an {
color: #60a0b0;
font-weight: bold;
font-style: italic;
}

code span.at {
color: #7d9029;
}

code span.bn {
color: #40a070;
}

code span.bu {}

code span.cf {
color: #007020;
font-weight: bold;
}

code span.ch {
color: #4070a0;
}

code span.cn {
color: #880000;
}

code span.co {
color: #60a0b0;
font-style: italic;
}

code span.cv {
color: #60a0b0;
font-weight: bold;
font-style: italic;
}

code span.do {
color: #ba2121;
font-style: italic;
}

code span.dt {
color: #902000;
}

code span.dv {
color: #40a070;
}

code span.er {
color: #ff0000;
font-weight: bold;
}

code span.ex {}

code span.fl {
color: #40a070;
}

code span.fu {
color: #06287e;
}

code span.im {}

code span.in {
color: #60a0b0;
font-weight: bold;
font-style: italic;
}

code span.kw {
color: #007020;
font-weight: bold;
}

code span.op {
color: #666666;
}

code span.ot {
color: #007020;
}

code span.pp {
color: #bc7a00;
}

code span.sc {
color: #4070a0;
}

code span.ss {
color: #bb6688;
}

code span.st {
color: #4070a0;
}

code span.va {
color: #19177c;
}

code span.vs {
color: #4070a0;
}

code span.wa {
color: #60a0b0;
font-weight: bold;
font-style: italic;
}


:root {
--title-color: #202080;
--source-bg-color: rgb(240, 240, 255);
}
h1, h2, h3, h4, h5, h6 {
border-bottom: solid 1px silver;
color: var(--title-color);
}
body {
font-family: 'Gill Sans', 'Gill Sans MT', Calibri, 'Trebuchet MS', sans-serif;
}
div.sourceCode {
background-color: var(--source-bg-color);
padding: 1em;
}
#TOC {
padding: 0.5em;
border: solid 1px silver;
}
#TOC ul {
list-style-type: none;
padding-left: 1em;
}
nav:before {
text-indent: 2em;
content: "Sommaire";
color: var(--title-color);
font-weight: bold;
font-size: large;
}
#TOC a {
text-decoration: none;
}
header {
text-align: center;
}
.title {
}
.author, .date {
font-style: italic;
}
table, th, td {
border-collapse: collapse;
border: solid black 1px;
padding: 0.5em;
}
</style>
</head>
<body>
<header id="title-block-header">
<h1 class="title">Géneration en Verilog</h1>
<p class="author">Michel Billaud (michel.billaud@laposte.net)</p>
<p class="date">20 juin 2022</p>
</header>
<nav id="TOC" role="doc-toc">
<ul>
<li><a href="#objectifs"><span class="toc-section-number">1</span> Objectifs</a></li>
<li><a href="#cas-général-boucle-de-génération"><span class="toc-section-number">2</span> Cas général, boucle de génération</a></li>
<li><a href="#relier-les-retenues-entrante-et-sortante-du-circuit"><span class="toc-section-number">3</span> Relier les retenues entrante et sortante du circuit</a></li>
<li><a href="#code-du-module"><span class="toc-section-number">4</span> Code du module</a></li>
</ul>
</nav>
<p><img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAFgAAAAfCAMAAABUFvrSAAAAIGNIUk0AAHolAACAgwAA+f8AAIDpAAB1MAAA6mAAADqYAAAXb5JfxUYAAAAEZ0FNQQAAsY58+1GTAAAAAXNSR0IB2cksfwAAAfJQTFRF////////////////8fHx7+/v6Ofn4+Pj4N/g39/f1tXV09bS0tXS0tXR0dTR0dTQ0NTQ0NPPz9PPztLOztHNzdHNzdHMz8/PzdDMzNDMzNDLzM/Ly8/Ly8/Ky87Kys3Jyc3Jyc3Iy8rLyMzIyMzHx8vHxsrGycjIxsrFxcnFyMfHxcnExMnExMjDw8jDxMfDw8fCwsfCwcXAwMXAwMW/wMS/v8S+v8O+vsO+vsK9vcK9vcK8v7+/vMG8vMG7vMC8u8C7u8C6ur+6ur+5ub65ub64uL23t7y2urm5tru1tbq0tLqztLmzs7iysrixtbW1srexsbewsLavsLWvr7Wur7SusLOvrrStrrOtr7KvrbOsrLKrr6+vq7GqrKurpqqmo6ijoqaho6Ghn6OenqCdn5+fnp2dn5aalpuVlpmWlZmUmJaXk5iTkZSRkZORkY+Pj4+Pi5CKiYyJjoeLhIaEhIWEgoWChIGCf4F+gICAfX98fH98en15eXx5enp6dXV1dnN0cHJvcHBwa25qbmxsY19hYGBgXV5dWVlZUlJSUFFQUFBQQ0RDQEBAPj8+Pzc5NTY1MzMzMjMxMDAwMS0uLS0tKioqKSopKSkpKCkoKCgoKicnJCQkICEgIx8gICAgGxsbEBAQDg4ODQ4NCwsLAAAAK1tPPwAAAAN0Uk5TAAoO5yEBUwAABBdJREFUeNq1Vg1X21QYrr5EzArLshWxLc2o67TCyrBjsNnYDaF0VJiAKBMo6jbmpqOyuYll4lzRDinBj6hr1aZk7Pmfnps0/YidHpm7pzn35Mn7Pvfe5/24dTyLpzIcDiARj0VPhXuCgU7J63Z7fYcDwVB4IDocT4xPvjMzOzuX/O8DcCARH4qc7A36fS5RaHE6W/aLrg5/sLcvMsSYp2dm5/bE7EB8KHIidFRyCbe3dtkhdrduCYd8gWPh14fiifNT0xdm59by7EN+req3XmRIcb2K2GzgQCxyIhTwiKmdqkA7S6Lb3x2ODMfHJqZmPikASiajAIXrpteNooUUb5jIdbsNHIieDAXcwiYAPZuW5XRWB7B5/AX/sb5obHR88qOHyPFERHwODw2vq48MRGbII4P50t9s4MCp3qMexqunOTLHog4UjrsDvQODI4mJPLJEBLAPKDCnIrLEZdnR+EUUGVJgNs1dXc0VGzgQDkriJqDyVBmcCmyKvmA4EhtdRW6fRUw5rCWT6yjxpBiaMWQ9mVxjNhc1TdPOlW0Ycc8RVwpQOaJ65qVD/lD/YPwBalbkkWcbBhRgnniZIcVkMg+eurQfvvtG0z4zbRhx0CfsQG+nusHp2BE6guE3YlDYexaGIKQgmYTKwqBvbGxUEIWaPtY+J7qi/WIijDjQdhtIk20sArdcgd7TQ8iQoYSpRYbRZCj9EwMUroo0/an9TtSsac8ZCCPuPLgFnSOSc4qSNqdlItKxJR4O9Q82JP7eTEs9zVsIvf2rbBA/XyGWhF12TNkwVeaNKcsOv7vf1913toEUCt3NQZXnc8xSNRE6d/EVogVNq0rhbQWWiVSUeLm0qELl50uLhhYt3mA4+psZPHPD5eDx7Gs7cctf67CCd0XTVlb+0D6tBs/jBGTmmTYJynLLgNP9cjj6JXJkT7cc2wcU6MSVyulGtMLS7dumarr9C/HIg2qBZGoKhCWyTpmaAnlpYWFfxaZOCq69lFahsqkqxcgHjylpTub+uaTLwStHrRK8DHYFqbvv7MhbH+YBNZtRq03oatFCrCZ0qWCzMdJtEzpV0m1eMSYqYUvsDPW/GR+bfPerPbXNQFvK0KJRgbx2enh0fGpmD5cIHHjVKGn+cSWdOL9X4p4jrsuNmlDK5e8ZGIyPTUxfmNsTMe5I4n1ArWlDvNE2pS+e6JoGcM97oLbRc2kd+FHw3MGTEmPVfeC+7WoSXrxWsTHrA+ZjIuZDBJsR1RNj1Sterr1MU6LnWo1P+Uc1LOX3uqXqAJMY9ySXkLKu/yXBJdXqYLXN2qWobiFrLSI7MX5+39d2UGh1OlsF0dXx3nadj00ISwaqw2xHcFTw7ZtnJK/H45XO3Nyuj0OjHds1tuLQgPj//lf4zFPi/QuCOmdUsGyqRQAAAABJRU5ErkJggg==" /></p>
<p>Ce texte fait partie d’une petite <a href="index.html">collection de notes</a> mise à disposition selon les termes de la <a href="http://creativecommons.org/licenses/by-nc-sa/2.0/fr/">Licence Creative Commons Attribution - Pas d’Utilisation Commerciale - Partage dans les Mêmes Conditions 2.0 France</a>.</p>
<ul>
<li>Les notes sont publiées dans <a href="https://www.mbillaud.fr/notes/" class="uri">https://www.mbillaud.fr/notes/</a></li>
<li>Sources dans <a href="https://github.com/MichelBillaud/notes-diverses" class="uri">https://github.com/MichelBillaud/notes-diverses</a></li>
</ul>
<h1 data-number="1" id="objectifs"><span class="header-section-number">1</span> Objectifs</h1>
<p>Dans un épisode précédent, on a présenté une définition structurelle d’un additionneur 2 x 4 bits, dans laquelle on faisait apparaitre explicitement les 4 additionneurs complets qui traitent chacun un bit.</p>
<div class="sourceCode" id="cb1"><pre class="sourceCode verilog"><code class="sourceCode verilog"><span id="cb1-1"><a href="#cb1-1" aria-hidden="true"></a><span class="ot">`include </span><span class="fl">&quot;full-adder.vl&quot;</span></span>
<span id="cb1-2"><a href="#cb1-2" aria-hidden="true"></a></span>
<span id="cb1-3"><a href="#cb1-3" aria-hidden="true"></a><span class="kw">module</span> four_bit_adder</span>
<span id="cb1-4"><a href="#cb1-4" aria-hidden="true"></a>  (</span>
<span id="cb1-5"><a href="#cb1-5" aria-hidden="true"></a>   <span class="dt">output</span>              co, </span>
<span id="cb1-6"><a href="#cb1-6" aria-hidden="true"></a>   <span class="dt">output</span>[NB_BITS<span class="dv">-1</span>:<span class="dv">0</span>] s, </span>
<span id="cb1-7"><a href="#cb1-7" aria-hidden="true"></a>   <span class="dt">input</span> [NB_BITS<span class="dv">-1</span>:<span class="dv">0</span>] a,</span>
<span id="cb1-8"><a href="#cb1-8" aria-hidden="true"></a>   <span class="dt">input</span> [NB_BITS<span class="dv">-1</span>:<span class="dv">0</span>] b,</span>
<span id="cb1-9"><a href="#cb1-9" aria-hidden="true"></a>   <span class="dt">input</span>               ci</span>
<span id="cb1-10"><a href="#cb1-10" aria-hidden="true"></a>   );</span>
<span id="cb1-11"><a href="#cb1-11" aria-hidden="true"></a></span>
<span id="cb1-12"><a href="#cb1-12" aria-hidden="true"></a>   <span class="dt">parameter</span> NB_BITS = <span class="dv">4</span>;</span>
<span id="cb1-13"><a href="#cb1-13" aria-hidden="true"></a></span>
<span id="cb1-14"><a href="#cb1-14" aria-hidden="true"></a>   <span class="dt">wire</span> [NB_BITS : <span class="dv">1</span>] c;</span>
<span id="cb1-15"><a href="#cb1-15" aria-hidden="true"></a></span>
<span id="cb1-16"><a href="#cb1-16" aria-hidden="true"></a>   full_adder fh0(c[<span class="dv">1</span>], s[<span class="dv">0</span>], a[<span class="dv">0</span>], b[<span class="dv">0</span>], ci);</span>
<span id="cb1-17"><a href="#cb1-17" aria-hidden="true"></a>   full_adder fh1(c[<span class="dv">2</span>], s[<span class="dv">1</span>], a[<span class="dv">1</span>], b[<span class="dv">1</span>], c[<span class="dv">1</span>]);</span>
<span id="cb1-18"><a href="#cb1-18" aria-hidden="true"></a>   full_adder fh2(c[<span class="dv">3</span>], s[<span class="dv">2</span>], a[<span class="dv">2</span>], b[<span class="dv">2</span>], c[<span class="dv">2</span>]); </span>
<span id="cb1-19"><a href="#cb1-19" aria-hidden="true"></a>   full_adder fh3(co,   s[<span class="dv">3</span>], a[<span class="dv">3</span>], b[<span class="dv">3</span>], c[<span class="dv">3</span>]);</span>
<span id="cb1-20"><a href="#cb1-20" aria-hidden="true"></a>  </span>
<span id="cb1-21"><a href="#cb1-21" aria-hidden="true"></a><span class="kw">endmodule</span> <span class="co">// four_bit_adder</span></span></code></pre></div>
<p>Avec l’instruction <code>generate</code> de Verilog, nous allons éviter de construire ce type de code grâce à une boucle de génération, au lieu de faire du copier-coller-modifier.</p>
<h1 data-number="2" id="cas-général-boucle-de-génération"><span class="header-section-number">2</span> Cas général, boucle de génération</h1>
<p>On remarque que les 4 instances de “full_adder” sont <em>à peu près</em> similaires, et de la forme</p>
<div class="sourceCode" id="cb2"><pre class="sourceCode verilog"><code class="sourceCode verilog"><span id="cb2-1"><a href="#cb2-1" aria-hidden="true"></a>  full_adder fh(c[i + <span class="dv">1</span>], s[i], a[i], b[i], c[i]);</span></code></pre></div>
<p>pour <code>i</code> variant de 0 à 3.</p>
<p>On remplace les 4 déclarations par une <strong>boucle de génération</strong>, avec une variable de contrôle <code>i</code> :</p>
<div class="sourceCode" id="cb3"><pre class="sourceCode verilog"><code class="sourceCode verilog"><span id="cb3-1"><a href="#cb3-1" aria-hidden="true"></a><span class="kw">generate</span> </span>
<span id="cb3-2"><a href="#cb3-2" aria-hidden="true"></a>    <span class="dt">genvar</span> i;</span>
<span id="cb3-3"><a href="#cb3-3" aria-hidden="true"></a>        <span class="kw">for</span> (i = <span class="dv">0</span>; i &lt; NB_BITS; i = i + <span class="dv">1</span>) <span class="kw">begin</span></span>
<span id="cb3-4"><a href="#cb3-4" aria-hidden="true"></a>            full_adder fh(c[i + <span class="dv">1</span>], s[i], a[i], b[i], c[i]);</span>
<span id="cb3-5"><a href="#cb3-5" aria-hidden="true"></a>        <span class="kw">end</span></span>
<span id="cb3-6"><a href="#cb3-6" aria-hidden="true"></a><span class="kw">endgenerate</span></span></code></pre></div>
<h1 data-number="3" id="relier-les-retenues-entrante-et-sortante-du-circuit"><span class="header-section-number">3</span> Relier les retenues entrante et sortante du circuit</h1>
<p>Comme nous faisons maintenant usage de <code>c[0]</code> et <code>c[4]</code>, il faut commencer par adapter la déclaration de <code>c</code> :</p>
<div class="sourceCode" id="cb4"><pre class="sourceCode verilog"><code class="sourceCode verilog"><span id="cb4-1"><a href="#cb4-1" aria-hidden="true"></a><span class="dt">wire</span> [NB_BITS : <span class="dv">0</span>] c;</span></code></pre></div>
<p>et s’occuper de relier</p>
<ul>
<li>la retenue <code>c[0]</code> avec l’entrée <code>ci</code>,</li>
<li>la sortie <code>co</code> avec <code>c[4]</code>.</li>
</ul>
<p>Ce qui s’écrit</p>
<div class="sourceCode" id="cb5"><pre class="sourceCode verilog"><code class="sourceCode verilog"><span id="cb5-1"><a href="#cb5-1" aria-hidden="true"></a>   <span class="kw">assign</span> c[<span class="dv">0</span>] = ci;</span>
<span id="cb5-2"><a href="#cb5-2" aria-hidden="true"></a>   <span class="kw">assign</span> co = c[NB_BITS];</span></code></pre></div>
<p>Ces deux instructions <code>assign</code>, qu’on appelle <strong>affectations ou assignations continues</strong>, décrivent des <strong>connexions permanentes</strong>, des fils qui font que</p>
<ul>
<li>la retenue entrante <code>c[0]</code> de l’additionneur de poids faible prend sa valeur sur <code>ci</code> (retenue entrante du circuit)</li>
<li>la retenue sortant du circuit <code>co</code> tient sa valeur de la retenue sortant de l’additionneur de poids fort.</li>
</ul>
<p><strong>Important</strong> ne pas confondre les affectations continues (des fils de connexion entre circuits) et les affectations que l’on utilise dans les scénarios de simulation pour changer la valeur d’un registre à un moment donné.</p>
<h1 data-number="4" id="code-du-module"><span class="header-section-number">4</span> Code du module</h1>
<p>Avec ces modifications, le code du module devient :</p>
<div class="sourceCode" id="cb6"><pre class="sourceCode verilog"><code class="sourceCode verilog"><span id="cb6-1"><a href="#cb6-1" aria-hidden="true"></a><span class="co">// four-bit-adder.vl</span></span>
<span id="cb6-2"><a href="#cb6-2" aria-hidden="true"></a><span class="co">// </span></span>
<span id="cb6-3"><a href="#cb6-3" aria-hidden="true"></a></span>
<span id="cb6-4"><a href="#cb6-4" aria-hidden="true"></a><span class="ot">`include </span><span class="fl">&quot;full-adder.vl&quot;</span></span>
<span id="cb6-5"><a href="#cb6-5" aria-hidden="true"></a></span>
<span id="cb6-6"><a href="#cb6-6" aria-hidden="true"></a><span class="kw">module</span> four_bit_adder</span>
<span id="cb6-7"><a href="#cb6-7" aria-hidden="true"></a>  (</span>
<span id="cb6-8"><a href="#cb6-8" aria-hidden="true"></a>   <span class="dt">output</span>              co, </span>
<span id="cb6-9"><a href="#cb6-9" aria-hidden="true"></a>   <span class="dt">output</span>[NB_BITS<span class="dv">-1</span>:<span class="dv">0</span>] s, </span>
<span id="cb6-10"><a href="#cb6-10" aria-hidden="true"></a>   <span class="dt">input</span> [NB_BITS<span class="dv">-1</span>:<span class="dv">0</span>] a,</span>
<span id="cb6-11"><a href="#cb6-11" aria-hidden="true"></a>   <span class="dt">input</span> [NB_BITS<span class="dv">-1</span>:<span class="dv">0</span>] b,</span>
<span id="cb6-12"><a href="#cb6-12" aria-hidden="true"></a>   <span class="dt">input</span>               ci</span>
<span id="cb6-13"><a href="#cb6-13" aria-hidden="true"></a>   );</span>
<span id="cb6-14"><a href="#cb6-14" aria-hidden="true"></a></span>
<span id="cb6-15"><a href="#cb6-15" aria-hidden="true"></a>   <span class="dt">parameter</span> NB_BITS = <span class="dv">4</span>;</span>
<span id="cb6-16"><a href="#cb6-16" aria-hidden="true"></a></span>
<span id="cb6-17"><a href="#cb6-17" aria-hidden="true"></a>   <span class="dt">wire</span> [NB_BITS : <span class="dv">0</span>] c;     <span class="co">// changement</span></span>
<span id="cb6-18"><a href="#cb6-18" aria-hidden="true"></a>   </span>
<span id="cb6-19"><a href="#cb6-19" aria-hidden="true"></a>   <span class="kw">assign</span> c[<span class="dv">0</span>] = ci;         <span class="co">// connexions à ci et co</span></span>
<span id="cb6-20"><a href="#cb6-20" aria-hidden="true"></a>   <span class="kw">assign</span> co = c[NB_BITS];</span>
<span id="cb6-21"><a href="#cb6-21" aria-hidden="true"></a></span>
<span id="cb6-22"><a href="#cb6-22" aria-hidden="true"></a>   <span class="kw">generate</span>                  <span class="co">// génération des 4 additionneurs complets</span></span>
<span id="cb6-23"><a href="#cb6-23" aria-hidden="true"></a>      <span class="dt">genvar</span> i;</span>
<span id="cb6-24"><a href="#cb6-24" aria-hidden="true"></a>      <span class="kw">for</span> (i = <span class="dv">0</span>; i &lt; NB_BITS; i = i + <span class="dv">1</span>) <span class="kw">begin</span></span>
<span id="cb6-25"><a href="#cb6-25" aria-hidden="true"></a>         full_adder fh(c[i + <span class="dv">1</span>], s[i], a[i], b[i], c[i]);</span>
<span id="cb6-26"><a href="#cb6-26" aria-hidden="true"></a>      <span class="kw">end</span></span>
<span id="cb6-27"><a href="#cb6-27" aria-hidden="true"></a>   <span class="kw">endgenerate</span></span>
<span id="cb6-28"><a href="#cb6-28" aria-hidden="true"></a>  </span>
<span id="cb6-29"><a href="#cb6-29" aria-hidden="true"></a><span class="kw">endmodule</span> <span class="co">// four_bit_adder</span></span></code></pre></div>
</body>
</html>
