{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717368266935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717368266936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  2 23:44:26 2024 " "Processing started: Sun Jun  2 23:44:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717368266936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368266936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ReactionTimer -c ReactionTimer " "Command: quartus_map --read_settings_files=on --write_settings_files=off ReactionTimer -c ReactionTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368266936 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717368267194 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717368267194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "competition/xorpenalty.vhd 2 1 " "Found 2 design units, including 1 entities, in source file competition/xorpenalty.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XORPenalty-Behavioral " "Found design unit 1: XORPenalty-Behavioral" {  } { { "competition/XORPenalty.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/competition/XORPenalty.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273472 ""} { "Info" "ISGN_ENTITY_NAME" "1 XORPenalty " "Found entity 1: XORPenalty" {  } { { "competition/XORPenalty.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/competition/XORPenalty.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368273472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "competition/or2_7bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file competition/or2_7bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR2_7Bits-Behavioral " "Found design unit 1: OR2_7Bits-Behavioral" {  } { { "competition/or2_7bits.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/competition/or2_7bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273473 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR2_7Bits " "Found entity 1: OR2_7Bits" {  } { { "competition/or2_7bits.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/competition/or2_7bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368273473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "winner/win_lights.vhd 2 1 " "Found 2 design units, including 1 entities, in source file winner/win_lights.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 win_lights-Behavioral " "Found design unit 1: win_lights-Behavioral" {  } { { "winner/win_lights.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/winner/win_lights.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273475 ""} { "Info" "ISGN_ENTITY_NAME" "1 win_lights " "Found entity 1: win_lights" {  } { { "winner/win_lights.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/winner/win_lights.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368273475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "winner/playerbwin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file winner/playerbwin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PlayerBWin-Behavioral " "Found design unit 1: PlayerBWin-Behavioral" {  } { { "winner/PlayerBWin.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/winner/PlayerBWin.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273476 ""} { "Info" "ISGN_ENTITY_NAME" "1 PlayerBWin " "Found entity 1: PlayerBWin" {  } { { "winner/PlayerBWin.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/winner/PlayerBWin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368273476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "winner/playerawin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file winner/playerawin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PlayerAWin-Behavioral " "Found design unit 1: PlayerAWin-Behavioral" {  } { { "winner/PlayerAWin.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/winner/PlayerAWin.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273478 ""} { "Info" "ISGN_ENTITY_NAME" "1 PlayerAWin " "Found entity 1: PlayerAWin" {  } { { "winner/PlayerAWin.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/winner/PlayerAWin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368273478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "competition/mux4to1_7bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file competition/mux4to1_7bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1_7bits-Behavioral " "Found design unit 1: mux4to1_7bits-Behavioral" {  } { { "competition/mux4to1_7bits.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/competition/mux4to1_7bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273479 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1_7bits " "Found entity 1: mux4to1_7bits" {  } { { "competition/mux4to1_7bits.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/competition/mux4to1_7bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368273479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_geral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mef_geral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateMachine-Behavioral " "Found design unit 1: StateMachine-Behavioral" {  } { { "MEF_GERAL.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/MEF_GERAL.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273480 ""} { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "MEF_GERAL.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/MEF_GERAL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368273480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "competition/testdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file competition/testdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tEStDisplay-Behavioral " "Found design unit 1: tEStDisplay-Behavioral" {  } { { "competition/tEStDisplay.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/competition/tEStDisplay.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273482 ""} { "Info" "ISGN_ENTITY_NAME" "1 tEStDisplay " "Found entity 1: tEStDisplay" {  } { { "competition/tEStDisplay.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/competition/tEStDisplay.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368273482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "competition/mef_competition.vhd 2 1 " "Found 2 design units, including 1 entities, in source file competition/mef_competition.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEF_competition-Behavioral " "Found design unit 1: MEF_competition-Behavioral" {  } { { "competition/MEF_competition.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/competition/MEF_competition.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273483 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEF_competition " "Found entity 1: MEF_competition" {  } { { "competition/MEF_competition.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/competition/MEF_competition.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368273483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "init/bin7segdecoderen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file init/bin7segdecoderen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoderEN-Behavioral " "Found design unit 1: Bin7SegDecoderEN-Behavioral" {  } { { "init/Bin7SegDecoderEN.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/Bin7SegDecoderEN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273485 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoderEN " "Found entity 1: Bin7SegDecoderEN" {  } { { "init/Bin7SegDecoderEN.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/Bin7SegDecoderEN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368273485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "init/init.vhd 2 1 " "Found 2 design units, including 1 entities, in source file init/init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 init-Behavioral " "Found design unit 1: init-Behavioral" {  } { { "init/init.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/init.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273486 ""} { "Info" "ISGN_ENTITY_NAME" "1 init " "Found entity 1: init" {  } { { "init/init.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/init.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368273486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "init/confdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file init/confdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConFDisplay-Behavioral " "Found design unit 1: ConFDisplay-Behavioral" {  } { { "init/ConFDisplay.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/ConFDisplay.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273488 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConFDisplay " "Found entity 1: ConFDisplay" {  } { { "init/ConFDisplay.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/ConFDisplay.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368273488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "init/bintobcd50.vhd 2 1 " "Found 2 design units, including 1 entities, in source file init/bintobcd50.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinToBCD50-behavioral " "Found design unit 1: BinToBCD50-behavioral" {  } { { "init/BinToBCD50.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273489 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinToBCD50 " "Found entity 1: BinToBCD50" {  } { { "init/BinToBCD50.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368273489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "donassignment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file donassignment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DonAssignment-Behavioral " "Found design unit 1: DonAssignment-Behavioral" {  } { { "DonAssignment.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/DonAssignment.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273491 ""} { "Info" "ISGN_ENTITY_NAME" "1 DonAssignment " "Found entity 1: DonAssignment" {  } { { "DonAssignment.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/DonAssignment.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368273491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lightandreactiontime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lightandreactiontime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LightAndReactionTime-Behavioral " "Found design unit 1: LightAndReactionTime-Behavioral" {  } { { "LightAndReactionTime.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/LightAndReactionTime.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273492 ""} { "Info" "ISGN_ENTITY_NAME" "1 LightAndReactionTime " "Found entity 1: LightAndReactionTime" {  } { { "LightAndReactionTime.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/LightAndReactionTime.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368273492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behav " "Found design unit 1: DebounceUnit-Behav" {  } { { "DebounceUnit.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/DebounceUnit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273493 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/DebounceUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368273493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/Bin7SegDecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273495 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368273495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomtimegen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file randomtimegen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RandomTimeGen-Behav " "Found design unit 1: RandomTimeGen-Behav" {  } { { "RandomTimeGen.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/RandomTimeGen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273496 ""} { "Info" "ISGN_ENTITY_NAME" "1 RandomTimeGen " "Found entity 1: RandomTimeGen" {  } { { "RandomTimeGen.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/RandomTimeGen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368273496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinToBCD-behavioral " "Found design unit 1: BinToBCD-behavioral" {  } { { "BinToBCD.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/BinToBCD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273498 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinToBCD " "Found entity 1: BinToBCD" {  } { { "BinToBCD.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/BinToBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368273498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulse_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_gen-Behavioral " "Found design unit 1: pulse_gen-Behavioral" {  } { { "pulse_gen.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/pulse_gen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273499 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulse_gen " "Found entity 1: pulse_gen" {  } { { "pulse_gen.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/pulse_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368273499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testeelementar.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testeelementar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TesteElementar " "Found entity 1: TesteElementar" {  } { { "TesteElementar.bdf" "" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368273500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reactiongame.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reactiongame.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ReactionGame " "Found entity 1: ReactionGame" {  } { { "ReactionGame.bdf" "" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/ReactionGame.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368273502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368273502 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ReactionGame " "Elaborating entity \"ReactionGame\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717368273562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1_7bits mux4to1_7bits:inst66 " "Elaborating entity \"mux4to1_7bits\" for hierarchy \"mux4to1_7bits:inst66\"" {  } { { "ReactionGame.bdf" "inst66" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/ReactionGame.bdf" { { -416 4152 4296 -232 "inst66" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717368273564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConFDisplay ConFDisplay:inst15 " "Elaborating entity \"ConFDisplay\" for hierarchy \"ConFDisplay:inst15\"" {  } { { "ReactionGame.bdf" "inst15" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/ReactionGame.bdf" { { 88 1296 1504 168 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717368273565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine StateMachine:state " "Elaborating entity \"StateMachine\" for hierarchy \"StateMachine:state\"" {  } { { "ReactionGame.bdf" "state" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/ReactionGame.bdf" { { -328 912 1152 -152 "state" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717368273566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DebounceUnit DebounceUnit:inst2 " "Elaborating entity \"DebounceUnit\" for hierarchy \"DebounceUnit:inst2\"" {  } { { "ReactionGame.bdf" "inst2" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/ReactionGame.bdf" { { 160 280 440 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717368273567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF_competition MEF_competition:MEF " "Elaborating entity \"MEF_competition\" for hierarchy \"MEF_competition:MEF\"" {  } { { "ReactionGame.bdf" "MEF" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/ReactionGame.bdf" { { 520 2208 2488 760 "MEF" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717368273568 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_reset MEF_competition.vhd(49) " "VHDL Process Statement warning at MEF_competition.vhd(49): signal \"internal_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "competition/MEF_competition.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/competition/MEF_competition.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717368273569 "|ReactionGame|MEF_competition:MEF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_gen pulse_gen:1kHz " "Elaborating entity \"pulse_gen\" for hierarchy \"pulse_gen:1kHz\"" {  } { { "ReactionGame.bdf" "1kHz" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/ReactionGame.bdf" { { -40 504 648 40 "1kHz" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717368273587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DonAssignment DonAssignment:inst25 " "Elaborating entity \"DonAssignment\" for hierarchy \"DonAssignment:inst25\"" {  } { { "ReactionGame.bdf" "inst25" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/ReactionGame.bdf" { { 736 792 1016 880 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717368273588 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable DonAssignment.vhd(49) " "VHDL Process Statement warning at DonAssignment.vhd(49): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DonAssignment.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/DonAssignment.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717368273589 "|ReactionGame|DonAssignment:inst25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandomTimeGen RandomTimeGen:inst24 " "Elaborating entity \"RandomTimeGen\" for hierarchy \"RandomTimeGen:inst24\"" {  } { { "ReactionGame.bdf" "inst24" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/ReactionGame.bdf" { { 608 792 992 720 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717368273590 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable RandomTimeGen.vhd(23) " "VHDL Process Statement warning at RandomTimeGen.vhd(23): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RandomTimeGen.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/RandomTimeGen.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717368273591 "|TesteElementar|RandomTimeGen:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "init init:inst11 " "Elaborating entity \"init\" for hierarchy \"init:inst11\"" {  } { { "ReactionGame.bdf" "inst11" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/ReactionGame.bdf" { { -136 912 1120 8 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717368273592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_gen pulse_gen:1Hz " "Elaborating entity \"pulse_gen\" for hierarchy \"pulse_gen:1Hz\"" {  } { { "ReactionGame.bdf" "1Hz" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/ReactionGame.bdf" { { -216 504 648 -136 "1Hz" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717368273593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_gen pulse_gen:10Hz " "Elaborating entity \"pulse_gen\" for hierarchy \"pulse_gen:10Hz\"" {  } { { "ReactionGame.bdf" "10Hz" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/ReactionGame.bdf" { { -128 504 648 -48 "10Hz" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717368273594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LightAndReactionTime LightAndReactionTime:PLAYER_A " "Elaborating entity \"LightAndReactionTime\" for hierarchy \"LightAndReactionTime:PLAYER_A\"" {  } { { "ReactionGame.bdf" "PLAYER_A" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/ReactionGame.bdf" { { 936 816 1016 1080 "PLAYER_A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717368273595 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable LightAndReactionTime.vhd(31) " "VHDL Process Statement warning at LightAndReactionTime.vhd(31): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LightAndReactionTime.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/LightAndReactionTime.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717368273595 "|TesteElementar|LightAndReactionTime:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tEStDisplay tEStDisplay:inst37 " "Elaborating entity \"tEStDisplay\" for hierarchy \"tEStDisplay:inst37\"" {  } { { "ReactionGame.bdf" "inst37" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/ReactionGame.bdf" { { 856 2616 2824 936 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717368273596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin7SegDecoder Bin7SegDecoder:inst76 " "Elaborating entity \"Bin7SegDecoder\" for hierarchy \"Bin7SegDecoder:inst76\"" {  } { { "ReactionGame.bdf" "inst76" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/ReactionGame.bdf" { { 224 2848 3056 304 "inst76" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717368273597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinToBCD50 BinToBCD50:inst44 " "Elaborating entity \"BinToBCD50\" for hierarchy \"BinToBCD50:inst44\"" {  } { { "ReactionGame.bdf" "inst44" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/ReactionGame.bdf" { { 176 2592 2792 256 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717368273598 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bin_in_int BinToBCD50.vhd(24) " "VHDL Process Statement warning at BinToBCD50.vhd(24): signal \"bin_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "init/BinToBCD50.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717368273598 "|TesteElementar|BinToBCD50:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bin_in_int BinToBCD50.vhd(25) " "VHDL Process Statement warning at BinToBCD50.vhd(25): signal \"bin_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "init/BinToBCD50.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717368273598 "|TesteElementar|BinToBCD50:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tens BinToBCD50.vhd(28) " "VHDL Process Statement warning at BinToBCD50.vhd(28): signal \"tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "init/BinToBCD50.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717368273598 "|TesteElementar|BinToBCD50:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ones BinToBCD50.vhd(29) " "VHDL Process Statement warning at BinToBCD50.vhd(29): signal \"ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "init/BinToBCD50.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717368273598 "|TesteElementar|BinToBCD50:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR2_7Bits OR2_7Bits:inst88 " "Elaborating entity \"OR2_7Bits\" for hierarchy \"OR2_7Bits:inst88\"" {  } { { "ReactionGame.bdf" "inst88" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/ReactionGame.bdf" { { -632 2440 2600 -552 "inst88" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717368273600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlayerAWin PlayerAWin:inst84 " "Elaborating entity \"PlayerAWin\" for hierarchy \"PlayerAWin:inst84\"" {  } { { "ReactionGame.bdf" "inst84" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/ReactionGame.bdf" { { -832 2080 2272 -752 "inst84" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717368273600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlayerBWin PlayerBWin:inst87 " "Elaborating entity \"PlayerBWin\" for hierarchy \"PlayerBWin:inst87\"" {  } { { "ReactionGame.bdf" "inst87" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/ReactionGame.bdf" { { -616 2088 2280 -536 "inst87" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717368273601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin7SegDecoderEN Bin7SegDecoderEN:inst19 " "Elaborating entity \"Bin7SegDecoderEN\" for hierarchy \"Bin7SegDecoderEN:inst19\"" {  } { { "ReactionGame.bdf" "inst19" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/ReactionGame.bdf" { { 224 1584 1792 304 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717368273606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XORPenalty XORPenalty:inst94 " "Elaborating entity \"XORPenalty\" for hierarchy \"XORPenalty:inst94\"" {  } { { "ReactionGame.bdf" "inst94" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/ReactionGame.bdf" { { 984 1328 1520 1064 "inst94" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717368273608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win_lights win_lights:inst80 " "Elaborating entity \"win_lights\" for hierarchy \"win_lights:inst80\"" {  } { { "ReactionGame.bdf" "inst80" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/ReactionGame.bdf" { { -520 1416 1576 -440 "inst80" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717368273609 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "15 " "Inferred 15 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD50:inst44\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD50:inst44\|Mod1\"" {  } { { "init/BinToBCD50.vhd" "Mod1" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717368274010 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD50:inst44\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD50:inst44\|Div0\"" {  } { { "init/BinToBCD50.vhd" "Div0" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717368274010 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD50:inst44\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD50:inst44\|Mod0\"" {  } { { "init/BinToBCD50.vhd" "Mod0" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717368274010 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD50:inst41\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD50:inst41\|Mod1\"" {  } { { "init/BinToBCD50.vhd" "Mod1" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717368274010 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD50:inst41\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD50:inst41\|Div0\"" {  } { { "init/BinToBCD50.vhd" "Div0" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717368274010 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD50:inst41\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD50:inst41\|Mod0\"" {  } { { "init/BinToBCD50.vhd" "Mod0" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717368274010 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD50:inst47\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD50:inst47\|Mod1\"" {  } { { "init/BinToBCD50.vhd" "Mod1" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717368274010 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD50:inst47\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD50:inst47\|Div0\"" {  } { { "init/BinToBCD50.vhd" "Div0" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717368274010 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD50:inst47\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD50:inst47\|Mod0\"" {  } { { "init/BinToBCD50.vhd" "Mod0" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717368274010 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD50:inst50\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD50:inst50\|Mod1\"" {  } { { "init/BinToBCD50.vhd" "Mod1" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717368274010 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD50:inst16\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD50:inst16\|Mod1\"" {  } { { "init/BinToBCD50.vhd" "Mod1" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717368274010 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD50:inst50\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD50:inst50\|Div0\"" {  } { { "init/BinToBCD50.vhd" "Div0" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717368274010 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD50:inst50\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD50:inst50\|Mod0\"" {  } { { "init/BinToBCD50.vhd" "Mod0" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717368274010 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD50:inst16\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD50:inst16\|Div0\"" {  } { { "init/BinToBCD50.vhd" "Div0" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717368274010 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD50:inst16\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD50:inst16\|Mod0\"" {  } { { "init/BinToBCD50.vhd" "Mod0" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717368274010 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1717368274010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinToBCD50:inst44\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"BinToBCD50:inst44\|lpm_divide:Mod1\"" {  } { { "init/BinToBCD50.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717368274038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinToBCD50:inst44\|lpm_divide:Mod1 " "Instantiated megafunction \"BinToBCD50:inst44\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717368274038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717368274038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717368274038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717368274038 ""}  } { { "init/BinToBCD50.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717368274038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/lpm_divide_m9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368274070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368274070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368274078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368274078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368274087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368274087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368274121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368274121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368274154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368274154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinToBCD50:inst44\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BinToBCD50:inst44\|lpm_divide:Div0\"" {  } { { "init/BinToBCD50.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717368274161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinToBCD50:inst44\|lpm_divide:Div0 " "Instantiated megafunction \"BinToBCD50:inst44\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717368274161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717368274161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717368274161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717368274161 ""}  } { { "init/BinToBCD50.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717368274161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/lpm_divide_hhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368274194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368274194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368274202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368274202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/alt_u_div_64f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717368274211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368274211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinToBCD50:inst44\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BinToBCD50:inst44\|lpm_divide:Mod0\"" {  } { { "init/BinToBCD50.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717368274218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinToBCD50:inst44\|lpm_divide:Mod0 " "Instantiated megafunction \"BinToBCD50:inst44\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717368274218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717368274218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717368274218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717368274218 ""}  } { { "init/BinToBCD50.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717368274218 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "RandomTimeGen.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/RandomTimeGen.vhd" 21 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1717368274509 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1717368274509 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717368274778 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717368275264 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717368275445 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717368275445 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1082 " "Implemented 1082 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717368275523 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717368275523 ""} { "Info" "ICUT_CUT_TM_LCELLS" "995 " "Implemented 995 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717368275523 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717368275523 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717368275541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  2 23:44:35 2024 " "Processing ended: Sun Jun  2 23:44:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717368275541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717368275541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717368275541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717368275541 ""}
