
---------- Begin Simulation Statistics ----------
final_tick                                61044578500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 237385                       # Simulator instruction rate (inst/s)
host_mem_usage                                4444616                       # Number of bytes of host memory used
host_op_rate                                   344431                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    84.25                       # Real time elapsed on the host
host_tick_rate                              724579080                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19999312                       # Number of instructions simulated
sim_ops                                      29017734                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.061045                       # Number of seconds simulated
sim_ticks                                 61044578500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               84                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     84                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000001                       # Number of instructions committed
system.cpu0.committedOps                     14509368                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             12.208914                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1920446                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1871002                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       365505                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    7295812                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        28449                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                      102118397                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.081907                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2313313                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          231                       # TLB misses on write requests
system.cpu0.numCycles                       122089157                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                4979363     34.32%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd              1090392      7.52%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               389289      2.68%     44.88% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead          1092474      7.53%     52.40% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         6905749     47.60%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                14509368                       # Class of committed instruction
system.cpu0.tickCycles                       19970760                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     85                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    9999311                       # Number of instructions committed
system.cpu1.committedOps                     14508366                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             12.209755                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1920305                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1870872                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       365481                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    7295307                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        28443                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                      102119913                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.081902                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2313136                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          233                       # TLB misses on write requests
system.cpu1.numCycles                       122089136                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                4979025     34.32%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd              1090314      7.52%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               389261      2.68%     44.88% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead          1092396      7.53%     52.40% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         6905269     47.60%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                14508366                       # Class of committed instruction
system.cpu1.tickCycles                       19969223                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1826911                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3654883                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1861208                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          116                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3722482                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            116                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               9746                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1817437                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9474                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1818226                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1818225                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9746                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5482854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5482854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5482854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    233306112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    233306112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               233306112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1827972                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1827972    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1827972                       # Request fanout histogram
system.membus.reqLayer4.occupancy         11555574500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              18.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9464073000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  61044578500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2302156                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2302156                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2302156                       # number of overall hits
system.cpu0.icache.overall_hits::total        2302156                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11090                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11090                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11090                       # number of overall misses
system.cpu0.icache.overall_misses::total        11090                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    288161500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    288161500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    288161500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    288161500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2313246                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2313246                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2313246                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2313246                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004794                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004794                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004794                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004794                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25983.904418                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25983.904418                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25983.904418                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25983.904418                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11074                       # number of writebacks
system.cpu0.icache.writebacks::total            11074                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11090                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11090                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11090                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11090                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    277071500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    277071500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    277071500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    277071500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004794                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004794                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004794                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004794                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24983.904418                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24983.904418                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24983.904418                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24983.904418                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11074                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2302156                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2302156                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11090                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11090                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    288161500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    288161500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2313246                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2313246                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004794                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004794                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25983.904418                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25983.904418                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11090                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11090                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    277071500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    277071500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004794                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004794                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24983.904418                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24983.904418                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  61044578500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999776                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2313246                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11090                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           208.588458                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999776                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         18517058                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        18517058                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61044578500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61044578500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  61044578500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61044578500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  61044578500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61044578500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7320213                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7320213                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7320213                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7320213                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1465633                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1465633                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1465633                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1465633                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 105762666000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 105762666000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 105762666000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 105762666000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      8785846                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8785846                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      8785846                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8785846                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.166818                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.166818                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.166818                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.166818                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 72161.766281                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72161.766281                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 72161.766281                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72161.766281                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       914073                       # number of writebacks
system.cpu0.dcache.writebacks::total           914073                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       546053                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       546053                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       546053                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       546053                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       919580                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       919580                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       919580                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       919580                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  83602330000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  83602330000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  83602330000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  83602330000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.104666                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.104666                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.104666                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.104666                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 90913.601862                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90913.601862                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 90913.601862                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90913.601862                       # average overall mshr miss latency
system.cpu0.dcache.replacements                919563                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1495641                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1495641                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9373                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9373                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    334081000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    334081000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1505014                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1505014                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.006228                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006228                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 35642.910488                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35642.910488                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          333                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          333                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9040                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9040                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    310608000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    310608000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 34359.292035                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34359.292035                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5824572                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5824572                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1456260                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1456260                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 105428585000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 105428585000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 72396.814442                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72396.814442                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       545720                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       545720                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       910540                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       910540                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  83291722000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  83291722000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 91475.082918                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 91475.082918                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  61044578500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999790                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8239792                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           919579                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.960396                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999790                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         71206347                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        71206347                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61044578500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  61044578500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61044578500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2301981                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2301981                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2301981                       # number of overall hits
system.cpu1.icache.overall_hits::total        2301981                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11088                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11088                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11088                       # number of overall misses
system.cpu1.icache.overall_misses::total        11088                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    289111000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    289111000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    289111000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    289111000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2313069                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2313069                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2313069                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2313069                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004794                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004794                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004794                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004794                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26074.224387                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26074.224387                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26074.224387                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26074.224387                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11072                       # number of writebacks
system.cpu1.icache.writebacks::total            11072                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11088                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11088                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11088                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11088                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    278023000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    278023000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    278023000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    278023000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004794                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004794                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004794                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004794                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25074.224387                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25074.224387                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25074.224387                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25074.224387                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11072                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2301981                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2301981                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11088                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11088                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    289111000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    289111000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2313069                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2313069                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004794                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004794                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26074.224387                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26074.224387                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11088                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11088                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    278023000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    278023000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004794                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004794                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25074.224387                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25074.224387                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  61044578500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999766                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2313069                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11088                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           208.610119                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999766                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18515640                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18515640                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61044578500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61044578500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  61044578500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61044578500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  61044578500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61044578500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7319746                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7319746                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7319746                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7319746                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1465486                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1465486                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1465486                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1465486                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 105763872000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 105763872000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 105763872000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 105763872000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8785232                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8785232                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8785232                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8785232                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166812                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166812                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166812                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166812                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 72169.827620                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 72169.827620                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 72169.827620                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 72169.827620                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       913238                       # number of writebacks
system.cpu1.dcache.writebacks::total           913238                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       545970                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       545970                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       545970                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       545970                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       919516                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       919516                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       919516                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       919516                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  83564720500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  83564720500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  83564720500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  83564720500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.104666                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.104666                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.104666                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.104666                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 90879.028206                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90879.028206                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 90879.028206                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90879.028206                       # average overall mshr miss latency
system.cpu1.dcache.replacements                919499                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1495537                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1495537                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9371                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9371                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    333910500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    333910500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1504908                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1504908                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.006227                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006227                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 35632.323125                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35632.323125                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          332                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          332                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9039                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9039                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    310203000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    310203000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.006006                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006006                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 34318.287421                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 34318.287421                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5824209                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5824209                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1456115                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1456115                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 105429961500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 105429961500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7280324                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7280324                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200007                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200007                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72404.969044                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72404.969044                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       545638                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       545638                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       910477                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       910477                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  83254517500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  83254517500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 91440.549844                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 91440.549844                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  61044578500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999781                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8239261                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           919515                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.960442                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999781                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         71201371                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        71201371                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61044578500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  61044578500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61044578500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9108                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                7567                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9086                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7540                       # number of demand (read+write) hits
system.l2.demand_hits::total                    33301                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9108                       # number of overall hits
system.l2.overall_hits::.cpu0.data               7567                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9086                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7540                       # number of overall hits
system.l2.overall_hits::total                   33301                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1982                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            912013                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2002                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            911976                       # number of demand (read+write) misses
system.l2.demand_misses::total                1827973                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1982                       # number of overall misses
system.l2.overall_misses::.cpu0.data           912013                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2002                       # number of overall misses
system.l2.overall_misses::.cpu1.data           911976                       # number of overall misses
system.l2.overall_misses::total               1827973                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    158967500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  82120194500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    160234500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  82081503500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     164520900000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    158967500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  82120194500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    160234500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  82081503500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    164520900000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11090                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          919580                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11088                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          919516                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1861274                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11090                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         919580                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11088                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         919516                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1861274                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.178720                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.991771                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.180556                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.991800                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.982108                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.178720                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.991771                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.180556                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.991800                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.982108                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80205.600404                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 90042.789412                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80037.212787                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 90004.017101                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90001.821690                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80205.600404                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 90042.789412                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80037.212787                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 90004.017101                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90001.821690                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1817437                       # number of writebacks
system.l2.writebacks::total                   1817437                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1982                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       912013                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2002                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       911976                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1827973                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1982                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       912013                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2002                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       911976                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1827973                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    139147500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  73000074500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    140214500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  72961753500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 146241190000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    139147500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  73000074500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    140214500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  72961753500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 146241190000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.178720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.991771                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.180556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.991800                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.982108                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.178720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.991771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.180556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.991800                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.982108                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70205.600404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80042.800377                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70037.212787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 80004.028067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80001.832631                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70205.600404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80042.800377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70037.212787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 80004.028067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80001.832631                       # average overall mshr miss latency
system.l2.replacements                        1827018                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1827311                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1827311                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1827311                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1827311                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        22146                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            22146                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        22146                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        22146                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            9                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             9                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1389                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1401                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2790                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         909151                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         909076                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1818227                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  81890175000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  81851371000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  163741546000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       910540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       910477                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1821017                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.998475                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.998461                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998468                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90073.238659                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 90037.984723                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90055.612418                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       909151                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       909076                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1818227                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  72798675000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  72760621000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 145559296000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.998475                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.998461                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998468                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80073.249658                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 80037.995723                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80055.623418                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9108                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9086                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              18194                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1982                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2002                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3984                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    158967500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    160234500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    319202000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11090                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11088                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22178                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.178720                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.180556                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.179637                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80205.600404                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80037.212787                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80120.983936                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1982                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2002                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3984                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    139147500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    140214500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    279362000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.178720                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.180556                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.179637                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70205.600404                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70037.212787                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70120.983936                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         6178                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6139                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12317                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2862                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2900                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5762                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    230019500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    230132500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    460152000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9039                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18079                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.316593                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.320832                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.318712                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 80370.195667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 79356.034483                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79859.770913                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2862                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2900                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5762                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    201399500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    201132500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    402532000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.316593                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.320832                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.318712                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 70370.195667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 69356.034483                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69859.770913                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  61044578500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.641976                       # Cycle average of tags in use
system.l2.tags.total_refs                     3722471                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1828042                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.036316                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.510657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.260235                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      506.251230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        5.046164                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      506.573691                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000499                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.005137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.494386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.494701                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999650                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          304                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          720                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31607898                       # Number of tag accesses
system.l2.tags.data_accesses                 31607898                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61044578500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        126848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      58368768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        128128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58366400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          116990144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       126848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       128128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        254976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    116315968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       116315968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         912012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2002                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         911975                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1827971                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1817437                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1817437                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2077957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        956166288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2098925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        956127496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1916470666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2077957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2098925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4176882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1905426671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1905426671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1905426671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2077957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       956166288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2098925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       956127496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3821897337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1817436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    911964.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    911928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000252911250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       113195                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       113196                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4965460                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1707253                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1827972                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1817437                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1827972                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1817437                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     96                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            114466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            114467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            114187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            114142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            114213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            114174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            114223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            114239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            114372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            114276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           114175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           114391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           114226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           114041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           114109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           114174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            113488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            113689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            113550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            113536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            113527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            113727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            113567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            113516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            113625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            113536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           113536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           113680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           113601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           113597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           113631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           113612                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.88                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  36352475250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9139375000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             70625131500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19887.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38637.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1696349                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1694911                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1827972                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1817437                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  598725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  614709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  405267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  209161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  33055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  67684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  99861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 118315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 118006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 117598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 119989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 118921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 127202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 163463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 119632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 123557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 147816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 113395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 113490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 113241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       254029                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    918.388121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   844.798504                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.941480                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3976      1.57%      1.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7273      2.86%      4.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6549      2.58%      7.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7246      2.85%      9.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7349      2.89%     12.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6111      2.41%     15.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5546      2.18%     17.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5545      2.18%     19.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       204434     80.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       254029                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       113196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.147876                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.020009                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.087193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         113132     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           37      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           16      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        113196                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       113195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.055462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.049577                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.471607                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           111303     98.33%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              368      0.33%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              254      0.22%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              356      0.31%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              337      0.30%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              480      0.42%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               93      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        113195                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              116984000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               116314752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               116990208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            116315968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1916.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1905.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1916.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1905.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   14.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   61044566500                       # Total gap between requests
system.mem_ctrls.avgGap                      16745.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       126848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     58365696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       128128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58363328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    116314752                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2077956.849190137349                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 956115963.680542111397                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2098925.132229391951                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 956077172.356919407845                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1905406751.231806755066                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1982                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       912012                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2002                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       911976                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1817437                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     57881000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  35274050750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     58133500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  35235066250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1561401127000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29203.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38677.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29037.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38635.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    859122.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            908736360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            482997240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6524274960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4743998640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4818777600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      22636537680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4378770720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44494093200                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        728.878703                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10988754750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2038400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  48017423750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            905059260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            481042815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6526752540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4742892000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4818777600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      22672589610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4348411200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44495525025                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        728.902158                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10912752750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2038400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  48093425750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  61044578500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp             40257                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3644748                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        22146                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           21332                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1821017                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1821015                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22178                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18079                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33254                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2758722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33248                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2758530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5583754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1418496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    117353728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1418240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    117296192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              237486656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1827018                       # Total snoops (count)
system.tol2bus.snoopTraffic                 116315968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3688292                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000031                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005608                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3688176    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    116      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3688292                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3710698000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1379290962                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16642479                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1379386464                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16646976                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  61044578500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
