

================================================================
== Vitis HLS Report for 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1'
================================================================
* Date:           Sun May  2 18:23:10 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        Lab3B_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |        3|        3|         2|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     21|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     103|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     103|     66|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_126_p2         |         +|   0|  0|   9|           2|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln15_fu_120_p2        |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  21|           6|           6|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    2|          4|
    |dir_blk_n_R              |   9|          2|    1|          2|
    |i_fu_54                  |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|    7|         14|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |dir_V_1_1_fu_62          |  32|   0|   32|          0|
    |dir_V_1_2_fu_66          |  32|   0|   32|          0|
    |dir_V_1_fu_58            |  32|   0|   32|          0|
    |i_1_reg_189              |   2|   0|    2|          0|
    |i_fu_54                  |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 103|   0|  103|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1|  return value|
|m_axi_dir_AWVALID   |  out|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_AWREADY   |   in|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_AWADDR    |  out|   64|       m_axi|                                            dir|       pointer|
|m_axi_dir_AWID      |  out|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_AWLEN     |  out|   32|       m_axi|                                            dir|       pointer|
|m_axi_dir_AWSIZE    |  out|    3|       m_axi|                                            dir|       pointer|
|m_axi_dir_AWBURST   |  out|    2|       m_axi|                                            dir|       pointer|
|m_axi_dir_AWLOCK    |  out|    2|       m_axi|                                            dir|       pointer|
|m_axi_dir_AWCACHE   |  out|    4|       m_axi|                                            dir|       pointer|
|m_axi_dir_AWPROT    |  out|    3|       m_axi|                                            dir|       pointer|
|m_axi_dir_AWQOS     |  out|    4|       m_axi|                                            dir|       pointer|
|m_axi_dir_AWREGION  |  out|    4|       m_axi|                                            dir|       pointer|
|m_axi_dir_AWUSER    |  out|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_WVALID    |  out|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_WREADY    |   in|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_WDATA     |  out|   32|       m_axi|                                            dir|       pointer|
|m_axi_dir_WSTRB     |  out|    4|       m_axi|                                            dir|       pointer|
|m_axi_dir_WLAST     |  out|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_WID       |  out|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_WUSER     |  out|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_ARVALID   |  out|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_ARREADY   |   in|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_ARADDR    |  out|   64|       m_axi|                                            dir|       pointer|
|m_axi_dir_ARID      |  out|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_ARLEN     |  out|   32|       m_axi|                                            dir|       pointer|
|m_axi_dir_ARSIZE    |  out|    3|       m_axi|                                            dir|       pointer|
|m_axi_dir_ARBURST   |  out|    2|       m_axi|                                            dir|       pointer|
|m_axi_dir_ARLOCK    |  out|    2|       m_axi|                                            dir|       pointer|
|m_axi_dir_ARCACHE   |  out|    4|       m_axi|                                            dir|       pointer|
|m_axi_dir_ARPROT    |  out|    3|       m_axi|                                            dir|       pointer|
|m_axi_dir_ARQOS     |  out|    4|       m_axi|                                            dir|       pointer|
|m_axi_dir_ARREGION  |  out|    4|       m_axi|                                            dir|       pointer|
|m_axi_dir_ARUSER    |  out|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_RVALID    |   in|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_RREADY    |  out|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_RDATA     |   in|   32|       m_axi|                                            dir|       pointer|
|m_axi_dir_RLAST     |   in|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_RID       |   in|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_RUSER     |   in|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_RRESP     |   in|    2|       m_axi|                                            dir|       pointer|
|m_axi_dir_BVALID    |   in|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_BREADY    |  out|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_BRESP     |   in|    2|       m_axi|                                            dir|       pointer|
|m_axi_dir_BID       |   in|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_BUSER     |   in|    1|       m_axi|                                            dir|       pointer|
|sext_ln15           |   in|   62|     ap_none|                                      sext_ln15|        scalar|
|r_V_2_out           |  out|   32|      ap_vld|                                      r_V_2_out|       pointer|
|r_V_2_out_ap_vld    |  out|    1|      ap_vld|                                      r_V_2_out|       pointer|
|r_V_out             |  out|   32|      ap_vld|                                        r_V_out|       pointer|
|r_V_out_ap_vld      |  out|    1|      ap_vld|                                        r_V_out|       pointer|
|r_V_5_out           |  out|   32|      ap_vld|                                      r_V_5_out|       pointer|
|r_V_5_out_ap_vld    |  out|    1|      ap_vld|                                      r_V_5_out|       pointer|
+--------------------+-----+-----+------------+-----------------------------------------------+--------------+

