// Seed: 3211315333
module module_0 (
    output wand id_0,
    output supply0 id_1,
    input tri1 id_2,
    input wor id_3,
    input uwire id_4,
    output wor id_5,
    input wor id_6,
    input wor id_7,
    input wire id_8,
    input wand id_9,
    input wand id_10,
    input tri0 id_11,
    input wand id_12,
    input tri1 id_13,
    input tri1 id_14,
    input wor id_15,
    input supply0 id_16,
    input supply0 id_17,
    input supply1 id_18
);
  initial begin : LABEL_0
    if (1 - 1 || 1 || (1) || 1 == -1 - -1)
      #1 begin : LABEL_1
        $signed(33);
        ;
      end
  end
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    output wor id_2
    , id_6,
    output wire id_3,
    output supply1 id_4
);
  tri0 id_7 = {id_7, id_7 + "" < id_6, id_6, id_0, id_6, id_0, id_0 / id_6, -1, -1, -1};
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  logic id_8 = -1;
endmodule
