.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001110000000000000
000010010000000000
000010000000000000
000111110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001110000000000000
000001010000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001101010000000000
000000001000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000000
000100000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000100000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000100010
000011010000110000
000000000001100000
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000010
000100000000000000
000010000000000000
000010110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000011010000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000001000000001000000000
000000000000000000000011100000001000000000000000001000
000000000000001000000111000001000000000000001000000000
000000000000001011000110010000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000011100000000001000000001000000000
000000000000000000000010110000001001000000000000000000
000000000000000011100000000011000000000000001000000000
000000000000000000000010010000001101000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000101101000000001010000000000
000000000000000000000000000000100000000001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000111000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000001001000010010000001100000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000001001000000000000001100000000000000000000
000000000000000001000000000001100000000000001000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000010000001000001000000001000000000
000000000000000001000000000000001001000000000000000000
000000000000000000000010000011000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000111100000000000001000000000
000000000000000111000000000000100000000000000000001000
000000000000000000000011100000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000111000011100000000001000000001000000000
000000000000000111000000000000001010000000000000000000
000000000000001011100000000101000000000000001000000000
000000000000001011100000000000101010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001000000000010001000001000000001000000000
000000000000000011000011000000001010000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000010000000101010000000000000000000

.logic_tile 6 1
000000000000000001000000000101100000000000001000000000
000000000000000000000011100000100000000000000000001000
000000000000000000000111000101000000000000001000000000
000000000000000000000100000000101000000000000000000000
000000000100000001000011100101000001000000001000000000
000000000000000111100000000000001011000000000000000000
000000000000000000000010000001000000000000001000000000
000000000000000111000111100000101000000000000000000000
000000000000001000000000000101100000000000001000000000
000000000000011011000000000000001010000000000000000000
000000000000000011100000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000010000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101100000000000000000000

.logic_tile 7 1
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000011100111110111000001000000001000000000
000000000000000000100111010000001000000000000000000000
000000000000000111000000000111000001000000001000000000
000000000000000111000000000000101010000000000000000000
000000000000000111100011100111000001000000001000000000
000000000000000111100000000000101001000000000000000000
000000000000000000000010100101100001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000110100101000000000000001000000000
000000000000000000000010100000001101000000000000000000
000000000000000101100110110111100001000000001000000000
000000000000000000000010100000101011000000000000000000
000000000000000000000010110001100001000000001000000000
000000000000000000000010100000101101000000000000000000

.logic_tile 8 1
000000000000000000000110000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000010100101011100000011111000000000
000000001110000000000100000000000000000011110000000000
000000000100000001100010100000011110000011111000000000
000000000000000000000100000000001101000011110000000000
000000000000010000000000000000011110000011111000000000
000000000000100000000010110000011001000011110000000000
000000000000000000000000010101100000000000001000000000
000000000000000000000010000000100000000000000000000000
000000000000000000000110010101000000000000001000000000
000000000000001101000010000000100000000000000000000000
000000000000000000000000000000001111000011111000000000
000000000000000000000010100000011101000011110000000000
000000000000000101000010100000011111000011111000000000
000000000000000101000000000000001101000011110000000000

.logic_tile 9 1
000000000000000111000110000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000001101000010100101000001000000001000000000
000000000000000001100110110000001010000000000000000000
000000000000000111000000000001100000000000001000000000
000000000000000000000010110000101010000000000000000000
000000000001010000000110000101011100000011111000000000
000000000000101101000000000000011001000011110010000100
000000000000000000000010100000001101000011111000000100
000000001000000000000100000000011000000011110010000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010110000001011000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000101000000000101111000000011111000000000
000000000000000000100000000000111000000011110000000011

.ramb_tile 10 1
000001000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000011100101100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000011100000000101111000001100111000000000
000000000000000000100010110000110000110011000000100000
000000000000000000000111100001101000001100111000000001
000000000000000000000100000000000000110011000000000000
000000000000000111100111000000001000001100111000000001
000000000000000000000110110000001001110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000000111000000000000001101110011000001000000
000000000000000000000000000011001000001100111000000000
000000000000000000000011110000000000110011000001000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000010
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000010

.logic_tile 12 1
000000000000000111000000000111100000000000001000000000
000000000000000111000000000000100000000000000000001000
000000000000000000000000010001100000000000001000000000
000000000000001111000011010000001000000000000000000000
000000001000000111000000000111101000001100111000000000
000000000000000111000000000000001010110011000000100000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000101010110011000000100000
000000000000000000000111100001001000001100111000000000
000000000000000000000000000000001111110011000000000100
000000000000000111100000000101001001001100111000000000
000000000000000000100000000000001100110011000001000000
000000000000000000000111100111001000001100111000000000
000000000000001111000100000000001010110011000000100000
000000000000000000000000000001001000001100111000000000
000000000000001111000010110000001101110011000001000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000001101000000000000000000001000000001000000000
000000000110101111000000000000001010000000000000001000
000000000000000000000111000101100000000000001000000000
000000001100000000000100000000101010000000000000000000
000000000000001111100000000101000000000000001000000000
000000000000001111000011110000101110000000000000000000
000000000000001111100111100101000000000000001000000000
000000000000001011100100000000000000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000100000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000001000000000000001000111100001000000000
000010000110000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001010000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000010100000000000000000000101000001000000001000000000
000000001010000111000000000000101010000000000000010000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000010101100000010101101001110011110000000000
000000000110000000000011100101001011010010100001000000
000000000000100111000010100000000000000000000000000000
000000000001000001000100000000000000000000000000000000
000010000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000101
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000001000000000011100011100001000000001000000000
000000000000100000000000000000001000000000000000010000
000000000000000000000000000011100000000000001000000000
000000000000000111000000000000001001000000000000000000
000000000000010000000000000000001000111100001000000000
000000000100000000000000000000000000111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000010100000000000000000000101000001000000001000000000
000000000000001111000011000000001000000000000000010000
111000000000001000000011100111000000000000001000000000
000000000000001111000100000000001100000000000000000000
010000100001010111100000010000001000111100001000000000
010001000110000111100011100000000000111100000000000001
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010100000000101100000000001101010010111110100000000
000001000000000000000010000101110000010100000010000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000001000000000000011010110011000000000000
000001000100000000000000000001001101001100110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000001000000000000000001000000001000000000
000000000000000000100000000000001101000000000000010000
111000000000001000000000000000011100000011111000000000
000000000000000101000000000000001100000011110000000000
110000000000000111100010010001001001111111000000000000
110000000000000111000010110111001111010110000000000000
000000001000000000000000000011001111010111100100000000
000000000000000000000000001111101110101001000000000000
000000000000000001100000000001001010111101000110000000
000000000000000111000010011101011110110100000000000001
000000000000001000000000010001100000000000000000000000
000000000000000001000010100000000000000001000000000000
000000000000000101100110100001001010000011110100000000
000000001010000000000010000111001100001011100000000000
000000000000001000000011100000001010000100000100000000
000000000000001011000100000000000000000000000010000000

.logic_tile 9 2
000000000000001111100000010101100000000000001000000000
000000000000000111100011110000000000000000000000010000
111000000000001111100111110000001000111100001000000000
000000000000000111100011110000001000111100000001000000
110000100000001111000110111101001000101001010100000000
110000001010001111000110100001001101010110010000000001
000000000000001000000111100000001011010110000001000000
000000000000000101000100001101001111101001000000000000
000000100000000001100000010001111000111001010110000000
000001000000000111000011010111101101101001000000000001
000000000000000000000000000011001000101000010100000000
000000000000000000000000001111011100101101010000000001
000000000000000001100110010111001100010111100100000000
000000000000000000000011011101101000101001000001000000
000000000000000000000000000101111000111101000110000000
000000000000000000000010001111111100111000000010000000

.ramt_tile 10 2
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000010000001010000000011100000001001001100111000000000
000001000000100000000100000000001011110011000001010000
111000000000000001100000000101101000001100110000000000
000000000000000000000000000000000000110011000001000000
000000000000000000000010100000000000000000000000000000
000000100000000000000110110000000000000000000000000000
000000000000000111100111100101001111000010000000000000
000000000000000000100000001101101000000000000000000000
000010000000000000000000000001100000010110100000000000
000001000000000000000000000000000000010110100000000000
000000000100001000000000000000011100000100000100000000
000000000000000001000000000000000000000000000000000000
000000000000000101000000000000001000000011110000000000
000000000000000000000000000000010000000011110001000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000101000110000101101000001100111001000000
000010000000001111100000000000001101110011000000010000
000000000100001000000110001011001000001100110001000000
000000000000010001000011100101000000110011000000000000
000010000101010000000110100000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000001100000000000000001001111111000000000000000000
000000000000011111000000000111111111000100000000000000
000000000000001011100111000011101100000000010000000000
000000000000000111000111110111011000000000000000000000
000000000010100011100111001001101010100000000000000010
000000000000000000100000001001011001000000000000000000
000000000000000011100111000001000000010110100000000000
000000000000000000100000000000000000010110100000000000
000000000100100011100010100111101111000010000000000000
000000000000001101000110110011011101000000000000000000

.io_tile 13 2
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000001000000000000000000000000000000001000000000
000000001000000000000000000000001100000000000000001000
000000000000001000000111100101100000000000001000000000
000000000000000111000000000000101111000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000001111100010000011000001000000001000000000
000000000000001111000000000000101010000000000000000000
000000000000000000000010000011000001000000001000000000
000000000000000111000010000000101010000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000011100000000000111100000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
001000001000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000100000000000000000000000000000000000
001001000100000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000010100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000001000000000000011100000000000001000000000
000000000000001111000000000000100000000000000000001000
000000000000000000000111100111000000000000001000000000
000000000000000000000100000000001100000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000001000010000000001001000000000000000000
000000000000000111000000000000000001000000001000000000
000000000000000001000000000000001111000000000000000000
000000000000000000000010000001000001000000001000000000
000000000000001001000100000000001010000000000000000000
000000000000000001000010000101100001000000001000000000
000000000000001001100100000000101100000000000000000000
000000000000000001000010000011000000000000001000000000
000000000000000000100100000000000000000000000000000000

.logic_tile 5 3
000000000100000000000000000000000000000000001000000000
000000000000010000000000000000001111000000000000001000
000001001100100000000000000111100000000000001000000000
000000100001000000000000000000001110000000000000000000
000000000011001111000000000000000001000000001000000000
000000001010110111100000000000001111000000000000000000
000000000000000111000011100101000000000000001000000000
000000000000000000100100000000001110000000000000000000
000000100011010000000000000101000000000000001000000000
000001000000010111000000000000001100000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000011100000000001000000001000000000
000000000000000111000000000000001011000000000000000000
000001000000000111000011100000001000111100001000000000
000010100000000000000000000000000000111100000000000000

.logic_tile 6 3
000001000000100000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000001100000111000011100011100000000000001000000000
000000000000000000100100000000101010000000000000000000
000000000001000001000000000000000000000000001000000000
000010000000110001000000000000001100000000000000000000
000000000000000000000010000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100011010000000000000111100000000000001000000000
000011000000000111000011100000001010000000000000000000
000000000000000111000000010000000001000000001000000000
000000000000000000000011010000001111000000000000000000
000010100000000000000000000001100001000000001000000000
000000000000010000000000000000001011000000000000000000
000001000000000000000000000101000001000000001000000000
000010100000000111000011100000001001000000000000000000

.logic_tile 7 3
000010100000001011100000010101100000000000001000000000
000000000110001111000011110000100000000000000000001000
000000000000000111000000010000000000000000001000000000
000000000000000000100011100000001111000000000000000000
000000000101100000000111100000000001000000001000000000
000000000000100000000100000000001001000000000000000000
000000001100100000000000010000000000000000001000000000
000000000001001111000011110000001101000000000000000000
000000000000000000000011100000000001000000001000000000
000000001010000000000000000000001110000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000011110000001001000000000000000000
000000000110100111000000000101000001000000001000000000
000000000001010000000000000000101000000000000000000000

.logic_tile 8 3
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000001000000000000000111100001000000001000000000
000000001010000000000000000000101111000000000000000000
000000000000000000000010100011000000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000111100111110011100000000000001000000000
000000000000000000100010100000101111000000000000000000
000000000000001011100010010111000001000000001000000000
000000000000001001100110100000001110000000000000000000
000000000000000001000110100111000001000000001000000000
000000000000001111100011110000001110000000000000000000
000000000000001101100111110011100000000000001000000000
000000000000000101000010010000101111000000000000000000

.logic_tile 9 3
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000010001100001000000001000000000
000000000000000101000011010000001101000000000000000000
000000000000000000000000000011101001110011001000000000
000000000100000111000010100000101011001100110000000000
000000000000000101000010100001101001110011001000000000
000000000000000000000000000000101101001100110000000000
000000000000000000000000000101001000101010101000000000
000000000000000000000000000000000000101010100000000000
000000000000000000000011100000001000110011001000000000
000000000000000000000100000000001011110011000000000000
000000000000000000000000000000001001110011001000000000
000000000000000000000000000000001010110011000000000000
000000000000000001100010000111101000101010101000000000
000000000000000000100000000000100000101010100000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000001000000000000000000000000000000
001000000000100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
111000000000001101000000000111000000000000001000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000001110000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000010
000000000000000101100000000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
010000000000000000000110010111101000001100111100000000
100000000000000000000010000000100000110011000000000000

.logic_tile 12 3
000000000000000000000110000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
111001000000001001100110000001111100001100111100000000
000000000000000001000010100000100000110011000000000000
000000000000000000000110110000001010000011111000000000
000000000000000000000010100000011101000011110000000000
000000000000001101100110110000001010000011111000000000
000000000000000101000010100000011001000011110000000000
000000000000000111000000010011011011000011111000000000
000000000000000000000010000000001000000011110000000000
000000000000001000000000010000011011000011111000000000
000000000000001001000010000000001000000011110000000000
000000000000000111000000000000011011000011111000000000
000000000000000000000000000000011101000011110000000000
010000000000001000000000000111011011000011111000000000
100000001110001001000000000000011001000011110000000000

.io_tile 13 3
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000010010101100000000000001000000000
001000000000000000000011100000100000000000000000001000
000000000000000001000000000001000000000000001000000000
000000000000000000100010010000101111000000000000000000
000000000000000000000000000111000001000000001000000000
001000000000000000000010010000101001000000000000000000
000000000000000000000010000000000000000000001000000000
001000000000000000000110000000001001000000000000000000
000000000000001000000010000001100000000000001000000000
001000000000000111000100000000000000000000000000000000
000000000000000000000000000101100000000000001000000000
001000000000000000000000000000100000000000000000000000
000000000000000000000000010101000000000000001000000000
001000000000000000000011000000100000000000000000000000
000000000000000000000000000011000000000000001000000000
001000000000000000000000000000001101000000000000000000

.logic_tile 2 4
010000000000000000000000000001100000000000001000000000
001000000000000000000000000000000000000000000000001000
000000000000000001000000000101100000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000000000000000111000001000000001000000000
001000000000100000000000000000101101000000000000000000
000000000000000000000111100111000000000000001000000000
001000000000000000000100000000101111000000000000000000
000000000000000000000000010011100000000000001000000000
001001000000000000000011000000000000000000000000000000
000000000000001011100000010111100000000000001000000000
001000000000000011000011000000100000000000000000000000
000000000000000000000111000111000000000000001000000000
001000000000000000000010010000101101000000000000000000
000000000000000000000111000011100000000000001000000000
001000000000000000000000000000001111000000000000000000

.ramt_tile 3 4
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000000000000000011100001000000001000000000
001000000000000000000000000000101100000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
001000000000000011000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 4
010000000000000000000010000001000000000000001000000000
001000000000000000000100000000100000000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000000000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000000000000001111000000000000000000
000000000000001000000000010000000000000000001000000000
001000000000001011000011000000001100000000000000000000
000000000000001000000000010000000000000000001000000000
001000000000000011000011010000001111000000000000000000
000000000000000000000000010111100000000000001000000000
001000000000000000000011010000000000000000000000000000
000000001100001000000000010011100000000000001000000000
001000000000001011000011000000100000000000000000000000

.logic_tile 6 4
010000000000000000000000010111000001000000001000000000
001000000000000000000010000000001100000000000000010000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101110000000000000000000
000000000100000000000000001101101000110011110000000000
001000000000000000000000000111001110100001010000000000
000000000000101000000000000000000000000000000000000000
001000000000011011000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000001000000000010000000000000000000000000000
001010100000001011000011010000000000000000000000000000
000000000000000101100000000111000000101001010000000100
001000000000011001000010111001100000000000000000000000
000000000000000111100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 4
010000000000000001000000000001000000000000001000000000
001000000000000000000000000000001011000000000000010000
111000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000111100000011100000100000100000000
001000000000000000000100000000010000000000000010000000
000000000000000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000111000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000

.logic_tile 8 4
010000000000000000000110010111100001000000001000000000
001000000000000000000010000000001011000000000000010000
111000000000000001000111100011000000000000001000000000
000000000000000000100100000000001101000000000000000000
000000000000000000000000000000001100000011111000000000
001000000000000000000000000000001001000011110000000000
000000000000000011100110001101101001000001000000000000
001000000000000000100100001001001111000000000000000000
000000000000001101100111101000001000111101010000000000
001000000000000101000000001011010000111110100000000000
000000000000000000000000011000000000111001110100000001
001000000000000001000011010001001001110110110000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
011000000000001111000011000000000000000000000000000000

.logic_tile 9 4
010000000000000000000000000000001000110011001000000000
001000000000000000000000000000001010110011000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000001100000000111001000001100111100000000
001010100000000000000000000000000000110011000000010010
111000000000000000000110010000001000001100111100000000
000000000000000000000010000000001000110011000000000010
000000000000000000000000010101001000001100111100000000
001000000000000000000010000000100000110011000000000010
000000000000100001100000000000001000001100111100000000
001000000001010000000000000000001101110011000000000010
000000000000000000000110000000001001001100111100000000
001000000000000000000000000000001100110011000000000010
000000000000001000000000000101101000001100111100000000
001000000000000001000000000000000000110011000000000010
000000000000001000000000000000001001001100111100000000
001000000000000001000000000000001001110011000000000010
010000001110000000000000000000001001001100111100000001
101000000000000000000000000000001001110011000000000000

.logic_tile 12 4
010000000000000000000000000111001010000011111000000000
001000000000000000000000000000000000000011110000010000
000000000000000000000000000111001010000011111000000000
000000000000000000000000000000000000000011110000000000
000000000000001101100110110000001010000011111000000000
001000000000000101000010100000011101000011110000000000
000000000000001101100110110111001010000011111000000000
001000000000000101000010100000110000000011110000000000
000000000000000011100000010111111011000011111000000000
001000000000000000100010000000001100000011110000000000
000000000000001000000110010111111010000011111000000000
001000000000000011000010000000000000000011110000000000
000000000000001001100110000011011011000011111000000000
001000000000000001000000000000011101000011110000000000
000000000000001001100000000011111011000011111000000000
001000000000000001000000000000011101000011110000000000

.io_tile 13 4
000000000100000000
000100000100000000
010000000100000000
100000000100000001
000000000100000000
000000000100000000
001000000100000000
000000000100011000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000000000000010101000000000000001000000000
001000000000000000000011100000100000000000000000010000
000000000000000000000111000001000001000000001000000000
000000000000000000000100000000101001000000000000000000
000000000000000000000000000000001000111100001000000001
001000000000000000000011110000000000111100000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000000000000000000000000001100000000000001000000000
001000000000000000000000000000000000000000000000010000
000000000000000111100111100101100001000000001000000000
000000000000000000100100000000101001000000000000000000
000000000000000000000000000000001000111100001000000000
001000000000000000000000000000000000111100000010000000
000000000000000000000010000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000111000000000000000001000000001000000000
001000000000000000000000000000001010000000000000001000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000111000000000111000001000000001000000000
001000000000000000000000000000101100000000000000000000
000000000000000011100000000000000000000000001000000000
001000000000000000100000000000001101000000000000000000
000000000000000101000010100111100000000000001000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010100111100000000000001000000000
001000000000000001000010100000000000000000000000000000
000000000000000000000000000001000001000000001000000000
001000000000000000000010100000001101000000000000000000
000000000000000101000000000000000001000000001000000000
001000000000000101000000000000001101000000000000000000

.logic_tile 5 5
010000000000000000000000000001100000000000001000000000
001000000000000000000011100000001100000000000000010000
000000000000100011100000000101100000000000001000000000
000000000001010000100000000000001111000000000000000000
000000000000000000000000000011001000101011010000000000
001000000000000000000000001001001110000111010000000000
000000000000000011100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
001000000000000011100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
001000000000000000100011000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 5
010000000000000000000000000000000001000000001000000000
001000000000010000000000000000001000000000000000001000
000000000000000001000000000101100000000000001000000000
000000000000001101100000000000001100000000000000000000
000000100001000000000000000000000000000000001000000000
001001000000100000000000000000001101000000000000000000
000000000000000001000000000111000001000000001000000000
001000000000000000100000000000101000000000000000000000
000000000000000101000000000001100001000000001000000000
001000000000000000100010110000001100000000000000000000
000000000000000101000010100101100001000000001000000000
001000000000001101100100000000001100000000000000000000
000000000000100000000010100111100000000000001000000000
001000000000000000000100000000100000000000000000000000
000000000000000000000000000101100001000000001000000000
001000000000000000000010110000001101000000000000000000

.logic_tile 7 5
010000000000000000000000000000000001000000001000000000
001000000000000000000000000000001101000000000000001000
000000000000000000000111110011100001000000001000000000
000000000000000000000011110000001001000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000000000000001001000000000000000000
000000000000000000000000000000001000111100001000000000
001000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 5
010000000000000000000011100001000000000000001000000000
001000000000000000000110000000100000000000000000001000
000000000000001000000000000111001000000011111000000000
000000000000001011000010010000010000000011110000000001
000001000000000000000000000111001010000011111000000000
001000000000001001000011100000100000000011110000000001
000000000000001000000000010000011000000011111000000000
001000000000000001000010000000011101000011110000000001
000000000000000000000110010101101110000011111000000001
001000000000000000000011010000000000000011110000000000
000000000000000000000110010111101100000011111000000001
001000000000000000000011010000011011000011110000000000
000000000000001001100000010101111111000011111000000000
001000000000001011000010000000101000000011110000000001
000000000000001001100000000001111101000011111000000000
001000000000001011000000000000011101000011110000000001

.logic_tile 9 5
010000000000000101100110110000000001000000001000000000
001000001010000000000010100000001001000000000000001000
000000000000001101100110110001100000000000001000000000
000000000000001011000011100000001000000000000000000000
000000000000000000000000000000000000000000001000000000
001000000000000000000000000000001001000000000000000000
000000000000001000000000010001100000000000001000000000
001000000000000101000010100000001001000000000000000000
000000000000000000000000000101100000000000001000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000001100001000000001000000000
001000000000000000000000000000001000000000000000000000
000000000000000000000000000101100001000000001000000000
001000000000000000000000000000101000000000000000000000
000000000000000000000000000001100001000000001000000000
001000000000000000000000000000001001000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000001000000110000000001000001100111100000000
001000000000000001000000000000001000110011000000010001
111000000000000001100110000000001000001100111100000000
000000000000000000000000000000001100110011000000000001
000000000000000000000000010101001000001100111100000000
001000000000000000000010000000100000110011000000000001
000000000000000000000000000000001000001100111100000000
001000000000000000000000000000001001110011000000000001
000000000000000001100000000111101000001100111100000000
001000000000000000000000000000000000110011000000000001
000000000000000000000000010000001001001100111100000000
001000000000000000000010000000001000110011000000000001
000000000000000000000000000000001001001100111100000001
001000000000000000000000000000001101110011000000000000
010000000000001000000000000000001001001100111100000001
101000000000000001000000000000001001110011000000000000

.logic_tile 12 5
010000000000000111000000000111001011000011111000000000
001000000000000000000000000000001000000011110000010000
000000000000000000000000000111001010000011111000000000
000000000000000111000000000000001000000011110000000000
000000000000001101100110110111001010000011111000000000
001000000000000101000010100000110000000011110000000000
000000000000001101100110110111001010000011111000000000
001000000000000101000010100000110000000011110000000000
000000000000000000000000000000011011000011111000000000
001000000000000000000000000000001100000011110000000000
000000000000001001100110010000011011000011111000000000
001000000000000001000010000000001100000011110000000000
000000000000001001100110010000011011000011111000000000
001000000000000001000010000000011101000011110000000000
000000000000000000000000000000011011000011111000000000
001000000000000000000000000000011101000011110000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000001000111100000000101000000000000001000000000
000000000000000011000011000000100000000000000000001000
000000000000001111000011100001100000000000001000000000
000000000000001101000111000000001000000000000000000000
000000000000000111100000010101100000000000001000000000
000000000000000000100010110000100000000000000000000000
000000000000000000000011110001000000000000001000000000
000000000000000011000110110000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101000000000000000000000

.logic_tile 2 6
000000000001000111100011100000000001000000001000000000
000000000000000000000100000000001010000000000000001000
000000000000000111000000000011000001000000001000000000
000000001100000000100000000000101010000000000000000000
000000000000000111000111110000000000000000001000000000
000001000010100000100011110000001010000000000000000000
000010100000011001000011110000000000000000001000000000
000001001010101111000111100000001001000000000000000000
000000100000000000000000000001100000000000001000000000
000000001000000000000010000000000000000000000000000000
000000000000010000000000000101100001000000001000000000
000000001100000000000000000000101011000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000100000000000000000000000000000000000000000
000010100000010000000000000101000000000000001000000000
000001000000100000000000000000101011000000000000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000111000001000000001000000000
000001000000000000000000000000001010000000000000010000
000010000000000000000000000101000000000000001000000000
000001000000000000000000000000001100000000000000000000
000000000000000001000000000000001000111100001000000001
000000001000000000000000000000000000111100000000000000
000000001000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000100000000000000110000111100000000000001000000000
000000000100000000000000000000000000000000000000001000
111000000000000000000000010111011100001100111111100011
000000000000000000000010000000000000110011000011000111
000000000001010000000000000111001000001100111101100010
000000000000000000000000000000100000110011000001100111
000000000000001000000110000000001000001100111101100011
000010100000000001000000000000001001110011000001100111
000000000000000000000000000101101000001100111110100101
000000001010000000000000000000000000110011000011100111
000000001111011001100000000000001001001100111110100111
000000000000100101000000000000001100110011000011100111
000000000000000001100000010000001001001100111110100111
000000000000000000000010000000001001110011000001100111
110001000000001011100000000101101000001100111110100111
110000100000000101100000000000100000110011000011100111

.logic_tile 6 6
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000010000
111000100000000000000000000111000000000000001000000000
000001000000000000000000000000001100000000000000000000
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000000000
000010000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000001001111000110000100
000000000000001101100000000000001100001111000001100110
000000100000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 7 6
000010100000000111000000000000000001000000001000000000
000001000000000001000000000000001011000000000000001000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000001000000000111000000000000001000000000
000000001110000000000000000000100000000000000000000000
000000000000000000000011100000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000010100001010000000000000000000001000000001000000000
000001000100100000000000000000001110000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000001110000000000010000000001111000000000000000000
000000100000000101000010100001000000000000001000000000
000000001000000101000010100000001000000000000000000000

.logic_tile 8 6
000010000000001001100000010001101110000011111000000000
000001001000000001000010000000101000000011110000010001
000000000000000000000011100000001100000011111000000000
000000000000000000000100000000011000000011110000000001
000010000000001000000000000000001000111100001000000000
000001000000000111000000000000000000111100000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000100000000000010000000000000000000000000000
000000001000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000000011000100000000000000000000000000000000
000000000000000000000000000111001000111011110000000000
000010100000000000000000000000111010111011110000100001

.logic_tile 9 6
000000000001010101100000000101000001000000001000000000
000000000100100000000000000000001000000000000000010000
000000000000001000000000000000000000000000001000000000
000000000000000111000000000000001000000000000000000000
000000000000011000000000000000001000111100001000000000
000000001110000101000000000000000000111100000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000000000110011000000010000
111000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001001110011000000000000
000000000000001000000000010111001000001100111100000000
000000000000000001000010000000100000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100110000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000000001100110000101101000001100111100000000
000000000000000000000000000000100000110011000000000000
010000000000000000000000000000001001001100110100000000
100000000000000000000000000000001101110011000000000000

.logic_tile 12 6
000000000000001000000000000000001010000011111000000000
000000000000000001000000000000001000000011110000010000
000000001100000000000000000111001010000011111000000000
000000000000000000000000000000000000000011110000000000
000000000000001101100110110111001010000011111000000000
000000001010000101000010100000110000000011110000000000
000000000000001101100110110111001010000011111000000000
000000000000000101000010100000110000000011110000000000
000000000000000000000000000111111010000011111000000000
000000000000000000000000000000000000000011110000000000
000000001110000000000110000111111010000011111000000000
000000000000000000000000000000000000000011110000000000
000010100000000001100110010111111010000011111000000000
000000000000000000000010000000110000000011110000000000
000000000000001001100000010000011011000011111000000000
000000000000000001000010000000011101000011110000000000

.io_tile 13 6
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000010000000000000000001000000000
000000000000000000000010110000001001000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000110100001000000000000001000000000
000000000000000000000100000000101111000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010000000001000111100001000000000
000000000000000000000000000000000000111100000000000001
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000

.logic_tile 4 7
000000000000000000000110000000000000000000001000000000
000000000000000000000100000000001010000000000000001000
000000000000001000000000010000000000000000001000000000
000000001110001001000010010000001011000000000000000000
000000000000000001100000010001000000000000001000000000
000000000000000000100010010000100000000000000000000000
000000000000000001100110000001100001000000001000000000
000000000000000000100100000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000101000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000001001000000000000001110000000000000000000

.logic_tile 5 7
000000000000001000000000000000001000001100111101100011
000000000000000001000000000000001000110011000011110111
111000000000000000000000000000001000001100110111100011
000000000000000000000000000000001100110011000011000111
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000110010000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001011000000000000000000000000000000000000000
000001000001110011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000000010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 6 7
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000010000000000000011000001000000001000000000
000000000100000000000000000000101010000000000000000000
000000000000001000000000000011000000000000001000000000
000000000000000101000000000000100000000000000000000000
000000000001010001000000000011100001000000001000000000
000010000000000001000000000000001010000000000000000000
000000000000010001100110010101100001000000001000000000
000000000000000000100110010000001110000000000000000000
000000000000001000000110010011100000000000001000000000
000000000000001001000110010000100000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001010001100000000101100000000000001000000000
000000000100000000100000000000001010000000000000000000

.logic_tile 7 7
000000000001010000000000000011000001000000001000000000
000000000000100000000000000000001010000000000000010000
000000000000110000000000000000001000111100001000000000
000000000010110000000000000000000000111100000010000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000100000000111000000000000000000000000000000000000
000000001110000000100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000010000000000000011100000000000001000000000
000000001110000000000000000000000000000000000000001000
111000000000000001100000010111000000000000001000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000010000101000000000000001000000000
110000000000000001000100000000000000000000000000000000
000000000000001001000000000000000001000000001000000000
000000000000000001000010000000001011000000000000000000
000000000000000000000000000101101000001100111100000111
000000000110000000000000000000000000110011000010100110
000000000000000101000110000000001001001100111110000110
000000001100000000000000000000001000110011000010100101
000000000000000101100000000000001001001100111110000110
000000000000000000000000000000001001110011000010100101
010000000000000000000000000000001001001100111110000110
110000000000000000000000000000001101110011000010100101

.logic_tile 9 7
000010100000000000000111000000000001000000001000000000
000000000000000000000100000000001111000000000000001000
111000100000010111000111000000011110001100111110100011
000001000000100000000100000000011001110011000011100001
110000000001010011100111000011100001000000001000000000
110000000010000000000000000000001010000000000000000000
000000000000000011100011100011100001000000001000000000
000000000000000000100000000000001001000000000000000000
000010000000000000000111100000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001111000000000101000000000000001000000000
000000000000001011100000000000101101000000000000000000
000000000000000000000111000001100001000000001000000000
000000000000000000000000000000001100000000000000000000
110000000000000111100010100101100000000000001000000000
110000000000000000100100000000101101000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000001000001111000000000001100001000000001000000000
000000000110001111100000000000001111000000000000001000
000000000000000111000000000111000000000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000011110101100000000000001000000000
000000100000000001000111110000001000000000000000000000
000000000000100000000010000101100000000000001000000000
000000000001000001000110000000101011000000000000000000
000000000000000000000000010101100001000000001000000000
000000000000000000000011010000101110000000000000000000
000010100000000000000111100011000001000000001000000000
000001000000000000000110000000101101000000000000000000
000000000000000000000010000001000001000000001000000000
000000000000000000000111110000001101000000000000000000
000000000000100111100010000101000000000000001000000000
000000000001010000100100000000101010000000000000000000

.logic_tile 12 7
000010100000000011100111000111101000111100001000000000
000000000000000000100100000000000000111100000001010000
000000000000000011100111000111101000001011000000000010
000000001010000000000000000000101010001011000000100100
000000000000001111000011101101111100100000000000000000
000000000110000111000000001011001111000000000000000000
000000000000001011100111000101111010000000000000000000
000000000000000001100100001001101000000000100000000000
000010100000001101100110010001111000000010000000000000
000000000000011001100110000101101011000000000000000000
000010100000001001100110011011111111000010000000000000
000000000000001001000110001011001111000000000000000000
000000000000000001100110010111001100000010000000000000
000000000000000000100010010011111110000000000000000000
000000000000001001100110010011000000101001010000000000
000000000000001011100010010011100000000000000001000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010011010000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000111100000000000000000000000001000000000
000000000000000000000010010000001011000000000000001000
000000000000000111000000000101000000000000001000000000
000000000000000000100010010000000000000000000000000000
000000000000000001000011100000000000000000001000000000
000000000000001111100100000000001001000000000000000000
000000000000000000000011100001100000000000001000000000
000000000000000000000111110000101010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000101000000000000000000000

.logic_tile 2 8
000000000000000000000111100000000000000000001000000000
000000000000001111000100000000001000000000000000001000
000010100000001000000000010001100000000000001000000000
000001001110001111000011100000100000000000000000000000
000000000000000000000000010011000001000000001000000000
000000000000000000000011110000001101000000000000000000
000000000000000111100000000111000000000000001000000000
000000001100000000000000000000000000000000000000000000
000000000000000011100000000111100001000000001000000000
000000000000000001000000000000101010000000000000000000
000010100000010000000000010011000000000000001000000000
000001000000100000000011000000001011000000000000000000
000000000000000011100000000000000001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000001010000000000010011100000000000001000000000
000000001100100000000011000000101001000000000000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000001100000000001000001000000001000000000
000000000000000000100000000000001010000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000001101000000000000000000000000001000000000
000000000000000011000000000000001000000000000000001000
000011000000000000000000000111000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000101000011100000001010000000000000000000
000000000000100001000010000101100000000000001000000000
000010000100000000000000000000101100000000000000000000
000000000000000011100000000101000000000000001000000000
000000000000000000100000000000000000000000000000000000
000011100011010000000000000111000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000011100000000000001000111100001000000000
000000000000000000100000000000000000111100000000000100
000000100000000000000000000000000000000000000000000000
000011000110000000000000000000000000000000000000000000

.logic_tile 6 8
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000001110000000000000010000
000001000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100010100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000011100000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000001000000000010000000000000000001000000000
000000000000000111000011110000001001000000000000001000
000000000000000001100000000101000000000000001000000000
000000001110000000100000000000101010000000000000000000
000000000000001000000111100101000000000000001000000000
000000000000000111000100000000001111000000000000000000
000000000000011000000110010000000000000000001000000000
000000000000101001000110010000001101000000000000000000
000000000000000000000111100101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000001000000000000000000001000000000000000000000
000000000000000000000011100101100000000000001000000000
000000000000000000000100000000101000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 8 8
000000000000001000000000000000001000001100111110100011
000000000000000001000000000000001000110011000010110001
111000000000000000000000000111001000001100110110100010
000000000000001001000000000000000000110011000010100111
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101100000000000011110000011110000000000
010000000000000000000000000000000000000011110000100000

.logic_tile 9 8
000000000000000011100111000001000000000000001000000000
000000000000000000100111100000001110000000000000010000
111000000000000000000110100000000000000000001000000000
000000000000000000000000000000001001000000000000000000
010000000000000000000000000000001000111100001000000000
010000000000000000000000000000000000111100000000000100
000011000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000110000101
000000000000000011000000001001000000000010000001000101
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
010000001011000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000000000000001000111100001000100000
000000000000001001000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000010000000000000000000000000000
000000000000100000000011000000000000000000000000000000
000000000000100000000111100000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010101000000000101111010000000000
000000000000000000000000001001001010011111100000000000
000010100000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000010000000000000000001000000000
000000000000000000000011100000001001000000000000010000
000000000000000000000000000000001000111100001000000000
000000001100000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000001001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000111000011100001000001000000001000000000
000000000000000000000000000000101000000000000000010000
000010000000011000000111100000000001000000001000000000
000001000000100111000100000000001001000000000000000000
000000000000000101100111000011101000111111000000000000
000000000000000000000100000101001011010110000000000000
000000000000000111000010100000000000000000000000000000
000000001100000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000101111010100000010000000001
000000001100000000000000000001011111000000100000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010000111100000000000001000000000
000000000000000000000011100000001011000000000000000000
000000000000000001000010000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010000111100001000000001000000000
000000000000000001000000000000001011000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000001000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000001000000000000001110000000000000000000

.logic_tile 5 9
000010100000000000000111000000000001000000001000000000
000000000000000000000100000000001010000000000000001000
000000100010000111000000000000000001000000001000000000
000001000000000111000000000000001000000000000000000000
000000000000000011100000000000000000000000001000000000
000000000100000000000010000000001010000000000000000000
000011000000110001000000000001100000000000001000000000
000000000000000001000010000000001011000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000001000000000000001000000000000000000000
000000000100010000000000000000000001000000001000000000
000000000100000000000000000000001011000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000001000000000000001100000000000000000000
000000000100110000000000000000000000000000001000000000
000000000100000000000000000000001001000000000000000000

.logic_tile 6 9
000000000000001000000000010000000001000000001000000000
000000000000000011000011000000001010000000000000001000
000011000001011111000000010000000001000000001000000000
000000000110011011000011000000001011000000000000000000
000000000000001000000000010001100000000000001000000000
000000000000001011000011010000001000000000000000000000
000000000011001011100000010001000000000000001000000000
000000000100100011000011010000100000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000001100001000000001000000000
000000000110000000000000000000101000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001000000000000000000000
000010000011000001000000000111100000000000001000000000
000000000000100000000000000000001011000000000000000000

.logic_tile 7 9
000000000000000001100000000101000001000000001000000000
000000000000000000100000000000001010000000000000010000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000001000000000000000001000111100001000000000
000000000000001001000000000000000000111100000000000001
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000001000000001000000000
000000000000000101000000000000001000000000000000001000
000010000000000000000000000001100001000000001000000000
000000000110001001000010010000101100000000000000000000
000000000000000101000000010101000001000000001000000000
000000000000000111000011000000001100000000000000000000
000000000000001000000000010011100000000000001000000000
000000000100000011000011000000001011000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001100000000000000000000
000010000000000001000000000011100001000000001000000000
000000000100000001000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000110000000000000000000001100000000000000000000

.logic_tile 9 9
000000000000000000000011100000000001000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000001000000011100001100001000000001000000000
000000000000001011000000000000001111000000000000000000
000010100000000011100000000101100000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001111000000000000000000000000001000000000
000000000100001011000000000000001001000000000000000000
000010100000000001100000000000000001000000001000000000
000000000100000000100000000000001010000000000000000000
000000000000001000000000000001100001000000001000000000
000000000000000011000000000000001001000000000000000000
000000000000001000000000000111000001000000001000000000
000000000000001001000000000000001000000000000000000000
000000000000000000000000010001100000000000001000000000
000000000000000000000011000000001100000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000001000110000011100000000000001000000000
000000000000001101100000000000000000000000000000001000
000000000000000000000000000001000000000000001000000000
000000000000000000000010110000001101000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000001101000000000000001100000000000000000000
000000000000000001100000000001001110000011111000000000
000000000000001001000000000000001001000011110000000010
000000000000000000000010100001000000000000001000000000
000000000000001001000000000000000000000000000000000000
000000000000000101000000000101111000000011111000000000
000000000000000000000000000000011010000011110000100000
000000000000000001000000000111000000000000001000000000
000000000000000000100010010000100000000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001010000000000000000000

.logic_tile 12 9
000000000000000000000010100001100000000000001000000000
000000000000000000000100000000000000000000000000001000
000000000000000101000000000000000000000000001000000000
000000000000000000100000000000001001000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000101100000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000000010000000000000000001000000000
000000000000001011000011010000001101000000000000000000
000010100000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000011100000100000000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000011000000000000001110000000000000000000

.io_tile 13 9
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000001000000000000111000000000000001000000000
000000000000000111000000000000100000000000000000001000
000000000000000000000000000111000000000000001000000000
000000001100001111000000000000100000000000000000000000
000000000000000001000010000101100000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000001000010000001000000000000001000000000
000000000000000011000000000000001100000000000000000000
000000000000000001000010000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000011110000000000000000001000000000
000000000000000000000111100000001011000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 2 10
000000000000000000000111010000000000000000001000000000
000000000000000000000111110000001010000000000000001000
000000000000000011100111000101100001000000001000000000
000000000100000000000000000000001000000000000000000000
000000000000000011100111000001100000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000001010111100000010101000000000000001000000000
000000000000000000100011110000100000000000000000000000
000000100000000000000000000001000000000000001000000000
000000000000000000000000000000101001000000000000000000
000000100001000000000000000111100000000000001000000000
000001001110100000000000000000000000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101111000000000000000000
000010100000010001000010000000001000111100001000000000
000000001010000000000000000000000000111100000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100010000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001001000000000000010000
000000000000000000000000010000001000111100001000000000
000000000000000000000011100000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000101100000000101100000000000001000000000
000000000010000000000000000000001011000000000000010000
000000000010000000000000000101100001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000111000011100001001000101110000000000000
000000000000000000000000001011001010011110100000000100
000000001000000111000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000110010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001110010000000000000000000000000000000000000000

.logic_tile 6 10
000000000010001111100110100101100000000000001000000000
000000000010000111100100000000001000000000000000010000
111010001011010000000000000001000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000111000000000001001000111100001000000000
000000000000100000100010000000000000111100000000000000
000000000000011011100000000101001000000000000110000000
000000000000101011100011101101001001000000011000000010
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000011000000000000101100000000000001000000000
000000000000001101000000000000100000000000000000001000
000100000000000000000000000101000000000000001000000000
000100000000000000000000000000000000000000000000000000
000000000000001111000000000011100000000000001000000000
000000000000001101000000000000100000000000000000000000
000010000001010001000010010000000001000000001000000000
000001100000000000000011100000001111000000000000000000
000000000001000001000010000101000001000000001000000000
000000000000000000000000000000001010000000000000000000
000010100000000000000010000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000001000000000000000000000
000010100000000000000000000000000000000000001000000000
000001000000000000000010000000001101000000000000000000

.logic_tile 8 10
000000001110000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010000
000000000000000011100111000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000000100011100111010000000000000000000000000000
000010100001010000100111010000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000001000000000011111110000000000000000000
000000000000000000000010101111111101001000000000100000
000000000001000000000110010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000001100100000000010100011001010000000010000000000
000000000001010000000000001101011010000000000000000000
000000000000010000000000011000011101001000000000000000
000000001010000000000010101001011000000100000000000000

.logic_tile 9 10
000000000000000000000111010000001000111100001001000000
000001000010000000000111010000000000111100000000110000
000000000001011001100111011101100000010000100000000000
000000000000100001000111111011101101110000110000000001
000000000001011011100010101101111101010000000000100001
000000000000101011100110111001111000000000000000100000
000000001011001001000110111101111011110000100000000000
000000000000101011000011000001011010010000100000000000
000000000000000000000110000001001010000000000000000000
000000000000000000000000001001101010000001000000000000
000000000000010000000110010111001011010000000000000000
000000000001100000000010001101111001000000000000000000
000000000000000000000010000000011000000011000000000000
000000000000000000000000000000011111000011000000000000
000000000000000000000000000101011100101000000000000000
000000000000000000000000001101110000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000001001000011110111000000000010101011000000
000000000000000001100010000000001000000001010011110111
000010000000000001100110000000011110000011111000100000
000001000000001001000000000000011100000011110000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000001000000001000000000000001000001001001000000000000
000010000000000001000000001001101010000000000000000000
000000000000000001100000000001111001000000000000000000
000000000000000101000010101111101110100000000000000000
000000000000000101000000001011011001001000000000000000
000000000000000000000000000011001110000000000000000000
000000000000001101000110100000000000000000100000000000
000000000000000101000010000000001100000000000000000000
000000000000000101100010100011001110010000000000000000
000000000000000101000000001111101000000000000000000000

.logic_tile 12 10
000000000000001101100000000111001110000011111000100000
000000000000000101000000000000010000000011110000010000
111000000000001000000000000000000000000000001000000000
000000000000001011000000000000001000000000000000000000
110000000000000000000110110000001000111100001000000100
110000000000000000000010000000001000111100000000000000
000000000000000000000000000001101000110001100100100000
000000001010100000000000000000001100110001100000000100
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000100001000000000000000000000001000000100100000100
000000000000000000000000000000001110000000000000100000
000000000000001000000111010000000000000000000000000000
000000000000000001000011010000000000000000000000000000
000000000000001000000000000101011000000010100000000000
000000001000101011000000001101100000010110100000100000

.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000001100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000101100000000000000010000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000111110000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000111000111000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000111000111100000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000001000011100001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001011100000000000000000000000001000000000
000000000000001011100011100000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000010000000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000

.ramb_tile 3 11
010000001110000000000000000000000000000000
001000010010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000001100000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000100000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000100100000000000000000000000000000
001000000100010000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000111100000000111000000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000111100000000000000000000000001000000000
000000000000000000100000000000001101000000000000000000
000000000000000001000010000001100001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000111000000000111100001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000001000010000001100000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000001000010000000000001000000001000000000
000000000000000001000000000000001110000000000000000000

.logic_tile 5 11
000000000000000000000111000000000001000000001000000000
000000000000000000000100000000001101000000000000001000
000000000000000011100000000111000000000000001000000000
000000000000010000100000000000001110000000000000000000
000000000000000011100000000000000000000000001000000000
000000000000000000100000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001101100110100001100000000000001000000000
000000000000000111100100000000001100000000000000000000
000000000000000101100000000000000000000000001000000000
000000000000000000100010000000001100000000000000000000
000000000000001011000000000011000000000000001000000000
000000000000000111000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000

.logic_tile 6 11
000000000000001000000000001011111000101001110000100000
000000000000001111000010101011111000010110100000000000
000000000000000011100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111100000100000010000000000
000000000000000000000010000000001101100000010000000000
000000000001000000000000001001011111101000000000000000
000000000000100000000000000001111100000100000000000000
000000000000010000000110010000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000000000001111000010010000000000000000000000000000
000000000000000111000110000000000000000000000000000000
000000000000000000000000010101001101000110100000000000
000000000000000000000011110000111100000110100000000000
000000000000000000000010100111100001100000010000000000
000000000100000001000100001111101000000000000000000000

.logic_tile 7 11
000000000000001000000000010101000001000000001000000000
000000000000001001000011000000001010000000000000010000
000000000000001111000000000001100001000000001000000000
000000000000001011100000000000001000000000000000000000
000000000000000000000000000011101000100010110000000000
000000000000000111000000001001001000101001110000000000
000010000000000111000000000000000000000000000000000000
000000001010000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000001001000000000000000000001000000001000000000
000000000000001111000000000000001011000000000000001000
000000000000000000000111000001000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000001111000000000000100000000000000000000000
000000000000000000000010000111000000000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000001000000000010101000000000000001000000000
000000000000001101000010110000001100000000000000000000
000000000000000000000000010011000000000000001000000000
000000000000000000000010110000101010000000000000000000
000000000000000000000110110111100000000000001000000000
000000000000100000000010100000000000000000000000000000
000010000000001000000000000011100000000000001000000000
000001000000001101000000000000101010000000000000000000

.logic_tile 9 11
000000000000001000000110000101100000000000001000000000
000000000000000011000000000000100000000000000000001000
111000000000000000000011100000000001000000001000000000
000000000000000000000000000000001001000000000000000000
110000000000000000000000000111001000001100111110100000
010000000000000000000010000000100000110011000000100110
000000000000100000000000000000001000001100111110100000
000000000000000000000010000000001001110011000000100110
000000000000000001000010010011100000000000001000000000
000000000000000000000011010000001000000000000000000000
000000000000000111000000000111100000000000001000000000
000000000000000000100000000000101011000000000000000000
000000000000000000000000010011000000000000001000000000
000000000000000000000010000000000000000000000000000000
110000000000000111100111000111100000000000001000000000
110000000000000000100100000000101101000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000100000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000001000000001000000000
000000000000000000000010110000001101000000000000001000
000000000000000101000010100000011100001100111000000000
000000000000000000100100000000011100110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000100000000000000011001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000001011100000000001101000001100111000000000
000000000000000101000010100000100000110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000010100000000000110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000010100000001000110011000000000000

.logic_tile 12 11
000000000000000000000000010101001111111100000100000010
000000000000000000000010100101111010111000100001000000
111000000001001000000010111101011000010111100100000000
000000000100000101000110100111011011100001010000100000
110000000000000011100000001101011011011111000100100000
010000000000000000000010101101111101001011000000000000
000000000000000101100110110000000000000000000000000000
000000000010000000000011000000000000000000000000000000
000000000000000001100000000101011011011111000100000000
000000000110000000000011001001111100001011000000100000
000000000000000000000000010101011000001111000100000000
000000000000000111000011011101001110000111010000100000
000000000000001000000000010000001100000011110000000000
000000000000001011000011010000000000000011110000000100
000000000000001000000000000000000001000000100000000000
000000000000001011000000000000001001000000000000000000

.io_tile 13 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000111000000000011100000000000001000000000
001000000000001011000000000000000000000000000000001000
000000000000001000000000000111000001000000001000000000
000000000000001011000011100000101011000000000000000000
000000000000000000000000000011000001000000001000000000
001000000000000111000011100000101001000000000000000000
000000000000000000000000010111000000000000001000000000
001000000000000000000011010000101011000000000000000000
000000000000000000000111100011000000000000001000000000
001000000000000000000000000000101000000000000000000000
000000000000000001000000000000000000000000001000000000
001000000000000000000000000000001010000000000000000000
000000000000000000000111100111100001000000001000000000
001000000000000000000000000000001000000000000000000000
000000000000000000000000000111000000000000001000000000
001000000000001111000000000000101000000000000000000000

.logic_tile 2 12
010000000000000111000000010001100000000000001000000000
001000000000000000000011010000100000000000000000010000
000000000000000000000111000101000000000000001000000000
000000000000000000000100000000001000000000000000000000
000000000000000001000000000111001000101110000000000000
001000000000000000000000001001001101101101010010000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000

.logic_tile 4 12
010001000000000000000000000000000001000000001000000000
001000000000001111000000000000001110000000000000010000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000000000111001000110011110000000000
001000000000000000000000000011101000100001010000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011110000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000001010001000010000000000000000000000000000000
001000000000100000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000101000001000000001000000000
001000000000000000000000000000001010000000000000010000
000000000000000000000000000101100000000000001000000000
000100001010000000000000000000101010000000000000000000
000000000000001000000000010000001000111100001000000000
001000000000001111000010100000000000111100000000000000
000000000001011111000011100000000000000000000000000000
001000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001011000000000000000000000000000000000000000
001000001010000011000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000111011101100000000000000000
001000000000000000000000001101001010000000000000000000

.logic_tile 6 12
010000000000000000000111000101100000000000001000000000
001000000000000000000100000000000000000000000000001000
000000000000000000000111000011000000000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000111000011100000000001000000001000000000
001000000000000111000000000000001010000000000000000000
000000000000001011100000000011000000000000001000000000
001000000000001011100011100000001010000000000000000000
000000000000000000000000000011100000000000001000000000
001000000000000001000000000000001010000000000000000000
000000000000000111000000000011000001000000001000000000
001000000000000000100000000000001001000000000000000000
000000000000000000000000000101100000000000001000000000
001000000000000000000000000000101100000000000000000000
000000000000000000000000000101000001000000001000000000
001000000000000000000000000000101100000000000000000000

.logic_tile 7 12
010000000000001011100000000011100000000000001000000000
001000000000000111000000000000000000000000000000001000
000000000001010000000000000111100000000000001000000000
000000000000100000000000000000101010000000000000000000
000000000000001000000000000101000000000000001000000000
001000000000000111000000000000001110000000000000000000
000000000000000011100000000111000000000000001000000000
001000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000100000000000000000001010000000000000000000
000000000000000001000000000001000000000000001000000000
001000000001000000000000000000001000000000000000000000
000000000000000001000010000000001000111100001000000000
001001000000000000000000000000000000111100000000000000
000000000000100000000010000000000000000000000000000000
001000000000010000000000000000000000000000000000000000

.logic_tile 8 12
010000000000000000000000000000000001000000001000000000
001000000000000000000000000000001000000000000000010000
000000000000001000000000010101100000000000001000000000
000000000000001011000010100000001011000000000000000000
000000000000000111100110001111001000100010110010000000
001000000000000000100111101001101010101001110000000000
000000000000000111100000000000000000000000000000000000
001000000001010000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000001000000000
001000000000000000000000000000001010000000000000010000
000000000000000000000000000101000001000000001000000000
000000001110000000000000000000101010000000000000000000
000000000000000111000111000000001000111100001000000000
001000000000000000010000000000000000111100000000000000
000000000000001000000000000000000000000000000000000000
001000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000010000001001001100111000000000
001000000000000000000010010000001110110011000000010000
000000000000001000000000001000001000001100110000000000
000000000000001001000000001011000000110011000000000000
000000000000000000000000001000000000010110100000000000
001000000000000000000000000001000000101001010000100000
000000001110000001100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000110100001000000010110100010000000
001000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101100000000101100000010110100000000000
001000000000000000000000000000000000010110100000000010

.logic_tile 12 12
010000000000000101100010100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000011100011001001101100000100100000
111000000000000101000011100011111100111100010000100000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000110010000000000000000000000000000
001000000000001101000111000000000000000000000000000000
000000000000001000000000000011101100101000010100000100
001000000000001011000000000111001010010110110001100000
000000000000001000000000000000001010000011110000000000
001000000000000011000000000000010000000011110000100000
000001000000001000000000001011001100111100000100000100
001000000000001011000000000111011000111000100001000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000000001000111100001000000000
001000000000000000000000000000000000111100000000010000
000000000000001101000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000001011000000000000000000000000000000000000
000000000000000000000000001111011111000000000000000000
001000000000000000000010001111001110100000000000000000
000000000000000000000000001011011001100000000000000001
001000000000000000000000000101101000000000000010000000
000000000000000000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
001000000000000001000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000011100000000000000000001000000000
001000000000000000000011100000001111000000000000001000
000000000000001111100000000001100000000000001000000000
000000000000001011100011100000001011000000000000000000
000000000000000000000000000101000000000000001000000000
001000000000000111000011100000000000000000000000000000
000000000000000111000011100101100000000000001000000000
001000000000000000000000000000001011000000000000000000
000000000000000000000000000101000001000000001000000000
001000000000000000000000000000101011000000000000000000
000000000000000000000000000001000000000000001000000000
001000000000000000000000000000101001000000000000000000
000000000000000000000010000111100001000000001000000000
001000000000000000000000000000001001000000000000000000
000000000000000000000000000001000001000000001000000000
001000000000000001000000000000101000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000011100000000000001000000000
001000000000000000000000000000100000000000000000001000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010000000000001000000001000000000
001000000000000001000000000000001010000000000000000000
000000000000000001000010000101100000000000001000000000
001000000000000000000000000000101111000000000000000000
000000000000000000000010000101000000000000001000000000
001000000000000001000010000000000000000000000000000000
000000000000000000000010000000000000000000001000000000
001000000000000000000000000000001101000000000000000000
000000000000000000000000000111000000000000001000000000
001000000000000000000010000000101100000000000000000000
000000000000000000000000000011000000000000001000000000
001000000000000000000000000000101111000000000000000000

.logic_tile 5 13
010000000110001000000000000000000000000000001000000000
001000000000000011000000000000001010000000000000001000
000000000000000011110111000111100000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000001000111000011100001000000001000000000
001000001110000000000000000000101011000000000000000000
000000000000000111000011100101000000000000001000000000
001000000000000000000000000000101110000000000000000000
000000000000000000000000000001100000000000001000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000110100101100001000000001000000000
001000000000000000000100000000001001000000000000000000
000000001000000101100000000000000000000000001000000000
001000000000000001100000000000001000000000000000000000
000000000000000101100000000111000000000000001000000000
001000000000000000100000000000000000000000000000000000

.logic_tile 6 13
010000000000000011100000000001000000000000001000000000
001000000000000111100000000000001000000000000000010000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
001000000000000000000000000000000000111100000000000000
000000000000000000000111000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000000000001100000000000001000000000
001000000000000000000010010000000000000000000000001000
000000000000001111100000010001000000000000001000000000
000000000000001001000011010000100000000000000000000000
000000000000000001000000000000000001000000001000000000
001000000000000000000000000000001000000000000000000000
000000000000000000000000000111100001000000001000000000
001000000000000111000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000001000000000
001000000000000000000000000000001110000000000000000000
000000000000000000000000000111100001000000001000000000
001000000000000001000000000000101001000000000000000000
000000000000000001000010000101000001000000001000000000
001000000000000000000010000000001010000000000000000000

.logic_tile 8 13
010000000000000001100000000111000000000000001000000000
001000000000001111000000000000001000000000000000001000
000000000000000111000000000101101010000011111010000000
000000000000000000000000000000011000000011110000000000
000000000000000000000011100011000001000000001000000000
001000000000000000000100000000001100000000000000000000
000000000000000001000011100011100000000000001000000000
001000000000000000000000000000101111000000000000000000
000000000000001101100000010001100000000000001000000000
001000000000001101000010110000001111000000000000000000
000000000000000101100000000101100001000000001000000000
001000000000000001000010000000101110000000000000000000
000000000000000000000110110011100000000000001000000000
001000000000000001000010100000001100000000000000000000
000000000000001000000000010011000001000000001000000000
001000000000000101000010100000101111000000000000000000

.logic_tile 9 13
010000000000000000000000010000000000000000001000000000
001000000000000000000011110000001010000000000000001000
000000000000000111000111100000001010110011001000000000
000000000000000000000000000000001111110011000000000000
000000000000000101100000000001101000101010101000000000
001000000000000000000010010000100000101010100000000000
000000000000001000000111000001001001110011001000000000
001000000000001111000100000000101000001100110000000000
000000000000000000000000000101001001110011001000000000
001000001110000000000000000000101011001100110000000000
000000000000001111000000000000001001110011001000000000
001000000000001011000000000000001010110011000000000000
000000001110000000000000000011101000101010101000000000
001000001100000000000011110000000000101010100000000000
000000000000000000000000000011101000101010101000000000
001000000000000000000000000000000000101010100000000000

.ramb_tile 10 13
010000001110000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000001000000001000000000
001000001110000000000000000000001000000000000000001000
000000000000001011100000000101100000000000001000000000
000000000000010111100000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
001000000000000000000010010000000000000000000000000000
000000000000000011100000000000000001000000001000000000
001000000000001001100000000000001111000000000000000000
000000001000000000000000010001100000000000001000000000
001000000000000000000011100000001111000000000000000000
000000000000000000000000000111100001000000001000000000
001000000000000000000000000000001000000000000000000000
000000000000000000000010000111000000000000001000000000
001000000000000001000000000000000000000000000000000000
000000000000000001000000000011000000000000001000000000
001000000000000000000010000000100000000000000000000000

.logic_tile 12 13
010000000000000111000000000101100000000000001000000000
001000000000000000000010100000100000000000000000001000
000000000000001000000000000101000000000000001000000000
000010000000010011000000000000001011000000000000000000
000000000000000111000000010111001000001100111000000000
001000000000000000000011110000101010110011000000100000
000001000000000000000000000001001000001100111000000000
001000000000000000000010100000101000110011000000000000
000000000000000000000000000011101000001100111000000000
001000000000000000000000000000101010110011000000100000
000000000010000001100110000101001001001100111000000000
001000000000000000100100000000001110110011000000100000
000000000000000000000000010001001001001100111000000000
001000000000000000000010010000001000110011000000100000
000000000000000000000000000101001001001100111000000000
001010000000000011000000000000001100110011000000100000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101101110000000000000000000
000000000000000000000000001101011101001000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000101111000000000000010000
000000000000000000000111100000001000111100001000000000
000000000000000000000100000000000000111100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000010000000000000000000000001000000000
000000000000000000000000000000001111000000000000010000
000000000000000000000000000111100000000000001000000000
000000000000000000010000000000001010000000000000000000
000000000000001001000000010101001000110011110000100000
000000000000001011100010010101101110100001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000101000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000110000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000111010101100000000000001000000000
000000000000000111000111110000100000000000000000001000
000000000000000000000011100001000000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000001000000000010001100000000000001000000000
000000000000000011000011000000101001000000000000000000
000000000000000001000000000001000000000000001000000000
000000000000000000000010000000101010000000000000000000
000000000001010000000000000001000000000000001000000000
000000000000100000000000000000100000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000011100000000001000000000000001000000000
000000000000000000100000000000001010000000000000010000
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000101100000000000000010000
000000000000000000000110000011000001000000001000000000
000000000000000000000100000000001111000000000000000000
000000000000000000000000000000001100000011111000000000
000000000000000000000000000000001101000011110000000000
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000000000
000000000000001101100000010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000011001000101010101000000000
000000000000000000000000000000100000101010100000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000100
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000101101000001100111000100000
000000000000000000000011100000001001110011000000010000
000000000000000000000000001000001001001100110000100000
000000000000000000000000001101001010110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000011100000100000000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000000001000000000000001110000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000011100000001011000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000001000000000000000000000000001000000000
000000000000000001000010000000001110000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000001000010000000000000000000000000000000
000000000000000001000000000101000001000000001000000000
000000000000000000000000000000101011000000000000000000

.logic_tile 5 15
000000000000000000010000000011000000000000001000000000
000000000000000111000011100000100000000000000000001000
000000000000001000000000000111100000000000001000000000
000000000000001011010000000000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000111000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110000000000000000001000000000
000000000000000000000110110000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000001101000011100000000000000000000000000000
000000000000000101100000000011000000000000001000000000
000000000000000000100000000000101111000000000000000000

.logic_tile 6 15
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101011000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 3 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O_$glb_sr
.sym 7 CLK$SB_IO_IN_$glb_clk
.sym 407 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1
.sym 451 $PACKER_VCC_NET
.sym 487 CLK$SB_IO_IN
.sym 634 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1
.sym 642 h_count[1]
.sym 644 h_count[6]
.sym 646 h_count[7]
.sym 658 h_count[2]
.sym 660 h_count[3]
.sym 662 h_count[4]
.sym 664 h_count[5]
.sym 699 $PACKER_VCC_NET
.sym 755 h_count[9]
.sym 830 CLK$SB_IO_IN
.sym 836 CLK$SB_IO_IN
.sym 854 CLK$SB_IO_IN
.sym 861 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0
.sym 1090 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2
.sym 1099 $PACKER_VCC_NET
.sym 1126 h_count[1]
.sym 1136 h_count[0]
.sym 1248 h_count[8]
.sym 1249 $PACKER_VCC_NET
.sym 1250 h_count[9]
.sym 1316 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0
.sym 1320 h_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 1321 h_count_SB_DFFSR_Q_R
.sym 1331 h_count[6]
.sym 1357 $PACKER_VCC_NET
.sym 1363 $PACKER_VCC_NET
.sym 1435 h_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[3]
.sym 1885 VGA_HS$SB_IO_OUT
.sym 1913 $PACKER_GND_NET
.sym 2069 VGA_HS_SB_LUT4_O_I2
.sym 2091 h_count[4]
.sym 2094 h_count[7]
.sym 2097 h_count[5]
.sym 2103 h_count[6]
.sym 2105 h_count[8]
.sym 2106 h_count[9]
.sym 2122 VGA_VS$SB_IO_OUT
.sym 2125 h_count[0]
.sym 2240 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0
.sym 2248 h_count[5]
.sym 2253 $PACKER_VCC_NET
.sym 2256 h_count[4]
.sym 2273 $PACKER_VCC_NET
.sym 2381 h_count[8]
.sym 2382 h_count[6]
.sym 2385 h_count[9]
.sym 2392 h_count[7]
.sym 2393 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 2395 h_count[3]
.sym 2396 h_count[6]
.sym 2397 h_count[4]
.sym 2398 h_count[7]
.sym 2399 h_count[5]
.sym 2400 h_count[2]
.sym 2402 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1
.sym 2403 h_count[7]
.sym 2414 h_count[8]
.sym 2424 h_count[1]
.sym 2425 h_count[3]
.sym 2427 h_count[4]
.sym 2428 h_count[2]
.sym 2432 h_count[6]
.sym 2436 h_count[0]
.sym 2437 h_count[5]
.sym 2438 $PACKER_VCC_NET
.sym 2441 h_count[7]
.sym 2448 $PACKER_VCC_NET
.sym 2454 $nextpnr_ICESTORM_LC_67$O
.sym 2456 h_count[0]
.sym 2460 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2462 h_count[1]
.sym 2463 $PACKER_VCC_NET
.sym 2466 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2468 $PACKER_VCC_NET
.sym 2469 h_count[2]
.sym 2472 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2475 h_count[3]
.sym 2478 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2480 h_count[4]
.sym 2484 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2486 h_count[5]
.sym 2490 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2492 h_count[6]
.sym 2496 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2498 $PACKER_VCC_NET
.sym 2499 h_count[7]
.sym 2506 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 2518 h_count[1]
.sym 2552 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2559 h_count[9]
.sym 2564 $PACKER_VCC_NET
.sym 2567 h_count[8]
.sym 2589 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI
.sym 2591 h_count[8]
.sym 2595 $nextpnr_ICESTORM_LC_68$I3
.sym 2597 h_count[9]
.sym 2598 $PACKER_VCC_NET
.sym 2605 $nextpnr_ICESTORM_LC_68$I3
.sym 2653 h_count[9]
.sym 2655 h_count[8]
.sym 2661 h_count[8]
.sym 2692 h_count[4]
.sym 2693 $PACKER_VCC_NET
.sym 2694 h_count[5]
.sym 2696 h_count[2]
.sym 2697 h_count[8]
.sym 2698 h_count[7]
.sym 2699 $PACKER_VCC_NET
.sym 2701 $PACKER_VCC_NET
.sym 2702 h_count[1]
.sym 2704 h_count[6]
.sym 2706 h_count[3]
.sym 2707 $PACKER_VCC_NET
.sym 2724 $nextpnr_ICESTORM_LC_80$O
.sym 2726 h_count[1]
.sym 2730 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2732 h_count[2]
.sym 2733 $PACKER_VCC_NET
.sym 2736 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2738 h_count[3]
.sym 2742 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2744 h_count[4]
.sym 2748 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2751 h_count[5]
.sym 2754 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2756 $PACKER_VCC_NET
.sym 2757 h_count[6]
.sym 2760 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2762 $PACKER_VCC_NET
.sym 2763 h_count[7]
.sym 2766 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_CI
.sym 2768 $PACKER_VCC_NET
.sym 2769 h_count[8]
.sym 2776 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2
.sym 2791 $PACKER_VCC_NET
.sym 2795 $PACKER_VCC_NET
.sym 2797 $PACKER_VCC_NET
.sym 2808 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1
.sym 2822 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_CI
.sym 2829 h_count[9]
.sym 2859 $nextpnr_ICESTORM_LC_81$I3
.sym 2862 h_count[9]
.sym 2869 $nextpnr_ICESTORM_LC_81$I3
.sym 2917 h_count[8]
.sym 2920 h_count[8]
.sym 2928 h_count[9]
.sym 2931 h_count[8]
.sym 2933 h_count[2]
.sym 2935 h_count[6]
.sym 2937 h_count[4]
.sym 2938 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 2939 h_count[5]
.sym 2940 $PACKER_VCC_NET
.sym 2941 h_count[3]
.sym 2942 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1
.sym 2943 h_count[7]
.sym 2949 h_count[9]
.sym 2963 h_count[6]
.sym 2964 h_count[3]
.sym 2967 h_count[8]
.sym 2968 $PACKER_VCC_NET
.sym 2970 h_count[4]
.sym 2971 h_count[2]
.sym 2973 h_count[1]
.sym 2976 h_count[7]
.sym 2977 h_count[5]
.sym 2994 $nextpnr_ICESTORM_LC_73$O
.sym 2997 h_count[1]
.sym 3000 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3002 h_count[2]
.sym 3006 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3009 h_count[3]
.sym 3012 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3014 $PACKER_VCC_NET
.sym 3015 h_count[4]
.sym 3018 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3021 h_count[5]
.sym 3024 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3027 h_count[6]
.sym 3030 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3032 h_count[7]
.sym 3033 $PACKER_VCC_NET
.sym 3036 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_CARRY_CO_CI
.sym 3038 $PACKER_VCC_NET
.sym 3039 h_count[8]
.sym 3046 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 3051 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 3056 h_count[4]
.sym 3061 h_count[1]
.sym 3063 h_count[8]
.sym 3064 h_count[7]
.sym 3065 h_count[5]
.sym 3067 h_count[6]
.sym 3070 h_count[3]
.sym 3092 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_CARRY_CO_CI
.sym 3099 h_count[9]
.sym 3129 $nextpnr_ICESTORM_LC_74$I3
.sym 3132 h_count[9]
.sym 3139 $nextpnr_ICESTORM_LC_74$I3
.sym 3186 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I0
.sym 3192 h_count[8]
.sym 3193 h_count[9]
.sym 3194 h_count[7]
.sym 3196 h_count[3]
.sym 3198 h_count[4]
.sym 3200 h_count[5]
.sym 3203 h_count[7]
.sym 3204 h_count[4]
.sym 3208 h_count[1]
.sym 3210 h_count[0]
.sym 3212 h_count[5]
.sym 3213 h_count[6]
.sym 3214 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 3215 h_count[8]
.sym 3217 h_count[3]
.sym 3219 h_count[7]
.sym 3220 h_count[9]
.sym 3221 h_count[5]
.sym 3225 h_count[4]
.sym 3232 $PACKER_VCC_NET
.sym 3236 $PACKER_VCC_NET
.sym 3241 h_count[2]
.sym 3243 h_count[6]
.sym 3244 $PACKER_VCC_NET
.sym 3245 h_count[4]
.sym 3247 h_count[5]
.sym 3249 h_count[3]
.sym 3251 h_count[7]
.sym 3258 h_count[0]
.sym 3259 h_count[1]
.sym 3264 $nextpnr_ICESTORM_LC_0$O
.sym 3266 h_count[0]
.sym 3270 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3272 h_count[1]
.sym 3276 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3278 $PACKER_VCC_NET
.sym 3279 h_count[2]
.sym 3282 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3284 $PACKER_VCC_NET
.sym 3285 h_count[3]
.sym 3288 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3291 h_count[4]
.sym 3294 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3296 h_count[5]
.sym 3300 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3303 h_count[6]
.sym 3306 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3308 $PACKER_VCC_NET
.sym 3309 h_count[7]
.sym 3327 h_count[1]
.sym 3329 $PACKER_VCC_NET
.sym 3332 $PACKER_VCC_NET
.sym 3335 $PACKER_VCC_NET
.sym 3336 $PACKER_VCC_NET
.sym 3339 h_count[2]
.sym 3341 h_count[8]
.sym 3343 h_count[9]
.sym 3349 h_count[0]
.sym 3350 h_count[1]
.sym 3362 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3383 h_count[8]
.sym 3385 h_count[9]
.sym 3386 $PACKER_VCC_NET
.sym 3399 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 3401 $PACKER_VCC_NET
.sym 3402 h_count[8]
.sym 3405 $nextpnr_ICESTORM_LC_1$I3
.sym 3407 h_count[9]
.sym 3408 $PACKER_VCC_NET
.sym 3415 $nextpnr_ICESTORM_LC_1$I3
.sym 3451 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 3465 h_count[2]
.sym 3473 h_count[2]
.sym 3477 h_count[3]
.sym 3479 $PACKER_VCC_NET
.sym 3480 h_count[6]
.sym 3481 h_count[2]
.sym 3482 h_count[4]
.sym 3483 h_count[7]
.sym 3484 h_count[5]
.sym 3494 h_count[9]
.sym 3502 h_count[6]
.sym 3503 h_count[9]
.sym 3506 h_count[8]
.sym 3508 h_count[4]
.sym 3510 h_count[7]
.sym 3512 h_count[5]
.sym 3516 h_count[3]
.sym 3521 $PACKER_VCC_NET
.sym 3523 h_count[2]
.sym 3529 $PACKER_VCC_NET
.sym 3530 $PACKER_VCC_NET
.sym 3534 $nextpnr_ICESTORM_LC_31$O
.sym 3536 h_count[2]
.sym 3540 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3542 $PACKER_VCC_NET
.sym 3543 h_count[3]
.sym 3546 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3548 $PACKER_VCC_NET
.sym 3549 h_count[4]
.sym 3552 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3554 $PACKER_VCC_NET
.sym 3555 h_count[5]
.sym 3558 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3560 $PACKER_VCC_NET
.sym 3561 h_count[6]
.sym 3564 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3567 h_count[7]
.sym 3570 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI
.sym 3572 $PACKER_VCC_NET
.sym 3573 h_count[8]
.sym 3576 $nextpnr_ICESTORM_LC_32$I3
.sym 3578 $PACKER_VCC_NET
.sym 3579 h_count[9]
.sym 3610 h_count_SB_DFFSR_Q_R
.sym 3632 $nextpnr_ICESTORM_LC_32$I3
.sym 3641 h_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 3642 h_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[3]
.sym 3649 h_count[1]
.sym 3655 h_count[0]
.sym 3661 h_count[3]
.sym 3665 h_count[2]
.sym 3666 h_count[4]
.sym 3668 h_count[5]
.sym 3673 $nextpnr_ICESTORM_LC_32$I3
.sym 3694 h_count[5]
.sym 3695 h_count[3]
.sym 3696 h_count[4]
.sym 3697 h_count[2]
.sym 3700 h_count[1]
.sym 3701 h_count[0]
.sym 3702 h_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[3]
.sym 3703 h_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 3720 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 3733 h_count_SB_DFFSR_Q_R
.sym 3741 h_count[8]
.sym 3785 h_count[9]
.sym 3786 h_count[6]
.sym 3791 h_count[7]
.sym 3799 h_count[8]
.sym 3835 h_count[6]
.sym 3836 h_count[9]
.sym 3837 h_count[7]
.sym 3838 h_count[8]
.sym 3868 $PACKER_VCC_NET
.sym 4212 VGA_HS$SB_IO_OUT
.sym 4215 VGA_VS$SB_IO_OUT
.sym 4227 VGA_HS$SB_IO_OUT
.sym 4229 VGA_VS$SB_IO_OUT
.sym 4281 h_count[5]
.sym 4283 h_count[4]
.sym 4285 h_count[9]
.sym 4286 h_count[7]
.sym 4293 VGA_HS_SB_LUT4_O_I2
.sym 4294 h_count[6]
.sym 4296 h_count[8]
.sym 4297 $PACKER_VCC_NET
.sym 4311 $nextpnr_ICESTORM_LC_79$O
.sym 4314 h_count[4]
.sym 4317 VGA_HS_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4319 h_count[5]
.sym 4323 VGA_HS_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4326 h_count[6]
.sym 4329 VGA_HS_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4332 h_count[7]
.sym 4335 VGA_HS_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 4337 h_count[8]
.sym 4338 $PACKER_VCC_NET
.sym 4341 VGA_HS_SB_LUT4_O_I3
.sym 4343 h_count[9]
.sym 4349 VGA_HS_SB_LUT4_O_I2
.sym 4351 VGA_HS_SB_LUT4_O_I3
.sym 4409 $PACKER_VCC_NET
.sym 4410 $PACKER_VCC_NET
.sym 4413 h_count[9]
.sym 4414 $PACKER_VCC_NET
.sym 4417 $PACKER_VCC_NET
.sym 4418 $PACKER_VCC_NET
.sym 4420 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0
.sym 4442 $PACKER_VCC_NET
.sym 4449 h_count[9]
.sym 4450 $PACKER_VCC_NET
.sym 4451 h_count[7]
.sym 4452 h_count[6]
.sym 4454 h_count[8]
.sym 4455 h_count[4]
.sym 4457 h_count[5]
.sym 4467 $PACKER_VCC_NET
.sym 4474 $nextpnr_ICESTORM_LC_77$O
.sym 4477 h_count[4]
.sym 4480 VGA_HS_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4482 h_count[5]
.sym 4483 $PACKER_VCC_NET
.sym 4486 VGA_HS_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4488 h_count[6]
.sym 4489 $PACKER_VCC_NET
.sym 4492 VGA_HS_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4494 h_count[7]
.sym 4498 VGA_HS_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 4500 h_count[8]
.sym 4501 $PACKER_VCC_NET
.sym 4504 $nextpnr_ICESTORM_LC_78$I3
.sym 4507 h_count[9]
.sym 4514 $nextpnr_ICESTORM_LC_78$I3
.sym 4533 SW3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 4537 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 4540 h_count[6]
.sym 4547 h_count[7]
.sym 4569 h_count[6]
.sym 4572 h_count[9]
.sym 4576 $PACKER_VCC_NET
.sym 4577 h_count[7]
.sym 4578 h_count[8]
.sym 4580 $PACKER_VCC_NET
.sym 4581 h_count[4]
.sym 4583 $PACKER_VCC_NET
.sym 4584 $PACKER_VCC_NET
.sym 4591 h_count[5]
.sym 4597 $nextpnr_ICESTORM_LC_29$O
.sym 4600 h_count[4]
.sym 4603 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4605 $PACKER_VCC_NET
.sym 4606 h_count[5]
.sym 4609 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4612 h_count[6]
.sym 4615 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4617 $PACKER_VCC_NET
.sym 4618 h_count[7]
.sym 4621 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_CARRY_CO_CI
.sym 4623 $PACKER_VCC_NET
.sym 4624 h_count[8]
.sym 4627 $nextpnr_ICESTORM_LC_30$I3
.sym 4629 $PACKER_VCC_NET
.sym 4630 h_count[9]
.sym 4637 $nextpnr_ICESTORM_LC_30$I3
.sym 4660 h_count[8]
.sym 4670 h_count[9]
.sym 4675 h_count[0]
.sym 4682 h_count[1]
.sym 4693 h_count[0]
.sym 4703 h_count[1]
.sym 4706 h_count[6]
.sym 4708 h_count[7]
.sym 4709 h_count[4]
.sym 4710 h_count[2]
.sym 4714 $PACKER_VCC_NET
.sym 4715 h_count[3]
.sym 4719 h_count[5]
.sym 4720 $nextpnr_ICESTORM_LC_11$O
.sym 4722 h_count[0]
.sym 4726 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4728 h_count[1]
.sym 4732 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4734 $PACKER_VCC_NET
.sym 4735 h_count[2]
.sym 4738 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4740 h_count[3]
.sym 4741 $PACKER_VCC_NET
.sym 4744 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4746 h_count[4]
.sym 4750 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4752 h_count[5]
.sym 4756 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4758 $PACKER_VCC_NET
.sym 4759 h_count[6]
.sym 4762 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4764 h_count[7]
.sym 4765 $PACKER_VCC_NET
.sym 4789 VGA_VS$SB_IO_OUT
.sym 4790 h_count[0]
.sym 4796 h_count[9]
.sym 4800 $PACKER_VCC_NET
.sym 4806 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4816 h_count[8]
.sym 4818 h_count[9]
.sym 4826 $PACKER_VCC_NET
.sym 4843 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 4845 h_count[8]
.sym 4849 $nextpnr_ICESTORM_LC_12$I3
.sym 4851 $PACKER_VCC_NET
.sym 4852 h_count[9]
.sym 4859 $nextpnr_ICESTORM_LC_12$I3
.sym 4911 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4926 $PACKER_VCC_NET
.sym 4935 h_count[6]
.sym 4937 h_count[3]
.sym 4939 h_count[4]
.sym 4943 h_count[2]
.sym 4944 $PACKER_VCC_NET
.sym 4945 h_count[7]
.sym 4946 $PACKER_VCC_NET
.sym 4947 h_count[0]
.sym 4948 $PACKER_VCC_NET
.sym 4949 h_count[5]
.sym 4952 h_count[1]
.sym 4966 $nextpnr_ICESTORM_LC_86$O
.sym 4969 h_count[0]
.sym 4972 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4974 h_count[1]
.sym 4975 $PACKER_VCC_NET
.sym 4978 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4981 h_count[2]
.sym 4984 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4987 h_count[3]
.sym 4990 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4992 h_count[4]
.sym 4996 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4998 h_count[5]
.sym 4999 $PACKER_VCC_NET
.sym 5002 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5004 h_count[6]
.sym 5008 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5010 h_count[7]
.sym 5011 $PACKER_VCC_NET
.sym 5029 h_count[2]
.sym 5031 h_count[7]
.sym 5033 h_count[3]
.sym 5035 h_count[4]
.sym 5037 h_count[5]
.sym 5039 h_count[6]
.sym 5052 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5060 h_count[8]
.sym 5068 h_count[9]
.sym 5084 $PACKER_VCC_NET
.sym 5089 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI
.sym 5091 h_count[8]
.sym 5092 $PACKER_VCC_NET
.sym 5095 $nextpnr_ICESTORM_LC_87$I3
.sym 5097 h_count[9]
.sym 5105 $nextpnr_ICESTORM_LC_87$I3
.sym 5156 h_count[3]
.sym 5164 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2
.sym 5167 h_count[0]
.sym 5174 h_count[1]
.sym 5180 h_count[0]
.sym 5183 h_count[7]
.sym 5184 h_count[6]
.sym 5186 h_count[1]
.sym 5190 h_count[5]
.sym 5193 h_count[4]
.sym 5196 $PACKER_VCC_NET
.sym 5197 h_count[2]
.sym 5202 $PACKER_VCC_NET
.sym 5205 h_count[3]
.sym 5210 $PACKER_VCC_NET
.sym 5212 $nextpnr_ICESTORM_LC_90$O
.sym 5215 h_count[0]
.sym 5218 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5220 h_count[1]
.sym 5224 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5226 h_count[2]
.sym 5227 $PACKER_VCC_NET
.sym 5230 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5232 h_count[3]
.sym 5236 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5238 $PACKER_VCC_NET
.sym 5239 h_count[4]
.sym 5242 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5244 $PACKER_VCC_NET
.sym 5245 h_count[5]
.sym 5248 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5251 h_count[6]
.sym 5254 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5256 $PACKER_VCC_NET
.sym 5257 h_count[7]
.sym 5274 h_count[0]
.sym 5276 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 5280 h_count[1]
.sym 5281 h_count[6]
.sym 5282 h_count[4]
.sym 5283 h_count[7]
.sym 5284 h_count[5]
.sym 5286 $PACKER_VCC_NET
.sym 5292 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 5295 h_count[8]
.sym 5297 h_count[9]
.sym 5298 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5304 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 5306 $PACKER_VCC_NET
.sym 5307 h_count[8]
.sym 5310 h_count[9]
.sym 5312 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0
.sym 5314 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1
.sym 5316 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1
.sym 5318 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I0
.sym 5324 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2
.sym 5329 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 5335 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 5337 $PACKER_VCC_NET
.sym 5338 h_count[8]
.sym 5341 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3
.sym 5344 h_count[9]
.sym 5348 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0
.sym 5349 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2
.sym 5350 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1
.sym 5351 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3
.sym 5378 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 5379 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1
.sym 5380 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 5381 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I0
.sym 5397 h_count[2]
.sym 5399 h_count[0]
.sym 5401 h_count[8]
.sym 5403 h_count[9]
.sym 5409 $PACKER_VCC_NET
.sym 5428 $PACKER_VCC_NET
.sym 5429 h_count[7]
.sym 5431 h_count[4]
.sym 5433 h_count[5]
.sym 5435 h_count[3]
.sym 5437 h_count[6]
.sym 5439 $PACKER_VCC_NET
.sym 5440 $PACKER_VCC_NET
.sym 5455 h_count[8]
.sym 5457 h_count[9]
.sym 5458 $nextpnr_ICESTORM_LC_63$O
.sym 5461 h_count[3]
.sym 5464 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5466 $PACKER_VCC_NET
.sym 5467 h_count[4]
.sym 5470 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5472 h_count[5]
.sym 5476 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5478 h_count[6]
.sym 5482 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5484 h_count[7]
.sym 5485 $PACKER_VCC_NET
.sym 5488 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_CARRY_CO_CI
.sym 5490 h_count[8]
.sym 5494 $nextpnr_ICESTORM_LC_64$I3
.sym 5496 $PACKER_VCC_NET
.sym 5497 h_count[9]
.sym 5504 $nextpnr_ICESTORM_LC_64$I3
.sym 5521 $PACKER_VCC_NET
.sym 5550 h_count[1]
.sym 5552 h_count[3]
.sym 5554 h_count[5]
.sym 5556 h_count[2]
.sym 5558 $PACKER_VCC_NET
.sym 5560 h_count[0]
.sym 5561 h_count[7]
.sym 5562 h_count[4]
.sym 5563 h_count[6]
.sym 5581 $nextpnr_ICESTORM_LC_19$O
.sym 5584 h_count[0]
.sym 5587 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5590 h_count[1]
.sym 5593 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5595 h_count[2]
.sym 5599 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5602 h_count[3]
.sym 5605 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5608 h_count[4]
.sym 5611 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5614 h_count[5]
.sym 5617 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5619 h_count[6]
.sym 5620 $PACKER_VCC_NET
.sym 5623 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5626 h_count[7]
.sym 5653 h_count_SB_DFFSR_Q_R
.sym 5662 h_count[1]
.sym 5663 $PACKER_VCC_NET
.sym 5667 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5673 h_count[9]
.sym 5674 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 5679 h_count[8]
.sym 5681 $PACKER_VCC_NET
.sym 5690 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2
.sym 5696 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0
.sym 5704 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 5706 h_count[8]
.sym 5710 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3
.sym 5712 $PACKER_VCC_NET
.sym 5713 h_count[9]
.sym 5717 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 5718 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0
.sym 5719 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2
.sym 5720 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3
.sym 5772 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 5789 h_count[9]
.sym 5797 $PACKER_VCC_NET
.sym 5798 h_count[6]
.sym 5799 h_count[2]
.sym 5800 h_count[8]
.sym 5801 h_count[7]
.sym 5803 h_count[3]
.sym 5805 $PACKER_VCC_NET
.sym 5808 h_count[4]
.sym 5810 h_count[5]
.sym 5822 h_count[1]
.sym 5823 $PACKER_VCC_NET
.sym 5827 $nextpnr_ICESTORM_LC_53$O
.sym 5830 h_count[1]
.sym 5833 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5835 h_count[2]
.sym 5836 $PACKER_VCC_NET
.sym 5839 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5841 h_count[3]
.sym 5845 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5847 h_count[4]
.sym 5848 $PACKER_VCC_NET
.sym 5851 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5853 $PACKER_VCC_NET
.sym 5854 h_count[5]
.sym 5857 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5859 $PACKER_VCC_NET
.sym 5860 h_count[6]
.sym 5863 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5865 $PACKER_VCC_NET
.sym 5866 h_count[7]
.sym 5869 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 5871 $PACKER_VCC_NET
.sym 5872 h_count[8]
.sym 5913 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 5925 $PACKER_VCC_NET
.sym 5949 h_count[9]
.sym 5950 $nextpnr_ICESTORM_LC_54$I3
.sym 5952 $PACKER_VCC_NET
.sym 5953 h_count[9]
.sym 5960 $nextpnr_ICESTORM_LC_54$I3
.sym 6016 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 6423 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 6485 $PACKER_VCC_NET
.sym 6489 $PACKER_VCC_NET
.sym 6602 $PACKER_GND_NET
.sym 6663 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 6706 $PACKER_VCC_NET
.sym 6707 $PACKER_VCC_NET
.sym 6710 $PACKER_VCC_NET
.sym 6711 $PACKER_VCC_NET
.sym 6717 h_count[0]
.sym 6721 $PACKER_VCC_NET
.sym 6806 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0
.sym 6813 $PACKER_VCC_NET
.sym 6868 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2
.sym 7010 h_count[4]
.sym 7012 h_count[1]
.sym 7014 h_count[5]
.sym 7016 h_count[6]
.sym 7017 h_count[0]
.sym 7018 h_count[7]
.sym 7071 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 7114 h_count[9]
.sym 7116 $PACKER_VCC_NET
.sym 7122 h_count[8]
.sym 7125 h_count[0]
.sym 7130 h_count[1]
.sym 7224 $PACKER_VCC_NET
.sym 7226 h_count[9]
.sym 7275 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1
.sym 7423 $PACKER_VCC_NET
.sym 7480 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 7521 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 7529 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 7530 $PACKER_VCC_NET
.sym 7533 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0
.sym 7541 h_count[0]
.sym 7625 $PACKER_VCC_NET
.sym 7632 $PACKER_VCC_NET
.sym 7682 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0
.sym 7737 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1
.sym 7746 $PACKER_VCC_NET
.sym 7886 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1
.sym 8093 $PACKER_GND_NET
.sym 8108 $PACKER_GND_NET
.sym 8161 $PACKER_VCC_NET
.sym 8164 h_count[6]
.sym 8166 h_count[7]
.sym 8172 $PACKER_VCC_NET
.sym 8176 h_count[8]
.sym 8180 h_count[5]
.sym 8181 h_count[2]
.sym 8184 $PACKER_VCC_NET
.sym 8185 h_count[4]
.sym 8187 h_count[3]
.sym 8191 h_count[1]
.sym 8192 $nextpnr_ICESTORM_LC_5$O
.sym 8195 h_count[1]
.sym 8198 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8201 h_count[2]
.sym 8204 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8206 $PACKER_VCC_NET
.sym 8207 h_count[3]
.sym 8210 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8212 h_count[4]
.sym 8216 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8218 $PACKER_VCC_NET
.sym 8219 h_count[5]
.sym 8222 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8224 h_count[6]
.sym 8228 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8230 $PACKER_VCC_NET
.sym 8231 h_count[7]
.sym 8234 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 8236 h_count[8]
.sym 8248 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 8250 $PACKER_GND_NET
.sym 8274 h_count[5]
.sym 8275 h_count[2]
.sym 8278 $PACKER_VCC_NET
.sym 8279 h_count[4]
.sym 8281 h_count[3]
.sym 8286 h_count[1]
.sym 8291 h_count[6]
.sym 8292 h_count[9]
.sym 8294 h_count[7]
.sym 8296 h_count[8]
.sym 8301 $PACKER_GND_NET
.sym 8318 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 8336 $PACKER_VCC_NET
.sym 8347 h_count[9]
.sym 8355 $nextpnr_ICESTORM_LC_6$I3
.sym 8357 h_count[9]
.sym 8358 $PACKER_VCC_NET
.sym 8365 $nextpnr_ICESTORM_LC_6$I3
.sym 8412 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 8423 $PACKER_VCC_NET
.sym 8446 $PACKER_VCC_NET
.sym 8453 $PACKER_VCC_NET
.sym 8458 h_count[6]
.sym 8460 h_count[7]
.sym 8462 h_count[8]
.sym 8463 $PACKER_VCC_NET
.sym 8466 $PACKER_VCC_NET
.sym 8469 h_count[1]
.sym 8470 $PACKER_VCC_NET
.sym 8471 h_count[2]
.sym 8473 h_count[3]
.sym 8475 h_count[4]
.sym 8477 h_count[5]
.sym 8478 $nextpnr_ICESTORM_LC_23$O
.sym 8480 h_count[1]
.sym 8484 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8486 h_count[2]
.sym 8487 $PACKER_VCC_NET
.sym 8490 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8492 $PACKER_VCC_NET
.sym 8493 h_count[3]
.sym 8496 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8498 h_count[4]
.sym 8499 $PACKER_VCC_NET
.sym 8502 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8505 h_count[5]
.sym 8508 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8510 $PACKER_VCC_NET
.sym 8511 h_count[6]
.sym 8514 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8516 h_count[7]
.sym 8517 $PACKER_VCC_NET
.sym 8520 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 8522 h_count[8]
.sym 8552 $PACKER_VCC_NET
.sym 8553 $PACKER_VCC_NET
.sym 8555 h_count[1]
.sym 8556 $PACKER_VCC_NET
.sym 8557 h_count[2]
.sym 8558 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8559 h_count[3]
.sym 8561 h_count[4]
.sym 8563 h_count[5]
.sym 8564 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 8589 $PACKER_VCC_NET
.sym 8592 h_count[9]
.sym 8601 $nextpnr_ICESTORM_LC_24$I3
.sym 8603 h_count[9]
.sym 8604 $PACKER_VCC_NET
.sym 8611 $nextpnr_ICESTORM_LC_24$I3
.sym 8653 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 8675 h_count[6]
.sym 8676 h_count[8]
.sym 8677 h_count[7]
.sym 8678 h_count[9]
.sym 8683 h_count[2]
.sym 8684 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2
.sym 8685 h_count[3]
.sym 8693 $PACKER_VCC_NET
.sym 8701 $PACKER_VCC_NET
.sym 8705 h_count[0]
.sym 8709 h_count[1]
.sym 8711 h_count[3]
.sym 8712 $PACKER_VCC_NET
.sym 8714 h_count[6]
.sym 8715 h_count[7]
.sym 8718 h_count[2]
.sym 8720 h_count[4]
.sym 8721 h_count[5]
.sym 8724 $nextpnr_ICESTORM_LC_71$O
.sym 8727 h_count[0]
.sym 8730 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8732 $PACKER_VCC_NET
.sym 8733 h_count[1]
.sym 8736 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8738 h_count[2]
.sym 8739 $PACKER_VCC_NET
.sym 8742 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8745 h_count[3]
.sym 8748 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8750 h_count[4]
.sym 8754 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8756 h_count[5]
.sym 8760 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8762 $PACKER_VCC_NET
.sym 8763 h_count[6]
.sym 8766 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8769 h_count[7]
.sym 8775 h_count[1]
.sym 8776 h_count[2]
.sym 8777 h_count[3]
.sym 8778 h_count[4]
.sym 8779 h_count[5]
.sym 8780 h_count[6]
.sym 8781 h_count[7]
.sym 8799 h_count[4]
.sym 8801 h_count[5]
.sym 8802 h_count[8]
.sym 8803 h_count[6]
.sym 8805 h_count[7]
.sym 8809 h_count[1]
.sym 8810 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8824 $PACKER_VCC_NET
.sym 8828 $PACKER_VCC_NET
.sym 8832 h_count[9]
.sym 8839 h_count[8]
.sym 8847 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI
.sym 8849 h_count[8]
.sym 8850 $PACKER_VCC_NET
.sym 8853 $nextpnr_ICESTORM_LC_72$I3
.sym 8855 $PACKER_VCC_NET
.sym 8856 h_count[9]
.sym 8863 $nextpnr_ICESTORM_LC_72$I3
.sym 8897 h_count[8]
.sym 8898 h_count[9]
.sym 8909 h_count[0]
.sym 8914 h_count[7]
.sym 8915 $PACKER_VCC_NET
.sym 8918 h_count[1]
.sym 8920 $PACKER_VCC_NET
.sym 8921 h_count[2]
.sym 8922 h_count_SB_DFFSR_Q_R
.sym 8923 h_count[3]
.sym 8925 h_count[4]
.sym 8926 h_count_SB_DFFSR_Q_R
.sym 8927 h_count[5]
.sym 8929 h_count[6]
.sym 8930 h_count[8]
.sym 8931 h_count[7]
.sym 8932 h_count[9]
.sym 8941 h_count[3]
.sym 8942 h_count[4]
.sym 8944 h_count[6]
.sym 8947 h_count[1]
.sym 8948 h_count[2]
.sym 8951 h_count[5]
.sym 8953 h_count[7]
.sym 8962 h_count[8]
.sym 8966 $PACKER_VCC_NET
.sym 8970 $nextpnr_ICESTORM_LC_3$O
.sym 8973 h_count[1]
.sym 8976 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8979 h_count[2]
.sym 8982 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8984 h_count[3]
.sym 8988 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8990 h_count[4]
.sym 8991 $PACKER_VCC_NET
.sym 8994 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8997 h_count[5]
.sym 9000 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9002 h_count[6]
.sym 9003 $PACKER_VCC_NET
.sym 9006 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9009 h_count[7]
.sym 9012 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 9015 h_count[8]
.sym 9026 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9041 h_count[9]
.sym 9044 $PACKER_VCC_NET
.sym 9049 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9052 $PACKER_VCC_NET
.sym 9053 h_count[1]
.sym 9056 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 9062 h_count[9]
.sym 9074 $PACKER_VCC_NET
.sym 9093 $nextpnr_ICESTORM_LC_4$I3
.sym 9095 h_count[9]
.sym 9096 $PACKER_VCC_NET
.sym 9103 $nextpnr_ICESTORM_LC_4$I3
.sym 9172 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2
.sym 9174 h_count[8]
.sym 9175 h_count[2]
.sym 9176 h_count[9]
.sym 9177 h_count[3]
.sym 9193 h_count[2]
.sym 9194 h_count[1]
.sym 9195 h_count[3]
.sym 9197 h_count[4]
.sym 9199 h_count[5]
.sym 9200 h_count[8]
.sym 9201 h_count[6]
.sym 9203 h_count[7]
.sym 9204 $PACKER_VCC_NET
.sym 9212 $PACKER_VCC_NET
.sym 9216 $nextpnr_ICESTORM_LC_27$O
.sym 9218 h_count[1]
.sym 9222 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9224 h_count[2]
.sym 9228 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9230 $PACKER_VCC_NET
.sym 9231 h_count[3]
.sym 9234 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9236 h_count[4]
.sym 9240 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9242 $PACKER_VCC_NET
.sym 9243 h_count[5]
.sym 9246 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9248 $PACKER_VCC_NET
.sym 9249 h_count[6]
.sym 9252 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9254 h_count[7]
.sym 9258 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_CI
.sym 9260 h_count[8]
.sym 9261 $PACKER_VCC_NET
.sym 9268 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 9291 h_count[4]
.sym 9295 h_count[6]
.sym 9297 h_count[1]
.sym 9298 h_count[7]
.sym 9299 h_count[4]
.sym 9301 h_count[5]
.sym 9302 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_CI
.sym 9313 $PACKER_VCC_NET
.sym 9319 h_count[9]
.sym 9339 $nextpnr_ICESTORM_LC_28$I3
.sym 9341 h_count[9]
.sym 9342 $PACKER_VCC_NET
.sym 9349 $nextpnr_ICESTORM_LC_28$I3
.sym 9413 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 9414 h_count[6]
.sym 9415 h_count[3]
.sym 9417 h_count[4]
.sym 9418 h_count_SB_DFFSR_Q_R
.sym 9419 h_count[5]
.sym 9422 h_count[8]
.sym 9423 h_count[7]
.sym 9424 h_count[9]
.sym 9435 $PACKER_VCC_NET
.sym 9443 $PACKER_VCC_NET
.sym 9447 h_count[2]
.sym 9449 h_count[3]
.sym 9451 h_count[0]
.sym 9455 h_count[6]
.sym 9457 h_count[1]
.sym 9458 h_count[7]
.sym 9459 h_count[4]
.sym 9461 h_count[5]
.sym 9462 $nextpnr_ICESTORM_LC_85$O
.sym 9464 h_count[0]
.sym 9468 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9470 h_count[1]
.sym 9474 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9476 h_count[2]
.sym 9477 $PACKER_VCC_NET
.sym 9480 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9483 h_count[3]
.sym 9486 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9488 $PACKER_VCC_NET
.sym 9489 h_count[4]
.sym 9492 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9494 h_count[5]
.sym 9495 $PACKER_VCC_NET
.sym 9498 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9500 $PACKER_VCC_NET
.sym 9501 h_count[6]
.sym 9504 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9507 h_count[7]
.sym 9514 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2
.sym 9519 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 9539 h_count[2]
.sym 9541 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 9542 $PACKER_VCC_NET
.sym 9545 $PACKER_VCC_NET
.sym 9547 $PACKER_VCC_NET
.sym 9548 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9553 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1
.sym 9567 $PACKER_VCC_NET
.sym 9569 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0
.sym 9579 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2
.sym 9582 h_count[8]
.sym 9584 h_count[9]
.sym 9585 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI
.sym 9588 h_count[8]
.sym 9591 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3
.sym 9593 h_count[9]
.sym 9594 $PACKER_VCC_NET
.sym 9598 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0
.sym 9599 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2
.sym 9600 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1
.sym 9601 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3
.sym 9647 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1
.sym 9654 $PACKER_VCC_NET
.sym 9660 h_count[8]
.sym 9661 h_count[9]
.sym 9684 h_count[6]
.sym 9687 h_count[3]
.sym 9689 h_count[4]
.sym 9691 h_count[5]
.sym 9692 h_count[8]
.sym 9694 h_count[9]
.sym 9695 h_count[7]
.sym 9699 h_count[2]
.sym 9702 $PACKER_VCC_NET
.sym 9708 $nextpnr_ICESTORM_LC_41$O
.sym 9710 h_count[2]
.sym 9714 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9716 h_count[3]
.sym 9720 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9723 h_count[4]
.sym 9726 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9728 h_count[5]
.sym 9729 $PACKER_VCC_NET
.sym 9732 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9734 h_count[6]
.sym 9738 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9741 h_count[7]
.sym 9744 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_CI
.sym 9746 $PACKER_VCC_NET
.sym 9747 h_count[8]
.sym 9750 $nextpnr_ICESTORM_LC_42$I3
.sym 9752 h_count[9]
.sym 9753 $PACKER_VCC_NET
.sym 9760 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 9782 h_count[5]
.sym 9783 h_count[2]
.sym 9784 h_count[3]
.sym 9786 h_count[7]
.sym 9788 h_count[6]
.sym 9791 h_count[4]
.sym 9794 $nextpnr_ICESTORM_LC_42$I3
.sym 9835 $nextpnr_ICESTORM_LC_42$I3
.sym 9928 $PACKER_VCC_NET
.sym 9930 h_count[8]
.sym 9933 h_count[9]
.sym 9936 $PACKER_VCC_NET
.sym 9942 h_count[5]
.sym 9943 h_count[2]
.sym 9944 h_count[3]
.sym 9946 h_count[7]
.sym 9948 h_count[6]
.sym 9951 h_count[4]
.sym 9954 $nextpnr_ICESTORM_LC_55$O
.sym 9956 h_count[2]
.sym 9960 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9962 h_count[3]
.sym 9966 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9969 h_count[4]
.sym 9972 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9974 h_count[5]
.sym 9975 $PACKER_VCC_NET
.sym 9978 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9980 h_count[6]
.sym 9981 $PACKER_VCC_NET
.sym 9984 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9987 h_count[7]
.sym 9990 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_CI
.sym 9992 h_count[8]
.sym 9996 $nextpnr_ICESTORM_LC_56$I3
.sym 9998 h_count[9]
.sym 9999 $PACKER_VCC_NET
.sym 10004 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0
.sym 10034 $PACKER_VCC_NET
.sym 10040 $nextpnr_ICESTORM_LC_56$I3
.sym 10081 $nextpnr_ICESTORM_LC_56$I3
.sym 10248 h_count[5]
.sym 10250 h_count[6]
.sym 10261 VGA_G2$SB_IO_OUT
.sym 10268 $PACKER_VCC_NET
.sym 10275 h_count[1]
.sym 10276 $PACKER_VCC_NET
.sym 10277 h_count[4]
.sym 10279 h_count[3]
.sym 10280 h_count[5]
.sym 10281 h_count[2]
.sym 10288 h_count[6]
.sym 10290 h_count[7]
.sym 10298 h_count[0]
.sym 10300 $nextpnr_ICESTORM_LC_76$O
.sym 10302 h_count[0]
.sym 10306 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10309 h_count[1]
.sym 10312 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10315 h_count[2]
.sym 10318 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10320 h_count[3]
.sym 10321 $PACKER_VCC_NET
.sym 10324 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10327 h_count[4]
.sym 10330 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10332 $PACKER_VCC_NET
.sym 10333 h_count[5]
.sym 10336 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10338 $PACKER_VCC_NET
.sym 10339 h_count[6]
.sym 10342 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10344 h_count[7]
.sym 10345 $PACKER_VCC_NET
.sym 10356 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2
.sym 10364 h_count[7]
.sym 10385 h_count[5]
.sym 10386 h_count[2]
.sym 10387 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 10388 h_count[3]
.sym 10389 h_count[1]
.sym 10391 h_count[4]
.sym 10393 h_count[0]
.sym 10400 h_count[7]
.sym 10402 h_count[9]
.sym 10404 h_count[6]
.sym 10405 h_count[8]
.sym 10426 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10431 h_count[9]
.sym 10440 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 10441 $PACKER_VCC_NET
.sym 10443 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 10444 h_count[8]
.sym 10446 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 10463 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 10465 $PACKER_VCC_NET
.sym 10466 h_count[8]
.sym 10469 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 10471 h_count[9]
.sym 10476 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 10477 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 10478 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 10479 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 10527 $PACKER_VCC_NET
.sym 10537 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2
.sym 10539 h_count[2]
.sym 10541 h_count[3]
.sym 10542 $PACKER_GND_NET
.sym 10562 h_count[7]
.sym 10563 h_count[6]
.sym 10567 h_count[8]
.sym 10569 h_count[9]
.sym 10570 $PACKER_VCC_NET
.sym 10578 $PACKER_VCC_NET
.sym 10581 h_count[3]
.sym 10583 h_count[4]
.sym 10585 h_count[5]
.sym 10586 $nextpnr_ICESTORM_LC_95$O
.sym 10589 h_count[3]
.sym 10592 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10594 h_count[4]
.sym 10595 $PACKER_VCC_NET
.sym 10598 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10601 h_count[5]
.sym 10604 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10606 h_count[6]
.sym 10607 $PACKER_VCC_NET
.sym 10610 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10612 h_count[7]
.sym 10613 $PACKER_VCC_NET
.sym 10616 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI
.sym 10618 h_count[8]
.sym 10619 $PACKER_VCC_NET
.sym 10622 $nextpnr_ICESTORM_LC_96$I3
.sym 10625 h_count[9]
.sym 10632 $nextpnr_ICESTORM_LC_96$I3
.sym 10638 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 10642 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 10646 h_count[1]
.sym 10647 h_count[8]
.sym 10649 h_count[6]
.sym 10652 h_count[2]
.sym 10654 h_count[3]
.sym 10655 h_count[8]
.sym 10657 h_count[9]
.sym 10658 h_count[7]
.sym 10662 h_count[1]
.sym 10664 h_count[2]
.sym 10665 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 10666 h_count[3]
.sym 10668 h_count[4]
.sym 10669 h_count[0]
.sym 10670 h_count[5]
.sym 10680 h_count[0]
.sym 10693 h_count[4]
.sym 10695 h_count[1]
.sym 10697 h_count[2]
.sym 10699 h_count[7]
.sym 10703 h_count[5]
.sym 10705 h_count[6]
.sym 10707 h_count[3]
.sym 10709 $nextpnr_ICESTORM_LC_48$O
.sym 10711 h_count[0]
.sym 10715 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10717 h_count[1]
.sym 10721 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10724 h_count[2]
.sym 10727 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10730 h_count[3]
.sym 10733 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10736 h_count[4]
.sym 10739 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10742 h_count[5]
.sym 10745 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10747 h_count[6]
.sym 10751 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10753 h_count[7]
.sym 10769 h_count[9]
.sym 10770 h_count[2]
.sym 10783 h_count[8]
.sym 10784 h_count[6]
.sym 10785 h_count[9]
.sym 10786 h_count[7]
.sym 10790 h_count[1]
.sym 10791 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 10792 h_count_SB_DFFSR_Q_R
.sym 10794 h_count[3]
.sym 10795 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10802 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 10805 $PACKER_VCC_NET
.sym 10813 $PACKER_VCC_NET
.sym 10816 h_count[8]
.sym 10817 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10825 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10826 h_count[9]
.sym 10832 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 10834 $PACKER_VCC_NET
.sym 10835 h_count[8]
.sym 10838 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 10840 $PACKER_VCC_NET
.sym 10841 h_count[9]
.sym 10845 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 10846 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10847 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10848 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 10884 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 10886 h_count[0]
.sym 10892 h_count[3]
.sym 10906 h_count[4]
.sym 10907 h_count[0]
.sym 10908 h_count[5]
.sym 10910 h_count[6]
.sym 10911 h_count[8]
.sym 10912 h_count[7]
.sym 10913 h_count[9]
.sym 10916 h_count[1]
.sym 10926 h_count[3]
.sym 10929 h_count[6]
.sym 10935 h_count[4]
.sym 10938 h_count[7]
.sym 10943 h_count[0]
.sym 10944 h_count[5]
.sym 10948 h_count[1]
.sym 10949 h_count[2]
.sym 10951 h_count[0]
.sym 10952 h_count_SB_DFFSR_Q_R
.sym 10955 $nextpnr_ICESTORM_LC_102$O
.sym 10957 h_count[0]
.sym 10961 h_count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 10963 h_count[1]
.sym 10965 h_count[0]
.sym 10967 h_count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 10969 h_count[2]
.sym 10971 h_count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 10973 h_count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 10976 h_count[3]
.sym 10977 h_count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 10979 h_count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 10981 h_count[4]
.sym 10983 h_count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 10985 h_count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 10988 h_count[5]
.sym 10989 h_count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 10991 h_count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 10994 h_count[6]
.sym 10995 h_count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 10997 h_count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 10999 h_count[7]
.sym 11001 h_count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 11003 CLK$SB_IO_IN_$glb_clk
.sym 11004 h_count_SB_DFFSR_Q_R
.sym 11019 h_count[5]
.sym 11021 h_count[1]
.sym 11026 $PACKER_VCC_NET
.sym 11027 h_count[4]
.sym 11030 h_count[2]
.sym 11032 h_count[3]
.sym 11033 h_count[0]
.sym 11034 h_count[4]
.sym 11036 h_count[5]
.sym 11037 h_count[8]
.sym 11038 h_count[6]
.sym 11039 h_count[9]
.sym 11040 h_count[7]
.sym 11041 h_count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 11046 h_count[8]
.sym 11063 h_count[9]
.sym 11066 h_count_SB_DFFSR_Q_R
.sym 11078 h_count_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 11081 h_count[8]
.sym 11082 h_count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 11087 h_count[9]
.sym 11088 h_count_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 11126 CLK$SB_IO_IN_$glb_clk
.sym 11127 h_count_SB_DFFSR_Q_R
.sym 11129 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0
.sym 11140 h_count[8]
.sym 11144 h_count[9]
.sym 11152 $PACKER_VCC_NET
.sym 11153 h_count[4]
.sym 11154 h_count[1]
.sym 11156 $PACKER_VCC_NET
.sym 11159 h_count[2]
.sym 11161 $PACKER_VCC_NET
.sym 11162 h_count[5]
.sym 11163 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0
.sym 11169 h_count[4]
.sym 11170 h_count[9]
.sym 11177 h_count[8]
.sym 11179 h_count[5]
.sym 11182 h_count[6]
.sym 11184 h_count[7]
.sym 11186 $PACKER_VCC_NET
.sym 11194 $PACKER_VCC_NET
.sym 11201 $nextpnr_ICESTORM_LC_97$O
.sym 11204 h_count[4]
.sym 11207 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11209 $PACKER_VCC_NET
.sym 11210 h_count[5]
.sym 11213 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11215 $PACKER_VCC_NET
.sym 11216 h_count[6]
.sym 11219 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11221 h_count[7]
.sym 11222 $PACKER_VCC_NET
.sym 11225 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI
.sym 11227 h_count[8]
.sym 11231 $nextpnr_ICESTORM_LC_98$I3
.sym 11233 $PACKER_VCC_NET
.sym 11234 h_count[9]
.sym 11241 $nextpnr_ICESTORM_LC_98$I3
.sym 11266 VGA_VS_SB_LUT4_O_I2[0]
.sym 11268 VGA_VS_SB_LUT4_O_I2[1]
.sym 11275 h_count[8]
.sym 11276 temp_blue_SB_DFFSS_Q_S
.sym 11278 h_count[7]
.sym 11279 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 11284 h_count_SB_DFFSR_Q_R
.sym 11285 h_count[9]
.sym 11286 h_count[3]
.sym 11295 h_count[7]
.sym 11296 $PACKER_VCC_NET
.sym 11297 h_count[1]
.sym 11301 h_count[2]
.sym 11302 h_count[3]
.sym 11304 h_count[4]
.sym 11305 h_count[0]
.sym 11306 h_count[5]
.sym 11308 h_count[6]
.sym 11316 $PACKER_VCC_NET
.sym 11324 $nextpnr_ICESTORM_LC_82$O
.sym 11327 h_count[0]
.sym 11330 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11333 h_count[1]
.sym 11336 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11339 h_count[2]
.sym 11342 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11344 $PACKER_VCC_NET
.sym 11345 h_count[3]
.sym 11348 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11350 h_count[4]
.sym 11351 $PACKER_VCC_NET
.sym 11354 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11357 h_count[5]
.sym 11360 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11362 $PACKER_VCC_NET
.sym 11363 h_count[6]
.sym 11366 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11369 h_count[7]
.sym 11376 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 11377 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 11400 h_count[0]
.sym 11408 h_count[1]
.sym 11410 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11416 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1
.sym 11424 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2
.sym 11426 h_count[8]
.sym 11427 $PACKER_VCC_NET
.sym 11428 h_count[9]
.sym 11433 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0
.sym 11447 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI
.sym 11449 $PACKER_VCC_NET
.sym 11450 h_count[8]
.sym 11453 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3
.sym 11455 h_count[9]
.sym 11456 $PACKER_VCC_NET
.sym 11460 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0
.sym 11461 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1
.sym 11462 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2
.sym 11463 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3
.sym 11497 temp_blue_SB_DFFSS_Q_S
.sym 11499 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 11500 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 11503 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2[3]
.sym 11504 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2[2]
.sym 11505 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 11512 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 11515 $PACKER_VCC_NET
.sym 11519 $PACKER_VCC_NET
.sym 11521 h_count[0]
.sym 11522 h_count[2]
.sym 11524 h_count[5]
.sym 11525 h_count[3]
.sym 11526 h_count[4]
.sym 11527 h_count[9]
.sym 11528 h_count[7]
.sym 11529 h_count[8]
.sym 11531 h_count[6]
.sym 11541 h_count[3]
.sym 11543 h_count[4]
.sym 11547 h_count[2]
.sym 11554 $PACKER_VCC_NET
.sym 11555 h_count[5]
.sym 11557 h_count[6]
.sym 11559 h_count[7]
.sym 11560 h_count[0]
.sym 11562 $PACKER_VCC_NET
.sym 11563 h_count[1]
.sym 11570 $nextpnr_ICESTORM_LC_69$O
.sym 11573 h_count[0]
.sym 11576 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11578 h_count[1]
.sym 11579 $PACKER_VCC_NET
.sym 11582 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11585 h_count[2]
.sym 11588 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11591 h_count[3]
.sym 11594 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11596 h_count[4]
.sym 11597 $PACKER_VCC_NET
.sym 11600 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11603 h_count[5]
.sym 11606 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11608 h_count[6]
.sym 11612 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11615 h_count[7]
.sym 11639 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 11645 h_count[4]
.sym 11647 h_count[2]
.sym 11648 $PACKER_VCC_NET
.sym 11653 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 11654 h_count[5]
.sym 11656 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11669 $PACKER_VCC_NET
.sym 11671 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 11673 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 11674 h_count[8]
.sym 11676 h_count[9]
.sym 11681 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 11686 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 11693 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI
.sym 11695 $PACKER_VCC_NET
.sym 11696 h_count[8]
.sym 11699 $nextpnr_ICESTORM_LC_70$I3
.sym 11701 h_count[9]
.sym 11702 $PACKER_VCC_NET
.sym 11709 $nextpnr_ICESTORM_LC_70$I3
.sym 11736 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 11737 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 11738 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 11739 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 11745 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2
.sym 11771 h_count[7]
.sym 11778 h_count[3]
.sym 11784 h_count[6]
.sym 11789 h_count[4]
.sym 11791 h_count[5]
.sym 11793 h_count[0]
.sym 11795 h_count[3]
.sym 11797 $PACKER_VCC_NET
.sym 11799 $PACKER_VCC_NET
.sym 11807 h_count[2]
.sym 11808 $PACKER_VCC_NET
.sym 11809 h_count[7]
.sym 11813 h_count[1]
.sym 11816 $nextpnr_ICESTORM_LC_35$O
.sym 11819 h_count[0]
.sym 11822 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11824 h_count[1]
.sym 11825 $PACKER_VCC_NET
.sym 11828 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11830 h_count[2]
.sym 11831 $PACKER_VCC_NET
.sym 11834 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11836 h_count[3]
.sym 11837 $PACKER_VCC_NET
.sym 11840 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11842 h_count[4]
.sym 11846 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11848 $PACKER_VCC_NET
.sym 11849 h_count[5]
.sym 11852 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11855 h_count[6]
.sym 11858 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11860 h_count[7]
.sym 11879 h_count_SB_DFFSR_Q_R
.sym 11880 h_count_SB_DFFSR_Q_R
.sym 11890 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0
.sym 11902 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11915 $PACKER_VCC_NET
.sym 11916 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0
.sym 11917 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2
.sym 11932 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1
.sym 11934 h_count[8]
.sym 11936 h_count[9]
.sym 11939 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 11942 h_count[8]
.sym 11945 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3
.sym 11947 h_count[9]
.sym 11948 $PACKER_VCC_NET
.sym 11952 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0
.sym 11953 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2
.sym 11954 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1
.sym 11955 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3
.sym 11990 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1
.sym 12010 $PACKER_VCC_NET
.sym 12030 h_count[7]
.sym 12032 h_count[6]
.sym 12034 h_count[5]
.sym 12043 h_count[4]
.sym 12048 h_count[9]
.sym 12049 h_count[2]
.sym 12054 h_count[8]
.sym 12056 $PACKER_VCC_NET
.sym 12059 h_count[3]
.sym 12062 $nextpnr_ICESTORM_LC_9$O
.sym 12064 h_count[2]
.sym 12068 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12070 h_count[3]
.sym 12071 $PACKER_VCC_NET
.sym 12074 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12077 h_count[4]
.sym 12080 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12082 h_count[5]
.sym 12086 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12089 h_count[6]
.sym 12092 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12094 h_count[7]
.sym 12098 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI
.sym 12100 h_count[8]
.sym 12104 $nextpnr_ICESTORM_LC_10$I3
.sym 12106 h_count[9]
.sym 12107 $PACKER_VCC_NET
.sym 12148 $nextpnr_ICESTORM_LC_10$I3
.sym 12189 $nextpnr_ICESTORM_LC_10$I3
.sym 12313 VGA_G2$SB_IO_OUT
.sym 12326 VGA_G2$SB_IO_OUT
.sym 12378 $PACKER_VCC_NET
.sym 12379 h_count[3]
.sym 12384 h_count[5]
.sym 12385 h_count[2]
.sym 12386 $PACKER_VCC_NET
.sym 12388 h_count[1]
.sym 12389 h_count[4]
.sym 12391 h_count[0]
.sym 12392 $PACKER_VCC_NET
.sym 12393 h_count[6]
.sym 12398 h_count[7]
.sym 12409 $nextpnr_ICESTORM_LC_83$O
.sym 12411 h_count[0]
.sym 12415 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12417 h_count[1]
.sym 12418 $PACKER_VCC_NET
.sym 12421 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12423 h_count[2]
.sym 12424 $PACKER_VCC_NET
.sym 12427 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12429 h_count[3]
.sym 12430 $PACKER_VCC_NET
.sym 12433 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12435 h_count[4]
.sym 12436 $PACKER_VCC_NET
.sym 12439 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12442 h_count[5]
.sym 12445 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12448 h_count[6]
.sym 12451 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12453 $PACKER_VCC_NET
.sym 12454 h_count[7]
.sym 12465 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 12467 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
.sym 12469 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12477 h_count[3]
.sym 12481 $PACKER_GND_NET
.sym 12485 h_count[2]
.sym 12492 h_count[1]
.sym 12493 h_count[7]
.sym 12495 h_count[0]
.sym 12496 h_count[5]
.sym 12498 $PACKER_GND_NET
.sym 12500 h_count[4]
.sym 12503 h_count[6]
.sym 12504 $PACKER_VCC_NET
.sym 12505 $PACKER_VCC_NET
.sym 12509 h_count[8]
.sym 12512 $PACKER_VCC_NET
.sym 12535 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12543 h_count[9]
.sym 12544 h_count[8]
.sym 12560 $PACKER_VCC_NET
.sym 12561 $PACKER_VCC_NET
.sym 12572 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI
.sym 12574 $PACKER_VCC_NET
.sym 12575 h_count[8]
.sym 12578 $nextpnr_ICESTORM_LC_84$I3
.sym 12580 $PACKER_VCC_NET
.sym 12581 h_count[9]
.sym 12588 $nextpnr_ICESTORM_LC_84$I3
.sym 12634 player_x[9]
.sym 12640 SW4$SB_IO_IN
.sym 12643 SW3$SB_IO_IN
.sym 12645 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 12668 h_count[6]
.sym 12670 h_count[7]
.sym 12671 $PACKER_VCC_NET
.sym 12672 $PACKER_VCC_NET
.sym 12678 $PACKER_VCC_NET
.sym 12679 h_count[2]
.sym 12681 h_count[3]
.sym 12684 h_count[0]
.sym 12685 h_count[1]
.sym 12691 h_count[4]
.sym 12693 h_count[5]
.sym 12695 $nextpnr_ICESTORM_LC_43$O
.sym 12697 h_count[0]
.sym 12701 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12703 h_count[1]
.sym 12704 $PACKER_VCC_NET
.sym 12707 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12710 h_count[2]
.sym 12713 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12715 h_count[3]
.sym 12719 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12721 h_count[4]
.sym 12722 $PACKER_VCC_NET
.sym 12725 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12728 h_count[5]
.sym 12731 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12733 h_count[6]
.sym 12734 $PACKER_VCC_NET
.sym 12737 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12739 $PACKER_VCC_NET
.sym 12740 h_count[7]
.sym 12746 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1
.sym 12747 VGA_R2$SB_IO_OUT
.sym 12757 h_count[6]
.sym 12760 h_count[1]
.sym 12761 h_count[7]
.sym 12762 h_count[3]
.sym 12764 h_count[6]
.sym 12765 h_count[8]
.sym 12766 h_count[7]
.sym 12770 h_count[7]
.sym 12774 h_count[1]
.sym 12775 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 12776 h_count[4]
.sym 12777 h_count[0]
.sym 12778 h_count[5]
.sym 12780 h_count[6]
.sym 12781 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12788 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 12798 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2
.sym 12806 h_count[8]
.sym 12808 h_count[9]
.sym 12810 $PACKER_VCC_NET
.sym 12811 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1
.sym 12812 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 12815 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0
.sym 12818 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 12820 $PACKER_VCC_NET
.sym 12821 h_count[8]
.sym 12824 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 12826 h_count[9]
.sym 12827 $PACKER_VCC_NET
.sym 12831 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0
.sym 12832 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2
.sym 12833 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1
.sym 12834 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 12855 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 12856 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 12871 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I1
.sym 12883 h_count[9]
.sym 12884 VGA_VS$SB_IO_OUT
.sym 12886 h_count[8]
.sym 12888 h_count[9]
.sym 12895 h_count[8]
.sym 12896 $PACKER_VCC_NET
.sym 12897 $PACKER_VCC_NET
.sym 12903 v_count[1]
.sym 12913 h_count[0]
.sym 12914 $PACKER_VCC_NET
.sym 12922 $PACKER_VCC_NET
.sym 12926 h_count[1]
.sym 12927 h_count[2]
.sym 12929 h_count[4]
.sym 12930 h_count[5]
.sym 12932 h_count[7]
.sym 12936 h_count[3]
.sym 12939 h_count[6]
.sym 12941 $nextpnr_ICESTORM_LC_65$O
.sym 12944 h_count[0]
.sym 12947 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12949 $PACKER_VCC_NET
.sym 12950 h_count[1]
.sym 12953 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12956 h_count[2]
.sym 12959 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12961 h_count[3]
.sym 12962 $PACKER_VCC_NET
.sym 12965 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12967 $PACKER_VCC_NET
.sym 12968 h_count[4]
.sym 12971 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12973 $PACKER_VCC_NET
.sym 12974 h_count[5]
.sym 12977 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12979 h_count[6]
.sym 12983 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12985 $PACKER_VCC_NET
.sym 12986 h_count[7]
.sym 13006 h_count[9]
.sym 13007 h_count[8]
.sym 13027 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13045 h_count_SB_DFFSR_Q_R
.sym 13048 h_count[8]
.sym 13049 h_count[9]
.sym 13052 h_count[0]
.sym 13057 $PACKER_VCC_NET
.sym 13064 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 13067 h_count[8]
.sym 13070 $nextpnr_ICESTORM_LC_66$I3
.sym 13072 $PACKER_VCC_NET
.sym 13073 h_count[9]
.sym 13080 $nextpnr_ICESTORM_LC_66$I3
.sym 13091 h_count[0]
.sym 13112 CLK$SB_IO_IN_$glb_clk
.sym 13113 h_count_SB_DFFSR_Q_R
.sym 13115 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13163 h_count[8]
.sym 13167 $PACKER_VCC_NET
.sym 13168 $PACKER_VCC_NET
.sym 13172 h_count[1]
.sym 13173 h_count[2]
.sym 13174 h_count[3]
.sym 13175 h_count[4]
.sym 13177 h_count[6]
.sym 13178 h_count[7]
.sym 13184 h_count[5]
.sym 13187 $nextpnr_ICESTORM_LC_93$O
.sym 13189 h_count[1]
.sym 13193 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13195 h_count[2]
.sym 13196 $PACKER_VCC_NET
.sym 13199 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13201 h_count[3]
.sym 13205 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13207 h_count[4]
.sym 13208 $PACKER_VCC_NET
.sym 13211 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13213 $PACKER_VCC_NET
.sym 13214 h_count[5]
.sym 13217 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13219 h_count[6]
.sym 13223 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13225 h_count[7]
.sym 13229 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_CI
.sym 13231 $PACKER_VCC_NET
.sym 13232 h_count[8]
.sym 13253 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 13255 v_count[6]
.sym 13257 v_count[7]
.sym 13259 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 13264 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 13267 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 13269 h_count[6]
.sym 13270 $PACKER_VCC_NET
.sym 13272 h_count[1]
.sym 13273 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_CI
.sym 13299 $PACKER_VCC_NET
.sym 13303 h_count[9]
.sym 13310 $nextpnr_ICESTORM_LC_94$I3
.sym 13312 $PACKER_VCC_NET
.sym 13313 h_count[9]
.sym 13320 $nextpnr_ICESTORM_LC_94$I3
.sym 13362 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13380 v_count[1]
.sym 13381 v_count[0]
.sym 13384 h_count[8]
.sym 13386 h_count[9]
.sym 13387 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13389 v_count[1]
.sym 13401 h_count[2]
.sym 13403 h_count[3]
.sym 13405 $PACKER_VCC_NET
.sym 13406 $PACKER_VCC_NET
.sym 13407 h_count[5]
.sym 13409 h_count[6]
.sym 13411 h_count[7]
.sym 13413 h_count[4]
.sym 13414 h_count[0]
.sym 13415 h_count[1]
.sym 13430 $PACKER_VCC_NET
.sym 13433 $nextpnr_ICESTORM_LC_113$O
.sym 13436 h_count[0]
.sym 13439 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13442 h_count[1]
.sym 13445 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13447 $PACKER_VCC_NET
.sym 13448 h_count[2]
.sym 13451 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13453 h_count[3]
.sym 13457 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13459 h_count[4]
.sym 13463 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13465 h_count[5]
.sym 13466 $PACKER_VCC_NET
.sym 13469 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13471 h_count[6]
.sym 13472 $PACKER_VCC_NET
.sym 13475 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13477 $PACKER_VCC_NET
.sym 13478 h_count[7]
.sym 13507 v_count[9]
.sym 13511 v_count[8]
.sym 13515 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 13516 $PACKER_VCC_NET
.sym 13519 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13524 $PACKER_VCC_NET
.sym 13525 $PACKER_VCC_NET
.sym 13527 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 13533 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 13534 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 13536 h_count[8]
.sym 13537 temp_blue_SB_DFFSS_Q_S
.sym 13538 h_count[9]
.sym 13556 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 13558 h_count[8]
.sym 13559 $PACKER_VCC_NET
.sym 13562 $nextpnr_ICESTORM_LC_114$I3
.sym 13564 $PACKER_VCC_NET
.sym 13565 h_count[9]
.sym 13568 $nextpnr_ICESTORM_LC_114$COUT
.sym 13570 $PACKER_VCC_NET
.sym 13572 $nextpnr_ICESTORM_LC_114$I3
.sym 13575 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 13576 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 13577 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 13578 $nextpnr_ICESTORM_LC_114$COUT
.sym 13604 CLK$SB_IO_IN_$glb_clk
.sym 13605 temp_blue_SB_DFFSS_Q_S
.sym 13608 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 13619 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 13623 v_count[0]
.sym 13625 $PACKER_VCC_NET
.sym 13628 $PACKER_VCC_NET
.sym 13647 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 13649 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 13652 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 13654 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2[2]
.sym 13657 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 13665 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 13666 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 13667 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 13668 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 13669 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2[3]
.sym 13670 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 13673 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 13675 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 13678 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 13680 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2[3]
.sym 13681 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 13682 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 13683 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2[2]
.sym 13693 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 13694 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 13698 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 13699 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 13700 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 13701 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 13717 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 13718 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 13719 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 13722 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 13723 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 13724 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 13735 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0
.sym 13751 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 13755 $PACKER_VCC_NET
.sym 13756 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 13757 h_count[6]
.sym 13760 h_count[1]
.sym 13761 $PACKER_VCC_NET
.sym 13773 h_count[1]
.sym 13777 h_count[5]
.sym 13778 h_count[3]
.sym 13779 h_count[4]
.sym 13781 h_count[7]
.sym 13782 h_count[0]
.sym 13783 h_count[2]
.sym 13784 h_count[6]
.sym 13786 $PACKER_VCC_NET
.sym 13791 $PACKER_VCC_NET
.sym 13802 $nextpnr_ICESTORM_LC_21$O
.sym 13804 h_count[0]
.sym 13808 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13810 $PACKER_VCC_NET
.sym 13811 h_count[1]
.sym 13814 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13817 h_count[2]
.sym 13820 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13822 $PACKER_VCC_NET
.sym 13823 h_count[3]
.sym 13826 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13828 $PACKER_VCC_NET
.sym 13829 h_count[4]
.sym 13832 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13834 $PACKER_VCC_NET
.sym 13835 h_count[5]
.sym 13838 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13840 h_count[6]
.sym 13841 $PACKER_VCC_NET
.sym 13844 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13846 h_count[7]
.sym 13847 $PACKER_VCC_NET
.sym 13878 h_count[9]
.sym 13881 h_count[8]
.sym 13888 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13893 $PACKER_VCC_NET
.sym 13894 h_count[8]
.sym 13908 h_count[9]
.sym 13925 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI
.sym 13927 h_count[8]
.sym 13928 $PACKER_VCC_NET
.sym 13931 $nextpnr_ICESTORM_LC_22$I3
.sym 13933 h_count[9]
.sym 13941 $nextpnr_ICESTORM_LC_22$I3
.sym 13976 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 13987 v_count[1]
.sym 14002 $PACKER_VCC_NET
.sym 14016 h_count[7]
.sym 14018 $PACKER_VCC_NET
.sym 14019 h_count[5]
.sym 14023 h_count[3]
.sym 14024 h_count[4]
.sym 14026 h_count[2]
.sym 14029 h_count[6]
.sym 14030 h_count[1]
.sym 14041 h_count[8]
.sym 14048 $nextpnr_ICESTORM_LC_17$O
.sym 14050 h_count[1]
.sym 14054 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14056 $PACKER_VCC_NET
.sym 14057 h_count[2]
.sym 14060 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14062 h_count[3]
.sym 14063 $PACKER_VCC_NET
.sym 14066 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14068 $PACKER_VCC_NET
.sym 14069 h_count[4]
.sym 14072 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14074 h_count[5]
.sym 14078 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14080 h_count[6]
.sym 14084 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14087 h_count[7]
.sym 14090 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI
.sym 14092 h_count[8]
.sym 14134 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI
.sym 14150 h_count[9]
.sym 14162 $PACKER_VCC_NET
.sym 14171 $nextpnr_ICESTORM_LC_18$I3
.sym 14173 $PACKER_VCC_NET
.sym 14174 h_count[9]
.sym 14181 $nextpnr_ICESTORM_LC_18$I3
.sym 14422 $PACKER_GND_NET
.sym 14431 $PACKER_GND_NET
.sym 14445 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14446 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14447 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14450 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14451 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14491 h_count[1]
.sym 14492 h_count[7]
.sym 14493 h_count[3]
.sym 14494 h_count[0]
.sym 14495 h_count[5]
.sym 14498 h_count[4]
.sym 14499 h_count[2]
.sym 14501 h_count[6]
.sym 14505 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 14508 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 14509 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14511 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14512 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14513 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14516 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14517 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[0]
.sym 14518 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14520 h_count[0]
.sym 14521 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[0]
.sym 14524 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14526 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14527 h_count[1]
.sym 14530 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14532 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14533 h_count[2]
.sym 14536 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14538 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14539 h_count[3]
.sym 14542 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14544 h_count[4]
.sym 14545 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 14548 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14550 h_count[5]
.sym 14551 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 14554 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14556 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14557 h_count[6]
.sym 14560 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14562 h_count[7]
.sym 14563 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14573 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 14574 SW3_SB_LUT4_I1_O[0]
.sym 14575 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 14576 player_x[9]
.sym 14577 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
.sym 14578 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 14579 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[0]
.sym 14612 $PACKER_VCC_NET
.sym 14617 h_count[9]
.sym 14618 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 14644 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14649 player_x[2]
.sym 14651 SW3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 14653 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 14656 player_x_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 14657 h_count[8]
.sym 14658 SW4$SB_IO_IN
.sym 14659 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 14661 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
.sym 14666 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 14667 $PACKER_VCC_NET
.sym 14674 h_count[9]
.sym 14681 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI
.sym 14683 h_count[8]
.sym 14684 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 14687 $nextpnr_ICESTORM_LC_33$I3
.sym 14689 h_count[9]
.sym 14690 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 14697 $nextpnr_ICESTORM_LC_33$I3
.sym 14706 SW4$SB_IO_IN
.sym 14707 player_x_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 14709 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 14718 player_x[2]
.sym 14720 $PACKER_VCC_NET
.sym 14721 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
.sym 14728 SW3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 14729 CLK$SB_IO_IN_$glb_clk
.sym 14740 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 14743 player_x[2]
.sym 14745 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 14748 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[0]
.sym 14751 player_x[3]
.sym 14752 player_x_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 14753 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
.sym 14755 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 14756 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14759 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 14760 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
.sym 14772 h_count[6]
.sym 14773 $PACKER_VCC_NET
.sym 14774 h_count[7]
.sym 14777 $PACKER_VCC_NET
.sym 14778 h_count[3]
.sym 14783 h_count[8]
.sym 14784 $PACKER_VCC_NET
.sym 14786 h_count[1]
.sym 14791 h_count[4]
.sym 14798 h_count[2]
.sym 14801 h_count[5]
.sym 14804 $nextpnr_ICESTORM_LC_51$O
.sym 14806 h_count[1]
.sym 14810 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14813 h_count[2]
.sym 14816 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14819 h_count[3]
.sym 14822 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14825 h_count[4]
.sym 14828 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14831 h_count[5]
.sym 14834 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14836 h_count[6]
.sym 14837 $PACKER_VCC_NET
.sym 14840 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14842 $PACKER_VCC_NET
.sym 14843 h_count[7]
.sym 14846 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_CI
.sym 14848 h_count[8]
.sym 14849 $PACKER_VCC_NET
.sym 14856 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 14857 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 14858 VGA_R2_SB_DFFSR_Q_R
.sym 14859 VGA_G2$SB_IO_OUT
.sym 14872 $PACKER_VCC_NET
.sym 14873 $PACKER_VCC_NET
.sym 14875 $PACKER_VCC_NET
.sym 14878 $PACKER_VCC_NET
.sym 14879 h_count[0]
.sym 14880 h_count[7]
.sym 14884 $PACKER_VCC_NET
.sym 14885 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14890 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_CI
.sym 14896 $PACKER_VCC_NET
.sym 14906 h_count[9]
.sym 14915 VGA_R2_SB_DFFSR_Q_R
.sym 14918 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 14927 $nextpnr_ICESTORM_LC_52$I3
.sym 14929 $PACKER_VCC_NET
.sym 14930 h_count[9]
.sym 14937 $nextpnr_ICESTORM_LC_52$I3
.sym 14943 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 14975 CLK$SB_IO_IN_$glb_clk
.sym 14976 VGA_R2_SB_DFFSR_Q_R
.sym 14978 v_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 14979 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14980 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14981 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14982 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14983 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14984 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14991 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14995 VGA_R2$SB_IO_OUT
.sym 14996 $PACKER_VCC_NET
.sym 15001 h_count[9]
.sym 15003 VGA_G2_SB_DFFSR_Q_R[1]
.sym 15004 VGA_VS_SB_LUT4_O_I2[1]
.sym 15007 VGA_VS_SB_LUT4_O_I2[0]
.sym 15010 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 15012 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 15024 h_count[9]
.sym 15025 h_count[8]
.sym 15038 $PACKER_VCC_NET
.sym 15040 h_count[7]
.sym 15050 $nextpnr_ICESTORM_LC_57$O
.sym 15053 h_count[7]
.sym 15056 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 15058 $PACKER_VCC_NET
.sym 15059 h_count[8]
.sym 15062 $nextpnr_ICESTORM_LC_58$I3
.sym 15065 h_count[9]
.sym 15072 $nextpnr_ICESTORM_LC_58$I3
.sym 15100 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 15101 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 15102 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2
.sym 15107 VGA_G2_SB_DFFSR_Q_R[1]
.sym 15124 v_count[6]
.sym 15125 v_count[8]
.sym 15126 v_count[7]
.sym 15127 v_count[9]
.sym 15141 v_count[8]
.sym 15142 $PACKER_VCC_NET
.sym 15150 $PACKER_VCC_NET
.sym 15156 v_count[1]
.sym 15164 VGA_VS_SB_LUT4_O_I2[1]
.sym 15167 VGA_VS_SB_LUT4_O_I2[0]
.sym 15169 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 15170 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 15171 v_count[6]
.sym 15172 v_count[7]
.sym 15173 $nextpnr_ICESTORM_LC_25$O
.sym 15176 v_count[1]
.sym 15179 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15181 $PACKER_VCC_NET
.sym 15182 VGA_VS_SB_LUT4_O_I2[1]
.sym 15185 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15187 VGA_VS_SB_LUT4_O_I2[0]
.sym 15191 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15194 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 15197 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15200 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 15203 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15206 v_count[6]
.sym 15209 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15212 v_count[7]
.sym 15215 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 15217 v_count[8]
.sym 15218 $PACKER_VCC_NET
.sym 15227 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 15228 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 15229 v_count[6]
.sym 15230 v_count[7]
.sym 15248 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 15249 v_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 15250 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 15251 v_count[8]
.sym 15252 v_count[6]
.sym 15253 v_count[9]
.sym 15254 v_count[7]
.sym 15259 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 15277 $PACKER_VCC_NET
.sym 15281 v_count[9]
.sym 15296 $nextpnr_ICESTORM_LC_26$I3
.sym 15298 v_count[9]
.sym 15299 $PACKER_VCC_NET
.sym 15306 $nextpnr_ICESTORM_LC_26$I3
.sym 15346 v_count[8]
.sym 15347 v_count[9]
.sym 15353 v_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 15359 v_count[6]
.sym 15360 v_count[1]
.sym 15361 $PACKER_VCC_NET
.sym 15362 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15363 v_count[7]
.sym 15365 $PACKER_VCC_NET
.sym 15374 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 15376 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 15377 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15378 v_count[6]
.sym 15379 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 15380 v_count[7]
.sym 15381 v_count[9]
.sym 15387 $PACKER_VCC_NET
.sym 15389 v_count[0]
.sym 15392 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 15395 $PACKER_VCC_NET
.sym 15398 v_count[1]
.sym 15399 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 15401 v_count[6]
.sym 15402 v_count[7]
.sym 15406 VGA_VS_SB_LUT4_O_I2[0]
.sym 15414 VGA_VS_SB_LUT4_O_I2[1]
.sym 15419 $nextpnr_ICESTORM_LC_13$O
.sym 15422 v_count[0]
.sym 15425 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15427 v_count[1]
.sym 15428 $PACKER_VCC_NET
.sym 15431 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15433 $PACKER_VCC_NET
.sym 15434 VGA_VS_SB_LUT4_O_I2[1]
.sym 15437 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15440 VGA_VS_SB_LUT4_O_I2[0]
.sym 15443 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15445 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 15449 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15452 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 15455 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15457 v_count[6]
.sym 15458 $PACKER_VCC_NET
.sym 15461 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15463 v_count[7]
.sym 15485 v_count[0]
.sym 15488 v_count[8]
.sym 15490 v_count[9]
.sym 15491 $PACKER_VCC_NET
.sym 15496 VGA_VS_SB_LUT4_O_I2[1]
.sym 15499 v_count[1]
.sym 15503 VGA_VS_SB_LUT4_O_I2[0]
.sym 15505 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15511 v_count[9]
.sym 15518 v_count[8]
.sym 15523 $PACKER_VCC_NET
.sym 15542 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 15544 v_count[8]
.sym 15545 $PACKER_VCC_NET
.sym 15548 $nextpnr_ICESTORM_LC_14$I3
.sym 15550 $PACKER_VCC_NET
.sym 15551 v_count[9]
.sym 15558 $nextpnr_ICESTORM_LC_14$I3
.sym 15592 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 15596 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 15598 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 15599 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_I0[3]
.sym 15617 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15633 $PACKER_VCC_NET
.sym 15641 $PACKER_VCC_NET
.sym 15642 v_count[1]
.sym 15646 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 15647 v_count[0]
.sym 15648 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 15650 v_count[6]
.sym 15652 v_count[7]
.sym 15656 VGA_VS_SB_LUT4_O_I2[1]
.sym 15663 VGA_VS_SB_LUT4_O_I2[0]
.sym 15665 $nextpnr_ICESTORM_LC_112$O
.sym 15667 v_count[0]
.sym 15671 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15673 v_count[1]
.sym 15677 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15679 VGA_VS_SB_LUT4_O_I2[1]
.sym 15683 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15686 VGA_VS_SB_LUT4_O_I2[0]
.sym 15689 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15691 $PACKER_VCC_NET
.sym 15692 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 15695 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15697 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 15701 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15703 v_count[6]
.sym 15704 $PACKER_VCC_NET
.sym 15707 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15710 v_count[7]
.sym 15723 $PACKER_VCC_NET
.sym 15732 $PACKER_VCC_NET
.sym 15739 v_count[8]
.sym 15740 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 15744 v_count[6]
.sym 15745 v_count[9]
.sym 15746 v_count[7]
.sym 15750 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 15751 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15756 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 15758 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15760 v_count[9]
.sym 15761 $PACKER_VCC_NET
.sym 15764 v_count[8]
.sym 15769 $PACKER_VCC_NET
.sym 15777 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15788 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 15790 v_count[8]
.sym 15791 $PACKER_VCC_NET
.sym 15794 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15796 v_count[9]
.sym 15797 $PACKER_VCC_NET
.sym 15801 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15802 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15803 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 15804 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15840 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 15842 VGA_VS_SB_LUT4_O_I2[0]
.sym 15857 $PACKER_VCC_NET
.sym 15862 v_count[9]
.sym 15866 v_count[6]
.sym 15869 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15871 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 15872 v_count[7]
.sym 15873 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 15879 $PACKER_VCC_NET
.sym 15880 v_count[9]
.sym 15887 $PACKER_VCC_NET
.sym 15892 v_count[8]
.sym 15900 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 15904 v_count[6]
.sym 15906 v_count[7]
.sym 15910 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 15911 $nextpnr_ICESTORM_LC_39$O
.sym 15913 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 15917 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15919 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 15920 $PACKER_VCC_NET
.sym 15923 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15925 $PACKER_VCC_NET
.sym 15926 v_count[6]
.sym 15929 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15931 v_count[7]
.sym 15935 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_CARRY_CO_CI
.sym 15938 v_count[8]
.sym 15941 $nextpnr_ICESTORM_LC_40$I3
.sym 15943 $PACKER_VCC_NET
.sym 15944 v_count[9]
.sym 15951 $nextpnr_ICESTORM_LC_40$I3
.sym 15962 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 15979 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1
.sym 15983 $PACKER_VCC_NET
.sym 15984 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 15993 VGA_VS_SB_LUT4_O_I2[1]
.sym 16004 VGA_VS_SB_LUT4_O_I2[1]
.sym 16006 VGA_VS_SB_LUT4_O_I2[0]
.sym 16007 v_count[1]
.sym 16008 $PACKER_VCC_NET
.sym 16011 v_count[8]
.sym 16014 $PACKER_VCC_NET
.sym 16026 v_count[6]
.sym 16031 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 16032 v_count[7]
.sym 16033 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 16034 $nextpnr_ICESTORM_LC_46$O
.sym 16036 v_count[1]
.sym 16040 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16042 VGA_VS_SB_LUT4_O_I2[1]
.sym 16046 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16049 VGA_VS_SB_LUT4_O_I2[0]
.sym 16052 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16054 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 16055 $PACKER_VCC_NET
.sym 16058 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16061 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 16064 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16067 v_count[6]
.sym 16070 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16072 v_count[7]
.sym 16073 $PACKER_VCC_NET
.sym 16076 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 16078 v_count[8]
.sym 16079 $PACKER_VCC_NET
.sym 16086 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 16087 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16100 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 16105 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16120 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 16126 $PACKER_VCC_NET
.sym 16134 v_count[9]
.sym 16157 $nextpnr_ICESTORM_LC_47$I3
.sym 16159 $PACKER_VCC_NET
.sym 16160 v_count[9]
.sym 16167 $nextpnr_ICESTORM_LC_47$I3
.sym 16556 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2]
.sym 16557 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 16560 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 16574 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 16576 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 16598 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16602 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[0]
.sym 16604 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16606 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 16609 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 16613 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16615 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
.sym 16617 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16618 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16621 player_x[6]
.sym 16623 player_x[2]
.sym 16624 player_x[7]
.sym 16626 player_x[3]
.sym 16627 $nextpnr_ICESTORM_LC_2$O
.sym 16629 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[0]
.sym 16633 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16635 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16637 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
.sym 16639 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16642 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16643 player_x[2]
.sym 16645 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16648 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16649 player_x[3]
.sym 16651 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16653 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 16657 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16659 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 16663 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16666 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16667 player_x[6]
.sym 16669 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16672 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16673 player_x[7]
.sym 16682 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 16683 player_x[6]
.sym 16684 SW3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 16685 player_x[2]
.sym 16686 player_x[7]
.sym 16687 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 16688 player_x[3]
.sym 16692 v_count[6]
.sym 16699 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
.sym 16700 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 16702 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 16711 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 16714 $PACKER_VCC_NET
.sym 16716 VGA_G2$SB_IO_OUT
.sym 16726 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 16730 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 16737 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2]
.sym 16740 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 16747 SW4$SB_IO_IN
.sym 16750 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 16753 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16759 SW4$SB_IO_IN
.sym 16762 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
.sym 16766 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 16767 player_x_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16768 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 16769 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 16774 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 16775 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 16776 SW4$SB_IO_IN
.sym 16778 player_x[9]
.sym 16780 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 16783 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 16784 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 16785 SW3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 16786 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 16789 SW3$SB_IO_IN
.sym 16790 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI
.sym 16793 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 16796 SW3_SB_LUT4_I1_I3
.sym 16799 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 16800 player_x[9]
.sym 16803 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 16804 SW4$SB_IO_IN
.sym 16805 SW3$SB_IO_IN
.sym 16806 SW3_SB_LUT4_I1_I3
.sym 16809 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 16810 SW4$SB_IO_IN
.sym 16811 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 16812 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 16815 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 16816 SW4$SB_IO_IN
.sym 16817 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 16818 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 16822 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
.sym 16827 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 16828 SW4$SB_IO_IN
.sym 16829 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 16830 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 16836 player_x_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16837 SW3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 16838 CLK$SB_IO_IN_$glb_clk
.sym 16842 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16843 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16844 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16845 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16846 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16847 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16848 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 16850 v_count[7]
.sym 16853 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 16854 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 16855 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 16856 player_x_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 16857 player_x[3]
.sym 16858 $PACKER_VCC_NET
.sym 16859 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 16861 player_x_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 16862 player_x_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 16863 player_x_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16864 VGA_G2_SB_DFFSR_Q_R[1]
.sym 16868 player_x_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 16869 player_x[9]
.sym 16896 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[0]
.sym 16898 h_count[3]
.sym 16899 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16900 h_count[1]
.sym 16901 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
.sym 16902 h_count[0]
.sym 16903 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16904 h_count[4]
.sym 16905 h_count[6]
.sym 16906 h_count[5]
.sym 16907 h_count[7]
.sym 16908 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16909 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16910 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16911 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16912 h_count[2]
.sym 16913 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16915 h_count[0]
.sym 16916 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[0]
.sym 16919 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16921 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
.sym 16922 h_count[1]
.sym 16925 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16927 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16928 h_count[2]
.sym 16931 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16933 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16934 h_count[3]
.sym 16937 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16939 h_count[4]
.sym 16940 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16943 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16945 h_count[5]
.sym 16946 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16949 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16951 h_count[6]
.sym 16952 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16955 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16957 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16958 h_count[7]
.sym 16963 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16964 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 16975 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 16987 $PACKER_VCC_NET
.sym 16989 VGA_G2$SB_IO_OUT
.sym 16990 h_count[4]
.sym 16991 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 16992 h_count[5]
.sym 16999 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17006 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 17007 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 17009 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 17011 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 17017 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 17019 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17020 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17021 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 17023 h_count[9]
.sym 17024 VGA_G2_SB_DFFSR_Q_R[1]
.sym 17026 VGA_G2_SB_DFFSR_Q_R[1]
.sym 17032 h_count[8]
.sym 17034 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17036 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17038 h_count[8]
.sym 17039 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17042 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 17044 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17045 h_count[9]
.sym 17048 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 17051 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 17052 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 17055 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 17056 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 17057 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17058 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 17061 VGA_G2_SB_DFFSR_Q_R[1]
.sym 17064 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 17067 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 17069 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 17084 CLK$SB_IO_IN_$glb_clk
.sym 17085 VGA_G2_SB_DFFSR_Q_R[1]
.sym 17097 v_count[8]
.sym 17110 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17111 VGA_VS_SB_LUT4_O_I2[1]
.sym 17112 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17113 v_count[1]
.sym 17114 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 17115 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 17117 VGA_VS_SB_LUT4_O_I2[0]
.sym 17118 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 17120 v_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 17129 v_count[1]
.sym 17130 v_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 17131 $PACKER_VCC_NET
.sym 17133 VGA_VS_SB_LUT4_O_I2[0]
.sym 17135 VGA_VS_SB_LUT4_O_I2[1]
.sym 17137 $PACKER_VCC_NET
.sym 17139 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17141 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17145 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 17146 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17149 v_count[7]
.sym 17150 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17151 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 17152 v_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 17153 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17155 v_count[6]
.sym 17156 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17159 $nextpnr_ICESTORM_LC_59$O
.sym 17161 v_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 17165 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17167 v_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 17169 v_count[1]
.sym 17171 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17173 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17175 VGA_VS_SB_LUT4_O_I2[1]
.sym 17177 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17180 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17181 VGA_VS_SB_LUT4_O_I2[0]
.sym 17183 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17185 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17187 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 17189 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17191 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17192 $PACKER_VCC_NET
.sym 17193 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 17195 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17197 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17198 $PACKER_VCC_NET
.sym 17199 v_count[6]
.sym 17201 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17203 $PACKER_VCC_NET
.sym 17204 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17205 v_count[7]
.sym 17211 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 17219 v_count[9]
.sym 17226 v_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 17234 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17235 v_count[9]
.sym 17236 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17239 v_count[1]
.sym 17241 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17242 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17243 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 17244 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17245 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17250 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17251 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 17252 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2
.sym 17257 $PACKER_VCC_NET
.sym 17258 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 17268 v_count[9]
.sym 17274 v_count[8]
.sym 17277 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I1
.sym 17282 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 17284 $PACKER_VCC_NET
.sym 17285 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17286 v_count[8]
.sym 17288 $nextpnr_ICESTORM_LC_60$I3
.sym 17291 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 17292 v_count[9]
.sym 17298 $nextpnr_ICESTORM_LC_60$I3
.sym 17326 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I1
.sym 17327 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 17328 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2
.sym 17333 v_count[1]
.sym 17345 $PACKER_VCC_NET
.sym 17353 $PACKER_VCC_NET
.sym 17354 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 17356 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 17358 h_count_SB_DFFSR_Q_R
.sym 17361 v_count[8]
.sym 17362 h_count_SB_DFFSR_Q_R
.sym 17363 h_count_SB_DFFSR_Q_R
.sym 17367 VGA_G2_SB_DFFSR_Q_R[1]
.sym 17378 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 17379 v_count[6]
.sym 17381 VGA_VS_SB_LUT4_O_I2[1]
.sym 17384 h_count_SB_DFFSR_Q_R
.sym 17385 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 17386 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 17387 VGA_VS_SB_LUT4_O_I2[0]
.sym 17394 v_count[0]
.sym 17396 v_count[7]
.sym 17398 v_count[1]
.sym 17405 $nextpnr_ICESTORM_LC_111$O
.sym 17407 v_count[0]
.sym 17411 v_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17413 v_count[1]
.sym 17417 v_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 17419 VGA_VS_SB_LUT4_O_I2[1]
.sym 17423 v_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 17426 VGA_VS_SB_LUT4_O_I2[0]
.sym 17429 v_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 17431 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 17433 v_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 17435 v_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 17438 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 17439 v_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 17441 v_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 17444 v_count[6]
.sym 17445 v_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 17447 v_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 17450 v_count[7]
.sym 17451 v_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 17452 h_count_SB_DFFSR_Q_R
.sym 17453 CLK$SB_IO_IN_$glb_clk
.sym 17454 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 17457 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO
.sym 17460 v_count[0]
.sym 17469 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 17476 v_count[1]
.sym 17477 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 17479 $PACKER_VCC_NET
.sym 17480 $PACKER_VCC_NET
.sym 17482 v_count[0]
.sym 17483 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 17484 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 17486 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 17487 v_count[8]
.sym 17488 v_count[6]
.sym 17489 v_count[9]
.sym 17490 v_count[7]
.sym 17491 v_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 17496 v_count[8]
.sym 17500 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 17521 v_count[9]
.sym 17523 h_count_SB_DFFSR_Q_R
.sym 17525 v_count[0]
.sym 17528 v_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 17531 v_count[8]
.sym 17532 v_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 17536 v_count[9]
.sym 17538 v_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 17574 v_count[0]
.sym 17575 h_count_SB_DFFSR_Q_R
.sym 17576 CLK$SB_IO_IN_$glb_clk
.sym 17577 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 17590 v_count[8]
.sym 17594 v_count[9]
.sym 17602 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO
.sym 17603 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 17605 v_count[1]
.sym 17606 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 17607 VGA_VS_SB_LUT4_O_I2[1]
.sym 17608 v_count[0]
.sym 17609 VGA_VS_SB_LUT4_O_I2[0]
.sym 17610 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 17619 v_count[8]
.sym 17623 VGA_VS_SB_LUT4_O_I2[1]
.sym 17625 VGA_VS_SB_LUT4_O_I2[0]
.sym 17627 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 17628 v_count[9]
.sym 17629 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 17631 v_count[6]
.sym 17633 v_count[7]
.sym 17639 $PACKER_VCC_NET
.sym 17640 $PACKER_VCC_NET
.sym 17651 $nextpnr_ICESTORM_LC_44$O
.sym 17654 VGA_VS_SB_LUT4_O_I2[1]
.sym 17657 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17659 VGA_VS_SB_LUT4_O_I2[0]
.sym 17660 $PACKER_VCC_NET
.sym 17663 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17665 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 17666 $PACKER_VCC_NET
.sym 17669 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17671 $PACKER_VCC_NET
.sym 17672 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 17675 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17677 v_count[6]
.sym 17678 $PACKER_VCC_NET
.sym 17681 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17683 $PACKER_VCC_NET
.sym 17684 v_count[7]
.sym 17687 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI
.sym 17690 v_count[8]
.sym 17693 $nextpnr_ICESTORM_LC_45$I3
.sym 17695 v_count[9]
.sym 17696 $PACKER_VCC_NET
.sym 17701 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 17702 VGA_VS$SB_IO_OUT
.sym 17703 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 17704 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O[2]
.sym 17705 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 17706 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_I0[0]
.sym 17707 VGA_VS_SB_LUT4_O_I2[2]
.sym 17708 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O[0]
.sym 17727 v_count[9]
.sym 17733 VGA_VS_SB_LUT4_O_I2[1]
.sym 17735 VGA_VS_SB_LUT4_O_I2[0]
.sym 17736 v_count[1]
.sym 17737 $nextpnr_ICESTORM_LC_45$I3
.sym 17747 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 17749 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 17751 v_count[6]
.sym 17752 v_count[9]
.sym 17753 v_count[7]
.sym 17759 v_count[8]
.sym 17760 VGA_VS_SB_LUT4_O_I2[1]
.sym 17764 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 17765 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_I0[3]
.sym 17769 VGA_VS_SB_LUT4_O_I2[0]
.sym 17772 VGA_VS_SB_LUT4_O_I2[2]
.sym 17778 $nextpnr_ICESTORM_LC_45$I3
.sym 17799 VGA_VS_SB_LUT4_O_I2[0]
.sym 17800 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_I0[3]
.sym 17801 VGA_VS_SB_LUT4_O_I2[1]
.sym 17802 VGA_VS_SB_LUT4_O_I2[2]
.sym 17811 v_count[7]
.sym 17812 v_count[8]
.sym 17813 v_count[6]
.sym 17814 v_count[9]
.sym 17817 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 17819 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 17820 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 17826 VGA_VS_SB_LUT4_O_I2[1]
.sym 17827 VGA_VS_SB_LUT4_O_I2[0]
.sym 17837 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 17838 v_count[9]
.sym 17839 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 17841 v_count[6]
.sym 17843 v_count[7]
.sym 17852 v_count[1]
.sym 17853 v_count[8]
.sym 17854 h_count_SB_DFFSR_Q_R
.sym 17859 h_count_SB_DFFSR_Q_R
.sym 17865 $PACKER_VCC_NET
.sym 17872 v_count[1]
.sym 17873 $PACKER_VCC_NET
.sym 17880 v_count[0]
.sym 17881 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 17883 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 17887 v_count[7]
.sym 17891 VGA_VS_SB_LUT4_O_I2[1]
.sym 17892 VGA_VS_SB_LUT4_O_I2[0]
.sym 17893 v_count[6]
.sym 17897 $nextpnr_ICESTORM_LC_75$O
.sym 17900 v_count[0]
.sym 17903 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17905 $PACKER_VCC_NET
.sym 17906 v_count[1]
.sym 17909 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17911 VGA_VS_SB_LUT4_O_I2[1]
.sym 17915 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17917 VGA_VS_SB_LUT4_O_I2[0]
.sym 17918 $PACKER_VCC_NET
.sym 17921 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17923 $PACKER_VCC_NET
.sym 17924 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 17927 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17929 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 17930 $PACKER_VCC_NET
.sym 17933 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17935 v_count[6]
.sym 17939 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17941 v_count[7]
.sym 17942 $PACKER_VCC_NET
.sym 17949 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2
.sym 17962 VGA_VS_SB_LUT4_O_I2[0]
.sym 17970 VGA_VS_SB_LUT4_O_I2[1]
.sym 17971 VGA_VS_SB_LUT4_O_I2[1]
.sym 17973 VGA_VS_SB_LUT4_O_I2[0]
.sym 17974 $PACKER_VCC_NET
.sym 17975 v_count[0]
.sym 17980 $PACKER_VCC_NET
.sym 17983 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17992 v_count[8]
.sym 17994 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0
.sym 17997 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1
.sym 17998 v_count[9]
.sym 17999 VGA_VS_SB_LUT4_O_I2[0]
.sym 18001 $PACKER_VCC_NET
.sym 18014 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2
.sym 18020 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 18023 v_count[8]
.sym 18026 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 18028 $PACKER_VCC_NET
.sym 18029 v_count[9]
.sym 18033 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0
.sym 18034 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2
.sym 18035 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1
.sym 18036 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 18045 VGA_VS_SB_LUT4_O_I2[0]
.sym 18071 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18072 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18073 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18074 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18075 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18076 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18077 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18093 $PACKER_VCC_NET
.sym 18111 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 18112 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18116 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 18122 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 18124 v_count[1]
.sym 18126 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 18127 v_count[6]
.sym 18128 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18129 v_count[7]
.sym 18131 VGA_VS_SB_LUT4_O_I2[1]
.sym 18132 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18133 VGA_VS_SB_LUT4_O_I2[0]
.sym 18135 v_count[0]
.sym 18137 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18138 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18139 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18141 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18143 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18145 v_count[0]
.sym 18146 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 18149 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18151 v_count[1]
.sym 18152 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18153 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 18155 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18157 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18158 VGA_VS_SB_LUT4_O_I2[1]
.sym 18161 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18163 VGA_VS_SB_LUT4_O_I2[0]
.sym 18164 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18167 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18169 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 18170 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18173 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18175 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 18176 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18179 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18181 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18182 v_count[6]
.sym 18185 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18187 v_count[7]
.sym 18188 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18193 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18194 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 18205 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 18209 player_y[3]
.sym 18210 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 18214 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 18216 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[1]
.sym 18217 player_y[8]
.sym 18226 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 18227 player_y[9]
.sym 18229 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18241 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18250 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18251 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 18252 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 18254 v_count[8]
.sym 18264 v_count[9]
.sym 18266 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18268 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18269 v_count[8]
.sym 18272 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 18274 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18275 v_count[9]
.sym 18278 $nextpnr_ICESTORM_LC_36$I3
.sym 18281 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 18282 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 18288 $nextpnr_ICESTORM_LC_36$I3
.sym 18639 VGA_R2$SB_IO_OUT
.sym 18655 VGA_R2$SB_IO_OUT
.sym 18695 VGA_R2$SB_IO_OUT
.sym 18704 $PACKER_VCC_NET
.sym 18706 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2]
.sym 18707 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 18708 player_x[7]
.sym 18709 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 18710 player_x[3]
.sym 18712 $PACKER_VCC_NET
.sym 18713 player_x[6]
.sym 18715 player_x[2]
.sym 18718 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 18722 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 18725 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 18732 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
.sym 18735 $nextpnr_ICESTORM_LC_7$O
.sym 18738 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
.sym 18741 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18743 $PACKER_VCC_NET
.sym 18744 player_x[2]
.sym 18747 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CI_SB_CARRY_CO_CI
.sym 18749 player_x[3]
.sym 18750 $PACKER_VCC_NET
.sym 18753 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CI
.sym 18755 $PACKER_VCC_NET
.sym 18756 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2]
.sym 18757 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 18759 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CO
.sym 18762 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 18763 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 18765 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO
.sym 18768 player_x[6]
.sym 18771 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 18773 player_x[7]
.sym 18774 $PACKER_VCC_NET
.sym 18777 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 18779 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 18780 $PACKER_VCC_NET
.sym 18781 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 18804 player_x_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 18809 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2]
.sym 18810 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 18811 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 18815 $PACKER_GND_NET
.sym 18820 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 18842 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 18855 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 18861 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 18866 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 18867 $PACKER_VCC_NET
.sym 18868 player_x_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 18870 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 18871 player_x_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 18872 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 18873 player_x_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 18874 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 18875 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 18876 SW3_SB_LUT4_I1_O[0]
.sym 18877 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 18878 player_x[9]
.sym 18881 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 18882 player_x_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 18883 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 18884 SW4$SB_IO_IN
.sym 18891 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 18892 SW4$SB_IO_IN
.sym 18893 SW3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 18896 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 18898 $nextpnr_ICESTORM_LC_8$I3
.sym 18900 player_x[9]
.sym 18904 $nextpnr_ICESTORM_LC_8$COUT
.sym 18907 $PACKER_VCC_NET
.sym 18908 $nextpnr_ICESTORM_LC_8$I3
.sym 18911 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 18912 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 18913 SW4$SB_IO_IN
.sym 18914 $nextpnr_ICESTORM_LC_8$COUT
.sym 18917 SW3_SB_LUT4_I1_O[0]
.sym 18919 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 18920 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 18923 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 18924 player_x_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 18925 SW4$SB_IO_IN
.sym 18926 player_x_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 18929 SW4$SB_IO_IN
.sym 18930 player_x_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 18931 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 18932 player_x_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 18935 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 18936 SW4$SB_IO_IN
.sym 18937 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 18938 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 18941 SW4$SB_IO_IN
.sym 18942 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 18943 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 18944 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 18945 SW3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 18946 CLK$SB_IO_IN_$glb_clk
.sym 18962 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 18970 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 18973 player_x[6]
.sym 18977 player_x[2]
.sym 18979 player_x[7]
.sym 18993 player_x[2]
.sym 18995 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2]
.sym 18997 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 18999 player_x[6]
.sym 19002 player_x[7]
.sym 19004 player_x[3]
.sym 19012 $PACKER_VCC_NET
.sym 19018 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
.sym 19020 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 19021 $nextpnr_ICESTORM_LC_49$O
.sym 19024 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
.sym 19027 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19029 player_x[2]
.sym 19030 $PACKER_VCC_NET
.sym 19033 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19035 $PACKER_VCC_NET
.sym 19036 player_x[3]
.sym 19037 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19039 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19041 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2]
.sym 19042 $PACKER_VCC_NET
.sym 19043 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19045 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19047 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 19049 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19051 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19054 player_x[6]
.sym 19055 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19057 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19060 player_x[7]
.sym 19061 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19063 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 19065 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 19067 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19095 SW3$SB_IO_IN
.sym 19099 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 19107 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 19121 player_x[9]
.sym 19144 $nextpnr_ICESTORM_LC_50$I3
.sym 19147 player_x[9]
.sym 19148 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 19154 $nextpnr_ICESTORM_LC_50$I3
.sym 19204 v_count[1]
.sym 19213 SW4$SB_IO_IN
.sym 19227 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 19236 v_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 19237 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19238 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19239 $PACKER_VCC_NET
.sym 19240 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19241 v_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 19242 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19247 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19249 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19267 $nextpnr_ICESTORM_LC_61$O
.sym 19270 v_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 19273 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 19275 $PACKER_VCC_NET
.sym 19276 v_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 19279 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 19282 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19285 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 19287 $PACKER_VCC_NET
.sym 19288 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19291 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 19293 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19297 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 19299 $PACKER_VCC_NET
.sym 19300 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19303 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 19305 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19306 $PACKER_VCC_NET
.sym 19309 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 19311 $PACKER_VCC_NET
.sym 19312 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19344 VGA_VS$SB_IO_OUT
.sym 19348 v_count[1]
.sym 19353 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 19359 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 19362 $PACKER_VCC_NET
.sym 19366 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19390 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 19392 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19393 $PACKER_VCC_NET
.sym 19396 $nextpnr_ICESTORM_LC_62$I3
.sym 19399 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 19406 $nextpnr_ICESTORM_LC_62$I3
.sym 19474 v_count[1]
.sym 19484 v_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 19486 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19488 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19490 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19492 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19494 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19496 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19500 $PACKER_VCC_NET
.sym 19501 $PACKER_VCC_NET
.sym 19502 $PACKER_VCC_NET
.sym 19508 h_count_SB_DFFSR_Q_R
.sym 19510 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 19512 v_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 19513 $nextpnr_ICESTORM_LC_99$O
.sym 19516 v_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 19519 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CI
.sym 19522 v_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 19523 v_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 19525 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CI
.sym 19527 $PACKER_VCC_NET
.sym 19528 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19531 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CI
.sym 19533 $PACKER_VCC_NET
.sym 19534 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19537 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CI
.sym 19540 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19543 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CI
.sym 19545 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19546 $PACKER_VCC_NET
.sym 19549 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CI
.sym 19551 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19552 $PACKER_VCC_NET
.sym 19555 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CI
.sym 19557 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19558 $PACKER_VCC_NET
.sym 19560 h_count_SB_DFFSR_Q_R
.sym 19561 CLK$SB_IO_IN_$glb_clk
.sym 19562 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 19578 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 19579 v_count[1]
.sym 19589 v_count[0]
.sym 19591 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 19599 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CI
.sym 19605 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19606 h_count_SB_DFFSR_Q_R
.sym 19607 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 19611 v_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 19624 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 19629 $PACKER_VCC_NET
.sym 19636 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_1_CI
.sym 19638 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19639 $PACKER_VCC_NET
.sym 19642 $nextpnr_ICESTORM_LC_100$I3
.sym 19645 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 19652 $nextpnr_ICESTORM_LC_100$I3
.sym 19667 v_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 19683 h_count_SB_DFFSR_Q_R
.sym 19684 CLK$SB_IO_IN_$glb_clk
.sym 19685 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 19713 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 19714 VGA_VS_SB_LUT4_O_I2[1]
.sym 19716 VGA_VS_SB_LUT4_O_I2[0]
.sym 19717 v_count[0]
.sym 19718 v_count[6]
.sym 19719 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 19720 v_count[7]
.sym 19730 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 19731 $PACKER_VCC_NET
.sym 19734 v_count[7]
.sym 19736 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 19739 $PACKER_VCC_NET
.sym 19740 v_count[6]
.sym 19744 v_count[9]
.sym 19747 VGA_VS_SB_LUT4_O_I2[1]
.sym 19751 v_count[8]
.sym 19757 VGA_VS_SB_LUT4_O_I2[0]
.sym 19759 $nextpnr_ICESTORM_LC_37$O
.sym 19762 VGA_VS_SB_LUT4_O_I2[1]
.sym 19765 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19767 $PACKER_VCC_NET
.sym 19768 VGA_VS_SB_LUT4_O_I2[0]
.sym 19771 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19773 $PACKER_VCC_NET
.sym 19774 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 19777 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19780 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 19783 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19786 v_count[6]
.sym 19789 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19791 $PACKER_VCC_NET
.sym 19792 v_count[7]
.sym 19795 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI
.sym 19797 v_count[8]
.sym 19798 $PACKER_VCC_NET
.sym 19801 $nextpnr_ICESTORM_LC_38$I3
.sym 19803 $PACKER_VCC_NET
.sym 19804 v_count[9]
.sym 19843 VGA_VS$SB_IO_OUT
.sym 19845 $nextpnr_ICESTORM_LC_38$I3
.sym 19852 v_count[7]
.sym 19853 v_count[9]
.sym 19854 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 19855 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_I0[0]
.sym 19856 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 19857 v_count[1]
.sym 19858 v_count[6]
.sym 19859 v_count[8]
.sym 19860 VGA_VS_SB_LUT4_O_I2[1]
.sym 19861 VGA_VS_SB_LUT4_O_I2[0]
.sym 19862 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO
.sym 19863 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 19864 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 19865 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_I0[3]
.sym 19869 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O[2]
.sym 19872 VGA_VS_SB_LUT4_O_I2[2]
.sym 19873 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O[0]
.sym 19877 v_count[0]
.sym 19886 $nextpnr_ICESTORM_LC_38$I3
.sym 19889 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O[0]
.sym 19890 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_I0[3]
.sym 19891 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O[2]
.sym 19895 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 19896 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 19897 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 19898 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O[0]
.sym 19901 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_I0[0]
.sym 19902 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 19903 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO
.sym 19904 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_I0[3]
.sym 19907 v_count[7]
.sym 19908 v_count[9]
.sym 19909 v_count[8]
.sym 19910 v_count[6]
.sym 19913 VGA_VS_SB_LUT4_O_I2[1]
.sym 19914 v_count[0]
.sym 19915 v_count[1]
.sym 19916 VGA_VS_SB_LUT4_O_I2[0]
.sym 19921 v_count[0]
.sym 19922 v_count[1]
.sym 19925 VGA_VS_SB_LUT4_O_I2[1]
.sym 19926 VGA_VS_SB_LUT4_O_I2[0]
.sym 19928 VGA_VS_SB_LUT4_O_I2[2]
.sym 19944 $PACKER_VCC_NET
.sym 19954 $PACKER_VCC_NET
.sym 19962 v_count[1]
.sym 19973 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 19976 VGA_VS_SB_LUT4_O_I2[0]
.sym 19980 v_count[1]
.sym 19983 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 19987 v_count[0]
.sym 19990 v_count[6]
.sym 19991 h_count_SB_DFFSR_Q_R
.sym 19992 v_count[7]
.sym 19994 $PACKER_VCC_NET
.sym 19999 VGA_VS_SB_LUT4_O_I2[1]
.sym 20002 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 20004 $PACKER_VCC_NET
.sym 20005 $nextpnr_ICESTORM_LC_15$O
.sym 20007 v_count[0]
.sym 20011 v_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 20014 v_count[1]
.sym 20017 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 20019 VGA_VS_SB_LUT4_O_I2[1]
.sym 20021 v_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 20023 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 20026 VGA_VS_SB_LUT4_O_I2[0]
.sym 20027 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 20029 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 20031 $PACKER_VCC_NET
.sym 20032 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 20035 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 20037 $PACKER_VCC_NET
.sym 20038 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 20041 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 20043 v_count[6]
.sym 20047 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 20049 $PACKER_VCC_NET
.sym 20050 v_count[7]
.sym 20052 h_count_SB_DFFSR_Q_R
.sym 20053 CLK$SB_IO_IN_$glb_clk
.sym 20054 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 20091 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 20105 v_count[8]
.sym 20107 v_count[9]
.sym 20108 $PACKER_VCC_NET
.sym 20128 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI
.sym 20131 v_count[8]
.sym 20134 $nextpnr_ICESTORM_LC_16$I3
.sym 20136 v_count[9]
.sym 20137 $PACKER_VCC_NET
.sym 20144 $nextpnr_ICESTORM_LC_16$I3
.sym 20193 player_y[9]
.sym 20194 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 20199 player_y[8]
.sym 20205 player_y[5]
.sym 20221 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 20224 $PACKER_VCC_NET
.sym 20226 player_y[3]
.sym 20228 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 20229 player_y[5]
.sym 20231 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[1]
.sym 20234 $PACKER_VCC_NET
.sym 20239 player_y[8]
.sym 20240 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 20245 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 20251 $nextpnr_ICESTORM_LC_103$O
.sym 20254 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 20257 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 20260 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 20261 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 20263 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 20265 player_y[3]
.sym 20267 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 20269 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 20271 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 20272 $PACKER_VCC_NET
.sym 20273 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 20275 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 20277 player_y[5]
.sym 20278 $PACKER_VCC_NET
.sym 20279 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 20281 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 20284 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[1]
.sym 20285 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 20287 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 20289 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 20291 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 20293 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 20295 player_y[8]
.sym 20297 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 20315 v_count[8]
.sym 20337 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 20361 player_y[9]
.sym 20374 $nextpnr_ICESTORM_LC_104$I3
.sym 20376 player_y[9]
.sym 20378 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 20384 $nextpnr_ICESTORM_LC_104$I3
.sym 20745 $PACKER_GND_NET
.sym 20748 VGA_R2$SB_IO_OUT
.sym 20756 $PACKER_GND_NET
.sym 20768 VGA_R2$SB_IO_OUT
.sym 20771 player_x_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 20772 player_x_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 20773 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 20774 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 20775 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 20776 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 20777 player_x_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 20846 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 20847 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 20849 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 20850 r_PLAYER_COUNT_SB_DFFSR_Q_30_D_SB_LUT4_O_I2[3]
.sym 20851 r_PLAYER_COUNT[0]
.sym 20852 player_x_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20888 player_x[6]
.sym 20891 player_x[7]
.sym 20894 player_x[2]
.sym 20896 player_x[7]
.sym 20905 player_x[2]
.sym 20907 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
.sym 20910 player_x_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 20911 player_x[3]
.sym 20986 r_PLAYER_COUNT[2]
.sym 20987 r_PLAYER_COUNT[3]
.sym 20988 r_PLAYER_COUNT[4]
.sym 20989 r_PLAYER_COUNT[5]
.sym 20990 r_PLAYER_COUNT[6]
.sym 20991 r_PLAYER_COUNT[7]
.sym 21027 SW4$SB_IO_IN
.sym 21030 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 21036 player_x[9]
.sym 21086 r_PLAYER_COUNT[8]
.sym 21087 r_PLAYER_COUNT[9]
.sym 21088 r_PLAYER_COUNT[10]
.sym 21089 r_PLAYER_COUNT[11]
.sym 21090 r_PLAYER_COUNT[12]
.sym 21091 r_PLAYER_COUNT[13]
.sym 21092 r_PLAYER_COUNT[14]
.sym 21093 r_PLAYER_COUNT[15]
.sym 21188 r_PLAYER_COUNT[16]
.sym 21189 r_PLAYER_COUNT[17]
.sym 21190 r_PLAYER_COUNT[18]
.sym 21191 r_PLAYER_COUNT[19]
.sym 21192 r_PLAYER_COUNT[20]
.sym 21193 r_PLAYER_COUNT[21]
.sym 21194 r_PLAYER_COUNT[22]
.sym 21195 r_PLAYER_COUNT[23]
.sym 21242 $PACKER_VCC_NET
.sym 21290 r_PLAYER_COUNT[24]
.sym 21291 r_PLAYER_COUNT[25]
.sym 21292 r_PLAYER_COUNT[26]
.sym 21293 r_PLAYER_COUNT[27]
.sym 21294 r_PLAYER_COUNT[28]
.sym 21295 r_PLAYER_COUNT[29]
.sym 21296 r_PLAYER_COUNT[30]
.sym 21297 r_PLAYER_COUNT[31]
.sym 21349 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21353 v_count[0]
.sym 21354 $PACKER_VCC_NET
.sym 21444 SW3$SB_IO_IN
.sym 21457 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21496 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21543 VGA_VS_SB_LUT4_O_I2[1]
.sym 21545 VGA_VS_SB_LUT4_O_I2[0]
.sym 21546 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 21551 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.sym 21599 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21601 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21654 $PACKER_VCC_NET
.sym 21657 SW1$SB_IO_IN
.sym 21698 $PACKER_VCC_NET
.sym 21699 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.sym 21700 SW1_SB_LUT4_I1_I2
.sym 21701 SW1_SB_LUT4_I1_O[2]
.sym 21702 SW1_SB_LUT4_I1_I3[2]
.sym 21703 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 21704 player_y[5]
.sym 21705 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I2[3]
.sym 21761 $PACKER_VCC_NET
.sym 21801 SW2_SB_LUT4_I1_I2[1]
.sym 21802 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 21803 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 21804 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 21805 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 21806 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 21807 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 21849 $PACKER_VCC_NET
.sym 21854 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21862 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21902 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 21903 player_y_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 21904 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21907 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 21909 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21954 player_y[5]
.sym 21957 $PACKER_VCC_NET
.sym 22107 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1
.sym 22149 v_count[1]
.sym 22171 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1
.sym 22544 player_x_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 22545 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 22546 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 22547 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 22548 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 22549 player_x_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 22587 player_x[3]
.sym 22589 player_x[2]
.sym 22590 player_x_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22595 player_x[7]
.sym 22597 player_x[6]
.sym 22598 player_x_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22599 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
.sym 22600 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 22606 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2]
.sym 22616 $nextpnr_ICESTORM_LC_101$O
.sym 22618 player_x_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22622 player_x_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 22624 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
.sym 22626 player_x_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22628 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 22630 player_x[2]
.sym 22632 player_x_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 22634 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO
.sym 22637 player_x[3]
.sym 22638 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 22640 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 22643 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2]
.sym 22644 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO
.sym 22646 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 22648 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 22650 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 22652 player_x_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 22655 player_x[6]
.sym 22656 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 22658 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 22660 player_x[7]
.sym 22662 player_x_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 22670 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 22671 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 22673 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 22674 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 22675 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 22676 r_PLAYER_COUNT_SB_DFFSR_Q_30_D_SB_LUT4_O_I2[2]
.sym 22677 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 22698 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 22699 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 22700 player_x[3]
.sym 22701 player_x_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 22702 $PACKER_VCC_NET
.sym 22703 $PACKER_VCC_NET
.sym 22707 player_x_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 22708 player_x_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 22709 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 22710 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 22711 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 22723 r_PLAYER_COUNT[5]
.sym 22724 r_PLAYER_COUNT[8]
.sym 22726 r_PLAYER_COUNT[9]
.sym 22729 r_PLAYER_COUNT[10]
.sym 22731 r_PLAYER_COUNT[11]
.sym 22733 r_PLAYER_COUNT[12]
.sym 22735 r_PLAYER_COUNT[13]
.sym 22742 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 22750 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[0]
.sym 22752 r_PLAYER_COUNT[0]
.sym 22757 r_PLAYER_COUNT[2]
.sym 22758 r_PLAYER_COUNT[3]
.sym 22760 player_x[9]
.sym 22762 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 22767 r_PLAYER_COUNT_SB_DFFSR_Q_30_D_SB_LUT4_O_I2[3]
.sym 22772 r_PLAYER_COUNT[1]
.sym 22779 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 22782 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 22783 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 22787 player_x[9]
.sym 22789 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 22798 r_PLAYER_COUNT[2]
.sym 22799 r_PLAYER_COUNT[3]
.sym 22800 r_PLAYER_COUNT[0]
.sym 22801 r_PLAYER_COUNT[1]
.sym 22805 r_PLAYER_COUNT[0]
.sym 22813 r_PLAYER_COUNT_SB_DFFSR_Q_30_D_SB_LUT4_O_I2[3]
.sym 22819 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[0]
.sym 22827 CLK$SB_IO_IN_$glb_clk
.sym 22828 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O_$glb_sr
.sym 22830 r_PLAYER_COUNT[1]
.sym 22831 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 22832 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 22833 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 22834 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 22835 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 22836 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 22846 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[0]
.sym 22854 r_PLAYER_COUNT[14]
.sym 22874 r_PLAYER_COUNT[4]
.sym 22875 r_PLAYER_COUNT[0]
.sym 22880 r_PLAYER_COUNT[2]
.sym 22889 r_PLAYER_COUNT[3]
.sym 22891 r_PLAYER_COUNT[5]
.sym 22895 r_PLAYER_COUNT[1]
.sym 22900 r_PLAYER_COUNT[6]
.sym 22901 r_PLAYER_COUNT[7]
.sym 22902 $nextpnr_ICESTORM_LC_89$O
.sym 22904 r_PLAYER_COUNT[0]
.sym 22908 r_PLAYER_COUNT_SB_DFFSR_Q_29_D_SB_LUT4_O_I3
.sym 22910 r_PLAYER_COUNT[1]
.sym 22914 r_PLAYER_COUNT_SB_DFFSR_Q_28_D_SB_LUT4_O_I3
.sym 22916 r_PLAYER_COUNT[2]
.sym 22918 r_PLAYER_COUNT_SB_DFFSR_Q_29_D_SB_LUT4_O_I3
.sym 22920 r_PLAYER_COUNT_SB_DFFSR_Q_27_D_SB_LUT4_O_I3
.sym 22923 r_PLAYER_COUNT[3]
.sym 22924 r_PLAYER_COUNT_SB_DFFSR_Q_28_D_SB_LUT4_O_I3
.sym 22926 r_PLAYER_COUNT_SB_DFFSR_Q_26_D_SB_LUT4_O_I3
.sym 22929 r_PLAYER_COUNT[4]
.sym 22930 r_PLAYER_COUNT_SB_DFFSR_Q_27_D_SB_LUT4_O_I3
.sym 22932 r_PLAYER_COUNT_SB_DFFSR_Q_25_D_SB_LUT4_O_I3
.sym 22935 r_PLAYER_COUNT[5]
.sym 22936 r_PLAYER_COUNT_SB_DFFSR_Q_26_D_SB_LUT4_O_I3
.sym 22938 r_PLAYER_COUNT_SB_DFFSR_Q_24_D_SB_LUT4_O_I3
.sym 22940 r_PLAYER_COUNT[6]
.sym 22942 r_PLAYER_COUNT_SB_DFFSR_Q_25_D_SB_LUT4_O_I3
.sym 22944 r_PLAYER_COUNT_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 22946 r_PLAYER_COUNT[7]
.sym 22948 r_PLAYER_COUNT_SB_DFFSR_Q_24_D_SB_LUT4_O_I3
.sym 22950 CLK$SB_IO_IN_$glb_clk
.sym 22951 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O_$glb_sr
.sym 22952 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 22953 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 22954 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 22955 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 22956 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 22957 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 22958 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 22959 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 22981 $PACKER_VCC_NET
.sym 22982 r_PLAYER_COUNT[15]
.sym 22984 $PACKER_VCC_NET
.sym 22988 r_PLAYER_COUNT_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 22994 r_PLAYER_COUNT[9]
.sym 22999 r_PLAYER_COUNT[14]
.sym 23000 r_PLAYER_COUNT[15]
.sym 23003 r_PLAYER_COUNT[10]
.sym 23006 r_PLAYER_COUNT[13]
.sym 23012 r_PLAYER_COUNT[11]
.sym 23013 r_PLAYER_COUNT[12]
.sym 23017 r_PLAYER_COUNT[8]
.sym 23025 r_PLAYER_COUNT_SB_DFFSR_Q_22_D_SB_LUT4_O_I3
.sym 23027 r_PLAYER_COUNT[8]
.sym 23029 r_PLAYER_COUNT_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 23031 r_PLAYER_COUNT_SB_DFFSR_Q_21_D_SB_LUT4_O_I3
.sym 23034 r_PLAYER_COUNT[9]
.sym 23035 r_PLAYER_COUNT_SB_DFFSR_Q_22_D_SB_LUT4_O_I3
.sym 23037 r_PLAYER_COUNT_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 23039 r_PLAYER_COUNT[10]
.sym 23041 r_PLAYER_COUNT_SB_DFFSR_Q_21_D_SB_LUT4_O_I3
.sym 23043 r_PLAYER_COUNT_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 23046 r_PLAYER_COUNT[11]
.sym 23047 r_PLAYER_COUNT_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 23049 r_PLAYER_COUNT_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 23052 r_PLAYER_COUNT[12]
.sym 23053 r_PLAYER_COUNT_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 23055 r_PLAYER_COUNT_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 23057 r_PLAYER_COUNT[13]
.sym 23059 r_PLAYER_COUNT_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 23061 r_PLAYER_COUNT_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 23064 r_PLAYER_COUNT[14]
.sym 23065 r_PLAYER_COUNT_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 23067 r_PLAYER_COUNT_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 23070 r_PLAYER_COUNT[15]
.sym 23071 r_PLAYER_COUNT_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 23073 CLK$SB_IO_IN_$glb_clk
.sym 23074 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O_$glb_sr
.sym 23075 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 23076 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23077 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23078 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23079 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23080 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23081 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23082 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23087 VGA_R2$SB_IO_OUT
.sym 23100 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[7]
.sym 23103 r_PLAYER_COUNT[22]
.sym 23104 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[2]
.sym 23105 r_PLAYER_COUNT[23]
.sym 23106 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[4]
.sym 23107 r_PLAYER_COUNT[16]
.sym 23109 r_PLAYER_COUNT[17]
.sym 23110 SW2$SB_IO_IN
.sym 23111 r_PLAYER_COUNT_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 23116 r_PLAYER_COUNT[16]
.sym 23119 r_PLAYER_COUNT[19]
.sym 23121 r_PLAYER_COUNT[21]
.sym 23123 r_PLAYER_COUNT[23]
.sym 23126 r_PLAYER_COUNT[18]
.sym 23133 r_PLAYER_COUNT[17]
.sym 23138 r_PLAYER_COUNT[22]
.sym 23144 r_PLAYER_COUNT[20]
.sym 23148 r_PLAYER_COUNT_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 23151 r_PLAYER_COUNT[16]
.sym 23152 r_PLAYER_COUNT_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 23154 r_PLAYER_COUNT_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 23157 r_PLAYER_COUNT[17]
.sym 23158 r_PLAYER_COUNT_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 23160 r_PLAYER_COUNT_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 23162 r_PLAYER_COUNT[18]
.sym 23164 r_PLAYER_COUNT_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 23166 r_PLAYER_COUNT_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 23169 r_PLAYER_COUNT[19]
.sym 23170 r_PLAYER_COUNT_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 23172 r_PLAYER_COUNT_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 23174 r_PLAYER_COUNT[20]
.sym 23176 r_PLAYER_COUNT_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 23178 r_PLAYER_COUNT_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 23181 r_PLAYER_COUNT[21]
.sym 23182 r_PLAYER_COUNT_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 23184 r_PLAYER_COUNT_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 23187 r_PLAYER_COUNT[22]
.sym 23188 r_PLAYER_COUNT_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 23190 r_PLAYER_COUNT_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 23193 r_PLAYER_COUNT[23]
.sym 23194 r_PLAYER_COUNT_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 23196 CLK$SB_IO_IN_$glb_clk
.sym 23197 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O_$glb_sr
.sym 23198 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23199 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23200 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23201 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23202 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23203 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23204 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23205 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 23223 r_PLAYER_COUNT[18]
.sym 23224 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[6]
.sym 23225 r_PLAYER_COUNT[19]
.sym 23227 r_PLAYER_COUNT[20]
.sym 23228 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 23229 r_PLAYER_COUNT[21]
.sym 23234 r_PLAYER_COUNT_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 23241 r_PLAYER_COUNT[26]
.sym 23247 r_PLAYER_COUNT[24]
.sym 23251 r_PLAYER_COUNT[28]
.sym 23253 r_PLAYER_COUNT[30]
.sym 23260 r_PLAYER_COUNT[29]
.sym 23262 r_PLAYER_COUNT[31]
.sym 23264 r_PLAYER_COUNT[25]
.sym 23266 r_PLAYER_COUNT[27]
.sym 23271 r_PLAYER_COUNT_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 23273 r_PLAYER_COUNT[24]
.sym 23275 r_PLAYER_COUNT_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 23277 r_PLAYER_COUNT_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 23279 r_PLAYER_COUNT[25]
.sym 23281 r_PLAYER_COUNT_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 23283 r_PLAYER_COUNT_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 23286 r_PLAYER_COUNT[26]
.sym 23287 r_PLAYER_COUNT_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 23289 r_PLAYER_COUNT_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 23291 r_PLAYER_COUNT[27]
.sym 23293 r_PLAYER_COUNT_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 23295 r_PLAYER_COUNT_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 23297 r_PLAYER_COUNT[28]
.sym 23299 r_PLAYER_COUNT_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 23301 r_PLAYER_COUNT_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 23304 r_PLAYER_COUNT[29]
.sym 23305 r_PLAYER_COUNT_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 23307 r_PLAYER_COUNT_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 23309 r_PLAYER_COUNT[30]
.sym 23311 r_PLAYER_COUNT_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 23316 r_PLAYER_COUNT[31]
.sym 23317 r_PLAYER_COUNT_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 23319 CLK$SB_IO_IN_$glb_clk
.sym 23320 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O_$glb_sr
.sym 23321 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 23322 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 23323 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 23324 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 23325 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 23326 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 23327 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 23328 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 23351 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23356 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 23362 VGA_VS_SB_LUT4_O_I2[1]
.sym 23363 v_count[6]
.sym 23367 v_count[0]
.sym 23370 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[7]
.sym 23372 VGA_VS_SB_LUT4_O_I2[0]
.sym 23373 v_count[7]
.sym 23374 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[2]
.sym 23376 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[4]
.sym 23377 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23380 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23384 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[6]
.sym 23385 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 23388 v_count[1]
.sym 23389 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 23391 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 23393 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 23394 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23396 v_count[0]
.sym 23397 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 23400 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23402 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 23403 v_count[1]
.sym 23406 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23408 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[2]
.sym 23409 VGA_VS_SB_LUT4_O_I2[1]
.sym 23412 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23414 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23415 VGA_VS_SB_LUT4_O_I2[0]
.sym 23418 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23420 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[4]
.sym 23421 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 23424 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23426 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23427 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 23430 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23432 v_count[6]
.sym 23433 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[6]
.sym 23436 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23438 v_count[7]
.sym 23439 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[7]
.sym 23445 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 23456 SW1$SB_IO_IN
.sym 23457 v_count[6]
.sym 23461 v_count[7]
.sym 23468 $PACKER_VCC_NET
.sym 23469 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23475 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 23479 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 23480 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23493 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23503 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.sym 23508 v_count[9]
.sym 23514 v_count[8]
.sym 23517 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 23519 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23520 v_count[8]
.sym 23523 $nextpnr_ICESTORM_LC_34$I3
.sym 23525 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.sym 23526 v_count[9]
.sym 23533 $nextpnr_ICESTORM_LC_34$I3
.sym 23591 SW2$SB_IO_IN
.sym 23593 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 23596 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[7]
.sym 23597 player_y[9]
.sym 23598 SW2$SB_IO_IN
.sym 23600 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[2]
.sym 23602 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[4]
.sym 23608 $PACKER_VCC_NET
.sym 23609 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[4]
.sym 23611 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23614 player_y[5]
.sym 23616 $PACKER_VCC_NET
.sym 23620 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[7]
.sym 23621 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23624 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[2]
.sym 23627 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 23629 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 23633 player_y[3]
.sym 23634 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[6]
.sym 23640 $nextpnr_ICESTORM_LC_107$O
.sym 23642 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 23646 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23648 $PACKER_VCC_NET
.sym 23649 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 23652 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23654 $PACKER_VCC_NET
.sym 23655 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[2]
.sym 23658 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23660 $PACKER_VCC_NET
.sym 23661 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23662 player_y[3]
.sym 23664 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23666 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[4]
.sym 23670 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23672 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23673 $PACKER_VCC_NET
.sym 23674 player_y[5]
.sym 23676 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23678 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[6]
.sym 23682 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23684 $PACKER_VCC_NET
.sym 23685 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[7]
.sym 23690 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23692 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 23693 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 23695 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 23697 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 23716 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 23719 player_y[3]
.sym 23720 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[6]
.sym 23722 $PACKER_VCC_NET
.sym 23725 player_y[8]
.sym 23726 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23731 $PACKER_VCC_NET
.sym 23732 player_y[8]
.sym 23733 SW1_SB_LUT4_I1_I2
.sym 23734 SW1$SB_IO_IN
.sym 23735 player_y[3]
.sym 23736 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 23738 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I2[3]
.sym 23743 SW1_SB_LUT4_I1_I3[2]
.sym 23747 player_y[5]
.sym 23748 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.sym 23749 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[7]
.sym 23752 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[4]
.sym 23755 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23756 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[6]
.sym 23757 player_y[9]
.sym 23758 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 23759 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[2]
.sym 23760 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 23762 player_y[9]
.sym 23763 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI
.sym 23765 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23766 $PACKER_VCC_NET
.sym 23769 $nextpnr_ICESTORM_LC_108$I3
.sym 23772 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.sym 23773 player_y[9]
.sym 23779 $nextpnr_ICESTORM_LC_108$I3
.sym 23782 SW1$SB_IO_IN
.sym 23783 SW1_SB_LUT4_I1_I2
.sym 23784 SW1_SB_LUT4_I1_I3[2]
.sym 23788 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 23789 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I2[3]
.sym 23790 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 23791 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 23794 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[4]
.sym 23795 player_y[5]
.sym 23796 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[2]
.sym 23797 player_y[3]
.sym 23802 player_y[5]
.sym 23806 player_y[9]
.sym 23807 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[7]
.sym 23808 player_y[8]
.sym 23809 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[6]
.sym 23813 player_y[5]
.sym 23814 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[6]
.sym 23815 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[7]
.sym 23817 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[2]
.sym 23818 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[4]
.sym 23819 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[1]
.sym 23820 player_y[9]
.sym 23825 $PACKER_VCC_NET
.sym 23837 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23839 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 23840 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 23842 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[1]
.sym 23843 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 23844 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 23845 player_y[3]
.sym 23846 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 23848 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 23856 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 23859 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 23861 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 23870 player_y[5]
.sym 23871 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23872 player_y[3]
.sym 23876 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23884 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[1]
.sym 23886 $nextpnr_ICESTORM_LC_115$O
.sym 23889 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23892 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 23895 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23896 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23898 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 23901 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 23902 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 23904 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 23906 player_y[3]
.sym 23908 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 23910 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 23912 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 23914 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 23916 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 23918 player_y[5]
.sym 23920 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 23922 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 23924 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[1]
.sym 23926 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 23928 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 23931 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 23932 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 23938 player_y[3]
.sym 23941 player_y[8]
.sym 23942 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23943 player_y[9]
.sym 23960 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 23961 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 23962 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 23963 player_y_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 23964 v_count[7]
.sym 23965 $PACKER_VCC_NET
.sym 23967 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 23968 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 23969 v_count[6]
.sym 23970 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 23971 v_count[9]
.sym 23972 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 23979 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[7]
.sym 23981 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[2]
.sym 23990 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[4]
.sym 24000 player_y[9]
.sym 24006 player_y[8]
.sym 24009 player_y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 24012 player_y[8]
.sym 24013 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 24016 player_y[9]
.sym 24019 player_y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 24022 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[2]
.sym 24041 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[7]
.sym 24053 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[4]
.sym 24061 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 24062 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 24063 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 24064 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 24065 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 24066 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 24083 SW2$SB_IO_IN
.sym 24086 VGA_VS_SB_LUT4_O_I2[1]
.sym 24088 VGA_VS_SB_LUT4_O_I2[0]
.sym 24089 player_y[8]
.sym 24093 player_y[9]
.sym 24104 v_count[1]
.sym 24105 $PACKER_VCC_NET
.sym 24110 VGA_VS_SB_LUT4_O_I2[1]
.sym 24112 VGA_VS_SB_LUT4_O_I2[0]
.sym 24113 $PACKER_VCC_NET
.sym 24118 v_count[8]
.sym 24124 v_count[7]
.sym 24127 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 24129 v_count[6]
.sym 24130 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 24132 $nextpnr_ICESTORM_LC_91$O
.sym 24135 v_count[1]
.sym 24138 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24140 $PACKER_VCC_NET
.sym 24141 VGA_VS_SB_LUT4_O_I2[1]
.sym 24144 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24146 VGA_VS_SB_LUT4_O_I2[0]
.sym 24150 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24153 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 24156 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24158 $PACKER_VCC_NET
.sym 24159 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 24162 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24164 v_count[6]
.sym 24165 $PACKER_VCC_NET
.sym 24168 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24170 v_count[7]
.sym 24174 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_CI
.sym 24176 v_count[8]
.sym 24182 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 24183 player_y_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 24203 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 24218 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_CI
.sym 24231 $PACKER_VCC_NET
.sym 24241 v_count[9]
.sym 24255 $nextpnr_ICESTORM_LC_92$I3
.sym 24257 $PACKER_VCC_NET
.sym 24258 v_count[9]
.sym 24265 $nextpnr_ICESTORM_LC_92$I3
.sym 24656 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 24667 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 24685 $PACKER_VCC_NET
.sym 24686 $PACKER_VCC_NET
.sym 24689 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
.sym 24691 player_x[3]
.sym 24693 $PACKER_VCC_NET
.sym 24694 $PACKER_VCC_NET
.sym 24704 player_x[7]
.sym 24706 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 24709 player_x[6]
.sym 24712 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2]
.sym 24713 player_x[2]
.sym 24715 player_x_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 24717 $nextpnr_ICESTORM_LC_20$O
.sym 24719 player_x_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 24723 player_x_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 24725 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
.sym 24726 $PACKER_VCC_NET
.sym 24729 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 24731 player_x[2]
.sym 24732 $PACKER_VCC_NET
.sym 24733 player_x_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 24735 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 24737 player_x[3]
.sym 24738 $PACKER_VCC_NET
.sym 24739 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 24741 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[3]
.sym 24743 $PACKER_VCC_NET
.sym 24744 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2]
.sym 24745 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 24747 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 24749 $PACKER_VCC_NET
.sym 24750 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 24751 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[3]
.sym 24753 player_x_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 24755 player_x[6]
.sym 24756 $PACKER_VCC_NET
.sym 24757 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 24759 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 24761 $PACKER_VCC_NET
.sym 24762 player_x[7]
.sym 24763 player_x_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 24793 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
.sym 24847 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 24852 r_PLAYER_COUNT[15]
.sym 24853 r_PLAYER_COUNT[1]
.sym 24855 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 24856 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 24858 r_PLAYER_COUNT[5]
.sym 24859 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 24863 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 24864 $PACKER_VCC_NET
.sym 24868 player_x[9]
.sym 24869 r_PLAYER_COUNT[8]
.sym 24870 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 24871 r_PLAYER_COUNT[13]
.sym 24873 r_PLAYER_COUNT[14]
.sym 24875 r_PLAYER_COUNT[11]
.sym 24877 r_PLAYER_COUNT[12]
.sym 24879 r_PLAYER_COUNT[9]
.sym 24880 r_PLAYER_COUNT[4]
.sym 24881 r_PLAYER_COUNT[10]
.sym 24882 r_PLAYER_COUNT[6]
.sym 24883 r_PLAYER_COUNT[7]
.sym 24884 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 24886 $PACKER_VCC_NET
.sym 24887 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 24888 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 24891 $PACKER_VCC_NET
.sym 24892 player_x[9]
.sym 24894 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 24903 r_PLAYER_COUNT[4]
.sym 24904 r_PLAYER_COUNT[5]
.sym 24905 r_PLAYER_COUNT[6]
.sym 24906 r_PLAYER_COUNT[7]
.sym 24909 r_PLAYER_COUNT[12]
.sym 24910 r_PLAYER_COUNT[14]
.sym 24911 r_PLAYER_COUNT[15]
.sym 24912 r_PLAYER_COUNT[13]
.sym 24915 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 24916 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 24917 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 24918 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 24922 r_PLAYER_COUNT[1]
.sym 24927 r_PLAYER_COUNT[8]
.sym 24928 r_PLAYER_COUNT[10]
.sym 24929 r_PLAYER_COUNT[11]
.sym 24930 r_PLAYER_COUNT[9]
.sym 24936 SW2$SB_IO_IN
.sym 24942 r_PLAYER_COUNT[15]
.sym 24948 $PACKER_VCC_NET
.sym 25010 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25011 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25012 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25013 r_PLAYER_COUNT_SB_DFFSR_Q_30_D_SB_LUT4_O_I2[2]
.sym 25014 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25017 r_PLAYER_COUNT[2]
.sym 25018 r_PLAYER_COUNT[3]
.sym 25019 r_PLAYER_COUNT[4]
.sym 25020 r_PLAYER_COUNT[5]
.sym 25021 r_PLAYER_COUNT[6]
.sym 25022 r_PLAYER_COUNT[7]
.sym 25024 $PACKER_VCC_NET
.sym 25025 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25027 r_PLAYER_COUNT_SB_DFFSR_Q_30_D_SB_LUT4_O_I2[3]
.sym 25029 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25032 $PACKER_VCC_NET
.sym 25035 r_PLAYER_COUNT_SB_DFFSR_Q_30_D_SB_LUT4_O_I2[3]
.sym 25039 $nextpnr_ICESTORM_LC_109$O
.sym 25041 r_PLAYER_COUNT_SB_DFFSR_Q_30_D_SB_LUT4_O_I2[3]
.sym 25045 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO
.sym 25047 r_PLAYER_COUNT_SB_DFFSR_Q_30_D_SB_LUT4_O_I2[2]
.sym 25049 r_PLAYER_COUNT_SB_DFFSR_Q_30_D_SB_LUT4_O_I2[3]
.sym 25051 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 25054 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25055 r_PLAYER_COUNT[2]
.sym 25057 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 25060 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25061 r_PLAYER_COUNT[3]
.sym 25063 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 25065 $PACKER_VCC_NET
.sym 25066 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25067 r_PLAYER_COUNT[4]
.sym 25069 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 25072 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25073 r_PLAYER_COUNT[5]
.sym 25075 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 25078 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25079 r_PLAYER_COUNT[6]
.sym 25081 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 25083 $PACKER_VCC_NET
.sym 25084 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25085 r_PLAYER_COUNT[7]
.sym 25087 CLK$SB_IO_IN_$glb_clk
.sym 25088 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O_$glb_sr
.sym 25089 SW4$SB_IO_IN
.sym 25091 SW1$SB_IO_IN
.sym 25103 SW2$SB_IO_IN
.sym 25157 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 25170 r_PLAYER_COUNT[8]
.sym 25171 r_PLAYER_COUNT[9]
.sym 25172 r_PLAYER_COUNT[10]
.sym 25173 r_PLAYER_COUNT[11]
.sym 25174 r_PLAYER_COUNT[12]
.sym 25175 r_PLAYER_COUNT[13]
.sym 25176 r_PLAYER_COUNT[14]
.sym 25177 r_PLAYER_COUNT[15]
.sym 25179 $PACKER_VCC_NET
.sym 25180 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25182 $PACKER_VCC_NET
.sym 25184 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25185 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25186 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25187 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25189 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25190 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25191 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25194 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 25196 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25198 r_PLAYER_COUNT[8]
.sym 25200 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 25202 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25204 r_PLAYER_COUNT[9]
.sym 25206 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 25209 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25210 r_PLAYER_COUNT[10]
.sym 25212 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 25214 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25216 r_PLAYER_COUNT[11]
.sym 25218 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 25220 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25221 $PACKER_VCC_NET
.sym 25222 r_PLAYER_COUNT[12]
.sym 25224 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 25226 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25228 r_PLAYER_COUNT[13]
.sym 25230 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 25232 $PACKER_VCC_NET
.sym 25233 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25234 r_PLAYER_COUNT[14]
.sym 25236 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 25238 $PACKER_VCC_NET
.sym 25239 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25240 r_PLAYER_COUNT[15]
.sym 25250 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 25312 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 25318 $PACKER_VCC_NET
.sym 25321 $PACKER_VCC_NET
.sym 25325 r_PLAYER_COUNT[16]
.sym 25326 r_PLAYER_COUNT[17]
.sym 25327 r_PLAYER_COUNT[18]
.sym 25328 r_PLAYER_COUNT[19]
.sym 25329 r_PLAYER_COUNT[20]
.sym 25330 r_PLAYER_COUNT[21]
.sym 25331 r_PLAYER_COUNT[22]
.sym 25332 r_PLAYER_COUNT[23]
.sym 25337 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25338 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25339 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25340 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25341 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25342 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25343 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25344 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25349 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25351 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25352 $PACKER_VCC_NET
.sym 25353 r_PLAYER_COUNT[16]
.sym 25355 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25357 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25358 $PACKER_VCC_NET
.sym 25359 r_PLAYER_COUNT[17]
.sym 25361 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25363 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25365 r_PLAYER_COUNT[18]
.sym 25367 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25369 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25371 r_PLAYER_COUNT[19]
.sym 25373 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25376 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25377 r_PLAYER_COUNT[20]
.sym 25379 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25382 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25383 r_PLAYER_COUNT[21]
.sym 25385 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25388 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25389 r_PLAYER_COUNT[22]
.sym 25391 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25394 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25395 r_PLAYER_COUNT[23]
.sym 25399 SW3$SB_IO_IN
.sym 25467 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25472 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25480 r_PLAYER_COUNT[24]
.sym 25481 r_PLAYER_COUNT[25]
.sym 25482 r_PLAYER_COUNT[26]
.sym 25483 r_PLAYER_COUNT[27]
.sym 25484 r_PLAYER_COUNT[28]
.sym 25485 r_PLAYER_COUNT[29]
.sym 25486 r_PLAYER_COUNT[30]
.sym 25487 r_PLAYER_COUNT[31]
.sym 25495 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 25497 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25498 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25499 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25500 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25501 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25502 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25504 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25507 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25508 r_PLAYER_COUNT[24]
.sym 25510 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25512 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25514 r_PLAYER_COUNT[25]
.sym 25516 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25518 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25520 r_PLAYER_COUNT[26]
.sym 25522 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25524 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25526 r_PLAYER_COUNT[27]
.sym 25528 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25530 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25532 r_PLAYER_COUNT[28]
.sym 25534 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25536 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25538 r_PLAYER_COUNT[29]
.sym 25540 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI
.sym 25542 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25544 r_PLAYER_COUNT[30]
.sym 25546 $nextpnr_ICESTORM_LC_110$I3
.sym 25549 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 25550 r_PLAYER_COUNT[31]
.sym 25622 $nextpnr_ICESTORM_LC_110$I3
.sym 25628 r_PLAYER_COUNT[16]
.sym 25630 r_PLAYER_COUNT[17]
.sym 25632 r_PLAYER_COUNT[22]
.sym 25634 r_PLAYER_COUNT[23]
.sym 25635 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 25636 r_PLAYER_COUNT[20]
.sym 25638 r_PLAYER_COUNT[21]
.sym 25639 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 25640 r_PLAYER_COUNT[18]
.sym 25642 r_PLAYER_COUNT[19]
.sym 25643 r_PLAYER_COUNT[24]
.sym 25644 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 25645 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 25646 r_PLAYER_COUNT[27]
.sym 25647 r_PLAYER_COUNT[28]
.sym 25648 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 25649 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 25650 r_PLAYER_COUNT[31]
.sym 25652 r_PLAYER_COUNT[25]
.sym 25653 r_PLAYER_COUNT[26]
.sym 25654 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 25655 $PACKER_VCC_NET
.sym 25656 r_PLAYER_COUNT[29]
.sym 25657 r_PLAYER_COUNT[30]
.sym 25658 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 25659 $nextpnr_ICESTORM_LC_110$COUT
.sym 25661 $PACKER_VCC_NET
.sym 25663 $nextpnr_ICESTORM_LC_110$I3
.sym 25667 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 25668 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 25669 $nextpnr_ICESTORM_LC_110$COUT
.sym 25672 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 25673 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 25674 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 25675 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 25678 r_PLAYER_COUNT[17]
.sym 25679 r_PLAYER_COUNT[19]
.sym 25680 r_PLAYER_COUNT[16]
.sym 25681 r_PLAYER_COUNT[18]
.sym 25684 r_PLAYER_COUNT[20]
.sym 25685 r_PLAYER_COUNT[23]
.sym 25686 r_PLAYER_COUNT[21]
.sym 25687 r_PLAYER_COUNT[22]
.sym 25690 r_PLAYER_COUNT[31]
.sym 25691 r_PLAYER_COUNT[28]
.sym 25692 r_PLAYER_COUNT[30]
.sym 25693 r_PLAYER_COUNT[29]
.sym 25696 r_PLAYER_COUNT[24]
.sym 25697 r_PLAYER_COUNT[26]
.sym 25698 r_PLAYER_COUNT[25]
.sym 25699 r_PLAYER_COUNT[27]
.sym 25702 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 25703 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 25716 player_y[5]
.sym 25727 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 25789 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 25790 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 25821 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 25823 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 25940 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 25942 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 25948 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25950 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25953 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[2]
.sym 25955 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[4]
.sym 25963 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[6]
.sym 25965 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[7]
.sym 25969 $nextpnr_ICESTORM_LC_105$O
.sym 25971 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 25975 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI_SB_CARRY_CO_CI
.sym 25978 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 25981 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 25984 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[2]
.sym 25987 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI_SB_CARRY_CO_CI
.sym 25989 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25993 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 25996 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[4]
.sym 25999 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 26001 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 26005 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI_SB_CARRY_CO_CI
.sym 26007 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[6]
.sym 26011 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 26014 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[7]
.sym 26087 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 26092 $PACKER_VCC_NET
.sym 26093 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.sym 26096 SW2$SB_IO_IN
.sym 26102 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 26103 SW1_SB_LUT4_I1_O[2]
.sym 26109 SW2_SB_LUT4_I1_I2[1]
.sym 26116 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 26118 player_y[8]
.sym 26119 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 26120 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 26124 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 26126 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 26128 player_y[8]
.sym 26130 $nextpnr_ICESTORM_LC_106$I3
.sym 26133 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.sym 26136 $nextpnr_ICESTORM_LC_106$COUT
.sym 26139 $PACKER_VCC_NET
.sym 26140 $nextpnr_ICESTORM_LC_106$I3
.sym 26144 SW2$SB_IO_IN
.sym 26145 SW2_SB_LUT4_I1_I2[1]
.sym 26146 $nextpnr_ICESTORM_LC_106$COUT
.sym 26157 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 26167 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 26168 SW1_SB_LUT4_I1_O[2]
.sym 26170 SW2$SB_IO_IN
.sym 26171 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 26172 CLK$SB_IO_IN_$glb_clk
.sym 26249 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 26251 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 26253 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 26254 player_y[9]
.sym 26256 SW2$SB_IO_IN
.sym 26257 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 26260 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 26261 SW2$SB_IO_IN
.sym 26262 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 26264 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[6]
.sym 26265 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 26267 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 26269 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 26271 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 26273 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 26275 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 26280 SW2$SB_IO_IN
.sym 26281 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 26282 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 26283 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 26286 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 26287 SW2$SB_IO_IN
.sym 26288 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 26289 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 26292 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 26293 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 26294 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 26295 SW2$SB_IO_IN
.sym 26304 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 26305 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 26306 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 26307 SW2$SB_IO_IN
.sym 26310 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 26311 SW2$SB_IO_IN
.sym 26312 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 26313 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 26319 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[6]
.sym 26324 player_y[9]
.sym 26326 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 26327 CLK$SB_IO_IN_$glb_clk
.sym 26403 player_y_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 26405 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 26410 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 26412 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 26413 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 26418 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 26420 player_y_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 26421 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 26422 SW2$SB_IO_IN
.sym 26426 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 26430 SW2$SB_IO_IN
.sym 26447 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 26448 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 26449 SW2$SB_IO_IN
.sym 26450 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 26465 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 26466 SW2$SB_IO_IN
.sym 26467 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 26468 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 26474 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 26477 SW2$SB_IO_IN
.sym 26478 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 26479 player_y_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 26480 player_y_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 26481 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 26482 CLK$SB_IO_IN_$glb_clk
.sym 26558 $PACKER_VCC_NET
.sym 26559 player_y[3]
.sym 26561 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[1]
.sym 26566 $PACKER_VCC_NET
.sym 26567 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 26571 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 26578 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 26580 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 26583 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 26585 player_y[5]
.sym 26589 $nextpnr_ICESTORM_LC_88$O
.sym 26591 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 26595 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 26597 $PACKER_VCC_NET
.sym 26598 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 26601 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 26603 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 26604 $PACKER_VCC_NET
.sym 26605 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 26607 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 26609 player_y[3]
.sym 26610 $PACKER_VCC_NET
.sym 26611 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 26613 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 26615 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 26616 $PACKER_VCC_NET
.sym 26617 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 26619 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO
.sym 26621 $PACKER_VCC_NET
.sym 26622 player_y[5]
.sym 26623 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 26625 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 26627 $PACKER_VCC_NET
.sym 26628 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[1]
.sym 26629 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO
.sym 26631 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 26633 $PACKER_VCC_NET
.sym 26634 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 26635 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 26707 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 26714 player_y[8]
.sym 26724 $PACKER_VCC_NET
.sym 26726 player_y[9]
.sym 26744 player_y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 26746 $PACKER_VCC_NET
.sym 26747 player_y[8]
.sym 26748 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 26751 player_y[9]
.sym 26753 $PACKER_VCC_NET
.sym 26754 player_y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 27275 SW4$SB_IO_IN
.sym 27307 SW1$SB_IO_IN
.sym 27459 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 27470 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 27779 h_count[0]
.sym 27783 h_count[1]
.sym 27784 $PACKER_VCC_NET
.sym 27787 h_count[2]
.sym 27788 $PACKER_VCC_NET
.sym 27791 h_count[3]
.sym 27795 h_count[4]
.sym 27799 h_count[5]
.sym 27803 h_count[6]
.sym 27807 h_count[7]
.sym 27808 $PACKER_VCC_NET
.sym 27811 h_count[8]
.sym 27815 h_count[9]
.sym 27816 $PACKER_VCC_NET
.sym 27821 $nextpnr_ICESTORM_LC_68$I3
.sym 27843 h_count[1]
.sym 27847 h_count[2]
.sym 27848 $PACKER_VCC_NET
.sym 27851 h_count[3]
.sym 27855 h_count[4]
.sym 27859 h_count[5]
.sym 27863 h_count[6]
.sym 27864 $PACKER_VCC_NET
.sym 27867 h_count[7]
.sym 27868 $PACKER_VCC_NET
.sym 27871 h_count[8]
.sym 27872 $PACKER_VCC_NET
.sym 27875 h_count[9]
.sym 27881 $nextpnr_ICESTORM_LC_81$I3
.sym 27907 h_count[1]
.sym 27911 h_count[2]
.sym 27915 h_count[3]
.sym 27919 h_count[4]
.sym 27920 $PACKER_VCC_NET
.sym 27923 h_count[5]
.sym 27927 h_count[6]
.sym 27931 h_count[7]
.sym 27932 $PACKER_VCC_NET
.sym 27935 h_count[8]
.sym 27936 $PACKER_VCC_NET
.sym 27939 h_count[9]
.sym 27945 $nextpnr_ICESTORM_LC_74$I3
.sym 27971 h_count[0]
.sym 27975 h_count[1]
.sym 27979 h_count[2]
.sym 27980 $PACKER_VCC_NET
.sym 27983 h_count[3]
.sym 27984 $PACKER_VCC_NET
.sym 27987 h_count[4]
.sym 27991 h_count[5]
.sym 27995 h_count[6]
.sym 27999 h_count[7]
.sym 28000 $PACKER_VCC_NET
.sym 28003 h_count[8]
.sym 28004 $PACKER_VCC_NET
.sym 28007 h_count[9]
.sym 28008 $PACKER_VCC_NET
.sym 28013 $nextpnr_ICESTORM_LC_1$I3
.sym 28035 h_count[2]
.sym 28039 h_count[3]
.sym 28040 $PACKER_VCC_NET
.sym 28043 h_count[4]
.sym 28044 $PACKER_VCC_NET
.sym 28047 h_count[5]
.sym 28048 $PACKER_VCC_NET
.sym 28051 h_count[6]
.sym 28052 $PACKER_VCC_NET
.sym 28055 h_count[7]
.sym 28059 h_count[8]
.sym 28060 $PACKER_VCC_NET
.sym 28063 h_count[9]
.sym 28064 $PACKER_VCC_NET
.sym 28069 $nextpnr_ICESTORM_LC_32$I3
.sym 28082 h_count[5]
.sym 28083 h_count[4]
.sym 28084 h_count[3]
.sym 28085 h_count[2]
.sym 28086 h_count[1]
.sym 28087 h_count[0]
.sym 28088 h_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 28089 h_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[3]
.sym 28118 h_count[9]
.sym 28119 h_count[8]
.sym 28120 h_count[7]
.sym 28121 h_count[6]
.sym 28195 h_count[4]
.sym 28199 h_count[5]
.sym 28203 h_count[6]
.sym 28207 h_count[7]
.sym 28211 h_count[8]
.sym 28212 $PACKER_VCC_NET
.sym 28215 h_count[9]
.sym 28220 VGA_HS_SB_LUT4_O_I2
.sym 28221 VGA_HS_SB_LUT4_O_I3
.sym 28227 h_count[4]
.sym 28231 h_count[5]
.sym 28232 $PACKER_VCC_NET
.sym 28235 h_count[6]
.sym 28236 $PACKER_VCC_NET
.sym 28239 h_count[7]
.sym 28243 h_count[8]
.sym 28244 $PACKER_VCC_NET
.sym 28247 h_count[9]
.sym 28253 $nextpnr_ICESTORM_LC_78$I3
.sym 28259 h_count[4]
.sym 28263 h_count[5]
.sym 28264 $PACKER_VCC_NET
.sym 28267 h_count[6]
.sym 28271 h_count[7]
.sym 28272 $PACKER_VCC_NET
.sym 28275 h_count[8]
.sym 28276 $PACKER_VCC_NET
.sym 28279 h_count[9]
.sym 28280 $PACKER_VCC_NET
.sym 28285 $nextpnr_ICESTORM_LC_30$I3
.sym 28291 h_count[0]
.sym 28295 h_count[1]
.sym 28299 h_count[2]
.sym 28300 $PACKER_VCC_NET
.sym 28303 h_count[3]
.sym 28304 $PACKER_VCC_NET
.sym 28307 h_count[4]
.sym 28311 h_count[5]
.sym 28315 h_count[6]
.sym 28316 $PACKER_VCC_NET
.sym 28319 h_count[7]
.sym 28320 $PACKER_VCC_NET
.sym 28323 h_count[8]
.sym 28327 h_count[9]
.sym 28328 $PACKER_VCC_NET
.sym 28333 $nextpnr_ICESTORM_LC_12$I3
.sym 28355 h_count[0]
.sym 28359 h_count[1]
.sym 28360 $PACKER_VCC_NET
.sym 28363 h_count[2]
.sym 28367 h_count[3]
.sym 28371 h_count[4]
.sym 28375 h_count[5]
.sym 28376 $PACKER_VCC_NET
.sym 28379 h_count[6]
.sym 28383 h_count[7]
.sym 28384 $PACKER_VCC_NET
.sym 28387 h_count[8]
.sym 28388 $PACKER_VCC_NET
.sym 28391 h_count[9]
.sym 28397 $nextpnr_ICESTORM_LC_87$I3
.sym 28419 h_count[0]
.sym 28423 h_count[1]
.sym 28427 h_count[2]
.sym 28428 $PACKER_VCC_NET
.sym 28431 h_count[3]
.sym 28435 h_count[4]
.sym 28436 $PACKER_VCC_NET
.sym 28439 h_count[5]
.sym 28440 $PACKER_VCC_NET
.sym 28443 h_count[6]
.sym 28447 h_count[7]
.sym 28448 $PACKER_VCC_NET
.sym 28451 h_count[8]
.sym 28452 $PACKER_VCC_NET
.sym 28455 h_count[9]
.sym 28458 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0
.sym 28459 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1
.sym 28460 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2
.sym 28461 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3
.sym 28478 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I0
.sym 28479 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1
.sym 28480 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 28481 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 28483 h_count[3]
.sym 28487 h_count[4]
.sym 28488 $PACKER_VCC_NET
.sym 28491 h_count[5]
.sym 28495 h_count[6]
.sym 28499 h_count[7]
.sym 28500 $PACKER_VCC_NET
.sym 28503 h_count[8]
.sym 28507 h_count[9]
.sym 28508 $PACKER_VCC_NET
.sym 28513 $nextpnr_ICESTORM_LC_64$I3
.sym 28515 h_count[0]
.sym 28519 h_count[1]
.sym 28523 h_count[2]
.sym 28527 h_count[3]
.sym 28531 h_count[4]
.sym 28535 h_count[5]
.sym 28539 h_count[6]
.sym 28540 $PACKER_VCC_NET
.sym 28543 h_count[7]
.sym 28547 h_count[8]
.sym 28551 h_count[9]
.sym 28552 $PACKER_VCC_NET
.sym 28554 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0
.sym 28555 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 28556 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2
.sym 28557 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3
.sym 28579 h_count[1]
.sym 28583 h_count[2]
.sym 28584 $PACKER_VCC_NET
.sym 28587 h_count[3]
.sym 28591 h_count[4]
.sym 28592 $PACKER_VCC_NET
.sym 28595 h_count[5]
.sym 28596 $PACKER_VCC_NET
.sym 28599 h_count[6]
.sym 28600 $PACKER_VCC_NET
.sym 28603 h_count[7]
.sym 28604 $PACKER_VCC_NET
.sym 28607 h_count[8]
.sym 28608 $PACKER_VCC_NET
.sym 28611 h_count[9]
.sym 28612 $PACKER_VCC_NET
.sym 28617 $nextpnr_ICESTORM_LC_54$I3
.sym 28707 h_count[1]
.sym 28711 h_count[2]
.sym 28715 h_count[3]
.sym 28716 $PACKER_VCC_NET
.sym 28719 h_count[4]
.sym 28723 h_count[5]
.sym 28724 $PACKER_VCC_NET
.sym 28727 h_count[6]
.sym 28731 h_count[7]
.sym 28732 $PACKER_VCC_NET
.sym 28735 h_count[8]
.sym 28739 h_count[9]
.sym 28740 $PACKER_VCC_NET
.sym 28745 $nextpnr_ICESTORM_LC_6$I3
.sym 28771 h_count[1]
.sym 28775 h_count[2]
.sym 28776 $PACKER_VCC_NET
.sym 28779 h_count[3]
.sym 28780 $PACKER_VCC_NET
.sym 28783 h_count[4]
.sym 28784 $PACKER_VCC_NET
.sym 28787 h_count[5]
.sym 28791 h_count[6]
.sym 28792 $PACKER_VCC_NET
.sym 28795 h_count[7]
.sym 28796 $PACKER_VCC_NET
.sym 28799 h_count[8]
.sym 28803 h_count[9]
.sym 28804 $PACKER_VCC_NET
.sym 28809 $nextpnr_ICESTORM_LC_24$I3
.sym 28835 h_count[0]
.sym 28839 h_count[1]
.sym 28840 $PACKER_VCC_NET
.sym 28843 h_count[2]
.sym 28844 $PACKER_VCC_NET
.sym 28847 h_count[3]
.sym 28851 h_count[4]
.sym 28855 h_count[5]
.sym 28859 h_count[6]
.sym 28860 $PACKER_VCC_NET
.sym 28863 h_count[7]
.sym 28867 h_count[8]
.sym 28868 $PACKER_VCC_NET
.sym 28871 h_count[9]
.sym 28872 $PACKER_VCC_NET
.sym 28877 $nextpnr_ICESTORM_LC_72$I3
.sym 28899 h_count[1]
.sym 28903 h_count[2]
.sym 28907 h_count[3]
.sym 28911 h_count[4]
.sym 28912 $PACKER_VCC_NET
.sym 28915 h_count[5]
.sym 28919 h_count[6]
.sym 28920 $PACKER_VCC_NET
.sym 28923 h_count[7]
.sym 28927 h_count[8]
.sym 28931 h_count[9]
.sym 28932 $PACKER_VCC_NET
.sym 28937 $nextpnr_ICESTORM_LC_4$I3
.sym 28963 h_count[1]
.sym 28967 h_count[2]
.sym 28971 h_count[3]
.sym 28972 $PACKER_VCC_NET
.sym 28975 h_count[4]
.sym 28979 h_count[5]
.sym 28980 $PACKER_VCC_NET
.sym 28983 h_count[6]
.sym 28984 $PACKER_VCC_NET
.sym 28987 h_count[7]
.sym 28991 h_count[8]
.sym 28992 $PACKER_VCC_NET
.sym 28995 h_count[9]
.sym 28996 $PACKER_VCC_NET
.sym 29001 $nextpnr_ICESTORM_LC_28$I3
.sym 29027 h_count[0]
.sym 29031 h_count[1]
.sym 29035 h_count[2]
.sym 29036 $PACKER_VCC_NET
.sym 29039 h_count[3]
.sym 29043 h_count[4]
.sym 29044 $PACKER_VCC_NET
.sym 29047 h_count[5]
.sym 29048 $PACKER_VCC_NET
.sym 29051 h_count[6]
.sym 29052 $PACKER_VCC_NET
.sym 29055 h_count[7]
.sym 29059 h_count[8]
.sym 29063 h_count[9]
.sym 29064 $PACKER_VCC_NET
.sym 29066 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0
.sym 29067 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1
.sym 29068 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2
.sym 29069 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3
.sym 29091 h_count[2]
.sym 29095 h_count[3]
.sym 29099 h_count[4]
.sym 29103 h_count[5]
.sym 29104 $PACKER_VCC_NET
.sym 29107 h_count[6]
.sym 29111 h_count[7]
.sym 29115 h_count[8]
.sym 29116 $PACKER_VCC_NET
.sym 29119 h_count[9]
.sym 29120 $PACKER_VCC_NET
.sym 29125 $nextpnr_ICESTORM_LC_42$I3
.sym 29155 h_count[2]
.sym 29159 h_count[3]
.sym 29163 h_count[4]
.sym 29167 h_count[5]
.sym 29168 $PACKER_VCC_NET
.sym 29171 h_count[6]
.sym 29172 $PACKER_VCC_NET
.sym 29175 h_count[7]
.sym 29179 h_count[8]
.sym 29183 h_count[9]
.sym 29184 $PACKER_VCC_NET
.sym 29189 $nextpnr_ICESTORM_LC_56$I3
.sym 29219 h_count[0]
.sym 29223 h_count[1]
.sym 29227 h_count[2]
.sym 29231 h_count[3]
.sym 29232 $PACKER_VCC_NET
.sym 29235 h_count[4]
.sym 29239 h_count[5]
.sym 29240 $PACKER_VCC_NET
.sym 29243 h_count[6]
.sym 29244 $PACKER_VCC_NET
.sym 29247 h_count[7]
.sym 29248 $PACKER_VCC_NET
.sym 29251 h_count[8]
.sym 29252 $PACKER_VCC_NET
.sym 29255 h_count[9]
.sym 29258 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 29259 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 29260 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 29261 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 29283 h_count[3]
.sym 29287 h_count[4]
.sym 29288 $PACKER_VCC_NET
.sym 29291 h_count[5]
.sym 29295 h_count[6]
.sym 29296 $PACKER_VCC_NET
.sym 29299 h_count[7]
.sym 29300 $PACKER_VCC_NET
.sym 29303 h_count[8]
.sym 29304 $PACKER_VCC_NET
.sym 29307 h_count[9]
.sym 29313 $nextpnr_ICESTORM_LC_96$I3
.sym 29315 h_count[0]
.sym 29319 h_count[1]
.sym 29323 h_count[2]
.sym 29327 h_count[3]
.sym 29331 h_count[4]
.sym 29335 h_count[5]
.sym 29339 h_count[6]
.sym 29343 h_count[7]
.sym 29347 h_count[8]
.sym 29348 $PACKER_VCC_NET
.sym 29351 h_count[9]
.sym 29352 $PACKER_VCC_NET
.sym 29354 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 29355 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 29356 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29357 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 29379 h_count[0]
.sym 29384 h_count[1]
.sym 29385 h_count[0]
.sym 29388 h_count[2]
.sym 29389 h_count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 29392 h_count[3]
.sym 29393 h_count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 29396 h_count[4]
.sym 29397 h_count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 29400 h_count[5]
.sym 29401 h_count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 29404 h_count[6]
.sym 29405 h_count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 29408 h_count[7]
.sym 29409 h_count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 29412 h_count[8]
.sym 29413 h_count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 29416 h_count[9]
.sym 29417 h_count_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 29443 h_count[4]
.sym 29447 h_count[5]
.sym 29448 $PACKER_VCC_NET
.sym 29451 h_count[6]
.sym 29452 $PACKER_VCC_NET
.sym 29455 h_count[7]
.sym 29456 $PACKER_VCC_NET
.sym 29459 h_count[8]
.sym 29463 h_count[9]
.sym 29464 $PACKER_VCC_NET
.sym 29469 $nextpnr_ICESTORM_LC_98$I3
.sym 29475 h_count[0]
.sym 29479 h_count[1]
.sym 29483 h_count[2]
.sym 29487 h_count[3]
.sym 29488 $PACKER_VCC_NET
.sym 29491 h_count[4]
.sym 29492 $PACKER_VCC_NET
.sym 29495 h_count[5]
.sym 29499 h_count[6]
.sym 29500 $PACKER_VCC_NET
.sym 29503 h_count[7]
.sym 29507 h_count[8]
.sym 29508 $PACKER_VCC_NET
.sym 29511 h_count[9]
.sym 29512 $PACKER_VCC_NET
.sym 29514 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0
.sym 29515 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1
.sym 29516 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2
.sym 29517 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3
.sym 29539 h_count[0]
.sym 29543 h_count[1]
.sym 29544 $PACKER_VCC_NET
.sym 29547 h_count[2]
.sym 29551 h_count[3]
.sym 29555 h_count[4]
.sym 29556 $PACKER_VCC_NET
.sym 29559 h_count[5]
.sym 29563 h_count[6]
.sym 29567 h_count[7]
.sym 29571 h_count[8]
.sym 29572 $PACKER_VCC_NET
.sym 29575 h_count[9]
.sym 29576 $PACKER_VCC_NET
.sym 29581 $nextpnr_ICESTORM_LC_70$I3
.sym 29598 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 29599 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 29600 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 29601 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 29603 h_count[0]
.sym 29607 h_count[1]
.sym 29608 $PACKER_VCC_NET
.sym 29611 h_count[2]
.sym 29612 $PACKER_VCC_NET
.sym 29615 h_count[3]
.sym 29616 $PACKER_VCC_NET
.sym 29619 h_count[4]
.sym 29623 h_count[5]
.sym 29624 $PACKER_VCC_NET
.sym 29627 h_count[6]
.sym 29631 h_count[7]
.sym 29635 h_count[8]
.sym 29639 h_count[9]
.sym 29640 $PACKER_VCC_NET
.sym 29642 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0
.sym 29643 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1
.sym 29644 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2
.sym 29645 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3
.sym 29667 h_count[2]
.sym 29671 h_count[3]
.sym 29672 $PACKER_VCC_NET
.sym 29675 h_count[4]
.sym 29679 h_count[5]
.sym 29683 h_count[6]
.sym 29687 h_count[7]
.sym 29691 h_count[8]
.sym 29695 h_count[9]
.sym 29696 $PACKER_VCC_NET
.sym 29701 $nextpnr_ICESTORM_LC_10$I3
.sym 29731 h_count[0]
.sym 29735 h_count[1]
.sym 29736 $PACKER_VCC_NET
.sym 29739 h_count[2]
.sym 29740 $PACKER_VCC_NET
.sym 29743 h_count[3]
.sym 29744 $PACKER_VCC_NET
.sym 29747 h_count[4]
.sym 29748 $PACKER_VCC_NET
.sym 29751 h_count[5]
.sym 29755 h_count[6]
.sym 29759 h_count[7]
.sym 29760 $PACKER_VCC_NET
.sym 29763 h_count[8]
.sym 29764 $PACKER_VCC_NET
.sym 29767 h_count[9]
.sym 29768 $PACKER_VCC_NET
.sym 29773 $nextpnr_ICESTORM_LC_84$I3
.sym 29795 h_count[0]
.sym 29799 h_count[1]
.sym 29800 $PACKER_VCC_NET
.sym 29803 h_count[2]
.sym 29807 h_count[3]
.sym 29811 h_count[4]
.sym 29812 $PACKER_VCC_NET
.sym 29815 h_count[5]
.sym 29819 h_count[6]
.sym 29820 $PACKER_VCC_NET
.sym 29823 h_count[7]
.sym 29824 $PACKER_VCC_NET
.sym 29827 h_count[8]
.sym 29828 $PACKER_VCC_NET
.sym 29831 h_count[9]
.sym 29832 $PACKER_VCC_NET
.sym 29834 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0
.sym 29835 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1
.sym 29836 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2
.sym 29837 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 29852 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 29853 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 29859 h_count[0]
.sym 29863 h_count[1]
.sym 29864 $PACKER_VCC_NET
.sym 29867 h_count[2]
.sym 29871 h_count[3]
.sym 29872 $PACKER_VCC_NET
.sym 29875 h_count[4]
.sym 29876 $PACKER_VCC_NET
.sym 29879 h_count[5]
.sym 29880 $PACKER_VCC_NET
.sym 29883 h_count[6]
.sym 29887 h_count[7]
.sym 29888 $PACKER_VCC_NET
.sym 29891 h_count[8]
.sym 29895 h_count[9]
.sym 29896 $PACKER_VCC_NET
.sym 29901 $nextpnr_ICESTORM_LC_66$I3
.sym 29909 h_count[0]
.sym 29923 h_count[1]
.sym 29927 h_count[2]
.sym 29928 $PACKER_VCC_NET
.sym 29931 h_count[3]
.sym 29935 h_count[4]
.sym 29936 $PACKER_VCC_NET
.sym 29939 h_count[5]
.sym 29940 $PACKER_VCC_NET
.sym 29943 h_count[6]
.sym 29947 h_count[7]
.sym 29951 h_count[8]
.sym 29952 $PACKER_VCC_NET
.sym 29955 h_count[9]
.sym 29956 $PACKER_VCC_NET
.sym 29961 $nextpnr_ICESTORM_LC_94$I3
.sym 29987 h_count[0]
.sym 29991 h_count[1]
.sym 29995 h_count[2]
.sym 29996 $PACKER_VCC_NET
.sym 29999 h_count[3]
.sym 30003 h_count[4]
.sym 30007 h_count[5]
.sym 30008 $PACKER_VCC_NET
.sym 30011 h_count[6]
.sym 30012 $PACKER_VCC_NET
.sym 30015 h_count[7]
.sym 30016 $PACKER_VCC_NET
.sym 30019 h_count[8]
.sym 30020 $PACKER_VCC_NET
.sym 30023 h_count[9]
.sym 30024 $PACKER_VCC_NET
.sym 30027 $PACKER_VCC_NET
.sym 30029 $nextpnr_ICESTORM_LC_114$I3
.sym 30030 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 30031 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 30032 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 30033 $nextpnr_ICESTORM_LC_114$COUT
.sym 30050 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 30051 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 30052 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2[2]
.sym 30053 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2[3]
.sym 30060 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 30061 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 30062 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 30063 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 30064 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 30065 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 30075 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 30076 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 30077 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 30079 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 30080 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 30081 temp_blue_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 30083 h_count[0]
.sym 30087 h_count[1]
.sym 30088 $PACKER_VCC_NET
.sym 30091 h_count[2]
.sym 30095 h_count[3]
.sym 30096 $PACKER_VCC_NET
.sym 30099 h_count[4]
.sym 30100 $PACKER_VCC_NET
.sym 30103 h_count[5]
.sym 30104 $PACKER_VCC_NET
.sym 30107 h_count[6]
.sym 30108 $PACKER_VCC_NET
.sym 30111 h_count[7]
.sym 30112 $PACKER_VCC_NET
.sym 30115 h_count[8]
.sym 30116 $PACKER_VCC_NET
.sym 30119 h_count[9]
.sym 30125 $nextpnr_ICESTORM_LC_22$I3
.sym 30147 h_count[1]
.sym 30151 h_count[2]
.sym 30152 $PACKER_VCC_NET
.sym 30155 h_count[3]
.sym 30156 $PACKER_VCC_NET
.sym 30159 h_count[4]
.sym 30160 $PACKER_VCC_NET
.sym 30163 h_count[5]
.sym 30167 h_count[6]
.sym 30171 h_count[7]
.sym 30175 h_count[8]
.sym 30179 h_count[9]
.sym 30180 $PACKER_VCC_NET
.sym 30185 $nextpnr_ICESTORM_LC_18$I3
.sym 30243 h_count[0]
.sym 30244 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[0]
.sym 30247 h_count[1]
.sym 30248 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30251 h_count[2]
.sym 30252 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30255 h_count[3]
.sym 30256 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30259 h_count[4]
.sym 30260 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 30263 h_count[5]
.sym 30264 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 30267 h_count[6]
.sym 30268 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30271 h_count[7]
.sym 30272 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30275 h_count[8]
.sym 30276 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 30279 h_count[9]
.sym 30280 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 30285 $nextpnr_ICESTORM_LC_33$I3
.sym 30291 SW4$SB_IO_IN
.sym 30292 player_x_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 30293 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 30299 $PACKER_VCC_NET
.sym 30300 player_x[2]
.sym 30301 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
.sym 30307 h_count[1]
.sym 30311 h_count[2]
.sym 30315 h_count[3]
.sym 30319 h_count[4]
.sym 30323 h_count[5]
.sym 30327 h_count[6]
.sym 30328 $PACKER_VCC_NET
.sym 30331 h_count[7]
.sym 30332 $PACKER_VCC_NET
.sym 30335 h_count[8]
.sym 30336 $PACKER_VCC_NET
.sym 30339 h_count[9]
.sym 30340 $PACKER_VCC_NET
.sym 30345 $nextpnr_ICESTORM_LC_52$I3
.sym 30346 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 30371 h_count[7]
.sym 30375 h_count[8]
.sym 30376 $PACKER_VCC_NET
.sym 30379 h_count[9]
.sym 30385 $nextpnr_ICESTORM_LC_58$I3
.sym 30403 v_count[1]
.sym 30407 VGA_VS_SB_LUT4_O_I2[1]
.sym 30408 $PACKER_VCC_NET
.sym 30411 VGA_VS_SB_LUT4_O_I2[0]
.sym 30415 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 30419 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 30423 v_count[6]
.sym 30427 v_count[7]
.sym 30431 v_count[8]
.sym 30432 $PACKER_VCC_NET
.sym 30435 v_count[9]
.sym 30436 $PACKER_VCC_NET
.sym 30441 $nextpnr_ICESTORM_LC_26$I3
.sym 30467 v_count[0]
.sym 30471 v_count[1]
.sym 30472 $PACKER_VCC_NET
.sym 30475 VGA_VS_SB_LUT4_O_I2[1]
.sym 30476 $PACKER_VCC_NET
.sym 30479 VGA_VS_SB_LUT4_O_I2[0]
.sym 30483 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 30487 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 30491 v_count[6]
.sym 30492 $PACKER_VCC_NET
.sym 30495 v_count[7]
.sym 30499 v_count[8]
.sym 30500 $PACKER_VCC_NET
.sym 30503 v_count[9]
.sym 30504 $PACKER_VCC_NET
.sym 30509 $nextpnr_ICESTORM_LC_14$I3
.sym 30531 v_count[0]
.sym 30535 v_count[1]
.sym 30539 VGA_VS_SB_LUT4_O_I2[1]
.sym 30543 VGA_VS_SB_LUT4_O_I2[0]
.sym 30547 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 30548 $PACKER_VCC_NET
.sym 30551 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 30555 v_count[6]
.sym 30556 $PACKER_VCC_NET
.sym 30559 v_count[7]
.sym 30563 v_count[8]
.sym 30564 $PACKER_VCC_NET
.sym 30567 v_count[9]
.sym 30568 $PACKER_VCC_NET
.sym 30570 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30571 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30572 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30573 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30595 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 30599 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 30600 $PACKER_VCC_NET
.sym 30603 v_count[6]
.sym 30604 $PACKER_VCC_NET
.sym 30607 v_count[7]
.sym 30611 v_count[8]
.sym 30615 v_count[9]
.sym 30616 $PACKER_VCC_NET
.sym 30621 $nextpnr_ICESTORM_LC_40$I3
.sym 30627 v_count[1]
.sym 30631 VGA_VS_SB_LUT4_O_I2[1]
.sym 30635 VGA_VS_SB_LUT4_O_I2[0]
.sym 30639 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 30640 $PACKER_VCC_NET
.sym 30643 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 30647 v_count[6]
.sym 30651 v_count[7]
.sym 30652 $PACKER_VCC_NET
.sym 30655 v_count[8]
.sym 30656 $PACKER_VCC_NET
.sym 30659 v_count[9]
.sym 30660 $PACKER_VCC_NET
.sym 30665 $nextpnr_ICESTORM_LC_47$I3
.sym 30755 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[0]
.sym 30760 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30761 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
.sym 30764 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30765 player_x[2]
.sym 30768 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30769 player_x[3]
.sym 30772 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 30776 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 30780 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30781 player_x[6]
.sym 30784 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30785 player_x[7]
.sym 30788 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 30792 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 30793 player_x[9]
.sym 30794 SW4$SB_IO_IN
.sym 30795 SW3$SB_IO_IN
.sym 30796 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 30797 SW3_SB_LUT4_I1_I3
.sym 30798 SW4$SB_IO_IN
.sym 30799 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 30800 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 30801 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 30802 SW4$SB_IO_IN
.sym 30803 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 30804 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 30805 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 30809 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
.sym 30810 SW4$SB_IO_IN
.sym 30811 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 30812 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 30813 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 30814 player_x_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30819 h_count[0]
.sym 30820 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[0]
.sym 30823 h_count[1]
.sym 30824 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
.sym 30827 h_count[2]
.sym 30828 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30831 h_count[3]
.sym 30832 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30835 h_count[4]
.sym 30836 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30839 h_count[5]
.sym 30840 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30843 h_count[6]
.sym 30844 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30847 h_count[7]
.sym 30848 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30851 h_count[8]
.sym 30852 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30855 h_count[9]
.sym 30856 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30860 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 30861 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 30862 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 30863 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30864 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30865 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 30868 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 30869 VGA_G2_SB_DFFSR_Q_R[1]
.sym 30872 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 30873 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 30883 v_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 30888 v_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 30889 v_count[1]
.sym 30892 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30893 VGA_VS_SB_LUT4_O_I2[1]
.sym 30896 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30897 VGA_VS_SB_LUT4_O_I2[0]
.sym 30900 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30901 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 30903 $PACKER_VCC_NET
.sym 30904 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30905 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 30907 $PACKER_VCC_NET
.sym 30908 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30909 v_count[6]
.sym 30911 $PACKER_VCC_NET
.sym 30912 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30913 v_count[7]
.sym 30915 $PACKER_VCC_NET
.sym 30916 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30917 v_count[8]
.sym 30920 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 30921 v_count[9]
.sym 30925 $nextpnr_ICESTORM_LC_60$I3
.sym 30943 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I1
.sym 30944 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2
.sym 30945 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 30947 v_count[0]
.sym 30952 v_count[1]
.sym 30956 VGA_VS_SB_LUT4_O_I2[1]
.sym 30960 VGA_VS_SB_LUT4_O_I2[0]
.sym 30964 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 30965 v_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 30968 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 30969 v_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 30972 v_count[6]
.sym 30973 v_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 30976 v_count[7]
.sym 30977 v_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 30980 v_count[8]
.sym 30981 v_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 30984 v_count[9]
.sym 30985 v_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 31009 v_count[0]
.sym 31011 VGA_VS_SB_LUT4_O_I2[1]
.sym 31015 VGA_VS_SB_LUT4_O_I2[0]
.sym 31016 $PACKER_VCC_NET
.sym 31019 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 31020 $PACKER_VCC_NET
.sym 31023 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 31024 $PACKER_VCC_NET
.sym 31027 v_count[6]
.sym 31028 $PACKER_VCC_NET
.sym 31031 v_count[7]
.sym 31032 $PACKER_VCC_NET
.sym 31035 v_count[8]
.sym 31039 v_count[9]
.sym 31040 $PACKER_VCC_NET
.sym 31045 $nextpnr_ICESTORM_LC_45$I3
.sym 31058 VGA_VS_SB_LUT4_O_I2[0]
.sym 31059 VGA_VS_SB_LUT4_O_I2[1]
.sym 31060 VGA_VS_SB_LUT4_O_I2[2]
.sym 31061 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_I0[3]
.sym 31066 v_count[9]
.sym 31067 v_count[8]
.sym 31068 v_count[7]
.sym 31069 v_count[6]
.sym 31071 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 31072 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 31073 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 31075 v_count[0]
.sym 31079 v_count[1]
.sym 31080 $PACKER_VCC_NET
.sym 31083 VGA_VS_SB_LUT4_O_I2[1]
.sym 31087 VGA_VS_SB_LUT4_O_I2[0]
.sym 31088 $PACKER_VCC_NET
.sym 31091 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 31092 $PACKER_VCC_NET
.sym 31095 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 31096 $PACKER_VCC_NET
.sym 31099 v_count[6]
.sym 31103 v_count[7]
.sym 31104 $PACKER_VCC_NET
.sym 31107 v_count[8]
.sym 31111 v_count[9]
.sym 31112 $PACKER_VCC_NET
.sym 31114 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0
.sym 31115 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1
.sym 31116 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2
.sym 31117 temp_blue_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 31125 VGA_VS_SB_LUT4_O_I2[0]
.sym 31139 v_count[0]
.sym 31140 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 31143 v_count[1]
.sym 31144 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31145 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 31147 VGA_VS_SB_LUT4_O_I2[1]
.sym 31148 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31151 VGA_VS_SB_LUT4_O_I2[0]
.sym 31152 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31155 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 31156 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31159 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 31160 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31163 v_count[6]
.sym 31164 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31167 v_count[7]
.sym 31168 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31171 v_count[8]
.sym 31172 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31175 v_count[9]
.sym 31176 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31180 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 31181 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 31185 $nextpnr_ICESTORM_LC_36$I3
.sym 31267 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
.sym 31271 player_x[2]
.sym 31272 $PACKER_VCC_NET
.sym 31275 player_x[3]
.sym 31276 $PACKER_VCC_NET
.sym 31279 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2]
.sym 31280 $PACKER_VCC_NET
.sym 31281 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 31283 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 31285 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 31287 player_x[6]
.sym 31291 player_x[7]
.sym 31292 $PACKER_VCC_NET
.sym 31295 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 31296 $PACKER_VCC_NET
.sym 31297 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 31299 player_x[9]
.sym 31303 $PACKER_VCC_NET
.sym 31305 $nextpnr_ICESTORM_LC_8$I3
.sym 31306 SW4$SB_IO_IN
.sym 31307 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 31308 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 31309 $nextpnr_ICESTORM_LC_8$COUT
.sym 31311 SW3_SB_LUT4_I1_O[0]
.sym 31312 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 31313 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 31314 SW4$SB_IO_IN
.sym 31315 player_x_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 31316 player_x_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 31317 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 31318 SW4$SB_IO_IN
.sym 31319 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 31320 player_x_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 31321 player_x_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 31322 SW4$SB_IO_IN
.sym 31323 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 31324 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 31325 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 31326 SW4$SB_IO_IN
.sym 31327 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 31328 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 31329 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 31331 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
.sym 31335 $PACKER_VCC_NET
.sym 31336 player_x[2]
.sym 31339 $PACKER_VCC_NET
.sym 31340 player_x[3]
.sym 31341 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31343 $PACKER_VCC_NET
.sym 31344 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2]
.sym 31345 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31348 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 31349 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31352 player_x[6]
.sym 31353 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31356 player_x[7]
.sym 31357 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31360 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 31361 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31364 player_x[9]
.sym 31365 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 31369 $nextpnr_ICESTORM_LC_50$I3
.sym 31395 v_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 31399 $PACKER_VCC_NET
.sym 31400 v_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 31404 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31407 $PACKER_VCC_NET
.sym 31408 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31412 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31415 $PACKER_VCC_NET
.sym 31416 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31419 $PACKER_VCC_NET
.sym 31420 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31423 $PACKER_VCC_NET
.sym 31424 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31427 $PACKER_VCC_NET
.sym 31428 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31432 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 31437 $nextpnr_ICESTORM_LC_62$I3
.sym 31459 v_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 31464 v_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 31465 v_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 31467 $PACKER_VCC_NET
.sym 31468 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31471 $PACKER_VCC_NET
.sym 31472 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31476 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31479 $PACKER_VCC_NET
.sym 31480 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31483 $PACKER_VCC_NET
.sym 31484 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31487 $PACKER_VCC_NET
.sym 31488 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31491 $PACKER_VCC_NET
.sym 31492 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31496 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 31501 $nextpnr_ICESTORM_LC_100$I3
.sym 31510 v_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 31523 VGA_VS_SB_LUT4_O_I2[1]
.sym 31527 VGA_VS_SB_LUT4_O_I2[0]
.sym 31528 $PACKER_VCC_NET
.sym 31531 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 31532 $PACKER_VCC_NET
.sym 31535 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 31539 v_count[6]
.sym 31543 v_count[7]
.sym 31544 $PACKER_VCC_NET
.sym 31547 v_count[8]
.sym 31548 $PACKER_VCC_NET
.sym 31551 v_count[9]
.sym 31552 $PACKER_VCC_NET
.sym 31557 $nextpnr_ICESTORM_LC_38$I3
.sym 31559 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O[0]
.sym 31560 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_I0[3]
.sym 31561 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O[2]
.sym 31562 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 31563 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 31564 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 31565 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O[0]
.sym 31566 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_I0[0]
.sym 31567 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 31568 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO
.sym 31569 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_I0[3]
.sym 31570 v_count[9]
.sym 31571 v_count[8]
.sym 31572 v_count[7]
.sym 31573 v_count[6]
.sym 31574 VGA_VS_SB_LUT4_O_I2[0]
.sym 31575 VGA_VS_SB_LUT4_O_I2[1]
.sym 31576 v_count[1]
.sym 31577 v_count[0]
.sym 31580 v_count[1]
.sym 31581 v_count[0]
.sym 31583 VGA_VS_SB_LUT4_O_I2[0]
.sym 31584 VGA_VS_SB_LUT4_O_I2[1]
.sym 31585 VGA_VS_SB_LUT4_O_I2[2]
.sym 31587 v_count[0]
.sym 31591 v_count[1]
.sym 31595 VGA_VS_SB_LUT4_O_I2[1]
.sym 31597 v_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 31599 VGA_VS_SB_LUT4_O_I2[0]
.sym 31601 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 31603 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 31604 $PACKER_VCC_NET
.sym 31607 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 31608 $PACKER_VCC_NET
.sym 31611 v_count[6]
.sym 31615 v_count[7]
.sym 31616 $PACKER_VCC_NET
.sym 31619 v_count[8]
.sym 31623 v_count[9]
.sym 31624 $PACKER_VCC_NET
.sym 31629 $nextpnr_ICESTORM_LC_16$I3
.sym 31651 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31656 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 31657 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31660 player_y[3]
.sym 31661 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31663 $PACKER_VCC_NET
.sym 31664 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 31665 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31667 $PACKER_VCC_NET
.sym 31668 player_y[5]
.sym 31669 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31672 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[1]
.sym 31673 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31676 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 31677 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31680 player_y[8]
.sym 31681 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31684 player_y[9]
.sym 31685 VGA_G2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 31689 $nextpnr_ICESTORM_LC_104$I3
.sym 31779 player_x_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31784 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
.sym 31785 player_x_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31788 player_x[2]
.sym 31789 player_x_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 31792 player_x[3]
.sym 31793 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 31796 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2]
.sym 31797 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO
.sym 31800 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 31801 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 31804 player_x[6]
.sym 31805 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 31808 player_x[7]
.sym 31809 player_x_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 31812 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 31813 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 31816 player_x[9]
.sym 31817 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 31822 r_PLAYER_COUNT[3]
.sym 31823 r_PLAYER_COUNT[2]
.sym 31824 r_PLAYER_COUNT[1]
.sym 31825 r_PLAYER_COUNT[0]
.sym 31829 r_PLAYER_COUNT[0]
.sym 31830 r_PLAYER_COUNT_SB_DFFSR_Q_30_D_SB_LUT4_O_I2[3]
.sym 31837 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[0]
.sym 31843 r_PLAYER_COUNT[0]
.sym 31848 r_PLAYER_COUNT[1]
.sym 31852 r_PLAYER_COUNT[2]
.sym 31853 r_PLAYER_COUNT_SB_DFFSR_Q_29_D_SB_LUT4_O_I3
.sym 31856 r_PLAYER_COUNT[3]
.sym 31857 r_PLAYER_COUNT_SB_DFFSR_Q_28_D_SB_LUT4_O_I3
.sym 31860 r_PLAYER_COUNT[4]
.sym 31861 r_PLAYER_COUNT_SB_DFFSR_Q_27_D_SB_LUT4_O_I3
.sym 31864 r_PLAYER_COUNT[5]
.sym 31865 r_PLAYER_COUNT_SB_DFFSR_Q_26_D_SB_LUT4_O_I3
.sym 31868 r_PLAYER_COUNT[6]
.sym 31869 r_PLAYER_COUNT_SB_DFFSR_Q_25_D_SB_LUT4_O_I3
.sym 31872 r_PLAYER_COUNT[7]
.sym 31873 r_PLAYER_COUNT_SB_DFFSR_Q_24_D_SB_LUT4_O_I3
.sym 31876 r_PLAYER_COUNT[8]
.sym 31877 r_PLAYER_COUNT_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 31880 r_PLAYER_COUNT[9]
.sym 31881 r_PLAYER_COUNT_SB_DFFSR_Q_22_D_SB_LUT4_O_I3
.sym 31884 r_PLAYER_COUNT[10]
.sym 31885 r_PLAYER_COUNT_SB_DFFSR_Q_21_D_SB_LUT4_O_I3
.sym 31888 r_PLAYER_COUNT[11]
.sym 31889 r_PLAYER_COUNT_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 31892 r_PLAYER_COUNT[12]
.sym 31893 r_PLAYER_COUNT_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 31896 r_PLAYER_COUNT[13]
.sym 31897 r_PLAYER_COUNT_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 31900 r_PLAYER_COUNT[14]
.sym 31901 r_PLAYER_COUNT_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 31904 r_PLAYER_COUNT[15]
.sym 31905 r_PLAYER_COUNT_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 31908 r_PLAYER_COUNT[16]
.sym 31909 r_PLAYER_COUNT_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 31912 r_PLAYER_COUNT[17]
.sym 31913 r_PLAYER_COUNT_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 31916 r_PLAYER_COUNT[18]
.sym 31917 r_PLAYER_COUNT_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 31920 r_PLAYER_COUNT[19]
.sym 31921 r_PLAYER_COUNT_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 31924 r_PLAYER_COUNT[20]
.sym 31925 r_PLAYER_COUNT_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 31928 r_PLAYER_COUNT[21]
.sym 31929 r_PLAYER_COUNT_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 31932 r_PLAYER_COUNT[22]
.sym 31933 r_PLAYER_COUNT_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 31936 r_PLAYER_COUNT[23]
.sym 31937 r_PLAYER_COUNT_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 31940 r_PLAYER_COUNT[24]
.sym 31941 r_PLAYER_COUNT_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 31944 r_PLAYER_COUNT[25]
.sym 31945 r_PLAYER_COUNT_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 31948 r_PLAYER_COUNT[26]
.sym 31949 r_PLAYER_COUNT_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 31952 r_PLAYER_COUNT[27]
.sym 31953 r_PLAYER_COUNT_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 31956 r_PLAYER_COUNT[28]
.sym 31957 r_PLAYER_COUNT_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 31960 r_PLAYER_COUNT[29]
.sym 31961 r_PLAYER_COUNT_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 31964 r_PLAYER_COUNT[30]
.sym 31965 r_PLAYER_COUNT_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 31968 r_PLAYER_COUNT[31]
.sym 31969 r_PLAYER_COUNT_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 31971 v_count[0]
.sym 31972 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 31975 v_count[1]
.sym 31976 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 31979 VGA_VS_SB_LUT4_O_I2[1]
.sym 31980 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[2]
.sym 31983 VGA_VS_SB_LUT4_O_I2[0]
.sym 31984 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31987 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 31988 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[4]
.sym 31991 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 31992 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31995 v_count[6]
.sym 31996 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[6]
.sym 31999 v_count[7]
.sym 32000 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[7]
.sym 32003 v_count[8]
.sym 32004 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32007 v_count[9]
.sym 32008 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.sym 32013 $nextpnr_ICESTORM_LC_34$I3
.sym 32035 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 32039 $PACKER_VCC_NET
.sym 32040 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 32043 $PACKER_VCC_NET
.sym 32044 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[2]
.sym 32047 $PACKER_VCC_NET
.sym 32048 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32049 player_y[3]
.sym 32052 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[4]
.sym 32055 $PACKER_VCC_NET
.sym 32056 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32057 player_y[5]
.sym 32060 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[6]
.sym 32063 $PACKER_VCC_NET
.sym 32064 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[7]
.sym 32067 $PACKER_VCC_NET
.sym 32068 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32072 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.sym 32073 player_y[9]
.sym 32077 $nextpnr_ICESTORM_LC_108$I3
.sym 32079 SW1$SB_IO_IN
.sym 32080 SW1_SB_LUT4_I1_I2
.sym 32081 SW1_SB_LUT4_I1_I3[2]
.sym 32082 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 32083 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 32084 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 32085 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I2[3]
.sym 32086 player_y[5]
.sym 32087 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[4]
.sym 32088 player_y[3]
.sym 32089 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[2]
.sym 32093 player_y[5]
.sym 32094 player_y[9]
.sym 32095 player_y[8]
.sym 32096 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[7]
.sym 32097 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[6]
.sym 32099 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32104 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32105 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32108 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 32109 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 32112 player_y[3]
.sym 32113 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 32116 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 32117 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 32120 player_y[5]
.sym 32121 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 32124 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[1]
.sym 32125 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 32128 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 32129 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 32132 player_y[8]
.sym 32133 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 32136 player_y[9]
.sym 32137 player_y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 32141 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[2]
.sym 32153 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[7]
.sym 32161 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[4]
.sym 32163 v_count[1]
.sym 32167 VGA_VS_SB_LUT4_O_I2[1]
.sym 32168 $PACKER_VCC_NET
.sym 32171 VGA_VS_SB_LUT4_O_I2[0]
.sym 32175 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 32179 VGA_G2_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 32180 $PACKER_VCC_NET
.sym 32183 v_count[6]
.sym 32184 $PACKER_VCC_NET
.sym 32187 v_count[7]
.sym 32191 v_count[8]
.sym 32195 v_count[9]
.sym 32196 $PACKER_VCC_NET
.sym 32201 $nextpnr_ICESTORM_LC_92$I3
.sym 32291 player_x_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 32295 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI[1]
.sym 32296 $PACKER_VCC_NET
.sym 32299 player_x[2]
.sym 32300 $PACKER_VCC_NET
.sym 32301 player_x_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 32303 player_x[3]
.sym 32304 $PACKER_VCC_NET
.sym 32305 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 32307 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2]
.sym 32308 $PACKER_VCC_NET
.sym 32309 player_x_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 32311 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 32312 $PACKER_VCC_NET
.sym 32313 SW3_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[3]
.sym 32315 player_x[6]
.sym 32316 $PACKER_VCC_NET
.sym 32317 player_x_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 32319 player_x[7]
.sym 32320 $PACKER_VCC_NET
.sym 32321 player_x_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 32323 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 32324 $PACKER_VCC_NET
.sym 32325 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 32327 player_x[9]
.sym 32328 $PACKER_VCC_NET
.sym 32329 player_x_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 32334 r_PLAYER_COUNT[7]
.sym 32335 r_PLAYER_COUNT[6]
.sym 32336 r_PLAYER_COUNT[5]
.sym 32337 r_PLAYER_COUNT[4]
.sym 32338 r_PLAYER_COUNT[15]
.sym 32339 r_PLAYER_COUNT[14]
.sym 32340 r_PLAYER_COUNT[13]
.sym 32341 r_PLAYER_COUNT[12]
.sym 32342 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 32343 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 32344 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 32345 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 32349 r_PLAYER_COUNT[1]
.sym 32350 r_PLAYER_COUNT[11]
.sym 32351 r_PLAYER_COUNT[10]
.sym 32352 r_PLAYER_COUNT[9]
.sym 32353 r_PLAYER_COUNT[8]
.sym 32355 r_PLAYER_COUNT_SB_DFFSR_Q_30_D_SB_LUT4_O_I2[3]
.sym 32360 r_PLAYER_COUNT_SB_DFFSR_Q_30_D_SB_LUT4_O_I2[2]
.sym 32361 r_PLAYER_COUNT_SB_DFFSR_Q_30_D_SB_LUT4_O_I2[3]
.sym 32364 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 32365 r_PLAYER_COUNT[2]
.sym 32368 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 32369 r_PLAYER_COUNT[3]
.sym 32371 $PACKER_VCC_NET
.sym 32372 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 32373 r_PLAYER_COUNT[4]
.sym 32376 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 32377 r_PLAYER_COUNT[5]
.sym 32380 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 32381 r_PLAYER_COUNT[6]
.sym 32383 $PACKER_VCC_NET
.sym 32384 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 32385 r_PLAYER_COUNT[7]
.sym 32388 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 32389 r_PLAYER_COUNT[8]
.sym 32392 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 32393 r_PLAYER_COUNT[9]
.sym 32396 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 32397 r_PLAYER_COUNT[10]
.sym 32400 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 32401 r_PLAYER_COUNT[11]
.sym 32403 $PACKER_VCC_NET
.sym 32404 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 32405 r_PLAYER_COUNT[12]
.sym 32408 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 32409 r_PLAYER_COUNT[13]
.sym 32411 $PACKER_VCC_NET
.sym 32412 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 32413 r_PLAYER_COUNT[14]
.sym 32415 $PACKER_VCC_NET
.sym 32416 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 32417 r_PLAYER_COUNT[15]
.sym 32419 $PACKER_VCC_NET
.sym 32420 r_PLAYER_COUNT_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 32421 r_PLAYER_COUNT[16]
.sym 32423 $PACKER_VCC_NET
.sym 32424 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32425 r_PLAYER_COUNT[17]
.sym 32428 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32429 r_PLAYER_COUNT[18]
.sym 32432 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32433 r_PLAYER_COUNT[19]
.sym 32436 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32437 r_PLAYER_COUNT[20]
.sym 32440 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32441 r_PLAYER_COUNT[21]
.sym 32444 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32445 r_PLAYER_COUNT[22]
.sym 32448 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32449 r_PLAYER_COUNT[23]
.sym 32452 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32453 r_PLAYER_COUNT[24]
.sym 32456 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32457 r_PLAYER_COUNT[25]
.sym 32460 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32461 r_PLAYER_COUNT[26]
.sym 32464 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32465 r_PLAYER_COUNT[27]
.sym 32468 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32469 r_PLAYER_COUNT[28]
.sym 32472 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32473 r_PLAYER_COUNT[29]
.sym 32476 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32477 r_PLAYER_COUNT[30]
.sym 32480 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 32481 r_PLAYER_COUNT[31]
.sym 32483 $PACKER_VCC_NET
.sym 32485 $nextpnr_ICESTORM_LC_110$I3
.sym 32487 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 32488 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 32489 $nextpnr_ICESTORM_LC_110$COUT
.sym 32490 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 32491 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 32492 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 32493 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 32494 r_PLAYER_COUNT[19]
.sym 32495 r_PLAYER_COUNT[18]
.sym 32496 r_PLAYER_COUNT[17]
.sym 32497 r_PLAYER_COUNT[16]
.sym 32498 r_PLAYER_COUNT[23]
.sym 32499 r_PLAYER_COUNT[22]
.sym 32500 r_PLAYER_COUNT[21]
.sym 32501 r_PLAYER_COUNT[20]
.sym 32502 r_PLAYER_COUNT[31]
.sym 32503 r_PLAYER_COUNT[30]
.sym 32504 r_PLAYER_COUNT[29]
.sym 32505 r_PLAYER_COUNT[28]
.sym 32506 r_PLAYER_COUNT[27]
.sym 32507 r_PLAYER_COUNT[26]
.sym 32508 r_PLAYER_COUNT[25]
.sym 32509 r_PLAYER_COUNT[24]
.sym 32512 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 32513 SW3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 32520 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 32521 SW1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 32547 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 32552 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 32556 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[2]
.sym 32560 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32564 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[4]
.sym 32568 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32572 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[6]
.sym 32576 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[7]
.sym 32580 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32581 player_y[8]
.sym 32584 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.sym 32587 $PACKER_VCC_NET
.sym 32589 $nextpnr_ICESTORM_LC_106$I3
.sym 32591 SW2$SB_IO_IN
.sym 32592 SW2_SB_LUT4_I1_I2[1]
.sym 32593 $nextpnr_ICESTORM_LC_106$COUT
.sym 32598 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32607 SW2$SB_IO_IN
.sym 32608 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 32609 SW1_SB_LUT4_I1_O[2]
.sym 32610 SW2$SB_IO_IN
.sym 32611 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 32612 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 32613 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 32614 SW2$SB_IO_IN
.sym 32615 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 32616 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 32617 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 32618 SW2$SB_IO_IN
.sym 32619 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 32620 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 32621 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 32626 SW2$SB_IO_IN
.sym 32627 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 32628 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 32629 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 32630 SW2$SB_IO_IN
.sym 32631 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 32632 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 32633 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 32637 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q[6]
.sym 32641 player_y[9]
.sym 32650 SW2$SB_IO_IN
.sym 32651 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 32652 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 32653 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 32662 SW2$SB_IO_IN
.sym 32663 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 32664 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 32665 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 32669 SW1_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 32670 SW2$SB_IO_IN
.sym 32671 SW1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 32672 player_y_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 32673 player_y_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 32675 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32679 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32680 $PACKER_VCC_NET
.sym 32683 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 32684 $PACKER_VCC_NET
.sym 32685 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 32687 player_y[3]
.sym 32688 $PACKER_VCC_NET
.sym 32689 player_y_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 32691 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 32692 $PACKER_VCC_NET
.sym 32693 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 32695 player_y[5]
.sym 32696 $PACKER_VCC_NET
.sym 32697 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 32699 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[1]
.sym 32700 $PACKER_VCC_NET
.sym 32701 player_y_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO
.sym 32703 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 32704 $PACKER_VCC_NET
.sym 32705 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 32707 player_y[8]
.sym 32708 $PACKER_VCC_NET
.sym 32709 player_y_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 32711 player_y[9]
.sym 32712 $PACKER_VCC_NET
.sym 32713 player_y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
