// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_51 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
output  [11:0] ap_return;
input   ap_ce;

reg   [17:0] p_read_357_reg_1237;
wire    ap_block_pp0_stage0_11001;
reg   [17:0] p_read_357_reg_1237_pp0_iter1_reg;
reg   [17:0] p_read_357_reg_1237_pp0_iter2_reg;
wire   [0:0] icmp_ln86_fu_364_p2;
reg   [0:0] icmp_ln86_reg_1243;
reg   [0:0] icmp_ln86_reg_1243_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1243_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1358_fu_376_p2;
reg   [0:0] icmp_ln86_1358_reg_1253;
reg   [0:0] icmp_ln86_1358_reg_1253_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1359_fu_382_p2;
reg   [0:0] icmp_ln86_1359_reg_1259;
wire   [0:0] icmp_ln86_1360_fu_388_p2;
reg   [0:0] icmp_ln86_1360_reg_1265;
wire   [0:0] icmp_ln86_1361_fu_394_p2;
reg   [0:0] icmp_ln86_1361_reg_1271;
reg   [0:0] icmp_ln86_1361_reg_1271_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1361_reg_1271_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1362_fu_400_p2;
reg   [0:0] icmp_ln86_1362_reg_1277;
reg   [0:0] icmp_ln86_1362_reg_1277_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1362_reg_1277_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1363_fu_406_p2;
reg   [0:0] icmp_ln86_1363_reg_1283;
reg   [0:0] icmp_ln86_1363_reg_1283_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1364_fu_412_p2;
reg   [0:0] icmp_ln86_1364_reg_1289;
wire   [0:0] icmp_ln86_1365_fu_418_p2;
reg   [0:0] icmp_ln86_1365_reg_1294;
wire   [0:0] icmp_ln86_1366_fu_424_p2;
reg   [0:0] icmp_ln86_1366_reg_1299;
reg   [0:0] icmp_ln86_1366_reg_1299_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1366_reg_1299_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1367_fu_430_p2;
reg   [0:0] icmp_ln86_1367_reg_1305;
reg   [0:0] icmp_ln86_1367_reg_1305_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1367_reg_1305_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1368_fu_436_p2;
reg   [0:0] icmp_ln86_1368_reg_1311;
reg   [0:0] icmp_ln86_1368_reg_1311_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1368_reg_1311_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1368_reg_1311_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1369_fu_442_p2;
reg   [0:0] icmp_ln86_1369_reg_1317;
reg   [0:0] icmp_ln86_1369_reg_1317_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1369_reg_1317_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1369_reg_1317_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1369_reg_1317_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1370_fu_448_p2;
reg   [0:0] icmp_ln86_1370_reg_1323;
reg   [0:0] icmp_ln86_1370_reg_1323_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1370_reg_1323_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1370_reg_1323_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1370_reg_1323_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1370_reg_1323_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1371_fu_454_p2;
reg   [0:0] icmp_ln86_1371_reg_1329;
reg   [0:0] icmp_ln86_1371_reg_1329_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1372_fu_460_p2;
reg   [0:0] icmp_ln86_1372_reg_1334;
reg   [0:0] icmp_ln86_1372_reg_1334_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1373_fu_466_p2;
reg   [0:0] icmp_ln86_1373_reg_1339;
reg   [0:0] icmp_ln86_1373_reg_1339_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1375_fu_472_p2;
reg   [0:0] icmp_ln86_1375_reg_1344;
reg   [0:0] icmp_ln86_1375_reg_1344_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1375_reg_1344_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1376_fu_478_p2;
reg   [0:0] icmp_ln86_1376_reg_1349;
reg   [0:0] icmp_ln86_1376_reg_1349_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1376_reg_1349_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1377_fu_484_p2;
reg   [0:0] icmp_ln86_1377_reg_1354;
reg   [0:0] icmp_ln86_1377_reg_1354_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1377_reg_1354_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1377_reg_1354_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1378_fu_490_p2;
reg   [0:0] icmp_ln86_1378_reg_1359;
reg   [0:0] icmp_ln86_1378_reg_1359_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1378_reg_1359_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1378_reg_1359_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1379_fu_496_p2;
reg   [0:0] icmp_ln86_1379_reg_1364;
reg   [0:0] icmp_ln86_1379_reg_1364_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1379_reg_1364_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1379_reg_1364_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1381_fu_502_p2;
reg   [0:0] icmp_ln86_1381_reg_1369;
reg   [0:0] icmp_ln86_1381_reg_1369_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1381_reg_1369_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1381_reg_1369_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1381_reg_1369_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1382_fu_508_p2;
reg   [0:0] icmp_ln86_1382_reg_1374;
reg   [0:0] icmp_ln86_1382_reg_1374_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1382_reg_1374_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1382_reg_1374_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1382_reg_1374_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1382_reg_1374_pp0_iter5_reg;
wire   [0:0] and_ln102_fu_514_p2;
reg   [0:0] and_ln102_reg_1379;
wire   [0:0] and_ln104_fu_526_p2;
reg   [0:0] and_ln104_reg_1386;
wire   [0:0] xor_ln104_fu_532_p2;
reg   [0:0] xor_ln104_reg_1392;
wire   [0:0] and_ln102_1307_fu_537_p2;
reg   [0:0] and_ln102_1307_reg_1398;
wire   [0:0] and_ln104_252_fu_560_p2;
reg   [0:0] and_ln104_252_reg_1403;
reg   [0:0] and_ln104_252_reg_1403_pp0_iter2_reg;
wire   [0:0] and_ln102_1311_fu_565_p2;
reg   [0:0] and_ln102_1311_reg_1409;
wire   [0:0] or_ln117_1225_fu_604_p2;
reg   [0:0] or_ln117_1225_reg_1414;
wire   [1:0] select_ln117_1314_fu_610_p3;
reg   [1:0] select_ln117_1314_reg_1420;
wire   [0:0] or_ln117_1227_fu_618_p2;
reg   [0:0] or_ln117_1227_reg_1425;
wire   [0:0] or_ln117_1229_fu_624_p2;
reg   [0:0] or_ln117_1229_reg_1431;
wire   [0:0] and_ln102_1306_fu_629_p2;
reg   [0:0] and_ln102_1306_reg_1438;
wire   [0:0] and_ln104_250_fu_638_p2;
reg   [0:0] and_ln104_250_reg_1444;
wire   [0:0] and_ln102_1309_fu_643_p2;
reg   [0:0] and_ln102_1309_reg_1450;
wire   [0:0] and_ln102_1315_fu_657_p2;
reg   [0:0] and_ln102_1315_reg_1456;
wire   [0:0] or_ln117_1231_fu_740_p2;
reg   [0:0] or_ln117_1231_reg_1462;
wire   [3:0] select_ln117_1321_fu_753_p3;
reg   [3:0] select_ln117_1321_reg_1467;
wire   [0:0] icmp_ln86_1380_fu_768_p2;
reg   [0:0] icmp_ln86_1380_reg_1472;
reg   [0:0] icmp_ln86_1380_reg_1472_pp0_iter4_reg;
wire   [0:0] and_ln104_253_fu_778_p2;
reg   [0:0] and_ln104_253_reg_1477;
wire   [0:0] and_ln102_1310_fu_783_p2;
reg   [0:0] and_ln102_1310_reg_1482;
reg   [0:0] and_ln102_1310_reg_1482_pp0_iter4_reg;
wire   [0:0] and_ln104_254_fu_792_p2;
reg   [0:0] and_ln104_254_reg_1489;
reg   [0:0] and_ln104_254_reg_1489_pp0_iter4_reg;
reg   [0:0] and_ln104_254_reg_1489_pp0_iter5_reg;
wire   [0:0] and_ln102_1316_fu_807_p2;
reg   [0:0] and_ln102_1316_reg_1495;
wire   [0:0] or_ln117_1236_fu_887_p2;
reg   [0:0] or_ln117_1236_reg_1500;
wire   [4:0] select_ln117_1327_fu_903_p3;
reg   [4:0] select_ln117_1327_reg_1505;
wire   [0:0] or_ln117_1238_fu_911_p2;
reg   [0:0] or_ln117_1238_reg_1510;
wire   [0:0] or_ln117_1240_fu_917_p2;
reg   [0:0] or_ln117_1240_reg_1516;
reg   [0:0] or_ln117_1240_reg_1516_pp0_iter4_reg;
wire   [0:0] or_ln117_1242_fu_993_p2;
reg   [0:0] or_ln117_1242_reg_1524;
wire   [4:0] select_ln117_1333_fu_1006_p3;
reg   [4:0] select_ln117_1333_reg_1529;
wire   [0:0] or_ln117_1246_fu_1068_p2;
reg   [0:0] or_ln117_1246_reg_1534;
wire   [4:0] select_ln117_1337_fu_1082_p3;
reg   [4:0] select_ln117_1337_reg_1539;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln86_1357_fu_370_p2;
wire   [0:0] xor_ln104_649_fu_520_p2;
wire   [0:0] xor_ln104_651_fu_541_p2;
wire   [0:0] xor_ln104_652_fu_555_p2;
wire   [0:0] and_ln104_251_fu_546_p2;
wire   [0:0] and_ln102_1308_fu_551_p2;
wire   [0:0] and_ln102_1312_fu_570_p2;
wire   [0:0] xor_ln117_fu_580_p2;
wire   [0:0] and_ln102_1313_fu_575_p2;
wire   [1:0] zext_ln117_fu_586_p1;
wire   [0:0] or_ln117_fu_590_p2;
wire   [1:0] select_ln117_fu_596_p3;
wire   [0:0] xor_ln104_650_fu_633_p2;
wire   [0:0] xor_ln104_655_fu_648_p2;
wire   [0:0] and_ln102_1331_fu_666_p2;
wire   [0:0] and_ln102_1314_fu_653_p2;
wire   [0:0] and_ln102_1319_fu_662_p2;
wire   [2:0] zext_ln117_145_fu_681_p1;
wire   [0:0] or_ln117_1226_fu_684_p2;
wire   [2:0] select_ln117_1315_fu_689_p3;
wire   [0:0] and_ln102_1320_fu_671_p2;
wire   [2:0] select_ln117_1316_fu_696_p3;
wire   [0:0] or_ln117_1228_fu_704_p2;
wire   [2:0] select_ln117_1317_fu_709_p3;
wire   [2:0] select_ln117_1318_fu_716_p3;
wire   [0:0] and_ln102_1321_fu_676_p2;
wire   [3:0] zext_ln117_146_fu_724_p1;
wire   [0:0] or_ln117_1230_fu_728_p2;
wire   [3:0] select_ln117_1319_fu_733_p3;
wire   [3:0] select_ln117_1320_fu_745_p3;
wire   [0:0] xor_ln104_653_fu_773_p2;
wire   [0:0] xor_ln104_654_fu_787_p2;
wire   [0:0] tmp_fu_761_p3;
wire   [0:0] xor_ln104_656_fu_797_p2;
wire   [0:0] and_ln102_1332_fu_812_p2;
wire   [0:0] xor_ln104_657_fu_802_p2;
wire   [0:0] and_ln102_1333_fu_827_p2;
wire   [0:0] and_ln102_1322_fu_818_p2;
wire   [0:0] or_ln117_1232_fu_837_p2;
wire   [0:0] and_ln102_1323_fu_823_p2;
wire   [3:0] select_ln117_1322_fu_842_p3;
wire   [0:0] or_ln117_1233_fu_849_p2;
wire   [3:0] select_ln117_1323_fu_854_p3;
wire   [0:0] or_ln117_1234_fu_861_p2;
wire   [0:0] and_ln102_1324_fu_832_p2;
wire   [3:0] select_ln117_1324_fu_865_p3;
wire   [0:0] or_ln117_1235_fu_873_p2;
wire   [3:0] select_ln117_1325_fu_879_p3;
wire   [3:0] select_ln117_1326_fu_891_p3;
wire   [4:0] zext_ln117_147_fu_899_p1;
wire   [0:0] xor_ln104_658_fu_921_p2;
wire   [0:0] and_ln102_1334_fu_934_p2;
wire   [0:0] and_ln102_1317_fu_926_p2;
wire   [0:0] and_ln102_1325_fu_930_p2;
wire   [0:0] or_ln117_1237_fu_949_p2;
wire   [0:0] and_ln102_1326_fu_939_p2;
wire   [4:0] select_ln117_1328_fu_954_p3;
wire   [0:0] or_ln117_1239_fu_961_p2;
wire   [4:0] select_ln117_1329_fu_966_p3;
wire   [0:0] and_ln102_1327_fu_944_p2;
wire   [4:0] select_ln117_1330_fu_973_p3;
wire   [0:0] or_ln117_1241_fu_981_p2;
wire   [4:0] select_ln117_1331_fu_986_p3;
wire   [4:0] select_ln117_1332_fu_998_p3;
wire   [0:0] xor_ln104_659_fu_1014_p2;
wire   [0:0] and_ln102_1335_fu_1023_p2;
wire   [0:0] and_ln102_1318_fu_1019_p2;
wire   [0:0] and_ln102_1328_fu_1028_p2;
wire   [0:0] or_ln117_1243_fu_1038_p2;
wire   [0:0] or_ln117_1244_fu_1043_p2;
wire   [0:0] and_ln102_1329_fu_1033_p2;
wire   [4:0] select_ln117_1334_fu_1047_p3;
wire   [0:0] or_ln117_1245_fu_1054_p2;
wire   [4:0] select_ln117_1335_fu_1060_p3;
wire   [4:0] select_ln117_1336_fu_1074_p3;
wire   [0:0] xor_ln104_660_fu_1090_p2;
wire   [0:0] and_ln102_1336_fu_1095_p2;
wire   [0:0] and_ln102_1330_fu_1100_p2;
wire   [0:0] or_ln117_1247_fu_1105_p2;
wire   [11:0] agg_result_fu_1117_p57;
wire   [4:0] agg_result_fu_1117_p58;
wire   [11:0] agg_result_fu_1117_p59;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
wire   [4:0] agg_result_fu_1117_p1;
wire   [4:0] agg_result_fu_1117_p3;
wire   [4:0] agg_result_fu_1117_p5;
wire   [4:0] agg_result_fu_1117_p7;
wire   [4:0] agg_result_fu_1117_p9;
wire   [4:0] agg_result_fu_1117_p11;
wire   [4:0] agg_result_fu_1117_p13;
wire   [4:0] agg_result_fu_1117_p15;
wire   [4:0] agg_result_fu_1117_p17;
wire   [4:0] agg_result_fu_1117_p19;
wire   [4:0] agg_result_fu_1117_p21;
wire   [4:0] agg_result_fu_1117_p23;
wire   [4:0] agg_result_fu_1117_p25;
wire   [4:0] agg_result_fu_1117_p27;
wire   [4:0] agg_result_fu_1117_p29;
wire   [4:0] agg_result_fu_1117_p31;
wire  signed [4:0] agg_result_fu_1117_p33;
wire  signed [4:0] agg_result_fu_1117_p35;
wire  signed [4:0] agg_result_fu_1117_p37;
wire  signed [4:0] agg_result_fu_1117_p39;
wire  signed [4:0] agg_result_fu_1117_p41;
wire  signed [4:0] agg_result_fu_1117_p43;
wire  signed [4:0] agg_result_fu_1117_p45;
wire  signed [4:0] agg_result_fu_1117_p47;
wire  signed [4:0] agg_result_fu_1117_p49;
wire  signed [4:0] agg_result_fu_1117_p51;
wire  signed [4:0] agg_result_fu_1117_p53;
wire  signed [4:0] agg_result_fu_1117_p55;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_57_5_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_57_5_12_1_1_U1249(
    .din0(12'd3768),
    .din1(12'd1441),
    .din2(12'd1181),
    .din3(12'd3685),
    .din4(12'd3782),
    .din5(12'd401),
    .din6(12'd3619),
    .din7(12'd129),
    .din8(12'd3760),
    .din9(12'd658),
    .din10(12'd216),
    .din11(12'd3612),
    .din12(12'd4094),
    .din13(12'd84),
    .din14(12'd3877),
    .din15(12'd4073),
    .din16(12'd71),
    .din17(12'd389),
    .din18(12'd4088),
    .din19(12'd3733),
    .din20(12'd4061),
    .din21(12'd3748),
    .din22(12'd3706),
    .din23(12'd917),
    .din24(12'd116),
    .din25(12'd1916),
    .din26(12'd634),
    .din27(12'd3992),
    .def(agg_result_fu_1117_p57),
    .sel(agg_result_fu_1117_p58),
    .dout(agg_result_fu_1117_p59)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1306_reg_1438 <= and_ln102_1306_fu_629_p2;
        and_ln102_1307_reg_1398 <= and_ln102_1307_fu_537_p2;
        and_ln102_1309_reg_1450 <= and_ln102_1309_fu_643_p2;
        and_ln102_1310_reg_1482 <= and_ln102_1310_fu_783_p2;
        and_ln102_1310_reg_1482_pp0_iter4_reg <= and_ln102_1310_reg_1482;
        and_ln102_1311_reg_1409 <= and_ln102_1311_fu_565_p2;
        and_ln102_1315_reg_1456 <= and_ln102_1315_fu_657_p2;
        and_ln102_1316_reg_1495 <= and_ln102_1316_fu_807_p2;
        and_ln102_reg_1379 <= and_ln102_fu_514_p2;
        and_ln104_250_reg_1444 <= and_ln104_250_fu_638_p2;
        and_ln104_252_reg_1403 <= and_ln104_252_fu_560_p2;
        and_ln104_252_reg_1403_pp0_iter2_reg <= and_ln104_252_reg_1403;
        and_ln104_253_reg_1477 <= and_ln104_253_fu_778_p2;
        and_ln104_254_reg_1489 <= and_ln104_254_fu_792_p2;
        and_ln104_254_reg_1489_pp0_iter4_reg <= and_ln104_254_reg_1489;
        and_ln104_254_reg_1489_pp0_iter5_reg <= and_ln104_254_reg_1489_pp0_iter4_reg;
        and_ln104_reg_1386 <= and_ln104_fu_526_p2;
        icmp_ln86_1358_reg_1253 <= icmp_ln86_1358_fu_376_p2;
        icmp_ln86_1358_reg_1253_pp0_iter1_reg <= icmp_ln86_1358_reg_1253;
        icmp_ln86_1359_reg_1259 <= icmp_ln86_1359_fu_382_p2;
        icmp_ln86_1360_reg_1265 <= icmp_ln86_1360_fu_388_p2;
        icmp_ln86_1361_reg_1271 <= icmp_ln86_1361_fu_394_p2;
        icmp_ln86_1361_reg_1271_pp0_iter1_reg <= icmp_ln86_1361_reg_1271;
        icmp_ln86_1361_reg_1271_pp0_iter2_reg <= icmp_ln86_1361_reg_1271_pp0_iter1_reg;
        icmp_ln86_1362_reg_1277 <= icmp_ln86_1362_fu_400_p2;
        icmp_ln86_1362_reg_1277_pp0_iter1_reg <= icmp_ln86_1362_reg_1277;
        icmp_ln86_1362_reg_1277_pp0_iter2_reg <= icmp_ln86_1362_reg_1277_pp0_iter1_reg;
        icmp_ln86_1363_reg_1283 <= icmp_ln86_1363_fu_406_p2;
        icmp_ln86_1363_reg_1283_pp0_iter1_reg <= icmp_ln86_1363_reg_1283;
        icmp_ln86_1364_reg_1289 <= icmp_ln86_1364_fu_412_p2;
        icmp_ln86_1365_reg_1294 <= icmp_ln86_1365_fu_418_p2;
        icmp_ln86_1366_reg_1299 <= icmp_ln86_1366_fu_424_p2;
        icmp_ln86_1366_reg_1299_pp0_iter1_reg <= icmp_ln86_1366_reg_1299;
        icmp_ln86_1366_reg_1299_pp0_iter2_reg <= icmp_ln86_1366_reg_1299_pp0_iter1_reg;
        icmp_ln86_1367_reg_1305 <= icmp_ln86_1367_fu_430_p2;
        icmp_ln86_1367_reg_1305_pp0_iter1_reg <= icmp_ln86_1367_reg_1305;
        icmp_ln86_1367_reg_1305_pp0_iter2_reg <= icmp_ln86_1367_reg_1305_pp0_iter1_reg;
        icmp_ln86_1368_reg_1311 <= icmp_ln86_1368_fu_436_p2;
        icmp_ln86_1368_reg_1311_pp0_iter1_reg <= icmp_ln86_1368_reg_1311;
        icmp_ln86_1368_reg_1311_pp0_iter2_reg <= icmp_ln86_1368_reg_1311_pp0_iter1_reg;
        icmp_ln86_1368_reg_1311_pp0_iter3_reg <= icmp_ln86_1368_reg_1311_pp0_iter2_reg;
        icmp_ln86_1369_reg_1317 <= icmp_ln86_1369_fu_442_p2;
        icmp_ln86_1369_reg_1317_pp0_iter1_reg <= icmp_ln86_1369_reg_1317;
        icmp_ln86_1369_reg_1317_pp0_iter2_reg <= icmp_ln86_1369_reg_1317_pp0_iter1_reg;
        icmp_ln86_1369_reg_1317_pp0_iter3_reg <= icmp_ln86_1369_reg_1317_pp0_iter2_reg;
        icmp_ln86_1369_reg_1317_pp0_iter4_reg <= icmp_ln86_1369_reg_1317_pp0_iter3_reg;
        icmp_ln86_1370_reg_1323 <= icmp_ln86_1370_fu_448_p2;
        icmp_ln86_1370_reg_1323_pp0_iter1_reg <= icmp_ln86_1370_reg_1323;
        icmp_ln86_1370_reg_1323_pp0_iter2_reg <= icmp_ln86_1370_reg_1323_pp0_iter1_reg;
        icmp_ln86_1370_reg_1323_pp0_iter3_reg <= icmp_ln86_1370_reg_1323_pp0_iter2_reg;
        icmp_ln86_1370_reg_1323_pp0_iter4_reg <= icmp_ln86_1370_reg_1323_pp0_iter3_reg;
        icmp_ln86_1370_reg_1323_pp0_iter5_reg <= icmp_ln86_1370_reg_1323_pp0_iter4_reg;
        icmp_ln86_1371_reg_1329 <= icmp_ln86_1371_fu_454_p2;
        icmp_ln86_1371_reg_1329_pp0_iter1_reg <= icmp_ln86_1371_reg_1329;
        icmp_ln86_1372_reg_1334 <= icmp_ln86_1372_fu_460_p2;
        icmp_ln86_1372_reg_1334_pp0_iter1_reg <= icmp_ln86_1372_reg_1334;
        icmp_ln86_1373_reg_1339 <= icmp_ln86_1373_fu_466_p2;
        icmp_ln86_1373_reg_1339_pp0_iter1_reg <= icmp_ln86_1373_reg_1339;
        icmp_ln86_1375_reg_1344 <= icmp_ln86_1375_fu_472_p2;
        icmp_ln86_1375_reg_1344_pp0_iter1_reg <= icmp_ln86_1375_reg_1344;
        icmp_ln86_1375_reg_1344_pp0_iter2_reg <= icmp_ln86_1375_reg_1344_pp0_iter1_reg;
        icmp_ln86_1376_reg_1349 <= icmp_ln86_1376_fu_478_p2;
        icmp_ln86_1376_reg_1349_pp0_iter1_reg <= icmp_ln86_1376_reg_1349;
        icmp_ln86_1376_reg_1349_pp0_iter2_reg <= icmp_ln86_1376_reg_1349_pp0_iter1_reg;
        icmp_ln86_1377_reg_1354 <= icmp_ln86_1377_fu_484_p2;
        icmp_ln86_1377_reg_1354_pp0_iter1_reg <= icmp_ln86_1377_reg_1354;
        icmp_ln86_1377_reg_1354_pp0_iter2_reg <= icmp_ln86_1377_reg_1354_pp0_iter1_reg;
        icmp_ln86_1377_reg_1354_pp0_iter3_reg <= icmp_ln86_1377_reg_1354_pp0_iter2_reg;
        icmp_ln86_1378_reg_1359 <= icmp_ln86_1378_fu_490_p2;
        icmp_ln86_1378_reg_1359_pp0_iter1_reg <= icmp_ln86_1378_reg_1359;
        icmp_ln86_1378_reg_1359_pp0_iter2_reg <= icmp_ln86_1378_reg_1359_pp0_iter1_reg;
        icmp_ln86_1378_reg_1359_pp0_iter3_reg <= icmp_ln86_1378_reg_1359_pp0_iter2_reg;
        icmp_ln86_1379_reg_1364 <= icmp_ln86_1379_fu_496_p2;
        icmp_ln86_1379_reg_1364_pp0_iter1_reg <= icmp_ln86_1379_reg_1364;
        icmp_ln86_1379_reg_1364_pp0_iter2_reg <= icmp_ln86_1379_reg_1364_pp0_iter1_reg;
        icmp_ln86_1379_reg_1364_pp0_iter3_reg <= icmp_ln86_1379_reg_1364_pp0_iter2_reg;
        icmp_ln86_1380_reg_1472 <= icmp_ln86_1380_fu_768_p2;
        icmp_ln86_1380_reg_1472_pp0_iter4_reg <= icmp_ln86_1380_reg_1472;
        icmp_ln86_1381_reg_1369 <= icmp_ln86_1381_fu_502_p2;
        icmp_ln86_1381_reg_1369_pp0_iter1_reg <= icmp_ln86_1381_reg_1369;
        icmp_ln86_1381_reg_1369_pp0_iter2_reg <= icmp_ln86_1381_reg_1369_pp0_iter1_reg;
        icmp_ln86_1381_reg_1369_pp0_iter3_reg <= icmp_ln86_1381_reg_1369_pp0_iter2_reg;
        icmp_ln86_1381_reg_1369_pp0_iter4_reg <= icmp_ln86_1381_reg_1369_pp0_iter3_reg;
        icmp_ln86_1382_reg_1374 <= icmp_ln86_1382_fu_508_p2;
        icmp_ln86_1382_reg_1374_pp0_iter1_reg <= icmp_ln86_1382_reg_1374;
        icmp_ln86_1382_reg_1374_pp0_iter2_reg <= icmp_ln86_1382_reg_1374_pp0_iter1_reg;
        icmp_ln86_1382_reg_1374_pp0_iter3_reg <= icmp_ln86_1382_reg_1374_pp0_iter2_reg;
        icmp_ln86_1382_reg_1374_pp0_iter4_reg <= icmp_ln86_1382_reg_1374_pp0_iter3_reg;
        icmp_ln86_1382_reg_1374_pp0_iter5_reg <= icmp_ln86_1382_reg_1374_pp0_iter4_reg;
        icmp_ln86_reg_1243 <= icmp_ln86_fu_364_p2;
        icmp_ln86_reg_1243_pp0_iter1_reg <= icmp_ln86_reg_1243;
        icmp_ln86_reg_1243_pp0_iter2_reg <= icmp_ln86_reg_1243_pp0_iter1_reg;
        or_ln117_1225_reg_1414 <= or_ln117_1225_fu_604_p2;
        or_ln117_1227_reg_1425 <= or_ln117_1227_fu_618_p2;
        or_ln117_1229_reg_1431 <= or_ln117_1229_fu_624_p2;
        or_ln117_1231_reg_1462 <= or_ln117_1231_fu_740_p2;
        or_ln117_1236_reg_1500 <= or_ln117_1236_fu_887_p2;
        or_ln117_1238_reg_1510 <= or_ln117_1238_fu_911_p2;
        or_ln117_1240_reg_1516 <= or_ln117_1240_fu_917_p2;
        or_ln117_1240_reg_1516_pp0_iter4_reg <= or_ln117_1240_reg_1516;
        or_ln117_1242_reg_1524 <= or_ln117_1242_fu_993_p2;
        or_ln117_1246_reg_1534 <= or_ln117_1246_fu_1068_p2;
        p_read_357_reg_1237 <= p_read18_int_reg;
        p_read_357_reg_1237_pp0_iter1_reg <= p_read_357_reg_1237;
        p_read_357_reg_1237_pp0_iter2_reg <= p_read_357_reg_1237_pp0_iter1_reg;
        select_ln117_1314_reg_1420 <= select_ln117_1314_fu_610_p3;
        select_ln117_1321_reg_1467 <= select_ln117_1321_fu_753_p3;
        select_ln117_1327_reg_1505 <= select_ln117_1327_fu_903_p3;
        select_ln117_1333_reg_1529 <= select_ln117_1333_fu_1006_p3;
        select_ln117_1337_reg_1539 <= select_ln117_1337_fu_1082_p3;
        xor_ln104_reg_1392 <= xor_ln104_fu_532_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1117_p57 = 'bx;

assign agg_result_fu_1117_p58 = ((or_ln117_1247_fu_1105_p2[0:0] == 1'b1) ? select_ln117_1337_reg_1539 : 5'd27);

assign and_ln102_1306_fu_629_p2 = (xor_ln104_reg_1392 & icmp_ln86_1358_reg_1253_pp0_iter1_reg);

assign and_ln102_1307_fu_537_p2 = (icmp_ln86_1359_reg_1259 & and_ln102_reg_1379);

assign and_ln102_1308_fu_551_p2 = (icmp_ln86_1360_reg_1265 & and_ln104_reg_1386);

assign and_ln102_1309_fu_643_p2 = (icmp_ln86_1361_reg_1271_pp0_iter1_reg & and_ln102_1306_fu_629_p2);

assign and_ln102_1310_fu_783_p2 = (icmp_ln86_1362_reg_1277_pp0_iter2_reg & and_ln104_250_reg_1444);

assign and_ln102_1311_fu_565_p2 = (icmp_ln86_1363_reg_1283 & and_ln102_1307_fu_537_p2);

assign and_ln102_1312_fu_570_p2 = (icmp_ln86_1364_reg_1289 & and_ln104_251_fu_546_p2);

assign and_ln102_1313_fu_575_p2 = (icmp_ln86_1365_reg_1294 & and_ln102_1308_fu_551_p2);

assign and_ln102_1314_fu_653_p2 = (icmp_ln86_1366_reg_1299_pp0_iter1_reg & and_ln104_252_reg_1403);

assign and_ln102_1315_fu_657_p2 = (icmp_ln86_1367_reg_1305_pp0_iter1_reg & and_ln102_1309_fu_643_p2);

assign and_ln102_1316_fu_807_p2 = (icmp_ln86_1368_reg_1311_pp0_iter2_reg & and_ln104_253_fu_778_p2);

assign and_ln102_1317_fu_926_p2 = (icmp_ln86_1369_reg_1317_pp0_iter3_reg & and_ln102_1310_reg_1482);

assign and_ln102_1318_fu_1019_p2 = (icmp_ln86_1370_reg_1323_pp0_iter4_reg & and_ln104_254_reg_1489_pp0_iter4_reg);

assign and_ln102_1319_fu_662_p2 = (icmp_ln86_1371_reg_1329_pp0_iter1_reg & and_ln102_1311_reg_1409);

assign and_ln102_1320_fu_671_p2 = (and_ln102_1331_fu_666_p2 & and_ln102_1307_reg_1398);

assign and_ln102_1321_fu_676_p2 = (icmp_ln86_1373_reg_1339_pp0_iter1_reg & and_ln102_1314_fu_653_p2);

assign and_ln102_1322_fu_818_p2 = (and_ln104_252_reg_1403_pp0_iter2_reg & and_ln102_1332_fu_812_p2);

assign and_ln102_1323_fu_823_p2 = (icmp_ln86_1375_reg_1344_pp0_iter2_reg & and_ln102_1315_reg_1456);

assign and_ln102_1324_fu_832_p2 = (and_ln102_1333_fu_827_p2 & and_ln102_1309_reg_1450);

assign and_ln102_1325_fu_930_p2 = (icmp_ln86_1377_reg_1354_pp0_iter3_reg & and_ln102_1316_reg_1495);

assign and_ln102_1326_fu_939_p2 = (and_ln104_253_reg_1477 & and_ln102_1334_fu_934_p2);

assign and_ln102_1327_fu_944_p2 = (icmp_ln86_1379_reg_1364_pp0_iter3_reg & and_ln102_1317_fu_926_p2);

assign and_ln102_1328_fu_1028_p2 = (and_ln102_1335_fu_1023_p2 & and_ln102_1310_reg_1482_pp0_iter4_reg);

assign and_ln102_1329_fu_1033_p2 = (icmp_ln86_1381_reg_1369_pp0_iter4_reg & and_ln102_1318_fu_1019_p2);

assign and_ln102_1330_fu_1100_p2 = (and_ln104_254_reg_1489_pp0_iter5_reg & and_ln102_1336_fu_1095_p2);

assign and_ln102_1331_fu_666_p2 = (xor_ln104_655_fu_648_p2 & icmp_ln86_1372_reg_1334_pp0_iter1_reg);

assign and_ln102_1332_fu_812_p2 = (xor_ln104_656_fu_797_p2 & tmp_fu_761_p3);

assign and_ln102_1333_fu_827_p2 = (xor_ln104_657_fu_802_p2 & icmp_ln86_1376_reg_1349_pp0_iter2_reg);

assign and_ln102_1334_fu_934_p2 = (xor_ln104_658_fu_921_p2 & icmp_ln86_1378_reg_1359_pp0_iter3_reg);

assign and_ln102_1335_fu_1023_p2 = (xor_ln104_659_fu_1014_p2 & icmp_ln86_1380_reg_1472_pp0_iter4_reg);

assign and_ln102_1336_fu_1095_p2 = (xor_ln104_660_fu_1090_p2 & icmp_ln86_1382_reg_1374_pp0_iter5_reg);

assign and_ln102_fu_514_p2 = (icmp_ln86_fu_364_p2 & icmp_ln86_1357_fu_370_p2);

assign and_ln104_250_fu_638_p2 = (xor_ln104_reg_1392 & xor_ln104_650_fu_633_p2);

assign and_ln104_251_fu_546_p2 = (xor_ln104_651_fu_541_p2 & and_ln102_reg_1379);

assign and_ln104_252_fu_560_p2 = (xor_ln104_652_fu_555_p2 & and_ln104_reg_1386);

assign and_ln104_253_fu_778_p2 = (xor_ln104_653_fu_773_p2 & and_ln102_1306_reg_1438);

assign and_ln104_254_fu_792_p2 = (xor_ln104_654_fu_787_p2 & and_ln104_250_reg_1444);

assign and_ln104_fu_526_p2 = (xor_ln104_649_fu_520_p2 & icmp_ln86_fu_364_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1117_p59;

assign icmp_ln86_1357_fu_370_p2 = (($signed(p_read13_int_reg) < $signed(18'd273)) ? 1'b1 : 1'b0);

assign icmp_ln86_1358_fu_376_p2 = (($signed(p_read19_int_reg) < $signed(18'd79361)) ? 1'b1 : 1'b0);

assign icmp_ln86_1359_fu_382_p2 = (($signed(p_read15_int_reg) < $signed(18'd1742)) ? 1'b1 : 1'b0);

assign icmp_ln86_1360_fu_388_p2 = (($signed(p_read9_int_reg) < $signed(18'd309)) ? 1'b1 : 1'b0);

assign icmp_ln86_1361_fu_394_p2 = (($signed(p_read4_int_reg) < $signed(18'd20563)) ? 1'b1 : 1'b0);

assign icmp_ln86_1362_fu_400_p2 = (($signed(p_read4_int_reg) < $signed(18'd29220)) ? 1'b1 : 1'b0);

assign icmp_ln86_1363_fu_406_p2 = (($signed(p_read7_int_reg) < $signed(18'd426)) ? 1'b1 : 1'b0);

assign icmp_ln86_1364_fu_412_p2 = (($signed(p_read1_int_reg) < $signed(18'd71711)) ? 1'b1 : 1'b0);

assign icmp_ln86_1365_fu_418_p2 = (($signed(p_read11_int_reg) < $signed(18'd94)) ? 1'b1 : 1'b0);

assign icmp_ln86_1366_fu_424_p2 = (($signed(p_read8_int_reg) < $signed(18'd569)) ? 1'b1 : 1'b0);

assign icmp_ln86_1367_fu_430_p2 = (($signed(p_read19_int_reg) < $signed(18'd59905)) ? 1'b1 : 1'b0);

assign icmp_ln86_1368_fu_436_p2 = (($signed(p_read5_int_reg) < $signed(18'd6436)) ? 1'b1 : 1'b0);

assign icmp_ln86_1369_fu_442_p2 = (($signed(p_read1_int_reg) < $signed(18'd26406)) ? 1'b1 : 1'b0);

assign icmp_ln86_1370_fu_448_p2 = (($signed(p_read14_int_reg) < $signed(18'd447)) ? 1'b1 : 1'b0);

assign icmp_ln86_1371_fu_454_p2 = (($signed(p_read6_int_reg) < $signed(18'd414)) ? 1'b1 : 1'b0);

assign icmp_ln86_1372_fu_460_p2 = (($signed(p_read3_int_reg) < $signed(18'd24915)) ? 1'b1 : 1'b0);

assign icmp_ln86_1373_fu_466_p2 = (($signed(p_read16_int_reg) < $signed(18'd356)) ? 1'b1 : 1'b0);

assign icmp_ln86_1375_fu_472_p2 = (($signed(p_read10_int_reg) < $signed(18'd7)) ? 1'b1 : 1'b0);

assign icmp_ln86_1376_fu_478_p2 = (($signed(p_read10_int_reg) < $signed(18'd6)) ? 1'b1 : 1'b0);

assign icmp_ln86_1377_fu_484_p2 = (($signed(p_read17_int_reg) < $signed(18'd78510)) ? 1'b1 : 1'b0);

assign icmp_ln86_1378_fu_490_p2 = (($signed(p_read12_int_reg) < $signed(18'd2745)) ? 1'b1 : 1'b0);

assign icmp_ln86_1379_fu_496_p2 = (($signed(p_read5_int_reg) < $signed(18'd6848)) ? 1'b1 : 1'b0);

assign icmp_ln86_1380_fu_768_p2 = (($signed(p_read_357_reg_1237_pp0_iter2_reg) < $signed(18'd204471)) ? 1'b1 : 1'b0);

assign icmp_ln86_1381_fu_502_p2 = (($signed(p_read1_int_reg) < $signed(18'd76092)) ? 1'b1 : 1'b0);

assign icmp_ln86_1382_fu_508_p2 = (($signed(p_read2_int_reg) < $signed(18'd83193)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_364_p2 = (($signed(p_read1_int_reg) < $signed(18'd119730)) ? 1'b1 : 1'b0);

assign or_ln117_1225_fu_604_p2 = (and_ln104_251_fu_546_p2 | and_ln102_1308_fu_551_p2);

assign or_ln117_1226_fu_684_p2 = (or_ln117_1225_reg_1414 | and_ln102_1319_fu_662_p2);

assign or_ln117_1227_fu_618_p2 = (or_ln117_1225_fu_604_p2 | and_ln102_1311_fu_565_p2);

assign or_ln117_1228_fu_704_p2 = (or_ln117_1227_reg_1425 | and_ln102_1320_fu_671_p2);

assign or_ln117_1229_fu_624_p2 = (and_ln102_reg_1379 | and_ln102_1308_fu_551_p2);

assign or_ln117_1230_fu_728_p2 = (or_ln117_1229_reg_1431 | and_ln102_1321_fu_676_p2);

assign or_ln117_1231_fu_740_p2 = (or_ln117_1229_reg_1431 | and_ln102_1314_fu_653_p2);

assign or_ln117_1232_fu_837_p2 = (or_ln117_1231_reg_1462 | and_ln102_1322_fu_818_p2);

assign or_ln117_1233_fu_849_p2 = (icmp_ln86_reg_1243_pp0_iter2_reg | and_ln102_1323_fu_823_p2);

assign or_ln117_1234_fu_861_p2 = (icmp_ln86_reg_1243_pp0_iter2_reg | and_ln102_1315_reg_1456);

assign or_ln117_1235_fu_873_p2 = (or_ln117_1234_fu_861_p2 | and_ln102_1324_fu_832_p2);

assign or_ln117_1236_fu_887_p2 = (icmp_ln86_reg_1243_pp0_iter2_reg | and_ln102_1309_reg_1450);

assign or_ln117_1237_fu_949_p2 = (or_ln117_1236_reg_1500 | and_ln102_1325_fu_930_p2);

assign or_ln117_1238_fu_911_p2 = (or_ln117_1236_fu_887_p2 | and_ln102_1316_fu_807_p2);

assign or_ln117_1239_fu_961_p2 = (or_ln117_1238_reg_1510 | and_ln102_1326_fu_939_p2);

assign or_ln117_1240_fu_917_p2 = (icmp_ln86_reg_1243_pp0_iter2_reg | and_ln102_1306_reg_1438);

assign or_ln117_1241_fu_981_p2 = (or_ln117_1240_reg_1516 | and_ln102_1327_fu_944_p2);

assign or_ln117_1242_fu_993_p2 = (or_ln117_1240_reg_1516 | and_ln102_1317_fu_926_p2);

assign or_ln117_1243_fu_1038_p2 = (or_ln117_1242_reg_1524 | and_ln102_1328_fu_1028_p2);

assign or_ln117_1244_fu_1043_p2 = (or_ln117_1240_reg_1516_pp0_iter4_reg | and_ln102_1310_reg_1482_pp0_iter4_reg);

assign or_ln117_1245_fu_1054_p2 = (or_ln117_1244_fu_1043_p2 | and_ln102_1329_fu_1033_p2);

assign or_ln117_1246_fu_1068_p2 = (or_ln117_1244_fu_1043_p2 | and_ln102_1318_fu_1019_p2);

assign or_ln117_1247_fu_1105_p2 = (or_ln117_1246_reg_1534 | and_ln102_1330_fu_1100_p2);

assign or_ln117_fu_590_p2 = (and_ln104_251_fu_546_p2 | and_ln102_1313_fu_575_p2);

assign select_ln117_1314_fu_610_p3 = ((or_ln117_fu_590_p2[0:0] == 1'b1) ? select_ln117_fu_596_p3 : 2'd3);

assign select_ln117_1315_fu_689_p3 = ((or_ln117_1225_reg_1414[0:0] == 1'b1) ? zext_ln117_145_fu_681_p1 : 3'd4);

assign select_ln117_1316_fu_696_p3 = ((or_ln117_1226_fu_684_p2[0:0] == 1'b1) ? select_ln117_1315_fu_689_p3 : 3'd5);

assign select_ln117_1317_fu_709_p3 = ((or_ln117_1227_reg_1425[0:0] == 1'b1) ? select_ln117_1316_fu_696_p3 : 3'd6);

assign select_ln117_1318_fu_716_p3 = ((or_ln117_1228_fu_704_p2[0:0] == 1'b1) ? select_ln117_1317_fu_709_p3 : 3'd7);

assign select_ln117_1319_fu_733_p3 = ((or_ln117_1229_reg_1431[0:0] == 1'b1) ? zext_ln117_146_fu_724_p1 : 4'd8);

assign select_ln117_1320_fu_745_p3 = ((or_ln117_1230_fu_728_p2[0:0] == 1'b1) ? select_ln117_1319_fu_733_p3 : 4'd9);

assign select_ln117_1321_fu_753_p3 = ((or_ln117_1231_fu_740_p2[0:0] == 1'b1) ? select_ln117_1320_fu_745_p3 : 4'd10);

assign select_ln117_1322_fu_842_p3 = ((or_ln117_1232_fu_837_p2[0:0] == 1'b1) ? select_ln117_1321_reg_1467 : 4'd11);

assign select_ln117_1323_fu_854_p3 = ((icmp_ln86_reg_1243_pp0_iter2_reg[0:0] == 1'b1) ? select_ln117_1322_fu_842_p3 : 4'd12);

assign select_ln117_1324_fu_865_p3 = ((or_ln117_1233_fu_849_p2[0:0] == 1'b1) ? select_ln117_1323_fu_854_p3 : 4'd13);

assign select_ln117_1325_fu_879_p3 = ((or_ln117_1234_fu_861_p2[0:0] == 1'b1) ? select_ln117_1324_fu_865_p3 : 4'd14);

assign select_ln117_1326_fu_891_p3 = ((or_ln117_1235_fu_873_p2[0:0] == 1'b1) ? select_ln117_1325_fu_879_p3 : 4'd15);

assign select_ln117_1327_fu_903_p3 = ((or_ln117_1236_fu_887_p2[0:0] == 1'b1) ? zext_ln117_147_fu_899_p1 : 5'd16);

assign select_ln117_1328_fu_954_p3 = ((or_ln117_1237_fu_949_p2[0:0] == 1'b1) ? select_ln117_1327_reg_1505 : 5'd17);

assign select_ln117_1329_fu_966_p3 = ((or_ln117_1238_reg_1510[0:0] == 1'b1) ? select_ln117_1328_fu_954_p3 : 5'd18);

assign select_ln117_1330_fu_973_p3 = ((or_ln117_1239_fu_961_p2[0:0] == 1'b1) ? select_ln117_1329_fu_966_p3 : 5'd19);

assign select_ln117_1331_fu_986_p3 = ((or_ln117_1240_reg_1516[0:0] == 1'b1) ? select_ln117_1330_fu_973_p3 : 5'd20);

assign select_ln117_1332_fu_998_p3 = ((or_ln117_1241_fu_981_p2[0:0] == 1'b1) ? select_ln117_1331_fu_986_p3 : 5'd21);

assign select_ln117_1333_fu_1006_p3 = ((or_ln117_1242_fu_993_p2[0:0] == 1'b1) ? select_ln117_1332_fu_998_p3 : 5'd22);

assign select_ln117_1334_fu_1047_p3 = ((or_ln117_1243_fu_1038_p2[0:0] == 1'b1) ? select_ln117_1333_reg_1529 : 5'd23);

assign select_ln117_1335_fu_1060_p3 = ((or_ln117_1244_fu_1043_p2[0:0] == 1'b1) ? select_ln117_1334_fu_1047_p3 : 5'd24);

assign select_ln117_1336_fu_1074_p3 = ((or_ln117_1245_fu_1054_p2[0:0] == 1'b1) ? select_ln117_1335_fu_1060_p3 : 5'd25);

assign select_ln117_1337_fu_1082_p3 = ((or_ln117_1246_fu_1068_p2[0:0] == 1'b1) ? select_ln117_1336_fu_1074_p3 : 5'd26);

assign select_ln117_fu_596_p3 = ((and_ln104_251_fu_546_p2[0:0] == 1'b1) ? zext_ln117_fu_586_p1 : 2'd2);

assign tmp_fu_761_p3 = p_read_357_reg_1237_pp0_iter2_reg[32'd17];

assign xor_ln104_649_fu_520_p2 = (icmp_ln86_1357_fu_370_p2 ^ 1'd1);

assign xor_ln104_650_fu_633_p2 = (icmp_ln86_1358_reg_1253_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_651_fu_541_p2 = (icmp_ln86_1359_reg_1259 ^ 1'd1);

assign xor_ln104_652_fu_555_p2 = (icmp_ln86_1360_reg_1265 ^ 1'd1);

assign xor_ln104_653_fu_773_p2 = (icmp_ln86_1361_reg_1271_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_654_fu_787_p2 = (icmp_ln86_1362_reg_1277_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_655_fu_648_p2 = (icmp_ln86_1363_reg_1283_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_656_fu_797_p2 = (icmp_ln86_1366_reg_1299_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_657_fu_802_p2 = (icmp_ln86_1367_reg_1305_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_658_fu_921_p2 = (icmp_ln86_1368_reg_1311_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_659_fu_1014_p2 = (icmp_ln86_1369_reg_1317_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_660_fu_1090_p2 = (icmp_ln86_1370_reg_1323_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_fu_532_p2 = (icmp_ln86_reg_1243 ^ 1'd1);

assign xor_ln117_fu_580_p2 = (1'd1 ^ and_ln102_1312_fu_570_p2);

assign zext_ln117_145_fu_681_p1 = select_ln117_1314_reg_1420;

assign zext_ln117_146_fu_724_p1 = select_ln117_1318_fu_716_p3;

assign zext_ln117_147_fu_899_p1 = select_ln117_1326_fu_891_p3;

assign zext_ln117_fu_586_p1 = xor_ln117_fu_580_p2;

endmodule //conifer_jettag_accelerator_decision_function_51
