// Seed: 3444192908
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input supply1 id_2
);
  wire id_4;
  bufif0 primCall (id_1, id_0, id_2);
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    output tri id_2
    , id_7,
    input wand id_3,
    output supply1 id_4,
    input wand id_5
);
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_5
  );
  assign modCall_1.id_1 = 0;
  assign id_0 = "" && -1'b0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output supply1 id_1;
  parameter id_7 = 1;
  assign id_1 = 1;
  assign id_5 = -1;
endmodule
