Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneive
Quartus root          :  c:/intelfpga_lite/20.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/20.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  systemverilog
Simulation Mode       :  GUI
Sim Output File       :  processor.svo
Sim SDF file          :  processor__verilog.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File processor_run_msim_gate_systemverilog.do already exists - backing up current file as processor_run_msim_gate_systemverilog.do.bak11
Probing transcript
ModelSim-Altera Info: # Reading pref.tcl
ModelSim-Altera Info: # do processor_run_msim_gate_systemverilog.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -sv -work work +incdir+. {processor.svo}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 17:43:07 on Dec 31,2023
ModelSim-Altera Info: # vlog -reportprogress 300 -sv -work work "+incdir+." processor.svo 
ModelSim-Altera Info: # -- Compiling module final_data_path_02
ModelSim-Altera Info: # -- Compiling module hard_block
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	final_data_path_02
ModelSim-Altera Info: # End time: 17:43:08 on Dec 31,2023, Elapsed time: 0:00:01
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -sv -work work +incdir+E:/5th_sem/DSD/Processor {E:/5th_sem/DSD/Processor/tb_final_data_path_02.sv}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 17:43:08 on Dec 31,2023
ModelSim-Altera Info: # vlog -reportprogress 300 -sv -work work "+incdir+E:/5th_sem/DSD/Processor" E:/5th_sem/DSD/Processor/tb_final_data_path_02.sv 
ModelSim-Altera Info: # -- Compiling module tb_final_data_path_02
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	tb_final_data_path_02
ModelSim-Altera Info: # End time: 17:43:08 on Dec 31,2023, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  tb_final_data_path_02
ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" tb_final_data_path_02 
ModelSim-Altera Info: # Start time: 17:43:08 on Dec 31,2023
ModelSim-Altera Info: # Loading sv_std.std
ModelSim-Altera Info: # Loading work.tb_final_data_path_02
ModelSim-Altera Info: # Loading work.final_data_path_02
ModelSim-Altera Info: # Loading work.hard_block
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_io_obuf
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_io_ibuf
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_lcell_comb
ModelSim-Altera Info: # Loading altera_ver.dffeas
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_mac_mult
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_mac_data_reg
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_mac_sign_reg
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_mac_mult_internal
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_mac_out
ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW
ModelSim-Altera Warning: # ** Warning: Design size of 21834 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
ModelSim-Altera Info: # Expect performance to be adversely affected.
ModelSim-Altera Info: # 
ModelSim-Altera Info: # add wave *
ModelSim-Altera Info: # view structure
ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct
ModelSim-Altera Info: # view signals
ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree
ModelSim-Altera Info: # run -all
ModelSim-Altera Info: # ALUResult = zzzzzzzz
ModelSim-Altera Info: # ALUResult = 00000012
ModelSim-Altera Info: # ALUResult = 00000013
ModelSim-Altera Info: # ALUResult = 00000025
ModelSim-Altera Info: # ALUResult = ffffffff
ModelSim-Altera Info: # ALUResult = 00900000
ModelSim-Altera Info: # ALUResult = 00000001
ModelSim-Altera Info: # ALUResult = 00000001
ModelSim-Altera Info: # ALUResult = 00000001
ModelSim-Altera Info: # ALUResult = 00000000
ModelSim-Altera Info: # ALUResult = 00000000
ModelSim-Altera Info: # ALUResult = 00000013
ModelSim-Altera Info: # ALUResult = 00000012
ModelSim-Altera Info: # ALUResult = 00000156
ModelSim-Altera Info: # ALUResult = 00000019
ModelSim-Altera Info: # ALUResult = 00000001
ModelSim-Altera Info: # ALUResult = 00000001
ModelSim-Altera Info: # ALUResult = 00000001
ModelSim-Altera Info: # ALUResult = 00000013
ModelSim-Altera Info: # ALUResult = 00000012
ModelSim-Altera Info: # ALUResult = 00000056
ModelSim-Altera Info: # ALUResult = 00000056
ModelSim-Altera Info: # ALUResult = 00000000
ModelSim-Altera Info: # ALUResult = fffffffb
ModelSim-Altera Info: # ALUResult = fffffffb
ModelSim-Altera Info: # ALUResult = 00000005
ModelSim-Altera Info: # ALUResult = fffffff8
ModelSim-Altera Info: # ALUResult = 00000012
ModelSim-Altera Info: # ALUResult = 00000000
ModelSim-Altera Info: # ALUResult = 00000000
ModelSim-Altera Info: # ALUResult = 00000000
ModelSim-Altera Info: # ALUResult = 00000000
ModelSim-Altera Info: # ALUResult = 00000000
ModelSim-Altera Info: # ALUResult = 00000000
ModelSim-Altera Info: # ALUResult = 00000000
ModelSim-Altera Info: # ALUResult = 00000000
ModelSim-Altera Info: # ALUResult = 00000000
ModelSim-Altera Info: # ** Note: $finish    : E:/5th_sem/DSD/Processor/tb_final_data_path_02.sv(60)
ModelSim-Altera Info: #    Time: 370 ns  Iteration: 0  Instance: /tb_final_data_path_02
ModelSim-Altera Info: # 1
ModelSim-Altera Info: # Break in Module tb_final_data_path_02 at E:/5th_sem/DSD/Processor/tb_final_data_path_02.sv line 60
ModelSim-Altera Info: # End time: 17:43:31 on Dec 31,2023, Elapsed time: 0:00:23
ModelSim-Altera Info: # Errors: 0, Warnings: 1
Info: NativeLink simulation flow was successful
