Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestOfMultiCycleCPU_behav --prj F:/Vivado/MultiCycleCPU/MultiCycleCPU.sim/sim_1/behav/TestOfMultiCycleCPU.prj xil_defaultlib.TestOfMultiCycleCPU xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "F:/Vivado/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/TempReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TempReg
INFO: [VRFC 10-165] Analyzing Verilog file "F:/Vivado/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-165] Analyzing Verilog file "F:/Vivado/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-165] Analyzing Verilog file "F:/Vivado/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/pcAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdd
INFO: [VRFC 10-165] Analyzing Verilog file "F:/Vivado/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-165] Analyzing Verilog file "F:/Vivado/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-165] Analyzing Verilog file "F:/Vivado/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/InstructionCut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCut
INFO: [VRFC 10-165] Analyzing Verilog file "F:/Vivado/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/InsMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMEM
INFO: [VRFC 10-165] Analyzing Verilog file "F:/Vivado/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/DataMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMEM
INFO: [VRFC 10-165] Analyzing Verilog file "F:/Vivado/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-165] Analyzing Verilog file "F:/Vivado/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-165] Analyzing Verilog file "F:/Vivado/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/MultiCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiCycleCPU
INFO: [VRFC 10-165] Analyzing Verilog file "F:/Vivado/MultiCycleCPU/MultiCycleCPU.srcs/sim_1/new/TestOfMultiCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestOfMultiCycleCPU
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado/Vivado/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port WriteReg [F:/Vivado/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/MultiCycleCPU.v:129]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.pcAdd
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InsMEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.InstructionCut
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.TempReg
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMEM
Compiling module xil_defaultlib.MultiCycleCPU
Compiling module xil_defaultlib.TestOfMultiCycleCPU
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot TestOfMultiCycleCPU_behav
