TimeQuest Timing Analyzer report for NES_FPGA
Fri Aug 29 15:20:09 2014
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'
 19. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 20. Slow 1200mV 85C Model Recovery: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Output Enable Times
 35. Minimum Output Enable Times
 36. Output Disable Times
 37. Minimum Output Disable Times
 38. MTBF Summary
 39. Synchronizer Summary
 40. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 60. Slow 1200mV 0C Model Fmax Summary
 61. Slow 1200mV 0C Model Setup Summary
 62. Slow 1200mV 0C Model Hold Summary
 63. Slow 1200mV 0C Model Recovery Summary
 64. Slow 1200mV 0C Model Removal Summary
 65. Slow 1200mV 0C Model Minimum Pulse Width Summary
 66. Slow 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
 67. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 68. Slow 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'
 69. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 70. Slow 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
 71. Slow 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'
 72. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 73. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 74. Slow 1200mV 0C Model Recovery: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
 75. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 76. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 77. Slow 1200mV 0C Model Removal: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 80. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 81. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 82. Slow 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'
 83. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 84. Setup Times
 85. Hold Times
 86. Clock to Output Times
 87. Minimum Clock to Output Times
 88. Output Enable Times
 89. Minimum Output Enable Times
 90. Output Disable Times
 91. Minimum Output Disable Times
 92. MTBF Summary
 93. Synchronizer Summary
 94. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 95. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 96. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 97. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 98. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 99. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
100. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
101. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
102. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
103. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
104. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
105. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
114. Fast 1200mV 0C Model Setup Summary
115. Fast 1200mV 0C Model Hold Summary
116. Fast 1200mV 0C Model Recovery Summary
117. Fast 1200mV 0C Model Removal Summary
118. Fast 1200mV 0C Model Minimum Pulse Width Summary
119. Fast 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
120. Fast 1200mV 0C Model Setup: 'CLOCK_50'
121. Fast 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'
122. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
123. Fast 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
124. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
125. Fast 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'
126. Fast 1200mV 0C Model Hold: 'CLOCK_50'
127. Fast 1200mV 0C Model Recovery: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
128. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
129. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
130. Fast 1200mV 0C Model Removal: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
131. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
132. Fast 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
133. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
134. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
135. Fast 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'
136. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
137. Setup Times
138. Hold Times
139. Clock to Output Times
140. Minimum Clock to Output Times
141. Output Enable Times
142. Minimum Output Enable Times
143. Output Disable Times
144. Minimum Output Disable Times
145. MTBF Summary
146. Synchronizer Summary
147. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
148. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
149. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
150. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
151. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
152. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
153. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
154. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
155. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
156. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
157. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
158. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
159. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
160. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
161. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
162. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
163. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
164. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
165. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
166. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
167. Multicorner Timing Analysis Summary
168. Setup Times
169. Hold Times
170. Clock to Output Times
171. Minimum Clock to Output Times
172. Board Trace Model Assignments
173. Input Transition Times
174. Signal Integrity Metrics (Slow 1200mv 0c Model)
175. Signal Integrity Metrics (Slow 1200mv 85c Model)
176. Signal Integrity Metrics (Fast 1200mv 0c Model)
177. Setup Transfers
178. Hold Transfers
179. Recovery Transfers
180. Removal Transfers
181. Report TCCS
182. Report RSKM
183. Unconstrained Paths
184. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; NES_FPGA                                         ;
; Device Family      ; Cyclone IV GX                                    ;
; Device Name        ; EP4CGX150DF31C7                                  ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.90        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  30.0%      ;
;     3 processors           ;  10.0%      ;
;     4 processors           ;   5.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------+
; SDC File List                                                                                    ;
+--------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                ; Status ; Read at                  ;
+--------------------------------------------------------------+--------+--------------------------+
; nios_system/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Fri Aug 29 15:19:51 2014 ;
; nios_system/synthesis/submodules/nios_system_CPU.sdc         ; OK     ; Fri Aug 29 15:19:51 2014 ;
; NES_FPGA.SDC                                                 ; OK     ; Fri Aug 29 15:19:51 2014 ;
+--------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------+-----------------------------------------------------------+
; altera_reserved_tck                                   ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                         ; { altera_reserved_tck }                                   ;
; CLOCK2_50                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                         ; { CLOCK2_50 }                                             ;
; CLOCK3_50                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                         ; { CLOCK3_50 }                                             ;
; CLOCK_50                                              ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                         ; { CLOCK_50 }                                              ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; u0|clock_signals|DE_Clock_Generator_System|pll|inclk[0] ; { u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] } ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; u0|clock_signals|DE_Clock_Generator_System|pll|inclk[0] ; { u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] } ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Generated ; 40.000  ; 25.0 MHz  ; 20.000 ; 40.000 ; 50.00      ; 2         ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; u0|clock_signals|DE_Clock_Generator_System|pll|inclk[0] ; { u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] } ;
+-------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 78.54 MHz  ; 78.54 MHz       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;      ;
; 120.45 MHz ; 120.45 MHz      ; altera_reserved_tck                                   ;      ;
; 155.69 MHz ; 155.69 MHz      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;      ;
; 248.26 MHz ; 248.26 MHz      ; CLOCK_50                                              ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 7.267  ; 0.000         ;
; CLOCK_50                                              ; 15.972 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 33.577 ; 0.000         ;
; altera_reserved_tck                                   ; 45.849 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.257 ; 0.000         ;
; altera_reserved_tck                                   ; 0.394 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.394 ; 0.000         ;
; CLOCK_50                                              ; 0.412 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                         ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 13.346 ; 0.000         ;
; altera_reserved_tck                                   ; 47.780 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                         ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                   ; 1.138 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 4.046 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 9.619  ; 0.000         ;
; CLOCK_50                                              ; 9.629  ; 0.000         ;
; CLOCK2_50                                             ; 16.000 ; 0.000         ;
; CLOCK3_50                                             ; 16.000 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 19.620 ; 0.000         ;
; altera_reserved_tck                                   ; 49.752 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                        ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 7.267 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.167     ; 12.564     ;
; 7.366 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 12.466     ;
; 7.367 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 12.465     ;
; 7.566 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 12.266     ;
; 7.594 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.167     ; 12.237     ;
; 7.642 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.174     ; 12.182     ;
; 7.659 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 12.188     ;
; 7.660 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 12.187     ;
; 7.674 ; nios_system:u0|nios_system_CPU:cpu|F_pc[21]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 12.158     ;
; 7.741 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.173     ; 12.084     ;
; 7.742 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.173     ; 12.083     ;
; 7.760 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[2]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.174     ; 12.064     ;
; 7.797 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.086     ; 12.115     ;
; 7.807 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.118     ; 12.073     ;
; 7.825 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 12.014     ;
; 7.835 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.086     ; 12.077     ;
; 7.856 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[18]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 11.994     ;
; 7.858 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 11.989     ;
; 7.859 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[2]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.173     ; 11.966     ;
; 7.860 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[2]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.173     ; 11.965     ;
; 7.870 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 11.969     ;
; 7.883 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.165     ; 11.950     ;
; 7.889 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write                                                                                     ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.172     ; 11.937     ;
; 7.896 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.085     ; 12.017     ;
; 7.897 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.085     ; 12.016     ;
; 7.901 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.152     ; 11.945     ;
; 7.906 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.117     ; 11.975     ;
; 7.907 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.117     ; 11.974     ;
; 7.924 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 11.916     ;
; 7.925 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 11.915     ;
; 7.929 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[19]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 11.921     ;
; 7.934 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.085     ; 11.979     ;
; 7.935 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[20]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 11.912     ;
; 7.935 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.085     ; 11.978     ;
; 7.936 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[20]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 11.911     ;
; 7.941 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[17]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 11.941     ;
; 7.941 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.173     ; 11.884     ;
; 7.945 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.168     ; 11.885     ;
; 7.948 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[17]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 11.934     ;
; 7.953 ; nios_system:u0|nios_system_CPU:cpu|F_pc[21]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 11.894     ;
; 7.957 ; nios_system:u0|nios_system_CPU:cpu|F_pc[17]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.162     ; 11.879     ;
; 7.963 ; nios_system:u0|nios_system_CPU:cpu|F_pc[19]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.168     ; 11.867     ;
; 7.965 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[15]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 11.888     ;
; 7.966 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[21]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.167     ; 11.865     ;
; 7.969 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.174     ; 11.855     ;
; 7.969 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 11.871     ;
; 7.970 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 11.870     ;
; 7.987 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[19]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 11.866     ;
; 7.987 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[16]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.135     ; 11.876     ;
; 8.019 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                 ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.172     ; 11.807     ;
; 8.049 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.165     ; 11.784     ;
; 8.049 ; nios_system:u0|nios_system_CPU:cpu|F_pc[21]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.173     ; 11.776     ;
; 8.055 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[9]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 11.798     ;
; 8.055 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[15]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 11.799     ;
; 8.059 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[2]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.173     ; 11.766     ;
; 8.062 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[15]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 11.792     ;
; 8.080 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.172     ; 11.746     ;
; 8.086 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[19]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 11.768     ;
; 8.086 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[16]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.134     ; 11.778     ;
; 8.087 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[2]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.174     ; 11.737     ;
; 8.087 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[19]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 11.767     ;
; 8.087 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[16]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.134     ; 11.777     ;
; 8.096 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.085     ; 11.817     ;
; 8.106 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.117     ; 11.775     ;
; 8.108 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[4]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.167     ; 11.723     ;
; 8.113 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a1~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~porta_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.018     ; 11.907     ;
; 8.124 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                                                                                                      ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.086     ; 11.788     ;
; 8.124 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 11.716     ;
; 8.128 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[17]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 11.754     ;
; 8.134 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.118     ; 11.746     ;
; 8.134 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.085     ; 11.779     ;
; 8.135 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[20]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 11.712     ;
; 8.137 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[14]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.165     ; 11.696     ;
; 8.142 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[20]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.165     ; 11.691     ;
; 8.152 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 11.687     ;
; 8.154 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[9]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 11.700     ;
; 8.155 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[9]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 11.699     ;
; 8.162 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                                                                                                      ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.086     ; 11.750     ;
; 8.163 ; nios_system:u0|nios_system_CPU:cpu|F_pc[21]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[2]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.173     ; 11.662     ;
; 8.169 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 11.671     ;
; 8.180 ; nios_system:u0|nios_system_CPU:cpu|F_pc[16]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.162     ; 11.656     ;
; 8.190 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 11.664     ;
; 8.197 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 11.642     ;
; 8.197 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 11.657     ;
; 8.198 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.086     ; 11.714     ;
; 8.202 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.139     ; 11.657     ;
; 8.202 ; nios_system:u0|nios_system_CPU:cpu|F_pc[21]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.117     ; 11.679     ;
; 8.204 ; nios_system:u0|nios_system_CPU:cpu|F_pc[21]                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.085     ; 11.709     ;
; 8.207 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[4]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 11.625     ;
; 8.208 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[4]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 11.624     ;
; 8.223 ; nios_system:u0|nios_system_CPU:cpu|F_pc[21]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[17]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 11.659     ;
; 8.223 ; nios_system:u0|nios_system_CPU:cpu|F_pc[12]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.163     ; 11.612     ;
; 8.228 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.152     ; 11.618     ;
; 8.228 ; nios_system:u0|nios_system_CPU:cpu|F_pc[23]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.168     ; 11.602     ;
; 8.231 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[18]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.155     ; 11.612     ;
; 8.232 ; nios_system:u0|nios_system_CPU:cpu|F_pc[21]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 11.608     ;
; 8.238 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 11.607     ;
; 8.238 ; nios_system:u0|nios_system_CPU:cpu|F_pc[21]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[20]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 11.609     ;
; 8.242 ; nios_system:u0|nios_system_CPU:cpu|F_pc[21]                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.085     ; 11.671     ;
; 8.242 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[15]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 11.612     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                              ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.972 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.408     ; 2.618      ;
; 15.993 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.913      ;
; 15.993 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.913      ;
; 15.993 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.913      ;
; 15.993 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.913      ;
; 15.993 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.913      ;
; 15.993 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.913      ;
; 15.993 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.913      ;
; 15.993 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.913      ;
; 15.993 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.913      ;
; 15.995 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.911      ;
; 15.995 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.911      ;
; 15.995 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.911      ;
; 15.995 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.911      ;
; 15.995 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.911      ;
; 15.995 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.911      ;
; 15.995 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.911      ;
; 15.995 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.911      ;
; 15.995 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.911      ;
; 16.022 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.410     ; 2.566      ;
; 16.184 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.410     ; 2.404      ;
; 16.189 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.410     ; 2.399      ;
; 16.240 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.666      ;
; 16.240 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.666      ;
; 16.240 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.666      ;
; 16.240 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.666      ;
; 16.240 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.666      ;
; 16.240 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.666      ;
; 16.240 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.666      ;
; 16.240 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.666      ;
; 16.240 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.666      ;
; 16.299 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.609      ;
; 16.299 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.609      ;
; 16.299 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.609      ;
; 16.299 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.609      ;
; 16.299 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.609      ;
; 16.299 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.609      ;
; 16.299 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.609      ;
; 16.299 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.609      ;
; 16.299 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.609      ;
; 16.301 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.607      ;
; 16.301 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.607      ;
; 16.301 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.607      ;
; 16.301 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.607      ;
; 16.301 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.607      ;
; 16.301 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.607      ;
; 16.301 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.607      ;
; 16.301 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.607      ;
; 16.301 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.607      ;
; 16.354 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.552      ;
; 16.354 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.552      ;
; 16.354 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.552      ;
; 16.354 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.552      ;
; 16.354 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.552      ;
; 16.354 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.552      ;
; 16.354 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.552      ;
; 16.354 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.552      ;
; 16.354 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.552      ;
; 16.372 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.534      ;
; 16.372 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.534      ;
; 16.372 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.534      ;
; 16.372 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.534      ;
; 16.372 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.534      ;
; 16.372 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.534      ;
; 16.372 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.534      ;
; 16.372 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.534      ;
; 16.372 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.534      ;
; 16.379 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.410     ; 2.209      ;
; 16.380 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.410     ; 2.208      ;
; 16.403 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.408     ; 2.187      ;
; 16.404 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.500      ;
; 16.404 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.500      ;
; 16.404 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.500      ;
; 16.404 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.500      ;
; 16.404 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.500      ;
; 16.404 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.500      ;
; 16.404 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.500      ;
; 16.404 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.500      ;
; 16.404 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.500      ;
; 16.405 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.408     ; 2.185      ;
; 16.495 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.410     ; 2.093      ;
; 16.496 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.410     ; 2.092      ;
; 16.542 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.364      ;
; 16.542 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.364      ;
; 16.542 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.364      ;
; 16.542 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.364      ;
; 16.542 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.364      ;
; 16.542 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.364      ;
; 16.542 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.364      ;
; 16.542 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.364      ;
; 16.542 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.364      ;
; 16.546 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.362      ;
; 16.546 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.362      ;
; 16.546 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.362      ;
; 16.546 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.362      ;
; 16.546 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.362      ;
; 16.546 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.362      ;
; 16.546 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.362      ;
; 16.546 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.362      ;
; 16.546 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.362      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 33.577 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.379     ; 6.042      ;
; 33.579 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.379     ; 6.040      ;
; 33.588 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.379     ; 6.031      ;
; 33.924 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.379     ; 5.695      ;
; 33.937 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.379     ; 5.682      ;
; 33.942 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.379     ; 5.677      ;
; 33.947 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.380     ; 5.671      ;
; 33.947 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.380     ; 5.671      ;
; 33.947 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.380     ; 5.671      ;
; 33.976 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.379     ; 5.643      ;
; 33.976 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.379     ; 5.643      ;
; 33.976 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.379     ; 5.643      ;
; 33.976 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.379     ; 5.643      ;
; 34.111 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.379     ; 5.508      ;
; 34.332 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.414     ; 5.252      ;
; 34.346 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.382     ; 5.270      ;
; 34.346 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.382     ; 5.270      ;
; 34.346 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.382     ; 5.270      ;
; 34.346 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.382     ; 5.270      ;
; 34.346 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.382     ; 5.270      ;
; 34.521 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.382     ; 5.095      ;
; 34.527 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.382     ; 5.089      ;
; 34.591 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.085     ; 5.362      ;
; 34.649 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.406     ; 4.943      ;
; 34.670 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.406     ; 4.922      ;
; 34.693 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.414     ; 4.891      ;
; 34.795 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.406     ; 4.797      ;
; 34.853 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.413     ; 4.732      ;
; 34.881 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.412     ; 4.705      ;
; 34.884 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.414     ; 4.700      ;
; 34.886 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.412     ; 4.700      ;
; 34.888 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.413     ; 4.697      ;
; 34.909 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.412     ; 4.677      ;
; 34.922 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.412     ; 4.664      ;
; 34.923 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.412     ; 4.663      ;
; 34.936 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.398     ; 4.664      ;
; 34.944 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.412     ; 4.642      ;
; 34.947 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.413     ; 4.638      ;
; 34.947 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.414     ; 4.637      ;
; 34.948 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.413     ; 4.637      ;
; 34.949 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.413     ; 4.636      ;
; 34.957 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.413     ; 4.628      ;
; 34.959 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.406     ; 4.633      ;
; 35.014 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.414     ; 4.570      ;
; 35.096 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.414     ; 4.488      ;
; 35.167 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.406     ; 4.425      ;
; 35.318 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.412     ; 4.268      ;
; 35.494 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.415      ;
; 35.494 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.415      ;
; 35.494 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.415      ;
; 35.494 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.415      ;
; 35.494 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.415      ;
; 35.494 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.415      ;
; 35.494 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.415      ;
; 35.494 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.415      ;
; 35.494 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.415      ;
; 35.494 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.415      ;
; 35.618 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.291      ;
; 35.618 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.291      ;
; 35.618 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.291      ;
; 35.618 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.291      ;
; 35.618 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.291      ;
; 35.618 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.291      ;
; 35.618 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.291      ;
; 35.618 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.291      ;
; 35.618 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.291      ;
; 35.618 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.291      ;
; 35.665 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.244      ;
; 35.665 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.244      ;
; 35.665 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.244      ;
; 35.665 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.244      ;
; 35.665 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.244      ;
; 35.665 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.244      ;
; 35.665 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.244      ;
; 35.665 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.244      ;
; 35.665 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.244      ;
; 35.665 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.244      ;
; 35.674 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.235      ;
; 35.674 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.235      ;
; 35.674 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.235      ;
; 35.674 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.235      ;
; 35.674 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.235      ;
; 35.674 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.235      ;
; 35.674 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.235      ;
; 35.674 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.235      ;
; 35.674 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.235      ;
; 35.674 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.235      ;
; 35.800 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.109      ;
; 35.800 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.109      ;
; 35.800 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.109      ;
; 35.800 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.109      ;
; 35.800 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.109      ;
; 35.800 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.109      ;
; 35.800 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.109      ;
; 35.800 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.109      ;
; 35.800 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.109      ;
; 35.800 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.109      ;
; 35.811 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.098      ;
; 35.811 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.098      ;
; 35.811 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 4.098      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 4.062      ;
; 46.629 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 3.287      ;
; 46.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 3.233      ;
; 46.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 3.215      ;
; 46.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 3.164      ;
; 46.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 2.982      ;
; 47.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 2.882      ;
; 47.112 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 2.799      ;
; 47.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 2.758      ;
; 47.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 2.722      ;
; 47.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 2.693      ;
; 47.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 2.373      ;
; 47.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 2.335      ;
; 48.021 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 1.897      ;
; 48.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.061     ; 1.817      ;
; 48.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.054     ; 1.764      ;
; 48.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.061     ; 1.588      ;
; 49.004 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                     ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 0.918      ;
; 95.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.481      ;
; 95.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.481      ;
; 95.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.481      ;
; 95.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.481      ;
; 95.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.481      ;
; 95.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.363      ;
; 95.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.363      ;
; 95.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.363      ;
; 95.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.363      ;
; 95.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.363      ;
; 95.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.355      ;
; 95.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.355      ;
; 95.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.355      ;
; 95.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.355      ;
; 95.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.355      ;
; 95.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.313      ;
; 95.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.313      ;
; 95.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.313      ;
; 95.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.313      ;
; 95.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.313      ;
; 95.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.283      ;
; 95.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.263      ;
; 95.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.263      ;
; 95.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.207      ;
; 95.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.207      ;
; 95.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.207      ;
; 95.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.207      ;
; 95.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.207      ;
; 95.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.216      ;
; 95.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.216      ;
; 95.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.216      ;
; 95.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.216      ;
; 95.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.197      ;
; 95.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.197      ;
; 95.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.197      ;
; 95.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.197      ;
; 95.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.197      ;
; 95.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.124      ;
; 95.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.086      ;
; 95.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.086      ;
; 95.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.086      ;
; 95.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.070      ;
; 95.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.095      ;
; 95.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.095      ;
; 95.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.049      ;
; 95.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.049      ;
; 95.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.049      ;
; 95.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.049      ;
; 95.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.049      ;
; 95.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.049      ;
; 95.873 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 3.998      ;
; 95.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.018      ;
; 95.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.018      ;
; 95.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.018      ;
; 95.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.018      ;
; 95.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.018      ;
; 95.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 3.979      ;
; 95.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 3.979      ;
; 95.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 3.979      ;
; 95.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 3.979      ;
; 95.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.978      ;
; 95.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.978      ;
; 95.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.978      ;
; 95.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.978      ;
; 95.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.978      ;
; 95.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 3.957      ;
; 95.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 3.957      ;
; 95.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 3.957      ;
; 95.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 3.944      ;
; 95.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 3.944      ;
; 95.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 3.944      ;
; 95.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 3.944      ;
; 95.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 3.944      ;
; 95.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 3.944      ;
; 95.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 3.944      ;
; 95.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 3.913      ;
; 95.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 3.913      ;
; 95.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.922      ;
; 95.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.922      ;
; 95.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.922      ;
; 95.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.922      ;
; 95.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.922      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.257 ; nios_system:u0|nios_system_CPU:cpu|D_iw[27]                                                                                                                                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.446      ; 0.925      ;
; 0.290 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[5]                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.445      ; 0.957      ;
; 0.320 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_x_position[4]                                                                                                                        ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.446      ; 0.988      ;
; 0.320 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_x_position[5]                                                                                                                        ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.446      ; 0.988      ;
; 0.321 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_x_position[3]                                                                                                                        ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.446      ; 0.989      ;
; 0.322 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[4]                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.448      ; 0.992      ;
; 0.323 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[8]                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.445      ; 0.990      ;
; 0.327 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.449      ; 0.998      ;
; 0.328 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_y_position[4]                                                                                                                        ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.446      ; 0.996      ;
; 0.329 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[6]                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.445      ; 0.996      ;
; 0.330 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[0]                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.452      ; 1.004      ;
; 0.331 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[2]                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.448      ; 1.001      ;
; 0.333 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3]  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.449      ; 1.004      ;
; 0.336 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[6]                                               ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.445      ; 1.003      ;
; 0.337 ; nios_system:u0|nios_system_CPU:cpu|D_iw[31]                                                                                                                                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.446      ; 1.005      ;
; 0.339 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[0]                                               ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.445      ; 1.006      ;
; 0.339 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_y_position[5]                                                                                                                        ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.446      ; 1.007      ;
; 0.342 ; nios_system:u0|nios_system_CPU:cpu|D_iw[29]                                                                                                                                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.446      ; 1.010      ;
; 0.342 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[3]                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.448      ; 1.012      ;
; 0.343 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[6]                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.452      ; 1.017      ;
; 0.346 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[2]                                               ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.445      ; 1.013      ;
; 0.347 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[21]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.459      ; 1.028      ;
; 0.350 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[2]                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.452      ; 1.024      ;
; 0.354 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[13]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.452      ; 1.028      ;
; 0.355 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[4]                                               ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.445      ; 1.022      ;
; 0.355 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[7]                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.452      ; 1.029      ;
; 0.357 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[10]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.452      ; 1.031      ;
; 0.357 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.449      ; 1.028      ;
; 0.360 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_y_position[3]                                                                                                                        ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.446      ; 1.028      ;
; 0.364 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[4]                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.452      ; 1.038      ;
; 0.365 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[1]                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.448      ; 1.035      ;
; 0.366 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[0]                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.448      ; 1.036      ;
; 0.375 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[3]                                               ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.445      ; 1.042      ;
; 0.375 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[3]                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.452      ; 1.049      ;
; 0.377 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1]  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.449      ; 1.048      ;
; 0.379 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2]  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.449      ; 1.050      ;
; 0.380 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.436      ; 1.038      ;
; 0.384 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[9]                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.452      ; 1.058      ;
; 0.391 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][90]                                                                                ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][90]                                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_007|prev_request[1]                                                                                                                                          ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_007|prev_request[1]                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[1]                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.452      ; 1.065      ;
; 0.391 ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|rd_address                                                                           ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|rd_address                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                           ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|reading_first_pixel_in_image                                                                                                                         ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|reading_first_pixel_in_image                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[2]                                                                  ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[2]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[1]                                                                  ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[1]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[0]                                                                  ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[0]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|control_reg[16]                                                                                                                              ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|control_reg[16]                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|clear_screen                                                                                                                                 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|clear_screen                                                                                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                                   ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                               ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                       ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                               ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; nios_system:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                            ; nios_system:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                            ; nios_system:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                  ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                  ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                 ; nios_system:u0|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_merlin_width_adapter:width_adapter|count[1]                                                                                                                                                 ; nios_system:u0|altera_merlin_width_adapter:width_adapter|count[1]                                                                                                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                  ; nios_system:u0|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                  ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                          ; nios_system:u0|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                   ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                  ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                           ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                  ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                       ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                       ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][89]                                                                                ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                         ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                    ; nios_system:u0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                           ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                       ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                          ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|buffer_swap                                                                                                                                          ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|buffer_swap                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                             ; nios_system:u0|nios_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|woverflow                                                                                                                                                          ; nios_system:u0|nios_system_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|ac                                                                                                                                                                 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|pause_irq                                                                                                                                                          ; nios_system:u0|nios_system_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                      ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                         ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[1]                                                                                                            ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|wr_address                                                                           ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|wr_address                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_next.000                                                                                                                                                             ; nios_system:u0|nios_system_sdram_0:sdram_0|i_next.000                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[0]                                                                                                                                                             ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[0]                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[1]                                                                                                                                                             ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[1]                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[0]                                                                                                                                                              ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[0]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[1]                                                                                                                                                              ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[1]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[2]                                                                                                                                                              ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[2]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[2]                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.394 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.398 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.669      ;
; 0.399 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.674      ;
; 0.399 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.674      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.674      ;
; 0.400 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.674      ;
; 0.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.684      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.691      ;
; 0.418 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.691      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.420 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.420 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.694      ;
; 0.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.694      ;
; 0.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.421 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.694      ;
; 0.421 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.694      ;
; 0.421 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.694      ;
; 0.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.699      ;
; 0.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.699      ;
; 0.426 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.699      ;
; 0.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.700      ;
; 0.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.701      ;
; 0.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.701      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.702      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.702      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.701      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.701      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.704      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.705      ;
; 0.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.707      ;
; 0.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.708      ;
; 0.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.709      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.712      ;
; 0.440 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.714      ;
; 0.440 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.713      ;
; 0.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.715      ;
; 0.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.715      ;
; 0.441 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.715      ;
; 0.441 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.714      ;
; 0.441 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.714      ;
; 0.442 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.715      ;
; 0.442 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.715      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.719      ;
; 0.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.720      ;
; 0.448 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.722      ;
; 0.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.723      ;
; 0.450 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.724      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.737      ;
; 0.503 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.777      ;
; 0.503 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.777      ;
; 0.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.821      ;
; 0.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.821      ;
; 0.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.825      ;
; 0.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.824      ;
; 0.557 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.830      ;
; 0.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.836      ;
; 0.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.836      ;
; 0.569 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.843      ;
; 0.570 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.844      ;
; 0.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.844      ;
; 0.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.844      ;
; 0.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.844      ;
; 0.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.845      ;
; 0.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.865      ;
; 0.594 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 0.899      ;
; 0.594 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.867      ;
; 0.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.869      ;
; 0.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.869      ;
; 0.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.869      ;
; 0.597 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.870      ;
; 0.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 0.888      ;
; 0.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.876      ;
; 0.603 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.877      ;
; 0.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.879      ;
; 0.616 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 0.921      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.394 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.669      ;
; 0.395 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.669      ;
; 0.411 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.379      ; 1.012      ;
; 0.415 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.379      ; 1.016      ;
; 0.417 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.691      ;
; 0.417 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.691      ;
; 0.417 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.691      ;
; 0.417 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.691      ;
; 0.417 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.692      ;
; 0.418 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.692      ;
; 0.419 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.693      ;
; 0.421 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.695      ;
; 0.446 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.721      ;
; 0.449 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.379      ; 1.050      ;
; 0.450 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.725      ;
; 0.452 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.727      ;
; 0.457 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.732      ;
; 0.458 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.733      ;
; 0.474 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.748      ;
; 0.475 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.749      ;
; 0.476 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.750      ;
; 0.476 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.750      ;
; 0.476 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.750      ;
; 0.477 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.379      ; 1.078      ;
; 0.477 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.751      ;
; 0.539 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.814      ;
; 0.546 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.821      ;
; 0.547 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.822      ;
; 0.547 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.821      ;
; 0.548 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.822      ;
; 0.549 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.824      ;
; 0.549 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.824      ;
; 0.549 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.823      ;
; 0.566 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.841      ;
; 0.569 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.844      ;
; 0.577 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.852      ;
; 0.581 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.855      ;
; 0.589 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.864      ;
; 0.590 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.379      ; 1.191      ;
; 0.592 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.868      ;
; 0.594 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.868      ;
; 0.594 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.868      ;
; 0.594 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.868      ;
; 0.594 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.868      ;
; 0.594 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.868      ;
; 0.595 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.869      ;
; 0.595 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.869      ;
; 0.595 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.869      ;
; 0.600 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.877      ;
; 0.607 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.881      ;
; 0.639 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.914      ;
; 0.639 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.914      ;
; 0.640 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.915      ;
; 0.640 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.915      ;
; 0.644 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.919      ;
; 0.647 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.922      ;
; 0.647 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.922      ;
; 0.652 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.927      ;
; 0.653 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.928      ;
; 0.656 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.931      ;
; 0.656 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.931      ;
; 0.658 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.933      ;
; 0.660 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.935      ;
; 0.660 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.935      ;
; 0.661 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.936      ;
; 0.661 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.936      ;
; 0.661 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.936      ;
; 0.661 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.936      ;
; 0.661 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.935      ;
; 0.661 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.935      ;
; 0.661 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.088      ; 0.935      ;
; 0.662 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.937      ;
; 0.662 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.937      ;
; 0.662 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.937      ;
; 0.662 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.937      ;
; 0.664 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 0.939      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                              ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.412 ; snes_controller:CONTROLLER1|prescaler[17] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.690      ;
; 0.440 ; snes_controller:CONTROLLER1|snes_clock    ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.669      ;
; 0.633 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.911      ;
; 0.634 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.912      ;
; 0.635 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.913      ;
; 0.636 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.914      ;
; 0.636 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.914      ;
; 0.639 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.917      ;
; 0.639 ; snes_controller:CONTROLLER1|prescaler[16] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.917      ;
; 0.649 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.927      ;
; 0.649 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.927      ;
; 0.650 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.928      ;
; 0.650 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.928      ;
; 0.651 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.929      ;
; 0.652 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.930      ;
; 0.656 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.934      ;
; 0.661 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.939      ;
; 0.810 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.088      ;
; 0.818 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.096      ;
; 0.950 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.228      ;
; 0.951 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.229      ;
; 0.952 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.230      ;
; 0.963 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.241      ;
; 0.963 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.241      ;
; 0.965 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.243      ;
; 0.966 ; snes_controller:CONTROLLER1|prescaler[16] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.244      ;
; 0.966 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.244      ;
; 0.966 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.244      ;
; 0.966 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.244      ;
; 0.968 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.246      ;
; 0.968 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.246      ;
; 0.968 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.246      ;
; 0.970 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.248      ;
; 0.971 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.249      ;
; 0.973 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.251      ;
; 0.975 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.255      ;
; 0.978 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.256      ;
; 0.979 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.257      ;
; 0.980 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.260      ;
; 0.983 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.261      ;
; 0.984 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.262      ;
; 1.071 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.349      ;
; 1.072 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.350      ;
; 1.073 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.351      ;
; 1.076 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.354      ;
; 1.077 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.355      ;
; 1.078 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.356      ;
; 1.087 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.365      ;
; 1.087 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.365      ;
; 1.089 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.367      ;
; 1.089 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.367      ;
; 1.089 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.367      ;
; 1.091 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.369      ;
; 1.092 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.370      ;
; 1.092 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.370      ;
; 1.092 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.370      ;
; 1.094 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.372      ;
; 1.094 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.372      ;
; 1.094 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.372      ;
; 1.096 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.374      ;
; 1.099 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.377      ;
; 1.101 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.381      ;
; 1.104 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.382      ;
; 1.105 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.383      ;
; 1.106 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.386      ;
; 1.109 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.387      ;
; 1.110 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.388      ;
; 1.136 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.414      ;
; 1.137 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.415      ;
; 1.142 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.420      ;
; 1.197 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.475      ;
; 1.198 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.476      ;
; 1.199 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.477      ;
; 1.202 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.480      ;
; 1.203 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.481      ;
; 1.213 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.491      ;
; 1.213 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.491      ;
; 1.215 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.493      ;
; 1.215 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.493      ;
; 1.217 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.495      ;
; 1.218 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.498      ;
; 1.218 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.496      ;
; 1.218 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.496      ;
; 1.220 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.498      ;
; 1.222 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.500      ;
; 1.223 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.503      ;
; 1.227 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.507      ;
; 1.228 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.508      ;
; 1.230 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.510      ;
; 1.231 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.509      ;
; 1.232 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.512      ;
; 1.233 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.513      ;
; 1.236 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.514      ;
; 1.260 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.540      ;
; 1.261 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.541      ;
; 1.266 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.546      ;
; 1.323 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.601      ;
; 1.324 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.602      ;
; 1.328 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.606      ;
; 1.337 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.617      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                                       ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 13.346 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[12]                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.078     ; 6.574      ;
; 13.346 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[28]                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.078     ; 6.574      ;
; 13.346 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[10]                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.078     ; 6.574      ;
; 13.346 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[26]                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.078     ; 6.574      ;
; 13.346 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[9]                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.078     ; 6.574      ;
; 13.346 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[25]                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.078     ; 6.574      ;
; 13.372 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[17]                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.070     ; 6.556      ;
; 13.372 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.070     ; 6.556      ;
; 13.372 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.070     ; 6.556      ;
; 13.378 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|command_ID_reg[4]                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.078     ; 6.542      ;
; 13.378 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|command_ID_reg[5]                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.078     ; 6.542      ;
; 13.379 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.052     ; 6.567      ;
; 13.553 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[15]                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.179      ; 6.548      ;
; 13.553 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[14]                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.179      ; 6.548      ;
; 13.553 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[13]                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.179      ; 6.548      ;
; 13.553 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[12]                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.179      ; 6.548      ;
; 13.553 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[11]                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.179      ; 6.548      ;
; 13.553 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[10]                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.179      ; 6.548      ;
; 13.553 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[9]                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.179      ; 6.548      ;
; 13.553 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[8]                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.179      ; 6.548      ;
; 13.553 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[7]                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.179      ; 6.548      ;
; 13.553 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[6]                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.179      ; 6.548      ;
; 13.553 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[5]                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.179      ; 6.548      ;
; 13.553 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[4]                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.179      ; 6.548      ;
; 13.553 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[3]                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.179      ; 6.548      ;
; 13.553 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[2]                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.179      ; 6.548      ;
; 13.553 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[1]                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.179      ; 6.548      ;
; 13.553 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[0]                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.179      ; 6.548      ;
; 13.599 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.276      ; 6.599      ;
; 13.599 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.276      ; 6.599      ;
; 13.599 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.276      ; 6.599      ;
; 13.599 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.276      ; 6.599      ;
; 13.599 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.276      ; 6.599      ;
; 13.599 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.276      ; 6.599      ;
; 13.599 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.276      ; 6.599      ;
; 13.599 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.276      ; 6.599      ;
; 13.752 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[50]               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.103     ; 6.143      ;
; 13.752 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[51]               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.103     ; 6.143      ;
; 13.752 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[105]              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.103     ; 6.143      ;
; 13.752 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[114]              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.103     ; 6.143      ;
; 13.752 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[115]              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.103     ; 6.143      ;
; 13.752 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[0]                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.109     ; 6.137      ;
; 13.752 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[1]                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.109     ; 6.137      ;
; 13.752 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[2]                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.109     ; 6.137      ;
; 13.752 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[3]                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.109     ; 6.137      ;
; 13.752 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[6]                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.109     ; 6.137      ;
; 13.752 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[7]                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.109     ; 6.137      ;
; 13.752 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_PROCESSING_DELAY   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.109     ; 6.137      ;
; 13.752 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[4]                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.109     ; 6.137      ;
; 13.752 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[5]                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.109     ; 6.137      ;
; 13.753 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|keep_reading_bits                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.109     ; 6.136      ;
; 13.753 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BEGIN              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.109     ; 6.136      ;
; 13.753 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BUSY               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.109     ; 6.136      ;
; 13.753 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BUSY_END           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.109     ; 6.136      ;
; 13.753 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BEGIN_DEASSERT     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.109     ; 6.136      ;
; 13.754 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[51]                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 6.124      ;
; 13.754 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[115]                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 6.124      ;
; 13.754 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[19]                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 6.124      ;
; 13.754 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[83]                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 6.124      ;
; 13.754 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[83]                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 6.124      ;
; 13.754 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[115]                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 6.124      ;
; 13.754 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[51]                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 6.124      ;
; 13.754 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[19]                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 6.124      ;
; 13.754 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[34]                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 6.124      ;
; 13.754 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[2]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 6.124      ;
; 13.754 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[79]                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 6.124      ;
; 13.754 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[15]                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 6.124      ;
; 13.754 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[47]                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 6.124      ;
; 13.754 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[111]                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 6.124      ;
; 13.755 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[0]                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.119      ;
; 13.755 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[2]                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.119      ;
; 13.755 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[3]                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.119      ;
; 13.755 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[4]                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.119      ;
; 13.755 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[5]                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.119      ;
; 13.755 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[6]                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.119      ;
; 13.755 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.119      ;
; 13.755 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.123     ; 6.120      ;
; 13.755 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.123     ; 6.120      ;
; 13.755 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.127      ;
; 13.755 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.127      ;
; 13.755 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.127      ;
; 13.755 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_DATA_START                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.127      ;
; 13.755 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.127      ;
; 13.755 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.127      ;
; 13.755 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.127      ;
; 13.755 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_GO_TO_NEXT_COMMAND                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.123     ; 6.120      ;
; 13.755 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[9]                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.121     ; 6.122      ;
; 13.755 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[10]               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.121     ; 6.122      ;
; 13.755 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[11]               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.121     ; 6.122      ;
; 13.755 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[21]                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 6.123      ;
; 13.755 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[79]               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 6.123      ;
; 13.755 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[79]                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 6.123      ;
; 13.755 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[48]               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 6.123      ;
; 13.755 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[49]               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 6.123      ;
; 13.755 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[52]               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.127      ;
; 13.755 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[53]               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.127      ;
; 13.755 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[54]               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.127      ;
; 13.755 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[55]               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.127      ;
; 13.755 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[56]               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.127      ;
; 13.755 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[72]                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.127      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 2.143      ;
; 47.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 2.143      ;
; 48.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 1.435      ;
; 97.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.617      ;
; 97.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.617      ;
; 97.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.617      ;
; 97.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.617      ;
; 97.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.617      ;
; 97.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.617      ;
; 97.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.617      ;
; 97.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.617      ;
; 97.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.617      ;
; 97.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.617      ;
; 97.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.617      ;
; 97.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.617      ;
; 97.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.617      ;
; 97.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.617      ;
; 97.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.617      ;
; 97.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.617      ;
; 97.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.581      ;
; 97.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.581      ;
; 97.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.581      ;
; 97.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.581      ;
; 97.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.581      ;
; 97.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.143      ;
; 97.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.143      ;
; 97.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.143      ;
; 97.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.118      ;
; 97.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.118      ;
; 97.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.118      ;
; 97.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.118      ;
; 97.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.118      ;
; 97.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.118      ;
; 97.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.118      ;
; 97.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.118      ;
; 97.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.118      ;
; 97.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.118      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.105      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.105      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.105      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.105      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.105      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.105      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.105      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.105      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.105      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.105      ;
; 97.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.116      ;
; 97.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.116      ;
; 97.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.011      ;
; 98.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.867      ;
; 98.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.867      ;
; 98.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.867      ;
; 98.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.867      ;
; 98.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.867      ;
; 98.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.867      ;
; 98.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.867      ;
; 98.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.867      ;
; 98.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.867      ;
; 98.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.867      ;
; 98.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.867      ;
; 98.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 1.799      ;
; 98.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 1.799      ;
; 98.289 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.621      ;
; 98.289 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.621      ;
; 98.289 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.621      ;
; 98.289 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.621      ;
; 98.289 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.621      ;
; 98.289 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.621      ;
; 98.289 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.621      ;
; 98.309 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.601      ;
; 98.309 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.601      ;
; 98.309 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.601      ;
; 98.309 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.601      ;
; 98.309 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.601      ;
; 98.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.541      ;
; 98.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.541      ;
; 98.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.541      ;
; 98.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.541      ;
; 98.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.541      ;
; 98.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.541      ;
; 98.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.541      ;
; 98.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.541      ;
; 98.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.541      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.138  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.411      ;
; 1.138  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.411      ;
; 1.138  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.411      ;
; 1.138  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.411      ;
; 1.138  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.411      ;
; 1.138  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.411      ;
; 1.138  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.411      ;
; 1.138  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.411      ;
; 1.138  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.411      ;
; 1.184  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.458      ;
; 1.184  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.458      ;
; 1.184  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.458      ;
; 1.184  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.458      ;
; 1.184  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.458      ;
; 1.191  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.465      ;
; 1.191  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.465      ;
; 1.191  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.465      ;
; 1.191  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.465      ;
; 1.191  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.465      ;
; 1.191  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.465      ;
; 1.191  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.465      ;
; 1.360  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 1.663      ;
; 1.360  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 1.663      ;
; 1.445  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.732      ;
; 1.445  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.732      ;
; 1.445  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.732      ;
; 1.445  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.732      ;
; 1.445  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.732      ;
; 1.445  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.732      ;
; 1.445  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.732      ;
; 1.445  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.732      ;
; 1.445  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.732      ;
; 1.445  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.732      ;
; 1.445  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.732      ;
; 1.578  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.844      ;
; 1.670  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 1.966      ;
; 1.670  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 1.966      ;
; 1.670  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 1.966      ;
; 1.670  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 1.966      ;
; 1.670  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 1.966      ;
; 1.670  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 1.966      ;
; 1.670  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 1.966      ;
; 1.670  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 1.966      ;
; 1.670  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 1.966      ;
; 1.670  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 1.966      ;
; 1.682  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 1.978      ;
; 1.682  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 1.978      ;
; 1.682  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 1.978      ;
; 1.682  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 1.978      ;
; 1.682  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 1.978      ;
; 1.682  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 1.978      ;
; 1.682  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 1.978      ;
; 1.682  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 1.978      ;
; 1.682  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 1.978      ;
; 1.682  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 1.978      ;
; 1.686  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 1.997      ;
; 1.686  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 1.997      ;
; 1.690  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.008      ;
; 1.690  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.008      ;
; 1.690  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.008      ;
; 2.146  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.443      ;
; 2.146  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.443      ;
; 2.146  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.443      ;
; 2.146  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.443      ;
; 2.146  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.443      ;
; 2.153  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.471      ;
; 2.153  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.471      ;
; 2.153  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.471      ;
; 2.153  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.471      ;
; 2.153  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.471      ;
; 2.153  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.471      ;
; 2.153  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.471      ;
; 2.153  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.471      ;
; 2.153  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.471      ;
; 2.153  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.471      ;
; 2.153  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.471      ;
; 2.153  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.471      ;
; 2.153  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.471      ;
; 2.153  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.471      ;
; 2.153  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.471      ;
; 2.153  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.471      ;
; 50.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.098      ; 1.277      ;
; 51.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.141      ; 2.008      ;
; 51.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.141      ; 2.008      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 4.046 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.332      ;
; 4.046 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[5]                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.096      ; 4.328      ;
; 4.046 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[6]                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.096      ; 4.328      ;
; 4.046 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[16]                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.096      ; 4.328      ;
; 4.046 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[15]                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.096      ; 4.328      ;
; 4.046 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[13]                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.096      ; 4.328      ;
; 4.046 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.095      ; 4.327      ;
; 4.046 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.095      ; 4.327      ;
; 4.046 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[21]                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.095      ; 4.327      ;
; 4.046 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][90]                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.111      ; 4.343      ;
; 4.046 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][90]                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.111      ; 4.343      ;
; 4.046 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][89]                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.111      ; 4.343      ;
; 4.046 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][89]                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.111      ; 4.343      ;
; 4.046 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.111      ; 4.343      ;
; 4.046 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.332      ;
; 4.046 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.332      ;
; 4.046 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[12]                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.096      ; 4.328      ;
; 4.046 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_read                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.332      ;
; 4.046 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.332      ;
; 4.046 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.332      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|read_latency_shift_reg[0]                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.094      ; 4.327      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.094      ; 4.327      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.094      ; 4.327      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|count[0]                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|count[1]                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|use_reg                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:char_buffer_with_dma_avalon_char_buffer_slave_translator|read_latency_shift_reg[0]                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[0]                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[21]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[16]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[8]                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[8]                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.086      ; 4.319      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.093      ; 4.326      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[20]                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.093      ; 4.326      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.093      ; 4.326      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[14]                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.093      ; 4.326      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[7]                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.086      ; 4.319      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[21]                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.094      ; 4.327      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[0]                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[1]                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|D_valid                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.047 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|i_read                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 4.333      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:char_buffer_with_dma_avalon_char_buffer_slave_translator|waitrequest_reset_override                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.096      ; 4.330      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_byteenable[0]                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.077      ; 4.311      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_byteenable[2]                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.077      ; 4.311      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[3]                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.060      ; 4.294      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[4]                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.060      ; 4.294      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[2]                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.063      ; 4.297      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[1]                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.063      ; 4.297      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[0]                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.060      ; 4.294      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[6]                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.060      ; 4.294      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[9]                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 4.293      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src1[4]                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.078      ; 4.312      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src1[5]                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.078      ; 4.312      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[3]                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 4.325      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[4]                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.073      ; 4.307      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[4]                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.089      ; 4.323      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[5]                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.089      ; 4.323      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[6]                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.089      ; 4.323      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[10]                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.073      ; 4.307      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[9]                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.073      ; 4.307      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[8]                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.073      ; 4.307      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[7]                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.073      ; 4.307      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[6]                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.073      ; 4.307      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[5]                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.073      ; 4.307      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[10]                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 4.293      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[2]                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.089      ; 4.323      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[4]                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.083      ; 4.317      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[1]                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.089      ; 4.323      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[3]                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.073      ; 4.307      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[2]                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.073      ; 4.307      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[2]                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.088      ; 4.322      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[8]                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.081      ; 4.315      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|D_iw[8]                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.081      ; 4.315      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[17]                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.059      ; 4.293      ;
; 4.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[8]                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.088      ; 4.322      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                              ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[1]                              ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[2]                              ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[3]                              ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[4]                              ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[5]                              ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[6]                              ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|local_mode                              ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|SD_clock_mode                         ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[0]              ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[10]             ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[11]             ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[1]              ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[2]              ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[3]              ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[4]              ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[5]              ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[6]              ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[7]              ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[8]              ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[9]              ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[12] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[13] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[14] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[15] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[16] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[17] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[18] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[19] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[35] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[36] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[37] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[38] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[39] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[40] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[41] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[57] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[58] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[59] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[60] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[61] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[62] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[63] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[64] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[65] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[66] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[67] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[68] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[69] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[0]                                            ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[122]                                          ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[26]                                           ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[2]                                            ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[32]                                           ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[34]                                           ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[58]                                           ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[64]                                           ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[66]                                           ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[96]                                           ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[98]                                           ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[0]                                                    ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[10]                                                   ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[119]                                                  ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[122]                                                  ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[1]                                                    ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[26]                                                   ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[32]                                                   ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[58]                                                   ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[64]                                                   ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[65]                                                   ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[96]                                                   ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[0]                                         ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[10]                                        ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[15]                                        ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[17]                                        ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[18]                                        ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[1]                                         ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[23]                                        ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[25]                                        ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[26]                                        ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[29]                                        ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[2]                                         ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[31]                                        ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[7]                                         ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[9]                                         ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[10]                                                          ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[13]                                                          ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[17]                                                          ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[18]                                                          ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[1]                                                           ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[21]                                                          ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[25]                                                          ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[26]                                                          ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[29]                                                          ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[2]                                                           ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[5]                                                           ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[9]                                                           ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[10]                                                      ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[2]                                                       ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|auxiliary_status_reg[0]                                                                                                  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+
; 9.629  ; 9.817        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                          ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[14]                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[15]                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[16]                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[17]                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[9]                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[1]                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[2]                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[3]                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[4]                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[5]                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[6]                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[7]                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[8]                        ;
; 9.782  ; 9.782        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|snes_clock|clk                                      ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[1]                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[2]                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[3]                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[4]                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[5]                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[6]                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[7]                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[8]                        ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[14]                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[15]                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[16]                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[17]                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[9]                        ;
; 9.815  ; 9.815        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|inclk[0]         ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                  ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                    ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|observablevcoout ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[10]|clk                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[11]|clk                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[12]|clk                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[13]|clk                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[14]|clk                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[15]|clk                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[16]|clk                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[17]|clk                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[9]|clk                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[0]|clk                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[1]|clk                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[2]|clk                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[3]|clk                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[4]|clk                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[5]|clk                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[6]|clk                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[7]|clk                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[8]|clk                                    ;
; 9.961  ; 10.181       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[0]|clk                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[1]|clk                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[2]|clk                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[3]|clk                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[4]|clk                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[5]|clk                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[6]|clk                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[7]|clk                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[8]|clk                                    ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[10]|clk                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[11]|clk                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[12]|clk                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[13]|clk                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[14]|clk                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[15]|clk                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[16]|clk                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[17]|clk                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[9]|clk                                    ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]           ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1]           ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]           ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|observablevcoout ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                  ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                    ;
; 10.182 ; 10.182       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                ;
; 10.184 ; 10.184       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|inclk[0]         ;
; 10.217 ; 10.217       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|snes_clock|clk                                      ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                        ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                        ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                       ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                       ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                       ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                       ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.620 ; 19.840       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; 19.620 ; 19.840       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; 19.620 ; 19.840       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; 19.620 ; 19.840       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; 19.620 ; 19.840       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; 19.620 ; 19.840       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; 19.620 ; 19.840       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; 19.620 ; 19.840       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;
; 19.620 ; 19.840       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;
; 19.620 ; 19.840       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;
; 19.620 ; 19.840       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;
; 19.620 ; 19.840       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;
; 19.620 ; 19.840       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;
; 19.620 ; 19.840       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;
; 19.620 ; 19.840       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.620 ; 19.840       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.620 ; 19.840       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;
; 19.620 ; 19.840       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;
; 19.620 ; 19.840       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;
; 19.620 ; 19.840       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;
; 19.620 ; 19.840       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                 ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                  ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                  ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                  ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                  ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                  ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                  ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                    ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                    ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                   ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]                                                        ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15]                                                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35]                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10]                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11]                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12]                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13]                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14]                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]                                                        ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                        ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                        ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]                                                        ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]                                                        ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[8]                                                        ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]                                                        ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                  ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                  ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                           ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                   ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                   ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                     ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                     ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                     ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                     ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                     ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                     ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                     ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                     ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                     ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                     ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                              ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                              ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                              ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                              ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                              ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                              ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                              ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                              ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                              ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                              ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16]                                                       ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17]                                                       ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18]                                                       ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]                                                       ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                       ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                       ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                       ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                       ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24]                                                       ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+---------------------+---------------------+-------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+-------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.354 ; 2.421  ; Rise       ; altera_reserved_tck                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 5.129 ; 5.228  ; Rise       ; altera_reserved_tck                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.452 ; 1.631  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.389 ; 1.568  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.389 ; 1.568  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.353 ; 1.532  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.353 ; 1.532  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.363 ; 1.542  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.373 ; 1.552  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.383 ; 1.562  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.363 ; 1.542  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.390 ; 1.569  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.406 ; 1.585  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.394 ; 1.573  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.414 ; 1.593  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.380 ; 1.559  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.409 ; 1.588  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.389 ; 1.568  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.383 ; 1.562  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.413 ; 1.592  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.391 ; 1.570  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.401 ; 1.580  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.391 ; 1.570  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.399 ; 1.578  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.399 ; 1.578  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.357 ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.377 ; 1.556  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.414 ; 1.593  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.444 ; 1.623  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.416 ; 1.595  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.447 ; 1.626  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.448 ; 1.627  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.442 ; 1.621  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.442 ; 1.621  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.452 ; 1.631  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 6.159 ; 6.752  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 6.130 ; 6.657  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 6.159 ; 6.752  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 5.629 ; 6.184  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 5.780 ; 6.335  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 5.782 ; 6.310  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 5.356 ; 5.841  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 5.374 ; 5.857  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 5.353 ; 5.818  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 5.128 ; 5.632  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 5.145 ; 5.666  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 5.419 ; 5.909  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 5.354 ; 5.835  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 5.746 ; 6.273  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 5.593 ; 6.120  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 5.652 ; 6.127  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 5.782 ; 6.301  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 5.535 ; 6.044  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 5.778 ; 6.332  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 5.472 ; 5.969  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 5.161 ; 5.679  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 4.987 ; 5.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 4.932 ; 5.400  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 5.146 ; 5.659  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 4.982 ; 5.438  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 5.128 ; 5.634  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 5.189 ; 5.630  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 5.182 ; 5.704  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 4.981 ; 5.406  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 5.339 ; 5.796  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 5.349 ; 5.796  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 5.207 ; 5.696  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 5.574 ; 6.093  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 9.683 ; 10.219 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 6.173 ; 6.741  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 6.173 ; 6.741  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+---------------------+---------------------+-------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.030  ; 0.946  ; Rise       ; altera_reserved_tck                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 0.214  ; 0.125  ; Rise       ; altera_reserved_tck                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.669 ; -0.848 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.706 ; -0.885 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.706 ; -0.885 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.670 ; -0.849 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.669 ; -0.848 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.679 ; -0.858 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.689 ; -0.868 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.699 ; -0.878 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.680 ; -0.859 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.707 ; -0.886 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.724 ; -0.903 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.712 ; -0.891 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.732 ; -0.911 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.697 ; -0.876 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.726 ; -0.905 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.706 ; -0.885 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.700 ; -0.879 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.731 ; -0.910 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.708 ; -0.887 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.718 ; -0.897 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.708 ; -0.887 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.716 ; -0.895 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.716 ; -0.895 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.673 ; -0.852 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.693 ; -0.872 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.732 ; -0.911 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.761 ; -0.940 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.734 ; -0.913 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.763 ; -0.942 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.765 ; -0.944 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.760 ; -0.939 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.760 ; -0.939 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.770 ; -0.949 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; -4.062 ; -4.517 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; -5.215 ; -5.727 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; -5.239 ; -5.814 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; -4.732 ; -5.271 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; -4.877 ; -5.415 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; -4.879 ; -5.391 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; -4.469 ; -4.940 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; -4.487 ; -4.957 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; -4.467 ; -4.920 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; -4.249 ; -4.739 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; -4.268 ; -4.774 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; -4.529 ; -5.006 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; -4.466 ; -4.934 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; -4.844 ; -5.356 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; -4.699 ; -5.210 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; -4.753 ; -5.215 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; -4.880 ; -5.385 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; -4.643 ; -5.138 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; -4.873 ; -5.411 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; -4.581 ; -5.064 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; -4.283 ; -4.786 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; -4.115 ; -4.534 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; -4.062 ; -4.517 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; -4.265 ; -4.763 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; -4.111 ; -4.554 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; -4.251 ; -4.743 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; -4.307 ; -4.736 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; -4.304 ; -4.811 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; -4.111 ; -4.525 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; -4.453 ; -4.897 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; -4.463 ; -4.897 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; -4.328 ; -4.804 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; -4.681 ; -5.185 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -4.743 ; -5.227 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; -5.245 ; -5.786 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; -5.245 ; -5.786 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 19.355 ; 19.747 ; Fall       ; altera_reserved_tck                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 5.594  ; 5.163  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.571  ; 3.452  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.583  ; 3.464  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.549  ; 3.430  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.549  ; 3.430  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.516  ; 3.397  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.517  ; 3.398  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.536  ; 3.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.516  ; 3.397  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.502  ; 3.383  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.504  ; 3.385  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.545  ; 3.426  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 5.594  ; 5.163  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.494  ; 3.375  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.547  ; 3.428  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.547  ; 3.428  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.527  ; 3.408  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.567  ; 3.448  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.537  ; 3.418  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 5.602  ; 5.171  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.520  ; 3.401  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.520  ; 3.401  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.496  ; 3.377  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.497  ; 3.378  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.507  ; 3.388  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.517  ; 3.398  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.527  ; 3.408  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.506  ; 3.387  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.519  ; 3.400  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.502  ; 3.383  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.494  ; 3.375  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.514  ; 3.395  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.509  ; 3.390  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.520  ; 3.401  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.500  ; 3.381  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.526  ; 3.407  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.515  ; 3.396  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 5.602  ; 5.171  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.508  ; 3.389  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.498  ; 3.379  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.510  ; 3.391  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.510  ; 3.391  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.493  ; 3.374  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.513  ; 3.394  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.514  ; 3.395  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.585  ; 3.466  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.512  ; 3.393  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.583  ; 3.464  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.581  ; 3.462  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.546  ; 3.427  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.546  ; 3.427  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.556  ; 3.437  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.536  ; 3.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.504  ; 3.385  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.536  ; 3.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.531  ; 3.412  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.512  ; 3.393  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.575  ; 3.456  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.575  ; 3.456  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 8.508  ; 8.143  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 8.151  ; 7.820  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 5.232  ; 5.164  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 5.677  ; 5.518  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 5.415  ; 5.266  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 5.842  ; 5.797  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 5.445  ; 5.314  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 5.398  ; 5.260  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 8.156  ; 8.143  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 6.353  ; 6.222  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 5.575  ; 5.481  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 8.508  ; 7.967  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 6.141  ; 5.971  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 6.566  ; 6.388  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 8.042  ; 7.866  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 7.192  ; 6.957  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 8.314  ; 7.922  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 5.323  ; 5.312  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 5.421  ; 5.377  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 6.201  ; 5.986  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 8.020  ; 7.686  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 6.765  ; 6.557  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 8.020  ; 7.686  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 7.088  ; 6.876  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 6.000  ; 5.861  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 6.505  ; 6.400  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 6.382  ; 6.211  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 5.848  ; 5.751  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 4.616  ; 4.528  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 7.259  ; 6.834  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 5.569  ; 5.395  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 5.967  ; 5.840  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 6.623  ; 6.364  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 6.633  ; 6.383  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 5.715  ; 5.585  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 5.810  ; 5.698  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 6.333  ; 6.181  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 5.474  ; 5.357  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 5.798  ; 5.700  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 4.949  ; 4.878  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 5.136  ; 5.019  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 4.867  ; 4.760  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 5.131  ; 4.990  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 7.237  ; 6.811  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 4.830  ; 4.720  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 5.095  ; 4.969  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 5.123  ; 4.986  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 4.816  ; 4.702  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 4.884  ; 4.766  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 4.978  ; 4.880  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 4.940  ; 4.847  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 5.286  ; 5.212  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 5.178  ; 5.090  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 6.938  ; 6.871  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 5.952  ; 6.123  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 7.321  ; 7.361  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 7.321  ; 7.361  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 4.816  ; 4.691  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 5.249  ; 5.153  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 6.372  ; 6.212  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 5.960  ; 5.807  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 4.419  ; 4.297  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 5.960  ; 5.807  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 5.647  ; 5.464  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 5.660  ; 5.506  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 3.086  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 7.344  ; 7.043  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 5.741  ; 5.633  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 2.854  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.437 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.537 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 30.665 ; 30.443 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 27.180 ; 27.159 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 30.665 ; 30.443 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 30.459 ; 30.212 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 30.614 ; 30.380 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 27.253 ; 27.261 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 27.063 ; 26.981 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 27.174 ; 27.185 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 26.396 ; 26.439 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 28.984 ; 28.883 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 23.093 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 30.892 ; 30.646 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 29.983 ; 29.743 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 26.362 ; 26.403 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 26.493 ; 26.460 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 29.942 ; 29.777 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 27.414 ; 27.427 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 26.923 ; 27.005 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 30.892 ; 30.646 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 26.976 ; 26.985 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 26.627 ; 26.653 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 29.998 ; 29.764 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 29.641 ; 29.433 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 29.548 ; 29.344 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 29.314 ; 29.112 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 29.097 ; 28.922 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 26.475 ; 26.437 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 29.998 ; 29.764 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 27.590 ; 27.590 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 25.964 ; 25.976 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 28.041 ; 27.997 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.864 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 17.175 ; 17.580 ; Fall       ; altera_reserved_tck                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.970  ; 2.852  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.047  ; 2.929  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.058  ; 2.940  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.025  ; 2.907  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.025  ; 2.907  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.992  ; 2.874  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.992  ; 2.874  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.012  ; 2.894  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.992  ; 2.874  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.979  ; 2.861  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.981  ; 2.863  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.021  ; 2.903  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 5.070  ; 4.640  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.970  ; 2.852  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.002  ; 2.884  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.023  ; 2.905  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.002  ; 2.884  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.043  ; 2.925  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.013  ; 2.895  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.968  ; 2.850  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.996  ; 2.878  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.996  ; 2.878  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.972  ; 2.854  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.972  ; 2.854  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.982  ; 2.864  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.992  ; 2.874  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.002  ; 2.884  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.982  ; 2.864  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.995  ; 2.877  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.979  ; 2.861  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.971  ; 2.853  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.991  ; 2.873  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.985  ; 2.867  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.996  ; 2.878  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.976  ; 2.858  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.002  ; 2.884  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.992  ; 2.874  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 5.078  ; 4.648  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.984  ; 2.866  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.974  ; 2.856  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.986  ; 2.868  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.986  ; 2.868  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.968  ; 2.850  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.988  ; 2.870  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.991  ; 2.873  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.061  ; 2.943  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.989  ; 2.871  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.058  ; 2.940  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.057  ; 2.939  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.023  ; 2.905  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.023  ; 2.905  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.033  ; 2.915  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.980  ; 2.862  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.980  ; 2.862  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.012  ; 2.894  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.006  ; 2.888  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.989  ; 2.871  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.051  ; 2.933  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.051  ; 2.933  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 4.569  ; 4.500  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 7.372  ; 7.050  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 4.569  ; 4.500  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 4.997  ; 4.841  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 4.746  ; 4.599  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 5.156  ; 5.108  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 4.774  ; 4.644  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 4.730  ; 4.592  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 7.377  ; 7.360  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 5.647  ; 5.516  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 4.899  ; 4.804  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 7.798  ; 7.262  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 5.442  ; 5.275  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 5.850  ; 5.675  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 7.267  ; 7.094  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 6.450  ; 6.220  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 7.611  ; 7.218  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 4.656  ; 4.641  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 4.751  ; 4.705  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 5.500  ; 5.289  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 3.978  ; 3.890  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 6.043  ; 5.839  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 7.244  ; 6.920  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 6.352  ; 6.144  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 5.306  ; 5.168  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 5.790  ; 5.686  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 5.672  ; 5.503  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 5.160  ; 5.063  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 3.978  ; 3.890  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 6.598  ; 6.173  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 4.893  ; 4.722  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 5.275  ; 5.149  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 5.904  ; 5.651  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 5.913  ; 5.670  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 5.034  ; 4.905  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 5.124  ; 5.012  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 5.627  ; 5.477  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 4.803  ; 4.687  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 5.113  ; 5.014  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 4.299  ; 4.226  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 4.478  ; 4.362  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 4.220  ; 4.113  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 4.473  ; 4.334  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 6.577  ; 6.151  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 4.184  ; 4.074  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 4.439  ; 4.314  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 4.463  ; 4.328  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 4.171  ; 4.057  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 4.236  ; 4.119  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 4.326  ; 4.228  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 4.290  ; 4.197  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 4.623  ; 4.547  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 4.519  ; 4.431  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 5.854  ; 5.812  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 5.255  ; 5.424  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 6.571  ; 6.613  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 6.571  ; 6.613  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 4.170  ; 4.046  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 4.586  ; 4.490  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 5.664  ; 5.506  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 3.788  ; 3.666  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 3.788  ; 3.666  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 5.269  ; 5.118  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 4.968  ; 4.788  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 4.979  ; 4.827  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 2.518  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 6.596  ; 6.303  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 5.058  ; 4.951  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 2.292  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.904 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -3.004 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 25.687 ; 25.724 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 26.440 ; 26.414 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 29.786 ; 29.568 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 29.588 ; 29.348 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 29.737 ; 29.507 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 26.509 ; 26.512 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 26.328 ; 26.244 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 26.432 ; 26.439 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 25.687 ; 25.724 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 28.170 ; 28.069 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.526 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 25.654 ; 25.689 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 29.130 ; 28.895 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 25.654 ; 25.689 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 25.781 ; 25.744 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 29.091 ; 28.929 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 26.664 ; 26.673 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 26.192 ; 26.267 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 30.004 ; 29.764 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 26.243 ; 26.248 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 25.911 ; 25.931 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 25.272 ; 25.279 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 28.802 ; 28.598 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 28.712 ; 28.512 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 28.488 ; 28.289 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 28.279 ; 28.107 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 25.762 ; 25.722 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 29.144 ; 28.916 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 26.834 ; 26.829 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 25.272 ; 25.279 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 27.268 ; 27.222 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.303 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                              ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.377  ; 3.224  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.395  ; 3.242  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.395  ; 3.242  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.401  ; 3.248  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.402  ; 3.249  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.402  ; 3.249  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.402  ; 3.249  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.402  ; 3.249  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.401  ; 3.248  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.394  ; 3.241  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.377  ; 3.224  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.379  ; 3.226  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.379  ; 3.226  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.394  ; 3.241  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.385  ; 3.232  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.385  ; 3.232  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.401  ; 3.248  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.380  ; 3.227  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.486  ; 5.010  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.383  ; 3.230  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.383  ; 3.230  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.385  ; 3.232  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.385  ; 3.232  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.398  ; 3.245  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.398  ; 3.245  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.379  ; 3.226  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.400  ; 3.247  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.377  ; 3.224  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.398  ; 3.245  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.396  ; 3.243  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.381  ; 3.228  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.381  ; 3.228  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.381  ; 3.228  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 9.895  ; 9.742  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 13.134 ; 12.981 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 13.452 ; 13.299 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 12.912 ; 12.759 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 12.448 ; 12.295 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 13.172 ; 13.019 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 11.905 ; 11.752 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 11.905 ; 11.752 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 9.895  ; 9.742  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 12.805 ; 12.329 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 11.052 ; 10.899 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 11.591 ; 11.438 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 11.591 ; 11.438 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 11.223 ; 11.070 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 11.101 ; 10.948 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 11.089 ; 10.936 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 11.477 ; 11.324 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 11.669 ; 11.516 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 12.421 ; 12.268 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 11.370 ; 11.217 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 11.419 ; 11.266 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 11.103 ; 10.950 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 10.343 ; 10.190 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 13.473 ; 12.997 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 11.103 ; 10.950 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 10.026 ; 9.873  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 10.213 ; 10.060 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 10.213 ; 10.060 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 10.581 ; 10.428 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 10.751 ; 10.598 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 10.751 ; 10.598 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 10.762 ; 10.609 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 10.762 ; 10.609 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 6.418  ; 6.265  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 6.989  ; 6.836  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 6.989  ; 6.836  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.857 ; 2.704 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.874 ; 2.721 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.874 ; 2.721 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.880 ; 2.727 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.880 ; 2.727 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.880 ; 2.727 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.880 ; 2.727 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.880 ; 2.727 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.880 ; 2.727 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.873 ; 2.720 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.857 ; 2.704 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.859 ; 2.706 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.859 ; 2.706 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.873 ; 2.720 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.864 ; 2.711 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.864 ; 2.711 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.880 ; 2.727 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.860 ; 2.707 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.965 ; 4.489 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.862 ; 2.709 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.862 ; 2.709 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.864 ; 2.711 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.864 ; 2.711 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.876 ; 2.723 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.876 ; 2.723 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.859 ; 2.706 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.879 ; 2.726 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.857 ; 2.704 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.876 ; 2.723 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.875 ; 2.722 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.861 ; 2.708 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.861 ; 2.708 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.861 ; 2.708 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 5.087 ; 4.934 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 8.196 ; 8.043 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 8.502 ; 8.349 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 7.983 ; 7.830 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 7.537 ; 7.384 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 8.232 ; 8.079 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 7.016 ; 6.863 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 7.016 ; 6.863 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 5.087 ; 4.934 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 7.965 ; 7.489 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 6.198 ; 6.045 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 6.716 ; 6.563 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 6.716 ; 6.563 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 6.363 ; 6.210 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 6.246 ; 6.093 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 6.234 ; 6.081 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 6.606 ; 6.453 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 6.579 ; 6.426 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 7.301 ; 7.148 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 6.292 ; 6.139 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 6.339 ; 6.186 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 6.036 ; 5.883 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 5.306 ; 5.153 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 8.395 ; 7.919 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 6.036 ; 5.883 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 5.104 ; 4.951 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 5.284 ; 5.131 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 5.284 ; 5.131 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 5.637 ; 5.484 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 5.800 ; 5.647 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 5.800 ; 5.647 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 5.811 ; 5.658 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 5.811 ; 5.658 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 5.493 ; 5.340 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 5.860 ; 5.707 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 5.860 ; 5.707 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                   ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.250     ; 3.403     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.268     ; 3.421     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.268     ; 3.421     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.274     ; 3.427     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.275     ; 3.428     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.275     ; 3.428     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.275     ; 3.428     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.275     ; 3.428     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.274     ; 3.427     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.267     ; 3.420     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.250     ; 3.403     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.252     ; 3.405     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.252     ; 3.405     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.267     ; 3.420     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.258     ; 3.411     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.258     ; 3.411     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.274     ; 3.427     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.253     ; 3.406     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.036     ; 5.512     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.256     ; 3.409     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.256     ; 3.409     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.258     ; 3.411     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.258     ; 3.411     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.271     ; 3.424     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.271     ; 3.424     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.252     ; 3.405     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.273     ; 3.426     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.250     ; 3.403     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.271     ; 3.424     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.269     ; 3.422     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.254     ; 3.407     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.254     ; 3.407     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.254     ; 3.407     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 9.726     ; 9.879     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 12.706    ; 12.859    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 13.017    ; 13.170    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 12.506    ; 12.659    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 12.082    ; 12.235    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 12.738    ; 12.891    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 11.566    ; 11.719    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 11.566    ; 11.719    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 9.726     ; 9.879     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 12.248    ; 12.724    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 10.856    ; 11.009    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 11.368    ; 11.521    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 11.368    ; 11.521    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 11.039    ; 11.192    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 10.907    ; 11.060    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 10.897    ; 11.050    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 11.315    ; 11.468    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 11.388    ; 11.541    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 12.103    ; 12.256    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 11.112    ; 11.265    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 11.157    ; 11.310    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 10.855    ; 11.008    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 10.120    ; 10.273    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 12.892    ; 13.368    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 10.855    ; 11.008    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 9.857     ; 10.010    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 10.023    ; 10.176    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 10.023    ; 10.176    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 10.405    ; 10.558    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 10.616    ; 10.769    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 10.616    ; 10.769    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 10.628    ; 10.781    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 10.628    ; 10.781    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 6.418     ; 6.571     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 6.952     ; 7.105     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 6.952     ; 7.105     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.728     ; 2.881     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.745     ; 2.898     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.745     ; 2.898     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.744     ; 2.897     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.728     ; 2.881     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.730     ; 2.883     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.730     ; 2.883     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.744     ; 2.897     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.735     ; 2.888     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.735     ; 2.888     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.731     ; 2.884     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.513     ; 4.989     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.733     ; 2.886     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.733     ; 2.886     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.735     ; 2.888     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.735     ; 2.888     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.747     ; 2.900     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.747     ; 2.900     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.730     ; 2.883     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.750     ; 2.903     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.728     ; 2.881     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.747     ; 2.900     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.746     ; 2.899     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.732     ; 2.885     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.732     ; 2.885     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.732     ; 2.885     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 4.832     ; 4.985     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 7.693     ; 7.846     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 7.991     ; 8.144     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 7.500     ; 7.653     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 7.094     ; 7.247     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 7.723     ; 7.876     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 6.599     ; 6.752     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 6.599     ; 6.752     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 4.832     ; 4.985     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 7.325     ; 7.801     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 5.918     ; 6.071     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 6.409     ; 6.562     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 6.409     ; 6.562     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 6.093     ; 6.246     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 5.967     ; 6.120     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 5.957     ; 6.110     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 6.358     ; 6.511     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 6.236     ; 6.389     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 6.923     ; 7.076     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 5.971     ; 6.124     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 6.015     ; 6.168     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 5.725     ; 5.878     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 5.019     ; 5.172     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 7.751     ; 8.227     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 5.725     ; 5.878     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 4.854     ; 5.007     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 5.013     ; 5.166     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 5.013     ; 5.166     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 5.380     ; 5.533     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 5.582     ; 5.735     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 5.582     ; 5.735     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 5.594     ; 5.747     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 5.594     ; 5.747     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 5.473     ; 5.626     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 5.796     ; 5.949     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 5.796     ; 5.949     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 20
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.242 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                  ; Synchronization Node                                                                                                                                                                                                                                                                                                                 ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                     ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                           ; 38.242                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.128       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.114       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                     ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                           ; 38.242                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.126       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.116       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 55.630                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.124       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 18.777       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 17.729       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 55.819                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 19.126       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 18.771       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 17.922       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 55.855                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 18.981       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 19.124       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 17.750       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.140                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.123       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 18.952       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 18.065       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.157                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 19.122       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 18.770       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 18.265       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.212                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.126       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 18.807       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 18.279       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.739                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 19.124       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 19.001       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 18.614       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 57.245                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.124       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 19.003       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 19.118       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.222                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 39.124       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 37.160       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.938       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.358                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 38.948       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 37.472       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.938       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.850                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 38.963       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 37.833       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.054       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.883                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 39.125       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 37.820       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.938       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.956                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 38.622       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 38.396       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.938       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.962                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 38.953       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 37.955       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.054       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.094                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 38.779       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 38.261       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.054       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.210                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 38.787       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 38.369       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.054       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                    ; 196.961                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                            ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.127       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 97.834       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                     ; 197.424                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                        ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.128       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.296       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                    ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; 85.3 MHz   ; 85.3 MHz        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;                                                               ;
; 131.58 MHz ; 131.58 MHz      ; altera_reserved_tck                                   ;                                                               ;
; 171.94 MHz ; 171.94 MHz      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;                                                               ;
; 270.93 MHz ; 250.0 MHz       ; CLOCK_50                                              ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 8.277  ; 0.000         ;
; CLOCK_50                                              ; 16.309 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 34.184 ; 0.000         ;
; altera_reserved_tck                                   ; 46.200 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.265 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.345 ; 0.000         ;
; altera_reserved_tck                                   ; 0.346 ; 0.000         ;
; CLOCK_50                                              ; 0.371 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                          ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 13.914 ; 0.000         ;
; altera_reserved_tck                                   ; 47.998 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                          ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                   ; 1.042 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 3.623 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 9.624  ; 0.000         ;
; CLOCK_50                                              ; 9.625  ; 0.000         ;
; CLOCK2_50                                             ; 16.000 ; 0.000         ;
; CLOCK3_50                                             ; 16.000 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 19.623 ; 0.000         ;
; altera_reserved_tck                                   ; 49.748 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                        ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 8.277 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 11.568     ;
; 8.461 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.152     ; 11.386     ;
; 8.462 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.152     ; 11.385     ;
; 8.562 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 11.283     ;
; 8.563 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.165     ; 11.271     ;
; 8.591 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 11.270     ;
; 8.594 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 11.267     ;
; 8.647 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.152     ; 11.200     ;
; 8.705 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[2]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.165     ; 11.129     ;
; 8.747 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.163     ; 11.089     ;
; 8.748 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.163     ; 11.088     ;
; 8.749 ; nios_system:u0|nios_system_CPU:cpu|F_pc[21]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.152     ; 11.098     ;
; 8.749 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 11.112     ;
; 8.750 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.105     ; 11.144     ;
; 8.779 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 11.072     ;
; 8.781 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 11.070     ;
; 8.786 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 11.073     ;
; 8.803 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write                                                                                     ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 11.037     ;
; 8.806 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.077     ; 11.116     ;
; 8.830 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.077     ; 11.092     ;
; 8.839 ; nios_system:u0|nios_system_CPU:cpu|F_pc[21]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 11.022     ;
; 8.848 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.165     ; 10.986     ;
; 8.850 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[18]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.135     ; 11.014     ;
; 8.857 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[17]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.103     ; 11.039     ;
; 8.860 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[17]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.103     ; 11.036     ;
; 8.862 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[16]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.126     ; 11.011     ;
; 8.863 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[15]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.133     ; 11.003     ;
; 8.872 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[19]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.132     ; 10.995     ;
; 8.873 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 10.975     ;
; 8.889 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[2]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.163     ; 10.947     ;
; 8.890 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[2]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.163     ; 10.946     ;
; 8.895 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[21]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 10.950     ;
; 8.916 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.163     ; 10.920     ;
; 8.918 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[19]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.135     ; 10.946     ;
; 8.934 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.103     ; 10.962     ;
; 8.935 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.103     ; 10.961     ;
; 8.937 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[20]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 10.924     ;
; 8.940 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[20]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 10.921     ;
; 8.943 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[9]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.133     ; 10.923     ;
; 8.954 ; nios_system:u0|nios_system_CPU:cpu|F_pc[17]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.150     ; 10.895     ;
; 8.958 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                 ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 10.882     ;
; 8.963 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 10.890     ;
; 8.964 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 10.889     ;
; 8.965 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 10.888     ;
; 8.966 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 10.887     ;
; 8.982 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[4]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 10.863     ;
; 8.986 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 10.855     ;
; 8.990 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[2]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.165     ; 10.844     ;
; 8.990 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.075     ; 10.934     ;
; 8.991 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.075     ; 10.933     ;
; 9.002 ; nios_system:u0|nios_system_CPU:cpu|F_pc[19]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 10.839     ;
; 9.006 ; nios_system:u0|nios_system_CPU:cpu|F_pc[21]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.163     ; 10.830     ;
; 9.014 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.075     ; 10.910     ;
; 9.015 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 10.825     ;
; 9.015 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[17]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.103     ; 10.881     ;
; 9.015 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.075     ; 10.909     ;
; 9.029 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 10.819     ;
; 9.035 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.105     ; 10.859     ;
; 9.046 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[16]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 10.829     ;
; 9.047 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[15]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.131     ; 10.821     ;
; 9.047 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[16]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 10.828     ;
; 9.048 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[15]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.131     ; 10.820     ;
; 9.053 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 10.816     ;
; 9.056 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[19]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 10.813     ;
; 9.056 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 10.813     ;
; 9.057 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[19]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 10.812     ;
; 9.058 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.129     ; 10.812     ;
; 9.058 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[2]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.163     ; 10.778     ;
; 9.064 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 10.787     ;
; 9.066 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 10.785     ;
; 9.071 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 10.788     ;
; 9.089 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write                                                                                     ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.170     ; 10.740     ;
; 9.091 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                                                                                                      ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.077     ; 10.831     ;
; 9.092 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.103     ; 10.804     ;
; 9.095 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[20]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 10.753     ;
; 9.095 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[20]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 10.766     ;
; 9.096 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[14]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 10.752     ;
; 9.105 ; nios_system:u0|nios_system_CPU:cpu|F_pc[21]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[17]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.103     ; 10.791     ;
; 9.111 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a1~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~porta_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.018     ; 10.901     ;
; 9.115 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                                                                                                      ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.077     ; 10.807     ;
; 9.119 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[13]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.133     ; 10.747     ;
; 9.127 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[9]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.131     ; 10.741     ;
; 9.128 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[9]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.131     ; 10.740     ;
; 9.132 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 10.721     ;
; 9.134 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 10.719     ;
; 9.136 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[18]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 10.717     ;
; 9.147 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[16]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.126     ; 10.726     ;
; 9.148 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[15]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.133     ; 10.718     ;
; 9.148 ; nios_system:u0|nios_system_CPU:cpu|F_pc[21]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[2]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.163     ; 10.688     ;
; 9.155 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.075     ; 10.769     ;
; 9.157 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[19]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.132     ; 10.710     ;
; 9.159 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.162     ; 10.678     ;
; 9.160 ; nios_system:u0|nios_system_CPU:cpu|F_pc[16]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.150     ; 10.689     ;
; 9.166 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[4]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.152     ; 10.681     ;
; 9.167 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[4]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.152     ; 10.680     ;
; 9.168 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                      ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.077     ; 10.754     ;
; 9.179 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.075     ; 10.745     ;
; 9.181 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[21]                                                                                                                                      ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.165     ; 10.653     ;
; 9.182 ; nios_system:u0|nios_system_CPU:cpu|F_pc[21]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.103     ; 10.714     ;
; 9.185 ; nios_system:u0|nios_system_CPU:cpu|F_pc[21]                                                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[20]                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 10.676     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                               ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.309 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.607      ;
; 16.309 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.607      ;
; 16.309 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.607      ;
; 16.309 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.607      ;
; 16.309 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.607      ;
; 16.309 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.607      ;
; 16.309 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.607      ;
; 16.309 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.607      ;
; 16.309 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.607      ;
; 16.311 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.605      ;
; 16.311 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.605      ;
; 16.311 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.605      ;
; 16.311 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.605      ;
; 16.311 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.605      ;
; 16.311 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.605      ;
; 16.311 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.605      ;
; 16.311 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.605      ;
; 16.311 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.605      ;
; 16.369 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.250     ; 2.380      ;
; 16.411 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.253     ; 2.335      ;
; 16.541 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.375      ;
; 16.541 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.375      ;
; 16.541 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.375      ;
; 16.541 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.375      ;
; 16.541 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.375      ;
; 16.541 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.375      ;
; 16.541 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.375      ;
; 16.541 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.375      ;
; 16.541 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.375      ;
; 16.575 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.253     ; 2.171      ;
; 16.578 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.253     ; 2.168      ;
; 16.600 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.319      ;
; 16.600 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.319      ;
; 16.600 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.319      ;
; 16.600 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.319      ;
; 16.600 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.319      ;
; 16.600 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.319      ;
; 16.600 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.319      ;
; 16.600 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.319      ;
; 16.600 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.319      ;
; 16.602 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.317      ;
; 16.602 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.317      ;
; 16.602 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.317      ;
; 16.602 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.317      ;
; 16.602 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.317      ;
; 16.602 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.317      ;
; 16.602 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.317      ;
; 16.602 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.317      ;
; 16.602 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.317      ;
; 16.646 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.270      ;
; 16.646 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.270      ;
; 16.646 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.270      ;
; 16.646 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.270      ;
; 16.646 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.270      ;
; 16.646 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.270      ;
; 16.646 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.270      ;
; 16.646 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.270      ;
; 16.646 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.270      ;
; 16.663 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.253      ;
; 16.663 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.253      ;
; 16.663 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.253      ;
; 16.663 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.253      ;
; 16.663 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.253      ;
; 16.663 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.253      ;
; 16.663 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.253      ;
; 16.663 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.253      ;
; 16.663 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.253      ;
; 16.688 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.225      ;
; 16.688 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.225      ;
; 16.688 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.225      ;
; 16.688 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.225      ;
; 16.688 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.225      ;
; 16.688 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.225      ;
; 16.688 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.225      ;
; 16.688 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.225      ;
; 16.688 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.225      ;
; 16.736 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.253     ; 2.010      ;
; 16.739 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.250     ; 2.010      ;
; 16.739 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.253     ; 2.007      ;
; 16.741 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.250     ; 2.008      ;
; 16.811 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.105      ;
; 16.811 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.105      ;
; 16.811 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.105      ;
; 16.811 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.105      ;
; 16.811 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.105      ;
; 16.811 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.105      ;
; 16.811 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.105      ;
; 16.811 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.105      ;
; 16.811 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.105      ;
; 16.828 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.088      ;
; 16.828 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.088      ;
; 16.828 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.088      ;
; 16.828 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.088      ;
; 16.828 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.088      ;
; 16.828 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.088      ;
; 16.828 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.088      ;
; 16.828 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.088      ;
; 16.828 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.088      ;
; 16.832 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.087      ;
; 16.832 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.087      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 34.184 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.335     ; 5.480      ;
; 34.186 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.335     ; 5.478      ;
; 34.193 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.335     ; 5.471      ;
; 34.491 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.335     ; 5.173      ;
; 34.496 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.336     ; 5.167      ;
; 34.496 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.336     ; 5.167      ;
; 34.496 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.336     ; 5.167      ;
; 34.504 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.335     ; 5.160      ;
; 34.510 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.335     ; 5.154      ;
; 34.529 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.335     ; 5.135      ;
; 34.529 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.335     ; 5.135      ;
; 34.529 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.335     ; 5.135      ;
; 34.529 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.335     ; 5.135      ;
; 34.670 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.335     ; 4.994      ;
; 34.824 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.368     ; 4.807      ;
; 34.854 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.337     ; 4.808      ;
; 34.854 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.337     ; 4.808      ;
; 34.854 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.337     ; 4.808      ;
; 34.854 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.337     ; 4.808      ;
; 34.854 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.337     ; 4.808      ;
; 35.035 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.337     ; 4.627      ;
; 35.035 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.337     ; 4.627      ;
; 35.097 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.075     ; 4.858      ;
; 35.120 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.360     ; 4.519      ;
; 35.133 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.360     ; 4.506      ;
; 35.156 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.368     ; 4.475      ;
; 35.293 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.360     ; 4.346      ;
; 35.308 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.367     ; 4.324      ;
; 35.346 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.368     ; 4.285      ;
; 35.349 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.367     ; 4.283      ;
; 35.349 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.365     ; 4.285      ;
; 35.350 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.365     ; 4.284      ;
; 35.365 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.365     ; 4.269      ;
; 35.375 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.365     ; 4.259      ;
; 35.385 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.365     ; 4.249      ;
; 35.389 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.367     ; 4.243      ;
; 35.390 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.367     ; 4.242      ;
; 35.393 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.368     ; 4.238      ;
; 35.394 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.365     ; 4.240      ;
; 35.397 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.367     ; 4.235      ;
; 35.399 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.367     ; 4.233      ;
; 35.401 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.352     ; 4.246      ;
; 35.402 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.360     ; 4.237      ;
; 35.456 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.368     ; 4.175      ;
; 35.532 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.368     ; 4.099      ;
; 35.598 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.360     ; 4.041      ;
; 35.741 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.365     ; 3.893      ;
; 35.923 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.996      ;
; 35.923 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.996      ;
; 35.923 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.996      ;
; 35.923 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.996      ;
; 35.923 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.996      ;
; 35.923 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.996      ;
; 35.923 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.996      ;
; 35.923 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.996      ;
; 35.923 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.996      ;
; 35.923 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.996      ;
; 36.027 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.892      ;
; 36.027 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.892      ;
; 36.027 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.892      ;
; 36.027 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.892      ;
; 36.027 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.892      ;
; 36.027 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.892      ;
; 36.027 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.892      ;
; 36.027 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.892      ;
; 36.027 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.892      ;
; 36.027 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.892      ;
; 36.032 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.887      ;
; 36.032 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.887      ;
; 36.032 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.887      ;
; 36.032 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.887      ;
; 36.032 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.887      ;
; 36.032 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.887      ;
; 36.032 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.887      ;
; 36.032 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.887      ;
; 36.032 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.887      ;
; 36.032 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.887      ;
; 36.037 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.882      ;
; 36.037 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.882      ;
; 36.037 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.882      ;
; 36.037 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.882      ;
; 36.037 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.882      ;
; 36.037 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.882      ;
; 36.037 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.882      ;
; 36.037 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.882      ;
; 36.037 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.882      ;
; 36.037 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.882      ;
; 36.186 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.733      ;
; 36.186 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.733      ;
; 36.186 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.733      ;
; 36.186 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.733      ;
; 36.186 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.733      ;
; 36.186 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.733      ;
; 36.186 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.733      ;
; 36.186 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.733      ;
; 36.186 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.733      ;
; 36.186 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.733      ;
; 36.200 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.719      ;
; 36.200 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.719      ;
; 36.200 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.719      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 3.710      ;
; 46.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 3.034      ;
; 46.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 2.990      ;
; 46.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 2.942      ;
; 46.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 2.917      ;
; 47.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 2.691      ;
; 47.287 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 2.623      ;
; 47.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 2.583      ;
; 47.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 2.558      ;
; 47.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.096     ; 2.497      ;
; 47.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 2.463      ;
; 47.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 2.180      ;
; 47.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 2.124      ;
; 48.176 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 1.744      ;
; 48.299 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 1.635      ;
; 48.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.055     ; 1.595      ;
; 48.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 1.436      ;
; 49.091 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                     ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 0.829      ;
; 95.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.096      ;
; 95.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.096      ;
; 95.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.096      ;
; 95.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.096      ;
; 95.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.096      ;
; 95.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.020      ;
; 95.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.020      ;
; 95.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.020      ;
; 95.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.020      ;
; 95.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.020      ;
; 95.898 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.004      ;
; 95.898 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.004      ;
; 95.898 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.004      ;
; 95.898 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.004      ;
; 95.898 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.004      ;
; 95.924 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.978      ;
; 95.924 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.978      ;
; 95.924 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.978      ;
; 95.924 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.978      ;
; 95.924 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.978      ;
; 95.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.964      ;
; 95.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.964      ;
; 95.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.945      ;
; 96.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.858      ;
; 96.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.858      ;
; 96.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.858      ;
; 96.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.858      ;
; 96.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.858      ;
; 96.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.829      ;
; 96.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.829      ;
; 96.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.829      ;
; 96.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.829      ;
; 96.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.829      ;
; 96.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.839      ;
; 96.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.839      ;
; 96.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.839      ;
; 96.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.839      ;
; 96.121 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.770      ;
; 96.150 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.741      ;
; 96.150 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.741      ;
; 96.150 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.741      ;
; 96.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.733      ;
; 96.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.733      ;
; 96.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.733      ;
; 96.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.733      ;
; 96.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.733      ;
; 96.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.733      ;
; 96.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.733      ;
; 96.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.744      ;
; 96.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.744      ;
; 96.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.744      ;
; 96.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.744      ;
; 96.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.744      ;
; 96.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.757      ;
; 96.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.757      ;
; 96.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.714      ;
; 96.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.714      ;
; 96.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.714      ;
; 96.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.714      ;
; 96.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 3.612      ;
; 96.279 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.623      ;
; 96.279 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.623      ;
; 96.279 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.623      ;
; 96.279 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.623      ;
; 96.279 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.623      ;
; 96.290 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 3.600      ;
; 96.290 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 3.600      ;
; 96.290 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 3.600      ;
; 96.290 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 3.600      ;
; 96.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.622      ;
; 96.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 3.583      ;
; 96.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 3.583      ;
; 96.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 3.583      ;
; 96.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 3.575      ;
; 96.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 3.575      ;
; 96.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 3.575      ;
; 96.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 3.575      ;
; 96.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 3.575      ;
; 96.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 3.575      ;
; 96.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 3.575      ;
; 96.315 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 3.575      ;
; 96.315 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 3.575      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.265 ; nios_system:u0|nios_system_CPU:cpu|D_iw[27]                                                                                                                                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.399      ; 0.865      ;
; 0.298 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[5]                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.398      ; 0.897      ;
; 0.319 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_x_position[4]                                                                                                                        ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.399      ; 0.919      ;
; 0.319 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_x_position[5]                                                                                                                        ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.399      ; 0.919      ;
; 0.320 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[4]                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.402      ; 0.923      ;
; 0.321 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_x_position[3]                                                                                                                        ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.399      ; 0.921      ;
; 0.326 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[8]                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.398      ; 0.925      ;
; 0.326 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.402      ; 0.929      ;
; 0.328 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[2]                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.402      ; 0.931      ;
; 0.329 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_y_position[4]                                                                                                                        ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.399      ; 0.929      ;
; 0.331 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3]  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.402      ; 0.934      ;
; 0.332 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[6]                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.398      ; 0.931      ;
; 0.333 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[6]                                               ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.399      ; 0.933      ;
; 0.334 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[0]                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.404      ; 0.939      ;
; 0.335 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[0]                                               ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.399      ; 0.935      ;
; 0.336 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[3]                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.402      ; 0.939      ;
; 0.338 ; nios_system:u0|nios_system_CPU:cpu|D_iw[31]                                                                                                                                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.399      ; 0.938      ;
; 0.339 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_y_position[5]                                                                                                                        ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.399      ; 0.939      ;
; 0.342 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[2]                                               ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.399      ; 0.942      ;
; 0.343 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                           ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][90]                                                                                ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][90]                                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|reading_first_pixel_in_image                                                                                                                         ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|reading_first_pixel_in_image                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                                   ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                               ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                       ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_007|prev_request[1]                                                                                                                                          ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_007|prev_request[1]                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                               ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; nios_system:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                            ; nios_system:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                            ; nios_system:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][89]                                                                                ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|buffer_swap                                                                                                                                          ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|buffer_swap                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[0]                                                                                                                                                             ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[0]                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[1]                                                                                                                                                             ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[1]                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[2]                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_sdram_0:sdram_0|active_cs_n                                                                                                                                                            ; nios_system:u0|nios_system_sdram_0:sdram_0|active_cs_n                                                                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                    ; nios_system:u0|nios_system_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_sdram_0:sdram_0|refresh_request                                                                                                                                                        ; nios_system:u0|nios_system_sdram_0:sdram_0|refresh_request                                                                                                                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[6]                                                                  ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[6]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[5]                                                                  ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[5]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[4]                                                                  ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[4]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[3]                                                                  ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[3]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[2]                                                                  ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[2]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[1]                                                                  ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[1]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[0]                                                                  ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[0]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|control_reg[16]                                                                                                                              ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|control_reg[16]                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|clear_screen                                                                                                                                 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|clear_screen                                                                                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                  ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                  ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                 ; nios_system:u0|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_width_adapter:width_adapter|count[1]                                                                                                                                                 ; nios_system:u0|altera_merlin_width_adapter:width_adapter|count[1]                                                                                                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                  ; nios_system:u0|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                  ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                          ; nios_system:u0|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                   ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                  ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                           ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                  ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                       ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                       ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                         ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                    ; nios_system:u0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                           ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; nios_system:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                       ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                          ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                             ; nios_system:u0|nios_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                         ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                         ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                         ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                         ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                         ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                         ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                         ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|woverflow                                                                                                                                                          ; nios_system:u0|nios_system_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                         ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                         ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                         ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                         ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                         ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                          ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                          ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                          ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                          ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                          ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                          ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                          ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                          ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|D_iw[29]                                                                                                                                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.399      ; 0.944      ;
; 0.344 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                          ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                      ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.345 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.597      ;
; 0.346 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.597      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.633      ;
; 0.383 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.079      ; 0.633      ;
; 0.383 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.079      ; 0.633      ;
; 0.383 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.079      ; 0.633      ;
; 0.383 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.079      ; 0.633      ;
; 0.383 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.634      ;
; 0.384 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.079      ; 0.634      ;
; 0.385 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.079      ; 0.635      ;
; 0.387 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.079      ; 0.637      ;
; 0.402 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.654      ;
; 0.405 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.657      ;
; 0.408 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.660      ;
; 0.410 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.335      ; 0.946      ;
; 0.414 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.335      ; 0.950      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.666      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.666      ;
; 0.437 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.079      ; 0.687      ;
; 0.438 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.079      ; 0.688      ;
; 0.438 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.079      ; 0.688      ;
; 0.439 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.079      ; 0.689      ;
; 0.439 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.079      ; 0.689      ;
; 0.439 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.079      ; 0.689      ;
; 0.444 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.335      ; 0.980      ;
; 0.450 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.335      ; 0.986      ;
; 0.487 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.739      ;
; 0.500 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.752      ;
; 0.501 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.752      ;
; 0.501 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.752      ;
; 0.502 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.753      ;
; 0.502 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.753      ;
; 0.503 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.754      ;
; 0.504 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.755      ;
; 0.512 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.764      ;
; 0.523 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.775      ;
; 0.525 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.777      ;
; 0.537 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.788      ;
; 0.541 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.792      ;
; 0.541 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.792      ;
; 0.542 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.079      ; 0.792      ;
; 0.543 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.079      ; 0.793      ;
; 0.543 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.079      ; 0.793      ;
; 0.543 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.079      ; 0.793      ;
; 0.543 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.079      ; 0.793      ;
; 0.543 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.079      ; 0.793      ;
; 0.543 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.079      ; 0.793      ;
; 0.544 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.796      ;
; 0.553 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.335      ; 1.089      ;
; 0.554 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.806      ;
; 0.561 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.812      ;
; 0.583 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.834      ;
; 0.584 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.835      ;
; 0.585 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.836      ;
; 0.586 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.837      ;
; 0.588 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.839      ;
; 0.592 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.843      ;
; 0.594 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.845      ;
; 0.596 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.847      ;
; 0.599 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.850      ;
; 0.600 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.851      ;
; 0.600 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.851      ;
; 0.602 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.853      ;
; 0.604 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.855      ;
; 0.604 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.855      ;
; 0.604 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.855      ;
; 0.604 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.855      ;
; 0.605 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.856      ;
; 0.605 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.856      ;
; 0.606 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.857      ;
; 0.608 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.859      ;
; 0.608 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.860      ;
; 0.611 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.862      ;
; 0.613 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.864      ;
; 0.613 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.864      ;
; 0.616 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.867      ;
; 0.617 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 0.868      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.346 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.350 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.597      ;
; 0.357 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.357 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.357 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.608      ;
; 0.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.619      ;
; 0.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.627      ;
; 0.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.627      ;
; 0.383 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.633      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.633      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.634      ;
; 0.386 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.635      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.635      ;
; 0.386 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.635      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.636      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.636      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.636      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.635      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.635      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.635      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.637      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.636      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.638      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.640      ;
; 0.390 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.640      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.641      ;
; 0.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.642      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.642      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.642      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.643      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.642      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.642      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.644      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.645      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.648      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.649      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.650      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.652      ;
; 0.402 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.653      ;
; 0.403 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.653      ;
; 0.404 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.654      ;
; 0.404 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.654      ;
; 0.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.655      ;
; 0.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.655      ;
; 0.405 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.655      ;
; 0.405 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.655      ;
; 0.405 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.655      ;
; 0.410 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.661      ;
; 0.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.660      ;
; 0.412 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.663      ;
; 0.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.663      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.673      ;
; 0.454 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.455 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.705      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.752      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.751      ;
; 0.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.755      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.754      ;
; 0.510 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.760      ;
; 0.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.764      ;
; 0.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.766      ;
; 0.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.766      ;
; 0.521 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.771      ;
; 0.522 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.772      ;
; 0.523 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.773      ;
; 0.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.773      ;
; 0.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.777      ;
; 0.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.792      ;
; 0.543 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.792      ;
; 0.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.793      ;
; 0.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.793      ;
; 0.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.546 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.550 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 0.829      ;
; 0.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.800      ;
; 0.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.801      ;
; 0.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.803      ;
; 0.562 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.812      ;
; 0.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.823      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                               ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.371 ; snes_controller:CONTROLLER1|prescaler[17] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.625      ;
; 0.387 ; snes_controller:CONTROLLER1|snes_clock    ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.597      ;
; 0.579 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.833      ;
; 0.579 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.833      ;
; 0.581 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.835      ;
; 0.582 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.836      ;
; 0.582 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.836      ;
; 0.583 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.837      ;
; 0.585 ; snes_controller:CONTROLLER1|prescaler[16] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.839      ;
; 0.592 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.846      ;
; 0.593 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.847      ;
; 0.593 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.847      ;
; 0.594 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.848      ;
; 0.595 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.849      ;
; 0.596 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.850      ;
; 0.601 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.855      ;
; 0.605 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.859      ;
; 0.750 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.004      ;
; 0.757 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.011      ;
; 0.866 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.120      ;
; 0.867 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.121      ;
; 0.868 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.122      ;
; 0.869 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.123      ;
; 0.870 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.124      ;
; 0.871 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.125      ;
; 0.872 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.126      ;
; 0.873 ; snes_controller:CONTROLLER1|prescaler[16] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.127      ;
; 0.877 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.134      ;
; 0.878 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.132      ;
; 0.879 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.133      ;
; 0.881 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.135      ;
; 0.881 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.135      ;
; 0.881 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.135      ;
; 0.882 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.136      ;
; 0.882 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.136      ;
; 0.883 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.137      ;
; 0.884 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.138      ;
; 0.888 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.142      ;
; 0.888 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.145      ;
; 0.892 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.146      ;
; 0.895 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.149      ;
; 0.965 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.219      ;
; 0.967 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.221      ;
; 0.968 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.222      ;
; 0.976 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.230      ;
; 0.976 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.230      ;
; 0.977 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.231      ;
; 0.978 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.232      ;
; 0.979 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.233      ;
; 0.980 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.234      ;
; 0.980 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.234      ;
; 0.981 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.235      ;
; 0.981 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.235      ;
; 0.982 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.236      ;
; 0.987 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.241      ;
; 0.987 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.244      ;
; 0.988 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.242      ;
; 0.991 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.245      ;
; 0.991 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.245      ;
; 0.992 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.246      ;
; 0.992 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.246      ;
; 0.993 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.247      ;
; 0.994 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.248      ;
; 0.998 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.252      ;
; 0.998 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.255      ;
; 1.002 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.256      ;
; 1.005 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.259      ;
; 1.014 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.268      ;
; 1.043 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.297      ;
; 1.052 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.306      ;
; 1.075 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.329      ;
; 1.077 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.331      ;
; 1.078 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.332      ;
; 1.086 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.340      ;
; 1.087 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.341      ;
; 1.088 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.342      ;
; 1.090 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.344      ;
; 1.091 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.345      ;
; 1.091 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.345      ;
; 1.092 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.346      ;
; 1.094 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.351      ;
; 1.094 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.351      ;
; 1.097 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.354      ;
; 1.098 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.355      ;
; 1.101 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.355      ;
; 1.102 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.356      ;
; 1.102 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.356      ;
; 1.103 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.357      ;
; 1.104 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.358      ;
; 1.105 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.362      ;
; 1.108 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.365      ;
; 1.109 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.366      ;
; 1.115 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.369      ;
; 1.121 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.378      ;
; 1.150 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.407      ;
; 1.159 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.416      ;
; 1.185 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.439      ;
; 1.187 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.441      ;
; 1.196 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.450      ;
; 1.197 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.454      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 13.914 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[12]                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.070     ; 6.015      ;
; 13.914 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[28]                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.070     ; 6.015      ;
; 13.914 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[10]                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.070     ; 6.015      ;
; 13.914 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[26]                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.070     ; 6.015      ;
; 13.914 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[9]                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.070     ; 6.015      ;
; 13.914 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[25]                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.070     ; 6.015      ;
; 13.939 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[17]                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.059     ; 6.001      ;
; 13.939 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.059     ; 6.001      ;
; 13.939 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.059     ; 6.001      ;
; 13.942 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.043     ; 6.014      ;
; 13.944 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|command_ID_reg[4]                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.070     ; 5.985      ;
; 13.944 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|command_ID_reg[5]                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.070     ; 5.985      ;
; 14.114 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[15]                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.156      ; 5.973      ;
; 14.114 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[14]                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.156      ; 5.973      ;
; 14.114 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[13]                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.156      ; 5.973      ;
; 14.114 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[12]                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.156      ; 5.973      ;
; 14.114 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[11]                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.156      ; 5.973      ;
; 14.114 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[10]                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.156      ; 5.973      ;
; 14.114 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[9]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.156      ; 5.973      ;
; 14.114 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[8]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.156      ; 5.973      ;
; 14.114 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[7]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.156      ; 5.973      ;
; 14.114 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[6]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.156      ; 5.973      ;
; 14.114 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[5]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.156      ; 5.973      ;
; 14.114 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[4]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.156      ; 5.973      ;
; 14.114 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[3]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.156      ; 5.973      ;
; 14.114 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[2]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.156      ; 5.973      ;
; 14.114 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[1]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.156      ; 5.973      ;
; 14.114 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[0]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.156      ; 5.973      ;
; 14.150 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.243      ; 6.024      ;
; 14.150 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.243      ; 6.024      ;
; 14.150 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.243      ; 6.024      ;
; 14.150 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.243      ; 6.024      ;
; 14.150 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.243      ; 6.024      ;
; 14.150 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.243      ; 6.024      ;
; 14.150 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.243      ; 6.024      ;
; 14.150 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.243      ; 6.024      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.105     ; 5.608      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_DATA_START                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.105     ; 5.608      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[0]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[1]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[2]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[3]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[4]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[5]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[6]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[7]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[8]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[9]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[10]                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[11]                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[12]                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[13]                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[14]                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[15]                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[16]                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[2]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[3]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[4]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[5]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[6]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[7]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[8]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[9]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[10] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[11] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[12] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[13] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[14] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[15] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[1]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.615      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0]                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.104     ; 5.609      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[1]                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.104     ; 5.609      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[2]                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.104     ; 5.609      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[3]                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.104     ; 5.609      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[4]                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.104     ; 5.609      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[5]                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.104     ; 5.609      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[6]                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.104     ; 5.609      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[7]                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.104     ; 5.609      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[8]                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.104     ; 5.609      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[12]                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 5.600      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[13]                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 5.600      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[14]                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 5.600      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[15]                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 5.600      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[16]                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 5.600      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[17]                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 5.600      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[18]                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 5.600      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[19]                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 5.600      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[27]                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.102     ; 5.611      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[74]                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 5.600      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[75]                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 5.600      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[76]                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.102     ; 5.611      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[77]                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.102     ; 5.611      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[78]                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.102     ; 5.611      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|counter[0]                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.106     ; 5.607      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|counter[2]                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.106     ; 5.607      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|counter[3]                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.106     ; 5.607      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|counter[4]                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.106     ; 5.607      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|counter[5]                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.106     ; 5.607      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|counter[6]                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.106     ; 5.607      ;
; 14.286 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|counter[7]                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.106     ; 5.607      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 1.927      ;
; 47.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 1.927      ;
; 48.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 1.295      ;
; 97.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.362      ;
; 97.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.362      ;
; 97.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.362      ;
; 97.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.362      ;
; 97.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.362      ;
; 97.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.362      ;
; 97.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.362      ;
; 97.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.362      ;
; 97.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.362      ;
; 97.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.362      ;
; 97.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.362      ;
; 97.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.362      ;
; 97.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.362      ;
; 97.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.362      ;
; 97.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.362      ;
; 97.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.362      ;
; 97.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.334      ;
; 97.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.334      ;
; 97.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.334      ;
; 97.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.334      ;
; 97.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.334      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.905      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.905      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.927      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.927      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.927      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.905      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.905      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.905      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.905      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.905      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.905      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.905      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.905      ;
; 98.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.892      ;
; 98.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.892      ;
; 98.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.892      ;
; 98.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.892      ;
; 98.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.907      ;
; 98.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.907      ;
; 98.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.892      ;
; 98.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.892      ;
; 98.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.892      ;
; 98.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.892      ;
; 98.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.892      ;
; 98.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.892      ;
; 98.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.811      ;
; 98.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.680      ;
; 98.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.680      ;
; 98.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.680      ;
; 98.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.680      ;
; 98.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.680      ;
; 98.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.680      ;
; 98.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.680      ;
; 98.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.680      ;
; 98.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.680      ;
; 98.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.680      ;
; 98.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.680      ;
; 98.290 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.621      ;
; 98.290 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.621      ;
; 98.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.449      ;
; 98.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.449      ;
; 98.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.449      ;
; 98.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.449      ;
; 98.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.449      ;
; 98.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.449      ;
; 98.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.449      ;
; 98.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.438      ;
; 98.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.438      ;
; 98.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.438      ;
; 98.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.438      ;
; 98.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.438      ;
; 98.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.386      ;
; 98.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.386      ;
; 98.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.386      ;
; 98.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.386      ;
; 98.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.386      ;
; 98.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.386      ;
; 98.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.386      ;
; 98.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.386      ;
; 98.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.386      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.042  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.291      ;
; 1.042  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.291      ;
; 1.042  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.291      ;
; 1.042  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.291      ;
; 1.042  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.291      ;
; 1.042  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.291      ;
; 1.042  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.291      ;
; 1.042  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.291      ;
; 1.042  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.291      ;
; 1.092  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.342      ;
; 1.092  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.342      ;
; 1.092  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.342      ;
; 1.092  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.342      ;
; 1.092  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.342      ;
; 1.099  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.349      ;
; 1.099  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.349      ;
; 1.099  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.349      ;
; 1.099  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.349      ;
; 1.099  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.349      ;
; 1.099  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.349      ;
; 1.099  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.349      ;
; 1.248  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 1.526      ;
; 1.248  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 1.526      ;
; 1.322  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.585      ;
; 1.322  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.585      ;
; 1.322  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.585      ;
; 1.322  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.585      ;
; 1.322  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.585      ;
; 1.322  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.585      ;
; 1.322  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.585      ;
; 1.322  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.585      ;
; 1.322  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.585      ;
; 1.322  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.585      ;
; 1.322  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.585      ;
; 1.454  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.696      ;
; 1.539  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.807      ;
; 1.539  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.807      ;
; 1.539  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.807      ;
; 1.539  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.807      ;
; 1.539  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.807      ;
; 1.539  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.807      ;
; 1.539  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.807      ;
; 1.539  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.807      ;
; 1.539  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.807      ;
; 1.539  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.807      ;
; 1.540  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 1.824      ;
; 1.540  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 1.824      ;
; 1.550  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.818      ;
; 1.550  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.818      ;
; 1.550  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.818      ;
; 1.550  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.818      ;
; 1.550  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.818      ;
; 1.550  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.818      ;
; 1.550  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.818      ;
; 1.550  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.818      ;
; 1.550  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.818      ;
; 1.550  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.818      ;
; 1.552  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 1.844      ;
; 1.552  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 1.844      ;
; 1.552  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 1.844      ;
; 1.961  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.230      ;
; 1.961  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.230      ;
; 1.961  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.230      ;
; 1.961  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.230      ;
; 1.961  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.230      ;
; 1.968  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 2.260      ;
; 1.968  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 2.260      ;
; 1.968  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 2.260      ;
; 1.968  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 2.260      ;
; 1.968  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 2.260      ;
; 1.968  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 2.260      ;
; 1.968  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 2.260      ;
; 1.968  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 2.260      ;
; 1.968  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 2.260      ;
; 1.968  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 2.260      ;
; 1.968  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 2.260      ;
; 1.968  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 2.260      ;
; 1.968  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 2.260      ;
; 1.968  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 2.260      ;
; 1.968  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 2.260      ;
; 1.968  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 2.260      ;
; 50.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.075      ; 1.157      ;
; 51.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.119      ; 1.844      ;
; 51.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.119      ; 1.844      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 3.623 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.065      ; 3.859      ;
; 3.623 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[13]                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.065      ; 3.859      ;
; 3.623 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[27]                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.062      ; 3.856      ;
; 3.623 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[26]                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.062      ; 3.856      ;
; 3.623 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[25]                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.062      ; 3.856      ;
; 3.623 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[24]                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.062      ; 3.856      ;
; 3.623 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[23]                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.062      ; 3.856      ;
; 3.623 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[22]                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.062      ; 3.856      ;
; 3.623 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[21]                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.062      ; 3.856      ;
; 3.623 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[20]                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.062      ; 3.856      ;
; 3.623 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[19]                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.062      ; 3.856      ;
; 3.623 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[18]                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.062      ; 3.856      ;
; 3.623 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[8]                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.069      ; 3.863      ;
; 3.623 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[30]                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.066      ; 3.860      ;
; 3.623 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[29]                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.066      ; 3.860      ;
; 3.623 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[28]                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.066      ; 3.860      ;
; 3.623 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[31]                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.066      ; 3.860      ;
; 3.623 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[7]                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.069      ; 3.863      ;
; 3.623 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|R_ctrl_break                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.065      ; 3.859      ;
; 3.623 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.065      ; 3.859      ;
; 3.623 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_new_inst                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.066      ; 3.860      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.083      ; 3.878      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 3.838      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 3.838      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 3.838      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[9]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 3.849      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 3.838      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[9]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 3.837      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[10]                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 3.837      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[4]                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.066      ; 3.861      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|D_iw[9]                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 3.849      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[17]                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 3.849      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[17]                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 3.837      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[18]                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 3.849      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[19]                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 3.849      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[20]                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 3.845      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[21]                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 3.838      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[22]                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 3.845      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[24]                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 3.845      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|D_iw[24]                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 3.849      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[25]                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 3.837      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[26]                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 3.837      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[27]                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 3.845      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[28]                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 3.837      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[29]                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 3.845      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[11]                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 3.845      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][90]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.095      ; 3.890      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][90]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.095      ; 3.890      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:char_buffer_with_dma_avalon_char_control_slave_translator|read_latency_shift_reg[0]                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.075      ; 3.870      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.075      ; 3.870      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.075      ; 3.870      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[16]                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 3.838      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[11]                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 3.845      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][89]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.095      ; 3.890      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][89]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.095      ; 3.890      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.095      ; 3.890      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:pixel_buffer_dma_avalon_control_slave_translator|read_latency_shift_reg[0]                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.075      ; 3.870      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.083      ; 3.878      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.083      ; 3.878      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[15]                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 3.838      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|R_ctrl_ld_signed                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 3.845      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte3_data[7]                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.075      ; 3.870      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte2_data[7]                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.070      ; 3.865      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte1_data[7]                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.070      ; 3.865      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte0_data[7]                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.071      ; 3.866      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte3_data[6]                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.075      ; 3.870      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte3_data[5]                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.075      ; 3.870      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte3_data[4]                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.075      ; 3.870      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte3_data[3]                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.075      ; 3.870      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[27]                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.066      ; 3.861      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte3_data[2]                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.075      ; 3.870      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[25]                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.066      ; 3.861      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte3_data[1]                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.075      ; 3.870      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte3_data[0]                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.075      ; 3.870      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.071      ; 3.866      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte2_data[6]                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.070      ; 3.865      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.075      ; 3.870      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte2_data[5]                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.070      ; 3.865      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.071      ; 3.866      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte2_data[4]                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.070      ; 3.865      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.075      ; 3.870      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte2_data[3]                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.071      ; 3.866      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.071      ; 3.866      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte2_data[2]                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.070      ; 3.865      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.071      ; 3.866      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte2_data[1]                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.070      ; 3.865      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.071      ; 3.866      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte2_data[0]                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.070      ; 3.865      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.071      ; 3.866      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte1_data[6]                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.070      ; 3.865      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.075      ; 3.870      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte1_data[5]                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.070      ; 3.865      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.071      ; 3.866      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte1_data[4]                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.070      ; 3.865      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.075      ; 3.870      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte1_data[3]                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.070      ; 3.865      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.071      ; 3.866      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte1_data[2]                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.070      ; 3.865      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.071      ; 3.866      ;
; 3.624 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte1_data[1]                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.070      ; 3.865      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_csd_reg                                                                                                                        ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                                                                                                                        ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg                                                                                                                     ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[100]                                                                                                                                                                ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[33]                                                                                                                                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[35]                                                                                                                                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[36]                                                                                                                                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[4]                                                                                                                                                                  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[65]                                                                                                                                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[68]                                                                                                                                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[97]                                                                                                                                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[100]                                                                                                                                                                        ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[109]                                                                                                                                                                        ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[13]                                                                                                                                                                         ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[33]                                                                                                                                                                         ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[35]                                                                                                                                                                         ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[36]                                                                                                                                                                         ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[3]                                                                                                                                                                          ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[45]                                                                                                                                                                         ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[4]                                                                                                                                                                          ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[66]                                                                                                                                                                         ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[67]                                                                                                                                                                         ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[68]                                                                                                                                                                         ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[77]                                                                                                                                                                         ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[85]                                                                                                                                                                         ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[98]                                                                                                                                                                         ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[99]                                                                                                                                                                         ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[10]                                                                                                                                                                      ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[11]                                                                                                                                                                      ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[12]                                                                                                                                                                      ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[13]                                                                                                                                                                      ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[14]                                                                                                                                                                      ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[15]                                                                                                                                                                      ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[2]                                                                                                                                                                       ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[3]                                                                                                                                                                       ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[11]                                                                                                                                                                            ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[13]                                                                                                                                                                            ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[19]                                                                                                                                                                            ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[28]                                                                                                                                                                            ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[29]                                                                                                                                                                            ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[30]                                                                                                                                                                            ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[3]                                                                                                                                                                             ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register_valid                                                                                                                                                                          ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|auxiliary_status_reg[3]                                                                                                                                                                                                                        ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                                                                                                                                                                                                  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[29]                                                                                                                                                                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[4]                                                                                                                                                                                                  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jxuir                                                        ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|sync2_udr                                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|sync2_uir                                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|update_jdo_strobe                                            ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a0                                                                                                                                                                                         ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a1                                                                                                                                                                                         ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a2                                                                                                                                                                                         ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a3                                                                                                                                                                                         ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a4                                                                                                                                                                                         ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|parity9                                                                                                                                                                                            ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|sub_parity10a[0]                                                                                                                                                                                   ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0]                                                                                                                                                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1]                                                                                                                                                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2]                                                                                                                                                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3]                                                                                                                                                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4]                                                                                                                                                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5]                                                                                                                                                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6]                                                                                                                                                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7]                                                                                                                                                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                                                                                                                                                                                             ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                                                                                                                                                                                             ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                                                                                                                                                                                             ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                                                                                                                                                                                             ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                                                                                                                                                                                             ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[0]                                                                                                                                                                                                  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[1]                                                                                                                                                                                                  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[2]                                                                                                                                                                                                  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[3]                                                                                                                                                                                                  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[4]                                                                                                                                                                                                  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[5]                                                                                                                                                                                                  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[6]                                                                                                                                                                                                  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|wrptr_g[0]                                                                                                                                                                                                                     ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|wrptr_g[2]                                                                                                                                                                                                                     ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|wrptr_g[3]                                                                                                                                                                                                                     ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|wrptr_g[4]                                                                                                                                                                                                                     ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[0]                                                                                                                                                                                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[1]                                                                                                                                                                                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[2]                                                                                                                                                                                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[3]                                                                                                                                                                                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[4]                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+
; 9.625  ; 9.811        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                          ;
; 9.771  ; 9.771        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|snes_clock|clk                                      ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[1]                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[2]                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[3]                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[4]                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[5]                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[6]                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[7]                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[8]                        ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[14]                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[15]                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[16]                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[17]                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[9]                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[14]                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[15]                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[16]                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[17]                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[1]                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[2]                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[3]                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[4]                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[5]                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[6]                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[7]                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[8]                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[9]                        ;
; 9.824  ; 9.824        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|inclk[0]         ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                ;
; 9.829  ; 9.829        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                  ;
; 9.829  ; 9.829        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                    ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|observablevcoout ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[0]|clk                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[1]|clk                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[2]|clk                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[3]|clk                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[4]|clk                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[5]|clk                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[6]|clk                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[7]|clk                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[8]|clk                                    ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[10]|clk                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[11]|clk                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[12]|clk                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[13]|clk                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[14]|clk                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[15]|clk                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[16]|clk                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[17]|clk                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[9]|clk                                    ;
; 9.971  ; 10.189       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[0]|clk                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[10]|clk                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[11]|clk                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[12]|clk                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[13]|clk                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[14]|clk                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[15]|clk                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[16]|clk                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[17]|clk                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[1]|clk                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[2]|clk                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[3]|clk                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[4]|clk                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[5]|clk                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[6]|clk                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[7]|clk                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[8]|clk                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[9]|clk                                    ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]           ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1]           ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]           ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|observablevcoout ;
; 10.171 ; 10.171       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                  ;
; 10.171 ; 10.171       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                    ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                ;
; 10.176 ; 10.176       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|inclk[0]         ;
; 10.227 ; 10.227       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|snes_clock|clk                                      ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                        ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                        ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                       ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                       ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                       ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                       ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.623 ; 19.841       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                  ;
; 19.623 ; 19.841       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                  ;
; 19.623 ; 19.841       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                  ;
; 19.623 ; 19.841       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                  ;
; 19.623 ; 19.841       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                  ;
; 19.623 ; 19.841       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ;
; 19.623 ; 19.841       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ;
; 19.623 ; 19.841       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ;
; 19.623 ; 19.841       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ;
; 19.623 ; 19.841       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ;
; 19.623 ; 19.841       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ;
; 19.623 ; 19.841       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ;
; 19.623 ; 19.841       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                 ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                   ;
; 19.624 ; 19.842       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                           ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                           ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                           ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                           ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                           ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]  ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                         ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                         ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                          ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                          ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                          ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                          ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                        ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                        ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                        ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                        ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                             ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                              ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                              ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                              ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                              ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                              ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                              ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                              ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                              ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                              ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                              ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                            ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                               ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                          ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                         ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                         ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                         ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                         ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                         ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                         ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                          ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                          ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                          ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                          ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                          ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                          ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                          ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                        ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                        ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                        ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                              ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                         ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36] ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37] ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]  ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]  ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]  ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]  ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                               ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                               ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                               ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                               ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                              ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                              ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                              ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                              ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                          ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                          ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                          ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                          ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                     ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                     ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                     ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                     ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                     ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                         ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                         ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                         ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                         ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                         ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.467 ; 2.444 ; Rise       ; altera_reserved_tck                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 5.105 ; 5.079 ; Rise       ; altera_reserved_tck                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.253 ; 1.426 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.191 ; 1.364 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.191 ; 1.364 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.154 ; 1.327 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.154 ; 1.327 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.164 ; 1.337 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.174 ; 1.347 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.184 ; 1.357 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.164 ; 1.337 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.192 ; 1.365 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.208 ; 1.381 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.196 ; 1.369 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.216 ; 1.389 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.182 ; 1.355 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.209 ; 1.382 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.189 ; 1.362 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.184 ; 1.357 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.214 ; 1.387 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.192 ; 1.365 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.202 ; 1.375 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.192 ; 1.365 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.199 ; 1.372 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.199 ; 1.372 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.158 ; 1.331 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.178 ; 1.351 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.216 ; 1.389 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.246 ; 1.419 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.218 ; 1.391 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.248 ; 1.421 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.250 ; 1.423 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.243 ; 1.416 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.243 ; 1.416 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.253 ; 1.426 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 5.421 ; 5.876 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 5.416 ; 5.798 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 5.421 ; 5.876 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 4.940 ; 5.371 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 5.077 ; 5.511 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 5.087 ; 5.470 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 4.695 ; 5.046 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 4.702 ; 5.074 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 4.689 ; 5.041 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 4.465 ; 4.870 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 4.492 ; 4.902 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 4.745 ; 5.124 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 4.698 ; 5.044 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 5.047 ; 5.443 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 4.903 ; 5.315 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 4.978 ; 5.309 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 5.094 ; 5.466 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 4.853 ; 5.242 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 5.070 ; 5.511 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 4.794 ; 5.164 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 4.503 ; 4.916 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 4.340 ; 4.672 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 4.293 ; 4.654 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 4.483 ; 4.887 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 4.343 ; 4.690 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 4.470 ; 4.872 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 4.534 ; 4.862 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 4.523 ; 4.935 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 4.335 ; 4.660 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 4.664 ; 5.013 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 4.679 ; 5.011 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 4.539 ; 4.932 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 4.894 ; 5.291 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 8.596 ; 9.099 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 5.463 ; 5.858 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 5.463 ; 5.858 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.771  ; 0.717  ; Rise       ; altera_reserved_tck                                   ;
; altera_reserved_tms ; altera_reserved_tck ; -0.021 ; -0.095 ; Rise       ; altera_reserved_tck                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.540 ; -0.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.577 ; -0.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.577 ; -0.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.540 ; -0.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.540 ; -0.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.550 ; -0.722 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.560 ; -0.732 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.570 ; -0.742 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.550 ; -0.722 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.577 ; -0.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.595 ; -0.767 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.582 ; -0.754 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.602 ; -0.774 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.567 ; -0.739 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.595 ; -0.767 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.575 ; -0.747 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.570 ; -0.742 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.601 ; -0.773 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.578 ; -0.750 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.588 ; -0.760 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.578 ; -0.750 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.585 ; -0.757 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.585 ; -0.757 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.544 ; -0.716 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.564 ; -0.736 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.602 ; -0.774 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.631 ; -0.803 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.605 ; -0.777 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.634 ; -0.806 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.636 ; -0.808 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.630 ; -0.802 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.630 ; -0.802 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.640 ; -0.812 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; -3.517 ; -3.870 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; -4.597 ; -4.971 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; -4.598 ; -5.042 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; -4.139 ; -4.560 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; -4.270 ; -4.693 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; -4.279 ; -4.653 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; -3.902 ; -4.246 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; -3.909 ; -4.273 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; -3.899 ; -4.244 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; -3.681 ; -4.077 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; -3.708 ; -4.109 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; -3.951 ; -4.323 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; -3.905 ; -4.244 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; -4.241 ; -4.629 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; -4.104 ; -4.508 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; -4.174 ; -4.499 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; -4.286 ; -4.651 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; -4.055 ; -4.437 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; -4.262 ; -4.693 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; -3.998 ; -4.361 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; -3.718 ; -4.122 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; -3.564 ; -3.889 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; -3.517 ; -3.870 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; -3.698 ; -4.092 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; -3.565 ; -3.906 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; -3.687 ; -4.080 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; -3.747 ; -4.070 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; -3.740 ; -4.142 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; -3.559 ; -3.878 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; -3.874 ; -4.217 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; -3.889 ; -4.215 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; -3.756 ; -4.140 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; -4.097 ; -4.485 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -4.158 ; -4.503 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; -4.633 ; -5.011 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; -4.633 ; -5.011 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 17.994 ; 17.905 ; Fall       ; altera_reserved_tck                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 5.060  ; 4.609  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.302  ; 3.194  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.314  ; 3.206  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.281  ; 3.173  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.281  ; 3.173  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.248  ; 3.140  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.248  ; 3.140  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.268  ; 3.160  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.248  ; 3.140  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.233  ; 3.125  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.236  ; 3.128  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.276  ; 3.168  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 5.060  ; 4.609  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.226  ; 3.118  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.278  ; 3.170  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.278  ; 3.170  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.258  ; 3.150  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.298  ; 3.190  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.268  ; 3.160  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 5.069  ; 4.618  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.251  ; 3.143  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.251  ; 3.143  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.228  ; 3.120  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.228  ; 3.120  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.238  ; 3.130  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.248  ; 3.140  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.258  ; 3.150  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.238  ; 3.130  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.251  ; 3.143  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.233  ; 3.125  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.226  ; 3.118  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.246  ; 3.138  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.241  ; 3.133  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.253  ; 3.145  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.233  ; 3.125  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.258  ; 3.150  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.247  ; 3.139  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 5.069  ; 4.618  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.240  ; 3.132  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.230  ; 3.122  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.243  ; 3.135  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.243  ; 3.135  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.224  ; 3.116  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.244  ; 3.136  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.246  ; 3.138  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.317  ; 3.209  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.243  ; 3.135  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.314  ; 3.206  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.312  ; 3.204  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.278  ; 3.170  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.278  ; 3.170  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.288  ; 3.180  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.268  ; 3.160  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.236  ; 3.128  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.268  ; 3.160  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.262  ; 3.154  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.243  ; 3.135  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.306  ; 3.198  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.306  ; 3.198  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 7.795  ; 7.404  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 7.592  ; 7.121  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 4.868  ; 4.738  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 5.285  ; 5.065  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 5.044  ; 4.829  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 5.449  ; 5.307  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 5.063  ; 4.884  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 5.023  ; 4.836  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 7.597  ; 7.404  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 5.904  ; 5.692  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 5.175  ; 5.026  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 7.795  ; 7.146  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 5.721  ; 5.459  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 6.103  ; 5.838  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 7.494  ; 7.159  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 6.695  ; 6.342  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 7.609  ; 7.102  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 4.944  ; 4.887  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 5.041  ; 4.926  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 5.775  ; 5.471  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 7.464  ; 6.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 6.305  ; 5.985  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 7.464  ; 6.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 6.588  ; 6.281  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 5.589  ; 5.363  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 6.048  ; 5.852  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 5.941  ; 5.673  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 5.434  ; 5.271  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 4.296  ; 4.168  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 6.627  ; 6.129  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 5.190  ; 4.946  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 5.554  ; 5.341  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 6.163  ; 5.820  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 6.177  ; 5.830  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 5.324  ; 5.119  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 5.405  ; 5.223  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 5.892  ; 5.660  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 5.103  ; 4.921  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 5.406  ; 5.220  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 4.613  ; 4.477  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 4.782  ; 4.617  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 4.531  ; 4.382  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 4.774  ; 4.590  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 6.614  ; 6.109  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 4.493  ; 4.346  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 4.736  ; 4.570  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 4.761  ; 4.582  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 4.483  ; 4.323  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 4.550  ; 4.388  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 4.626  ; 4.493  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 4.593  ; 4.465  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 4.919  ; 4.788  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 4.826  ; 4.670  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 6.427  ; 6.250  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 5.437  ; 5.694  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 6.659  ; 6.849  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 6.659  ; 6.849  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 4.474  ; 4.320  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 4.878  ; 4.731  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 5.924  ; 5.686  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 5.554  ; 5.313  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 4.105  ; 3.959  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 5.554  ; 5.313  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 5.253  ; 5.019  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 5.268  ; 5.044  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 2.880  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 6.832  ; 6.430  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 5.347  ; 5.160  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 2.645  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.371 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.463 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 29.924 ; 29.499 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 26.691 ; 26.517 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 29.924 ; 29.499 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 29.747 ; 29.282 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 29.881 ; 29.434 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 26.760 ; 26.601 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 26.580 ; 26.358 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 26.689 ; 26.538 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 25.959 ; 25.874 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 28.375 ; 28.059 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.886 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 30.140 ; 29.663 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 29.292 ; 28.861 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 25.922 ; 25.836 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 26.052 ; 25.893 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 29.233 ; 28.911 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 26.917 ; 26.754 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 26.456 ; 26.392 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 30.140 ; 29.663 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 26.501 ; 26.355 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 26.184 ; 26.065 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 29.306 ; 28.887 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 28.980 ; 28.597 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 28.884 ; 28.516 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 28.670 ; 28.307 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 28.467 ; 28.132 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 26.037 ; 25.870 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 29.306 ; 28.887 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 27.080 ; 26.901 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 25.564 ; 25.453 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 27.514 ; 27.276 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.655 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 15.863 ; 15.800 ; Fall       ; altera_reserved_tck                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.758  ; 2.651  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.834  ; 2.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.846  ; 2.739  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.812  ; 2.705  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.812  ; 2.705  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.780  ; 2.673  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.780  ; 2.673  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.800  ; 2.693  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.780  ; 2.673  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.766  ; 2.659  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.768  ; 2.661  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.808  ; 2.701  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 4.592  ; 4.142  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.758  ; 2.651  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.790  ; 2.683  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.810  ; 2.703  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.790  ; 2.683  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.830  ; 2.723  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.800  ; 2.693  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.756  ; 2.649  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.783  ; 2.676  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.783  ; 2.676  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.760  ; 2.653  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.760  ; 2.653  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.770  ; 2.663  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.780  ; 2.673  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.790  ; 2.683  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.770  ; 2.663  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.782  ; 2.675  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.766  ; 2.659  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.758  ; 2.651  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.778  ; 2.671  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.772  ; 2.665  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.785  ; 2.678  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.765  ; 2.658  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.790  ; 2.683  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.780  ; 2.673  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 4.601  ; 4.151  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.772  ; 2.665  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.762  ; 2.655  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.775  ; 2.668  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.775  ; 2.668  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.756  ; 2.649  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.776  ; 2.669  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.778  ; 2.671  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.848  ; 2.741  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.776  ; 2.669  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.846  ; 2.739  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.844  ; 2.737  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.811  ; 2.704  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.811  ; 2.704  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.821  ; 2.714  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.768  ; 2.661  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.768  ; 2.661  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.800  ; 2.693  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 2.794  ; 2.687  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.776  ; 2.669  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.838  ; 2.731  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.838  ; 2.731  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 4.264  ; 4.135  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 6.879  ; 6.422  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 4.264  ; 4.135  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 4.664  ; 4.449  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 4.433  ; 4.223  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 4.822  ; 4.682  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 4.451  ; 4.275  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 4.413  ; 4.229  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 6.884  ; 6.695  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 5.259  ; 5.052  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 4.559  ; 4.412  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 7.147  ; 6.506  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 5.082  ; 4.827  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 5.450  ; 5.191  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 6.785  ; 6.459  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 6.017  ; 5.674  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 6.967  ; 6.463  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 4.336  ; 4.277  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 4.429  ; 4.315  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 5.135  ; 4.839  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 3.716  ; 3.589  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 5.645  ; 5.334  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 6.755  ; 6.304  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 5.915  ; 5.617  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 4.958  ; 4.736  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 5.398  ; 5.205  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 5.294  ; 5.033  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 4.808  ; 4.648  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 3.716  ; 3.589  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 6.026  ; 5.531  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 4.574  ; 4.337  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 4.924  ; 4.716  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 5.508  ; 5.175  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 5.521  ; 5.184  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 4.704  ; 4.503  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 4.780  ; 4.602  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 5.249  ; 5.023  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 4.493  ; 4.314  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 4.781  ; 4.599  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 4.021  ; 3.887  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 4.183  ; 4.020  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 3.941  ; 3.794  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 4.175  ; 3.994  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 6.012  ; 5.510  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 3.905  ; 3.759  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 4.138  ; 3.974  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 4.160  ; 3.984  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 3.895  ; 3.737  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 3.959  ; 3.800  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 4.032  ; 3.901  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 4.001  ; 3.874  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 4.315  ; 4.185  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 4.225  ; 4.072  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 5.462  ; 5.297  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 4.806  ; 5.056  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 5.981  ; 6.168  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 5.981  ; 6.168  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 3.885  ; 3.733  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 4.274  ; 4.128  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 5.279  ; 5.047  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 3.531  ; 3.387  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 3.531  ; 3.387  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 4.924  ; 4.688  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 4.635  ; 4.406  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 4.646  ; 4.428  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 2.363  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 6.150  ; 5.760  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 4.725  ; 4.541  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 2.133  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.798 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.890 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 25.312 ; 25.227 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 26.015 ; 25.844 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 29.119 ; 28.708 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 28.950 ; 28.500 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 29.078 ; 28.645 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 26.080 ; 25.923 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 25.909 ; 25.692 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 26.012 ; 25.863 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 25.312 ; 25.227 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 27.630 ; 27.323 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.370 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 25.276 ; 25.190 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 28.511 ; 28.093 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 25.276 ; 25.190 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 25.402 ; 25.245 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 28.455 ; 28.142 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 26.232 ; 26.071 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 25.789 ; 25.723 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 29.327 ; 28.865 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 25.832 ; 25.688 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 25.529 ; 25.411 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 24.932 ; 24.822 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 28.212 ; 27.841 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 28.119 ; 27.762 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 27.914 ; 27.562 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 27.719 ; 27.394 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 25.387 ; 25.222 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 28.525 ; 28.119 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 26.389 ; 26.213 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 24.932 ; 24.822 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 26.806 ; 26.574 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.144 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                              ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.118  ; 2.973  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.136  ; 2.991  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.136  ; 2.991  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.136  ; 2.991  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.118  ; 2.973  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.121  ; 2.976  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.121  ; 2.976  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.136  ; 2.991  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.128  ; 2.983  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.128  ; 2.983  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.122  ; 2.977  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.965  ; 4.466  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.125  ; 2.980  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.125  ; 2.980  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.128  ; 2.983  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.128  ; 2.983  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.139  ; 2.994  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.139  ; 2.994  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.121  ; 2.976  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.142  ; 2.997  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.118  ; 2.973  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.139  ; 2.994  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.137  ; 2.992  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.123  ; 2.978  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.123  ; 2.978  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.123  ; 2.978  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 9.104  ; 8.959  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 12.124 ; 11.979 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 12.420 ; 12.275 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 11.917 ; 11.772 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 11.481 ; 11.336 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 12.160 ; 12.015 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 10.974 ; 10.829 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 10.974 ; 10.829 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 9.104  ; 8.959  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 11.691 ; 11.192 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 10.175 ; 10.030 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 10.689 ; 10.544 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 10.689 ; 10.544 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 10.334 ; 10.189 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 10.225 ; 10.080 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 10.212 ; 10.067 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 10.575 ; 10.430 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 10.777 ; 10.632 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 11.489 ; 11.344 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 10.491 ; 10.346 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 10.538 ; 10.393 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 10.238 ; 10.093 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 9.526  ; 9.381  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 12.331 ; 11.832 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 10.238 ; 10.093 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 9.223  ; 9.078  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 9.401  ; 9.256  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 9.401  ; 9.256  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 9.751  ; 9.606  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 9.898  ; 9.753  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 9.898  ; 9.753  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 9.910  ; 9.765  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 9.910  ; 9.765  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 5.953  ; 5.808  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 6.493  ; 6.348  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 6.493  ; 6.348  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.654 ; 2.509 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.671 ; 2.526 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.671 ; 2.526 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.678 ; 2.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.678 ; 2.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.678 ; 2.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.678 ; 2.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.678 ; 2.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.678 ; 2.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.670 ; 2.525 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.654 ; 2.509 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.656 ; 2.511 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.656 ; 2.511 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.670 ; 2.525 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.663 ; 2.518 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.663 ; 2.518 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.678 ; 2.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.658 ; 2.513 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.500 ; 4.001 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.660 ; 2.515 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.660 ; 2.515 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.663 ; 2.518 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.663 ; 2.518 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.674 ; 2.529 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.674 ; 2.529 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.656 ; 2.511 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.676 ; 2.531 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.654 ; 2.509 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.674 ; 2.529 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.672 ; 2.527 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.659 ; 2.514 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.659 ; 2.514 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.659 ; 2.514 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 4.701 ; 4.556 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 7.600 ; 7.455 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 7.884 ; 7.739 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 7.402 ; 7.257 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 6.983 ; 6.838 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 7.635 ; 7.490 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 6.497 ; 6.352 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 6.497 ; 6.352 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 4.701 ; 4.556 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 7.260 ; 6.761 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 5.731 ; 5.586 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 6.224 ; 6.079 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 6.224 ; 6.079 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 5.884 ; 5.739 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 5.779 ; 5.634 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 5.767 ; 5.622 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 6.115 ; 5.970 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 6.110 ; 5.965 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 6.793 ; 6.648 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 5.836 ; 5.691 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 5.880 ; 5.735 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 5.592 ; 5.447 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 4.909 ; 4.764 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 7.675 ; 7.176 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 5.592 ; 5.447 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 4.712 ; 4.567 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 4.883 ; 4.738 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 4.883 ; 4.738 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 5.219 ; 5.074 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 5.360 ; 5.215 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 5.360 ; 5.215 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 5.372 ; 5.227 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 5.372 ; 5.227 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 5.109 ; 4.964 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 5.452 ; 5.307 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 5.452 ; 5.307 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                   ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.991     ; 3.136     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.009     ; 3.154     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.009     ; 3.154     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.009     ; 3.154     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.991     ; 3.136     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.994     ; 3.139     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.994     ; 3.139     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.009     ; 3.154     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.001     ; 3.146     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.001     ; 3.146     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.995     ; 3.140     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.484     ; 4.983     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.998     ; 3.143     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.998     ; 3.143     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.001     ; 3.146     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.001     ; 3.146     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.012     ; 3.157     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.012     ; 3.157     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.994     ; 3.139     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.015     ; 3.160     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.991     ; 3.136     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.012     ; 3.157     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.010     ; 3.155     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.996     ; 3.141     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.996     ; 3.141     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.996     ; 3.141     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 8.908     ; 9.053     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 11.578    ; 11.723    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 11.860    ; 12.005    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 11.402    ; 11.547    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 11.023    ; 11.168    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 11.607    ; 11.752    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 10.556    ; 10.701    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 10.556    ; 10.701    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 8.908     ; 9.053     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 11.053    ; 11.552    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 9.915     ; 10.060    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 10.377    ; 10.522    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 10.377    ; 10.522    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 10.089    ; 10.234    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 9.965     ; 10.110    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 9.958     ; 10.103    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 10.330    ; 10.475    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 10.388    ; 10.533    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 11.029    ; 11.174    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 10.143    ; 10.288    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 10.183    ; 10.328    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 9.910     ; 10.055    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 9.254     ; 9.399     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 11.629    ; 12.128    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 9.910     ; 10.055    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 9.030     ; 9.175     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 9.177     ; 9.322     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 9.177     ; 9.322     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 9.517     ; 9.662     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 9.706     ; 9.851     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 9.706     ; 9.851     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 9.719     ; 9.864     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 9.719     ; 9.864     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 5.832     ; 5.977     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 6.317     ; 6.462     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 6.317     ; 6.462     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.526     ; 2.671     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.543     ; 2.688     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.543     ; 2.688     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.542     ; 2.687     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.526     ; 2.671     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.528     ; 2.673     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.528     ; 2.673     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.542     ; 2.687     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.535     ; 2.680     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.535     ; 2.680     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.530     ; 2.675     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.018     ; 4.517     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.532     ; 2.677     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.532     ; 2.677     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.535     ; 2.680     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.535     ; 2.680     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.546     ; 2.691     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.546     ; 2.691     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.528     ; 2.673     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.548     ; 2.693     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.526     ; 2.671     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.546     ; 2.691     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.544     ; 2.689     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.531     ; 2.676     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.531     ; 2.676     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.531     ; 2.676     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 4.448     ; 4.593     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 7.012     ; 7.157     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 7.282     ; 7.427     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 6.842     ; 6.987     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 6.479     ; 6.624     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 7.040     ; 7.185     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 6.031     ; 6.176     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 6.031     ; 6.176     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 4.448     ; 4.593     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 6.569     ; 7.068     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 5.417     ; 5.562     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 5.860     ; 6.005     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 5.860     ; 6.005     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 5.584     ; 5.729     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 5.465     ; 5.610     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 5.458     ; 5.603     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 5.815     ; 5.960     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 5.704     ; 5.849     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 6.319     ; 6.464     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 5.468     ; 5.613     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 5.507     ; 5.652     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 5.245     ; 5.390     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 4.615     ; 4.760     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 6.954     ; 7.453     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 5.245     ; 5.390     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 4.469     ; 4.614     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 4.610     ; 4.755     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 4.610     ; 4.755     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 4.937     ; 5.082     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 5.118     ; 5.263     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 5.118     ; 5.263     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 5.131     ; 5.276     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 5.131     ; 5.276     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 4.983     ; 5.128     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 5.273     ; 5.418     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 5.273     ; 5.418     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 20
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.424 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                  ; Synchronization Node                                                                                                                                                                                                                                                                                                                 ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                     ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                           ; 38.424                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.217       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.207       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                     ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                           ; 38.427                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.219       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.208       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.045                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.214       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 18.865       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 17.966       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.212                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 19.216       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 18.864       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 18.132       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.279                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 19.087       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 19.216       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 17.976       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.514                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 19.212       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 18.862       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 18.440       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.536                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.214       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 19.061       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 18.261       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.592                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.217       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 18.932       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 18.443       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 57.058                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 19.217       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 19.093       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 18.748       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 57.519                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.216       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 19.099       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 19.204       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.828                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 39.216       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 37.391       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.221       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.932                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.045       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 37.666       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.221       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.425                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.067       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 38.015       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.343       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.451                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 39.216       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 38.014       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.221       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.481                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 38.732       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 38.528       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.221       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.565                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.062       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 38.160       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.343       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.634                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 38.866       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 38.425       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.343       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.794                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 38.916       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 38.535       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.343       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                    ; 197.266                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                            ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.218       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.048       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                     ; 197.680                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                        ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.218       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.462       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 13.433 ; 0.000         ;
; CLOCK_50                                              ; 17.942 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 37.108 ; 0.000         ;
; altera_reserved_tck                                   ; 48.235 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.090 ; 0.000         ;
; altera_reserved_tck                                   ; 0.176 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.176 ; 0.000         ;
; CLOCK_50                                              ; 0.183 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                          ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 16.369 ; 0.000         ;
; altera_reserved_tck                                   ; 49.188 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                          ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                   ; 0.546 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 2.172 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CLOCK_50                                              ; 9.290  ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 9.727  ; 0.000         ;
; CLOCK2_50                                             ; 16.000 ; 0.000         ;
; CLOCK3_50                                             ; 16.000 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 19.730 ; 0.000         ;
; altera_reserved_tck                                   ; 49.437 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 13.433 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.121     ; 6.433      ;
; 13.498 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.106     ; 6.383      ;
; 13.499 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.106     ; 6.382      ;
; 13.534 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 6.333      ;
; 13.539 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 6.328      ;
; 13.575 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.131     ; 6.281      ;
; 13.586 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.106     ; 6.295      ;
; 13.587 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.121     ; 6.279      ;
; 13.594 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 6.263      ;
; 13.595 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 6.262      ;
; 13.626 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.126     ; 6.235      ;
; 13.632 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[2]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.131     ; 6.224      ;
; 13.633 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 6.234      ;
; 13.634 ; nios_system:u0|nios_system_CPU:cpu|F_pc[21]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.106     ; 6.247      ;
; 13.651 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[17] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.072     ; 6.264      ;
; 13.651 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[2]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 6.206      ;
; 13.652 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[17] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.072     ; 6.263      ;
; 13.652 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[2]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 6.205      ;
; 13.675 ; nios_system:u0|nios_system_CPU:cpu|F_pc[21]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 6.192      ;
; 13.681 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[20] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.106     ; 6.200      ;
; 13.682 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 6.175      ;
; 13.682 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[20] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.106     ; 6.199      ;
; 13.688 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.073     ; 6.226      ;
; 13.689 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.114     ; 6.184      ;
; 13.708 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 6.166      ;
; 13.709 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 6.165      ;
; 13.713 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.114     ; 6.160      ;
; 13.720 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.072     ; 6.195      ;
; 13.721 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.072     ; 6.194      ;
; 13.722 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[21]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.121     ; 6.144      ;
; 13.729 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.131     ; 6.127      ;
; 13.730 ; nios_system:u0|nios_system_CPU:cpu|F_pc[21]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 6.127      ;
; 13.732 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 6.142      ;
; 13.733 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 6.141      ;
; 13.739 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[17] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.072     ; 6.176      ;
; 13.739 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[2]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 6.118      ;
; 13.745 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[16] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.093     ; 6.149      ;
; 13.761 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 6.106      ;
; 13.764 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[18]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.103     ; 6.120      ;
; 13.768 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.107     ; 6.112      ;
; 13.768 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 6.083      ;
; 13.769 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[20] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.106     ; 6.112      ;
; 13.770 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted             ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.126     ; 6.091      ;
; 13.771 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[15] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.101     ; 6.115      ;
; 13.786 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[2]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.131     ; 6.070      ;
; 13.787 ; nios_system:u0|nios_system_CPU:cpu|F_pc[21]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[17] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.072     ; 6.128      ;
; 13.787 ; nios_system:u0|nios_system_CPU:cpu|F_pc[21]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[2]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 6.070      ;
; 13.792 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[4]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.121     ; 6.074      ;
; 13.796 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 6.078      ;
; 13.800 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.126     ; 6.061      ;
; 13.802 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[9]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.100     ; 6.085      ;
; 13.808 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.072     ; 6.107      ;
; 13.811 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[4]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 6.056      ;
; 13.812 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[4]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 6.055      ;
; 13.817 ; nios_system:u0|nios_system_CPU:cpu|F_pc[21]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[20] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.106     ; 6.064      ;
; 13.818 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[19]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.103     ; 6.066      ;
; 13.820 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 6.054      ;
; 13.823 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.099     ; 6.065      ;
; 13.824 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.099     ; 6.064      ;
; 13.825 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[2]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 6.026      ;
; 13.827 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.111     ; 6.049      ;
; 13.834 ; nios_system:u0|nios_system_CPU:cpu|F_pc[17]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.118     ; 6.035      ;
; 13.834 ; nios_system:u0|nios_system_CPU:cpu|F_pc[19]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.111     ; 6.042      ;
; 13.842 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.073     ; 6.072      ;
; 13.843 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.114     ; 6.030      ;
; 13.844 ; nios_system:u0|nios_system_CPU:cpu|F_pc[21]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 6.030      ;
; 13.846 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[19] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.100     ; 6.041      ;
; 13.846 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[16] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.092     ; 6.049      ;
; 13.851 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[16] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.092     ; 6.044      ;
; 13.856 ; nios_system:u0|nios_system_CPU:cpu|F_pc[21]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.072     ; 6.059      ;
; 13.860 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.106     ; 6.021      ;
; 13.861 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.106     ; 6.020      ;
; 13.864 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[21]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.131     ; 5.992      ;
; 13.865 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[19] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.099     ; 6.023      ;
; 13.866 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[19] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.099     ; 6.022      ;
; 13.867 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.114     ; 6.006      ;
; 13.868 ; nios_system:u0|nios_system_CPU:cpu|F_pc[21]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 6.006      ;
; 13.870 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 5.997      ;
; 13.872 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[15] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.100     ; 6.015      ;
; 13.875 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.096     ; 6.016      ;
; 13.877 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[15] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.100     ; 6.010      ;
; 13.881 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.078     ; 6.028      ;
; 13.882 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.119     ; 5.986      ;
; 13.883 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[31] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.106     ; 5.998      ;
; 13.884 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[31] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.106     ; 5.997      ;
; 13.885 ; nios_system:u0|nios_system_CPU:cpu|d_read                                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.126     ; 5.976      ;
; 13.888 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[14]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 5.979      ;
; 13.893 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[20]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 5.974      ;
; 13.899 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[16] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.093     ; 5.995      ;
; 13.899 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[4]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 5.968      ;
; 13.903 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[24] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.096     ; 5.988      ;
; 13.903 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[9]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.099     ; 5.985      ;
; 13.903 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 5.954      ;
; 13.906 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.119     ; 5.962      ;
; 13.906 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[18]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 5.968      ;
; 13.908 ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[9]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.099     ; 5.980      ;
; 13.911 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.099     ; 5.977      ;
; 13.912 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted             ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 5.939      ;
; 13.916 ; nios_system:u0|nios_system_CPU:cpu|F_pc[17]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.104     ; 5.967      ;
; 13.921 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.125     ; 5.941      ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                               ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.942 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 1.232      ;
; 17.959 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.815     ; 1.213      ;
; 18.027 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.815     ; 1.145      ;
; 18.028 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.815     ; 1.144      ;
; 18.085 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.852      ;
; 18.085 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.852      ;
; 18.085 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.852      ;
; 18.085 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.852      ;
; 18.085 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.852      ;
; 18.085 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.852      ;
; 18.085 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.852      ;
; 18.085 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.852      ;
; 18.085 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.852      ;
; 18.090 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.847      ;
; 18.090 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.847      ;
; 18.090 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.847      ;
; 18.090 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.847      ;
; 18.090 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.847      ;
; 18.090 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.847      ;
; 18.090 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.847      ;
; 18.090 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.847      ;
; 18.090 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.847      ;
; 18.112 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 1.062      ;
; 18.116 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.815     ; 1.056      ;
; 18.117 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.815     ; 1.055      ;
; 18.117 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 1.057      ;
; 18.175 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.815     ; 0.997      ;
; 18.175 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.815     ; 0.997      ;
; 18.205 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.732      ;
; 18.205 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.732      ;
; 18.205 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.732      ;
; 18.205 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.732      ;
; 18.205 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.732      ;
; 18.205 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.732      ;
; 18.205 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.732      ;
; 18.205 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.732      ;
; 18.205 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.732      ;
; 18.232 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 0.942      ;
; 18.258 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.679      ;
; 18.258 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.679      ;
; 18.258 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.679      ;
; 18.258 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.679      ;
; 18.258 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.679      ;
; 18.258 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.679      ;
; 18.258 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.679      ;
; 18.258 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.679      ;
; 18.258 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.679      ;
; 18.260 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.679      ;
; 18.260 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.679      ;
; 18.260 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.679      ;
; 18.260 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.679      ;
; 18.260 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.679      ;
; 18.260 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.679      ;
; 18.260 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.679      ;
; 18.260 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.679      ;
; 18.260 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.679      ;
; 18.265 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.674      ;
; 18.265 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.674      ;
; 18.265 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.674      ;
; 18.265 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.674      ;
; 18.265 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.674      ;
; 18.265 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.674      ;
; 18.265 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.674      ;
; 18.265 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.674      ;
; 18.265 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.674      ;
; 18.275 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.662      ;
; 18.275 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.662      ;
; 18.275 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.662      ;
; 18.275 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.662      ;
; 18.275 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.662      ;
; 18.275 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.662      ;
; 18.275 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.662      ;
; 18.275 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.662      ;
; 18.275 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.662      ;
; 18.285 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 0.889      ;
; 18.296 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 0.878      ;
; 18.296 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 0.878      ;
; 18.301 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.634      ;
; 18.301 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.634      ;
; 18.301 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.634      ;
; 18.301 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.634      ;
; 18.301 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.634      ;
; 18.301 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.634      ;
; 18.301 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.634      ;
; 18.301 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.634      ;
; 18.301 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.634      ;
; 18.312 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.625      ;
; 18.312 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.625      ;
; 18.312 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.625      ;
; 18.312 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.625      ;
; 18.312 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.625      ;
; 18.312 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.625      ;
; 18.312 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.625      ;
; 18.312 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.625      ;
; 18.312 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.625      ;
; 18.321 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.616      ;
; 18.321 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.616      ;
; 18.321 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.616      ;
; 18.321 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.616      ;
; 18.321 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.616      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 37.108 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.192     ; 2.687      ;
; 37.110 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.192     ; 2.685      ;
; 37.114 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.192     ; 2.681      ;
; 37.280 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.192     ; 2.515      ;
; 37.286 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.192     ; 2.509      ;
; 37.288 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.192     ; 2.507      ;
; 37.288 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.192     ; 2.507      ;
; 37.288 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.192     ; 2.507      ;
; 37.289 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.192     ; 2.506      ;
; 37.289 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.192     ; 2.506      ;
; 37.289 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.192     ; 2.506      ;
; 37.289 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.192     ; 2.506      ;
; 37.292 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.192     ; 2.503      ;
; 37.351 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.225     ; 2.411      ;
; 37.366 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.192     ; 2.429      ;
; 37.483 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.195     ; 2.309      ;
; 37.483 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.195     ; 2.309      ;
; 37.483 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.195     ; 2.309      ;
; 37.483 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.195     ; 2.309      ;
; 37.483 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.195     ; 2.309      ;
; 37.547 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.217     ; 2.223      ;
; 37.549 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.414      ;
; 37.554 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.217     ; 2.216      ;
; 37.562 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.195     ; 2.230      ;
; 37.565 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.225     ; 2.197      ;
; 37.585 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.195     ; 2.207      ;
; 37.603 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.217     ; 2.167      ;
; 37.636 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.224     ; 2.127      ;
; 37.641 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.225     ; 2.121      ;
; 37.643 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.222     ; 2.122      ;
; 37.644 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.224     ; 2.119      ;
; 37.649 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.222     ; 2.116      ;
; 37.655 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.222     ; 2.110      ;
; 37.663 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.222     ; 2.102      ;
; 37.666 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.222     ; 2.099      ;
; 37.678 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.222     ; 2.087      ;
; 37.685 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.224     ; 2.078      ;
; 37.692 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.224     ; 2.071      ;
; 37.696 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.224     ; 2.067      ;
; 37.698 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.210     ; 2.079      ;
; 37.708 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.225     ; 2.054      ;
; 37.708 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.217     ; 2.062      ;
; 37.709 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.224     ; 2.054      ;
; 37.721 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.225     ; 2.041      ;
; 37.780 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.161      ;
; 37.780 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.161      ;
; 37.780 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.161      ;
; 37.780 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.161      ;
; 37.780 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.161      ;
; 37.780 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.161      ;
; 37.780 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.161      ;
; 37.780 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.161      ;
; 37.780 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.161      ;
; 37.780 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.161      ;
; 37.781 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.225     ; 1.981      ;
; 37.800 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.217     ; 1.970      ;
; 37.847 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.094      ;
; 37.847 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.094      ;
; 37.847 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.094      ;
; 37.847 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.094      ;
; 37.847 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.094      ;
; 37.847 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.094      ;
; 37.847 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.094      ;
; 37.847 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.094      ;
; 37.847 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.094      ;
; 37.847 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.094      ;
; 37.897 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.222     ; 1.868      ;
; 37.909 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.032      ;
; 37.909 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.032      ;
; 37.909 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.032      ;
; 37.909 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.032      ;
; 37.909 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.032      ;
; 37.909 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.032      ;
; 37.909 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.032      ;
; 37.909 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.032      ;
; 37.909 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.032      ;
; 37.909 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.032      ;
; 37.911 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.030      ;
; 37.911 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.030      ;
; 37.911 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.030      ;
; 37.911 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.030      ;
; 37.911 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.030      ;
; 37.911 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.030      ;
; 37.911 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.030      ;
; 37.911 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.030      ;
; 37.911 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.030      ;
; 37.911 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.030      ;
; 37.940 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.001      ;
; 37.940 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.001      ;
; 37.940 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.001      ;
; 37.940 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.001      ;
; 37.940 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.001      ;
; 37.940 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.001      ;
; 37.940 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.001      ;
; 37.940 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.001      ;
; 37.940 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.001      ;
; 37.940 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 2.001      ;
; 37.942 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 1.999      ;
; 37.942 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 1.999      ;
; 37.942 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 1.999      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.235 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 2.050      ;
; 48.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.297      ; 1.684      ;
; 48.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 1.638      ;
; 48.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.297      ; 1.613      ;
; 48.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.297      ; 1.552      ;
; 48.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 1.479      ;
; 48.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 1.393      ;
; 48.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 1.368      ;
; 48.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.297      ; 1.361      ;
; 48.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 1.359      ;
; 48.938 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 1.340      ;
; 49.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 1.221      ;
; 49.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 1.120      ;
; 49.355 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 0.941      ;
; 49.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 0.914      ;
; 49.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.330      ; 0.886      ;
; 49.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 0.805      ;
; 49.849 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                     ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 0.444      ;
; 97.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.207      ;
; 97.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.207      ;
; 97.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.207      ;
; 97.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.207      ;
; 97.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.207      ;
; 97.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.194      ;
; 97.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.194      ;
; 97.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.194      ;
; 97.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.194      ;
; 97.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.194      ;
; 97.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.146      ;
; 97.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.146      ;
; 97.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.146      ;
; 97.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.146      ;
; 97.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.146      ;
; 97.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.132      ;
; 97.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.132      ;
; 97.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.132      ;
; 97.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.132      ;
; 97.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.132      ;
; 97.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.141      ;
; 97.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.139      ;
; 97.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.139      ;
; 97.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.098      ;
; 97.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.098      ;
; 97.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.098      ;
; 97.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.098      ;
; 97.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.098      ;
; 97.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.091      ;
; 97.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.097      ;
; 97.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.097      ;
; 97.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.097      ;
; 97.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.097      ;
; 97.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.071      ;
; 97.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.071      ;
; 97.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.070      ;
; 97.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.064      ;
; 97.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.053      ;
; 97.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.053      ;
; 97.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.053      ;
; 97.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.053      ;
; 97.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.029      ;
; 97.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.029      ;
; 97.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.029      ;
; 97.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.029      ;
; 97.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.029      ;
; 97.898 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.026      ;
; 97.898 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.026      ;
; 97.898 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.026      ;
; 97.898 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.026      ;
; 97.898 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.026      ;
; 97.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.999      ;
; 97.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.006      ;
; 97.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.006      ;
; 97.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.006      ;
; 97.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.006      ;
; 97.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.006      ;
; 97.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.006      ;
; 97.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.997      ;
; 97.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.997      ;
; 97.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.997      ;
; 97.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.997      ;
; 97.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.006      ;
; 97.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.006      ;
; 97.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.976      ;
; 97.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.976      ;
; 97.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.976      ;
; 97.938 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.975      ;
; 97.938 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.975      ;
; 97.938 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.975      ;
; 97.938 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.975      ;
; 97.938 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.975      ;
; 97.938 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.975      ;
; 97.938 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.975      ;
; 97.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.993      ;
; 97.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.935      ;
; 97.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.935      ;
; 97.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.935      ;
; 97.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.961      ;
; 97.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.936      ;
; 97.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.936      ;
; 97.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.936      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.090 ; nios_system:u0|nios_system_CPU:cpu|D_iw[27]                                                                                                                                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.232      ; 0.426      ;
; 0.109 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[5]                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.231      ; 0.444      ;
; 0.122 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[8]                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.231      ; 0.457      ;
; 0.126 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[6]                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.231      ; 0.461      ;
; 0.130 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.235      ; 0.469      ;
; 0.130 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[4]                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.234      ; 0.468      ;
; 0.132 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_x_position[4]                                                                                                                        ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.230      ; 0.466      ;
; 0.133 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_x_position[3]                                                                                                                        ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.230      ; 0.467      ;
; 0.133 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_x_position[5]                                                                                                                        ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.230      ; 0.467      ;
; 0.133 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3]  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.235      ; 0.472      ;
; 0.136 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_y_position[4]                                                                                                                        ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.230      ; 0.470      ;
; 0.136 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[2]                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.234      ; 0.474      ;
; 0.138 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[6]                                               ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.230      ; 0.472      ;
; 0.138 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[0]                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.232      ; 0.474      ;
; 0.140 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_y_position[5]                                                                                                                        ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.230      ; 0.474      ;
; 0.140 ; nios_system:u0|nios_system_CPU:cpu|D_iw[31]                                                                                                                                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.232      ; 0.476      ;
; 0.141 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[0]                                               ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.230      ; 0.475      ;
; 0.141 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[21]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.239      ; 0.484      ;
; 0.142 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[3]                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.234      ; 0.480      ;
; 0.143 ; nios_system:u0|nios_system_CPU:cpu|D_iw[29]                                                                                                                                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.232      ; 0.479      ;
; 0.144 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.235      ; 0.483      ;
; 0.145 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[2]                                               ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.230      ; 0.479      ;
; 0.146 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[6]                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.232      ; 0.482      ;
; 0.149 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_y_position[3]                                                                                                                        ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.230      ; 0.483      ;
; 0.149 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[2]                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.232      ; 0.485      ;
; 0.150 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[4]                                               ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.230      ; 0.484      ;
; 0.150 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[13]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.232      ; 0.486      ;
; 0.151 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[7]                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.232      ; 0.487      ;
; 0.151 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[1]                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.234      ; 0.489      ;
; 0.152 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[10]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.232      ; 0.488      ;
; 0.152 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[0]                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.234      ; 0.490      ;
; 0.154 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[4]                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.232      ; 0.490      ;
; 0.155 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1]  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.235      ; 0.494      ;
; 0.156 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[3]                                               ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.230      ; 0.490      ;
; 0.157 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2]  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.235      ; 0.496      ;
; 0.161 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[3]                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.232      ; 0.497      ;
; 0.163 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[9]                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.232      ; 0.499      ;
; 0.164 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5]  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.235      ; 0.503      ;
; 0.166 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[1]                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.232      ; 0.502      ;
; 0.168 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[12]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.232      ; 0.504      ;
; 0.170 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[5]                                               ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.230      ; 0.504      ;
; 0.170 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.220      ; 0.494      ;
; 0.173 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                           ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|reading_first_pixel_in_image                                                                                                                         ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|reading_first_pixel_in_image                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                               ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                               ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][89]                                                                                ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][90]                                                                                ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][90]                                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[6]                                                                  ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[6]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[5]                                                                  ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[5]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[4]                                                                  ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[4]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[3]                                                                  ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[3]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|control_reg[16]                                                                                                                              ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|control_reg[16]                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|clear_screen                                                                                                                                 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|clear_screen                                                                                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                                   ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                       ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_007|prev_request[1]                                                                                                                                          ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_007|prev_request[1]                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; nios_system:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                            ; nios_system:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                            ; nios_system:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                  ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                  ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                 ; nios_system:u0|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_merlin_width_adapter:width_adapter|count[1]                                                                                                                                                 ; nios_system:u0|altera_merlin_width_adapter:width_adapter|count[1]                                                                                                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                  ; nios_system:u0|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                  ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                          ; nios_system:u0|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                   ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                  ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                           ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                  ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                         ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                    ; nios_system:u0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                           ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; nios_system:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                       ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                          ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|buffer_swap                                                                                                                                          ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|buffer_swap                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                             ; nios_system:u0|nios_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                         ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                         ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                         ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                         ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|woverflow                                                                                                                                                          ; nios_system:u0|nios_system_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                         ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                         ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                         ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                          ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                          ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                          ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                          ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                          ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                          ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.176 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.184 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.185 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.313      ;
; 0.186 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.315      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.316      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.315      ;
; 0.188 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.317      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.317      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.318      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.319      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.319      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.319      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.319      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.320      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.319      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.321      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.323      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.324      ;
; 0.195 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.324      ;
; 0.196 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.325      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.324      ;
; 0.196 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.325      ;
; 0.196 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.325      ;
; 0.196 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.325      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.326      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.325      ;
; 0.197 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.326      ;
; 0.197 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.326      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.327      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.328      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.328      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.329      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.329      ;
; 0.201 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.330      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.331      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.332      ;
; 0.203 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.332      ;
; 0.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.337      ;
; 0.238 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.367      ;
; 0.239 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.368      ;
; 0.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.375      ;
; 0.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.376      ;
; 0.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.375      ;
; 0.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.377      ;
; 0.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.378      ;
; 0.251 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.380      ;
; 0.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.381      ;
; 0.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.384      ;
; 0.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.384      ;
; 0.259 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.388      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.388      ;
; 0.259 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.388      ;
; 0.260 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.409      ;
; 0.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.389      ;
; 0.261 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.389      ;
; 0.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.390      ;
; 0.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.390      ;
; 0.263 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.391      ;
; 0.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.394      ;
; 0.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.396      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.405      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.397      ;
; 0.269 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.418      ;
; 0.271 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.400      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.176 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.177 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.307      ;
; 0.182 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.312      ;
; 0.183 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.045      ; 0.312      ;
; 0.183 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.045      ; 0.312      ;
; 0.183 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.313      ;
; 0.184 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.192      ; 0.480      ;
; 0.184 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.314      ;
; 0.185 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.192      ; 0.481      ;
; 0.186 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.316      ;
; 0.201 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.192      ; 0.497      ;
; 0.204 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.335      ;
; 0.204 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.335      ;
; 0.207 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.338      ;
; 0.213 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.343      ;
; 0.213 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.343      ;
; 0.214 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.344      ;
; 0.214 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.344      ;
; 0.214 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.344      ;
; 0.215 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.345      ;
; 0.216 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.346      ;
; 0.216 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.346      ;
; 0.234 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.192      ; 0.530      ;
; 0.245 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.376      ;
; 0.245 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.375      ;
; 0.246 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.377      ;
; 0.246 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.376      ;
; 0.247 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.377      ;
; 0.248 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.378      ;
; 0.248 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.378      ;
; 0.248 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.378      ;
; 0.253 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.384      ;
; 0.253 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.384      ;
; 0.257 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.192      ; 0.553      ;
; 0.258 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.389      ;
; 0.259 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.391      ;
; 0.259 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.390      ;
; 0.259 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.389      ;
; 0.259 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.389      ;
; 0.259 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.389      ;
; 0.260 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.391      ;
; 0.260 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.390      ;
; 0.260 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.045      ; 0.389      ;
; 0.260 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.390      ;
; 0.261 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.045      ; 0.390      ;
; 0.261 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.392      ;
; 0.265 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.396      ;
; 0.269 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.400      ;
; 0.291 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.421      ;
; 0.292 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.422      ;
; 0.293 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.423      ;
; 0.294 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.424      ;
; 0.295 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.425      ;
; 0.295 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.425      ;
; 0.295 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.425      ;
; 0.296 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.426      ;
; 0.296 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.426      ;
; 0.296 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.426      ;
; 0.296 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.426      ;
; 0.296 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.426      ;
; 0.296 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.426      ;
; 0.298 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.192      ; 0.594      ;
; 0.299 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.429      ;
; 0.299 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.429      ;
; 0.300 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.430      ;
; 0.300 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.430      ;
; 0.301 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.431      ;
; 0.301 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.431      ;
; 0.301 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.431      ;
; 0.302 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.432      ;
; 0.303 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.433      ;
; 0.303 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.433      ;
; 0.304 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.434      ;
; 0.304 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 0.434      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                               ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.183 ; snes_controller:CONTROLLER1|prescaler[17] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.317      ;
; 0.201 ; snes_controller:CONTROLLER1|snes_clock    ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.307      ;
; 0.286 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.420      ;
; 0.288 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.422      ;
; 0.288 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.422      ;
; 0.288 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.422      ;
; 0.289 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.423      ;
; 0.290 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.424      ;
; 0.290 ; snes_controller:CONTROLLER1|prescaler[16] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.424      ;
; 0.295 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.429      ;
; 0.295 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.429      ;
; 0.295 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.429      ;
; 0.295 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.429      ;
; 0.296 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.430      ;
; 0.296 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.430      ;
; 0.299 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.433      ;
; 0.300 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.434      ;
; 0.361 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.495      ;
; 0.366 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.500      ;
; 0.435 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.569      ;
; 0.437 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.571      ;
; 0.438 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.572      ;
; 0.444 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.578      ;
; 0.444 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.578      ;
; 0.444 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.578      ;
; 0.446 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.580      ;
; 0.446 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.580      ;
; 0.447 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.581      ;
; 0.448 ; snes_controller:CONTROLLER1|prescaler[16] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.582      ;
; 0.448 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.582      ;
; 0.448 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.582      ;
; 0.449 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.583      ;
; 0.449 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.583      ;
; 0.450 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.584      ;
; 0.451 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.587      ;
; 0.451 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.585      ;
; 0.454 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.588      ;
; 0.454 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.588      ;
; 0.454 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.590      ;
; 0.457 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.591      ;
; 0.457 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.591      ;
; 0.498 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.632      ;
; 0.500 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.634      ;
; 0.501 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.635      ;
; 0.501 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.635      ;
; 0.503 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.637      ;
; 0.504 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.638      ;
; 0.507 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.641      ;
; 0.507 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.641      ;
; 0.507 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.641      ;
; 0.510 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.644      ;
; 0.510 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.644      ;
; 0.511 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.645      ;
; 0.512 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.646      ;
; 0.512 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.646      ;
; 0.513 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.647      ;
; 0.514 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.648      ;
; 0.514 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.648      ;
; 0.515 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.649      ;
; 0.515 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.649      ;
; 0.515 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.649      ;
; 0.516 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.650      ;
; 0.517 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.653      ;
; 0.519 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.653      ;
; 0.520 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.656      ;
; 0.520 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.654      ;
; 0.520 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.654      ;
; 0.522 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.656      ;
; 0.523 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.657      ;
; 0.523 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.657      ;
; 0.564 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.698      ;
; 0.566 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.700      ;
; 0.567 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.701      ;
; 0.567 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.701      ;
; 0.569 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.703      ;
; 0.573 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.707      ;
; 0.573 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.707      ;
; 0.575 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.711      ;
; 0.576 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.710      ;
; 0.576 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.710      ;
; 0.576 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.712      ;
; 0.578 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.714      ;
; 0.578 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.712      ;
; 0.578 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.712      ;
; 0.579 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.713      ;
; 0.579 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.715      ;
; 0.581 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.715      ;
; 0.582 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.716      ;
; 0.583 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.719      ;
; 0.583 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.719      ;
; 0.584 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.720      ;
; 0.586 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.722      ;
; 0.586 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.720      ;
; 0.586 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.722      ;
; 0.587 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.723      ;
; 0.589 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.723      ;
; 0.630 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.764      ;
; 0.632 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.766      ;
; 0.633 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.767      ;
; 0.637 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.773      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 16.369 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[12]                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.037     ; 3.581      ;
; 16.369 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[28]                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.037     ; 3.581      ;
; 16.369 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[10]                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.037     ; 3.581      ;
; 16.369 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[26]                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.037     ; 3.581      ;
; 16.369 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[9]                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.037     ; 3.581      ;
; 16.369 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[25]                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.037     ; 3.581      ;
; 16.382 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[17]                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.027     ; 3.578      ;
; 16.383 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.026     ; 3.578      ;
; 16.383 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.026     ; 3.578      ;
; 16.388 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 3.589      ;
; 16.389 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|command_ID_reg[4]                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.036     ; 3.562      ;
; 16.389 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|command_ID_reg[5]                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.036     ; 3.562      ;
; 16.515 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[15]                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.080      ; 3.520      ;
; 16.515 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[14]                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.080      ; 3.520      ;
; 16.515 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[13]                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.080      ; 3.520      ;
; 16.515 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[12]                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.080      ; 3.520      ;
; 16.515 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[11]                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.080      ; 3.520      ;
; 16.515 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[10]                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.080      ; 3.520      ;
; 16.515 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[9]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.080      ; 3.520      ;
; 16.515 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[8]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.080      ; 3.520      ;
; 16.515 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[7]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.080      ; 3.520      ;
; 16.515 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[6]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.080      ; 3.520      ;
; 16.515 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[5]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.080      ; 3.520      ;
; 16.515 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[4]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.080      ; 3.520      ;
; 16.515 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[3]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.080      ; 3.520      ;
; 16.515 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[2]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.080      ; 3.520      ;
; 16.515 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[1]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.080      ; 3.520      ;
; 16.515 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[0]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.080      ; 3.520      ;
; 16.530 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.153      ; 3.578      ;
; 16.530 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.153      ; 3.578      ;
; 16.530 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.153      ; 3.578      ;
; 16.530 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.153      ; 3.578      ;
; 16.530 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.153      ; 3.578      ;
; 16.530 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.153      ; 3.578      ;
; 16.530 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.153      ; 3.578      ;
; 16.530 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.153      ; 3.578      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[0]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.352      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[1]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.352      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[2]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.352      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[3]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.352      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[4]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.352      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[5]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.352      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[6]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.352      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[12]                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.352      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[13]                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.352      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[14]                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.352      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[15]                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.352      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[16]                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.352      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[2]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.352      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[3]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.352      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[4]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.352      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[5]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.352      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[11] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.352      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[12] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.352      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[13] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.352      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[14] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.352      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[15] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.352      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[1]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.352      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[27]                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.069     ; 3.348      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[76]                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.069     ; 3.348      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[77]                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.069     ; 3.348      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[78]                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.069     ; 3.348      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|keep_reading_bits                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.066     ; 3.351      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[44]                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.069     ; 3.348      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[93]                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.069     ; 3.348      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[94]                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.069     ; 3.348      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[95]                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.069     ; 3.348      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[96]                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.069     ; 3.348      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[97]                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.069     ; 3.348      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[98]                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.069     ; 3.348      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[99]                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.069     ; 3.348      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[100]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.069     ; 3.348      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[101]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.069     ; 3.348      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[102]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.069     ; 3.348      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[97]                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.069     ; 3.348      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[0]                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.352      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[1]                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.352      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[2]                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.352      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[3]                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.352      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[6]                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.352      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[7]                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.352      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BEGIN                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.066     ; 3.351      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_PROCESSING_DELAY      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.352      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BUSY                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.066     ; 3.351      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[4]                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.352      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[5]                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.352      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BUSY_END              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.066     ; 3.351      ;
; 16.570 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BEGIN_DEASSERT        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.066     ; 3.351      ;
; 16.571 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[7]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.064     ; 3.352      ;
; 16.571 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[8]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.064     ; 3.352      ;
; 16.571 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[9]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.064     ; 3.352      ;
; 16.571 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[10]                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.064     ; 3.352      ;
; 16.571 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[11]                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.064     ; 3.352      ;
; 16.571 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[6]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.064     ; 3.352      ;
; 16.571 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[7]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.064     ; 3.352      ;
; 16.571 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[8]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.064     ; 3.352      ;
; 16.571 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[9]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.064     ; 3.352      ;
; 16.571 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[10] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.064     ; 3.352      ;
; 16.571 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0]                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.070     ; 3.346      ;
; 16.571 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[1]                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.070     ; 3.346      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 1.111      ;
; 49.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 1.111      ;
; 49.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 0.707      ;
; 98.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.392      ;
; 98.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.392      ;
; 98.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.392      ;
; 98.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.392      ;
; 98.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.392      ;
; 98.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.392      ;
; 98.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.392      ;
; 98.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.392      ;
; 98.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.392      ;
; 98.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.392      ;
; 98.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.392      ;
; 98.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.392      ;
; 98.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.392      ;
; 98.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.392      ;
; 98.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.392      ;
; 98.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.392      ;
; 98.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.381      ;
; 98.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.381      ;
; 98.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.381      ;
; 98.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.381      ;
; 98.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.381      ;
; 98.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.094      ;
; 98.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.094      ;
; 98.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.094      ;
; 98.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.094      ;
; 98.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.094      ;
; 98.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.094      ;
; 98.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.094      ;
; 98.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.094      ;
; 98.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.094      ;
; 98.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.094      ;
; 98.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.111      ;
; 98.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.111      ;
; 98.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.111      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.085      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.085      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.085      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.085      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.101      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.101      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.085      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.085      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.085      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.085      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.085      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.085      ;
; 98.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.029      ;
; 99.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.954      ;
; 99.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.954      ;
; 99.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.954      ;
; 99.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.954      ;
; 99.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.954      ;
; 99.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.954      ;
; 99.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.954      ;
; 99.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.954      ;
; 99.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.954      ;
; 99.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.954      ;
; 99.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.954      ;
; 99.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 0.913      ;
; 99.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 0.913      ;
; 99.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.812      ;
; 99.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.812      ;
; 99.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.812      ;
; 99.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.812      ;
; 99.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.812      ;
; 99.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.812      ;
; 99.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.812      ;
; 99.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.801      ;
; 99.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.801      ;
; 99.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.801      ;
; 99.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.801      ;
; 99.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.801      ;
; 99.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.763      ;
; 99.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.763      ;
; 99.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.763      ;
; 99.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.763      ;
; 99.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.763      ;
; 99.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.763      ;
; 99.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.763      ;
; 99.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.763      ;
; 99.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.763      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.546  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.675      ;
; 0.546  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.675      ;
; 0.546  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.675      ;
; 0.546  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.675      ;
; 0.546  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.675      ;
; 0.546  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.675      ;
; 0.546  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.675      ;
; 0.546  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.675      ;
; 0.546  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.675      ;
; 0.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.684      ;
; 0.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.684      ;
; 0.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.684      ;
; 0.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.684      ;
; 0.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.684      ;
; 0.560  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.689      ;
; 0.560  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.689      ;
; 0.560  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.689      ;
; 0.560  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.689      ;
; 0.560  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.689      ;
; 0.560  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.689      ;
; 0.560  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.689      ;
; 0.657  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.805      ;
; 0.657  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.805      ;
; 0.694  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.836      ;
; 0.694  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.836      ;
; 0.694  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.836      ;
; 0.694  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.836      ;
; 0.694  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.836      ;
; 0.694  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.836      ;
; 0.694  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.836      ;
; 0.694  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.836      ;
; 0.694  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.836      ;
; 0.694  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.836      ;
; 0.694  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.836      ;
; 0.756  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.876      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.968      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.968      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.968      ;
; 0.808  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.946      ;
; 0.808  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.946      ;
; 0.808  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.946      ;
; 0.808  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.946      ;
; 0.808  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.946      ;
; 0.808  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.946      ;
; 0.808  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.946      ;
; 0.808  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.946      ;
; 0.808  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.946      ;
; 0.808  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.946      ;
; 0.813  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.968      ;
; 0.813  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.968      ;
; 0.815  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.953      ;
; 0.815  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.953      ;
; 0.815  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.953      ;
; 0.815  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.953      ;
; 0.815  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.953      ;
; 0.815  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.953      ;
; 0.815  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.953      ;
; 0.815  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.953      ;
; 0.815  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.953      ;
; 0.815  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.953      ;
; 1.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.208      ;
; 1.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.208      ;
; 1.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.208      ;
; 1.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.208      ;
; 1.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.208      ;
; 1.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.208      ;
; 1.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.208      ;
; 1.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.208      ;
; 1.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.208      ;
; 1.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.208      ;
; 1.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.208      ;
; 1.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.208      ;
; 1.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.208      ;
; 1.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.208      ;
; 1.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.208      ;
; 1.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.208      ;
; 1.051  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.200      ;
; 1.051  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.200      ;
; 1.051  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.200      ;
; 1.051  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.200      ;
; 1.051  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.200      ;
; 50.121 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.398      ; 0.623      ;
; 50.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.432      ; 0.968      ;
; 50.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.432      ; 0.968      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[15]                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 2.297      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[16]                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 2.297      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[17]                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 2.297      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[19]                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 2.304      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[23]                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 2.304      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[24]                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 2.304      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 2.304      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 2.306      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 2.306      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 2.306      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 2.306      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 2.306      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 2.306      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|count[1]                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 2.306      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 2.306      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 2.306      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 2.306      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 2.306      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:char_buffer_with_dma_avalon_char_buffer_slave_translator|read_latency_shift_reg[0]                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 2.306      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 2.306      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 2.306      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[0]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 2.306      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 2.306      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 2.306      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 2.306      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 2.306      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][90]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.060      ; 2.316      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][90]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.060      ; 2.316      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[21]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 2.306      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 2.306      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 2.306      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[16]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 2.306      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[8]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 2.306      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 2.306      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][89]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.060      ; 2.316      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][89]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.060      ; 2.316      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.060      ; 2.316      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 2.306      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 2.306      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte3_data[7]                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 2.298      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte3_data[6]                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 2.298      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte3_data[5]                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 2.298      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte3_data[4]                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 2.298      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte3_data[3]                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 2.298      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte3_data[2]                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 2.298      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte3_data[1]                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 2.298      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 2.299      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte3_data[0]                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 2.298      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[20]                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 2.299      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 2.299      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[14]                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 2.299      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|D_valid                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 2.306      ;
; 2.172 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|i_read                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.050      ; 2.306      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 2.306      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:char_buffer_with_dma_avalon_char_buffer_slave_translator|waitrequest_reset_override                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.046      ; 2.303      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_byteenable[0]                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.284      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_byteenable[2]                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.284      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 2.306      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[3]                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 2.298      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[4]                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.297      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[5]                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.297      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[6]                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.297      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[5]                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 2.302      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[2]                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.297      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[1]                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.297      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[2]                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.296      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[8]                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.288      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[8]                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.296      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[6]                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 2.302      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[7]                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.296      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|D_iw[19]                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.283      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[20]                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.288      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|D_iw[20]                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.283      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[12]                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 2.298      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src1[14]                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 2.278      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src1[15]                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 2.278      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src1[16]                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 2.278      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src1[18]                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 2.278      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 2.300      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[24]                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.288      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 2.300      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 2.300      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|D_iw[29]                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.283      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|D_iw[30]                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.283      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|D_iw[31]                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.283      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[16]                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 2.302      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[15]                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 2.302      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[9]                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.296      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[10]                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 2.298      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src1[13]                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 2.278      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[13]                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 2.302      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.046      ; 2.303      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9]                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.046      ; 2.303      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][47]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.046      ; 2.303      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_agent:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.046      ; 2.303      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_agent:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.046      ; 2.303      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][10]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.046      ; 2.303      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_agent:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.046      ; 2.303      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.044      ; 2.301      ;
; 2.173 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.044      ; 2.301      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+
; 9.290  ; 9.474        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                          ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[14]                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[15]                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[16]                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[17]                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[9]                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[1]                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[2]                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[3]                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[4]                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[5]                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[6]                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[7]                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[8]                        ;
; 9.449  ; 9.449        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|inclk[0]         ;
; 9.464  ; 9.464        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                  ;
; 9.464  ; 9.464        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                    ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]           ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1]           ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]           ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|observablevcoout ;
; 9.469  ; 9.469        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|snes_clock|clk                                      ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[10]|clk                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[11]|clk                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[12]|clk                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[13]|clk                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[14]|clk                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[15]|clk                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[16]|clk                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[17]|clk                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[9]|clk                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[0]|clk                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[1]|clk                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[2]|clk                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[3]|clk                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[4]|clk                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[5]|clk                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[6]|clk                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[7]|clk                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[8]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[1]                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[2]                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[3]                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[4]                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[5]                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[6]                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[7]                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[8]                        ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[14]                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[15]                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[16]                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[17]                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[9]                        ;
; 10.309 ; 10.525       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                          ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[0]|clk                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[1]|clk                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[2]|clk                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[3]|clk                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[4]|clk                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[5]|clk                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[6]|clk                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[7]|clk                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[8]|clk                                    ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[10]|clk                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[11]|clk                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[12]|clk                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[13]|clk                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[14]|clk                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[15]|clk                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[16]|clk                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[17]|clk                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[9]|clk                                    ;
; 10.530 ; 10.530       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|snes_clock|clk                                      ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]           ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1]           ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]           ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|observablevcoout ;
; 10.536 ; 10.536       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                  ;
; 10.536 ; 10.536       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                    ;
; 10.547 ; 10.547       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|inclk[0]         ;
; 10.551 ; 10.551       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                        ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                        ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                       ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                       ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                       ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                       ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.727 ; 9.957        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 9.727 ; 9.957        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|ram_block1a3~portb_datain_reg0                                                                                                                                               ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[104]                                                                                                                                         ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[125]                                                                                                                                         ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[29]                                                                                                                                          ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[33]                                                                                                                                          ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[40]                                                                                                                                          ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[61]                                                                                                                                          ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[65]                                                                                                                                          ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[72]                                                                                                                                          ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[8]                                                                                                                                           ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[93]                                                                                                                                          ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[97]                                                                                                                                          ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[104]                                                                                                                                                 ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[125]                                                                                                                                                 ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[29]                                                                                                                                                  ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[40]                                                                                                                                                  ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[61]                                                                                                                                                  ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[72]                                                                                                                                                  ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[8]                                                                                                                                                   ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[93]                                                                                                                                                  ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[0]                                                                                                                                                          ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[12]                                                                                                                                                         ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[14]                                                                                                                                                         ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[15]                                                                                                                                                         ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[20]                                                                                                                                                         ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[22]                                                                                                                                                         ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[23]                                                                                                                                                         ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[28]                                                                                                                                                         ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[30]                                                                                                                                                         ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[31]                                                                                                                                                         ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[4]                                                                                                                                                          ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[6]                                                                                                                                                          ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[7]                                                                                                                                                          ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[4]                                                                                                                                                      ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[0]                                                                                                                                                           ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[10]                                                                                                                                                          ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[11]                                                                                                                                                          ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[12]                                                                                                                                                          ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[13]                                                                                                                                                          ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[14]                                                                                                                                                          ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[15]                                                                                                                                                          ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[1]                                                                                                                                                           ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[2]                                                                                                                                                           ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[3]                                                                                                                                                           ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[4]                                                                                                                                                           ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[5]                                                                                                                                                           ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[6]                                                                                                                                                           ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[7]                                                                                                                                                           ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[8]                                                                                                                                                           ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[9]                                                                                                                                                           ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                                                                                                                                                                           ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[4]                                                                                                                                                                           ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|q_a[3]                                                                                                                                                                       ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|q_b[3]                                                                                                                                                                       ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                               ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|ram_block1a2~portb_datain_reg0                                                                                                                                               ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|ram_block1a4~portb_datain_reg0                                                                                                                                               ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|ram_block1a6~portb_datain_reg0                                                                                                                                               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|last_command_id[0]                                                                                                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|last_command_id[1]                                                                                                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|last_command_id[2]                                                                                                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|last_command_id[3]                                                                                                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|last_command_id[4]                                                                                                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|last_command_id[5]                                                                                                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|last_command_sent_was_CMD55                                                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[31]                                                                                                  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[32]                                                                                                  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[33]                                                                                                  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[34]                                                                                                  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[35]                                                                                                  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[36]                                                                                                  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[37]                                                                                                  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                                                                                                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_csd_reg                                                                                                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                                                                                                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_rca_reg                                                                                                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg                                                                                              ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~portb_we_reg       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                                                                                                              ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                                                                                                              ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                                                                                                              ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                                                                                                              ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                                                                                                              ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                                                                                                              ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                                                                                                              ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                                                                                                              ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                                                                                                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                                                                                                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                                                                                                    ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                                                                                                   ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                                                                                                              ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                                                                                                                   ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY                                                                                                                   ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY_END                                                                                                               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_DATA_START                                                                                                             ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_DEASSERT                                                                                                               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_REQUEST                                                                                                                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_AWAIT_USER_COMMAND                                                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ;
; 19.730 ; 19.960       ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                 ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                   ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.437 ; 49.653       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ;
; 49.437 ; 49.653       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                               ;
; 49.438 ; 49.654       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                               ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                     ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                     ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                     ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                     ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                    ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                    ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                    ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                    ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                           ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                           ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                           ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                           ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                           ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[8]                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                  ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                  ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                     ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                     ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                     ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                     ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                     ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                 ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                 ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                 ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                 ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                 ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                              ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                              ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                              ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                              ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                              ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]                                                        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]                                                        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.900 ; 1.351 ; Rise       ; altera_reserved_tck                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 2.106 ; 2.614 ; Rise       ; altera_reserved_tck                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 0.808 ; 1.355 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 0.745 ; 1.292 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 0.745 ; 1.292 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 0.709 ; 1.256 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 0.709 ; 1.256 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 0.719 ; 1.266 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 0.729 ; 1.276 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 0.739 ; 1.286 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 0.719 ; 1.266 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 0.746 ; 1.293 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 0.762 ; 1.309 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 0.750 ; 1.297 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 0.770 ; 1.317 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 0.736 ; 1.283 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 0.764 ; 1.311 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 0.744 ; 1.291 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 0.740 ; 1.287 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 0.769 ; 1.316 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 0.746 ; 1.293 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 0.756 ; 1.303 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 0.746 ; 1.293 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 0.754 ; 1.301 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 0.754 ; 1.301 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 0.713 ; 1.260 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 0.733 ; 1.280 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 0.770 ; 1.317 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 0.801 ; 1.348 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 0.772 ; 1.319 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 0.803 ; 1.350 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 0.804 ; 1.351 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 0.798 ; 1.345 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 0.798 ; 1.345 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 0.808 ; 1.355 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 3.265 ; 4.192 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 3.251 ; 4.142 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 3.265 ; 4.192 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 3.001 ; 3.872 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 3.092 ; 3.970 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 3.048 ; 3.905 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 2.799 ; 3.624 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 2.851 ; 3.676 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 2.817 ; 3.647 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 2.703 ; 3.520 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 2.730 ; 3.559 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 2.879 ; 3.709 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 2.806 ; 3.630 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 3.029 ; 3.895 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 2.989 ; 3.836 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 2.962 ; 3.805 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 3.066 ; 3.920 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 2.935 ; 3.790 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 3.095 ; 3.978 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 2.887 ; 3.728 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 2.746 ; 3.575 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 2.624 ; 3.402 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 2.602 ; 3.388 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 2.705 ; 3.531 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 2.620 ; 3.409 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 2.718 ; 3.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 2.701 ; 3.510 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 2.756 ; 3.585 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 2.623 ; 3.397 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 2.810 ; 3.622 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 2.815 ; 3.622 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 2.775 ; 3.588 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 2.953 ; 3.821 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 5.072 ; 5.782 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 3.329 ; 4.238 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 3.329 ; 4.238 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.671  ; 0.291  ; Rise       ; altera_reserved_tck                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 0.412  ; 0.044  ; Rise       ; altera_reserved_tck                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.442 ; -0.989 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.479 ; -1.026 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.479 ; -1.026 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.442 ; -0.989 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.442 ; -0.989 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.452 ; -0.999 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.462 ; -1.009 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.472 ; -1.019 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.452 ; -0.999 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.480 ; -1.027 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.497 ; -1.044 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.484 ; -1.031 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.504 ; -1.051 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.470 ; -1.017 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.498 ; -1.045 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.478 ; -1.025 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.473 ; -1.020 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.503 ; -1.050 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.480 ; -1.027 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.490 ; -1.037 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.480 ; -1.027 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.488 ; -1.035 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.488 ; -1.035 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.446 ; -0.993 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.466 ; -1.013 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.504 ; -1.051 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.534 ; -1.081 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.507 ; -1.054 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.536 ; -1.083 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.538 ; -1.085 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.532 ; -1.079 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.532 ; -1.079 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.542 ; -1.089 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; -2.233 ; -3.013 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; -2.859 ; -3.740 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; -2.869 ; -3.784 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; -2.618 ; -3.480 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; -2.704 ; -3.573 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; -2.662 ; -3.510 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; -2.422 ; -3.240 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; -2.473 ; -3.291 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; -2.441 ; -3.263 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; -2.330 ; -3.139 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; -2.356 ; -3.178 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; -2.500 ; -3.323 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; -2.428 ; -3.245 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; -2.644 ; -3.500 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; -2.606 ; -3.445 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; -2.579 ; -3.413 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; -2.681 ; -3.526 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; -2.555 ; -3.400 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; -2.706 ; -3.579 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; -2.508 ; -3.340 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; -2.371 ; -3.193 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; -2.255 ; -3.028 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; -2.233 ; -3.013 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; -2.330 ; -3.149 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; -2.251 ; -3.034 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; -2.346 ; -3.153 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; -2.327 ; -3.130 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; -2.383 ; -3.204 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; -2.256 ; -3.025 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; -2.434 ; -3.239 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; -2.439 ; -3.239 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; -2.402 ; -3.207 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; -2.573 ; -3.431 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -2.634 ; -3.482 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; -2.933 ; -3.825 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; -2.933 ; -3.825 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.126 ; 11.124 ; Fall       ; altera_reserved_tck                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.306  ; 3.003  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.853  ; 1.789  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.865  ; 1.801  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.831  ; 1.767  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.831  ; 1.767  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.799  ; 1.735  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.799  ; 1.735  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.818  ; 1.754  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.798  ; 1.734  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.784  ; 1.720  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.787  ; 1.723  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.828  ; 1.764  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.306  ; 3.003  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.776  ; 1.712  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.830  ; 1.766  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.830  ; 1.766  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.809  ; 1.745  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.850  ; 1.786  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.820  ; 1.756  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.315  ; 3.012  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.802  ; 1.738  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.802  ; 1.738  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.779  ; 1.715  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.779  ; 1.715  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.789  ; 1.725  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.799  ; 1.735  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.809  ; 1.745  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.789  ; 1.725  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.801  ; 1.737  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.784  ; 1.720  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.777  ; 1.713  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.797  ; 1.733  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.791  ; 1.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.803  ; 1.739  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.783  ; 1.719  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.808  ; 1.744  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.798  ; 1.734  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.315  ; 3.012  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.791  ; 1.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.781  ; 1.717  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.793  ; 1.729  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.793  ; 1.729  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.775  ; 1.711  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.795  ; 1.731  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.797  ; 1.733  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.867  ; 1.803  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.794  ; 1.730  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.865  ; 1.801  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.863  ; 1.799  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.829  ; 1.765  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.829  ; 1.765  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.839  ; 1.775  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.818  ; 1.754  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.786  ; 1.722  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.818  ; 1.754  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.812  ; 1.748  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.794  ; 1.730  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.858  ; 1.794  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.858  ; 1.794  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 4.721  ; 4.577  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 4.032  ; 4.197  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 2.628  ; 2.701  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 2.846  ; 2.914  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 2.696  ; 2.753  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 2.940  ; 3.052  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 2.742  ; 2.803  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 2.715  ; 2.771  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 4.115  ; 4.395  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 3.194  ; 3.320  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 2.808  ; 2.889  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 4.721  ; 4.577  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 3.056  ; 3.150  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 3.277  ; 3.407  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 4.022  ; 4.244  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 3.565  ; 3.702  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 4.658  ; 4.551  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 2.731  ; 2.837  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 2.732  ; 2.829  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 3.072  ; 3.162  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 4.118  ; 4.114  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 3.375  ; 3.500  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 3.959  ; 4.114  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 3.539  ; 3.694  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 3.008  ; 3.097  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 3.278  ; 3.429  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 3.172  ; 3.280  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 2.963  ; 3.065  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 2.328  ; 2.344  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 4.118  ; 3.930  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 2.785  ; 2.836  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 2.990  ; 3.086  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 3.281  ; 3.388  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 3.290  ; 3.386  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 2.876  ; 2.955  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 2.925  ; 3.024  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 3.200  ; 3.319  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 2.770  ; 2.844  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 2.909  ; 3.015  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 2.495  ; 2.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 2.594  ; 2.639  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 2.456  ; 2.486  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 2.578  ; 2.616  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 4.103  ; 3.917  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 2.433  ; 2.458  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 2.562  ; 2.600  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 2.553  ; 2.595  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 2.419  ; 2.438  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 2.459  ; 2.490  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 2.520  ; 2.562  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 2.506  ; 2.545  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 2.683  ; 2.755  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 2.607  ; 2.667  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 3.455  ; 3.578  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 3.114  ; 3.022  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 3.893  ; 3.680  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 3.893  ; 3.680  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 2.402  ; 2.425  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 2.629  ; 2.694  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 3.199  ; 3.315  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 2.975  ; 3.068  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 2.188  ; 2.185  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 2.975  ; 3.068  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 2.832  ; 2.890  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 2.815  ; 2.885  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 1.562  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 3.643  ; 3.768  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 2.893  ; 2.973  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 1.487  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.831 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.888 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 25.361 ; 25.786 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 23.597 ; 23.801 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 25.361 ; 25.786 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 25.243 ; 25.628 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 25.318 ; 25.734 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 23.624 ; 23.846 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 23.526 ; 23.710 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 23.596 ; 23.810 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 23.230 ; 23.400 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 24.468 ; 24.775 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.571 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 25.440 ; 25.863 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 24.992 ; 25.365 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 23.187 ; 23.358 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 23.254 ; 23.408 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 25.036 ; 25.434 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 23.719 ; 23.951 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 23.510 ; 23.744 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 25.440 ; 25.863 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 23.489 ; 23.689 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 23.350 ; 23.528 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 25.024 ; 25.398 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 24.861 ; 25.212 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 24.798 ; 25.154 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 24.682 ; 25.012 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 24.575 ; 24.907 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 23.231 ; 23.381 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 25.024 ; 25.398 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 23.804 ; 24.047 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 22.990 ; 23.120 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 24.049 ; 24.311 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.497 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.997  ; 9.974  ; Fall       ; altera_reserved_tck                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.579  ; 1.514  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.656  ; 1.591  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.667  ; 1.602  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.634  ; 1.569  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.634  ; 1.569  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.620  ; 1.555  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.600  ; 1.535  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.588  ; 1.523  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.590  ; 1.525  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.630  ; 1.565  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.109  ; 2.805  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.579  ; 1.514  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.611  ; 1.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.632  ; 1.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.611  ; 1.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.652  ; 1.587  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.622  ; 1.557  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.577  ; 1.512  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.605  ; 1.540  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.605  ; 1.540  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.581  ; 1.516  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.581  ; 1.516  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.591  ; 1.526  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.611  ; 1.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.591  ; 1.526  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.604  ; 1.539  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.588  ; 1.523  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.580  ; 1.515  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.600  ; 1.535  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.594  ; 1.529  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.606  ; 1.541  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.586  ; 1.521  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.610  ; 1.545  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.118  ; 2.814  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.594  ; 1.529  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.584  ; 1.519  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.596  ; 1.531  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.596  ; 1.531  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.577  ; 1.512  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.597  ; 1.532  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.600  ; 1.535  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.669  ; 1.604  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.598  ; 1.533  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.667  ; 1.602  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.666  ; 1.601  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.632  ; 1.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.632  ; 1.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.642  ; 1.577  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.589  ; 1.524  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.589  ; 1.524  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.620  ; 1.555  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.614  ; 1.549  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.598  ; 1.533  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.660  ; 1.595  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.660  ; 1.595  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 2.354  ; 2.422  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 3.702  ; 3.858  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 2.354  ; 2.422  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 2.564  ; 2.627  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 2.420  ; 2.473  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 2.654  ; 2.759  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 2.464  ; 2.520  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 2.438  ; 2.490  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 3.782  ; 4.049  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 2.899  ; 3.017  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 2.527  ; 2.603  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 4.424  ; 4.275  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 2.765  ; 2.853  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 2.977  ; 3.100  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 3.693  ; 3.904  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 3.253  ; 3.382  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 4.363  ; 4.249  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 2.452  ; 2.552  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 2.454  ; 2.545  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 2.780  ; 2.864  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 2.066  ; 2.080  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 3.072  ; 3.189  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 3.631  ; 3.777  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 3.229  ; 3.375  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 2.719  ; 2.802  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 2.977  ; 3.120  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 2.875  ; 2.976  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 2.676  ; 2.771  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 2.066  ; 2.080  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 3.844  ; 3.652  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 2.504  ; 2.552  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 2.701  ; 2.791  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 2.980  ; 3.081  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 2.989  ; 3.079  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 2.593  ; 2.667  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 2.639  ; 2.732  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 2.904  ; 3.016  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 2.492  ; 2.560  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 2.624  ; 2.723  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 2.227  ; 2.264  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 2.321  ; 2.362  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 2.189  ; 2.216  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 2.306  ; 2.341  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 3.829  ; 3.639  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 2.166  ; 2.188  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 2.291  ; 2.325  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 2.280  ; 2.318  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 2.154  ; 2.169  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 2.192  ; 2.219  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 2.250  ; 2.288  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 2.236  ; 2.272  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 2.408  ; 2.475  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 2.335  ; 2.390  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 2.958  ; 3.105  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 2.817  ; 2.731  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 3.568  ; 3.365  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 3.568  ; 3.365  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 2.137  ; 2.156  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 2.355  ; 2.415  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 2.904  ; 3.013  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 1.932  ; 1.926  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 1.932  ; 1.926  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 2.688  ; 2.775  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 2.552  ; 2.605  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 2.532  ; 2.597  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 1.336  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 3.329  ; 3.447  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 2.610  ; 2.684  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 1.261  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -3.002 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -3.059 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 22.932 ; 23.094 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 23.284 ; 23.477 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 24.979 ; 25.384 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 24.866 ; 25.233 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 24.938 ; 25.335 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 23.310 ; 23.521 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 23.218 ; 23.392 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 23.283 ; 23.485 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 22.932 ; 23.094 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 24.120 ; 24.412 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.346 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 22.890 ; 23.052 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 24.624 ; 24.980 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 22.890 ; 23.052 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 22.956 ; 23.102 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 24.666 ; 25.047 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 23.402 ; 23.623 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 23.201 ; 23.423 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 25.055 ; 25.458 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 23.181 ; 23.371 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 23.048 ; 23.217 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 22.702 ; 22.825 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 24.499 ; 24.834 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 24.437 ; 24.777 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 24.326 ; 24.641 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 24.223 ; 24.539 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 22.933 ; 23.074 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 24.654 ; 25.011 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 23.483 ; 23.714 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 22.702 ; 22.825 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 23.721 ; 23.970 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.272 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.718 ; 1.644 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.736 ; 1.662 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.736 ; 1.662 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.743 ; 1.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.743 ; 1.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.743 ; 1.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.743 ; 1.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.743 ; 1.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.743 ; 1.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.735 ; 1.661 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.718 ; 1.644 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.721 ; 1.647 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.721 ; 1.647 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.735 ; 1.661 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.727 ; 1.653 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.727 ; 1.653 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.742 ; 1.668 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.722 ; 1.648 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.254 ; 2.938 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.725 ; 1.651 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.725 ; 1.651 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.727 ; 1.653 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.727 ; 1.653 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.739 ; 1.665 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.739 ; 1.665 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.721 ; 1.647 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.741 ; 1.667 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.718 ; 1.644 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.739 ; 1.665 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.737 ; 1.663 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.723 ; 1.649 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.723 ; 1.649 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.723 ; 1.649 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 4.986 ; 4.912 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 6.536 ; 6.462 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 6.705 ; 6.631 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 6.439 ; 6.365 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 6.216 ; 6.142 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 6.555 ; 6.481 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 5.937 ; 5.863 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 5.937 ; 5.863 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 4.986 ; 4.912 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 6.891 ; 6.575 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 5.550 ; 5.476 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 5.821 ; 5.747 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 5.821 ; 5.747 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 5.661 ; 5.587 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 5.587 ; 5.513 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 5.582 ; 5.508 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 5.781 ; 5.707 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 5.814 ; 5.740 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 6.186 ; 6.112 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 5.682 ; 5.608 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 5.701 ; 5.627 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 5.542 ; 5.468 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 5.181 ; 5.107 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 7.211 ; 6.895 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 5.542 ; 5.468 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 5.047 ; 4.973 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 5.133 ; 5.059 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 5.133 ; 5.059 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 5.317 ; 5.243 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 5.408 ; 5.334 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 5.408 ; 5.334 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 5.418 ; 5.344 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 5.418 ; 5.344 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 3.177 ; 3.103 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 3.475 ; 3.401 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 3.475 ; 3.401 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.523 ; 1.449 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.540 ; 1.466 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.540 ; 1.466 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.546 ; 1.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.546 ; 1.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.546 ; 1.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.546 ; 1.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.546 ; 1.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.546 ; 1.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.539 ; 1.465 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.523 ; 1.449 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.525 ; 1.451 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.525 ; 1.451 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.539 ; 1.465 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.531 ; 1.457 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.531 ; 1.457 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.545 ; 1.471 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.526 ; 1.452 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.058 ; 2.742 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.529 ; 1.455 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.529 ; 1.455 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.531 ; 1.457 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.531 ; 1.457 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.542 ; 1.468 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.542 ; 1.468 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.525 ; 1.451 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.544 ; 1.470 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.523 ; 1.449 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.542 ; 1.468 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.541 ; 1.467 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.527 ; 1.453 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.527 ; 1.453 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.527 ; 1.453 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 2.625 ; 2.551 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 4.113 ; 4.039 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 4.276 ; 4.202 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 4.019 ; 3.945 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 3.806 ; 3.732 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 4.131 ; 4.057 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 3.538 ; 3.464 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 3.538 ; 3.464 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 2.625 ; 2.551 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 4.516 ; 4.200 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 3.167 ; 3.093 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 3.428 ; 3.354 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 3.428 ; 3.354 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 3.274 ; 3.200 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 3.203 ; 3.129 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 3.198 ; 3.124 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 3.389 ; 3.315 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 3.329 ; 3.255 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 3.686 ; 3.612 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 3.202 ; 3.128 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 3.221 ; 3.147 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 3.067 ; 2.993 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 2.722 ; 2.648 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 4.731 ; 4.415 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 3.067 ; 2.993 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 2.639 ; 2.565 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 2.722 ; 2.648 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 2.722 ; 2.648 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 2.898 ; 2.824 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 2.986 ; 2.912 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 2.986 ; 2.912 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 2.996 ; 2.922 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 2.996 ; 2.922 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 2.797 ; 2.723 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 2.996 ; 2.922 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 2.996 ; 2.922 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                   ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.658     ; 1.732     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.676     ; 1.750     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.676     ; 1.750     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.683     ; 1.757     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.683     ; 1.757     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.683     ; 1.757     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.683     ; 1.757     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.683     ; 1.757     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.683     ; 1.757     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.675     ; 1.749     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.658     ; 1.732     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.661     ; 1.735     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.661     ; 1.735     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.675     ; 1.749     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.667     ; 1.741     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.667     ; 1.741     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.682     ; 1.756     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.662     ; 1.736     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.952     ; 3.268     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.665     ; 1.739     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.665     ; 1.739     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.667     ; 1.741     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.667     ; 1.741     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.679     ; 1.753     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.679     ; 1.753     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.661     ; 1.735     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.681     ; 1.755     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.658     ; 1.732     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.679     ; 1.753     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.677     ; 1.751     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.663     ; 1.737     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.663     ; 1.737     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.663     ; 1.737     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 4.938     ; 5.012     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 6.624     ; 6.698     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 6.811     ; 6.885     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 6.516     ; 6.590     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 6.274     ; 6.348     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 6.644     ; 6.718     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 5.967     ; 6.041     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 5.967     ; 6.041     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 4.938     ; 5.012     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 6.630     ; 6.946     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 5.573     ; 5.647     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 5.870     ; 5.944     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 5.870     ; 5.944     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 5.701     ; 5.775     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 5.614     ; 5.688     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 5.609     ; 5.683     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 5.840     ; 5.914     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 5.867     ; 5.941     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 6.278     ; 6.352     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 5.712     ; 5.786     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 5.736     ; 5.810     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 5.555     ; 5.629     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 5.147     ; 5.221     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 6.999     ; 7.315     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 5.555     ; 5.629     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 5.012     ; 5.086     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 5.099     ; 5.173     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 5.099     ; 5.173     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 5.321     ; 5.395     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 5.445     ; 5.519     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 5.445     ; 5.519     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 5.456     ; 5.530     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 5.456     ; 5.530     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 3.315     ; 3.389     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 3.638     ; 3.712     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 3.638     ; 3.712     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.462     ; 1.536     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.479     ; 1.553     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.479     ; 1.553     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.485     ; 1.559     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.485     ; 1.559     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.485     ; 1.559     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.485     ; 1.559     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.485     ; 1.559     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.485     ; 1.559     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.478     ; 1.552     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.462     ; 1.536     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.464     ; 1.538     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.464     ; 1.538     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.478     ; 1.552     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.470     ; 1.544     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.470     ; 1.544     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.484     ; 1.558     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.465     ; 1.539     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.755     ; 3.071     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.468     ; 1.542     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.468     ; 1.542     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.470     ; 1.544     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.470     ; 1.544     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.481     ; 1.555     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.481     ; 1.555     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.464     ; 1.538     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.483     ; 1.557     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.462     ; 1.536     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.481     ; 1.555     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.480     ; 1.554     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.466     ; 1.540     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.466     ; 1.540     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.466     ; 1.540     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 2.569     ; 2.643     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 4.187     ; 4.261     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 4.367     ; 4.441     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 4.083     ; 4.157     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 3.851     ; 3.925     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 4.206     ; 4.280     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 3.556     ; 3.630     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 3.556     ; 3.630     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 2.569     ; 2.643     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 4.246     ; 4.562     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 3.180     ; 3.254     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 3.465     ; 3.539     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 3.465     ; 3.539     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 3.303     ; 3.377     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 3.219     ; 3.293     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 3.215     ; 3.289     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 3.436     ; 3.510     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 3.360     ; 3.434     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 3.754     ; 3.828     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 3.211     ; 3.285     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 3.234     ; 3.308     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 3.061     ; 3.135     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 2.669     ; 2.743     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 4.498     ; 4.814     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 3.061     ; 3.135     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 2.585     ; 2.659     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 2.669     ; 2.743     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 2.669     ; 2.743     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 2.882     ; 2.956     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 3.001     ; 3.075     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 3.001     ; 3.075     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 3.011     ; 3.085     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 3.011     ; 3.085     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 2.914     ; 2.988     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 3.134     ; 3.208     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 3.134     ; 3.208     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 20
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 39.132 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                  ; Synchronization Node                                                                                                                                                                                                                                                                                                                 ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                     ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                           ; 39.132                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.570       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.562       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                     ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                           ; 39.132                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.569       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.563       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 57.834                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.565       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 19.380       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 18.889       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 57.932                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 19.568       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 19.374       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 18.990       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 57.960                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 19.491       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 19.567       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 18.902       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 58.089                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 19.564       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 19.372       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 19.153       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 58.093                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.565       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 19.476       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 19.052       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 58.139                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.568       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 19.411       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 19.160       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 58.388                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 19.567       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 19.501       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 19.320       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 58.638                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.567       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 19.503       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 19.568       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 116.662                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 39.567       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 38.602       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.493       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 116.769                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.503       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 38.773       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.493       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 116.989                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.494       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 38.951       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.544       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 117.010                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 39.568       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 38.949       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.493       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 117.024                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.475       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 39.005       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.544       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 117.027                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 39.324       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 39.210       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.493       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 117.097                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.379       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 39.174       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.544       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 117.157                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 39.401       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 39.212       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.544       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                    ; 198.511                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                            ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.570       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.941       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                     ; 198.757                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                        ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.570       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.187       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                  ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                       ; 7.267  ; 0.090 ; 13.346   ; 0.546   ; 9.290               ;
;  CLOCK2_50                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                              ; 15.972 ; 0.183 ; N/A      ; N/A     ; 9.290               ;
;  altera_reserved_tck                                   ; 45.849 ; 0.176 ; 47.780   ; 0.546   ; 49.437              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 7.267  ; 0.090 ; 13.346   ; 2.172   ; 9.619               ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 33.577 ; 0.176 ; N/A      ; N/A     ; 19.620              ;
; Design-wide TNS                                        ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+---------------------+---------------------+-------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+-------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.467 ; 2.444  ; Rise       ; altera_reserved_tck                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 5.129 ; 5.228  ; Rise       ; altera_reserved_tck                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.452 ; 1.631  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.389 ; 1.568  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.389 ; 1.568  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.353 ; 1.532  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.353 ; 1.532  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.363 ; 1.542  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.373 ; 1.552  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.383 ; 1.562  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.363 ; 1.542  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.390 ; 1.569  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.406 ; 1.585  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.394 ; 1.573  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.414 ; 1.593  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.380 ; 1.559  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.409 ; 1.588  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.389 ; 1.568  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.383 ; 1.562  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.413 ; 1.592  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.391 ; 1.570  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.401 ; 1.580  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.391 ; 1.570  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.399 ; 1.578  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.399 ; 1.578  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.357 ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.377 ; 1.556  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.414 ; 1.593  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.444 ; 1.623  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.416 ; 1.595  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.447 ; 1.626  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.448 ; 1.627  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.442 ; 1.621  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.442 ; 1.621  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.452 ; 1.631  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 6.159 ; 6.752  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 6.130 ; 6.657  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 6.159 ; 6.752  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 5.629 ; 6.184  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 5.780 ; 6.335  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 5.782 ; 6.310  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 5.356 ; 5.841  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 5.374 ; 5.857  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 5.353 ; 5.818  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 5.128 ; 5.632  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 5.145 ; 5.666  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 5.419 ; 5.909  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 5.354 ; 5.835  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 5.746 ; 6.273  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 5.593 ; 6.120  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 5.652 ; 6.127  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 5.782 ; 6.301  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 5.535 ; 6.044  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 5.778 ; 6.332  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 5.472 ; 5.969  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 5.161 ; 5.679  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 4.987 ; 5.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 4.932 ; 5.400  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 5.146 ; 5.659  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 4.982 ; 5.438  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 5.128 ; 5.634  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 5.189 ; 5.630  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 5.182 ; 5.704  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 4.981 ; 5.406  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 5.339 ; 5.796  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 5.349 ; 5.796  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 5.207 ; 5.696  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 5.574 ; 6.093  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 9.683 ; 10.219 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 6.173 ; 6.741  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 6.173 ; 6.741  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+---------------------+---------------------+-------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.030  ; 0.946  ; Rise       ; altera_reserved_tck                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 0.412  ; 0.125  ; Rise       ; altera_reserved_tck                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.442 ; -0.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.479 ; -0.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.479 ; -0.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.442 ; -0.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.442 ; -0.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.452 ; -0.722 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.462 ; -0.732 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.472 ; -0.742 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.452 ; -0.722 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.480 ; -0.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.497 ; -0.767 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.484 ; -0.754 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.504 ; -0.774 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.470 ; -0.739 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.498 ; -0.767 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.478 ; -0.747 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.473 ; -0.742 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.503 ; -0.773 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.480 ; -0.750 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.490 ; -0.760 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.480 ; -0.750 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.488 ; -0.757 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.488 ; -0.757 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.446 ; -0.716 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.466 ; -0.736 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.504 ; -0.774 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.534 ; -0.803 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.507 ; -0.777 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.536 ; -0.806 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.538 ; -0.808 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.532 ; -0.802 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.532 ; -0.802 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.542 ; -0.812 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; -2.233 ; -3.013 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; -2.859 ; -3.740 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; -2.869 ; -3.784 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; -2.618 ; -3.480 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; -2.704 ; -3.573 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; -2.662 ; -3.510 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; -2.422 ; -3.240 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; -2.473 ; -3.291 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; -2.441 ; -3.263 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; -2.330 ; -3.139 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; -2.356 ; -3.178 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; -2.500 ; -3.323 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; -2.428 ; -3.245 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; -2.644 ; -3.500 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; -2.606 ; -3.445 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; -2.579 ; -3.413 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; -2.681 ; -3.526 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; -2.555 ; -3.400 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; -2.706 ; -3.579 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; -2.508 ; -3.340 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; -2.371 ; -3.193 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; -2.255 ; -3.028 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; -2.233 ; -3.013 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; -2.330 ; -3.149 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; -2.251 ; -3.034 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; -2.346 ; -3.153 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; -2.327 ; -3.130 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; -2.383 ; -3.204 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; -2.256 ; -3.025 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; -2.434 ; -3.239 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; -2.439 ; -3.239 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; -2.402 ; -3.207 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; -2.573 ; -3.431 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -2.634 ; -3.482 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; -2.933 ; -3.825 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; -2.933 ; -3.825 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 19.355 ; 19.747 ; Fall       ; altera_reserved_tck                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 5.594  ; 5.163  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.571  ; 3.452  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.583  ; 3.464  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.549  ; 3.430  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.549  ; 3.430  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.516  ; 3.397  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.517  ; 3.398  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.536  ; 3.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.516  ; 3.397  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.502  ; 3.383  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.504  ; 3.385  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.545  ; 3.426  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 5.594  ; 5.163  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.494  ; 3.375  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.547  ; 3.428  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.547  ; 3.428  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.527  ; 3.408  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.567  ; 3.448  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.537  ; 3.418  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 5.602  ; 5.171  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.520  ; 3.401  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.520  ; 3.401  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.496  ; 3.377  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.497  ; 3.378  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.507  ; 3.388  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.517  ; 3.398  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.527  ; 3.408  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.506  ; 3.387  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.519  ; 3.400  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.502  ; 3.383  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.494  ; 3.375  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.514  ; 3.395  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.509  ; 3.390  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.520  ; 3.401  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.500  ; 3.381  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.526  ; 3.407  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.515  ; 3.396  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 5.602  ; 5.171  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.508  ; 3.389  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.498  ; 3.379  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.510  ; 3.391  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.510  ; 3.391  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.493  ; 3.374  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.513  ; 3.394  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.514  ; 3.395  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.585  ; 3.466  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.512  ; 3.393  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.583  ; 3.464  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.581  ; 3.462  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.546  ; 3.427  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.546  ; 3.427  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.556  ; 3.437  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.536  ; 3.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.504  ; 3.385  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.536  ; 3.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.531  ; 3.412  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.512  ; 3.393  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.575  ; 3.456  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.575  ; 3.456  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 8.508  ; 8.143  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 8.151  ; 7.820  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 5.232  ; 5.164  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 5.677  ; 5.518  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 5.415  ; 5.266  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 5.842  ; 5.797  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 5.445  ; 5.314  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 5.398  ; 5.260  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 8.156  ; 8.143  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 6.353  ; 6.222  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 5.575  ; 5.481  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 8.508  ; 7.967  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 6.141  ; 5.971  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 6.566  ; 6.388  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 8.042  ; 7.866  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 7.192  ; 6.957  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 8.314  ; 7.922  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 5.323  ; 5.312  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 5.421  ; 5.377  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 6.201  ; 5.986  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 8.020  ; 7.686  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 6.765  ; 6.557  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 8.020  ; 7.686  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 7.088  ; 6.876  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 6.000  ; 5.861  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 6.505  ; 6.400  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 6.382  ; 6.211  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 5.848  ; 5.751  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 4.616  ; 4.528  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 7.259  ; 6.834  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 5.569  ; 5.395  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 5.967  ; 5.840  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 6.623  ; 6.364  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 6.633  ; 6.383  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 5.715  ; 5.585  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 5.810  ; 5.698  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 6.333  ; 6.181  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 5.474  ; 5.357  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 5.798  ; 5.700  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 4.949  ; 4.878  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 5.136  ; 5.019  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 4.867  ; 4.760  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 5.131  ; 4.990  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 7.237  ; 6.811  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 4.830  ; 4.720  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 5.095  ; 4.969  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 5.123  ; 4.986  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 4.816  ; 4.702  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 4.884  ; 4.766  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 4.978  ; 4.880  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 4.940  ; 4.847  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 5.286  ; 5.212  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 5.178  ; 5.090  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 6.938  ; 6.871  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 5.952  ; 6.123  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 7.321  ; 7.361  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 7.321  ; 7.361  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 4.816  ; 4.691  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 5.249  ; 5.153  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 6.372  ; 6.212  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 5.960  ; 5.807  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 4.419  ; 4.297  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 5.960  ; 5.807  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 5.647  ; 5.464  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 5.660  ; 5.506  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 3.086  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 7.344  ; 7.043  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 5.741  ; 5.633  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 2.854  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.371 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.463 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 30.665 ; 30.443 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 27.180 ; 27.159 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 30.665 ; 30.443 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 30.459 ; 30.212 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 30.614 ; 30.380 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 27.253 ; 27.261 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 27.063 ; 26.981 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 27.174 ; 27.185 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 26.396 ; 26.439 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 28.984 ; 28.883 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 23.093 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 30.892 ; 30.646 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 29.983 ; 29.743 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 26.362 ; 26.403 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 26.493 ; 26.460 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 29.942 ; 29.777 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 27.414 ; 27.427 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 26.923 ; 27.005 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 30.892 ; 30.646 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 26.976 ; 26.985 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 26.627 ; 26.653 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 29.998 ; 29.764 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 29.641 ; 29.433 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 29.548 ; 29.344 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 29.314 ; 29.112 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 29.097 ; 28.922 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 26.475 ; 26.437 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 29.998 ; 29.764 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 27.590 ; 27.590 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 25.964 ; 25.976 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 28.041 ; 27.997 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.864 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.997  ; 9.974  ; Fall       ; altera_reserved_tck                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.579  ; 1.514  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.656  ; 1.591  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.667  ; 1.602  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.634  ; 1.569  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.634  ; 1.569  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.620  ; 1.555  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.600  ; 1.535  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.588  ; 1.523  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.590  ; 1.525  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.630  ; 1.565  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.109  ; 2.805  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.579  ; 1.514  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.611  ; 1.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.632  ; 1.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.611  ; 1.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.652  ; 1.587  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.622  ; 1.557  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.577  ; 1.512  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.605  ; 1.540  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.605  ; 1.540  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.581  ; 1.516  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.581  ; 1.516  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.591  ; 1.526  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.611  ; 1.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.591  ; 1.526  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.604  ; 1.539  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.588  ; 1.523  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.580  ; 1.515  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.600  ; 1.535  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.594  ; 1.529  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.606  ; 1.541  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.586  ; 1.521  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.610  ; 1.545  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.118  ; 2.814  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.594  ; 1.529  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.584  ; 1.519  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.596  ; 1.531  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.596  ; 1.531  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.577  ; 1.512  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.597  ; 1.532  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.600  ; 1.535  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.669  ; 1.604  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.598  ; 1.533  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.667  ; 1.602  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.666  ; 1.601  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.632  ; 1.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.632  ; 1.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.642  ; 1.577  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.589  ; 1.524  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.589  ; 1.524  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.620  ; 1.555  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.614  ; 1.549  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.598  ; 1.533  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.660  ; 1.595  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.660  ; 1.595  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 2.354  ; 2.422  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 3.702  ; 3.858  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 2.354  ; 2.422  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 2.564  ; 2.627  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 2.420  ; 2.473  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 2.654  ; 2.759  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 2.464  ; 2.520  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 2.438  ; 2.490  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 3.782  ; 4.049  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 2.899  ; 3.017  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 2.527  ; 2.603  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 4.424  ; 4.275  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 2.765  ; 2.853  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 2.977  ; 3.100  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 3.693  ; 3.904  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 3.253  ; 3.382  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 4.363  ; 4.249  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 2.452  ; 2.552  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 2.454  ; 2.545  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 2.780  ; 2.864  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 2.066  ; 2.080  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 3.072  ; 3.189  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 3.631  ; 3.777  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 3.229  ; 3.375  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 2.719  ; 2.802  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 2.977  ; 3.120  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 2.875  ; 2.976  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 2.676  ; 2.771  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 2.066  ; 2.080  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 3.844  ; 3.652  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 2.504  ; 2.552  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 2.701  ; 2.791  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 2.980  ; 3.081  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 2.989  ; 3.079  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 2.593  ; 2.667  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 2.639  ; 2.732  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 2.904  ; 3.016  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 2.492  ; 2.560  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 2.624  ; 2.723  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 2.227  ; 2.264  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 2.321  ; 2.362  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 2.189  ; 2.216  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 2.306  ; 2.341  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 3.829  ; 3.639  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 2.166  ; 2.188  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 2.291  ; 2.325  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 2.280  ; 2.318  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 2.154  ; 2.169  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 2.192  ; 2.219  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 2.250  ; 2.288  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 2.236  ; 2.272  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 2.408  ; 2.475  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 2.335  ; 2.390  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 2.958  ; 3.105  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 2.817  ; 2.731  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 3.568  ; 3.365  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 3.568  ; 3.365  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 2.137  ; 2.156  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 2.355  ; 2.415  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 2.904  ; 3.013  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 1.932  ; 1.926  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 1.932  ; 1.926  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 2.688  ; 2.775  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 2.552  ; 2.605  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 2.532  ; 2.597  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 1.336  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 3.329  ; 3.447  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 2.610  ; 2.684  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 1.261  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -3.002 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -3.059 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 22.932 ; 23.094 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 23.284 ; 23.477 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 24.979 ; 25.384 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 24.866 ; 25.233 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 24.938 ; 25.335 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 23.310 ; 23.521 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 23.218 ; 23.392 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 23.283 ; 23.485 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 22.932 ; 23.094 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 24.120 ; 24.412 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.346 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 22.890 ; 23.052 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 24.624 ; 24.980 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 22.890 ; 23.052 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 22.956 ; 23.102 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 24.666 ; 25.047 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 23.402 ; 23.623 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 23.201 ; 23.423 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 25.055 ; 25.458 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 23.181 ; 23.371 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 23.048 ; 23.217 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 22.702 ; 22.825 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 24.499 ; 24.834 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 24.437 ; 24.777 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 24.326 ; 24.641 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 24.223 ; 24.539 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 22.933 ; 23.074 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 24.654 ; 25.011 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 23.483 ; 23.714 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 22.702 ; 22.825 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 23.721 ; 23.970 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.272 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RY               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FAN_CTRL            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; CLOCK2_50           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_WP_N             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FAN_CTRL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_ON              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RY               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FAN_CTRL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-08 V                   ; 2.33 V              ; -0.00397 V          ; 0.041 V                              ; 0.069 V                              ; 9.07e-10 s                  ; 1.98e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-08 V                  ; 2.33 V             ; -0.00397 V         ; 0.041 V                             ; 0.069 V                             ; 9.07e-10 s                 ; 1.98e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_ON              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RY               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FAN_CTRL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.68e-06 V                   ; 2.33 V              ; 4.68e-06 V          ; 0.017 V                              ; 0.041 V                              ; 1.12e-09 s                  ; 2.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.68e-06 V                  ; 2.33 V             ; 4.68e-06 V         ; 0.017 V                             ; 0.041 V                             ; 1.12e-09 s                 ; 2.59e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_ON              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RY               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FAN_CTRL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.62e-07 V                   ; 2.64 V              ; -0.00921 V          ; 0.196 V                              ; 0.19 V                               ; 6.78e-10 s                  ; 1.61e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.62e-07 V                  ; 2.64 V             ; -0.00921 V         ; 0.196 V                             ; 0.19 V                              ; 6.78e-10 s                 ; 1.61e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                               ;
+-------------------------------------------------------+-------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 1737       ; 0          ; 32       ; 2        ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; altera_reserved_tck                                   ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                                              ; CLOCK_50                                              ; 496        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; false path ; false path ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 450136     ; 0          ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 8          ; 0          ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 8          ; 0          ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 897        ; 0          ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                ;
+-------------------------------------------------------+-------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 1737       ; 0          ; 32       ; 2        ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; altera_reserved_tck                                   ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                                              ; CLOCK_50                                              ; 496        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; false path ; false path ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 450136     ; 0          ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 8          ; 0          ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 8          ; 0          ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 897        ; 0          ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 81       ; 0        ; 3        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 1503     ; 0        ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 3        ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                         ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 81       ; 0        ; 3        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 1503     ; 0        ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 3        ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 69    ; 69   ;
; Unconstrained Input Port Paths  ; 292   ; 292  ;
; Unconstrained Output Ports      ; 163   ; 163  ;
; Unconstrained Output Port Paths ; 875   ; 875  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Fri Aug 29 15:19:46 2014
Info: Command: quartus_sta NES_FPGA -c NES_FPGA
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_h0k1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/nios_system_CPU.sdc'
Info (332104): Reading SDC File: 'NES_FPGA.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|clock_signals|DE_Clock_Generator_System|pll|inclk[0]} -duty_cycle 50.00 -name {u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]} {u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]}
    Info (332110): create_generated_clock -source {u0|clock_signals|DE_Clock_Generator_System|pll|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {u0|clock_signals|DE_Clock_Generator_System|pll|clk[1]} {u0|clock_signals|DE_Clock_Generator_System|pll|clk[1]}
    Info (332110): create_generated_clock -source {u0|clock_signals|DE_Clock_Generator_System|pll|inclk[0]} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name {u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]} {u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: snes_controller:CONTROLLER1|snes_clock was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 7.267
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.267         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    15.972         0.000 CLOCK_50 
    Info (332119):    33.577         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] 
    Info (332119):    45.849         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.257
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.257         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     0.394         0.000 altera_reserved_tck 
    Info (332119):     0.394         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] 
    Info (332119):     0.412         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 13.346
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.346         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    47.780         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.138
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.138         0.000 altera_reserved_tck 
    Info (332119):     4.046         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.619
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.619         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     9.629         0.000 CLOCK_50 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    19.620         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] 
    Info (332119):    49.752         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 20
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.242 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: snes_controller:CONTROLLER1|snes_clock was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.277
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.277         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    16.309         0.000 CLOCK_50 
    Info (332119):    34.184         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] 
    Info (332119):    46.200         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.265
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.265         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     0.345         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] 
    Info (332119):     0.346         0.000 altera_reserved_tck 
    Info (332119):     0.371         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 13.914
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.914         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    47.998         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.042
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.042         0.000 altera_reserved_tck 
    Info (332119):     3.623         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.624
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.624         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     9.625         0.000 CLOCK_50 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    19.623         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] 
    Info (332119):    49.748         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 20
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.424 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: snes_controller:CONTROLLER1|snes_clock was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 13.433
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.433         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    17.942         0.000 CLOCK_50 
    Info (332119):    37.108         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] 
    Info (332119):    48.235         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.090
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.090         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     0.176         0.000 altera_reserved_tck 
    Info (332119):     0.176         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] 
    Info (332119):     0.183         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 16.369
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.369         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    49.188         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.546
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.546         0.000 altera_reserved_tck 
    Info (332119):     2.172         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.290
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.290         0.000 CLOCK_50 
    Info (332119):     9.727         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    19.730         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] 
    Info (332119):    49.437         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 20
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 39.132 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 682 megabytes
    Info: Processing ended: Fri Aug 29 15:20:09 2014
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:25


