/*
Developer   - Sriram Venkata Krishna
Date        - 07-09-2025
Platform    - HDL Bits
*/

//040. Vector Reversal 2

module top_module
    ( 
        input [99:0] in,
        output [99:0] out
    );
    
    integer i;
    
    always @(*) begin
        for(i = 0; i < 100; i = i + 1) begin
            out[i] = in[99 - i];
        end
    end

endmodule
