design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/home/hosni/OpenFPGA/clear/openlane/fpga_core,fpga_core,23_03_20_17_16,flow completed,0h44m1s0ms,0h2m7s0ms,29.16829436166453,6.719625,14.584147180832264,0.01,3018.47,98,0,0,0,0,0,0,0,0,0,-1,-1,578145,41663,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,0.0,0.0,528135437.0,0.0,7.51,8.49,0.08,0.0,-1,1831,10804,1831,10804,0,0,0,81,0,0,0,0,0,0,0,0,-1,-1,-1,19296,17179,0,36475,6654231.935999999,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,1000000.0,0.001,1000000,1,1,50,52.5,57,0.3,0.20,sky130_fd_sc_hd,20,AREA 0
