global env

lappend VERILOG_SOURCE_FILES "$::env(IP_ROOT)/source/rtl/iosfsbc/common/sbcasyncfifo.sv"
lappend VERILOG_SOURCE_FILES "$::env(IP_ROOT)/source/rtl/iosfsbc/common/sbcasyncclkreq.sv"
lappend VERILOG_SOURCE_FILES "$::env(IP_ROOT)/source/rtl/iosfsbc/common/sbcegress.sv"
lappend VERILOG_SOURCE_FILES "$::env(IP_ROOT)/source/rtl/iosfsbc/common/sbcfifo.sv"
lappend VERILOG_SOURCE_FILES "$::env(IP_ROOT)/source/rtl/iosfsbc/common/sbcgcgu.sv"
lappend VERILOG_SOURCE_FILES "$::env(IP_ROOT)/source/rtl/iosfsbc/common/sbcingress.sv"
lappend VERILOG_SOURCE_FILES "$::env(IP_ROOT)/source/rtl/iosfsbc/common/sbcinqueue.sv"
lappend VERILOG_SOURCE_FILES "$::env(IP_ROOT)/source/rtl/iosfsbc/common/sbcism.sv"
lappend VERILOG_SOURCE_FILES "$::env(IP_ROOT)/source/rtl/iosfsbc/common/sbc_map.sv"
lappend VERILOG_SOURCE_FILES "$::env(IP_ROOT)/source/rtl/iosfsbc/common/sbcport.sv"
lappend VERILOG_SOURCE_FILES "$::env(IP_ROOT)/source/rtl/iosfsbc/common/sbcvram2.sv"
lappend VERILOG_SOURCE_FILES "$::env(IP_ROOT)/source/rtl/iosfsbc/common/sbff.sv"
lappend VERILOG_SOURCE_FILES "$::env(IP_ROOT)/source/rtl/iosfsbc/common/sbcusync.sv"
lappend VERILOG_SOURCE_FILES "$::env(IP_ROOT)/source/rtl/iosfsbc/common/sbccomp.sv"
lappend VERILOG_SOURCE_FILES "$::env(IP_ROOT)/source/rtl/iosfsbc/endpoint/sbetrgt.sv"
lappend VERILOG_SOURCE_FILES "$::env(IP_ROOT)/source/rtl/iosfsbc/endpoint/sbemstr.sv"
lappend VERILOG_SOURCE_FILES "$::env(IP_ROOT)/source/rtl/iosfsbc/endpoint/sbebase.sv"
lappend VERILOG_SOURCE_FILES "$::env(IP_ROOT)/source/rtl/iosfsbc/endpoint/sbetrgtreg.sv"
lappend VERILOG_SOURCE_FILES "$::env(IP_ROOT)/source/rtl/iosfsbc/endpoint/sbemstrreg.sv"
lappend VERILOG_SOURCE_FILES "$::env(IP_ROOT)/source/rtl/iosfsbc/endpoint/sbendpoint.sv"
lappend VERILOG_SOURCE_FILES "$::env(IP_ROOT)/source/rtl/iosfsbc/endpoint/sbebytecount.sv"
lappend VERILOG_SOURCE_FILES "$::env(IP_ROOT)/subIP/reference_code/sberep_mst.sv"
lappend VERILOG_SOURCE_FILES "$::env(IP_ROOT)/subIP/reference_code/sberep_tgt.sv"
lappend VERILOG_SOURCE_FILES "$::env(IP_ROOT)/subIP/reference_code/sberepeater.sv"
lappend VERILOG_SOURCE_FILES "/p/com/eda/intel/ctech/v14ww38e/source/p1274/e05/ln/CTECH_p1274_e05_ln_rtl_lib_top.vs"
lappend VERILOG_SOURCE_FILES "/p/com/eda/intel/ctech/v14ww38e/source/p1274/e05/ln/ctech_lib_clk_and.v"
lappend VERILOG_SOURCE_FILES "/p/com/eda/intel/ctech/v14ww38e/source/p1274/e05/ln/ctech_lib_clk_and_en.v"
lappend VERILOG_SOURCE_FILES "/p/com/eda/intel/ctech/v14ww38e/source/p1274/e05/ln/ctech_lib_clk_buf.v"
lappend VERILOG_SOURCE_FILES "/p/com/eda/intel/ctech/v14ww38e/source/p1274/e05/ln/ctech_lib_clk_div2.v"
lappend VERILOG_SOURCE_FILES "/p/com/eda/intel/ctech/v14ww38e/source/p1274/e05/ln/ctech_lib_clk_div2_reset.v"
lappend VERILOG_SOURCE_FILES "/p/com/eda/intel/ctech/v14ww38e/source/p1274/e05/ln/ctech_lib_clk_div2_rst.v"
lappend VERILOG_SOURCE_FILES "/p/com/eda/intel/ctech/v14ww38e/source/p1274/e05/ln/ctech_lib_clk_gate_and.v"
lappend VERILOG_SOURCE_FILES "/p/com/eda/intel/ctech/v14ww38e/source/p1274/e05/ln/ctech_lib_clk_gate_or.v"
lappend VERILOG_SOURCE_FILES "/p/com/eda/intel/ctech/v14ww38e/source/p1274/e05/ln/ctech_lib_clk_gate_te.v"
lappend VERILOG_SOURCE_FILES "/p/com/eda/intel/ctech/v14ww38e/source/p1274/e05/ln/ctech_lib_clk_gate_te_rst_ss.v"
lappend VERILOG_SOURCE_FILES "/p/com/eda/intel/ctech/v14ww38e/source/p1274/e05/ln/ctech_lib_clk_inv.v"
lappend VERILOG_SOURCE_FILES "/p/com/eda/intel/ctech/v14ww38e/source/p1274/e05/ln/ctech_lib_clk_mux_2to1.v"
lappend VERILOG_SOURCE_FILES "/p/com/eda/intel/ctech/v14ww38e/source/p1274/e05/ln/ctech_lib_clk_nand.v"
lappend VERILOG_SOURCE_FILES "/p/com/eda/intel/ctech/v14ww38e/source/p1274/e05/ln/ctech_lib_clk_nand_en.v"
lappend VERILOG_SOURCE_FILES "/p/com/eda/intel/ctech/v14ww38e/source/p1274/e05/ln/ctech_lib_clk_nor.v"
lappend VERILOG_SOURCE_FILES "/p/com/eda/intel/ctech/v14ww38e/source/p1274/e05/ln/ctech_lib_clk_nor_en.v"
lappend VERILOG_SOURCE_FILES "/p/com/eda/intel/ctech/v14ww38e/source/p1274/e05/ln/ctech_lib_clk_or.v"
lappend VERILOG_SOURCE_FILES "/p/com/eda/intel/ctech/v14ww38e/source/p1274/e05/ln/ctech_lib_clk_or_en.v"
lappend VERILOG_SOURCE_FILES "/p/com/eda/intel/ctech/v14ww38e/source/p1274/e05/ln/ctech_lib_doublesync_rst.v"
lappend VERILOG_SOURCE_FILES "/p/com/eda/intel/ctech/v14ww38e/source/p1274/e05/ln/ctech_lib_doublesync_rstb.v"
lappend VERILOG_SOURCE_FILES "/p/com/eda/intel/ctech/v14ww38e/source/p1274/e05/ln/ctech_lib_doublesync_set.v"
lappend VERILOG_SOURCE_FILES "/p/com/eda/intel/ctech/v14ww38e/source/p1274/e05/ln/ctech_lib_doublesync_setb.v"
lappend VERILOG_SOURCE_FILES "/p/com/eda/intel/ctech/v14ww38e/source/p1274/e05/ln/ctech_lib_dq.v"
lappend VERILOG_SOURCE_FILES "/p/com/eda/intel/ctech/v14ww38e/source/p1274/e05/ln/ctech_lib_ident.v"
lappend VERILOG_SOURCE_FILES "/p/com/eda/intel/ctech/v14ww38e/source/p1274/e05/ln/ctech_lib_inv.v"
lappend VERILOG_SOURCE_FILES "/p/com/eda/intel/ctech/v14ww38e/source/p1274/e05/ln/ctech_lib_mux_2to1.v"
lappend VERILOG_SOURCE_FILES "/p/com/eda/intel/ctech/v14ww38e/source/p1274/e05/ln/ctech_lib_or2.v"
lappend search_path "$::env(IP_ROOT)/source/rtl/iosfsbc"
lappend search_path "$::env(IP_ROOT)/source/rtl/iosfsbc/common"
lappend search_path "$::env(IP_ROOT)/source/rtl/iosfsbc/endpoint"
lappend search_path "$::env(IP_ROOT)/subIP/reference_code"

