From ddcb4f03b51cb39df6417d163ad66e25b0d79ae4 Mon Sep 17 00:00:00 2001
From: Sandy Huang <hjc@rock-chips.com>
Date: Fri, 9 Feb 2018 19:52:36 +0800
Subject: [PATCH] drm/rockchip: px30 vop: enable more debug interrupt

Change-Id: Ib9a6835cf4113b84fbd4ef249868a5ba11ec8073
Signed-off-by: Sandy Huang <hjc@rock-chips.com>
---
 drivers/gpu/drm/rockchip/rockchip_drm_vop.h | 5 ++++-
 drivers/gpu/drm/rockchip/rockchip_vop_reg.c | 3 +++
 2 files changed, 7 insertions(+), 1 deletion(-)

diff --git a/drivers/gpu/drm/rockchip/rockchip_drm_vop.h b/drivers/gpu/drm/rockchip/rockchip_drm_vop.h
index 269a5c5cf56a..dd708d5c3089 100644
--- a/drivers/gpu/drm/rockchip/rockchip_drm_vop.h
+++ b/drivers/gpu/drm/rockchip/rockchip_drm_vop.h
@@ -441,13 +441,16 @@ struct vop_data {
 #define HWC_EMPTY_INTR			(1 << 11)
 #define POST_BUF_EMPTY_INTR		(1 << 12)
 #define PWM_GEN_INTR			(1 << 13)
+#define DMA_FINISH_INTR			(1 << 14)
 
 #define INTR_MASK			(DSP_HOLD_VALID_INTR | FS_INTR | \
 					 LINE_FLAG_INTR | BUS_ERROR_INTR | \
 					 FS_NEW_INTR | LINE_FLAG1_INTR | \
 					 WIN0_EMPTY_INTR | WIN1_EMPTY_INTR | \
 					 WIN2_EMPTY_INTR | WIN3_EMPTY_INTR | \
-					 HWC_EMPTY_INTR | POST_BUF_EMPTY_INTR)
+					 HWC_EMPTY_INTR | \
+					 POST_BUF_EMPTY_INTR | \
+					 DMA_FINISH_INTR)
 
 #define DSP_HOLD_VALID_INTR_EN(x)	((x) << 4)
 #define FS_INTR_EN(x)			((x) << 5)
diff --git a/drivers/gpu/drm/rockchip/rockchip_vop_reg.c b/drivers/gpu/drm/rockchip/rockchip_vop_reg.c
index dd9d53336112..14025bfe6eeb 100644
--- a/drivers/gpu/drm/rockchip/rockchip_vop_reg.c
+++ b/drivers/gpu/drm/rockchip/rockchip_vop_reg.c
@@ -1231,6 +1231,9 @@ static const int rk3366_vop_lit_intrs[] = {
 	WIN0_EMPTY_INTR,
 	WIN1_EMPTY_INTR,
 	DSP_HOLD_VALID_INTR,
+	DMA_FINISH_INTR,
+	WIN2_EMPTY_INTR,
+	POST_BUF_EMPTY_INTR
 };
 
 static const struct vop_scl_regs rk3366_lit_win_scl = {
-- 
2.35.3

