$date
	Wed Jun 11 16:29:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_nand $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! c $end
$var wire 1 $ gnd $end
$var wire 1 % vdd $end
$var wire 1 & x $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
z&
1%
0$
0#
0"
1!
$end
#7000
1"
#11000
0!
0&
1#
#14000
1!
0"
#21000
0!
1"
#22000
1!
z&
0#
#28000
0"
#33000
0&
1#
#35000
0!
1"
#42000
1!
0"
#44000
z&
0#
#49000
1"
#50000
