$date
	Fri Jan 16 16:06:05 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q3_tb $end
$var wire 1 ! f $end
$var reg 1 " x1 $end
$var reg 1 # x2 $end
$var reg 1 $ x3 $end
$var reg 1 % x4 $end
$scope module uut $end
$var wire 1 ! out $end
$var wire 1 " x1 $end
$var wire 1 # x2 $end
$var wire 1 $ x3 $end
$var wire 1 % x4 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1%
#20
1$
0%
#30
1%
#40
1#
0$
0%
#50
1%
#60
1$
0%
#70
1!
1%
#80
0!
1"
0#
0$
0%
#90
1%
#100
1$
0%
#110
1!
1%
#120
0!
1#
0$
0%
#130
1!
1%
#140
1$
0%
#150
1%
#160
