JDF B
// Created by Version 2.0 
PROJECT MXSE_LC4064ZE
DESIGN mxse_lc4064ze Normal
DEVKIT LC4064ZE-7TN100C
ENTRY Pure Verilog HDL
MODULE ..\mxse.v
MODSTYLE MXSE Normal
MODULE ..\fsb.v
MODSTYLE FSB Normal
MODULE ..\iobm.v
MODSTYLE IOBM Normal
MODULE ..\cs.v
MODSTYLE CS Normal
MODULE ..\iobs.v
MODSTYLE IOBS Normal
MODULE ..\ram.v
MODSTYLE RAM Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE MXSE
