Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Mar  7 18:56:23 2020
| Host         : DESKTOP-ECPARC8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Level_timing_summary_routed.rpt -pb Top_Level_timing_summary_routed.pb -rpx Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_Rst_H (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: LED_Strip/r_TX_DV_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: LED_Strip/spi/SPI_Clock_Divider/r_Clk_Toggle_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.325        0.000                      0                   86        0.103        0.000                      0                   86       41.160        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.325        0.000                      0                   86        0.103        0.000                      0                   86       41.160        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.325ns  (required time - arrival time)
  Source:                 LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 0.828ns (18.770%)  route 3.583ns (81.229%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.638     5.182    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.456     5.638 f  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[21]/Q
                         net (fo=2, routed)           0.842     6.480    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[21]
    SLICE_X60Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.604 f  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_6/O
                         net (fo=1, routed)           0.839     7.443    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_6_n_0
    SLICE_X62Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_2/O
                         net (fo=3, routed)           0.506     8.073    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_2_n_0
    SLICE_X60Y45         LUT4 (Prop_lut4_I3_O)        0.124     8.197 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[31]_i_1/O
                         net (fo=31, routed)          1.396     9.593    LED_Strip/spi/SPI_Clock_Divider/r_Clk_Toggle_1
    SLICE_X61Y50         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  i_Clk (IN)
                         net (fo=0)                   0.000    83.330    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.509    88.203    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[25]/C
                         clock pessimism              0.179    88.382    
                         clock uncertainty           -0.035    88.347    
    SLICE_X61Y50         FDRE (Setup_fdre_C_R)       -0.429    87.918    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[25]
  -------------------------------------------------------------------
                         required time                         87.918    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                 78.325    

Slack (MET) :             78.325ns  (required time - arrival time)
  Source:                 LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 0.828ns (18.770%)  route 3.583ns (81.229%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.638     5.182    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.456     5.638 f  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[21]/Q
                         net (fo=2, routed)           0.842     6.480    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[21]
    SLICE_X60Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.604 f  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_6/O
                         net (fo=1, routed)           0.839     7.443    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_6_n_0
    SLICE_X62Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_2/O
                         net (fo=3, routed)           0.506     8.073    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_2_n_0
    SLICE_X60Y45         LUT4 (Prop_lut4_I3_O)        0.124     8.197 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[31]_i_1/O
                         net (fo=31, routed)          1.396     9.593    LED_Strip/spi/SPI_Clock_Divider/r_Clk_Toggle_1
    SLICE_X61Y50         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  i_Clk (IN)
                         net (fo=0)                   0.000    83.330    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.509    88.203    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[26]/C
                         clock pessimism              0.179    88.382    
                         clock uncertainty           -0.035    88.347    
    SLICE_X61Y50         FDRE (Setup_fdre_C_R)       -0.429    87.918    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[26]
  -------------------------------------------------------------------
                         required time                         87.918    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                 78.325    

Slack (MET) :             78.325ns  (required time - arrival time)
  Source:                 LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 0.828ns (18.770%)  route 3.583ns (81.229%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.638     5.182    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.456     5.638 f  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[21]/Q
                         net (fo=2, routed)           0.842     6.480    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[21]
    SLICE_X60Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.604 f  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_6/O
                         net (fo=1, routed)           0.839     7.443    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_6_n_0
    SLICE_X62Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_2/O
                         net (fo=3, routed)           0.506     8.073    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_2_n_0
    SLICE_X60Y45         LUT4 (Prop_lut4_I3_O)        0.124     8.197 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[31]_i_1/O
                         net (fo=31, routed)          1.396     9.593    LED_Strip/spi/SPI_Clock_Divider/r_Clk_Toggle_1
    SLICE_X61Y50         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  i_Clk (IN)
                         net (fo=0)                   0.000    83.330    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.509    88.203    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[27]/C
                         clock pessimism              0.179    88.382    
                         clock uncertainty           -0.035    88.347    
    SLICE_X61Y50         FDRE (Setup_fdre_C_R)       -0.429    87.918    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[27]
  -------------------------------------------------------------------
                         required time                         87.918    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                 78.325    

Slack (MET) :             78.325ns  (required time - arrival time)
  Source:                 LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 0.828ns (18.770%)  route 3.583ns (81.229%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.638     5.182    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.456     5.638 f  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[21]/Q
                         net (fo=2, routed)           0.842     6.480    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[21]
    SLICE_X60Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.604 f  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_6/O
                         net (fo=1, routed)           0.839     7.443    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_6_n_0
    SLICE_X62Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_2/O
                         net (fo=3, routed)           0.506     8.073    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_2_n_0
    SLICE_X60Y45         LUT4 (Prop_lut4_I3_O)        0.124     8.197 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[31]_i_1/O
                         net (fo=31, routed)          1.396     9.593    LED_Strip/spi/SPI_Clock_Divider/r_Clk_Toggle_1
    SLICE_X61Y50         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  i_Clk (IN)
                         net (fo=0)                   0.000    83.330    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.509    88.203    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[28]/C
                         clock pessimism              0.179    88.382    
                         clock uncertainty           -0.035    88.347    
    SLICE_X61Y50         FDRE (Setup_fdre_C_R)       -0.429    87.918    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[28]
  -------------------------------------------------------------------
                         required time                         87.918    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                 78.325    

Slack (MET) :             78.721ns  (required time - arrival time)
  Source:                 LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.828ns (20.101%)  route 3.291ns (79.899%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 88.214 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.638     5.182    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y48         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.456     5.638 f  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[17]/Q
                         net (fo=2, routed)           0.842     6.480    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[17]
    SLICE_X60Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.604 f  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_9/O
                         net (fo=1, routed)           0.667     7.271    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_9_n_0
    SLICE_X60Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.395 f  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_4/O
                         net (fo=3, routed)           0.677     8.072    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_4_n_0
    SLICE_X60Y45         LUT4 (Prop_lut4_I1_O)        0.124     8.196 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[31]_i_1/O
                         net (fo=31, routed)          1.105     9.301    LED_Strip/spi/SPI_Clock_Divider/r_Clk_Toggle_1
    SLICE_X61Y49         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  i_Clk (IN)
                         net (fo=0)                   0.000    83.330    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.519    88.214    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[21]/C
                         clock pessimism              0.273    88.487    
                         clock uncertainty           -0.035    88.452    
    SLICE_X61Y49         FDRE (Setup_fdre_C_R)       -0.429    88.023    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[21]
  -------------------------------------------------------------------
                         required time                         88.023    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                 78.721    

Slack (MET) :             78.721ns  (required time - arrival time)
  Source:                 LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.828ns (20.101%)  route 3.291ns (79.899%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 88.214 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.638     5.182    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y48         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.456     5.638 f  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[17]/Q
                         net (fo=2, routed)           0.842     6.480    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[17]
    SLICE_X60Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.604 f  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_9/O
                         net (fo=1, routed)           0.667     7.271    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_9_n_0
    SLICE_X60Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.395 f  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_4/O
                         net (fo=3, routed)           0.677     8.072    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_4_n_0
    SLICE_X60Y45         LUT4 (Prop_lut4_I1_O)        0.124     8.196 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[31]_i_1/O
                         net (fo=31, routed)          1.105     9.301    LED_Strip/spi/SPI_Clock_Divider/r_Clk_Toggle_1
    SLICE_X61Y49         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  i_Clk (IN)
                         net (fo=0)                   0.000    83.330    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.519    88.214    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[22]/C
                         clock pessimism              0.273    88.487    
                         clock uncertainty           -0.035    88.452    
    SLICE_X61Y49         FDRE (Setup_fdre_C_R)       -0.429    88.023    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[22]
  -------------------------------------------------------------------
                         required time                         88.023    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                 78.721    

Slack (MET) :             78.721ns  (required time - arrival time)
  Source:                 LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.828ns (20.101%)  route 3.291ns (79.899%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 88.214 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.638     5.182    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y48         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.456     5.638 f  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[17]/Q
                         net (fo=2, routed)           0.842     6.480    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[17]
    SLICE_X60Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.604 f  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_9/O
                         net (fo=1, routed)           0.667     7.271    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_9_n_0
    SLICE_X60Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.395 f  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_4/O
                         net (fo=3, routed)           0.677     8.072    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_4_n_0
    SLICE_X60Y45         LUT4 (Prop_lut4_I1_O)        0.124     8.196 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[31]_i_1/O
                         net (fo=31, routed)          1.105     9.301    LED_Strip/spi/SPI_Clock_Divider/r_Clk_Toggle_1
    SLICE_X61Y49         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  i_Clk (IN)
                         net (fo=0)                   0.000    83.330    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.519    88.214    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[23]/C
                         clock pessimism              0.273    88.487    
                         clock uncertainty           -0.035    88.452    
    SLICE_X61Y49         FDRE (Setup_fdre_C_R)       -0.429    88.023    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[23]
  -------------------------------------------------------------------
                         required time                         88.023    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                 78.721    

Slack (MET) :             78.721ns  (required time - arrival time)
  Source:                 LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.828ns (20.101%)  route 3.291ns (79.899%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 88.214 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.638     5.182    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y48         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.456     5.638 f  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[17]/Q
                         net (fo=2, routed)           0.842     6.480    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[17]
    SLICE_X60Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.604 f  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_9/O
                         net (fo=1, routed)           0.667     7.271    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_9_n_0
    SLICE_X60Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.395 f  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_4/O
                         net (fo=3, routed)           0.677     8.072    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_4_n_0
    SLICE_X60Y45         LUT4 (Prop_lut4_I1_O)        0.124     8.196 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[31]_i_1/O
                         net (fo=31, routed)          1.105     9.301    LED_Strip/spi/SPI_Clock_Divider/r_Clk_Toggle_1
    SLICE_X61Y49         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  i_Clk (IN)
                         net (fo=0)                   0.000    83.330    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.519    88.214    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]/C
                         clock pessimism              0.273    88.487    
                         clock uncertainty           -0.035    88.452    
    SLICE_X61Y49         FDRE (Setup_fdre_C_R)       -0.429    88.023    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]
  -------------------------------------------------------------------
                         required time                         88.023    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                 78.721    

Slack (MET) :             78.778ns  (required time - arrival time)
  Source:                 LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.828ns (20.920%)  route 3.130ns (79.080%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.638     5.182    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.456     5.638 f  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[21]/Q
                         net (fo=2, routed)           0.842     6.480    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[21]
    SLICE_X60Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.604 f  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_6/O
                         net (fo=1, routed)           0.839     7.443    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_6_n_0
    SLICE_X62Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_2/O
                         net (fo=3, routed)           0.506     8.073    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_2_n_0
    SLICE_X60Y45         LUT4 (Prop_lut4_I3_O)        0.124     8.197 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[31]_i_1/O
                         net (fo=31, routed)          0.943     9.140    LED_Strip/spi/SPI_Clock_Divider/r_Clk_Toggle_1
    SLICE_X61Y51         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  i_Clk (IN)
                         net (fo=0)                   0.000    83.330    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.509    88.203    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[29]/C
                         clock pessimism              0.179    88.382    
                         clock uncertainty           -0.035    88.347    
    SLICE_X61Y51         FDRE (Setup_fdre_C_R)       -0.429    87.918    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[29]
  -------------------------------------------------------------------
                         required time                         87.918    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                 78.778    

Slack (MET) :             78.778ns  (required time - arrival time)
  Source:                 LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.828ns (20.920%)  route 3.130ns (79.080%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.638     5.182    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.456     5.638 f  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[21]/Q
                         net (fo=2, routed)           0.842     6.480    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[21]
    SLICE_X60Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.604 f  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_6/O
                         net (fo=1, routed)           0.839     7.443    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_6_n_0
    SLICE_X62Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_2/O
                         net (fo=3, routed)           0.506     8.073    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[0]_i_2_n_0
    SLICE_X60Y45         LUT4 (Prop_lut4_I3_O)        0.124     8.197 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[31]_i_1/O
                         net (fo=31, routed)          0.943     9.140    LED_Strip/spi/SPI_Clock_Divider/r_Clk_Toggle_1
    SLICE_X61Y51         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  i_Clk (IN)
                         net (fo=0)                   0.000    83.330    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.509    88.203    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[30]/C
                         clock pessimism              0.179    88.382    
                         clock uncertainty           -0.035    88.347    
    SLICE_X61Y51         FDRE (Setup_fdre_C_R)       -0.429    87.918    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[30]
  -------------------------------------------------------------------
                         required time                         87.918    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                 78.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.595     1.499    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]/Q
                         net (fo=2, routed)           0.120     1.760    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[24]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.920 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.975 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.975    LED_Strip/spi/SPI_Clock_Divider/data0[25]
    SLICE_X61Y50         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.863     2.012    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[25]/C
                         clock pessimism             -0.245     1.767    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.872    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.595     1.499    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]/Q
                         net (fo=2, routed)           0.120     1.760    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[24]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.920 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.986 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.986    LED_Strip/spi/SPI_Clock_Divider/data0[27]
    SLICE_X61Y50         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.863     2.012    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[27]/C
                         clock pessimism             -0.245     1.767    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.872    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.595     1.499    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]/Q
                         net (fo=2, routed)           0.120     1.760    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[24]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.920 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.011 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.011    LED_Strip/spi/SPI_Clock_Divider/data0[26]
    SLICE_X61Y50         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.863     2.012    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[26]/C
                         clock pessimism             -0.245     1.767    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.872    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.595     1.499    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]/Q
                         net (fo=2, routed)           0.120     1.760    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[24]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.920 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.011 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.011    LED_Strip/spi/SPI_Clock_Divider/data0[28]
    SLICE_X61Y50         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.863     2.012    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[28]/C
                         clock pessimism             -0.245     1.767    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.872    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.505%)  route 0.121ns (23.495%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.595     1.499    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]/Q
                         net (fo=2, routed)           0.120     1.760    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[24]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.920 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.960 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[28]_i_1_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.014 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.014    LED_Strip/spi/SPI_Clock_Divider/data0[29]
    SLICE_X61Y51         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.863     2.012    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[29]/C
                         clock pessimism             -0.245     1.767    
    SLICE_X61Y51         FDRE (Hold_fdre_C_D)         0.105     1.872    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.996%)  route 0.121ns (23.004%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.595     1.499    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]/Q
                         net (fo=2, routed)           0.120     1.760    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[24]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.920 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.960 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[28]_i_1_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.025 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.025    LED_Strip/spi/SPI_Clock_Divider/data0[31]
    SLICE_X61Y51         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.863     2.012    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[31]/C
                         clock pessimism             -0.245     1.767    
    SLICE_X61Y51         FDRE (Hold_fdre_C_D)         0.105     1.872    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.040%)  route 0.121ns (21.960%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.595     1.499    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]/Q
                         net (fo=2, routed)           0.120     1.760    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter[24]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.920 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[24]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.960 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[28]_i_1_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.050 r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.050    LED_Strip/spi/SPI_Clock_Divider/data0[30]
    SLICE_X61Y51         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.863     2.012    LED_Strip/spi/SPI_Clock_Divider/i_Clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[30]/C
                         clock pessimism             -0.245     1.767    
    SLICE_X61Y51         FDRE (Hold_fdre_C_D)         0.105     1.872    LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 LED_Strip/r_TX_Count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED_Strip/r_TX_Count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.177%)  route 0.127ns (37.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.595     1.499    LED_Strip/i_Clk_IBUF_BUFG
    SLICE_X60Y49         FDCE                                         r  LED_Strip/r_TX_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDCE (Prop_fdce_C_Q)         0.164     1.663 r  LED_Strip/r_TX_Count_reg[4]/Q
                         net (fo=9, routed)           0.127     1.790    LED_Strip/r_TX_Count_reg_n_0_[4]
    SLICE_X60Y48         LUT6 (Prop_lut6_I2_O)        0.045     1.835 r  LED_Strip/r_TX_Count[6]_i_2/O
                         net (fo=1, routed)           0.000     1.835    LED_Strip/r_TX_Count[6]_i_2_n_0
    SLICE_X60Y48         FDCE                                         r  LED_Strip/r_TX_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.865     2.014    LED_Strip/i_Clk_IBUF_BUFG
    SLICE_X60Y48         FDCE                                         r  LED_Strip/r_TX_Count_reg[6]/C
                         clock pessimism             -0.499     1.515    
    SLICE_X60Y48         FDCE (Hold_fdce_C_D)         0.121     1.636    LED_Strip/r_TX_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 LED_Strip/FSM_onehot_r_STATE_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED_Strip/FSM_onehot_r_STATE_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.181%)  route 0.145ns (43.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.595     1.499    LED_Strip/i_Clk_IBUF_BUFG
    SLICE_X58Y47         FDCE                                         r  LED_Strip/FSM_onehot_r_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  LED_Strip/FSM_onehot_r_STATE_reg[2]/Q
                         net (fo=7, routed)           0.145     1.785    LED_Strip/FSM_onehot_r_STATE_reg_n_0_[2]
    SLICE_X58Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.830 r  LED_Strip/FSM_onehot_r_STATE[2]_i_1/O
                         net (fo=1, routed)           0.000     1.830    LED_Strip/FSM_onehot_r_STATE[2]_i_1_n_0
    SLICE_X58Y47         FDCE                                         r  LED_Strip/FSM_onehot_r_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.865     2.014    LED_Strip/i_Clk_IBUF_BUFG
    SLICE_X58Y47         FDCE                                         r  LED_Strip/FSM_onehot_r_STATE_reg[2]/C
                         clock pessimism             -0.515     1.499    
    SLICE_X58Y47         FDCE (Hold_fdce_C_D)         0.092     1.591    LED_Strip/FSM_onehot_r_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 LED_Strip/r_TX_Count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED_Strip/r_TX_Count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.247ns (66.637%)  route 0.124ns (33.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.595     1.499    LED_Strip/i_Clk_IBUF_BUFG
    SLICE_X60Y49         FDCE                                         r  LED_Strip/r_TX_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDCE (Prop_fdce_C_Q)         0.148     1.647 r  LED_Strip/r_TX_Count_reg[3]/Q
                         net (fo=6, routed)           0.124     1.770    LED_Strip/r_TX_Count_reg_n_0_[3]
    SLICE_X60Y49         LUT6 (Prop_lut6_I5_O)        0.099     1.869 r  LED_Strip/r_TX_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.869    LED_Strip/r_TX_Count[4]_i_1_n_0
    SLICE_X60Y49         FDCE                                         r  LED_Strip/r_TX_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.865     2.014    LED_Strip/i_Clk_IBUF_BUFG
    SLICE_X60Y49         FDCE                                         r  LED_Strip/r_TX_Count_reg[4]/C
                         clock pessimism             -0.515     1.499    
    SLICE_X60Y49         FDCE (Hold_fdce_C_D)         0.121     1.620    LED_Strip/r_TX_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { i_Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  i_Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         83.330      82.330     SLICE_X58Y47   LED_Strip/FSM_onehot_r_STATE_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X58Y47   LED_Strip/FSM_onehot_r_STATE_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X58Y47   LED_Strip/FSM_onehot_r_STATE_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X60Y46   LED_Strip/FSM_sequential_r_LED_STATE_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X60Y46   LED_Strip/FSM_sequential_r_LED_STATE_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X59Y46   LED_Strip/r_TX_Byte_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X60Y49   LED_Strip/r_TX_Count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X60Y49   LED_Strip/r_TX_Count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X60Y49   LED_Strip/r_TX_Count_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X58Y47   LED_Strip/FSM_onehot_r_STATE_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X58Y47   LED_Strip/FSM_onehot_r_STATE_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X58Y47   LED_Strip/FSM_onehot_r_STATE_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X60Y46   LED_Strip/FSM_sequential_r_LED_STATE_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X60Y46   LED_Strip/FSM_sequential_r_LED_STATE_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X60Y46   LED_Strip/FSM_sequential_r_LED_STATE_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X60Y46   LED_Strip/FSM_sequential_r_LED_STATE_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X59Y46   LED_Strip/r_TX_Byte_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X59Y46   LED_Strip/r_TX_Byte_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X60Y49   LED_Strip/r_TX_Count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X60Y46   LED_Strip/FSM_sequential_r_LED_STATE_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X60Y46   LED_Strip/FSM_sequential_r_LED_STATE_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X59Y46   LED_Strip/r_TX_Byte_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X60Y46   LED_Strip/r_TX_DV_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X60Y45   LED_Strip/spi/SPI_Clock_Divider/r_Clk_Toggle_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X60Y45   LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X61Y46   LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X61Y46   LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X61Y46   LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X61Y44   LED_Strip/spi/SPI_Clock_Divider/r_Clock_Counter_reg[1]/C



