NDSummary.OnToolTipsLoaded("BluespecSystemVerilogModule:mkOboeArchitectureRegMap",{39:"<div class=\"NDToolTip TClass LBluespecSystemVerilog\"><div id=\"NDPrototype39\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"3\" data-NarrowColumnCount=\"2\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/3\" style=\"grid-area:1/1/2/2\">module mkOboeArchitectureRegMap(</div><div class=\"PName InFirstParameterColumn InLastParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">OboeArchitectureRegMap</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"3/1/4/3\" style=\"grid-area:1/3/2/4\">)</div></div></div></div><div class=\"TTSummary\">The architecture register map is in charge of maintaining the architectural state of all the logical registers. Logical registers map to the physical registers by looking up the tag_vector. tag_vector is forwarded to the mkOboeFutureRegMap when restoring.</div></div>"});