#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x631d1d2a9be0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x631d1d27ea60 .scope module, "tb" "tb" 3 58;
 .timescale -12 -12;
L_0x631d1d282c70 .functor NOT 1, L_0x631d1d2cc0d0, C4<0>, C4<0>, C4<0>;
L_0x631d1d2cbe80 .functor XOR 9, L_0x631d1d2cbcb0, L_0x631d1d2cbde0, C4<000000000>, C4<000000000>;
L_0x631d1d2cbfc0 .functor XOR 9, L_0x631d1d2cbe80, L_0x631d1d2cbef0, C4<000000000>, C4<000000000>;
v0x631d1d2c9e10_0 .net *"_ivl_10", 8 0, L_0x631d1d2cbef0;  1 drivers
v0x631d1d2c9f10_0 .net *"_ivl_12", 8 0, L_0x631d1d2cbfc0;  1 drivers
v0x631d1d2c9ff0_0 .net *"_ivl_2", 8 0, L_0x631d1d2cbb80;  1 drivers
v0x631d1d2ca0b0_0 .net *"_ivl_4", 8 0, L_0x631d1d2cbcb0;  1 drivers
v0x631d1d2ca190_0 .net *"_ivl_6", 8 0, L_0x631d1d2cbde0;  1 drivers
v0x631d1d2ca2c0_0 .net *"_ivl_8", 8 0, L_0x631d1d2cbe80;  1 drivers
v0x631d1d2ca3a0_0 .net "a", 7 0, v0x631d1d2c8e70_0;  1 drivers
v0x631d1d2ca460_0 .net "b", 7 0, v0x631d1d2c8f30_0;  1 drivers
v0x631d1d2ca520_0 .var "clk", 0 0;
v0x631d1d2ca650_0 .net "overflow_dut", 0 0, L_0x631d1d29af30;  1 drivers
v0x631d1d2ca6f0_0 .net "overflow_ref", 0 0, L_0x631d1d2836c0;  1 drivers
v0x631d1d2ca790_0 .net "s_dut", 7 0, L_0x631d1d2cb900;  1 drivers
v0x631d1d2ca860_0 .net "s_ref", 7 0, L_0x631d1d2cb160;  1 drivers
v0x631d1d2ca930_0 .var/2u "stats1", 223 0;
v0x631d1d2ca9d0_0 .var/2u "strobe", 0 0;
v0x631d1d2caa70_0 .net "tb_match", 0 0, L_0x631d1d2cc0d0;  1 drivers
v0x631d1d2cab30_0 .net "tb_mismatch", 0 0, L_0x631d1d282c70;  1 drivers
v0x631d1d2cabf0_0 .net "wavedrom_enable", 0 0, v0x631d1d2c9070_0;  1 drivers
v0x631d1d2cacc0_0 .net "wavedrom_title", 511 0, v0x631d1d2c9110_0;  1 drivers
L_0x631d1d2cbb80 .concat [ 1 8 0 0], L_0x631d1d2836c0, L_0x631d1d2cb160;
L_0x631d1d2cbcb0 .concat [ 1 8 0 0], L_0x631d1d2836c0, L_0x631d1d2cb160;
L_0x631d1d2cbde0 .concat [ 1 8 0 0], L_0x631d1d29af30, L_0x631d1d2cb900;
L_0x631d1d2cbef0 .concat [ 1 8 0 0], L_0x631d1d2836c0, L_0x631d1d2cb160;
L_0x631d1d2cc0d0 .cmp/eeq 9, L_0x631d1d2cbb80, L_0x631d1d2cbfc0;
S_0x631d1d294970 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x631d1d27ea60;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x631d1d282fe0 .functor XOR 1, L_0x631d1d2cb2d0, L_0x631d1d2cb370, C4<0>, C4<0>;
L_0x631d1d283350 .functor XOR 1, L_0x631d1d2cb5e0, L_0x631d1d2cb6d0, C4<0>, C4<0>;
L_0x631d1d2836c0 .functor AND 1, L_0x631d1d2cb4f0, L_0x631d1d283350, C4<1>, C4<1>;
v0x631d1d282360_0 .net *"_ivl_0", 8 0, L_0x631d1d2cadf0;  1 drivers
v0x631d1d2826a0_0 .net *"_ivl_13", 0 0, L_0x631d1d2cb2d0;  1 drivers
v0x631d1d282a10_0 .net *"_ivl_15", 0 0, L_0x631d1d2cb370;  1 drivers
v0x631d1d282d80_0 .net *"_ivl_16", 0 0, L_0x631d1d282fe0;  1 drivers
v0x631d1d2830f0_0 .net *"_ivl_19", 0 0, L_0x631d1d2cb4f0;  1 drivers
v0x631d1d283460_0 .net *"_ivl_21", 0 0, L_0x631d1d2cb5e0;  1 drivers
v0x631d1d2837d0_0 .net *"_ivl_23", 0 0, L_0x631d1d2cb6d0;  1 drivers
v0x631d1d2c7ec0_0 .net *"_ivl_24", 0 0, L_0x631d1d283350;  1 drivers
L_0x7cd766a8a018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x631d1d2c7f80_0 .net *"_ivl_3", 0 0, L_0x7cd766a8a018;  1 drivers
v0x631d1d2c8060_0 .net *"_ivl_4", 8 0, L_0x631d1d2caef0;  1 drivers
L_0x7cd766a8a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x631d1d2c8140_0 .net *"_ivl_7", 0 0, L_0x7cd766a8a060;  1 drivers
v0x631d1d2c8220_0 .net "a", 7 0, v0x631d1d2c8e70_0;  alias, 1 drivers
v0x631d1d2c8300_0 .net "b", 7 0, v0x631d1d2c8f30_0;  alias, 1 drivers
v0x631d1d2c83e0_0 .net "overflow", 0 0, L_0x631d1d2836c0;  alias, 1 drivers
v0x631d1d2c84a0_0 .net "s", 7 0, L_0x631d1d2cb160;  alias, 1 drivers
v0x631d1d2c8580_0 .net "sum", 8 0, L_0x631d1d2cb070;  1 drivers
L_0x631d1d2cadf0 .concat [ 8 1 0 0], v0x631d1d2c8e70_0, L_0x7cd766a8a018;
L_0x631d1d2caef0 .concat [ 8 1 0 0], v0x631d1d2c8f30_0, L_0x7cd766a8a060;
L_0x631d1d2cb070 .arith/sum 9, L_0x631d1d2cadf0, L_0x631d1d2caef0;
L_0x631d1d2cb160 .part L_0x631d1d2cb070, 0, 8;
L_0x631d1d2cb2d0 .part v0x631d1d2c8e70_0, 7, 1;
L_0x631d1d2cb370 .part v0x631d1d2c8f30_0, 7, 1;
L_0x631d1d2cb4f0 .reduce/nor L_0x631d1d282fe0;
L_0x631d1d2cb5e0 .part v0x631d1d2c8e70_0, 7, 1;
L_0x631d1d2cb6d0 .part L_0x631d1d2cb160, 7, 1;
S_0x631d1d2c86e0 .scope module, "stim1" "stimulus_gen" 3 98, 3 18 0, S_0x631d1d27ea60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "a";
    .port_info 2 /OUTPUT 8 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x631d1d2c8e70_0 .var "a", 7 0;
v0x631d1d2c8f30_0 .var "b", 7 0;
v0x631d1d2c8fd0_0 .net "clk", 0 0, v0x631d1d2ca520_0;  1 drivers
v0x631d1d2c9070_0 .var "wavedrom_enable", 0 0;
v0x631d1d2c9110_0 .var "wavedrom_title", 511 0;
E_0x631d1d293770/0 .event negedge, v0x631d1d2c8fd0_0;
E_0x631d1d293770/1 .event posedge, v0x631d1d2c8fd0_0;
E_0x631d1d293770 .event/or E_0x631d1d293770/0, E_0x631d1d293770/1;
E_0x631d1d2934b0 .event negedge, v0x631d1d2c8fd0_0;
E_0x631d1d293c60 .event posedge, v0x631d1d2c8fd0_0;
S_0x631d1d2c8970 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x631d1d2c86e0;
 .timescale -12 -12;
v0x631d1d2c8b70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x631d1d2c8c70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x631d1d2c86e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x631d1d2c92e0 .scope module, "top_module1" "top_module" 3 109, 4 1 0, S_0x631d1d27ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x631d1d29af30 .functor XOR 1, v0x631d1d2c97e0_0, L_0x631d1d2cb9f0, C4<0>, C4<0>;
v0x631d1d2c94e0_0 .net *"_ivl_3", 0 0, L_0x631d1d2cb9f0;  1 drivers
v0x631d1d2c95e0_0 .net "a", 7 0, v0x631d1d2c8e70_0;  alias, 1 drivers
v0x631d1d2c96f0_0 .net "b", 7 0, v0x631d1d2c8f30_0;  alias, 1 drivers
v0x631d1d2c97e0_0 .var "carry", 0 0;
v0x631d1d2c98a0_0 .net "overflow", 0 0, L_0x631d1d29af30;  alias, 1 drivers
v0x631d1d2c99b0_0 .net "s", 7 0, L_0x631d1d2cb900;  alias, 1 drivers
v0x631d1d2c9a90_0 .var/s "sum", 8 0;
E_0x631d1d27b760 .event anyedge, v0x631d1d2c8220_0, v0x631d1d2c8300_0, v0x631d1d2c9a90_0;
L_0x631d1d2cb900 .part v0x631d1d2c9a90_0, 0, 8;
L_0x631d1d2cb9f0 .part v0x631d1d2c9a90_0, 8, 1;
S_0x631d1d2c9bf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 117, 3 117 0, S_0x631d1d27ea60;
 .timescale -12 -12;
E_0x631d1d2a9b10 .event anyedge, v0x631d1d2ca9d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x631d1d2ca9d0_0;
    %nor/r;
    %assign/vec4 v0x631d1d2ca9d0_0, 0;
    %wait E_0x631d1d2a9b10;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x631d1d2c86e0;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x631d1d2c8f30_0, 0;
    %assign/vec4 v0x631d1d2c8e70_0, 0;
    %wait E_0x631d1d2934b0;
    %wait E_0x631d1d293c60;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x631d1d2c8f30_0, 0;
    %assign/vec4 v0x631d1d2c8e70_0, 0;
    %wait E_0x631d1d293c60;
    %pushi/vec4 112, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x631d1d2c8f30_0, 0;
    %assign/vec4 v0x631d1d2c8e70_0, 0;
    %wait E_0x631d1d293c60;
    %pushi/vec4 28784, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x631d1d2c8f30_0, 0;
    %assign/vec4 v0x631d1d2c8e70_0, 0;
    %wait E_0x631d1d293c60;
    %pushi/vec4 28816, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x631d1d2c8f30_0, 0;
    %assign/vec4 v0x631d1d2c8e70_0, 0;
    %wait E_0x631d1d293c60;
    %pushi/vec4 36976, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x631d1d2c8f30_0, 0;
    %assign/vec4 v0x631d1d2c8e70_0, 0;
    %wait E_0x631d1d293c60;
    %pushi/vec4 37008, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x631d1d2c8f30_0, 0;
    %assign/vec4 v0x631d1d2c8e70_0, 0;
    %wait E_0x631d1d293c60;
    %pushi/vec4 37119, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x631d1d2c8f30_0, 0;
    %assign/vec4 v0x631d1d2c8e70_0, 0;
    %wait E_0x631d1d2934b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x631d1d2c8c70;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x631d1d293770;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 16;
    %split/vec4 8;
    %assign/vec4 v0x631d1d2c8f30_0, 0;
    %assign/vec4 v0x631d1d2c8e70_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 53 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x631d1d2c92e0;
T_4 ;
    %wait E_0x631d1d27b760;
    %load/vec4 v0x631d1d2c95e0_0;
    %pad/u 9;
    %load/vec4 v0x631d1d2c96f0_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x631d1d2c9a90_0, 0, 9;
    %load/vec4 v0x631d1d2c9a90_0;
    %parti/s 1, 8, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x631d1d2c97e0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631d1d2c97e0_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x631d1d27ea60;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631d1d2ca520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631d1d2ca9d0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x631d1d27ea60;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x631d1d2ca520_0;
    %inv;
    %store/vec4 v0x631d1d2ca520_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x631d1d27ea60;
T_7 ;
    %vpi_call/w 3 90 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 91 "$dumpvars", 32'sb00000000000000000000000000000001, v0x631d1d2c8fd0_0, v0x631d1d2cab30_0, v0x631d1d2ca3a0_0, v0x631d1d2ca460_0, v0x631d1d2ca860_0, v0x631d1d2ca790_0, v0x631d1d2ca6f0_0, v0x631d1d2ca650_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x631d1d27ea60;
T_8 ;
    %load/vec4 v0x631d1d2ca930_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x631d1d2ca930_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x631d1d2ca930_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 126 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "s", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 127 "$display", "Hint: Output '%s' has no mismatches.", "s" {0 0 0};
T_8.1 ;
    %load/vec4 v0x631d1d2ca930_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x631d1d2ca930_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x631d1d2ca930_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "overflow", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "overflow" {0 0 0};
T_8.3 ;
    %load/vec4 v0x631d1d2ca930_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x631d1d2ca930_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 131 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 132 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x631d1d2ca930_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x631d1d2ca930_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x631d1d27ea60;
T_9 ;
    %wait E_0x631d1d293770;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x631d1d2ca930_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x631d1d2ca930_0, 4, 32;
    %load/vec4 v0x631d1d2caa70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x631d1d2ca930_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x631d1d2ca930_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x631d1d2ca930_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x631d1d2ca930_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x631d1d2ca860_0;
    %load/vec4 v0x631d1d2ca860_0;
    %load/vec4 v0x631d1d2ca790_0;
    %xor;
    %load/vec4 v0x631d1d2ca860_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x631d1d2ca930_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 148 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x631d1d2ca930_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x631d1d2ca930_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x631d1d2ca930_0, 4, 32;
T_9.4 ;
    %load/vec4 v0x631d1d2ca6f0_0;
    %load/vec4 v0x631d1d2ca6f0_0;
    %load/vec4 v0x631d1d2ca650_0;
    %xor;
    %load/vec4 v0x631d1d2ca6f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0x631d1d2ca930_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x631d1d2ca930_0, 4, 32;
T_9.10 ;
    %load/vec4 v0x631d1d2ca930_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x631d1d2ca930_0, 4, 32;
T_9.8 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/ece241_2014_q1c/ece241_2014_q1c_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates10_depth10/ece241_2014_q1c/iter0/response5/top_module.sv";
