# Filter-Circuit-in-VHDL
Project on Implementation of simple State transition to create a Digital Filter circuit. Input and output are 16 bit numbers, entered by hand on an FPGA board(or via the simulator). State transition diagram as shown:

![alt text](https://raw.githubusercontent.com/parthnan/Filter-Circuit-in-VHDL/master/trans.png)

Examples of input and output sequences are as below:
If initial state is S1 then,		1111 0110 0101 1001->0111 1111 0101 1101
If initial state is S4 then,		1111 0110 0101 1001->1111 1111 0101 1101

