[
    {
        "age": null,
        "album": "",
        "author": "/u/Grouchy_Birthday_200",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-08-24T22:44:43.956912+00:00",
        "date_dead_since": null,
        "date_published": "2025-08-24T21:51:00+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1mz8m4t/riscv_32_ide_emulator_decode_view_in_tui/\"> <img src=\"https://external-preview.redd.it/MIcBF__xb57gZVVtG4FaNSakZ-gJoxGbI3CuTSYqVIc.png?width=640&amp;crop=smart&amp;auto=webp&amp;s=b12383311d47b87e7997862b4d5343401baff323\" alt=\"RISC-V 32 IDE + Emulator + decode view in TUI\" title=\"RISC-V 32 IDE + Emulator + decode view in TUI\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>Hey everyone,</p> <p>I\u2019ve been working on <a href=\"https://github.com/Gaok1/FALCON-ASM\"><strong>Falcon-ASM</strong></a> \u2014 a RISC-V (RV32I) emulator, IDE and assembler written in Rust \u2014 and I\u2019m finally at a point where I can share it.</p> <p>Falcon isn\u2019t \u201cjust\u201d an emulator. It\u2019s closer to a <strong>mini-IDE for RISC-V</strong>, built with a clear educational and experimental purpose:</p> <h1>Review:</h1> <ul> <li><strong>simulation</strong>: decode \u2192 execute, with registers and memory visible.</li> <li><strong>Assembler + Encoder/Decoder</s",
        "id": 3408835,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1mz8m4t/riscv_32_ide_emulator_decode_view_in_tui",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/MIcBF__xb57gZVVtG4FaNSakZ-gJoxGbI3CuTSYqVIc.png?width=640&crop=smart&auto=webp&s=b12383311d47b87e7997862b4d5343401baff323",
        "title": "RISC-V 32 IDE + Emulator + decode view in TUI",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/TJSnider1984",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-08-24T19:26:58.655951+00:00",
        "date_dead_since": null,
        "date_published": "2025-08-24T19:05:52+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1mz4dio/xcena_mx1_riscv_computational_memory_in_cxl_30/\"> <img src=\"https://external-preview.redd.it/Y-v3JRj3Fvk9JMVmytRSsG_lwOfXoKCe2cnvDogI2kE.jpeg?width=640&amp;crop=smart&amp;auto=webp&amp;s=b86829714867a4479bea7470ce91993f67781a50\" alt=\"XCENA MX1 RISC-V Computational Memory in CXL 3.0\" title=\"XCENA MX1 RISC-V Computational Memory in CXL 3.0\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>&quot;It has \u201c1000s\u201d of RISC-V cores to offload compute without having to bring data back to main memory.&quot;</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/TJSnider1984\"> /u/TJSnider1984 </a> <br/> <span><a href=\"https://www.servethehome.com/xcena-mx1-risc-v-computational-memory-in-cxl-3-0/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1mz4dio/xcena_mx1_riscv_computational_memory_in_cxl_30/\">[comments]</a></span> </td></tr></table>",
        "id": 3407753,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1mz4dio/xcena_mx1_riscv_computational_memory_in_cxl_30",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/Y-v3JRj3Fvk9JMVmytRSsG_lwOfXoKCe2cnvDogI2kE.jpeg?width=640&crop=smart&auto=webp&s=b86829714867a4479bea7470ce91993f67781a50",
        "title": "XCENA MX1 RISC-V Computational Memory in CXL 3.0",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Background_Shift5408",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-08-24T14:01:31.899449+00:00",
        "date_dead_since": null,
        "date_published": "2025-08-24T13:41:22+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1myvwe0/riscv_emulation_on_nes/\"> <img src=\"https://preview.redd.it/9gft98e21zkf1.jpeg?width=640&amp;crop=smart&amp;auto=webp&amp;s=9fc43f2e8ee10aa000c2530245af7e9042caffc5\" alt=\"RISC-V emulation on NES\" title=\"RISC-V emulation on NES\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>Only supports RV32I <a href=\"https://github.com/xms0g/nesv\">https://github.com/xms0g/nesv</a></p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Background_Shift5408\"> /u/Background_Shift5408 </a> <br/> <span><a href=\"https://i.redd.it/9gft98e21zkf1.jpeg\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1myvwe0/riscv_emulation_on_nes/\">[comments]</a></span> </td></tr></table>",
        "id": 3405953,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1myvwe0/riscv_emulation_on_nes",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://preview.redd.it/9gft98e21zkf1.jpeg?width=640&crop=smart&auto=webp&s=9fc43f2e8ee10aa000c2530245af7e9042caffc5",
        "title": "RISC-V emulation on NES",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/I00I-SqAR",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-08-24T01:01:18.097641+00:00",
        "date_dead_since": null,
        "date_published": "2025-08-24T00:51:29+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p><em>By Tomi Rantakari CEO (ChipFlow) &amp; Luca Testa COO (Keysom)</em></p> <p>From the Article:</p> <p>&quot;<strong>The State of RISC-V: A Conversation Worth Having</strong></p> <p>RISC-V has been a hot topic in the semiconductor industry for several years now, and for good reason. As an open standard ISA alternative to traditional processor architectures like ARM and x86, it carries a huge weight of expectation, but also significant hurdles to widespread adoption. It\u2019s clear that RISC-V is making progress, but the road ahead isn\u2019t smooth.&quot;</p> <p>Following is a controversial discussion which highlights some obstacles to overcome for RISC-V&#39;s widespread adoption in more areas.</p> <p><a href=\"https://www.design-reuse.com/article/61590-risc-v-in-2025-progress-challenges-and-what-s-next-for-automotive-openhardware/\">https://www.design-reuse.com/article/61590-risc-v-in-2025-progress-challenges-and-what-s-next-for-automotive-openhardware/</a></",
        "id": 3403304,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1myi48i/riscv_in_2025_progress_challengesand_whats_next",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "RISC-V in 2025: Progress, Challenges,and What's Next for Automotive & OpenHardware",
        "vote": 0
    }
]