
*** Running vivado
    with args -log RV32ICore.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RV32ICore.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source RV32ICore.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 484.938 ; gain = 184.289
Command: synth_design -top RV32ICore -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4540
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 931.414 ; gain = 443.488
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32ICore' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/RV32ICore.v:7]
INFO: [Synth 8-6157] synthesizing module 'NPC_Generator' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/NPCGenerator.v:18]
INFO: [Synth 8-6155] done synthesizing module 'NPC_Generator' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/NPCGenerator.v:18]
INFO: [Synth 8-6157] synthesizing module 'PC_IF' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/PC.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PC_IF' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/PC.v:13]
INFO: [Synth 8-6157] synthesizing module 'PC_ID' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IfIdSegReg/PcId.v:14]
INFO: [Synth 8-6155] done synthesizing module 'PC_ID' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IfIdSegReg/PcId.v:14]
INFO: [Synth 8-6157] synthesizing module 'IR_ID' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IfIdSegReg/IR.v:19]
INFO: [Synth 8-6157] synthesizing module 'InstructionCache' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/Cache/InstructionCache.v:2]
INFO: [Synth 8-6155] done synthesizing module 'InstructionCache' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/Cache/InstructionCache.v:2]
INFO: [Synth 8-6155] done synthesizing module 'IR_ID' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IfIdSegReg/IR.v:19]
INFO: [Synth 8-6157] synthesizing module 'CSR_EX' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/CSR/CSR_EX.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CSR_EX' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/CSR/CSR_EX.v:5]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/GeneralRegister.v:21]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/GeneralRegister.v:21]
INFO: [Synth 8-6157] synthesizing module 'ControllerDecoder' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/ControllerDecoder.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ControllerDecoder' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/ControllerDecoder.v:26]
INFO: [Synth 8-6157] synthesizing module 'ImmExtend' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/ImmExtend.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ImmExtend' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/ImmExtend.v:14]
INFO: [Synth 8-6157] synthesizing module 'PC_EX' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IdExSegReg/PcEx.v:14]
INFO: [Synth 8-6155] done synthesizing module 'PC_EX' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IdExSegReg/PcEx.v:14]
WARNING: [Synth 8-7071] port 'NPC_ID' of module 'PC_EX' is unconnected for instance 'PC_EX1' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/RV32ICore.v:231]
WARNING: [Synth 8-7071] port 'NPC_EX' of module 'PC_EX' is unconnected for instance 'PC_EX1' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/RV32ICore.v:231]
WARNING: [Synth 8-7023] instance 'PC_EX1' of module 'PC_EX' has 7 connections declared, but only 5 given [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/RV32ICore.v:231]
INFO: [Synth 8-6157] synthesizing module 'BR_Target_EX' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IdExSegReg/BrTarget.v:17]
INFO: [Synth 8-6155] done synthesizing module 'BR_Target_EX' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IdExSegReg/BrTarget.v:17]
INFO: [Synth 8-6157] synthesizing module 'Op1_EX' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IdExSegReg/Op1.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Op1_EX' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IdExSegReg/Op1.v:14]
INFO: [Synth 8-6157] synthesizing module 'Imm_EX' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IdExSegReg/Imm.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Imm_EX' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IdExSegReg/Imm.v:7]
INFO: [Synth 8-6157] synthesizing module 'Reg2_EX' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IdExSegReg/Reg2Ex.v:15]
INFO: [Synth 8-6155] done synthesizing module 'Reg2_EX' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IdExSegReg/Reg2Ex.v:15]
INFO: [Synth 8-6157] synthesizing module 'Addr_EX' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IdExSegReg/AddrEx.v:18]
INFO: [Synth 8-6155] done synthesizing module 'Addr_EX' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IdExSegReg/AddrEx.v:18]
INFO: [Synth 8-6157] synthesizing module 'Ctrl_EX' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IdExSegReg/CtrlEx.v:30]
INFO: [Synth 8-6155] done synthesizing module 'Ctrl_EX' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IdExSegReg/CtrlEx.v:30]
INFO: [Synth 8-6157] synthesizing module 'CSR_Regfile' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/CSR/CSR_Regfile.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CSR_Regfile' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/CSR/CSR_Regfile.v:5]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/ALU.v:14]
WARNING: [Synth 8-151] case item 4'b1001 is unreachable [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/ALU.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/ALU.v:14]
INFO: [Synth 8-6157] synthesizing module 'BranchDecision' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/BranchDecision.v:14]
INFO: [Synth 8-6155] done synthesizing module 'BranchDecision' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/BranchDecision.v:14]
WARNING: [Synth 8-689] width (32) of port connection 'br_target' does not match port width (3) of module 'BranchDecision' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/RV32ICore.v:336]
INFO: [Synth 8-6157] synthesizing module 'Result_MEM' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/ExMemSegReg/Result.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Result_MEM' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/ExMemSegReg/Result.v:14]
INFO: [Synth 8-6157] synthesizing module 'Reg2_MEM' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/ExMemSegReg/Reg2Mem.v:15]
INFO: [Synth 8-6155] done synthesizing module 'Reg2_MEM' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/ExMemSegReg/Reg2Mem.v:15]
INFO: [Synth 8-6157] synthesizing module 'Addr_MEM' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/ExMemSegReg/AddrMem.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Addr_MEM' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/ExMemSegReg/AddrMem.v:14]
INFO: [Synth 8-6157] synthesizing module 'Ctrl_MEM' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/ExMemSegReg/CtrlMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ctrl_MEM' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/ExMemSegReg/CtrlMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'WB_Data_WB' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/MemWbSegReg/WbData.v:23]
INFO: [Synth 8-6157] synthesizing module 'cache' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:3]
	Parameter LINE_ADDR_LEN bound to: 2 - type: integer 
	Parameter SET_ADDR_LEN bound to: 2 - type: integer 
	Parameter TAG_ADDR_LEN bound to: 7 - type: integer 
	Parameter WAY_CNT bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:203]
INFO: [Synth 8-6157] synthesizing module 'main_mem' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/main_mem.sv:2]
	Parameter LINE_ADDR_LEN bound to: 2 - type: integer 
	Parameter ADDR_LEN bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/mem.sv:2]
	Parameter ADDR_LEN bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/mem.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'main_mem' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/main_mem.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'cache' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:3]
INFO: [Synth 8-6157] synthesizing module 'DataExtend' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/DataExtend.v:16]
INFO: [Synth 8-226] default block is never used [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/DataExtend.v:50]
INFO: [Synth 8-226] default block is never used [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/DataExtend.v:59]
INFO: [Synth 8-6155] done synthesizing module 'DataExtend' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/DataExtend.v:16]
INFO: [Synth 8-6155] done synthesizing module 'WB_Data_WB' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/MemWbSegReg/WbData.v:23]
INFO: [Synth 8-6157] synthesizing module 'Addr_WB' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/MemWbSegReg/AddrWb.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Addr_WB' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/MemWbSegReg/AddrWb.v:14]
INFO: [Synth 8-6157] synthesizing module 'Ctrl_WB' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/MemWbSegReg/CtrlWb.v:15]
INFO: [Synth 8-6155] done synthesizing module 'Ctrl_WB' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/MemWbSegReg/CtrlWb.v:15]
INFO: [Synth 8-6157] synthesizing module 'HarzardUnit' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/Hazard.v:37]
INFO: [Synth 8-6155] done synthesizing module 'HarzardUnit' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/Hazard.v:37]
INFO: [Synth 8-6155] done synthesizing module 'RV32ICore' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/RV32ICore.v:7]
WARNING: [Synth 8-7137] Register rd_delay_reg in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/main_mem.sv:36]
WARNING: [Synth 8-7137] Register wr_delay_reg in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/main_mem.sv:37]
WARNING: [Synth 8-7137] Register rd_line_reg[0] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[1] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[2] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[3] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[0] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[1] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[2] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[3] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-6014] Unused sequential element access_cycles_reg was removed.  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:61]
WARNING: [Synth 8-6014] Unused sequential element access_times_reg was removed.  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:200]
WARNING: [Synth 8-6014] Unused sequential element miss_times_reg was removed.  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:201]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][1][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][1][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][1][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][1][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][2][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][2][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][2][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][2][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][3][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][3][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][3][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][3][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][0][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][0][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][0][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][0][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][1][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][1][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][1][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][1][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][2][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][2][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][2][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][2][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][3][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][3][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][3][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][3][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_tags_reg[0][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:219]
WARNING: [Synth 8-7137] Register cache_tags_reg[0][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:219]
WARNING: [Synth 8-7137] Register cache_tags_reg[0][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:219]
WARNING: [Synth 8-7137] Register cache_tags_reg[0][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:219]
WARNING: [Synth 8-7137] Register cache_tags_reg[1][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:219]
WARNING: [Synth 8-7137] Register cache_tags_reg[1][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:219]
WARNING: [Synth 8-7137] Register cache_tags_reg[1][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:219]
WARNING: [Synth 8-7137] Register cache_tags_reg[1][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:219]
WARNING: [Synth 8-3848] Net debug_out_data in module/entity WB_Data_WB does not have driver. [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/MemWbSegReg/WbData.v:32]
WARNING: [Synth 8-3848] Net NPC_EX in module/entity RV32ICore does not have driver. [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/RV32ICore.v:26]
WARNING: [Synth 8-7129] Port addr[31] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[30] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[29] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[28] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[27] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[26] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[25] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[24] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[23] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[22] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[21] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[20] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[18] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[31] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[30] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[29] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[28] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[27] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[26] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[25] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[24] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[23] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[22] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[21] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[20] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[19] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[18] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[17] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[16] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[15] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[14] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[13] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[12] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[11] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[10] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[9] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[8] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[7] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[6] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[5] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[4] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[3] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[2] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[1] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[0] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_write_en[3] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_write_en[2] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_write_en[1] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_write_en[0] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[31] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[30] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[29] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[28] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[27] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[26] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[25] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[24] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[23] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[22] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[21] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[20] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[19] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[18] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[17] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[16] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[15] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[14] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[13] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[12] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[11] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[10] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[9] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[8] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[7] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[6] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[5] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[4] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[3] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[2] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[1] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[0] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_in_data[31] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_in_data[30] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_in_data[29] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_in_data[28] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_in_data[27] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_in_data[26] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_in_data[25] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_in_data[24] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_in_data[23] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_in_data[22] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_in_data[21] in module WB_Data_WB is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:16 ; elapsed = 00:00:48 . Memory (MB): peak = 1422.367 ; gain = 934.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:51 . Memory (MB): peak = 1422.367 ; gain = 934.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Synth 8-802] inferred FSM for state register 'cache_stat_reg' in module 'cache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 | 00000000000000000000000000000000
                SWAP_OUT |                             0010 | 00000000000000000000000000000001
                 SWAP_IN |                             0100 | 00000000000000000000000000000010
              SWAP_IN_OK |                             1000 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cache_stat_reg' using encoding 'one-hot' in module 'cache'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:02:03 . Memory (MB): peak = 1740.836 ; gain = 1252.910
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4257  
	               24 Bit    Registers := 64    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                7 Bit    Registers := 9     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 173   
+---RAMs : 
	             128K Bit	(4096 X 32 bit)          RAMs := 1     
	              64K Bit	(2048 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 42    
	   4 Input   32 Bit        Muxes := 11    
	   3 Input   32 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 4     
	   7 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 227   
	   3 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 71    
	   5 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------

*** Running vivado
    with args -log RV32ICore.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RV32ICore.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source RV32ICore.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 485.262 ; gain = 179.445
Command: synth_design -top RV32ICore -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24412
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 931.184 ; gain = 441.949
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32ICore' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/RV32ICore.v:7]
INFO: [Synth 8-6157] synthesizing module 'NPC_Generator' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/NPCGenerator.v:18]
INFO: [Synth 8-6155] done synthesizing module 'NPC_Generator' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/NPCGenerator.v:18]
INFO: [Synth 8-6157] synthesizing module 'PC_IF' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/PC.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PC_IF' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/PC.v:13]
INFO: [Synth 8-6157] synthesizing module 'PC_ID' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IfIdSegReg/PcId.v:14]
INFO: [Synth 8-6155] done synthesizing module 'PC_ID' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IfIdSegReg/PcId.v:14]
INFO: [Synth 8-6157] synthesizing module 'IR_ID' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IfIdSegReg/IR.v:19]
INFO: [Synth 8-6157] synthesizing module 'InstructionCache' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/Cache/InstructionCache.v:2]
INFO: [Synth 8-6155] done synthesizing module 'InstructionCache' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/Cache/InstructionCache.v:2]
INFO: [Synth 8-6155] done synthesizing module 'IR_ID' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IfIdSegReg/IR.v:19]
INFO: [Synth 8-6157] synthesizing module 'CSR_EX' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/CSR/CSR_EX.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CSR_EX' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/CSR/CSR_EX.v:5]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/GeneralRegister.v:21]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/GeneralRegister.v:21]
INFO: [Synth 8-6157] synthesizing module 'ControllerDecoder' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/ControllerDecoder.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ControllerDecoder' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/ControllerDecoder.v:26]
INFO: [Synth 8-6157] synthesizing module 'ImmExtend' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/ImmExtend.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ImmExtend' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/ImmExtend.v:14]
INFO: [Synth 8-6157] synthesizing module 'PC_EX' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IdExSegReg/PcEx.v:14]
INFO: [Synth 8-6155] done synthesizing module 'PC_EX' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IdExSegReg/PcEx.v:14]
WARNING: [Synth 8-7071] port 'NPC_ID' of module 'PC_EX' is unconnected for instance 'PC_EX1' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/RV32ICore.v:231]
WARNING: [Synth 8-7071] port 'NPC_EX' of module 'PC_EX' is unconnected for instance 'PC_EX1' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/RV32ICore.v:231]
WARNING: [Synth 8-7023] instance 'PC_EX1' of module 'PC_EX' has 7 connections declared, but only 5 given [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/RV32ICore.v:231]
INFO: [Synth 8-6157] synthesizing module 'BR_Target_EX' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IdExSegReg/BrTarget.v:17]
INFO: [Synth 8-6155] done synthesizing module 'BR_Target_EX' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IdExSegReg/BrTarget.v:17]
INFO: [Synth 8-6157] synthesizing module 'Op1_EX' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IdExSegReg/Op1.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Op1_EX' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IdExSegReg/Op1.v:14]
INFO: [Synth 8-6157] synthesizing module 'Imm_EX' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IdExSegReg/Imm.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Imm_EX' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IdExSegReg/Imm.v:7]
INFO: [Synth 8-6157] synthesizing module 'Reg2_EX' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IdExSegReg/Reg2Ex.v:15]
INFO: [Synth 8-6155] done synthesizing module 'Reg2_EX' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IdExSegReg/Reg2Ex.v:15]
INFO: [Synth 8-6157] synthesizing module 'Addr_EX' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IdExSegReg/AddrEx.v:18]
INFO: [Synth 8-6155] done synthesizing module 'Addr_EX' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IdExSegReg/AddrEx.v:18]
INFO: [Synth 8-6157] synthesizing module 'Ctrl_EX' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IdExSegReg/CtrlEx.v:30]
INFO: [Synth 8-6155] done synthesizing module 'Ctrl_EX' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/IdExSegReg/CtrlEx.v:30]
INFO: [Synth 8-6157] synthesizing module 'CSR_Regfile' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/CSR/CSR_Regfile.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CSR_Regfile' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/CSR/CSR_Regfile.v:5]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/ALU.v:14]
WARNING: [Synth 8-151] case item 4'b1001 is unreachable [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/ALU.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/ALU.v:14]
INFO: [Synth 8-6157] synthesizing module 'BranchDecision' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/BranchDecision.v:14]
INFO: [Synth 8-6155] done synthesizing module 'BranchDecision' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/BranchDecision.v:14]
INFO: [Synth 8-6157] synthesizing module 'Result_MEM' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/ExMemSegReg/Result.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Result_MEM' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/ExMemSegReg/Result.v:14]
INFO: [Synth 8-6157] synthesizing module 'Reg2_MEM' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/ExMemSegReg/Reg2Mem.v:15]
INFO: [Synth 8-6155] done synthesizing module 'Reg2_MEM' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/ExMemSegReg/Reg2Mem.v:15]
INFO: [Synth 8-6157] synthesizing module 'Addr_MEM' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/ExMemSegReg/AddrMem.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Addr_MEM' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/ExMemSegReg/AddrMem.v:14]
INFO: [Synth 8-6157] synthesizing module 'Ctrl_MEM' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/ExMemSegReg/CtrlMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ctrl_MEM' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/ExMemSegReg/CtrlMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'WB_Data_WB' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/MemWbSegReg/WbData.v:23]
INFO: [Synth 8-6157] synthesizing module 'cache' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:3]
	Parameter LINE_ADDR_LEN bound to: 2 - type: integer 
	Parameter SET_ADDR_LEN bound to: 2 - type: integer 
	Parameter TAG_ADDR_LEN bound to: 7 - type: integer 
	Parameter WAY_CNT bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:203]
INFO: [Synth 8-6157] synthesizing module 'main_mem' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/main_mem.sv:2]
	Parameter LINE_ADDR_LEN bound to: 2 - type: integer 
	Parameter ADDR_LEN bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/mem.sv:2]
	Parameter ADDR_LEN bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/mem.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'main_mem' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/main_mem.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'cache' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:3]
INFO: [Synth 8-6157] synthesizing module 'DataExtend' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/DataExtend.v:16]
INFO: [Synth 8-226] default block is never used [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/DataExtend.v:50]
INFO: [Synth 8-226] default block is never used [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/DataExtend.v:59]
INFO: [Synth 8-6155] done synthesizing module 'DataExtend' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/DataExtend.v:16]
INFO: [Synth 8-6155] done synthesizing module 'WB_Data_WB' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/MemWbSegReg/WbData.v:23]
INFO: [Synth 8-6157] synthesizing module 'Addr_WB' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/MemWbSegReg/AddrWb.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Addr_WB' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/MemWbSegReg/AddrWb.v:14]
INFO: [Synth 8-6157] synthesizing module 'Ctrl_WB' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/MemWbSegReg/CtrlWb.v:15]
INFO: [Synth 8-6155] done synthesizing module 'Ctrl_WB' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/MemWbSegReg/CtrlWb.v:15]
INFO: [Synth 8-6157] synthesizing module 'HarzardUnit' [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/Hazard.v:37]
INFO: [Synth 8-6155] done synthesizing module 'HarzardUnit' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/Hazard.v:37]
INFO: [Synth 8-6155] done synthesizing module 'RV32ICore' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/RV32ICore.v:7]
WARNING: [Synth 8-7137] Register rd_delay_reg in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/main_mem.sv:36]
WARNING: [Synth 8-7137] Register wr_delay_reg in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/main_mem.sv:37]
WARNING: [Synth 8-7137] Register rd_line_reg[0] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[1] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[2] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[3] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[0] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[1] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[2] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[3] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-6014] Unused sequential element access_cycles_reg was removed.  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:61]
WARNING: [Synth 8-6014] Unused sequential element access_times_reg was removed.  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:200]
WARNING: [Synth 8-6014] Unused sequential element miss_times_reg was removed.  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:201]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][1][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][1][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][1][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][1][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][2][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][2][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][2][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][2][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][3][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][3][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][3][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][3][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][0][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][0][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][0][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][0][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][1][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][1][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][1][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][1][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][2][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][2][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][2][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][2][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][3][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][3][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][3][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[1][3][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_tags_reg[0][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:219]
WARNING: [Synth 8-7137] Register cache_tags_reg[0][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:219]
WARNING: [Synth 8-7137] Register cache_tags_reg[0][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:219]
WARNING: [Synth 8-7137] Register cache_tags_reg[0][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:219]
WARNING: [Synth 8-7137] Register cache_tags_reg[1][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:219]
WARNING: [Synth 8-7137] Register cache_tags_reg[1][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:219]
WARNING: [Synth 8-7137] Register cache_tags_reg[1][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:219]
WARNING: [Synth 8-7137] Register cache_tags_reg[1][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv:219]
WARNING: [Synth 8-3848] Net debug_out_data in module/entity WB_Data_WB does not have driver. [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/MemWbSegReg/WbData.v:32]
WARNING: [Synth 8-3848] Net NPC_EX in module/entity RV32ICore does not have driver. [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/RV32ICore.v:26]
WARNING: [Synth 8-7129] Port addr[31] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[30] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[29] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[28] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[27] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[26] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[25] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[24] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[23] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[22] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[21] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[20] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[18] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[31] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[30] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[29] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[28] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[27] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[26] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[25] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[24] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[23] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[22] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[21] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[20] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[19] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[18] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[17] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[16] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[15] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[14] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[13] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[12] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[11] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[10] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[9] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[8] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[7] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[6] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[5] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[4] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[3] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[2] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[1] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_out_data[0] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_write_en[3] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_write_en[2] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_write_en[1] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_write_en[0] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[31] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[30] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[29] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[28] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[27] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[26] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[25] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[24] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[23] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[22] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[21] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[20] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[19] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[18] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[17] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[16] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[15] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[14] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[13] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[12] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[11] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[10] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[9] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[8] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[7] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[6] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[5] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[4] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[3] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[2] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[1] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[0] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_in_data[31] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_in_data[30] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_in_data[29] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_in_data[28] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_in_data[27] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_in_data[26] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_in_data[25] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_in_data[24] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_in_data[23] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_in_data[22] in module WB_Data_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_in_data[21] in module WB_Data_WB is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:44 . Memory (MB): peak = 1423.746 ; gain = 934.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:50 . Memory (MB): peak = 1423.746 ; gain = 934.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:50 . Memory (MB): peak = 1423.746 ; gain = 934.512
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cache_stat_reg' in module 'cache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 | 00000000000000000000000000000000
                SWAP_OUT |                             0010 | 00000000000000000000000000000001
                 SWAP_IN |                             0100 | 00000000000000000000000000000010
              SWAP_IN_OK |                             1000 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cache_stat_reg' using encoding 'one-hot' in module 'cache'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:02:14 . Memory (MB): peak = 1748.684 ; gain = 1259.449
---------------------------------------------------------------------------------
