{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.348718",
   "Default View_TopLeft":"161,-20",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace inst zynq_ps -pg 1 -lvl 2 -x 810 -y 540 -defaultsOSRD
preplace inst vcu -pg 1 -lvl 5 -x 2200 -y 340 -defaultsOSRD
preplace inst clk0_reset -pg 1 -lvl 3 -x 1370 -y 580 -defaultsOSRD
preplace inst clk1_reset -pg 1 -lvl 3 -x 1370 -y 300 -defaultsOSRD
preplace inst pll_vcu -pg 1 -lvl 3 -x 1370 -y 440 -defaultsOSRD
preplace inst axi_interconnect_vcu_enc -pg 1 -lvl 6 -x 2720 -y 220 -defaultsOSRD
preplace inst axi_interconnect_vcu_dec -pg 1 -lvl 6 -x 2720 -y 630 -defaultsOSRD
preplace inst dpu -pg 1 -lvl 5 -x 2200 -y 1200 -defaultsOSRD
preplace inst clk_dsp_reset -pg 1 -lvl 3 -x 1370 -y 910 -defaultsOSRD
preplace inst pll_dpu -pg 1 -lvl 2 -x 810 -y 940 -defaultsOSRD
preplace inst irq_concat -pg 1 -lvl 1 -x 280 -y 680 -defaultsOSRD
preplace inst axi_interconnect_vcu_s_axi -pg 1 -lvl 4 -x 1760 -y 280 -defaultsOSRD
preplace netloc ARESETN_1 1 3 1 1600 260n
preplace netloc clk0_reset_peripheral_aresetn 1 3 2 N 620 2010J
preplace netloc clk_wiz_0_clk_out1 1 3 2 NJ 440 1910J
preplace netloc dpu_dpu0_interrupt 1 0 6 180 770 N 770 1190J 760 NJ 760 NJ 760 2410
preplace netloc dpu_dpu_2x_clk_ce 1 1 5 480 810 NJ 810 NJ 810 NJ 810 2380
preplace netloc pll_dpu_locked 1 2 1 N 950
preplace netloc vcu_0_vcu_host_interrupt 1 0 6 170 790 N 790 NJ 790 NJ 790 NJ 790 2380
preplace netloc xlconcat_0_dout 1 1 1 N 680
preplace netloc zynq_ps_pl_clk3 1 2 3 1190 1200 N 1200 N
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 4 450 330 1140 190 1610 160 2000
preplace netloc zynq_ultra_ps_e_0_pl_clk1 1 1 5 470 760 1180 770 N 770 2020 460 2570
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 2 1 1130 280n
preplace netloc clk_dsp_reset_peripheral_aresetn 1 3 2 N 950 1910
preplace netloc clk1_reset_peripheral_aresetn 1 3 2 1550 610 1920J
preplace netloc clk1_reset_interconnect_aresetn 1 3 3 1550 150 NJ 150 2550J
preplace netloc axi_interconnect_0_M00_AXI 1 1 6 470 60 NJ 60 NJ 60 N 60 N 60 2870
preplace netloc axi_interconnect_1_M00_AXI 1 1 6 500 70 N 70 N 70 N 70 N 70 2880
preplace netloc axi_interconnect_vcu_s_axi_M00_AXI 1 4 1 N 280
preplace netloc dpu_DPU0_M_AXI_DATA0 1 1 5 460 140 NJ 140 NJ 140 NJ 140 2400
preplace netloc dpu_DPU0_M_AXI_DATA1 1 1 5 500 740 NJ 740 NJ 740 NJ 740 2390
preplace netloc dpu_DPU0_M_AXI_INSTR 1 1 5 480 340 1170J 750 NJ 750 NJ 750 2430
preplace netloc vcu_0_M_AXI_DEC0 1 5 1 2560 330n
preplace netloc vcu_0_M_AXI_DEC1 1 5 1 2410 350n
preplace netloc vcu_0_M_AXI_ENC0 1 5 1 2410 130n
preplace netloc vcu_0_M_AXI_ENC1 1 5 1 2560 150n
preplace netloc vcu_0_M_AXI_MCU 1 1 5 490 750 1160J 730 NJ 730 N 730 2390
preplace netloc zynq_ps_M_AXI_HPM0_FPD 1 2 2 1150 200 1560J
preplace netloc zynq_ps_M_AXI_HPM1_FPD 1 2 3 1150J 780 NJ 780 1930
levelinfo -pg 1 0 280 810 1370 1760 2200 2720 2900
pagesize -pg 1 -db -bbox -sgen 0 -140 3960 1710
"
}
{
   "da_zynq_ultra_ps_e_cnt":"1"
}
