********************************************
*  SURELOG SystemVerilog  Compiler/Linter  *
********************************************

Copyright (c) 2017-2023 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.84
BUILT  : Jul 19 2025
DATE   : 2025-07-20.10:54:59
COMMAND: -parse dut.sv

[INF:CM0023] Creating log file "/home/alain/uhdm2rtlil/test/simple_assign/slpp_all/surelog.log".
[WRN:PA0205] /home/alain/uhdm2rtlil/test/simple_assign/dut.sv:1:1: No timescale set for "simple_assign".
[INF:CP0300] Compilation...
[INF:CP0303] /home/alain/uhdm2rtlil/test/simple_assign/dut.sv:1:1: Compile module "work@simple_assign".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] /home/alain/uhdm2rtlil/test/simple_assign/dut.sv:1:1: Top level module "work@simple_assign".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
[INF:UH0708] Writing UHDM DB: /home/alain/uhdm2rtlil/test/simple_assign/slpp_all/surelog.uhdm ...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

