# Generated by vmake version 2.2

# Define path to each library
LIB_STD = /opt/modeltech/linux_x86_64/../std
LIB_IEEE = /opt/modeltech/linux_x86_64/../ieee
LIB_UNISIM = /opt/Xilinx/14.7/ISE_DS/ISE/vhdl/mti_se/10.1b/lin64/unisim
LIB_WORK = hdl4fpga
LIB_HDL4FPGA = hdl4fpga

# Define path to each design unit
IEEE__math_real = $(LIB_IEEE)/math_real/_primary.dat
IEEE__std_logic_textio = $(LIB_IEEE)/std_logic_textio/_primary.dat
IEEE__numeric_bit = $(LIB_IEEE)/numeric_bit/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
UNISIM__vcomponents = $(LIB_UNISIM)/vcomponents/_primary.dat
HDL4FPGA__xc_sdrphy__xilinx = $(LIB_HDL4FPGA)/xc_sdrphy/xilinx.dat
HDL4FPGA__xc_sdrphy = $(LIB_HDL4FPGA)/xc_sdrphy/_primary.dat
HDL4FPGA__xc_sdrdqphy__xilinx = $(LIB_HDL4FPGA)/xc_sdrdqphy/xilinx.dat
HDL4FPGA__xc_sdrdqphy = $(LIB_HDL4FPGA)/xc_sdrdqphy/_primary.dat
HDL4FPGA__xc_sdrbaphy__xilinx = $(LIB_HDL4FPGA)/xc_sdrbaphy/xilinx.dat
HDL4FPGA__xc_sdrbaphy = $(LIB_HDL4FPGA)/xc_sdrbaphy/_primary.dat
HDL4FPGA__xc_idelay__def = $(LIB_HDL4FPGA)/xc_idelay/def.dat
HDL4FPGA__xc_idelay = $(LIB_HDL4FPGA)/xc_idelay/_primary.dat
HDL4FPGA__xc_dqsdelay__xilinx = $(LIB_HDL4FPGA)/xc_dqsdelay/xilinx.dat
HDL4FPGA__xc_dqsdelay = $(LIB_HDL4FPGA)/xc_dqsdelay/_primary.dat
HDL4FPGA__xc7a_idelay__def = $(LIB_HDL4FPGA)/xc7a_idelay/def.dat
HDL4FPGA__xc7a_idelay = $(LIB_HDL4FPGA)/xc7a_idelay/_primary.dat
HDL4FPGA__xc5v_idelay__def = $(LIB_HDL4FPGA)/xc5v_idelay/def.dat
HDL4FPGA__xc5v_idelay = $(LIB_HDL4FPGA)/xc5v_idelay/_primary.dat
HDL4FPGA__xc3s_dqsdelay__xilinx = $(LIB_HDL4FPGA)/xc3s_dqsdelay/xilinx.dat
HDL4FPGA__xc3s_dqsdelay = $(LIB_HDL4FPGA)/xc3s_dqsdelay/_primary.dat
HDL4FPGA__videopkg__body = $(LIB_HDL4FPGA)/videopkg/body.dat
HDL4FPGA__videopkg = $(LIB_HDL4FPGA)/videopkg/_primary.dat
HDL4FPGA__videobox_layout__def = $(LIB_HDL4FPGA)/videobox_layout/def.dat
HDL4FPGA__videobox_layout = $(LIB_HDL4FPGA)/videobox_layout/_primary.dat
HDL4FPGA__videobox__def = $(LIB_HDL4FPGA)/videobox/def.dat
HDL4FPGA__videobox = $(LIB_HDL4FPGA)/videobox/_primary.dat
HDL4FPGA__video_sync__mix = $(LIB_HDL4FPGA)/video_sync/mix.dat
HDL4FPGA__video_sync = $(LIB_HDL4FPGA)/video_sync/_primary.dat
HDL4FPGA__usbpkt_tx__def = $(LIB_HDL4FPGA)/usbpkt_tx/def.dat
HDL4FPGA__usbpkt_tx = $(LIB_HDL4FPGA)/usbpkt_tx/_primary.dat
HDL4FPGA__usbpkt_rx__def = $(LIB_HDL4FPGA)/usbpkt_rx/def.dat
HDL4FPGA__usbpkt_rx = $(LIB_HDL4FPGA)/usbpkt_rx/_primary.dat
HDL4FPGA__usbpkg = $(LIB_HDL4FPGA)/usbpkg/_primary.dat
HDL4FPGA__usbphycrc__def = $(LIB_HDL4FPGA)/usbphycrc/def.dat
HDL4FPGA__usbphycrc = $(LIB_HDL4FPGA)/usbphycrc/_primary.dat
HDL4FPGA__usbphy_tx__def = $(LIB_HDL4FPGA)/usbphy_tx/def.dat
HDL4FPGA__usbphy_tx = $(LIB_HDL4FPGA)/usbphy_tx/_primary.dat
HDL4FPGA__usbphy_rx__def = $(LIB_HDL4FPGA)/usbphy_rx/def.dat
HDL4FPGA__usbphy_rx = $(LIB_HDL4FPGA)/usbphy_rx/_primary.dat
HDL4FPGA__usbphy__def = $(LIB_HDL4FPGA)/usbphy/def.dat
HDL4FPGA__usbphy = $(LIB_HDL4FPGA)/usbphy/_primary.dat
HDL4FPGA__usbfltr_sof__def = $(LIB_HDL4FPGA)/usbfltr_sof/def.dat
HDL4FPGA__usbfltr_sof = $(LIB_HDL4FPGA)/usbfltr_sof/_primary.dat
HDL4FPGA__usbdevrqst__def = $(LIB_HDL4FPGA)/usbdevrqst/def.dat
HDL4FPGA__usbdevrqst = $(LIB_HDL4FPGA)/usbdevrqst/_primary.dat
HDL4FPGA__usbdevflow__def = $(LIB_HDL4FPGA)/usbdevflow/def.dat
HDL4FPGA__usbdevflow = $(LIB_HDL4FPGA)/usbdevflow/_primary.dat
HDL4FPGA__usbdev__def = $(LIB_HDL4FPGA)/usbdev/def.dat
HDL4FPGA__usbdev = $(LIB_HDL4FPGA)/usbdev/_primary.dat
HDL4FPGA__usbcrc__def = $(LIB_HDL4FPGA)/usbcrc/def.dat
HDL4FPGA__usbcrc = $(LIB_HDL4FPGA)/usbcrc/_primary.dat
HDL4FPGA__udp_tx__def = $(LIB_HDL4FPGA)/udp_tx/def.dat
HDL4FPGA__udp_tx = $(LIB_HDL4FPGA)/udp_tx/_primary.dat
HDL4FPGA__udp_rx__def = $(LIB_HDL4FPGA)/udp_rx/def.dat
HDL4FPGA__udp_rx = $(LIB_HDL4FPGA)/udp_rx/_primary.dat
HDL4FPGA__udp__def = $(LIB_HDL4FPGA)/udp/def.dat
HDL4FPGA__udp = $(LIB_HDL4FPGA)/udp/_primary.dat
HDL4FPGA__uart_tx__def = $(LIB_HDL4FPGA)/uart_tx/def.dat
HDL4FPGA__uart_tx = $(LIB_HDL4FPGA)/uart_tx/_primary.dat
HDL4FPGA__uart_rx__def = $(LIB_HDL4FPGA)/uart_rx/def.dat
HDL4FPGA__uart_rx = $(LIB_HDL4FPGA)/uart_rx/_primary.dat
HDL4FPGA__txn_buffer__def = $(LIB_HDL4FPGA)/txn_buffer/def.dat
HDL4FPGA__txn_buffer = $(LIB_HDL4FPGA)/txn_buffer/_primary.dat
HDL4FPGA__tx_manchester__def = $(LIB_HDL4FPGA)/tx_manchester/def.dat
HDL4FPGA__tx_manchester = $(LIB_HDL4FPGA)/tx_manchester/_primary.dat
HDL4FPGA__tmds_encoder__def = $(LIB_HDL4FPGA)/tmds_encoder/def.dat
HDL4FPGA__tmds_encoder = $(LIB_HDL4FPGA)/tmds_encoder/_primary.dat
HDL4FPGA__timer__def = $(LIB_HDL4FPGA)/timer/def.dat
HDL4FPGA__timer = $(LIB_HDL4FPGA)/timer/_primary.dat
HDL4FPGA__textboxpkg__body = $(LIB_HDL4FPGA)/textboxpkg/body.dat
HDL4FPGA__textboxpkg = $(LIB_HDL4FPGA)/textboxpkg/_primary.dat
HDL4FPGA__sync_transfer__def = $(LIB_HDL4FPGA)/sync_transfer/def.dat
HDL4FPGA__sync_transfer = $(LIB_HDL4FPGA)/sync_transfer/_primary.dat
HDL4FPGA__so_data = $(LIB_HDL4FPGA)/so_data/_primary.dat
HDL4FPGA__sio_ram__def = $(LIB_HDL4FPGA)/sio_ram/def.dat
HDL4FPGA__sio_ram = $(LIB_HDL4FPGA)/sio_ram/_primary.dat
HDL4FPGA__sio_muxcmp__def = $(LIB_HDL4FPGA)/sio_muxcmp/def.dat
HDL4FPGA__sio_muxcmp = $(LIB_HDL4FPGA)/sio_muxcmp/_primary.dat
HDL4FPGA__sio_mux__def = $(LIB_HDL4FPGA)/sio_mux/def.dat
HDL4FPGA__sio_mux = $(LIB_HDL4FPGA)/sio_mux/_primary.dat
HDL4FPGA__serlzr__def = $(LIB_HDL4FPGA)/serlzr/def.dat
HDL4FPGA__serlzr = $(LIB_HDL4FPGA)/serlzr/_primary.dat
HDL4FPGA__sdram_param__body = $(LIB_HDL4FPGA)/sdram_param/body.dat
HDL4FPGA__sdram_param = $(LIB_HDL4FPGA)/sdram_param/_primary.dat
HDL4FPGA__rx_manchester__def = $(LIB_HDL4FPGA)/rx_manchester/def.dat
HDL4FPGA__rx_manchester = $(LIB_HDL4FPGA)/rx_manchester/_primary.dat
HDL4FPGA__rom__def = $(LIB_HDL4FPGA)/rom/def.dat
HDL4FPGA__rom = $(LIB_HDL4FPGA)/rom/_primary.dat
HDL4FPGA__profiles = $(LIB_HDL4FPGA)/profiles/_primary.dat
HDL4FPGA__phy_iofifo__mix = $(LIB_HDL4FPGA)/phy_iofifo/mix.dat
HDL4FPGA__phy_iofifo = $(LIB_HDL4FPGA)/phy_iofifo/_primary.dat
HDL4FPGA__phdata__inference = $(LIB_HDL4FPGA)/phdata/inference.dat
HDL4FPGA__phdata = $(LIB_HDL4FPGA)/phdata/_primary.dat
HDL4FPGA__pgm_delay__mix = $(LIB_HDL4FPGA)/pgm_delay/mix.dat
HDL4FPGA__pgm_delay = $(LIB_HDL4FPGA)/pgm_delay/_primary.dat
HDL4FPGA__ogbx__beh = $(LIB_HDL4FPGA)/ogbx/beh.dat
HDL4FPGA__ogbx = $(LIB_HDL4FPGA)/ogbx/_primary.dat
HDL4FPGA__latency__def = $(LIB_HDL4FPGA)/latency/def.dat
HDL4FPGA__latency = $(LIB_HDL4FPGA)/latency/_primary.dat
HDL4FPGA__jso__body = $(LIB_HDL4FPGA)/jso/body.dat
HDL4FPGA__jso = $(LIB_HDL4FPGA)/jso/_primary.dat
HDL4FPGA__ipv4_adjlen__def = $(LIB_HDL4FPGA)/ipv4_adjlen/def.dat
HDL4FPGA__ipv4_adjlen = $(LIB_HDL4FPGA)/ipv4_adjlen/_primary.dat
HDL4FPGA__ipoepkg__body = $(LIB_HDL4FPGA)/ipoepkg/body.dat
HDL4FPGA__ipoepkg = $(LIB_HDL4FPGA)/ipoepkg/_primary.dat
HDL4FPGA__igbx__beh = $(LIB_HDL4FPGA)/igbx/beh.dat
HDL4FPGA__igbx = $(LIB_HDL4FPGA)/igbx/_primary.dat
HDL4FPGA__g4_phdata270__inference = $(LIB_HDL4FPGA)/g4_phdata270/inference.dat
HDL4FPGA__g4_phdata270 = $(LIB_HDL4FPGA)/g4_phdata270/_primary.dat
HDL4FPGA__g4_phdata__inference = $(LIB_HDL4FPGA)/g4_phdata/inference.dat
HDL4FPGA__g4_phdata = $(LIB_HDL4FPGA)/g4_phdata/_primary.dat
HDL4FPGA__fifo__def = $(LIB_HDL4FPGA)/fifo/def.dat
HDL4FPGA__fifo = $(LIB_HDL4FPGA)/fifo/_primary.dat
HDL4FPGA__ethpkg__body = $(LIB_HDL4FPGA)/ethpkg/body.dat
HDL4FPGA__ethpkg = $(LIB_HDL4FPGA)/ethpkg/_primary.dat
HDL4FPGA__draw_vline__def = $(LIB_HDL4FPGA)/draw_vline/def.dat
HDL4FPGA__draw_vline = $(LIB_HDL4FPGA)/draw_vline/_primary.dat
HDL4FPGA__draw_line__def = $(LIB_HDL4FPGA)/draw_line/def.dat
HDL4FPGA__draw_line = $(LIB_HDL4FPGA)/draw_line/_primary.dat
HDL4FPGA__dpram__def = $(LIB_HDL4FPGA)/dpram/def.dat
HDL4FPGA__dpram = $(LIB_HDL4FPGA)/dpram/_primary.dat
HDL4FPGA__dhcpcd__def = $(LIB_HDL4FPGA)/dhcpcd/def.dat
HDL4FPGA__dhcpcd = $(LIB_HDL4FPGA)/dhcpcd/_primary.dat
HDL4FPGA__dhcpc_offer__def = $(LIB_HDL4FPGA)/dhcpc_offer/def.dat
HDL4FPGA__dhcpc_offer = $(LIB_HDL4FPGA)/dhcpc_offer/_primary.dat
HDL4FPGA__dhcpc_dscb__def = $(LIB_HDL4FPGA)/dhcpc_dscb/def.dat
HDL4FPGA__dhcpc_dscb = $(LIB_HDL4FPGA)/dhcpc_dscb/_primary.dat
HDL4FPGA__desser__mux = $(LIB_HDL4FPGA)/desser/mux.dat
HDL4FPGA__desser = $(LIB_HDL4FPGA)/desser/_primary.dat
HDL4FPGA__box_edges__def = $(LIB_HDL4FPGA)/box_edges/def.dat
HDL4FPGA__box_edges = $(LIB_HDL4FPGA)/box_edges/_primary.dat
HDL4FPGA__base__body = $(LIB_HDL4FPGA)/base/body.dat
HDL4FPGA__base = $(LIB_HDL4FPGA)/base/_primary.dat
HDL4FPGA__barrel__beh = $(LIB_HDL4FPGA)/barrel/beh.dat
HDL4FPGA__barrel = $(LIB_HDL4FPGA)/barrel/_primary.dat
HDL4FPGA__arbiter__mix = $(LIB_HDL4FPGA)/arbiter/mix.dat
HDL4FPGA__arbiter = $(LIB_HDL4FPGA)/arbiter/_primary.dat
HDL4FPGA__adjsto__def = $(LIB_HDL4FPGA)/adjsto/def.dat
HDL4FPGA__adjsto = $(LIB_HDL4FPGA)/adjsto/_primary.dat
HDL4FPGA__adjser__beh = $(LIB_HDL4FPGA)/adjser/beh.dat
HDL4FPGA__adjser = $(LIB_HDL4FPGA)/adjser/_primary.dat
HDL4FPGA__adjpha__beh = $(LIB_HDL4FPGA)/adjpha/beh.dat
HDL4FPGA__adjpha = $(LIB_HDL4FPGA)/adjpha/_primary.dat
HDL4FPGA__adder_ser__def = $(LIB_HDL4FPGA)/adder_ser/def.dat
HDL4FPGA__adder_ser = $(LIB_HDL4FPGA)/adder_ser/_primary.dat
HDL4FPGA__adder_seq__def = $(LIB_HDL4FPGA)/adder_seq/def.dat
HDL4FPGA__adder_seq = $(LIB_HDL4FPGA)/adder_seq/_primary.dat
HDL4FPGA__adder__def = $(LIB_HDL4FPGA)/adder/def.dat
HDL4FPGA__adder = $(LIB_HDL4FPGA)/adder/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(HDL4FPGA__xc_sdrphy__xilinx) \
    $(HDL4FPGA__xc_sdrphy) \
    $(HDL4FPGA__xc_sdrdqphy__xilinx) \
    $(HDL4FPGA__xc_sdrdqphy) \
    $(HDL4FPGA__xc_sdrbaphy__xilinx) \
    $(HDL4FPGA__xc_sdrbaphy) \
    $(HDL4FPGA__xc_idelay__def) \
    $(HDL4FPGA__xc_idelay) \
    $(HDL4FPGA__xc_dqsdelay__xilinx) \
    $(HDL4FPGA__xc_dqsdelay) \
    $(HDL4FPGA__xc7a_idelay__def) \
    $(HDL4FPGA__xc7a_idelay) \
    $(HDL4FPGA__xc5v_idelay__def) \
    $(HDL4FPGA__xc5v_idelay) \
    $(HDL4FPGA__xc3s_dqsdelay__xilinx) \
    $(HDL4FPGA__xc3s_dqsdelay) \
    $(HDL4FPGA__videopkg__body) \
    $(HDL4FPGA__videopkg) \
    $(HDL4FPGA__videobox_layout__def) \
    $(HDL4FPGA__videobox_layout) \
    $(HDL4FPGA__videobox__def) \
    $(HDL4FPGA__videobox) \
    $(HDL4FPGA__video_sync__mix) \
    $(HDL4FPGA__video_sync) \
    $(HDL4FPGA__usbpkt_tx__def) \
    $(HDL4FPGA__usbpkt_tx) \
    $(HDL4FPGA__usbpkt_rx__def) \
    $(HDL4FPGA__usbpkt_rx) \
    $(HDL4FPGA__usbpkg) \
    $(HDL4FPGA__usbphycrc__def) \
    $(HDL4FPGA__usbphycrc) \
    $(HDL4FPGA__usbphy_tx__def) \
    $(HDL4FPGA__usbphy_tx) \
    $(HDL4FPGA__usbphy_rx__def) \
    $(HDL4FPGA__usbphy_rx) \
    $(HDL4FPGA__usbphy__def) \
    $(HDL4FPGA__usbphy) \
    $(HDL4FPGA__usbfltr_sof__def) \
    $(HDL4FPGA__usbfltr_sof) \
    $(HDL4FPGA__usbdevrqst__def) \
    $(HDL4FPGA__usbdevrqst) \
    $(HDL4FPGA__usbdevflow__def) \
    $(HDL4FPGA__usbdevflow) \
    $(HDL4FPGA__usbdev__def) \
    $(HDL4FPGA__usbdev) \
    $(HDL4FPGA__usbcrc__def) \
    $(HDL4FPGA__usbcrc) \
    $(HDL4FPGA__udp_tx__def) \
    $(HDL4FPGA__udp_tx) \
    $(HDL4FPGA__udp_rx__def) \
    $(HDL4FPGA__udp_rx) \
    $(HDL4FPGA__udp__def) \
    $(HDL4FPGA__udp) \
    $(HDL4FPGA__uart_tx__def) \
    $(HDL4FPGA__uart_tx) \
    $(HDL4FPGA__uart_rx__def) \
    $(HDL4FPGA__uart_rx) \
    $(HDL4FPGA__txn_buffer__def) \
    $(HDL4FPGA__txn_buffer) \
    $(HDL4FPGA__tx_manchester__def) \
    $(HDL4FPGA__tx_manchester) \
    $(HDL4FPGA__tmds_encoder__def) \
    $(HDL4FPGA__tmds_encoder) \
    $(HDL4FPGA__timer__def) \
    $(HDL4FPGA__timer) \
    $(HDL4FPGA__textboxpkg__body) \
    $(HDL4FPGA__textboxpkg) \
    $(HDL4FPGA__sync_transfer__def) \
    $(HDL4FPGA__sync_transfer) \
    $(HDL4FPGA__so_data) \
    $(HDL4FPGA__sio_ram__def) \
    $(HDL4FPGA__sio_ram) \
    $(HDL4FPGA__sio_muxcmp__def) \
    $(HDL4FPGA__sio_muxcmp) \
    $(HDL4FPGA__sio_mux__def) \
    $(HDL4FPGA__sio_mux) \
    $(HDL4FPGA__serlzr__def) \
    $(HDL4FPGA__serlzr) \
    $(HDL4FPGA__sdram_param__body) \
    $(HDL4FPGA__sdram_param) \
    $(HDL4FPGA__rx_manchester__def) \
    $(HDL4FPGA__rx_manchester) \
    $(HDL4FPGA__rom__def) \
    $(HDL4FPGA__rom) \
    $(HDL4FPGA__profiles) \
    $(HDL4FPGA__phy_iofifo__mix) \
    $(HDL4FPGA__phy_iofifo) \
    $(HDL4FPGA__phdata__inference) \
    $(HDL4FPGA__phdata) \
    $(HDL4FPGA__pgm_delay__mix) \
    $(HDL4FPGA__pgm_delay) \
    $(HDL4FPGA__ogbx__beh) \
    $(HDL4FPGA__ogbx) \
    $(HDL4FPGA__latency__def) \
    $(HDL4FPGA__latency) \
    $(HDL4FPGA__jso__body) \
    $(HDL4FPGA__jso) \
    $(HDL4FPGA__ipv4_adjlen__def) \
    $(HDL4FPGA__ipv4_adjlen) \
    $(HDL4FPGA__ipoepkg__body) \
    $(HDL4FPGA__ipoepkg) \
    $(HDL4FPGA__igbx__beh) \
    $(HDL4FPGA__igbx) \
    $(HDL4FPGA__g4_phdata270__inference) \
    $(HDL4FPGA__g4_phdata270) \
    $(HDL4FPGA__g4_phdata__inference) \
    $(HDL4FPGA__g4_phdata) \
    $(HDL4FPGA__fifo__def) \
    $(HDL4FPGA__fifo) \
    $(HDL4FPGA__ethpkg__body) \
    $(HDL4FPGA__ethpkg) \
    $(HDL4FPGA__draw_vline__def) \
    $(HDL4FPGA__draw_vline) \
    $(HDL4FPGA__draw_line__def) \
    $(HDL4FPGA__draw_line) \
    $(HDL4FPGA__dpram__def) \
    $(HDL4FPGA__dpram) \
    $(HDL4FPGA__dhcpcd__def) \
    $(HDL4FPGA__dhcpcd) \
    $(HDL4FPGA__dhcpc_offer__def) \
    $(HDL4FPGA__dhcpc_offer) \
    $(HDL4FPGA__dhcpc_dscb__def) \
    $(HDL4FPGA__dhcpc_dscb) \
    $(HDL4FPGA__desser__mux) \
    $(HDL4FPGA__desser) \
    $(HDL4FPGA__box_edges__def) \
    $(HDL4FPGA__box_edges) \
    $(HDL4FPGA__base__body) \
    $(HDL4FPGA__base) \
    $(HDL4FPGA__barrel__beh) \
    $(HDL4FPGA__barrel) \
    $(HDL4FPGA__arbiter__mix) \
    $(HDL4FPGA__arbiter) \
    $(HDL4FPGA__adjsto__def) \
    $(HDL4FPGA__adjsto) \
    $(HDL4FPGA__adjser__beh) \
    $(HDL4FPGA__adjser) \
    $(HDL4FPGA__adjpha__beh) \
    $(HDL4FPGA__adjpha) \
    $(HDL4FPGA__adder_ser__def) \
    $(HDL4FPGA__adder_ser) \
    $(HDL4FPGA__adder_seq__def) \
    $(HDL4FPGA__adder_seq) \
    $(HDL4FPGA__adder__def) \
    $(HDL4FPGA__adder)

$(HDL4FPGA__adder) \
$(HDL4FPGA__adder__def) \
$(HDL4FPGA__adder_seq) \
$(HDL4FPGA__adder_seq__def) \
$(HDL4FPGA__adder_ser) \
$(HDL4FPGA__adder_ser__def) : ../basic/adder.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../basic/adder.vhd

$(HDL4FPGA__adjpha) \
$(HDL4FPGA__adjpha__beh) : ../xilinx/adjpha.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/adjpha.vhd

$(HDL4FPGA__adjser) \
$(HDL4FPGA__adjser__beh) : ../xilinx/adjser.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(HDL4FPGA__base)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/adjser.vhd

$(HDL4FPGA__adjsto) \
$(HDL4FPGA__adjsto__def) : ../xilinx/adjsto.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(HDL4FPGA__base)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/adjsto.vhd

$(HDL4FPGA__arbiter) \
$(HDL4FPGA__arbiter__mix) : ../basic/arbiter.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../basic/arbiter.vhd

$(HDL4FPGA__barrel) \
$(HDL4FPGA__barrel__beh) : ../basic/barrel.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../basic/barrel.vhd

$(HDL4FPGA__base) \
$(HDL4FPGA__base__body) : ../basic/base.vhd \
		$(HDL4FPGA__jso) \
		$(IEEE__math_real) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../basic/base.vhd

$(HDL4FPGA__desser) \
$(HDL4FPGA__desser__mux) : ../basic/desser.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../basic/desser.vhd

$(HDL4FPGA__dhcpc_dscb) \
$(HDL4FPGA__dhcpc_dscb__def) : ../mii/dhcp_dscb.vhd \
		$(HDL4FPGA__sio_mux) \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/dhcp_dscb.vhd

$(HDL4FPGA__dhcpc_offer) \
$(HDL4FPGA__dhcpc_offer__def) : ../mii/dhcp_offer.vhd \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/dhcp_offer.vhd

$(HDL4FPGA__dhcpcd) \
$(HDL4FPGA__dhcpcd__def) : ../mii/dhcpcd.vhd \
		$(HDL4FPGA__dhcpc_dscb) \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__dhcpc_offer) \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__base) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/dhcpcd.vhd

$(HDL4FPGA__dpram) \
$(HDL4FPGA__dpram__def) : ../basic/dpram.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../basic/dpram.vhd

$(HDL4FPGA__ethpkg) \
$(HDL4FPGA__ethpkg__body) : ../mii/ethpkg.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/ethpkg.vhd

$(HDL4FPGA__fifo) \
$(HDL4FPGA__fifo__def) : ../basic/fifo.vhd \
		$(HDL4FPGA__sync_transfer) \
		$(HDL4FPGA__dpram) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../basic/fifo.vhd

$(HDL4FPGA__igbx) \
$(HDL4FPGA__igbx__beh) : ../xilinx/igbx.vhd \
		$(HDL4FPGA__profiles) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__vcomponents)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/igbx.vhd

$(HDL4FPGA__ipoepkg) \
$(HDL4FPGA__ipoepkg__body) : ../mii/ipoepkg.vhd \
		$(HDL4FPGA__ethpkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/ipoepkg.vhd

$(HDL4FPGA__ipv4_adjlen) \
$(HDL4FPGA__ipv4_adjlen__def) : ../mii/ipv4_adjlen.vhd \
		$(HDL4FPGA__adder) \
		$(HDL4FPGA__sio_mux) \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/ipv4_adjlen.vhd

$(HDL4FPGA__jso) \
$(HDL4FPGA__jso__body) : ../basic/jso.vhd \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -2002 -work hdl4fpga ../basic/jso.vhd

$(HDL4FPGA__latency) \
$(HDL4FPGA__latency__def) : ../basic/latency.vhd \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__base) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../basic/latency.vhd

$(HDL4FPGA__ogbx) \
$(HDL4FPGA__ogbx__beh) : ../xilinx/ogbx.vhd \
		$(HDL4FPGA__profiles) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__vcomponents)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/ogbx.vhd

$(HDL4FPGA__pgm_delay) \
$(HDL4FPGA__pgm_delay__mix) : ../xilinx/misc/pgm_delay.vhd \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__base) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__vcomponents)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/misc/pgm_delay.vhd

$(HDL4FPGA__g4_phdata) \
$(HDL4FPGA__g4_phdata__inference) \
$(HDL4FPGA__g4_phdata270) \
$(HDL4FPGA__g4_phdata270__inference) \
$(HDL4FPGA__phdata) \
$(HDL4FPGA__phdata__inference) : ../xilinx/phdata.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/phdata.vhd

$(HDL4FPGA__phy_iofifo) \
$(HDL4FPGA__phy_iofifo__mix) : ../sdram/phy_iofifo.vhd \
		$(IEEE__numeric_bit) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../sdram/phy_iofifo.vhd

$(HDL4FPGA__profiles) : ../basic/profiles.vhd
	$(VCOM) -2002 -work hdl4fpga ../basic/profiles.vhd

$(HDL4FPGA__rom) \
$(HDL4FPGA__rom__def) : ../basic/rom.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(HDL4FPGA__base)
	$(VCOM) -2002 -work hdl4fpga ../basic/rom.vhd

$(HDL4FPGA__sdram_param) \
$(HDL4FPGA__sdram_param__body) : ../sdram/sdram_param.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../sdram/sdram_param.vhd

$(HDL4FPGA__serlzr) \
$(HDL4FPGA__serlzr__def) : ../basic/serlzr.vhd \
		$(HDL4FPGA__barrel) \
		$(IEEE__numeric_bit) \
		$(HDL4FPGA__phy_iofifo) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../basic/serlzr.vhd

$(HDL4FPGA__sio_mux) \
$(HDL4FPGA__sio_mux__def) : ../sio/sio_mux.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../sio/sio_mux.vhd

$(HDL4FPGA__sio_muxcmp) \
$(HDL4FPGA__sio_muxcmp__def) : ../sio/sio_muxcmp.vhd \
		$(HDL4FPGA__sio_mux) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../sio/sio_muxcmp.vhd

$(HDL4FPGA__sio_ram) \
$(HDL4FPGA__sio_ram__def) : ../sio/sio_ram.vhd \
		$(HDL4FPGA__dpram) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../sio/sio_ram.vhd

$(HDL4FPGA__so_data) : ../sio/so_data.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../sio/so_data.vhd

$(HDL4FPGA__sync_transfer) \
$(HDL4FPGA__sync_transfer__def) : ../basic/sync_transfer.vhd \
		$(HDL4FPGA__dpram) \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__base) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../basic/sync_transfer.vhd

$(HDL4FPGA__textboxpkg) \
$(HDL4FPGA__textboxpkg__body) : ../scope/textboxpkg.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/textboxpkg.vhd

$(HDL4FPGA__timer) \
$(HDL4FPGA__timer__def) : ../basic/timer.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../basic/timer.vhd

$(HDL4FPGA__tmds_encoder) \
$(HDL4FPGA__tmds_encoder__def) : ../video/tmds_encoder.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(HDL4FPGA__base)
	$(VCOM) -2002 -work hdl4fpga ../video/tmds_encoder.vhd

$(HDL4FPGA__rx_manchester) \
$(HDL4FPGA__rx_manchester__def) \
$(HDL4FPGA__tx_manchester) \
$(HDL4FPGA__tx_manchester__def) : ../mii/manchester.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/manchester.vhd

$(HDL4FPGA__txn_buffer) \
$(HDL4FPGA__txn_buffer__def) : ../basic/txn_buffer.vhd \
		$(HDL4FPGA__fifo) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../basic/txn_buffer.vhd

$(HDL4FPGA__uart_rx) \
$(HDL4FPGA__uart_rx__def) : ../uart/uart_rx.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__math_real) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../uart/uart_rx.vhd

$(HDL4FPGA__uart_tx) \
$(HDL4FPGA__uart_tx__def) : ../uart/uart_tx.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__math_real) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../uart/uart_tx.vhd

$(HDL4FPGA__udp) \
$(HDL4FPGA__udp__def) : ../mii/udp.vhd \
		$(HDL4FPGA__dhcpcd) \
		$(HDL4FPGA__sio_muxcmp) \
		$(HDL4FPGA__udp_tx) \
		$(HDL4FPGA__sio_ram) \
		$(HDL4FPGA__arbiter) \
		$(HDL4FPGA__udp_rx) \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/udp.vhd

$(HDL4FPGA__udp_rx) \
$(HDL4FPGA__udp_rx__def) : ../mii/udp_rx.vhd \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/udp_rx.vhd

$(HDL4FPGA__udp_tx) \
$(HDL4FPGA__udp_tx__def) : ../mii/udp_tx.vhd \
		$(HDL4FPGA__ipv4_adjlen) \
		$(HDL4FPGA__sio_mux) \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -2002 -work hdl4fpga ../mii/udp_tx.vhd

$(HDL4FPGA__usbcrc) \
$(HDL4FPGA__usbcrc__def) : ../usb/usbcrc.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../usb/usbcrc.vhd

$(HDL4FPGA__usbdev) \
$(HDL4FPGA__usbdev__def) : ../usb/usbdev.vhd \
		$(HDL4FPGA__usbdevrqst) \
		$(IEEE__numeric_bit) \
		$(HDL4FPGA__usbdevflow) \
		$(HDL4FPGA__usbpkt_tx) \
		$(HDL4FPGA__usbpkt_rx) \
		$(HDL4FPGA__usbphycrc) \
		$(HDL4FPGA__usbpkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../usb/usbdev.vhd

$(HDL4FPGA__usbdevflow) \
$(HDL4FPGA__usbdevflow__def) : ../usb/usbdevflow.vhd \
		$(HDL4FPGA__usbpkg) \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_bit) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../usb/usbdevflow.vhd

$(HDL4FPGA__usbdevrqst) \
$(HDL4FPGA__usbdevrqst__def) : ../usb/usbdevrqst.vhd \
		$(HDL4FPGA__usbpkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../usb/usbdevrqst.vhd

$(HDL4FPGA__usbfltr_sof) \
$(HDL4FPGA__usbfltr_sof__def) : ../usb/usbfltr_sof.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../usb/usbfltr_sof.vhd

$(HDL4FPGA__usbphy) \
$(HDL4FPGA__usbphy__def) : ../usb/usbphy.vhd \
		$(HDL4FPGA__usbphy_tx) \
		$(IEEE__numeric_bit) \
		$(HDL4FPGA__usbphy_rx) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../usb/usbphy.vhd

$(HDL4FPGA__usbphy_rx) \
$(HDL4FPGA__usbphy_rx__def) : ../usb/usbphy_rx.vhd \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_bit) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../usb/usbphy_rx.vhd

$(HDL4FPGA__usbphy_tx) \
$(HDL4FPGA__usbphy_tx__def) : ../usb/usbphy_tx.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../usb/usbphy_tx.vhd

$(HDL4FPGA__usbphycrc) \
$(HDL4FPGA__usbphycrc__def) : ../usb/usbphycrc.vhd \
		$(HDL4FPGA__usbcrc) \
		$(HDL4FPGA__usbphy) \
		$(HDL4FPGA__usbpkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../usb/usbphycrc.vhd

$(HDL4FPGA__usbpkg) : ../usb/usbpkg.vhd \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__base) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../usb/usbpkg.vhd

$(HDL4FPGA__usbpkt_rx) \
$(HDL4FPGA__usbpkt_rx__def) : ../usb/usbpkt_rx.vhd \
		$(HDL4FPGA__usbpkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../usb/usbpkt_rx.vhd

$(HDL4FPGA__usbpkt_tx) \
$(HDL4FPGA__usbpkt_tx__def) : ../usb/usbpkt_tx.vhd \
		$(HDL4FPGA__usbpkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../usb/usbpkt_tx.vhd

$(HDL4FPGA__box_edges) \
$(HDL4FPGA__box_edges__def) \
$(HDL4FPGA__draw_line) \
$(HDL4FPGA__draw_line__def) \
$(HDL4FPGA__draw_vline) \
$(HDL4FPGA__draw_vline__def) \
$(HDL4FPGA__video_sync) \
$(HDL4FPGA__video_sync__mix) \
$(HDL4FPGA__videobox) \
$(HDL4FPGA__videobox__def) \
$(HDL4FPGA__videobox_layout) \
$(HDL4FPGA__videobox_layout__def) : ../video/video.vhd \
		$(HDL4FPGA__rom) \
		$(HDL4FPGA__videopkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/video.vhd

$(HDL4FPGA__videopkg) \
$(HDL4FPGA__videopkg__body) : ../video/videopkg.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/videopkg.vhd

$(HDL4FPGA__xc3s_dqsdelay) \
$(HDL4FPGA__xc3s_dqsdelay__xilinx) : ../xilinx/xc3s_dqsdelay.vhd \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__pgm_delay) \
		$(HDL4FPGA__profiles) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/xc3s_dqsdelay.vhd

$(HDL4FPGA__xc5v_idelay) \
$(HDL4FPGA__xc5v_idelay__def) : ../xilinx/xc5v_idelay.vhd \
		$(HDL4FPGA__adjser) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__vcomponents)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/xc5v_idelay.vhd

$(HDL4FPGA__xc7a_idelay) \
$(HDL4FPGA__xc7a_idelay__def) : ../xilinx/xc7a_idelay.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__vcomponents)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/xc7a_idelay.vhd

$(HDL4FPGA__xc_dqsdelay) \
$(HDL4FPGA__xc_dqsdelay__xilinx) : ../xilinx/xc_dqsdelay.vhd \
		$(HDL4FPGA__xc7a_idelay) \
		$(HDL4FPGA__xc5v_idelay) \
		$(HDL4FPGA__xc3s_dqsdelay) \
		$(HDL4FPGA__profiles) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__vcomponents)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/xc_dqsdelay.vhd

$(HDL4FPGA__xc_idelay) \
$(HDL4FPGA__xc_idelay__def) : ../xilinx/xc_idelay.vhd \
		$(HDL4FPGA__xc7a_idelay) \
		$(HDL4FPGA__xc5v_idelay) \
		$(HDL4FPGA__profiles) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__vcomponents)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/xc_idelay.vhd

$(HDL4FPGA__xc_sdrbaphy) \
$(HDL4FPGA__xc_sdrbaphy__xilinx) : ../xilinx/xc_sdrbaphy.vhd \
		$(HDL4FPGA__ogbx) \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__base) \
		$(HDL4FPGA__latency) \
		$(HDL4FPGA__profiles) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/xc_sdrbaphy.vhd

$(HDL4FPGA__xc_sdrdqphy) \
$(HDL4FPGA__xc_sdrdqphy__xilinx) : ../xilinx/xc_sdrdqphy.vhd \
		$(HDL4FPGA__g4_phdata) \
		$(HDL4FPGA__phdata) \
		$(HDL4FPGA__ogbx) \
		$(HDL4FPGA__latency) \
		$(IEEE__numeric_bit) \
		$(HDL4FPGA__phy_iofifo) \
		$(HDL4FPGA__xc_idelay) \
		$(HDL4FPGA__adjsto) \
		$(HDL4FPGA__igbx) \
		$(HDL4FPGA__xc_dqsdelay) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__adjpha) \
		$(UNISIM__vcomponents) \
		$(HDL4FPGA__profiles) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/xc_sdrdqphy.vhd

$(HDL4FPGA__xc_sdrphy) \
$(HDL4FPGA__xc_sdrphy__xilinx) : ../xilinx/xc_sdrphy.vhd \
		$(HDL4FPGA__xc_sdrdqphy) \
		$(HDL4FPGA__xc_sdrbaphy) \
		$(HDL4FPGA__ogbx) \
		$(HDL4FPGA__sdram_param) \
		$(HDL4FPGA__profiles) \
		$(UNISIM__vcomponents) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(HDL4FPGA__base)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/xc_sdrphy.vhd

