// Seed: 726269287
`endcelldefine
`define pp_4 0
module module_0;
endmodule
`timescale 1 ps / 1ps
`define pp_5 0
module module_1 (
    input id_0,
    input logic id_1,
    input id_2,
    input logic id_3
);
  logic id_4;
  logic id_5;
endmodule
