REACH_1 /\ x3 <-> x2 != 0 /\ EDGE_1_5 -> REACH_5 /\ EDGE_1_4 -> REACH_4 /\ EDGE_1_5 -> x3 /\ EDGE_1_4 -> not x3 /\ REACH_1 -> (alloc(H_6,H_0,a,1) /\ (EDGE_1_5 \/ EDGE_1_4)) /\ EDGE_1_5 -> eq(H_1,H_6) /\ REACH_5 -> EDGE_1_5 /\ EDGE_5_7 -> REACH_7 /\ REACH_5 -> (p6 = a + 0 + 0 /\ store(H_7,H_1,1,p6) /\ EDGE_5_7) /\ EDGE_1_4 -> eq(H_2,H_6) /\ REACH_4 -> EDGE_1_4 /\ EDGE_4_7 -> REACH_7 /\ REACH_4 -> (p8 = a + 0 + 0 /\ store(H_8,H_2,2,p8) /\ EDGE_4_7) /\ EDGE_4_7 -> eq(H_3,H_8) /\ EDGE_5_7 -> eq(H_3,H_7) /\ REACH_7 -> (EDGE_4_7 \/ EDGE_5_7) /\ x11 <-> x10 > 1 /\ EDGE_7_13 -> REACH_13 /\ EDGE_7_12 -> REACH_12 /\ EDGE_7_13 -> x11 /\ EDGE_7_12 -> not x11 /\ REACH_7 -> (p9 = a + 0 + 0 /\ load(H_3,x10,p9) /\ (EDGE_7_13 \/ EDGE_7_12)) /\ REACH_13 -> EDGE_7_13 /\ REACH_13 -> true /\ REACH_12 -> EDGE_7_12 /\ REACH_12 -> false
