// Seed: 3255160540
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wire id_3,
    input uwire id_4,
    input uwire id_5,
    input wor id_6
    , id_9,
    input supply1 id_7
);
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    output tri id_2,
    inout tri id_3,
    input tri id_4,
    input wire id_5,
    output wire id_6,
    output supply0 id_7,
    input tri id_8,
    input tri1 id_9,
    output tri1 id_10,
    output tri id_11,
    input tri0 id_12
    , id_14
);
  logic id_15 = id_3;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_4,
      id_4,
      id_9,
      id_4,
      id_4,
      id_4
  );
endmodule
