

================================================================
== Vitis HLS Report for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits'
================================================================
* Date:           Mon Mar 27 10:48:36 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.301 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29|  0.290 us|  0.290 us|   29|   29|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dense_soft_max_for_digits  |       27|       27|        19|          1|          1|    10|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p = alloca i32 1"   --->   Operation 22 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %prediction, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%exp_sum_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_sum_reload"   --->   Operation 24 'read' 'exp_sum_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 0, i4 %p"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc21"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_1 = load i4 %p" [dense.cc:31]   --->   Operation 27 'load' 'p_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.44ns)   --->   "%icmp_ln31 = icmp_eq  i4 %p_1, i4 10" [dense.cc:31]   --->   Operation 29 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.77ns)   --->   "%add_ln31 = add i4 %p_1, i4 1" [dense.cc:31]   --->   Operation 31 'add' 'add_ln31' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc21.split, void %for.end23.exitStub" [dense.cc:31]   --->   Operation 32 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %p_1" [dense.cc:31]   --->   Operation 33 'zext' 'p_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%prediction_addr = getelementptr i32 %prediction, i64 0, i64 %p_cast" [dense.cc:33]   --->   Operation 34 'getelementptr' 'prediction_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.15ns)   --->   "%prediction_load = load i4 %prediction_addr" [dense.cc:33]   --->   Operation 35 'load' 'prediction_load' <Predicate = (!icmp_ln31)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 36 [1/1] (1.61ns)   --->   "%store_ln31 = store i4 %add_ln31, i4 %p" [dense.cc:31]   --->   Operation 36 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 37 [1/2] (2.15ns)   --->   "%prediction_load = load i4 %prediction_addr" [dense.cc:33]   --->   Operation 37 'load' 'prediction_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 6.30>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i32 %prediction_load" [dense.cc:33]   --->   Operation 38 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [16/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 39 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.30>
ST_4 : Operation 40 [15/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 40 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.30>
ST_5 : Operation 41 [14/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 41 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.30>
ST_6 : Operation 42 [13/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 42 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.30>
ST_7 : Operation 43 [12/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 43 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.30>
ST_8 : Operation 44 [11/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 44 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.30>
ST_9 : Operation 45 [10/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 45 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.30>
ST_10 : Operation 46 [9/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 46 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.30>
ST_11 : Operation 47 [8/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 47 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.30>
ST_12 : Operation 48 [7/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 48 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.30>
ST_13 : Operation 49 [6/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 49 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.30>
ST_14 : Operation 50 [5/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 50 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.30>
ST_15 : Operation 51 [4/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 51 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.30>
ST_16 : Operation 52 [3/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 52 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.30>
ST_17 : Operation 53 [2/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 53 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.30>
ST_18 : Operation 54 [1/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 54 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 2.15>
ST_19 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [dense.cc:31]   --->   Operation 55 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln33_1 = bitcast i32 %div" [dense.cc:33]   --->   Operation 56 'bitcast' 'bitcast_ln33_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 57 [1/1] (2.15ns)   --->   "%store_ln33 = store i32 %bitcast_ln33_1, i4 %prediction_addr" [dense.cc:33]   --->   Operation 57 'store' 'store_ln33' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_19 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.inc21" [dense.cc:31]   --->   Operation 58 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.39ns
The critical path consists of the following:
	'alloca' operation ('p') [3]  (0 ns)
	'load' operation ('p', dense.cc:31) on local variable 'p' [9]  (0 ns)
	'add' operation ('add_ln31', dense.cc:31) [13]  (1.78 ns)
	'store' operation ('store_ln31', dense.cc:31) of variable 'add_ln31', dense.cc:31 on local variable 'p' [24]  (1.61 ns)

 <State 2>: 2.15ns
The critical path consists of the following:
	'load' operation ('prediction_load', dense.cc:33) on array 'prediction' [19]  (2.15 ns)

 <State 3>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div', dense.cc:33) [21]  (6.3 ns)

 <State 4>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div', dense.cc:33) [21]  (6.3 ns)

 <State 5>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div', dense.cc:33) [21]  (6.3 ns)

 <State 6>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div', dense.cc:33) [21]  (6.3 ns)

 <State 7>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div', dense.cc:33) [21]  (6.3 ns)

 <State 8>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div', dense.cc:33) [21]  (6.3 ns)

 <State 9>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div', dense.cc:33) [21]  (6.3 ns)

 <State 10>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div', dense.cc:33) [21]  (6.3 ns)

 <State 11>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div', dense.cc:33) [21]  (6.3 ns)

 <State 12>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div', dense.cc:33) [21]  (6.3 ns)

 <State 13>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div', dense.cc:33) [21]  (6.3 ns)

 <State 14>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div', dense.cc:33) [21]  (6.3 ns)

 <State 15>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div', dense.cc:33) [21]  (6.3 ns)

 <State 16>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div', dense.cc:33) [21]  (6.3 ns)

 <State 17>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div', dense.cc:33) [21]  (6.3 ns)

 <State 18>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div', dense.cc:33) [21]  (6.3 ns)

 <State 19>: 2.15ns
The critical path consists of the following:
	'store' operation ('store_ln33', dense.cc:33) of variable 'bitcast_ln33_1', dense.cc:33 on array 'prediction' [23]  (2.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
