<profile>

<section name = "Vitis HLS Report for 'AXIvideo2MultiPixStream'" level="0">
<item name = "Date">Mon May  6 14:33:49 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx485t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.74 ns, 4.782 ns, 1.82 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4678, 8313846, 31.516 us, 56.010 ms, 4678, 8313846, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176">AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start, 2, 2, 13.474 ns, 13.474 ns, 2, 2, no</column>
<column name="grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196">AXIvideo2MultiPixStream_Pipeline_loop_width, 66, 3842, 0.445 us, 25.884 us, 66, 3842, no</column>
<column name="grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225">AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol, 2, 2, 13.474 ns, 13.474 ns, 2, 2, no</column>
<column name="grp_reg_unsigned_short_s_fu_257">reg_unsigned_short_s, 1, 1, 6.737 ns, 6.737 ns, 1, 1, yes</column>
<column name="grp_reg_unsigned_short_s_fu_262">reg_unsigned_short_s, 1, 1, 6.737 ns, 6.737 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">4672, 8313840, 73 ~ 3849, -, -, 64 ~ 2160, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 55, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 111, 301, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 121, -</column>
<column name="Register">-, -, 88, -, -</column>
<specialColumn name="Available">2060, 2800, 607200, 303600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225">AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol, 0, 0, 3, 42, 0</column>
<column name="grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176">AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start, 0, 0, 4, 38, 0</column>
<column name="grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196">AXIvideo2MultiPixStream_Pipeline_loop_width, 0, 0, 54, 195, 0</column>
<column name="grp_reg_unsigned_short_s_fu_257">reg_unsigned_short_s, 0, 0, 25, 13, 0</column>
<column name="grp_reg_unsigned_short_s_fu_262">reg_unsigned_short_s, 0, 0, 25, 13, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_4_fu_278_p2">+, 0, 0, 19, 12, 1</column>
<column name="cond_fu_246_p2">icmp, 0, 0, 15, 8, 1</column>
<column name="icmp_ln541_fu_273_p2">icmp, 0, 0, 19, 12, 12</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="HwReg_height_c13_blk_n">9, 2, 1, 2</column>
<column name="HwReg_width_c11_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">41, 10, 1, 10</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="axi_data_13_fu_96">9, 2, 36, 72</column>
<column name="axi_last_2_reg_164">9, 2, 1, 2</column>
<column name="i_fu_100">9, 2, 12, 24</column>
<column name="s_axis_video_TREADY_int_regslice">17, 4, 1, 4</column>
<column name="stream_in_write">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="axi_data_13_fu_96">36, 0, 36, 0</column>
<column name="axi_last_2_reg_164">1, 0, 1, 0</column>
<column name="cols_reg_353">12, 0, 12, 0</column>
<column name="cond_reg_343">1, 0, 1, 0</column>
<column name="grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_100">12, 0, 12, 0</column>
<column name="rows_reg_348">12, 0, 12, 0</column>
<column name="sof_reg_150">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AXIvideo2MultiPixStream, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, AXIvideo2MultiPixStream, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AXIvideo2MultiPixStream, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AXIvideo2MultiPixStream, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, AXIvideo2MultiPixStream, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AXIvideo2MultiPixStream, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AXIvideo2MultiPixStream, return value</column>
<column name="s_axis_video_TDATA">in, 40, axis, s_axis_video_V_data_V, pointer</column>
<column name="s_axis_video_TVALID">in, 1, axis, s_axis_video_V_dest_V, pointer</column>
<column name="s_axis_video_TREADY">out, 1, axis, s_axis_video_V_dest_V, pointer</column>
<column name="s_axis_video_TDEST">in, 1, axis, s_axis_video_V_dest_V, pointer</column>
<column name="s_axis_video_TKEEP">in, 5, axis, s_axis_video_V_keep_V, pointer</column>
<column name="s_axis_video_TSTRB">in, 5, axis, s_axis_video_V_strb_V, pointer</column>
<column name="s_axis_video_TUSER">in, 1, axis, s_axis_video_V_user_V, pointer</column>
<column name="s_axis_video_TLAST">in, 1, axis, s_axis_video_V_last_V, pointer</column>
<column name="s_axis_video_TID">in, 1, axis, s_axis_video_V_id_V, pointer</column>
<column name="stream_in_din">out, 36, ap_fifo, stream_in, pointer</column>
<column name="stream_in_num_data_valid">in, 5, ap_fifo, stream_in, pointer</column>
<column name="stream_in_fifo_cap">in, 5, ap_fifo, stream_in, pointer</column>
<column name="stream_in_full_n">in, 1, ap_fifo, stream_in, pointer</column>
<column name="stream_in_write">out, 1, ap_fifo, stream_in, pointer</column>
<column name="p_read">in, 12, ap_none, p_read, scalar</column>
<column name="p_read1">in, 12, ap_none, p_read1, scalar</column>
<column name="p_read2">in, 8, ap_none, p_read2, scalar</column>
<column name="HwReg_width_c11_din">out, 12, ap_fifo, HwReg_width_c11, pointer</column>
<column name="HwReg_width_c11_num_data_valid">in, 3, ap_fifo, HwReg_width_c11, pointer</column>
<column name="HwReg_width_c11_fifo_cap">in, 3, ap_fifo, HwReg_width_c11, pointer</column>
<column name="HwReg_width_c11_full_n">in, 1, ap_fifo, HwReg_width_c11, pointer</column>
<column name="HwReg_width_c11_write">out, 1, ap_fifo, HwReg_width_c11, pointer</column>
<column name="HwReg_height_c13_din">out, 12, ap_fifo, HwReg_height_c13, pointer</column>
<column name="HwReg_height_c13_num_data_valid">in, 3, ap_fifo, HwReg_height_c13, pointer</column>
<column name="HwReg_height_c13_fifo_cap">in, 3, ap_fifo, HwReg_height_c13, pointer</column>
<column name="HwReg_height_c13_full_n">in, 1, ap_fifo, HwReg_height_c13, pointer</column>
<column name="HwReg_height_c13_write">out, 1, ap_fifo, HwReg_height_c13, pointer</column>
</table>
</item>
</section>
</profile>
