
STM32F429ZI_Test_01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b060  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000108  0800b210  0800b210  0000c210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b318  0800b318  0000d158  2**0
                  CONTENTS
  4 .ARM          00000008  0800b318  0800b318  0000c318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b320  0800b320  0000d158  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b320  0800b320  0000c320  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b324  0800b324  0000c324  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000158  20000000  0800b328  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d158  2**0
                  CONTENTS
 10 .bss          00003bb8  20000158  20000158  0000d158  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20003d10  20003d10  0000d158  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d158  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019b02  00000000  00000000  0000d188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000045df  00000000  00000000  00026c8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001600  00000000  00000000  0002b270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010be  00000000  00000000  0002c870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002972e  00000000  00000000  0002d92e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f816  00000000  00000000  0005705c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e09ac  00000000  00000000  00076872  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0015721e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000062b0  00000000  00000000  00157264  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006d  00000000  00000000  0015d514  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000158 	.word	0x20000158
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800b1f8 	.word	0x0800b1f8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000015c 	.word	0x2000015c
 80001ec:	0800b1f8 	.word	0x0800b1f8

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96a 	b.w	800058c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	460c      	mov	r4, r1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d14e      	bne.n	800037a <__udivmoddi4+0xaa>
 80002dc:	4694      	mov	ip, r2
 80002de:	458c      	cmp	ip, r1
 80002e0:	4686      	mov	lr, r0
 80002e2:	fab2 f282 	clz	r2, r2
 80002e6:	d962      	bls.n	80003ae <__udivmoddi4+0xde>
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0320 	rsb	r3, r2, #32
 80002ee:	4091      	lsls	r1, r2
 80002f0:	fa20 f303 	lsr.w	r3, r0, r3
 80002f4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002f8:	4319      	orrs	r1, r3
 80002fa:	fa00 fe02 	lsl.w	lr, r0, r2
 80002fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000302:	fa1f f68c 	uxth.w	r6, ip
 8000306:	fbb1 f4f7 	udiv	r4, r1, r7
 800030a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030e:	fb07 1114 	mls	r1, r7, r4, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb04 f106 	mul.w	r1, r4, r6
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f104 30ff 	add.w	r0, r4, #4294967295
 8000326:	f080 8112 	bcs.w	800054e <__udivmoddi4+0x27e>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 810f 	bls.w	800054e <__udivmoddi4+0x27e>
 8000330:	3c02      	subs	r4, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	fa1f f38e 	uxth.w	r3, lr
 800033a:	fbb1 f0f7 	udiv	r0, r1, r7
 800033e:	fb07 1110 	mls	r1, r7, r0, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb00 f606 	mul.w	r6, r0, r6
 800034a:	429e      	cmp	r6, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x94>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f100 31ff 	add.w	r1, r0, #4294967295
 8000356:	f080 80fc 	bcs.w	8000552 <__udivmoddi4+0x282>
 800035a:	429e      	cmp	r6, r3
 800035c:	f240 80f9 	bls.w	8000552 <__udivmoddi4+0x282>
 8000360:	4463      	add	r3, ip
 8000362:	3802      	subs	r0, #2
 8000364:	1b9b      	subs	r3, r3, r6
 8000366:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa6>
 800036e:	40d3      	lsrs	r3, r2
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xba>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb4>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa6>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x150>
 8000392:	42a3      	cmp	r3, r4
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xcc>
 8000396:	4290      	cmp	r0, r2
 8000398:	f0c0 80f0 	bcc.w	800057c <__udivmoddi4+0x2ac>
 800039c:	1a86      	subs	r6, r0, r2
 800039e:	eb64 0303 	sbc.w	r3, r4, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	2d00      	cmp	r5, #0
 80003a6:	d0e6      	beq.n	8000376 <__udivmoddi4+0xa6>
 80003a8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ac:	e7e3      	b.n	8000376 <__udivmoddi4+0xa6>
 80003ae:	2a00      	cmp	r2, #0
 80003b0:	f040 8090 	bne.w	80004d4 <__udivmoddi4+0x204>
 80003b4:	eba1 040c 	sub.w	r4, r1, ip
 80003b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003bc:	fa1f f78c 	uxth.w	r7, ip
 80003c0:	2101      	movs	r1, #1
 80003c2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003c6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ca:	fb08 4416 	mls	r4, r8, r6, r4
 80003ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003d2:	fb07 f006 	mul.w	r0, r7, r6
 80003d6:	4298      	cmp	r0, r3
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x11c>
 80003da:	eb1c 0303 	adds.w	r3, ip, r3
 80003de:	f106 34ff 	add.w	r4, r6, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x11a>
 80003e4:	4298      	cmp	r0, r3
 80003e6:	f200 80cd 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003ea:	4626      	mov	r6, r4
 80003ec:	1a1c      	subs	r4, r3, r0
 80003ee:	fa1f f38e 	uxth.w	r3, lr
 80003f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003f6:	fb08 4410 	mls	r4, r8, r0, r4
 80003fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003fe:	fb00 f707 	mul.w	r7, r0, r7
 8000402:	429f      	cmp	r7, r3
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x148>
 8000406:	eb1c 0303 	adds.w	r3, ip, r3
 800040a:	f100 34ff 	add.w	r4, r0, #4294967295
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x146>
 8000410:	429f      	cmp	r7, r3
 8000412:	f200 80b0 	bhi.w	8000576 <__udivmoddi4+0x2a6>
 8000416:	4620      	mov	r0, r4
 8000418:	1bdb      	subs	r3, r3, r7
 800041a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x9c>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000430:	fa04 f301 	lsl.w	r3, r4, r1
 8000434:	ea43 030c 	orr.w	r3, r3, ip
 8000438:	40f4      	lsrs	r4, r6
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	0c38      	lsrs	r0, r7, #16
 8000440:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000444:	fbb4 fef0 	udiv	lr, r4, r0
 8000448:	fa1f fc87 	uxth.w	ip, r7
 800044c:	fb00 441e 	mls	r4, r0, lr, r4
 8000450:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000454:	fb0e f90c 	mul.w	r9, lr, ip
 8000458:	45a1      	cmp	r9, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d90a      	bls.n	8000476 <__udivmoddi4+0x1a6>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000466:	f080 8084 	bcs.w	8000572 <__udivmoddi4+0x2a2>
 800046a:	45a1      	cmp	r9, r4
 800046c:	f240 8081 	bls.w	8000572 <__udivmoddi4+0x2a2>
 8000470:	f1ae 0e02 	sub.w	lr, lr, #2
 8000474:	443c      	add	r4, r7
 8000476:	eba4 0409 	sub.w	r4, r4, r9
 800047a:	fa1f f983 	uxth.w	r9, r3
 800047e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000482:	fb00 4413 	mls	r4, r0, r3, r4
 8000486:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048a:	fb03 fc0c 	mul.w	ip, r3, ip
 800048e:	45a4      	cmp	ip, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x1d2>
 8000492:	193c      	adds	r4, r7, r4
 8000494:	f103 30ff 	add.w	r0, r3, #4294967295
 8000498:	d267      	bcs.n	800056a <__udivmoddi4+0x29a>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d965      	bls.n	800056a <__udivmoddi4+0x29a>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004a6:	fba0 9302 	umull	r9, r3, r0, r2
 80004aa:	eba4 040c 	sub.w	r4, r4, ip
 80004ae:	429c      	cmp	r4, r3
 80004b0:	46ce      	mov	lr, r9
 80004b2:	469c      	mov	ip, r3
 80004b4:	d351      	bcc.n	800055a <__udivmoddi4+0x28a>
 80004b6:	d04e      	beq.n	8000556 <__udivmoddi4+0x286>
 80004b8:	b155      	cbz	r5, 80004d0 <__udivmoddi4+0x200>
 80004ba:	ebb8 030e 	subs.w	r3, r8, lr
 80004be:	eb64 040c 	sbc.w	r4, r4, ip
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431e      	orrs	r6, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	e9c5 6400 	strd	r6, r4, [r5]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e750      	b.n	8000376 <__udivmoddi4+0xa6>
 80004d4:	f1c2 0320 	rsb	r3, r2, #32
 80004d8:	fa20 f103 	lsr.w	r1, r0, r3
 80004dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e0:	fa24 f303 	lsr.w	r3, r4, r3
 80004e4:	4094      	lsls	r4, r2
 80004e6:	430c      	orrs	r4, r1
 80004e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ec:	fa00 fe02 	lsl.w	lr, r0, r2
 80004f0:	fa1f f78c 	uxth.w	r7, ip
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3110 	mls	r1, r8, r0, r3
 80004fc:	0c23      	lsrs	r3, r4, #16
 80004fe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000502:	fb00 f107 	mul.w	r1, r0, r7
 8000506:	4299      	cmp	r1, r3
 8000508:	d908      	bls.n	800051c <__udivmoddi4+0x24c>
 800050a:	eb1c 0303 	adds.w	r3, ip, r3
 800050e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000512:	d22c      	bcs.n	800056e <__udivmoddi4+0x29e>
 8000514:	4299      	cmp	r1, r3
 8000516:	d92a      	bls.n	800056e <__udivmoddi4+0x29e>
 8000518:	3802      	subs	r0, #2
 800051a:	4463      	add	r3, ip
 800051c:	1a5b      	subs	r3, r3, r1
 800051e:	b2a4      	uxth	r4, r4
 8000520:	fbb3 f1f8 	udiv	r1, r3, r8
 8000524:	fb08 3311 	mls	r3, r8, r1, r3
 8000528:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800052c:	fb01 f307 	mul.w	r3, r1, r7
 8000530:	42a3      	cmp	r3, r4
 8000532:	d908      	bls.n	8000546 <__udivmoddi4+0x276>
 8000534:	eb1c 0404 	adds.w	r4, ip, r4
 8000538:	f101 36ff 	add.w	r6, r1, #4294967295
 800053c:	d213      	bcs.n	8000566 <__udivmoddi4+0x296>
 800053e:	42a3      	cmp	r3, r4
 8000540:	d911      	bls.n	8000566 <__udivmoddi4+0x296>
 8000542:	3902      	subs	r1, #2
 8000544:	4464      	add	r4, ip
 8000546:	1ae4      	subs	r4, r4, r3
 8000548:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800054c:	e739      	b.n	80003c2 <__udivmoddi4+0xf2>
 800054e:	4604      	mov	r4, r0
 8000550:	e6f0      	b.n	8000334 <__udivmoddi4+0x64>
 8000552:	4608      	mov	r0, r1
 8000554:	e706      	b.n	8000364 <__udivmoddi4+0x94>
 8000556:	45c8      	cmp	r8, r9
 8000558:	d2ae      	bcs.n	80004b8 <__udivmoddi4+0x1e8>
 800055a:	ebb9 0e02 	subs.w	lr, r9, r2
 800055e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000562:	3801      	subs	r0, #1
 8000564:	e7a8      	b.n	80004b8 <__udivmoddi4+0x1e8>
 8000566:	4631      	mov	r1, r6
 8000568:	e7ed      	b.n	8000546 <__udivmoddi4+0x276>
 800056a:	4603      	mov	r3, r0
 800056c:	e799      	b.n	80004a2 <__udivmoddi4+0x1d2>
 800056e:	4630      	mov	r0, r6
 8000570:	e7d4      	b.n	800051c <__udivmoddi4+0x24c>
 8000572:	46d6      	mov	lr, sl
 8000574:	e77f      	b.n	8000476 <__udivmoddi4+0x1a6>
 8000576:	4463      	add	r3, ip
 8000578:	3802      	subs	r0, #2
 800057a:	e74d      	b.n	8000418 <__udivmoddi4+0x148>
 800057c:	4606      	mov	r6, r0
 800057e:	4623      	mov	r3, r4
 8000580:	4608      	mov	r0, r1
 8000582:	e70f      	b.n	80003a4 <__udivmoddi4+0xd4>
 8000584:	3e02      	subs	r6, #2
 8000586:	4463      	add	r3, ip
 8000588:	e730      	b.n	80003ec <__udivmoddi4+0x11c>
 800058a:	bf00      	nop

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000596:	2300      	movs	r3, #0
 8000598:	607b      	str	r3, [r7, #4]
 800059a:	4b10      	ldr	r3, [pc, #64]	@ (80005dc <MX_DMA_Init+0x4c>)
 800059c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800059e:	4a0f      	ldr	r2, [pc, #60]	@ (80005dc <MX_DMA_Init+0x4c>)
 80005a0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80005a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80005a6:	4b0d      	ldr	r3, [pc, #52]	@ (80005dc <MX_DMA_Init+0x4c>)
 80005a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005aa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80005ae:	607b      	str	r3, [r7, #4]
 80005b0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80005b2:	2200      	movs	r2, #0
 80005b4:	2100      	movs	r1, #0
 80005b6:	200c      	movs	r0, #12
 80005b8:	f001 f9c5 	bl	8001946 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80005bc:	200c      	movs	r0, #12
 80005be:	f001 f9de 	bl	800197e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80005c2:	2200      	movs	r2, #0
 80005c4:	2100      	movs	r1, #0
 80005c6:	2010      	movs	r0, #16
 80005c8:	f001 f9bd 	bl	8001946 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80005cc:	2010      	movs	r0, #16
 80005ce:	f001 f9d6 	bl	800197e <HAL_NVIC_EnableIRQ>

}
 80005d2:	bf00      	nop
 80005d4:	3708      	adds	r7, #8
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	bf00      	nop
 80005dc:	40023800 	.word	0x40023800

080005e0 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PC9   ------> RCC_MCO_2
*/
void MX_GPIO_Init(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b08a      	sub	sp, #40	@ 0x28
 80005e4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e6:	f107 0314 	add.w	r3, r7, #20
 80005ea:	2200      	movs	r2, #0
 80005ec:	601a      	str	r2, [r3, #0]
 80005ee:	605a      	str	r2, [r3, #4]
 80005f0:	609a      	str	r2, [r3, #8]
 80005f2:	60da      	str	r2, [r3, #12]
 80005f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005f6:	2300      	movs	r3, #0
 80005f8:	613b      	str	r3, [r7, #16]
 80005fa:	4b37      	ldr	r3, [pc, #220]	@ (80006d8 <MX_GPIO_Init+0xf8>)
 80005fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005fe:	4a36      	ldr	r2, [pc, #216]	@ (80006d8 <MX_GPIO_Init+0xf8>)
 8000600:	f043 0304 	orr.w	r3, r3, #4
 8000604:	6313      	str	r3, [r2, #48]	@ 0x30
 8000606:	4b34      	ldr	r3, [pc, #208]	@ (80006d8 <MX_GPIO_Init+0xf8>)
 8000608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800060a:	f003 0304 	and.w	r3, r3, #4
 800060e:	613b      	str	r3, [r7, #16]
 8000610:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000612:	2300      	movs	r3, #0
 8000614:	60fb      	str	r3, [r7, #12]
 8000616:	4b30      	ldr	r3, [pc, #192]	@ (80006d8 <MX_GPIO_Init+0xf8>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800061a:	4a2f      	ldr	r2, [pc, #188]	@ (80006d8 <MX_GPIO_Init+0xf8>)
 800061c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000620:	6313      	str	r3, [r2, #48]	@ 0x30
 8000622:	4b2d      	ldr	r3, [pc, #180]	@ (80006d8 <MX_GPIO_Init+0xf8>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000626:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800062a:	60fb      	str	r3, [r7, #12]
 800062c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800062e:	2300      	movs	r3, #0
 8000630:	60bb      	str	r3, [r7, #8]
 8000632:	4b29      	ldr	r3, [pc, #164]	@ (80006d8 <MX_GPIO_Init+0xf8>)
 8000634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000636:	4a28      	ldr	r2, [pc, #160]	@ (80006d8 <MX_GPIO_Init+0xf8>)
 8000638:	f043 0301 	orr.w	r3, r3, #1
 800063c:	6313      	str	r3, [r2, #48]	@ 0x30
 800063e:	4b26      	ldr	r3, [pc, #152]	@ (80006d8 <MX_GPIO_Init+0xf8>)
 8000640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000642:	f003 0301 	and.w	r3, r3, #1
 8000646:	60bb      	str	r3, [r7, #8]
 8000648:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800064a:	2300      	movs	r3, #0
 800064c:	607b      	str	r3, [r7, #4]
 800064e:	4b22      	ldr	r3, [pc, #136]	@ (80006d8 <MX_GPIO_Init+0xf8>)
 8000650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000652:	4a21      	ldr	r2, [pc, #132]	@ (80006d8 <MX_GPIO_Init+0xf8>)
 8000654:	f043 0302 	orr.w	r3, r3, #2
 8000658:	6313      	str	r3, [r2, #48]	@ 0x30
 800065a:	4b1f      	ldr	r3, [pc, #124]	@ (80006d8 <MX_GPIO_Init+0xf8>)
 800065c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800065e:	f003 0302 	and.w	r3, r3, #2
 8000662:	607b      	str	r3, [r7, #4]
 8000664:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 8000666:	2200      	movs	r2, #0
 8000668:	f244 0181 	movw	r1, #16513	@ 0x4081
 800066c:	481b      	ldr	r0, [pc, #108]	@ (80006dc <MX_GPIO_Init+0xfc>)
 800066e:	f001 ff53 	bl	8002518 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000672:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000676:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000678:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800067c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067e:	2300      	movs	r3, #0
 8000680:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000682:	f107 0314 	add.w	r3, r7, #20
 8000686:	4619      	mov	r1, r3
 8000688:	4815      	ldr	r0, [pc, #84]	@ (80006e0 <MX_GPIO_Init+0x100>)
 800068a:	f001 fd99 	bl	80021c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB14 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_7;
 800068e:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000692:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000694:	2301      	movs	r3, #1
 8000696:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000698:	2300      	movs	r3, #0
 800069a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800069c:	2300      	movs	r3, #0
 800069e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006a0:	f107 0314 	add.w	r3, r7, #20
 80006a4:	4619      	mov	r1, r3
 80006a6:	480d      	ldr	r0, [pc, #52]	@ (80006dc <MX_GPIO_Init+0xfc>)
 80006a8:	f001 fd8a 	bl	80021c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80006ac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80006b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006b2:	2302      	movs	r3, #2
 80006b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b6:	2300      	movs	r3, #0
 80006b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ba:	2300      	movs	r3, #0
 80006bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80006be:	2300      	movs	r3, #0
 80006c0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006c2:	f107 0314 	add.w	r3, r7, #20
 80006c6:	4619      	mov	r1, r3
 80006c8:	4805      	ldr	r0, [pc, #20]	@ (80006e0 <MX_GPIO_Init+0x100>)
 80006ca:	f001 fd79 	bl	80021c0 <HAL_GPIO_Init>

}
 80006ce:	bf00      	nop
 80006d0:	3728      	adds	r7, #40	@ 0x28
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	40023800 	.word	0x40023800
 80006dc:	40020400 	.word	0x40020400
 80006e0:	40020800 	.word	0x40020800

080006e4 <_write>:

/* USER CODE BEGIN PV */

extern uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len);

int _write(int file, char *ptr, int len){
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b084      	sub	sp, #16
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	60f8      	str	r0, [r7, #12]
 80006ec:	60b9      	str	r1, [r7, #8]
 80006ee:	607a      	str	r2, [r7, #4]
    // CDC_Transmit_FS(ptr, len);
    Q_Write(&USB_TX_Q, ptr, len);
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	b29b      	uxth	r3, r3
 80006f4:	461a      	mov	r2, r3
 80006f6:	68b9      	ldr	r1, [r7, #8]
 80006f8:	4803      	ldr	r0, [pc, #12]	@ (8000708 <_write+0x24>)
 80006fa:	f000 f8e0 	bl	80008be <Q_Write>
    // User_CDC_Transmit_FS(ptr, len);
    return (len);
 80006fe:	687b      	ldr	r3, [r7, #4]
}
 8000700:	4618      	mov	r0, r3
 8000702:	3710      	adds	r7, #16
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}
 8000708:	20000ad4 	.word	0x20000ad4

0800070c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000710:	f000 ff92 	bl	8001638 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000714:	f000 f83e 	bl	8000794 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000718:	f7ff ff62 	bl	80005e0 <MX_GPIO_Init>
  MX_DMA_Init();
 800071c:	f7ff ff38 	bl	8000590 <MX_DMA_Init>
  MX_TIM1_Init();
 8000720:	f000 fc34 	bl	8000f8c <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8000724:	f000 fcaa 	bl	800107c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000728:	f000 fcd4 	bl	80010d4 <MX_USART3_UART_Init>
  MX_USB_DEVICE_Init();
 800072c:	f008 fef0 	bl	8009510 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  debug_buf_init();
 8000730:	f000 fe12 	bl	8001358 <debug_buf_init>
  Q_Init(&USB_TX_Q, (uint8_t *) USB_TX_Data, 2400);
 8000734:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 8000738:	490f      	ldr	r1, [pc, #60]	@ (8000778 <main+0x6c>)
 800073a:	4810      	ldr	r0, [pc, #64]	@ (800077c <main+0x70>)
 800073c:	f000 f8a0 	bl	8000880 <Q_Init>
  

  HAL_Delay(500);
 8000740:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000744:	f000 ffea 	bl	800171c <HAL_Delay>
  // BootMessagePrint();
  // GetClockSourcePrint();

  HAL_TIM_Base_Start_IT(&htim1);
 8000748:	480d      	ldr	r0, [pc, #52]	@ (8000780 <main+0x74>)
 800074a:	f003 feb9 	bl	80044c0 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_DMA(&huart2, (uint8_t *) uart2_rx_buf, UART_RXDATA_MAX);
 800074e:	2201      	movs	r2, #1
 8000750:	490c      	ldr	r1, [pc, #48]	@ (8000784 <main+0x78>)
 8000752:	480d      	ldr	r0, [pc, #52]	@ (8000788 <main+0x7c>)
 8000754:	f004 fb2a 	bl	8004dac <HAL_UART_Receive_DMA>
  HAL_UART_Receive_DMA(&huart3, (uint8_t *) uart3_rx_buf, UART_RXDATA_MAX);
 8000758:	2201      	movs	r2, #1
 800075a:	490c      	ldr	r1, [pc, #48]	@ (800078c <main+0x80>)
 800075c:	480c      	ldr	r0, [pc, #48]	@ (8000790 <main+0x84>)
 800075e:	f004 fb25 	bl	8004dac <HAL_UART_Receive_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    GPIO_Proc();
 8000762:	f000 fdf3 	bl	800134c <GPIO_Proc>
    USB_CDC_Proc();
 8000766:	f000 feb3 	bl	80014d0 <USB_CDC_Proc>
    USB_CDC_RX_Proc();
 800076a:	f000 fecb 	bl	8001504 <USB_CDC_RX_Proc>
    UART_RX_Proc();
 800076e:	f000 fe93 	bl	8001498 <UART_RX_Proc>
  {
 8000772:	bf00      	nop
 8000774:	e7f5      	b.n	8000762 <main+0x56>
 8000776:	bf00      	nop
 8000778:	20000174 	.word	0x20000174
 800077c:	20000ad4 	.word	0x20000ad4
 8000780:	2000144c 	.word	0x2000144c
 8000784:	200017f4 	.word	0x200017f4
 8000788:	20001494 	.word	0x20001494
 800078c:	200017f8 	.word	0x200017f8
 8000790:	200014dc 	.word	0x200014dc

08000794 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b094      	sub	sp, #80	@ 0x50
 8000798:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800079a:	f107 0320 	add.w	r3, r7, #32
 800079e:	2230      	movs	r2, #48	@ 0x30
 80007a0:	2100      	movs	r1, #0
 80007a2:	4618      	mov	r0, r3
 80007a4:	f009 fd35 	bl	800a212 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007a8:	f107 030c 	add.w	r3, r7, #12
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
 80007b0:	605a      	str	r2, [r3, #4]
 80007b2:	609a      	str	r2, [r3, #8]
 80007b4:	60da      	str	r2, [r3, #12]
 80007b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007b8:	2300      	movs	r3, #0
 80007ba:	60bb      	str	r3, [r7, #8]
 80007bc:	4b2b      	ldr	r3, [pc, #172]	@ (800086c <SystemClock_Config+0xd8>)
 80007be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007c0:	4a2a      	ldr	r2, [pc, #168]	@ (800086c <SystemClock_Config+0xd8>)
 80007c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80007c8:	4b28      	ldr	r3, [pc, #160]	@ (800086c <SystemClock_Config+0xd8>)
 80007ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007d0:	60bb      	str	r3, [r7, #8]
 80007d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007d4:	2300      	movs	r3, #0
 80007d6:	607b      	str	r3, [r7, #4]
 80007d8:	4b25      	ldr	r3, [pc, #148]	@ (8000870 <SystemClock_Config+0xdc>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	4a24      	ldr	r2, [pc, #144]	@ (8000870 <SystemClock_Config+0xdc>)
 80007de:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80007e2:	6013      	str	r3, [r2, #0]
 80007e4:	4b22      	ldr	r3, [pc, #136]	@ (8000870 <SystemClock_Config+0xdc>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007ec:	607b      	str	r3, [r7, #4]
 80007ee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007f0:	2301      	movs	r3, #1
 80007f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80007f4:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80007f8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007fa:	2302      	movs	r3, #2
 80007fc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007fe:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000802:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000804:	2304      	movs	r3, #4
 8000806:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000808:	23a8      	movs	r3, #168	@ 0xa8
 800080a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800080c:	2302      	movs	r3, #2
 800080e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000810:	2307      	movs	r3, #7
 8000812:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000814:	f107 0320 	add.w	r3, r7, #32
 8000818:	4618      	mov	r0, r3
 800081a:	f003 f901 	bl	8003a20 <HAL_RCC_OscConfig>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d001      	beq.n	8000828 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000824:	f000 f826 	bl	8000874 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000828:	230f      	movs	r3, #15
 800082a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800082c:	2302      	movs	r3, #2
 800082e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000830:	2300      	movs	r3, #0
 8000832:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000834:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000838:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800083a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800083e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000840:	f107 030c 	add.w	r3, r7, #12
 8000844:	2105      	movs	r1, #5
 8000846:	4618      	mov	r0, r3
 8000848:	f003 fb62 	bl	8003f10 <HAL_RCC_ClockConfig>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d001      	beq.n	8000856 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000852:	f000 f80f 	bl	8000874 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_HSE, RCC_MCODIV_1);
 8000856:	2200      	movs	r2, #0
 8000858:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800085c:	2001      	movs	r0, #1
 800085e:	f003 fc3d 	bl	80040dc <HAL_RCC_MCOConfig>
}
 8000862:	bf00      	nop
 8000864:	3750      	adds	r7, #80	@ 0x50
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	40023800 	.word	0x40023800
 8000870:	40007000 	.word	0x40007000

08000874 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000878:	b672      	cpsid	i
}
 800087a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800087c:	bf00      	nop
 800087e:	e7fd      	b.n	800087c <Error_Handler+0x8>

08000880 <Q_Init>:
#include "queue.h"

void Q_Init(Q_queue_t *queue, uint8_t *data, uint16_t len){
 8000880:	b480      	push	{r7}
 8000882:	b085      	sub	sp, #20
 8000884:	af00      	add	r7, sp, #0
 8000886:	60f8      	str	r0, [r7, #12]
 8000888:	60b9      	str	r1, [r7, #8]
 800088a:	4613      	mov	r3, r2
 800088c:	80fb      	strh	r3, [r7, #6]
    queue->idx_read = 0;
 800088e:	68fb      	ldr	r3, [r7, #12]
 8000890:	2200      	movs	r2, #0
 8000892:	809a      	strh	r2, [r3, #4]
    queue->idx_write = 0;
 8000894:	68fb      	ldr	r3, [r7, #12]
 8000896:	2200      	movs	r2, #0
 8000898:	805a      	strh	r2, [r3, #2]
    queue->count_full = 0;
 800089a:	68fb      	ldr	r3, [r7, #12]
 800089c:	2200      	movs	r2, #0
 800089e:	80da      	strh	r2, [r3, #6]
    queue->count_empty = 0;
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	2200      	movs	r2, #0
 80008a4:	811a      	strh	r2, [r3, #8]
    queue->size = len;
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	88fa      	ldrh	r2, [r7, #6]
 80008aa:	801a      	strh	r2, [r3, #0]
    queue->data = data;
 80008ac:	68fb      	ldr	r3, [r7, #12]
 80008ae:	68ba      	ldr	r2, [r7, #8]
 80008b0:	60da      	str	r2, [r3, #12]
}
 80008b2:	bf00      	nop
 80008b4:	3714      	adds	r7, #20
 80008b6:	46bd      	mov	sp, r7
 80008b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008bc:	4770      	bx	lr

080008be <Q_Write>:

void Q_Clear(Q_queue_t *queue){
    queue->idx_write = queue->idx_read;
}

bool Q_Write(Q_queue_t *queue, uint8_t *data, uint16_t len){
 80008be:	b580      	push	{r7, lr}
 80008c0:	b088      	sub	sp, #32
 80008c2:	af00      	add	r7, sp, #0
 80008c4:	60f8      	str	r0, [r7, #12]
 80008c6:	60b9      	str	r1, [r7, #8]
 80008c8:	4613      	mov	r3, r2
 80008ca:	80fb      	strh	r3, [r7, #6]
    int empty_bytes;
    uint16_t next_idx;
    uint16_t num_first;
    bool ret = false;
 80008cc:	2300      	movs	r3, #0
 80008ce:	77fb      	strb	r3, [r7, #31]
    
    empty_bytes = Q_NumEmptyBytes(queue);  
 80008d0:	68f8      	ldr	r0, [r7, #12]
 80008d2:	f000 f8ea 	bl	8000aaa <Q_NumEmptyBytes>
 80008d6:	4603      	mov	r3, r0
 80008d8:	61bb      	str	r3, [r7, #24]
    if(empty_bytes >= len){
 80008da:	88fb      	ldrh	r3, [r7, #6]
 80008dc:	69ba      	ldr	r2, [r7, #24]
 80008de:	429a      	cmp	r2, r3
 80008e0:	db44      	blt.n	800096c <Q_Write+0xae>
        next_idx = queue->idx_write + len;
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80008e8:	b29a      	uxth	r2, r3
 80008ea:	88fb      	ldrh	r3, [r7, #6]
 80008ec:	4413      	add	r3, r2
 80008ee:	82fb      	strh	r3, [r7, #22]
        if(next_idx < queue->size){
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	881b      	ldrh	r3, [r3, #0]
 80008f4:	8afa      	ldrh	r2, [r7, #22]
 80008f6:	429a      	cmp	r2, r3
 80008f8:	d20b      	bcs.n	8000912 <Q_Write+0x54>
            memcpy(&(queue->data[queue->idx_write]),data,len);  //memcpy(dest,source,num)
 80008fa:	68fb      	ldr	r3, [r7, #12]
 80008fc:	68db      	ldr	r3, [r3, #12]
 80008fe:	68fa      	ldr	r2, [r7, #12]
 8000900:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8000904:	4413      	add	r3, r2
 8000906:	88fa      	ldrh	r2, [r7, #6]
 8000908:	68b9      	ldr	r1, [r7, #8]
 800090a:	4618      	mov	r0, r3
 800090c:	f009 fd21 	bl	800a352 <memcpy>
 8000910:	e01d      	b.n	800094e <Q_Write+0x90>
        }
        else{
            num_first = queue->size-queue->idx_write;
 8000912:	68fb      	ldr	r3, [r7, #12]
 8000914:	881a      	ldrh	r2, [r3, #0]
 8000916:	68fb      	ldr	r3, [r7, #12]
 8000918:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800091c:	b29b      	uxth	r3, r3
 800091e:	1ad3      	subs	r3, r2, r3
 8000920:	82bb      	strh	r3, [r7, #20]
            memcpy(&(queue->data[queue->idx_write]),data,num_first);
 8000922:	68fb      	ldr	r3, [r7, #12]
 8000924:	68db      	ldr	r3, [r3, #12]
 8000926:	68fa      	ldr	r2, [r7, #12]
 8000928:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 800092c:	4413      	add	r3, r2
 800092e:	8aba      	ldrh	r2, [r7, #20]
 8000930:	68b9      	ldr	r1, [r7, #8]
 8000932:	4618      	mov	r0, r3
 8000934:	f009 fd0d 	bl	800a352 <memcpy>
            memcpy(&(queue->data[0]),&(data[num_first]),len-num_first);
 8000938:	68fb      	ldr	r3, [r7, #12]
 800093a:	68d8      	ldr	r0, [r3, #12]
 800093c:	8abb      	ldrh	r3, [r7, #20]
 800093e:	68ba      	ldr	r2, [r7, #8]
 8000940:	18d1      	adds	r1, r2, r3
 8000942:	88fa      	ldrh	r2, [r7, #6]
 8000944:	8abb      	ldrh	r3, [r7, #20]
 8000946:	1ad3      	subs	r3, r2, r3
 8000948:	461a      	mov	r2, r3
 800094a:	f009 fd02 	bl	800a352 <memcpy>
        }        
        queue->idx_write = next_idx % queue->size;
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	881a      	ldrh	r2, [r3, #0]
 8000952:	8afb      	ldrh	r3, [r7, #22]
 8000954:	fbb3 f1f2 	udiv	r1, r3, r2
 8000958:	fb01 f202 	mul.w	r2, r1, r2
 800095c:	1a9b      	subs	r3, r3, r2
 800095e:	b29b      	uxth	r3, r3
 8000960:	b21a      	sxth	r2, r3
 8000962:	68fb      	ldr	r3, [r7, #12]
 8000964:	805a      	strh	r2, [r3, #2]
        ret = true;        
 8000966:	2301      	movs	r3, #1
 8000968:	77fb      	strb	r3, [r7, #31]
 800096a:	e00e      	b.n	800098a <Q_Write+0xcc>
    }
    else    queue->count_full = _upperlimit(queue->count_full+1,0xFFFF);      
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	88db      	ldrh	r3, [r3, #6]
 8000970:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000974:	4293      	cmp	r3, r2
 8000976:	d004      	beq.n	8000982 <Q_Write+0xc4>
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	88db      	ldrh	r3, [r3, #6]
 800097c:	3301      	adds	r3, #1
 800097e:	b29a      	uxth	r2, r3
 8000980:	e001      	b.n	8000986 <Q_Write+0xc8>
 8000982:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	80da      	strh	r2, [r3, #6]
    return ret;    
 800098a:	7ffb      	ldrb	r3, [r7, #31]
}
 800098c:	4618      	mov	r0, r3
 800098e:	3720      	adds	r7, #32
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}

08000994 <Q_Read>:
    }
    else    queue->count_full = _upperlimit(queue->count_full+1,0xFFFF);
    return ret;    
}

bool Q_Read(Q_queue_t *queue, uint8_t *data, uint16_t len){
 8000994:	b580      	push	{r7, lr}
 8000996:	b086      	sub	sp, #24
 8000998:	af00      	add	r7, sp, #0
 800099a:	60f8      	str	r0, [r7, #12]
 800099c:	60b9      	str	r1, [r7, #8]
 800099e:	4613      	mov	r3, r2
 80009a0:	80fb      	strh	r3, [r7, #6]
    bool ret;
    uint16_t next_idx;
    uint16_t num_first;

    if(Q_NumContents(queue) >= len){
 80009a2:	68f8      	ldr	r0, [r7, #12]
 80009a4:	f000 f864 	bl	8000a70 <Q_NumContents>
 80009a8:	4603      	mov	r3, r0
 80009aa:	461a      	mov	r2, r3
 80009ac:	88fb      	ldrh	r3, [r7, #6]
 80009ae:	4293      	cmp	r3, r2
 80009b0:	d848      	bhi.n	8000a44 <Q_Read+0xb0>
        next_idx = queue->idx_read + len;
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80009b8:	b29a      	uxth	r2, r3
 80009ba:	88fb      	ldrh	r3, [r7, #6]
 80009bc:	4413      	add	r3, r2
 80009be:	82bb      	strh	r3, [r7, #20]
        if(next_idx < queue->size){
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	881b      	ldrh	r3, [r3, #0]
 80009c4:	8aba      	ldrh	r2, [r7, #20]
 80009c6:	429a      	cmp	r2, r3
 80009c8:	d20b      	bcs.n	80009e2 <Q_Read+0x4e>
            memcpy(data,&(queue->data[queue->idx_read]),len);  //memcpy(dest,source,num)
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	68db      	ldr	r3, [r3, #12]
 80009ce:	68fa      	ldr	r2, [r7, #12]
 80009d0:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80009d4:	4413      	add	r3, r2
 80009d6:	88fa      	ldrh	r2, [r7, #6]
 80009d8:	4619      	mov	r1, r3
 80009da:	68b8      	ldr	r0, [r7, #8]
 80009dc:	f009 fcb9 	bl	800a352 <memcpy>
 80009e0:	e01d      	b.n	8000a1e <Q_Read+0x8a>
        }
        else{
            num_first = queue->size-queue->idx_read;
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	881a      	ldrh	r2, [r3, #0]
 80009e6:	68fb      	ldr	r3, [r7, #12]
 80009e8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80009ec:	b29b      	uxth	r3, r3
 80009ee:	1ad3      	subs	r3, r2, r3
 80009f0:	827b      	strh	r3, [r7, #18]
            memcpy(data,&(queue->data[queue->idx_read]),num_first);  //memcpy(dest,source,num)
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	68db      	ldr	r3, [r3, #12]
 80009f6:	68fa      	ldr	r2, [r7, #12]
 80009f8:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80009fc:	4413      	add	r3, r2
 80009fe:	8a7a      	ldrh	r2, [r7, #18]
 8000a00:	4619      	mov	r1, r3
 8000a02:	68b8      	ldr	r0, [r7, #8]
 8000a04:	f009 fca5 	bl	800a352 <memcpy>
            memcpy(&(data[num_first]),&(queue->data[0]),len-num_first);
 8000a08:	8a7b      	ldrh	r3, [r7, #18]
 8000a0a:	68ba      	ldr	r2, [r7, #8]
 8000a0c:	18d0      	adds	r0, r2, r3
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	68d9      	ldr	r1, [r3, #12]
 8000a12:	88fa      	ldrh	r2, [r7, #6]
 8000a14:	8a7b      	ldrh	r3, [r7, #18]
 8000a16:	1ad3      	subs	r3, r2, r3
 8000a18:	461a      	mov	r2, r3
 8000a1a:	f009 fc9a 	bl	800a352 <memcpy>
        }        
        queue->idx_read = (queue->idx_read+len)%queue->size;
 8000a1e:	68fb      	ldr	r3, [r7, #12]
 8000a20:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000a24:	461a      	mov	r2, r3
 8000a26:	88fb      	ldrh	r3, [r7, #6]
 8000a28:	4413      	add	r3, r2
 8000a2a:	68fa      	ldr	r2, [r7, #12]
 8000a2c:	8812      	ldrh	r2, [r2, #0]
 8000a2e:	fb93 f1f2 	sdiv	r1, r3, r2
 8000a32:	fb01 f202 	mul.w	r2, r1, r2
 8000a36:	1a9b      	subs	r3, r3, r2
 8000a38:	b21a      	sxth	r2, r3
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	809a      	strh	r2, [r3, #4]
        ret = true;
 8000a3e:	2301      	movs	r3, #1
 8000a40:	75fb      	strb	r3, [r7, #23]
 8000a42:	e010      	b.n	8000a66 <Q_Read+0xd2>
    }
    else{
        queue->count_empty = _upperlimit(queue->count_empty+1,0xFFFF);
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	891b      	ldrh	r3, [r3, #8]
 8000a48:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a4c:	4293      	cmp	r3, r2
 8000a4e:	d004      	beq.n	8000a5a <Q_Read+0xc6>
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	891b      	ldrh	r3, [r3, #8]
 8000a54:	3301      	adds	r3, #1
 8000a56:	b29a      	uxth	r2, r3
 8000a58:	e001      	b.n	8000a5e <Q_Read+0xca>
 8000a5a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	811a      	strh	r2, [r3, #8]
        ret = false;
 8000a62:	2300      	movs	r3, #0
 8000a64:	75fb      	strb	r3, [r7, #23]
    }
    return ret;
 8000a66:	7dfb      	ldrb	r3, [r7, #23]
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	3718      	adds	r7, #24
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}

08000a70 <Q_NumContents>:
    else    queue->count_empty = _upperlimit(queue->count_empty+1,0xFFFF);
    return ret;
}


uint16_t Q_NumContents(Q_queue_t *queue){
 8000a70:	b480      	push	{r7}
 8000a72:	b083      	sub	sp, #12
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
    return (uint16_t)((queue->size + queue->idx_write - queue->idx_read)%(queue->size));    
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	881b      	ldrh	r3, [r3, #0]
 8000a7c:	461a      	mov	r2, r3
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000a84:	4413      	add	r3, r2
 8000a86:	687a      	ldr	r2, [r7, #4]
 8000a88:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8000a8c:	1a9b      	subs	r3, r3, r2
 8000a8e:	687a      	ldr	r2, [r7, #4]
 8000a90:	8812      	ldrh	r2, [r2, #0]
 8000a92:	fb93 f1f2 	sdiv	r1, r3, r2
 8000a96:	fb01 f202 	mul.w	r2, r1, r2
 8000a9a:	1a9b      	subs	r3, r3, r2
 8000a9c:	b29b      	uxth	r3, r3
}
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	370c      	adds	r7, #12
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr

08000aaa <Q_NumEmptyBytes>:

uint16_t Q_NumEmptyBytes(Q_queue_t *queue){
 8000aaa:	b590      	push	{r4, r7, lr}
 8000aac:	b083      	sub	sp, #12
 8000aae:	af00      	add	r7, sp, #0
 8000ab0:	6078      	str	r0, [r7, #4]
    return queue->size - (int)Q_NumContents(queue) - 1;
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	881c      	ldrh	r4, [r3, #0]
 8000ab6:	6878      	ldr	r0, [r7, #4]
 8000ab8:	f7ff ffda 	bl	8000a70 <Q_NumContents>
 8000abc:	4603      	mov	r3, r0
 8000abe:	1ae3      	subs	r3, r4, r3
 8000ac0:	b29b      	uxth	r3, r3
 8000ac2:	3b01      	subs	r3, #1
 8000ac4:	b29b      	uxth	r3, r3
}
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	370c      	adds	r7, #12
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd90      	pop	{r4, r7, pc}
	...

08000ad0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b083      	sub	sp, #12
 8000ad4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	607b      	str	r3, [r7, #4]
 8000ada:	4b10      	ldr	r3, [pc, #64]	@ (8000b1c <HAL_MspInit+0x4c>)
 8000adc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ade:	4a0f      	ldr	r2, [pc, #60]	@ (8000b1c <HAL_MspInit+0x4c>)
 8000ae0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ae4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8000b1c <HAL_MspInit+0x4c>)
 8000ae8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000aee:	607b      	str	r3, [r7, #4]
 8000af0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000af2:	2300      	movs	r3, #0
 8000af4:	603b      	str	r3, [r7, #0]
 8000af6:	4b09      	ldr	r3, [pc, #36]	@ (8000b1c <HAL_MspInit+0x4c>)
 8000af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000afa:	4a08      	ldr	r2, [pc, #32]	@ (8000b1c <HAL_MspInit+0x4c>)
 8000afc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b00:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b02:	4b06      	ldr	r3, [pc, #24]	@ (8000b1c <HAL_MspInit+0x4c>)
 8000b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b0a:	603b      	str	r3, [r7, #0]
 8000b0c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b0e:	bf00      	nop
 8000b10:	370c      	adds	r7, #12
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop
 8000b1c:	40023800 	.word	0x40023800

08000b20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b24:	bf00      	nop
 8000b26:	e7fd      	b.n	8000b24 <NMI_Handler+0x4>

08000b28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b2c:	bf00      	nop
 8000b2e:	e7fd      	b.n	8000b2c <HardFault_Handler+0x4>

08000b30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b34:	bf00      	nop
 8000b36:	e7fd      	b.n	8000b34 <MemManage_Handler+0x4>

08000b38 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b3c:	bf00      	nop
 8000b3e:	e7fd      	b.n	8000b3c <BusFault_Handler+0x4>

08000b40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b44:	bf00      	nop
 8000b46:	e7fd      	b.n	8000b44 <UsageFault_Handler+0x4>

08000b48 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b4c:	bf00      	nop
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b54:	4770      	bx	lr

08000b56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b56:	b480      	push	{r7}
 8000b58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b5a:	bf00      	nop
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr

08000b64 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b68:	bf00      	nop
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr

08000b72 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b72:	b580      	push	{r7, lr}
 8000b74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b76:	f000 fdb1 	bl	80016dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b7a:	bf00      	nop
 8000b7c:	bd80      	pop	{r7, pc}
	...

08000b80 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8000b84:	4802      	ldr	r0, [pc, #8]	@ (8000b90 <DMA1_Stream1_IRQHandler+0x10>)
 8000b86:	f001 f8b1 	bl	8001cec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8000b8a:	bf00      	nop
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	20001584 	.word	0x20001584

08000b94 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000b98:	4802      	ldr	r0, [pc, #8]	@ (8000ba4 <DMA1_Stream5_IRQHandler+0x10>)
 8000b9a:	f001 f8a7 	bl	8001cec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000b9e:	bf00      	nop
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	20001524 	.word	0x20001524

08000ba8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000bac:	4802      	ldr	r0, [pc, #8]	@ (8000bb8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000bae:	f003 fcf7 	bl	80045a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000bb2:	bf00      	nop
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	2000144c 	.word	0x2000144c

08000bbc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000bc0:	4802      	ldr	r0, [pc, #8]	@ (8000bcc <USART2_IRQHandler+0x10>)
 8000bc2:	f004 f919 	bl	8004df8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000bc6:	bf00      	nop
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	20001494 	.word	0x20001494

08000bd0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000bd4:	4802      	ldr	r0, [pc, #8]	@ (8000be0 <OTG_FS_IRQHandler+0x10>)
 8000bd6:	f001 fe16 	bl	8002806 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000bda:	bf00      	nop
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	200034c0 	.word	0x200034c0

08000be4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b084      	sub	sp, #16
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  uint16_t num = 0;
 8000bec:	2300      	movs	r3, #0
 8000bee:	81fb      	strh	r3, [r7, #14]
  
  if ((num = Q_NumContents(&USB_TX_Q)) > 0 )
 8000bf0:	4818      	ldr	r0, [pc, #96]	@ (8000c54 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000bf2:	f7ff ff3d 	bl	8000a70 <Q_NumContents>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	81fb      	strh	r3, [r7, #14]
 8000bfa:	89fb      	ldrh	r3, [r7, #14]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d016      	beq.n	8000c2e <HAL_TIM_PeriodElapsedCallback+0x4a>
  {
    if (CDC_Transmit_Is_Busy() != USBD_BUSY)
 8000c00:	f008 fd94 	bl	800972c <CDC_Transmit_Is_Busy>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b01      	cmp	r3, #1
 8000c08:	d011      	beq.n	8000c2e <HAL_TIM_PeriodElapsedCallback+0x4a>
    {
      queDataNum += num;
 8000c0a:	4b13      	ldr	r3, [pc, #76]	@ (8000c58 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000c0c:	881a      	ldrh	r2, [r3, #0]
 8000c0e:	89fb      	ldrh	r3, [r7, #14]
 8000c10:	4413      	add	r3, r2
 8000c12:	b29a      	uxth	r2, r3
 8000c14:	4b10      	ldr	r3, [pc, #64]	@ (8000c58 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000c16:	801a      	strh	r2, [r3, #0]

      Q_Read(&USB_TX_Q, (uint8_t *)queData, num);
 8000c18:	89fb      	ldrh	r3, [r7, #14]
 8000c1a:	461a      	mov	r2, r3
 8000c1c:	490f      	ldr	r1, [pc, #60]	@ (8000c5c <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000c1e:	480d      	ldr	r0, [pc, #52]	@ (8000c54 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000c20:	f7ff feb8 	bl	8000994 <Q_Read>

      CDC_Transmit_FS(queData, num);
 8000c24:	89fb      	ldrh	r3, [r7, #14]
 8000c26:	4619      	mov	r1, r3
 8000c28:	480c      	ldr	r0, [pc, #48]	@ (8000c5c <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000c2a:	f008 fd3d 	bl	80096a8 <CDC_Transmit_FS>
    }
  }

  TIM1_CNT_1++;
 8000c2e:	4b0c      	ldr	r3, [pc, #48]	@ (8000c60 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	3301      	adds	r3, #1
 8000c34:	4a0a      	ldr	r2, [pc, #40]	@ (8000c60 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8000c36:	6013      	str	r3, [r2, #0]
  TIM1_CNT_2++;
 8000c38:	4b0a      	ldr	r3, [pc, #40]	@ (8000c64 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	3301      	adds	r3, #1
 8000c3e:	4a09      	ldr	r2, [pc, #36]	@ (8000c64 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000c40:	6013      	str	r3, [r2, #0]
  TIM1_CNT_3++;
 8000c42:	4b09      	ldr	r3, [pc, #36]	@ (8000c68 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	3301      	adds	r3, #1
 8000c48:	4a07      	ldr	r2, [pc, #28]	@ (8000c68 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000c4a:	6013      	str	r3, [r2, #0]
}
 8000c4c:	bf00      	nop
 8000c4e:	3710      	adds	r7, #16
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	20000ad4 	.word	0x20000ad4
 8000c58:	20001444 	.word	0x20001444
 8000c5c:	20000ae4 	.word	0x20000ae4
 8000c60:	200015e4 	.word	0x200015e4
 8000c64:	200015e8 	.word	0x200015e8
 8000c68:	200015ec 	.word	0x200015ec

08000c6c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b086      	sub	sp, #24
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  if (huart->Instance == USART2)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a40      	ldr	r2, [pc, #256]	@ (8000d7c <HAL_UART_RxCpltCallback+0x110>)
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d115      	bne.n	8000caa <HAL_UART_RxCpltCallback+0x3e>
    // if (TIM1_CNT_3 >= 1000)
    // {
    //   TIM1_CNT_3 = 0;

    // uart2_rxcpltcallback_cnt++;
    debug_buf_write(1, USART2->DR);
 8000c7e:	4b3f      	ldr	r3, [pc, #252]	@ (8000d7c <HAL_UART_RxCpltCallback+0x110>)
 8000c80:	685b      	ldr	r3, [r3, #4]
 8000c82:	b2db      	uxtb	r3, r3
 8000c84:	4619      	mov	r1, r3
 8000c86:	2001      	movs	r0, #1
 8000c88:	f000 fb82 	bl	8001390 <debug_buf_write>

    // uart2_rx_flag = 1;

    uart2_rx_index = (UART_RXDATA_MAX - hdma_usart2_rx.Instance->NDTR);
 8000c8c:	4b3c      	ldr	r3, [pc, #240]	@ (8000d80 <HAL_UART_RxCpltCallback+0x114>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	685b      	ldr	r3, [r3, #4]
 8000c92:	b29b      	uxth	r3, r3
 8000c94:	f1c3 0301 	rsb	r3, r3, #1
 8000c98:	b29a      	uxth	r2, r3
 8000c9a:	4b3a      	ldr	r3, [pc, #232]	@ (8000d84 <HAL_UART_RxCpltCallback+0x118>)
 8000c9c:	801a      	strh	r2, [r3, #0]

    HAL_UART_Receive_DMA(&huart2, uart2_rx_buf, UART_RXDATA_MAX);
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	4939      	ldr	r1, [pc, #228]	@ (8000d88 <HAL_UART_RxCpltCallback+0x11c>)
 8000ca2:	483a      	ldr	r0, [pc, #232]	@ (8000d8c <HAL_UART_RxCpltCallback+0x120>)
 8000ca4:	f004 f882 	bl	8004dac <HAL_UART_Receive_DMA>
 8000ca8:	e019      	b.n	8000cde <HAL_UART_RxCpltCallback+0x72>
      
      // HAL_UART_Receive_DMA(&huart2, uart2_rx_buf, UART_RXDATA_MAX);

    #endif
  }
  else if (huart->Instance == USART3)
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	4a38      	ldr	r2, [pc, #224]	@ (8000d90 <HAL_UART_RxCpltCallback+0x124>)
 8000cb0:	4293      	cmp	r3, r2
 8000cb2:	d114      	bne.n	8000cde <HAL_UART_RxCpltCallback+0x72>
  {
    // uart3_rx_flag = 1;
    // uart2_rxcpltcallback_cnt++;
    debug_buf_write(2, USART3->DR);
 8000cb4:	4b36      	ldr	r3, [pc, #216]	@ (8000d90 <HAL_UART_RxCpltCallback+0x124>)
 8000cb6:	685b      	ldr	r3, [r3, #4]
 8000cb8:	b2db      	uxtb	r3, r3
 8000cba:	4619      	mov	r1, r3
 8000cbc:	2002      	movs	r0, #2
 8000cbe:	f000 fb67 	bl	8001390 <debug_buf_write>

    // uart2_rx_flag = 1;

    uart3_rx_index = (UART_RXDATA_MAX - hdma_usart3_rx.Instance->NDTR);
 8000cc2:	4b34      	ldr	r3, [pc, #208]	@ (8000d94 <HAL_UART_RxCpltCallback+0x128>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	b29b      	uxth	r3, r3
 8000cca:	f1c3 0301 	rsb	r3, r3, #1
 8000cce:	b29a      	uxth	r2, r3
 8000cd0:	4b31      	ldr	r3, [pc, #196]	@ (8000d98 <HAL_UART_RxCpltCallback+0x12c>)
 8000cd2:	801a      	strh	r2, [r3, #0]
    
    HAL_UART_Receive_DMA(&huart3, uart3_rx_buf, UART_RXDATA_MAX);
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	4931      	ldr	r1, [pc, #196]	@ (8000d9c <HAL_UART_RxCpltCallback+0x130>)
 8000cd8:	4831      	ldr	r0, [pc, #196]	@ (8000da0 <HAL_UART_RxCpltCallback+0x134>)
 8000cda:	f004 f867 	bl	8004dac <HAL_UART_Receive_DMA>
  }

  if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_ORE))
 8000cde:	4b2b      	ldr	r3, [pc, #172]	@ (8000d8c <HAL_UART_RxCpltCallback+0x120>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	f003 0308 	and.w	r3, r3, #8
 8000ce8:	2b08      	cmp	r3, #8
 8000cea:	d10b      	bne.n	8000d04 <HAL_UART_RxCpltCallback+0x98>
  {
    __HAL_UART_CLEAR_OREFLAG(&huart2);
 8000cec:	2300      	movs	r3, #0
 8000cee:	617b      	str	r3, [r7, #20]
 8000cf0:	4b26      	ldr	r3, [pc, #152]	@ (8000d8c <HAL_UART_RxCpltCallback+0x120>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	617b      	str	r3, [r7, #20]
 8000cf8:	4b24      	ldr	r3, [pc, #144]	@ (8000d8c <HAL_UART_RxCpltCallback+0x120>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	685b      	ldr	r3, [r3, #4]
 8000cfe:	617b      	str	r3, [r7, #20]
 8000d00:	697b      	ldr	r3, [r7, #20]
  }
  else if (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_FE))
  {
    __HAL_UART_CLEAR_FEFLAG(&huart3);
  }
}
 8000d02:	e037      	b.n	8000d74 <HAL_UART_RxCpltCallback+0x108>
  else if (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_ORE))
 8000d04:	4b26      	ldr	r3, [pc, #152]	@ (8000da0 <HAL_UART_RxCpltCallback+0x134>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	f003 0308 	and.w	r3, r3, #8
 8000d0e:	2b08      	cmp	r3, #8
 8000d10:	d10b      	bne.n	8000d2a <HAL_UART_RxCpltCallback+0xbe>
    __HAL_UART_CLEAR_OREFLAG(&huart3);
 8000d12:	2300      	movs	r3, #0
 8000d14:	613b      	str	r3, [r7, #16]
 8000d16:	4b22      	ldr	r3, [pc, #136]	@ (8000da0 <HAL_UART_RxCpltCallback+0x134>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	613b      	str	r3, [r7, #16]
 8000d1e:	4b20      	ldr	r3, [pc, #128]	@ (8000da0 <HAL_UART_RxCpltCallback+0x134>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	685b      	ldr	r3, [r3, #4]
 8000d24:	613b      	str	r3, [r7, #16]
 8000d26:	693b      	ldr	r3, [r7, #16]
}
 8000d28:	e024      	b.n	8000d74 <HAL_UART_RxCpltCallback+0x108>
  else if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_FE))
 8000d2a:	4b18      	ldr	r3, [pc, #96]	@ (8000d8c <HAL_UART_RxCpltCallback+0x120>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	f003 0302 	and.w	r3, r3, #2
 8000d34:	2b02      	cmp	r3, #2
 8000d36:	d10b      	bne.n	8000d50 <HAL_UART_RxCpltCallback+0xe4>
    __HAL_UART_CLEAR_FEFLAG(&huart2);
 8000d38:	2300      	movs	r3, #0
 8000d3a:	60fb      	str	r3, [r7, #12]
 8000d3c:	4b13      	ldr	r3, [pc, #76]	@ (8000d8c <HAL_UART_RxCpltCallback+0x120>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	60fb      	str	r3, [r7, #12]
 8000d44:	4b11      	ldr	r3, [pc, #68]	@ (8000d8c <HAL_UART_RxCpltCallback+0x120>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	685b      	ldr	r3, [r3, #4]
 8000d4a:	60fb      	str	r3, [r7, #12]
 8000d4c:	68fb      	ldr	r3, [r7, #12]
}
 8000d4e:	e011      	b.n	8000d74 <HAL_UART_RxCpltCallback+0x108>
  else if (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_FE))
 8000d50:	4b13      	ldr	r3, [pc, #76]	@ (8000da0 <HAL_UART_RxCpltCallback+0x134>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	f003 0302 	and.w	r3, r3, #2
 8000d5a:	2b02      	cmp	r3, #2
 8000d5c:	d10a      	bne.n	8000d74 <HAL_UART_RxCpltCallback+0x108>
    __HAL_UART_CLEAR_FEFLAG(&huart3);
 8000d5e:	2300      	movs	r3, #0
 8000d60:	60bb      	str	r3, [r7, #8]
 8000d62:	4b0f      	ldr	r3, [pc, #60]	@ (8000da0 <HAL_UART_RxCpltCallback+0x134>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	60bb      	str	r3, [r7, #8]
 8000d6a:	4b0d      	ldr	r3, [pc, #52]	@ (8000da0 <HAL_UART_RxCpltCallback+0x134>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	685b      	ldr	r3, [r3, #4]
 8000d70:	60bb      	str	r3, [r7, #8]
 8000d72:	68bb      	ldr	r3, [r7, #8]
}
 8000d74:	bf00      	nop
 8000d76:	3718      	adds	r7, #24
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	40004400 	.word	0x40004400
 8000d80:	20001524 	.word	0x20001524
 8000d84:	200017fa 	.word	0x200017fa
 8000d88:	200017f4 	.word	0x200017f4
 8000d8c:	20001494 	.word	0x20001494
 8000d90:	40004800 	.word	0x40004800
 8000d94:	20001584 	.word	0x20001584
 8000d98:	200017fc 	.word	0x200017fc
 8000d9c:	200017f8 	.word	0x200017f8
 8000da0:	200014dc 	.word	0x200014dc

08000da4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8000da4:	b480      	push	{r7}
 8000da6:	b087      	sub	sp, #28
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_ORE))
 8000dac:	4b28      	ldr	r3, [pc, #160]	@ (8000e50 <HAL_UART_ErrorCallback+0xac>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	f003 0308 	and.w	r3, r3, #8
 8000db6:	2b08      	cmp	r3, #8
 8000db8:	d10b      	bne.n	8000dd2 <HAL_UART_ErrorCallback+0x2e>
  {
    __HAL_UART_CLEAR_OREFLAG(&huart2);
 8000dba:	2300      	movs	r3, #0
 8000dbc:	617b      	str	r3, [r7, #20]
 8000dbe:	4b24      	ldr	r3, [pc, #144]	@ (8000e50 <HAL_UART_ErrorCallback+0xac>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	617b      	str	r3, [r7, #20]
 8000dc6:	4b22      	ldr	r3, [pc, #136]	@ (8000e50 <HAL_UART_ErrorCallback+0xac>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	685b      	ldr	r3, [r3, #4]
 8000dcc:	617b      	str	r3, [r7, #20]
 8000dce:	697b      	ldr	r3, [r7, #20]
  }
  else if (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_FE))
  {
    __HAL_UART_CLEAR_FEFLAG(&huart3);
  }
}
 8000dd0:	e037      	b.n	8000e42 <HAL_UART_ErrorCallback+0x9e>
  else if (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_ORE))
 8000dd2:	4b20      	ldr	r3, [pc, #128]	@ (8000e54 <HAL_UART_ErrorCallback+0xb0>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	f003 0308 	and.w	r3, r3, #8
 8000ddc:	2b08      	cmp	r3, #8
 8000dde:	d10b      	bne.n	8000df8 <HAL_UART_ErrorCallback+0x54>
    __HAL_UART_CLEAR_OREFLAG(&huart3);
 8000de0:	2300      	movs	r3, #0
 8000de2:	613b      	str	r3, [r7, #16]
 8000de4:	4b1b      	ldr	r3, [pc, #108]	@ (8000e54 <HAL_UART_ErrorCallback+0xb0>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	613b      	str	r3, [r7, #16]
 8000dec:	4b19      	ldr	r3, [pc, #100]	@ (8000e54 <HAL_UART_ErrorCallback+0xb0>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	685b      	ldr	r3, [r3, #4]
 8000df2:	613b      	str	r3, [r7, #16]
 8000df4:	693b      	ldr	r3, [r7, #16]
}
 8000df6:	e024      	b.n	8000e42 <HAL_UART_ErrorCallback+0x9e>
  else if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_FE))
 8000df8:	4b15      	ldr	r3, [pc, #84]	@ (8000e50 <HAL_UART_ErrorCallback+0xac>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	f003 0302 	and.w	r3, r3, #2
 8000e02:	2b02      	cmp	r3, #2
 8000e04:	d10b      	bne.n	8000e1e <HAL_UART_ErrorCallback+0x7a>
    __HAL_UART_CLEAR_FEFLAG(&huart2);
 8000e06:	2300      	movs	r3, #0
 8000e08:	60fb      	str	r3, [r7, #12]
 8000e0a:	4b11      	ldr	r3, [pc, #68]	@ (8000e50 <HAL_UART_ErrorCallback+0xac>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	60fb      	str	r3, [r7, #12]
 8000e12:	4b0f      	ldr	r3, [pc, #60]	@ (8000e50 <HAL_UART_ErrorCallback+0xac>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	685b      	ldr	r3, [r3, #4]
 8000e18:	60fb      	str	r3, [r7, #12]
 8000e1a:	68fb      	ldr	r3, [r7, #12]
}
 8000e1c:	e011      	b.n	8000e42 <HAL_UART_ErrorCallback+0x9e>
  else if (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_FE))
 8000e1e:	4b0d      	ldr	r3, [pc, #52]	@ (8000e54 <HAL_UART_ErrorCallback+0xb0>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	f003 0302 	and.w	r3, r3, #2
 8000e28:	2b02      	cmp	r3, #2
 8000e2a:	d10a      	bne.n	8000e42 <HAL_UART_ErrorCallback+0x9e>
    __HAL_UART_CLEAR_FEFLAG(&huart3);
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	60bb      	str	r3, [r7, #8]
 8000e30:	4b08      	ldr	r3, [pc, #32]	@ (8000e54 <HAL_UART_ErrorCallback+0xb0>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	60bb      	str	r3, [r7, #8]
 8000e38:	4b06      	ldr	r3, [pc, #24]	@ (8000e54 <HAL_UART_ErrorCallback+0xb0>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	685b      	ldr	r3, [r3, #4]
 8000e3e:	60bb      	str	r3, [r7, #8]
 8000e40:	68bb      	ldr	r3, [r7, #8]
}
 8000e42:	bf00      	nop
 8000e44:	371c      	adds	r7, #28
 8000e46:	46bd      	mov	sp, r7
 8000e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop
 8000e50:	20001494 	.word	0x20001494
 8000e54:	200014dc 	.word	0x200014dc

08000e58 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b086      	sub	sp, #24
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	60f8      	str	r0, [r7, #12]
 8000e60:	60b9      	str	r1, [r7, #8]
 8000e62:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e64:	2300      	movs	r3, #0
 8000e66:	617b      	str	r3, [r7, #20]
 8000e68:	e00a      	b.n	8000e80 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e6a:	f3af 8000 	nop.w
 8000e6e:	4601      	mov	r1, r0
 8000e70:	68bb      	ldr	r3, [r7, #8]
 8000e72:	1c5a      	adds	r2, r3, #1
 8000e74:	60ba      	str	r2, [r7, #8]
 8000e76:	b2ca      	uxtb	r2, r1
 8000e78:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e7a:	697b      	ldr	r3, [r7, #20]
 8000e7c:	3301      	adds	r3, #1
 8000e7e:	617b      	str	r3, [r7, #20]
 8000e80:	697a      	ldr	r2, [r7, #20]
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	429a      	cmp	r2, r3
 8000e86:	dbf0      	blt.n	8000e6a <_read+0x12>
  }

  return len;
 8000e88:	687b      	ldr	r3, [r7, #4]
}
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	3718      	adds	r7, #24
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}

08000e92 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000e92:	b480      	push	{r7}
 8000e94:	b083      	sub	sp, #12
 8000e96:	af00      	add	r7, sp, #0
 8000e98:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e9a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	370c      	adds	r7, #12
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr

08000eaa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000eaa:	b480      	push	{r7}
 8000eac:	b083      	sub	sp, #12
 8000eae:	af00      	add	r7, sp, #0
 8000eb0:	6078      	str	r0, [r7, #4]
 8000eb2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000eba:	605a      	str	r2, [r3, #4]
  return 0;
 8000ebc:	2300      	movs	r3, #0
}
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	370c      	adds	r7, #12
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec8:	4770      	bx	lr

08000eca <_isatty>:

int _isatty(int file)
{
 8000eca:	b480      	push	{r7}
 8000ecc:	b083      	sub	sp, #12
 8000ece:	af00      	add	r7, sp, #0
 8000ed0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000ed2:	2301      	movs	r3, #1
}
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	370c      	adds	r7, #12
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr

08000ee0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b085      	sub	sp, #20
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	60f8      	str	r0, [r7, #12]
 8000ee8:	60b9      	str	r1, [r7, #8]
 8000eea:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000eec:	2300      	movs	r3, #0
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	3714      	adds	r7, #20
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr
	...

08000efc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b086      	sub	sp, #24
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f04:	4a14      	ldr	r2, [pc, #80]	@ (8000f58 <_sbrk+0x5c>)
 8000f06:	4b15      	ldr	r3, [pc, #84]	@ (8000f5c <_sbrk+0x60>)
 8000f08:	1ad3      	subs	r3, r2, r3
 8000f0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f10:	4b13      	ldr	r3, [pc, #76]	@ (8000f60 <_sbrk+0x64>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d102      	bne.n	8000f1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f18:	4b11      	ldr	r3, [pc, #68]	@ (8000f60 <_sbrk+0x64>)
 8000f1a:	4a12      	ldr	r2, [pc, #72]	@ (8000f64 <_sbrk+0x68>)
 8000f1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f1e:	4b10      	ldr	r3, [pc, #64]	@ (8000f60 <_sbrk+0x64>)
 8000f20:	681a      	ldr	r2, [r3, #0]
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	4413      	add	r3, r2
 8000f26:	693a      	ldr	r2, [r7, #16]
 8000f28:	429a      	cmp	r2, r3
 8000f2a:	d207      	bcs.n	8000f3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f2c:	f009 f9e4 	bl	800a2f8 <__errno>
 8000f30:	4603      	mov	r3, r0
 8000f32:	220c      	movs	r2, #12
 8000f34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f36:	f04f 33ff 	mov.w	r3, #4294967295
 8000f3a:	e009      	b.n	8000f50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f3c:	4b08      	ldr	r3, [pc, #32]	@ (8000f60 <_sbrk+0x64>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f42:	4b07      	ldr	r3, [pc, #28]	@ (8000f60 <_sbrk+0x64>)
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	4413      	add	r3, r2
 8000f4a:	4a05      	ldr	r2, [pc, #20]	@ (8000f60 <_sbrk+0x64>)
 8000f4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f4e:	68fb      	ldr	r3, [r7, #12]
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	3718      	adds	r7, #24
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	20030000 	.word	0x20030000
 8000f5c:	00000400 	.word	0x00000400
 8000f60:	20001448 	.word	0x20001448
 8000f64:	20003d10 	.word	0x20003d10

08000f68 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f6c:	4b06      	ldr	r3, [pc, #24]	@ (8000f88 <SystemInit+0x20>)
 8000f6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f72:	4a05      	ldr	r2, [pc, #20]	@ (8000f88 <SystemInit+0x20>)
 8000f74:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f78:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f7c:	bf00      	nop
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	e000ed00 	.word	0xe000ed00

08000f8c <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b086      	sub	sp, #24
 8000f90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f92:	f107 0308 	add.w	r3, r7, #8
 8000f96:	2200      	movs	r2, #0
 8000f98:	601a      	str	r2, [r3, #0]
 8000f9a:	605a      	str	r2, [r3, #4]
 8000f9c:	609a      	str	r2, [r3, #8]
 8000f9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fa0:	463b      	mov	r3, r7
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	601a      	str	r2, [r3, #0]
 8000fa6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000fa8:	4b1e      	ldr	r3, [pc, #120]	@ (8001024 <MX_TIM1_Init+0x98>)
 8000faa:	4a1f      	ldr	r2, [pc, #124]	@ (8001028 <MX_TIM1_Init+0x9c>)
 8000fac:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 999;
 8000fae:	4b1d      	ldr	r3, [pc, #116]	@ (8001024 <MX_TIM1_Init+0x98>)
 8000fb0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000fb4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fb6:	4b1b      	ldr	r3, [pc, #108]	@ (8001024 <MX_TIM1_Init+0x98>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 168-1;
 8000fbc:	4b19      	ldr	r3, [pc, #100]	@ (8001024 <MX_TIM1_Init+0x98>)
 8000fbe:	22a7      	movs	r2, #167	@ 0xa7
 8000fc0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fc2:	4b18      	ldr	r3, [pc, #96]	@ (8001024 <MX_TIM1_Init+0x98>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000fc8:	4b16      	ldr	r3, [pc, #88]	@ (8001024 <MX_TIM1_Init+0x98>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fce:	4b15      	ldr	r3, [pc, #84]	@ (8001024 <MX_TIM1_Init+0x98>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000fd4:	4813      	ldr	r0, [pc, #76]	@ (8001024 <MX_TIM1_Init+0x98>)
 8000fd6:	f003 fa23 	bl	8004420 <HAL_TIM_Base_Init>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000fe0:	f7ff fc48 	bl	8000874 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fe4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fe8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000fea:	f107 0308 	add.w	r3, r7, #8
 8000fee:	4619      	mov	r1, r3
 8000ff0:	480c      	ldr	r0, [pc, #48]	@ (8001024 <MX_TIM1_Init+0x98>)
 8000ff2:	f003 fbc5 	bl	8004780 <HAL_TIM_ConfigClockSource>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000ffc:	f7ff fc3a 	bl	8000874 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001000:	2300      	movs	r3, #0
 8001002:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001004:	2300      	movs	r3, #0
 8001006:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001008:	463b      	mov	r3, r7
 800100a:	4619      	mov	r1, r3
 800100c:	4805      	ldr	r0, [pc, #20]	@ (8001024 <MX_TIM1_Init+0x98>)
 800100e:	f003 fded 	bl	8004bec <HAL_TIMEx_MasterConfigSynchronization>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001018:	f7ff fc2c 	bl	8000874 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800101c:	bf00      	nop
 800101e:	3718      	adds	r7, #24
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	2000144c 	.word	0x2000144c
 8001028:	40010000 	.word	0x40010000

0800102c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a0e      	ldr	r2, [pc, #56]	@ (8001074 <HAL_TIM_Base_MspInit+0x48>)
 800103a:	4293      	cmp	r3, r2
 800103c:	d115      	bne.n	800106a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800103e:	2300      	movs	r3, #0
 8001040:	60fb      	str	r3, [r7, #12]
 8001042:	4b0d      	ldr	r3, [pc, #52]	@ (8001078 <HAL_TIM_Base_MspInit+0x4c>)
 8001044:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001046:	4a0c      	ldr	r2, [pc, #48]	@ (8001078 <HAL_TIM_Base_MspInit+0x4c>)
 8001048:	f043 0301 	orr.w	r3, r3, #1
 800104c:	6453      	str	r3, [r2, #68]	@ 0x44
 800104e:	4b0a      	ldr	r3, [pc, #40]	@ (8001078 <HAL_TIM_Base_MspInit+0x4c>)
 8001050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001052:	f003 0301 	and.w	r3, r3, #1
 8001056:	60fb      	str	r3, [r7, #12]
 8001058:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800105a:	2200      	movs	r2, #0
 800105c:	2100      	movs	r1, #0
 800105e:	2019      	movs	r0, #25
 8001060:	f000 fc71 	bl	8001946 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001064:	2019      	movs	r0, #25
 8001066:	f000 fc8a 	bl	800197e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800106a:	bf00      	nop
 800106c:	3710      	adds	r7, #16
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	40010000 	.word	0x40010000
 8001078:	40023800 	.word	0x40023800

0800107c <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001080:	4b12      	ldr	r3, [pc, #72]	@ (80010cc <MX_USART2_UART_Init+0x50>)
 8001082:	4a13      	ldr	r2, [pc, #76]	@ (80010d0 <MX_USART2_UART_Init+0x54>)
 8001084:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 230400;
 8001086:	4b11      	ldr	r3, [pc, #68]	@ (80010cc <MX_USART2_UART_Init+0x50>)
 8001088:	f44f 3261 	mov.w	r2, #230400	@ 0x38400
 800108c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 800108e:	4b0f      	ldr	r3, [pc, #60]	@ (80010cc <MX_USART2_UART_Init+0x50>)
 8001090:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001094:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001096:	4b0d      	ldr	r3, [pc, #52]	@ (80010cc <MX_USART2_UART_Init+0x50>)
 8001098:	2200      	movs	r2, #0
 800109a:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 800109c:	4b0b      	ldr	r3, [pc, #44]	@ (80010cc <MX_USART2_UART_Init+0x50>)
 800109e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010a4:	4b09      	ldr	r3, [pc, #36]	@ (80010cc <MX_USART2_UART_Init+0x50>)
 80010a6:	220c      	movs	r2, #12
 80010a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010aa:	4b08      	ldr	r3, [pc, #32]	@ (80010cc <MX_USART2_UART_Init+0x50>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010b0:	4b06      	ldr	r3, [pc, #24]	@ (80010cc <MX_USART2_UART_Init+0x50>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010b6:	4805      	ldr	r0, [pc, #20]	@ (80010cc <MX_USART2_UART_Init+0x50>)
 80010b8:	f003 fe28 	bl	8004d0c <HAL_UART_Init>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 80010c2:	f7ff fbd7 	bl	8000874 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010c6:	bf00      	nop
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	20001494 	.word	0x20001494
 80010d0:	40004400 	.word	0x40004400

080010d4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80010d8:	4b12      	ldr	r3, [pc, #72]	@ (8001124 <MX_USART3_UART_Init+0x50>)
 80010da:	4a13      	ldr	r2, [pc, #76]	@ (8001128 <MX_USART3_UART_Init+0x54>)
 80010dc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 230400;
 80010de:	4b11      	ldr	r3, [pc, #68]	@ (8001124 <MX_USART3_UART_Init+0x50>)
 80010e0:	f44f 3261 	mov.w	r2, #230400	@ 0x38400
 80010e4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_9B;
 80010e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001124 <MX_USART3_UART_Init+0x50>)
 80010e8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80010ec:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80010ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001124 <MX_USART3_UART_Init+0x50>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_EVEN;
 80010f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001124 <MX_USART3_UART_Init+0x50>)
 80010f6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010fa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80010fc:	4b09      	ldr	r3, [pc, #36]	@ (8001124 <MX_USART3_UART_Init+0x50>)
 80010fe:	220c      	movs	r2, #12
 8001100:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001102:	4b08      	ldr	r3, [pc, #32]	@ (8001124 <MX_USART3_UART_Init+0x50>)
 8001104:	2200      	movs	r2, #0
 8001106:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001108:	4b06      	ldr	r3, [pc, #24]	@ (8001124 <MX_USART3_UART_Init+0x50>)
 800110a:	2200      	movs	r2, #0
 800110c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800110e:	4805      	ldr	r0, [pc, #20]	@ (8001124 <MX_USART3_UART_Init+0x50>)
 8001110:	f003 fdfc 	bl	8004d0c <HAL_UART_Init>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <MX_USART3_UART_Init+0x4a>
  {
    Error_Handler();
 800111a:	f7ff fbab 	bl	8000874 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	200014dc 	.word	0x200014dc
 8001128:	40004800 	.word	0x40004800

0800112c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b08c      	sub	sp, #48	@ 0x30
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001134:	f107 031c 	add.w	r3, r7, #28
 8001138:	2200      	movs	r2, #0
 800113a:	601a      	str	r2, [r3, #0]
 800113c:	605a      	str	r2, [r3, #4]
 800113e:	609a      	str	r2, [r3, #8]
 8001140:	60da      	str	r2, [r3, #12]
 8001142:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a64      	ldr	r2, [pc, #400]	@ (80012dc <HAL_UART_MspInit+0x1b0>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d162      	bne.n	8001214 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800114e:	2300      	movs	r3, #0
 8001150:	61bb      	str	r3, [r7, #24]
 8001152:	4b63      	ldr	r3, [pc, #396]	@ (80012e0 <HAL_UART_MspInit+0x1b4>)
 8001154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001156:	4a62      	ldr	r2, [pc, #392]	@ (80012e0 <HAL_UART_MspInit+0x1b4>)
 8001158:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800115c:	6413      	str	r3, [r2, #64]	@ 0x40
 800115e:	4b60      	ldr	r3, [pc, #384]	@ (80012e0 <HAL_UART_MspInit+0x1b4>)
 8001160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001162:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001166:	61bb      	str	r3, [r7, #24]
 8001168:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800116a:	2300      	movs	r3, #0
 800116c:	617b      	str	r3, [r7, #20]
 800116e:	4b5c      	ldr	r3, [pc, #368]	@ (80012e0 <HAL_UART_MspInit+0x1b4>)
 8001170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001172:	4a5b      	ldr	r2, [pc, #364]	@ (80012e0 <HAL_UART_MspInit+0x1b4>)
 8001174:	f043 0301 	orr.w	r3, r3, #1
 8001178:	6313      	str	r3, [r2, #48]	@ 0x30
 800117a:	4b59      	ldr	r3, [pc, #356]	@ (80012e0 <HAL_UART_MspInit+0x1b4>)
 800117c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117e:	f003 0301 	and.w	r3, r3, #1
 8001182:	617b      	str	r3, [r7, #20]
 8001184:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001186:	230c      	movs	r3, #12
 8001188:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800118a:	2302      	movs	r3, #2
 800118c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118e:	2300      	movs	r3, #0
 8001190:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001192:	2303      	movs	r3, #3
 8001194:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001196:	2307      	movs	r3, #7
 8001198:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800119a:	f107 031c 	add.w	r3, r7, #28
 800119e:	4619      	mov	r1, r3
 80011a0:	4850      	ldr	r0, [pc, #320]	@ (80012e4 <HAL_UART_MspInit+0x1b8>)
 80011a2:	f001 f80d 	bl	80021c0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80011a6:	4b50      	ldr	r3, [pc, #320]	@ (80012e8 <HAL_UART_MspInit+0x1bc>)
 80011a8:	4a50      	ldr	r2, [pc, #320]	@ (80012ec <HAL_UART_MspInit+0x1c0>)
 80011aa:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80011ac:	4b4e      	ldr	r3, [pc, #312]	@ (80012e8 <HAL_UART_MspInit+0x1bc>)
 80011ae:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80011b2:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011b4:	4b4c      	ldr	r3, [pc, #304]	@ (80012e8 <HAL_UART_MspInit+0x1bc>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011ba:	4b4b      	ldr	r3, [pc, #300]	@ (80012e8 <HAL_UART_MspInit+0x1bc>)
 80011bc:	2200      	movs	r2, #0
 80011be:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80011c0:	4b49      	ldr	r3, [pc, #292]	@ (80012e8 <HAL_UART_MspInit+0x1bc>)
 80011c2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011c6:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011c8:	4b47      	ldr	r3, [pc, #284]	@ (80012e8 <HAL_UART_MspInit+0x1bc>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011ce:	4b46      	ldr	r3, [pc, #280]	@ (80012e8 <HAL_UART_MspInit+0x1bc>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80011d4:	4b44      	ldr	r3, [pc, #272]	@ (80012e8 <HAL_UART_MspInit+0x1bc>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80011da:	4b43      	ldr	r3, [pc, #268]	@ (80012e8 <HAL_UART_MspInit+0x1bc>)
 80011dc:	2200      	movs	r2, #0
 80011de:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011e0:	4b41      	ldr	r3, [pc, #260]	@ (80012e8 <HAL_UART_MspInit+0x1bc>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80011e6:	4840      	ldr	r0, [pc, #256]	@ (80012e8 <HAL_UART_MspInit+0x1bc>)
 80011e8:	f000 fbe8 	bl	80019bc <HAL_DMA_Init>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 80011f2:	f7ff fb3f 	bl	8000874 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	4a3b      	ldr	r2, [pc, #236]	@ (80012e8 <HAL_UART_MspInit+0x1bc>)
 80011fa:	63da      	str	r2, [r3, #60]	@ 0x3c
 80011fc:	4a3a      	ldr	r2, [pc, #232]	@ (80012e8 <HAL_UART_MspInit+0x1bc>)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001202:	2200      	movs	r2, #0
 8001204:	2100      	movs	r1, #0
 8001206:	2026      	movs	r0, #38	@ 0x26
 8001208:	f000 fb9d 	bl	8001946 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800120c:	2026      	movs	r0, #38	@ 0x26
 800120e:	f000 fbb6 	bl	800197e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001212:	e05f      	b.n	80012d4 <HAL_UART_MspInit+0x1a8>
  else if(uartHandle->Instance==USART3)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a35      	ldr	r2, [pc, #212]	@ (80012f0 <HAL_UART_MspInit+0x1c4>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d15a      	bne.n	80012d4 <HAL_UART_MspInit+0x1a8>
    __HAL_RCC_USART3_CLK_ENABLE();
 800121e:	2300      	movs	r3, #0
 8001220:	613b      	str	r3, [r7, #16]
 8001222:	4b2f      	ldr	r3, [pc, #188]	@ (80012e0 <HAL_UART_MspInit+0x1b4>)
 8001224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001226:	4a2e      	ldr	r2, [pc, #184]	@ (80012e0 <HAL_UART_MspInit+0x1b4>)
 8001228:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800122c:	6413      	str	r3, [r2, #64]	@ 0x40
 800122e:	4b2c      	ldr	r3, [pc, #176]	@ (80012e0 <HAL_UART_MspInit+0x1b4>)
 8001230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001232:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001236:	613b      	str	r3, [r7, #16]
 8001238:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800123a:	2300      	movs	r3, #0
 800123c:	60fb      	str	r3, [r7, #12]
 800123e:	4b28      	ldr	r3, [pc, #160]	@ (80012e0 <HAL_UART_MspInit+0x1b4>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001242:	4a27      	ldr	r2, [pc, #156]	@ (80012e0 <HAL_UART_MspInit+0x1b4>)
 8001244:	f043 0302 	orr.w	r3, r3, #2
 8001248:	6313      	str	r3, [r2, #48]	@ 0x30
 800124a:	4b25      	ldr	r3, [pc, #148]	@ (80012e0 <HAL_UART_MspInit+0x1b4>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124e:	f003 0302 	and.w	r3, r3, #2
 8001252:	60fb      	str	r3, [r7, #12]
 8001254:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001256:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800125a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800125c:	2302      	movs	r3, #2
 800125e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001260:	2300      	movs	r3, #0
 8001262:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001264:	2303      	movs	r3, #3
 8001266:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001268:	2307      	movs	r3, #7
 800126a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800126c:	f107 031c 	add.w	r3, r7, #28
 8001270:	4619      	mov	r1, r3
 8001272:	4820      	ldr	r0, [pc, #128]	@ (80012f4 <HAL_UART_MspInit+0x1c8>)
 8001274:	f000 ffa4 	bl	80021c0 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8001278:	4b1f      	ldr	r3, [pc, #124]	@ (80012f8 <HAL_UART_MspInit+0x1cc>)
 800127a:	4a20      	ldr	r2, [pc, #128]	@ (80012fc <HAL_UART_MspInit+0x1d0>)
 800127c:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 800127e:	4b1e      	ldr	r3, [pc, #120]	@ (80012f8 <HAL_UART_MspInit+0x1cc>)
 8001280:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001284:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001286:	4b1c      	ldr	r3, [pc, #112]	@ (80012f8 <HAL_UART_MspInit+0x1cc>)
 8001288:	2200      	movs	r2, #0
 800128a:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800128c:	4b1a      	ldr	r3, [pc, #104]	@ (80012f8 <HAL_UART_MspInit+0x1cc>)
 800128e:	2200      	movs	r2, #0
 8001290:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001292:	4b19      	ldr	r3, [pc, #100]	@ (80012f8 <HAL_UART_MspInit+0x1cc>)
 8001294:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001298:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800129a:	4b17      	ldr	r3, [pc, #92]	@ (80012f8 <HAL_UART_MspInit+0x1cc>)
 800129c:	2200      	movs	r2, #0
 800129e:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80012a0:	4b15      	ldr	r3, [pc, #84]	@ (80012f8 <HAL_UART_MspInit+0x1cc>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80012a6:	4b14      	ldr	r3, [pc, #80]	@ (80012f8 <HAL_UART_MspInit+0x1cc>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80012ac:	4b12      	ldr	r3, [pc, #72]	@ (80012f8 <HAL_UART_MspInit+0x1cc>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80012b2:	4b11      	ldr	r3, [pc, #68]	@ (80012f8 <HAL_UART_MspInit+0x1cc>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80012b8:	480f      	ldr	r0, [pc, #60]	@ (80012f8 <HAL_UART_MspInit+0x1cc>)
 80012ba:	f000 fb7f 	bl	80019bc <HAL_DMA_Init>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <HAL_UART_MspInit+0x19c>
      Error_Handler();
 80012c4:	f7ff fad6 	bl	8000874 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	4a0b      	ldr	r2, [pc, #44]	@ (80012f8 <HAL_UART_MspInit+0x1cc>)
 80012cc:	63da      	str	r2, [r3, #60]	@ 0x3c
 80012ce:	4a0a      	ldr	r2, [pc, #40]	@ (80012f8 <HAL_UART_MspInit+0x1cc>)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80012d4:	bf00      	nop
 80012d6:	3730      	adds	r7, #48	@ 0x30
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	40004400 	.word	0x40004400
 80012e0:	40023800 	.word	0x40023800
 80012e4:	40020000 	.word	0x40020000
 80012e8:	20001524 	.word	0x20001524
 80012ec:	40026088 	.word	0x40026088
 80012f0:	40004800 	.word	0x40004800
 80012f4:	40020400 	.word	0x40020400
 80012f8:	20001584 	.word	0x20001584
 80012fc:	40026028 	.word	0x40026028

08001300 <User_CDC_Transmit_FS>:
    sprintf(USB_CdcTxBuffer_FS, "-------------------------------------------\r\n" );
    User_CDC_Transmit_FS((uint8_t *) USB_CdcTxBuffer_FS, strlen(USB_CdcTxBuffer_FS));
}

void User_CDC_Transmit_FS(uint8_t * pdata, uint16_t datalength)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	460b      	mov	r3, r1
 800130a:	807b      	strh	r3, [r7, #2]
    // while(CDC_Transmit_FS((uint8_t *) pdata, datalength) == USBD_BUSY);
    CDC_Transmit_FS((uint8_t *) pdata, datalength);
 800130c:	887b      	ldrh	r3, [r7, #2]
 800130e:	4619      	mov	r1, r3
 8001310:	6878      	ldr	r0, [r7, #4]
 8001312:	f008 f9c9 	bl	80096a8 <CDC_Transmit_FS>
    
}
 8001316:	bf00      	nop
 8001318:	3708      	adds	r7, #8
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
	...

08001320 <LED_Proc>:
    LED_RED_PIN         GPIO_PIN_14
    LED_GREEN_PIN       GPIO_PIN_0
    LED_BLUE_PIN        GPIO_PIN_7
*/
static void LED_Proc (void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
    if(TIM1_CNT_1 >= 500)
 8001324:	4b07      	ldr	r3, [pc, #28]	@ (8001344 <LED_Proc+0x24>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800132c:	d307      	bcc.n	800133e <LED_Proc+0x1e>
    {
        TIM1_CNT_1 = 0;
 800132e:	4b05      	ldr	r3, [pc, #20]	@ (8001344 <LED_Proc+0x24>)
 8001330:	2200      	movs	r2, #0
 8001332:	601a      	str	r2, [r3, #0]
        
        HAL_GPIO_TogglePin(LED_ALL_PORT, LED_ALL_PIN);
 8001334:	f244 0181 	movw	r1, #16513	@ 0x4081
 8001338:	4803      	ldr	r0, [pc, #12]	@ (8001348 <LED_Proc+0x28>)
 800133a:	f001 f906 	bl	800254a <HAL_GPIO_TogglePin>
    }    
}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	200015e4 	.word	0x200015e4
 8001348:	40020400 	.word	0x40020400

0800134c <GPIO_Proc>:

void GPIO_Proc (void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
    LED_Proc();
 8001350:	f7ff ffe6 	bl	8001320 <LED_Proc>
}
 8001354:	bf00      	nop
 8001356:	bd80      	pop	{r7, pc}

08001358 <debug_buf_init>:
static uint8_t cnt1, cnt2;
static int seq;
static bool flag_end;

void debug_buf_init(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
	seq = 0;
 800135c:	4b08      	ldr	r3, [pc, #32]	@ (8001380 <debug_buf_init+0x28>)
 800135e:	2200      	movs	r2, #0
 8001360:	601a      	str	r2, [r3, #0]
	cnt1 = 0;
 8001362:	4b08      	ldr	r3, [pc, #32]	@ (8001384 <debug_buf_init+0x2c>)
 8001364:	2200      	movs	r2, #0
 8001366:	701a      	strb	r2, [r3, #0]
	cnt2 = 0;
 8001368:	4b07      	ldr	r3, [pc, #28]	@ (8001388 <debug_buf_init+0x30>)
 800136a:	2200      	movs	r2, #0
 800136c:	701a      	strb	r2, [r3, #0]
	flag_end = false;	
 800136e:	4b07      	ldr	r3, [pc, #28]	@ (800138c <debug_buf_init+0x34>)
 8001370:	2200      	movs	r2, #0
 8001372:	701a      	strb	r2, [r3, #0]
}
 8001374:	bf00      	nop
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	20001fd4 	.word	0x20001fd4
 8001384:	20001fd0 	.word	0x20001fd0
 8001388:	20001fd1 	.word	0x20001fd1
 800138c:	20001fd8 	.word	0x20001fd8

08001390 <debug_buf_write>:

void debug_buf_write(int8_t ch, uint8_t data)
{
 8001390:	b480      	push	{r7}
 8001392:	b085      	sub	sp, #20
 8001394:	af00      	add	r7, sp, #0
 8001396:	4603      	mov	r3, r0
 8001398:	460a      	mov	r2, r1
 800139a:	71fb      	strb	r3, [r7, #7]
 800139c:	4613      	mov	r3, r2
 800139e:	71bb      	strb	r3, [r7, #6]
	uint8_t head;

	if(ch==1){
 80013a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013a4:	2b01      	cmp	r3, #1
 80013a6:	d10d      	bne.n	80013c4 <debug_buf_write+0x34>
		head = 0x80+(cnt1&0x7F);
 80013a8:	4b1e      	ldr	r3, [pc, #120]	@ (8001424 <debug_buf_write+0x94>)
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80013b0:	b2db      	uxtb	r3, r3
 80013b2:	3b80      	subs	r3, #128	@ 0x80
 80013b4:	73fb      	strb	r3, [r7, #15]
		// head = 0x80;
		cnt1 = cnt1 + 1;			
 80013b6:	4b1b      	ldr	r3, [pc, #108]	@ (8001424 <debug_buf_write+0x94>)
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	3301      	adds	r3, #1
 80013bc:	b2da      	uxtb	r2, r3
 80013be:	4b19      	ldr	r3, [pc, #100]	@ (8001424 <debug_buf_write+0x94>)
 80013c0:	701a      	strb	r2, [r3, #0]
 80013c2:	e00a      	b.n	80013da <debug_buf_write+0x4a>
	}
	else{
        head= (cnt2&0x7F);
 80013c4:	4b18      	ldr	r3, [pc, #96]	@ (8001428 <debug_buf_write+0x98>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80013cc:	73fb      	strb	r3, [r7, #15]
		// head = 0x82;
		cnt2 = cnt2 + 1;			
 80013ce:	4b16      	ldr	r3, [pc, #88]	@ (8001428 <debug_buf_write+0x98>)
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	3301      	adds	r3, #1
 80013d4:	b2da      	uxtb	r2, r3
 80013d6:	4b14      	ldr	r3, [pc, #80]	@ (8001428 <debug_buf_write+0x98>)
 80013d8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80013da:	b672      	cpsid	i
}
 80013dc:	bf00      	nop
	}

	__disable_irq();
	if(seq<debug_buf_size){
 80013de:	4b13      	ldr	r3, [pc, #76]	@ (800142c <debug_buf_write+0x9c>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80013e6:	da12      	bge.n	800140e <debug_buf_write+0x7e>
		debug_buf[seq][0] = head;
 80013e8:	4b10      	ldr	r3, [pc, #64]	@ (800142c <debug_buf_write+0x9c>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4910      	ldr	r1, [pc, #64]	@ (8001430 <debug_buf_write+0xa0>)
 80013ee:	7bfa      	ldrb	r2, [r7, #15]
 80013f0:	f801 2013 	strb.w	r2, [r1, r3, lsl #1]
		debug_buf[seq][1] = data;
 80013f4:	4b0d      	ldr	r3, [pc, #52]	@ (800142c <debug_buf_write+0x9c>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001430 <debug_buf_write+0xa0>)
 80013fa:	005b      	lsls	r3, r3, #1
 80013fc:	4413      	add	r3, r2
 80013fe:	79ba      	ldrb	r2, [r7, #6]
 8001400:	705a      	strb	r2, [r3, #1]
		// seq += seq;
		seq++;
 8001402:	4b0a      	ldr	r3, [pc, #40]	@ (800142c <debug_buf_write+0x9c>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	3301      	adds	r3, #1
 8001408:	4a08      	ldr	r2, [pc, #32]	@ (800142c <debug_buf_write+0x9c>)
 800140a:	6013      	str	r3, [r2, #0]
 800140c:	e002      	b.n	8001414 <debug_buf_write+0x84>
	}
	else{
		flag_end = true;
 800140e:	4b09      	ldr	r3, [pc, #36]	@ (8001434 <debug_buf_write+0xa4>)
 8001410:	2201      	movs	r2, #1
 8001412:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001414:	b662      	cpsie	i
}
 8001416:	bf00      	nop
	}	
	__enable_irq();
}
 8001418:	bf00      	nop
 800141a:	3714      	adds	r7, #20
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr
 8001424:	20001fd0 	.word	0x20001fd0
 8001428:	20001fd1 	.word	0x20001fd1
 800142c:	20001fd4 	.word	0x20001fd4
 8001430:	20001800 	.word	0x20001800
 8001434:	20001fd8 	.word	0x20001fd8

08001438 <debug_buf_read>:


bool debug_buf_read(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
	int8_t buf[4];
	if(flag_end)
 800143e:	4b12      	ldr	r3, [pc, #72]	@ (8001488 <debug_buf_read+0x50>)
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d01a      	beq.n	800147c <debug_buf_read+0x44>
    {
		for(int i=0;i<debug_buf_size;++i){
 8001446:	2300      	movs	r3, #0
 8001448:	607b      	str	r3, [r7, #4]
 800144a:	e010      	b.n	800146e <debug_buf_read+0x36>
			printf("%02X%02X\r\n",debug_buf[i][0],debug_buf[i][1]);
 800144c:	4a0f      	ldr	r2, [pc, #60]	@ (800148c <debug_buf_read+0x54>)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8001454:	4619      	mov	r1, r3
 8001456:	4a0d      	ldr	r2, [pc, #52]	@ (800148c <debug_buf_read+0x54>)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	005b      	lsls	r3, r3, #1
 800145c:	4413      	add	r3, r2
 800145e:	785b      	ldrb	r3, [r3, #1]
 8001460:	461a      	mov	r2, r3
 8001462:	480b      	ldr	r0, [pc, #44]	@ (8001490 <debug_buf_read+0x58>)
 8001464:	f008 fe60 	bl	800a128 <iprintf>
		for(int i=0;i<debug_buf_size;++i){
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	3301      	adds	r3, #1
 800146c:	607b      	str	r3, [r7, #4]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001474:	dbea      	blt.n	800144c <debug_buf_read+0x14>
		}
        seq = 0;		
 8001476:	4b07      	ldr	r3, [pc, #28]	@ (8001494 <debug_buf_read+0x5c>)
 8001478:	2200      	movs	r2, #0
 800147a:	601a      	str	r2, [r3, #0]
	}
	return flag_end;
 800147c:	4b02      	ldr	r3, [pc, #8]	@ (8001488 <debug_buf_read+0x50>)
 800147e:	781b      	ldrb	r3, [r3, #0]
}
 8001480:	4618      	mov	r0, r3
 8001482:	3708      	adds	r7, #8
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	20001fd8 	.word	0x20001fd8
 800148c:	20001800 	.word	0x20001800
 8001490:	0800b210 	.word	0x0800b210
 8001494:	20001fd4 	.word	0x20001fd4

08001498 <UART_RX_Proc>:



#if 1
void UART_RX_Proc (void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
    uint32_t i,j,k = 0;
 800149e:	2300      	movs	r3, #0
 80014a0:	607b      	str	r3, [r7, #4]

    #if 1
    // if (uart2_rx_flag != 0)
    if (uart2_rx_flag == 0)
 80014a2:	4b09      	ldr	r3, [pc, #36]	@ (80014c8 <UART_RX_Proc+0x30>)
 80014a4:	781b      	ldrb	r3, [r3, #0]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d10a      	bne.n	80014c0 <UART_RX_Proc+0x28>
    {
        uart2_rx_flag = 0;
 80014aa:	4b07      	ldr	r3, [pc, #28]	@ (80014c8 <UART_RX_Proc+0x30>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	701a      	strb	r2, [r3, #0]
        // for (i = 0; i < UART_RXDATA_MAX; i++)
        // {
        //     debug_buf_write(1, uart2_rx_buf[i]);
        // }

        if (debug_buf_read())
 80014b0:	f7ff ffc2 	bl	8001438 <debug_buf_read>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d002      	beq.n	80014c0 <UART_RX_Proc+0x28>
        {
            flag_end = false;
 80014ba:	4b04      	ldr	r3, [pc, #16]	@ (80014cc <UART_RX_Proc+0x34>)
 80014bc:	2200      	movs	r2, #0
 80014be:	701a      	strb	r2, [r3, #0]
        // hdma_usart2_rx.Instance->NDTR = UART_RXDATA_MAX;
        // __HAL_DMA_ENABLE(&hdma_usart2_rx);

        
    }
}
 80014c0:	bf00      	nop
 80014c2:	3708      	adds	r7, #8
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	200017fe 	.word	0x200017fe
 80014cc:	20001fd8 	.word	0x20001fd8

080014d0 <USB_CDC_Proc>:
/*----------------------------------------------------------------------------*/
static uint16_t count = 0;

/* USER CODE BEGIN 1 */
void USB_CDC_Proc (void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
    if (TIM1_CNT_2 >= 1000)
 80014d4:	4b09      	ldr	r3, [pc, #36]	@ (80014fc <USB_CDC_Proc+0x2c>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80014dc:	d308      	bcc.n	80014f0 <USB_CDC_Proc+0x20>
    {
        TIM1_CNT_2 = 0;
 80014de:	4b07      	ldr	r3, [pc, #28]	@ (80014fc <USB_CDC_Proc+0x2c>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	601a      	str	r2, [r3, #0]

        // printf("USB CDC TEST %d\r\n", count);
        // printf("USB CDC Transmit OK.\r\n");

        count++;
 80014e4:	4b06      	ldr	r3, [pc, #24]	@ (8001500 <USB_CDC_Proc+0x30>)
 80014e6:	881b      	ldrh	r3, [r3, #0]
 80014e8:	3301      	adds	r3, #1
 80014ea:	b29a      	uxth	r2, r3
 80014ec:	4b04      	ldr	r3, [pc, #16]	@ (8001500 <USB_CDC_Proc+0x30>)
 80014ee:	801a      	strh	r2, [r3, #0]

    //     sprintf(USB_CdcTxBuffer_FS, "-------------------------------------------\r\n" );
    //     CDC_Transmit_FS(USB_CdcTxBuffer_FS, strlen(USB_CdcTxBuffer_FS));
    // }
    // #endif
}
 80014f0:	bf00      	nop
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop
 80014fc:	200015e8 	.word	0x200015e8
 8001500:	20001fda 	.word	0x20001fda

08001504 <USB_CDC_RX_Proc>:

void USB_CDC_RX_Proc(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
    if (USB_CdcRxBuffer_FS_cnt != NULL)
 8001508:	4b2d      	ldr	r3, [pc, #180]	@ (80015c0 <USB_CDC_RX_Proc+0xbc>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d055      	beq.n	80015bc <USB_CDC_RX_Proc+0xb8>
    {
        if (!strncmp("RXBUF ALL PRINT", USB_CdcRxBuffer_FS, USB_CDC_RX_CNT))
 8001510:	4b2b      	ldr	r3, [pc, #172]	@ (80015c0 <USB_CDC_RX_Proc+0xbc>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	3b02      	subs	r3, #2
 8001516:	461a      	mov	r2, r3
 8001518:	492a      	ldr	r1, [pc, #168]	@ (80015c4 <USB_CDC_RX_Proc+0xc0>)
 800151a:	482b      	ldr	r0, [pc, #172]	@ (80015c8 <USB_CDC_RX_Proc+0xc4>)
 800151c:	f008 fe81 	bl	800a222 <strncmp>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d10d      	bne.n	8001542 <USB_CDC_RX_Proc+0x3e>
        {
            sprintf(USB_CdcTxBuffer_FS, "USB ALL\r\n");
 8001526:	4929      	ldr	r1, [pc, #164]	@ (80015cc <USB_CDC_RX_Proc+0xc8>)
 8001528:	4829      	ldr	r0, [pc, #164]	@ (80015d0 <USB_CDC_RX_Proc+0xcc>)
 800152a:	f008 fe0f 	bl	800a14c <siprintf>
            User_CDC_Transmit_FS((uint8_t *) USB_CdcTxBuffer_FS, strlen(USB_CdcTxBuffer_FS));
 800152e:	4828      	ldr	r0, [pc, #160]	@ (80015d0 <USB_CDC_RX_Proc+0xcc>)
 8001530:	f7fe fe5e 	bl	80001f0 <strlen>
 8001534:	4603      	mov	r3, r0
 8001536:	b29b      	uxth	r3, r3
 8001538:	4619      	mov	r1, r3
 800153a:	4825      	ldr	r0, [pc, #148]	@ (80015d0 <USB_CDC_RX_Proc+0xcc>)
 800153c:	f7ff fee0 	bl	8001300 <User_CDC_Transmit_FS>
 8001540:	e032      	b.n	80015a8 <USB_CDC_RX_Proc+0xa4>
        }
        else if (!strncmp("RXBUF CLEAR", USB_CdcRxBuffer_FS, USB_CDC_RX_CNT))
 8001542:	4b1f      	ldr	r3, [pc, #124]	@ (80015c0 <USB_CDC_RX_Proc+0xbc>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	3b02      	subs	r3, #2
 8001548:	461a      	mov	r2, r3
 800154a:	491e      	ldr	r1, [pc, #120]	@ (80015c4 <USB_CDC_RX_Proc+0xc0>)
 800154c:	4821      	ldr	r0, [pc, #132]	@ (80015d4 <USB_CDC_RX_Proc+0xd0>)
 800154e:	f008 fe68 	bl	800a222 <strncmp>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d10d      	bne.n	8001574 <USB_CDC_RX_Proc+0x70>
        {
            sprintf(USB_CdcTxBuffer_FS, "USB RX Buffer Clear\r\n");
 8001558:	491f      	ldr	r1, [pc, #124]	@ (80015d8 <USB_CDC_RX_Proc+0xd4>)
 800155a:	481d      	ldr	r0, [pc, #116]	@ (80015d0 <USB_CDC_RX_Proc+0xcc>)
 800155c:	f008 fdf6 	bl	800a14c <siprintf>
            User_CDC_Transmit_FS((uint8_t *) USB_CdcTxBuffer_FS, strlen(USB_CdcTxBuffer_FS));
 8001560:	481b      	ldr	r0, [pc, #108]	@ (80015d0 <USB_CDC_RX_Proc+0xcc>)
 8001562:	f7fe fe45 	bl	80001f0 <strlen>
 8001566:	4603      	mov	r3, r0
 8001568:	b29b      	uxth	r3, r3
 800156a:	4619      	mov	r1, r3
 800156c:	4818      	ldr	r0, [pc, #96]	@ (80015d0 <USB_CDC_RX_Proc+0xcc>)
 800156e:	f7ff fec7 	bl	8001300 <User_CDC_Transmit_FS>
 8001572:	e019      	b.n	80015a8 <USB_CDC_RX_Proc+0xa4>
        }
        else if (!strncmp("SYSTEM RESET", USB_CdcRxBuffer_FS, USB_CDC_RX_CNT))
 8001574:	4b12      	ldr	r3, [pc, #72]	@ (80015c0 <USB_CDC_RX_Proc+0xbc>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	3b02      	subs	r3, #2
 800157a:	461a      	mov	r2, r3
 800157c:	4911      	ldr	r1, [pc, #68]	@ (80015c4 <USB_CDC_RX_Proc+0xc0>)
 800157e:	4817      	ldr	r0, [pc, #92]	@ (80015dc <USB_CDC_RX_Proc+0xd8>)
 8001580:	f008 fe4f 	bl	800a222 <strncmp>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d10e      	bne.n	80015a8 <USB_CDC_RX_Proc+0xa4>
        {
            sprintf(USB_CdcTxBuffer_FS, "SYSTEM RESET\r\n");
 800158a:	4915      	ldr	r1, [pc, #84]	@ (80015e0 <USB_CDC_RX_Proc+0xdc>)
 800158c:	4810      	ldr	r0, [pc, #64]	@ (80015d0 <USB_CDC_RX_Proc+0xcc>)
 800158e:	f008 fddd 	bl	800a14c <siprintf>
            User_CDC_Transmit_FS((uint8_t *) USB_CdcTxBuffer_FS, strlen(USB_CdcTxBuffer_FS));
 8001592:	480f      	ldr	r0, [pc, #60]	@ (80015d0 <USB_CDC_RX_Proc+0xcc>)
 8001594:	f7fe fe2c 	bl	80001f0 <strlen>
 8001598:	4603      	mov	r3, r0
 800159a:	b29b      	uxth	r3, r3
 800159c:	4619      	mov	r1, r3
 800159e:	480c      	ldr	r0, [pc, #48]	@ (80015d0 <USB_CDC_RX_Proc+0xcc>)
 80015a0:	f7ff feae 	bl	8001300 <User_CDC_Transmit_FS>
            HAL_NVIC_SystemReset();
 80015a4:	f000 f9f9 	bl	800199a <HAL_NVIC_SystemReset>
        }

        memset(USB_CdcRxBuffer_FS, 0, USB_CdcRxBuffer_FS_cnt);
 80015a8:	4b05      	ldr	r3, [pc, #20]	@ (80015c0 <USB_CDC_RX_Proc+0xbc>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	461a      	mov	r2, r3
 80015ae:	2100      	movs	r1, #0
 80015b0:	4804      	ldr	r0, [pc, #16]	@ (80015c4 <USB_CDC_RX_Proc+0xc0>)
 80015b2:	f008 fe2e 	bl	800a212 <memset>
        USB_CdcRxBuffer_FS_cnt = 0;
 80015b6:	4b02      	ldr	r3, [pc, #8]	@ (80015c0 <USB_CDC_RX_Proc+0xbc>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]
    }
}
 80015bc:	bf00      	nop
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	200017f0 	.word	0x200017f0
 80015c4:	200015f0 	.word	0x200015f0
 80015c8:	0800b21c 	.word	0x0800b21c
 80015cc:	0800b22c 	.word	0x0800b22c
 80015d0:	200016f0 	.word	0x200016f0
 80015d4:	0800b238 	.word	0x0800b238
 80015d8:	0800b244 	.word	0x0800b244
 80015dc:	0800b25c 	.word	0x0800b25c
 80015e0:	0800b26c 	.word	0x0800b26c

080015e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80015e4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800161c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80015e8:	f7ff fcbe 	bl	8000f68 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80015ec:	480c      	ldr	r0, [pc, #48]	@ (8001620 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80015ee:	490d      	ldr	r1, [pc, #52]	@ (8001624 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80015f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001628 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80015f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015f4:	e002      	b.n	80015fc <LoopCopyDataInit>

080015f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015fa:	3304      	adds	r3, #4

080015fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001600:	d3f9      	bcc.n	80015f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001602:	4a0a      	ldr	r2, [pc, #40]	@ (800162c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001604:	4c0a      	ldr	r4, [pc, #40]	@ (8001630 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001606:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001608:	e001      	b.n	800160e <LoopFillZerobss>

0800160a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800160a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800160c:	3204      	adds	r2, #4

0800160e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800160e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001610:	d3fb      	bcc.n	800160a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001612:	f008 fe77 	bl	800a304 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001616:	f7ff f879 	bl	800070c <main>
  bx  lr    
 800161a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800161c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001620:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001624:	20000158 	.word	0x20000158
  ldr r2, =_sidata
 8001628:	0800b328 	.word	0x0800b328
  ldr r2, =_sbss
 800162c:	20000158 	.word	0x20000158
  ldr r4, =_ebss
 8001630:	20003d10 	.word	0x20003d10

08001634 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001634:	e7fe      	b.n	8001634 <ADC_IRQHandler>
	...

08001638 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800163c:	4b0e      	ldr	r3, [pc, #56]	@ (8001678 <HAL_Init+0x40>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a0d      	ldr	r2, [pc, #52]	@ (8001678 <HAL_Init+0x40>)
 8001642:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001646:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001648:	4b0b      	ldr	r3, [pc, #44]	@ (8001678 <HAL_Init+0x40>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a0a      	ldr	r2, [pc, #40]	@ (8001678 <HAL_Init+0x40>)
 800164e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001652:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001654:	4b08      	ldr	r3, [pc, #32]	@ (8001678 <HAL_Init+0x40>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a07      	ldr	r2, [pc, #28]	@ (8001678 <HAL_Init+0x40>)
 800165a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800165e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001660:	2003      	movs	r0, #3
 8001662:	f000 f965 	bl	8001930 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001666:	200f      	movs	r0, #15
 8001668:	f000 f808 	bl	800167c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800166c:	f7ff fa30 	bl	8000ad0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001670:	2300      	movs	r3, #0
}
 8001672:	4618      	mov	r0, r3
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40023c00 	.word	0x40023c00

0800167c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b082      	sub	sp, #8
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001684:	4b12      	ldr	r3, [pc, #72]	@ (80016d0 <HAL_InitTick+0x54>)
 8001686:	681a      	ldr	r2, [r3, #0]
 8001688:	4b12      	ldr	r3, [pc, #72]	@ (80016d4 <HAL_InitTick+0x58>)
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	4619      	mov	r1, r3
 800168e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001692:	fbb3 f3f1 	udiv	r3, r3, r1
 8001696:	fbb2 f3f3 	udiv	r3, r2, r3
 800169a:	4618      	mov	r0, r3
 800169c:	f000 f981 	bl	80019a2 <HAL_SYSTICK_Config>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016a6:	2301      	movs	r3, #1
 80016a8:	e00e      	b.n	80016c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2b0f      	cmp	r3, #15
 80016ae:	d80a      	bhi.n	80016c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016b0:	2200      	movs	r2, #0
 80016b2:	6879      	ldr	r1, [r7, #4]
 80016b4:	f04f 30ff 	mov.w	r0, #4294967295
 80016b8:	f000 f945 	bl	8001946 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016bc:	4a06      	ldr	r2, [pc, #24]	@ (80016d8 <HAL_InitTick+0x5c>)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016c2:	2300      	movs	r3, #0
 80016c4:	e000      	b.n	80016c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016c6:	2301      	movs	r3, #1
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	3708      	adds	r7, #8
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	20000000 	.word	0x20000000
 80016d4:	20000008 	.word	0x20000008
 80016d8:	20000004 	.word	0x20000004

080016dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016e0:	4b06      	ldr	r3, [pc, #24]	@ (80016fc <HAL_IncTick+0x20>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	461a      	mov	r2, r3
 80016e6:	4b06      	ldr	r3, [pc, #24]	@ (8001700 <HAL_IncTick+0x24>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4413      	add	r3, r2
 80016ec:	4a04      	ldr	r2, [pc, #16]	@ (8001700 <HAL_IncTick+0x24>)
 80016ee:	6013      	str	r3, [r2, #0]
}
 80016f0:	bf00      	nop
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr
 80016fa:	bf00      	nop
 80016fc:	20000008 	.word	0x20000008
 8001700:	20001fdc 	.word	0x20001fdc

08001704 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  return uwTick;
 8001708:	4b03      	ldr	r3, [pc, #12]	@ (8001718 <HAL_GetTick+0x14>)
 800170a:	681b      	ldr	r3, [r3, #0]
}
 800170c:	4618      	mov	r0, r3
 800170e:	46bd      	mov	sp, r7
 8001710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001714:	4770      	bx	lr
 8001716:	bf00      	nop
 8001718:	20001fdc 	.word	0x20001fdc

0800171c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001724:	f7ff ffee 	bl	8001704 <HAL_GetTick>
 8001728:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001734:	d005      	beq.n	8001742 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001736:	4b0a      	ldr	r3, [pc, #40]	@ (8001760 <HAL_Delay+0x44>)
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	461a      	mov	r2, r3
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	4413      	add	r3, r2
 8001740:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001742:	bf00      	nop
 8001744:	f7ff ffde 	bl	8001704 <HAL_GetTick>
 8001748:	4602      	mov	r2, r0
 800174a:	68bb      	ldr	r3, [r7, #8]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	68fa      	ldr	r2, [r7, #12]
 8001750:	429a      	cmp	r2, r3
 8001752:	d8f7      	bhi.n	8001744 <HAL_Delay+0x28>
  {
  }
}
 8001754:	bf00      	nop
 8001756:	bf00      	nop
 8001758:	3710      	adds	r7, #16
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	20000008 	.word	0x20000008

08001764 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001764:	b480      	push	{r7}
 8001766:	b085      	sub	sp, #20
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	f003 0307 	and.w	r3, r3, #7
 8001772:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001774:	4b0c      	ldr	r3, [pc, #48]	@ (80017a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001776:	68db      	ldr	r3, [r3, #12]
 8001778:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800177a:	68ba      	ldr	r2, [r7, #8]
 800177c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001780:	4013      	ands	r3, r2
 8001782:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001788:	68bb      	ldr	r3, [r7, #8]
 800178a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800178c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001790:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001794:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001796:	4a04      	ldr	r2, [pc, #16]	@ (80017a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001798:	68bb      	ldr	r3, [r7, #8]
 800179a:	60d3      	str	r3, [r2, #12]
}
 800179c:	bf00      	nop
 800179e:	3714      	adds	r7, #20
 80017a0:	46bd      	mov	sp, r7
 80017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a6:	4770      	bx	lr
 80017a8:	e000ed00 	.word	0xe000ed00

080017ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017b0:	4b04      	ldr	r3, [pc, #16]	@ (80017c4 <__NVIC_GetPriorityGrouping+0x18>)
 80017b2:	68db      	ldr	r3, [r3, #12]
 80017b4:	0a1b      	lsrs	r3, r3, #8
 80017b6:	f003 0307 	and.w	r3, r3, #7
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr
 80017c4:	e000ed00 	.word	0xe000ed00

080017c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	4603      	mov	r3, r0
 80017d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	db0b      	blt.n	80017f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017da:	79fb      	ldrb	r3, [r7, #7]
 80017dc:	f003 021f 	and.w	r2, r3, #31
 80017e0:	4907      	ldr	r1, [pc, #28]	@ (8001800 <__NVIC_EnableIRQ+0x38>)
 80017e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e6:	095b      	lsrs	r3, r3, #5
 80017e8:	2001      	movs	r0, #1
 80017ea:	fa00 f202 	lsl.w	r2, r0, r2
 80017ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80017f2:	bf00      	nop
 80017f4:	370c      	adds	r7, #12
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	e000e100 	.word	0xe000e100

08001804 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	6039      	str	r1, [r7, #0]
 800180e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001810:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001814:	2b00      	cmp	r3, #0
 8001816:	db0a      	blt.n	800182e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	b2da      	uxtb	r2, r3
 800181c:	490c      	ldr	r1, [pc, #48]	@ (8001850 <__NVIC_SetPriority+0x4c>)
 800181e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001822:	0112      	lsls	r2, r2, #4
 8001824:	b2d2      	uxtb	r2, r2
 8001826:	440b      	add	r3, r1
 8001828:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800182c:	e00a      	b.n	8001844 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	b2da      	uxtb	r2, r3
 8001832:	4908      	ldr	r1, [pc, #32]	@ (8001854 <__NVIC_SetPriority+0x50>)
 8001834:	79fb      	ldrb	r3, [r7, #7]
 8001836:	f003 030f 	and.w	r3, r3, #15
 800183a:	3b04      	subs	r3, #4
 800183c:	0112      	lsls	r2, r2, #4
 800183e:	b2d2      	uxtb	r2, r2
 8001840:	440b      	add	r3, r1
 8001842:	761a      	strb	r2, [r3, #24]
}
 8001844:	bf00      	nop
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr
 8001850:	e000e100 	.word	0xe000e100
 8001854:	e000ed00 	.word	0xe000ed00

08001858 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001858:	b480      	push	{r7}
 800185a:	b089      	sub	sp, #36	@ 0x24
 800185c:	af00      	add	r7, sp, #0
 800185e:	60f8      	str	r0, [r7, #12]
 8001860:	60b9      	str	r1, [r7, #8]
 8001862:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	f003 0307 	and.w	r3, r3, #7
 800186a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	f1c3 0307 	rsb	r3, r3, #7
 8001872:	2b04      	cmp	r3, #4
 8001874:	bf28      	it	cs
 8001876:	2304      	movcs	r3, #4
 8001878:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	3304      	adds	r3, #4
 800187e:	2b06      	cmp	r3, #6
 8001880:	d902      	bls.n	8001888 <NVIC_EncodePriority+0x30>
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	3b03      	subs	r3, #3
 8001886:	e000      	b.n	800188a <NVIC_EncodePriority+0x32>
 8001888:	2300      	movs	r3, #0
 800188a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800188c:	f04f 32ff 	mov.w	r2, #4294967295
 8001890:	69bb      	ldr	r3, [r7, #24]
 8001892:	fa02 f303 	lsl.w	r3, r2, r3
 8001896:	43da      	mvns	r2, r3
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	401a      	ands	r2, r3
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018a0:	f04f 31ff 	mov.w	r1, #4294967295
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	fa01 f303 	lsl.w	r3, r1, r3
 80018aa:	43d9      	mvns	r1, r3
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018b0:	4313      	orrs	r3, r2
         );
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3724      	adds	r7, #36	@ 0x24
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr
	...

080018c0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80018c4:	f3bf 8f4f 	dsb	sy
}
 80018c8:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80018ca:	4b06      	ldr	r3, [pc, #24]	@ (80018e4 <__NVIC_SystemReset+0x24>)
 80018cc:	68db      	ldr	r3, [r3, #12]
 80018ce:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80018d2:	4904      	ldr	r1, [pc, #16]	@ (80018e4 <__NVIC_SystemReset+0x24>)
 80018d4:	4b04      	ldr	r3, [pc, #16]	@ (80018e8 <__NVIC_SystemReset+0x28>)
 80018d6:	4313      	orrs	r3, r2
 80018d8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80018da:	f3bf 8f4f 	dsb	sy
}
 80018de:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80018e0:	bf00      	nop
 80018e2:	e7fd      	b.n	80018e0 <__NVIC_SystemReset+0x20>
 80018e4:	e000ed00 	.word	0xe000ed00
 80018e8:	05fa0004 	.word	0x05fa0004

080018ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	3b01      	subs	r3, #1
 80018f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80018fc:	d301      	bcc.n	8001902 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018fe:	2301      	movs	r3, #1
 8001900:	e00f      	b.n	8001922 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001902:	4a0a      	ldr	r2, [pc, #40]	@ (800192c <SysTick_Config+0x40>)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	3b01      	subs	r3, #1
 8001908:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800190a:	210f      	movs	r1, #15
 800190c:	f04f 30ff 	mov.w	r0, #4294967295
 8001910:	f7ff ff78 	bl	8001804 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001914:	4b05      	ldr	r3, [pc, #20]	@ (800192c <SysTick_Config+0x40>)
 8001916:	2200      	movs	r2, #0
 8001918:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800191a:	4b04      	ldr	r3, [pc, #16]	@ (800192c <SysTick_Config+0x40>)
 800191c:	2207      	movs	r2, #7
 800191e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001920:	2300      	movs	r3, #0
}
 8001922:	4618      	mov	r0, r3
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	e000e010 	.word	0xe000e010

08001930 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001938:	6878      	ldr	r0, [r7, #4]
 800193a:	f7ff ff13 	bl	8001764 <__NVIC_SetPriorityGrouping>
}
 800193e:	bf00      	nop
 8001940:	3708      	adds	r7, #8
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}

08001946 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001946:	b580      	push	{r7, lr}
 8001948:	b086      	sub	sp, #24
 800194a:	af00      	add	r7, sp, #0
 800194c:	4603      	mov	r3, r0
 800194e:	60b9      	str	r1, [r7, #8]
 8001950:	607a      	str	r2, [r7, #4]
 8001952:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001954:	2300      	movs	r3, #0
 8001956:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001958:	f7ff ff28 	bl	80017ac <__NVIC_GetPriorityGrouping>
 800195c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800195e:	687a      	ldr	r2, [r7, #4]
 8001960:	68b9      	ldr	r1, [r7, #8]
 8001962:	6978      	ldr	r0, [r7, #20]
 8001964:	f7ff ff78 	bl	8001858 <NVIC_EncodePriority>
 8001968:	4602      	mov	r2, r0
 800196a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800196e:	4611      	mov	r1, r2
 8001970:	4618      	mov	r0, r3
 8001972:	f7ff ff47 	bl	8001804 <__NVIC_SetPriority>
}
 8001976:	bf00      	nop
 8001978:	3718      	adds	r7, #24
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}

0800197e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800197e:	b580      	push	{r7, lr}
 8001980:	b082      	sub	sp, #8
 8001982:	af00      	add	r7, sp, #0
 8001984:	4603      	mov	r3, r0
 8001986:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001988:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800198c:	4618      	mov	r0, r3
 800198e:	f7ff ff1b 	bl	80017c8 <__NVIC_EnableIRQ>
}
 8001992:	bf00      	nop
 8001994:	3708      	adds	r7, #8
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}

0800199a <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800199a:	b580      	push	{r7, lr}
 800199c:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800199e:	f7ff ff8f 	bl	80018c0 <__NVIC_SystemReset>

080019a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019a2:	b580      	push	{r7, lr}
 80019a4:	b082      	sub	sp, #8
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019aa:	6878      	ldr	r0, [r7, #4]
 80019ac:	f7ff ff9e 	bl	80018ec <SysTick_Config>
 80019b0:	4603      	mov	r3, r0
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3708      	adds	r7, #8
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
	...

080019bc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b086      	sub	sp, #24
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80019c4:	2300      	movs	r3, #0
 80019c6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80019c8:	f7ff fe9c 	bl	8001704 <HAL_GetTick>
 80019cc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d101      	bne.n	80019d8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80019d4:	2301      	movs	r3, #1
 80019d6:	e099      	b.n	8001b0c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2202      	movs	r2, #2
 80019dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2200      	movs	r2, #0
 80019e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f022 0201 	bic.w	r2, r2, #1
 80019f6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80019f8:	e00f      	b.n	8001a1a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80019fa:	f7ff fe83 	bl	8001704 <HAL_GetTick>
 80019fe:	4602      	mov	r2, r0
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	1ad3      	subs	r3, r2, r3
 8001a04:	2b05      	cmp	r3, #5
 8001a06:	d908      	bls.n	8001a1a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2220      	movs	r2, #32
 8001a0c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2203      	movs	r2, #3
 8001a12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001a16:	2303      	movs	r3, #3
 8001a18:	e078      	b.n	8001b0c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f003 0301 	and.w	r3, r3, #1
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d1e8      	bne.n	80019fa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001a30:	697a      	ldr	r2, [r7, #20]
 8001a32:	4b38      	ldr	r3, [pc, #224]	@ (8001b14 <HAL_DMA_Init+0x158>)
 8001a34:	4013      	ands	r3, r2
 8001a36:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	685a      	ldr	r2, [r3, #4]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a46:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	691b      	ldr	r3, [r3, #16]
 8001a4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a52:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	699b      	ldr	r3, [r3, #24]
 8001a58:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a5e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6a1b      	ldr	r3, [r3, #32]
 8001a64:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a66:	697a      	ldr	r2, [r7, #20]
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a70:	2b04      	cmp	r3, #4
 8001a72:	d107      	bne.n	8001a84 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	697a      	ldr	r2, [r7, #20]
 8001a80:	4313      	orrs	r3, r2
 8001a82:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	697a      	ldr	r2, [r7, #20]
 8001a8a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	695b      	ldr	r3, [r3, #20]
 8001a92:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	f023 0307 	bic.w	r3, r3, #7
 8001a9a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aa0:	697a      	ldr	r2, [r7, #20]
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aaa:	2b04      	cmp	r3, #4
 8001aac:	d117      	bne.n	8001ade <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ab2:	697a      	ldr	r2, [r7, #20]
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d00e      	beq.n	8001ade <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001ac0:	6878      	ldr	r0, [r7, #4]
 8001ac2:	f000 fb01 	bl	80020c8 <DMA_CheckFifoParam>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d008      	beq.n	8001ade <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2240      	movs	r2, #64	@ 0x40
 8001ad0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001ada:	2301      	movs	r3, #1
 8001adc:	e016      	b.n	8001b0c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	697a      	ldr	r2, [r7, #20]
 8001ae4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	f000 fab8 	bl	800205c <DMA_CalcBaseAndBitshift>
 8001aec:	4603      	mov	r3, r0
 8001aee:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001af4:	223f      	movs	r2, #63	@ 0x3f
 8001af6:	409a      	lsls	r2, r3
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2200      	movs	r2, #0
 8001b00:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2201      	movs	r2, #1
 8001b06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001b0a:	2300      	movs	r3, #0
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	3718      	adds	r7, #24
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	f010803f 	.word	0xf010803f

08001b18 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b086      	sub	sp, #24
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	60f8      	str	r0, [r7, #12]
 8001b20:	60b9      	str	r1, [r7, #8]
 8001b22:	607a      	str	r2, [r7, #4]
 8001b24:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b26:	2300      	movs	r3, #0
 8001b28:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b2e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001b36:	2b01      	cmp	r3, #1
 8001b38:	d101      	bne.n	8001b3e <HAL_DMA_Start_IT+0x26>
 8001b3a:	2302      	movs	r3, #2
 8001b3c:	e040      	b.n	8001bc0 <HAL_DMA_Start_IT+0xa8>
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	2201      	movs	r2, #1
 8001b42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d12f      	bne.n	8001bb2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	2202      	movs	r2, #2
 8001b56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	687a      	ldr	r2, [r7, #4]
 8001b64:	68b9      	ldr	r1, [r7, #8]
 8001b66:	68f8      	ldr	r0, [r7, #12]
 8001b68:	f000 fa4a 	bl	8002000 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b70:	223f      	movs	r2, #63	@ 0x3f
 8001b72:	409a      	lsls	r2, r3
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f042 0216 	orr.w	r2, r2, #22
 8001b86:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d007      	beq.n	8001ba0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f042 0208 	orr.w	r2, r2, #8
 8001b9e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	681a      	ldr	r2, [r3, #0]
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f042 0201 	orr.w	r2, r2, #1
 8001bae:	601a      	str	r2, [r3, #0]
 8001bb0:	e005      	b.n	8001bbe <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001bba:	2302      	movs	r3, #2
 8001bbc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001bbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	3718      	adds	r7, #24
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}

08001bc8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b084      	sub	sp, #16
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bd4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001bd6:	f7ff fd95 	bl	8001704 <HAL_GetTick>
 8001bda:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001be2:	b2db      	uxtb	r3, r3
 8001be4:	2b02      	cmp	r3, #2
 8001be6:	d008      	beq.n	8001bfa <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2280      	movs	r2, #128	@ 0x80
 8001bec:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	e052      	b.n	8001ca0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f022 0216 	bic.w	r2, r2, #22
 8001c08:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	695a      	ldr	r2, [r3, #20]
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001c18:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d103      	bne.n	8001c2a <HAL_DMA_Abort+0x62>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d007      	beq.n	8001c3a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f022 0208 	bic.w	r2, r2, #8
 8001c38:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f022 0201 	bic.w	r2, r2, #1
 8001c48:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c4a:	e013      	b.n	8001c74 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c4c:	f7ff fd5a 	bl	8001704 <HAL_GetTick>
 8001c50:	4602      	mov	r2, r0
 8001c52:	68bb      	ldr	r3, [r7, #8]
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	2b05      	cmp	r3, #5
 8001c58:	d90c      	bls.n	8001c74 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2220      	movs	r2, #32
 8001c5e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2203      	movs	r2, #3
 8001c64:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001c70:	2303      	movs	r3, #3
 8001c72:	e015      	b.n	8001ca0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f003 0301 	and.w	r3, r3, #1
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d1e4      	bne.n	8001c4c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c86:	223f      	movs	r2, #63	@ 0x3f
 8001c88:	409a      	lsls	r2, r3
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2201      	movs	r2, #1
 8001c92:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001c9e:	2300      	movs	r3, #0
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	3710      	adds	r7, #16
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}

08001ca8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001cb6:	b2db      	uxtb	r3, r3
 8001cb8:	2b02      	cmp	r3, #2
 8001cba:	d004      	beq.n	8001cc6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2280      	movs	r2, #128	@ 0x80
 8001cc0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	e00c      	b.n	8001ce0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2205      	movs	r2, #5
 8001cca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	681a      	ldr	r2, [r3, #0]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f022 0201 	bic.w	r2, r2, #1
 8001cdc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001cde:	2300      	movs	r3, #0
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	370c      	adds	r7, #12
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr

08001cec <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b086      	sub	sp, #24
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001cf8:	4b8e      	ldr	r3, [pc, #568]	@ (8001f34 <HAL_DMA_IRQHandler+0x248>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a8e      	ldr	r2, [pc, #568]	@ (8001f38 <HAL_DMA_IRQHandler+0x24c>)
 8001cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8001d02:	0a9b      	lsrs	r3, r3, #10
 8001d04:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d0a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001d0c:	693b      	ldr	r3, [r7, #16]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d16:	2208      	movs	r2, #8
 8001d18:	409a      	lsls	r2, r3
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d01a      	beq.n	8001d58 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f003 0304 	and.w	r3, r3, #4
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d013      	beq.n	8001d58 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	681a      	ldr	r2, [r3, #0]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f022 0204 	bic.w	r2, r2, #4
 8001d3e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d44:	2208      	movs	r2, #8
 8001d46:	409a      	lsls	r2, r3
 8001d48:	693b      	ldr	r3, [r7, #16]
 8001d4a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d50:	f043 0201 	orr.w	r2, r3, #1
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	409a      	lsls	r2, r3
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	4013      	ands	r3, r2
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d012      	beq.n	8001d8e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	695b      	ldr	r3, [r3, #20]
 8001d6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d00b      	beq.n	8001d8e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	409a      	lsls	r2, r3
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d86:	f043 0202 	orr.w	r2, r3, #2
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d92:	2204      	movs	r2, #4
 8001d94:	409a      	lsls	r2, r3
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	4013      	ands	r3, r2
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d012      	beq.n	8001dc4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f003 0302 	and.w	r3, r3, #2
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d00b      	beq.n	8001dc4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001db0:	2204      	movs	r2, #4
 8001db2:	409a      	lsls	r2, r3
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dbc:	f043 0204 	orr.w	r2, r3, #4
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dc8:	2210      	movs	r2, #16
 8001dca:	409a      	lsls	r2, r3
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	4013      	ands	r3, r2
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d043      	beq.n	8001e5c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f003 0308 	and.w	r3, r3, #8
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d03c      	beq.n	8001e5c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001de6:	2210      	movs	r2, #16
 8001de8:	409a      	lsls	r2, r3
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d018      	beq.n	8001e2e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d108      	bne.n	8001e1c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d024      	beq.n	8001e5c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e16:	6878      	ldr	r0, [r7, #4]
 8001e18:	4798      	blx	r3
 8001e1a:	e01f      	b.n	8001e5c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d01b      	beq.n	8001e5c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e28:	6878      	ldr	r0, [r7, #4]
 8001e2a:	4798      	blx	r3
 8001e2c:	e016      	b.n	8001e5c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d107      	bne.n	8001e4c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f022 0208 	bic.w	r2, r2, #8
 8001e4a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d003      	beq.n	8001e5c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e58:	6878      	ldr	r0, [r7, #4]
 8001e5a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e60:	2220      	movs	r2, #32
 8001e62:	409a      	lsls	r2, r3
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	4013      	ands	r3, r2
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	f000 808f 	beq.w	8001f8c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f003 0310 	and.w	r3, r3, #16
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	f000 8087 	beq.w	8001f8c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e82:	2220      	movs	r2, #32
 8001e84:	409a      	lsls	r2, r3
 8001e86:	693b      	ldr	r3, [r7, #16]
 8001e88:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	2b05      	cmp	r3, #5
 8001e94:	d136      	bne.n	8001f04 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f022 0216 	bic.w	r2, r2, #22
 8001ea4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	695a      	ldr	r2, [r3, #20]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001eb4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d103      	bne.n	8001ec6 <HAL_DMA_IRQHandler+0x1da>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d007      	beq.n	8001ed6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f022 0208 	bic.w	r2, r2, #8
 8001ed4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001eda:	223f      	movs	r2, #63	@ 0x3f
 8001edc:	409a      	lsls	r2, r3
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2200      	movs	r2, #0
 8001eee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d07e      	beq.n	8001ff8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001efe:	6878      	ldr	r0, [r7, #4]
 8001f00:	4798      	blx	r3
        }
        return;
 8001f02:	e079      	b.n	8001ff8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d01d      	beq.n	8001f4e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d10d      	bne.n	8001f3c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d031      	beq.n	8001f8c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f2c:	6878      	ldr	r0, [r7, #4]
 8001f2e:	4798      	blx	r3
 8001f30:	e02c      	b.n	8001f8c <HAL_DMA_IRQHandler+0x2a0>
 8001f32:	bf00      	nop
 8001f34:	20000000 	.word	0x20000000
 8001f38:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d023      	beq.n	8001f8c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f48:	6878      	ldr	r0, [r7, #4]
 8001f4a:	4798      	blx	r3
 8001f4c:	e01e      	b.n	8001f8c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d10f      	bne.n	8001f7c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f022 0210 	bic.w	r2, r2, #16
 8001f6a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2201      	movs	r2, #1
 8001f70:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2200      	movs	r2, #0
 8001f78:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d003      	beq.n	8001f8c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d032      	beq.n	8001ffa <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f98:	f003 0301 	and.w	r3, r3, #1
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d022      	beq.n	8001fe6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2205      	movs	r2, #5
 8001fa4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f022 0201 	bic.w	r2, r2, #1
 8001fb6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	3301      	adds	r3, #1
 8001fbc:	60bb      	str	r3, [r7, #8]
 8001fbe:	697a      	ldr	r2, [r7, #20]
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	d307      	bcc.n	8001fd4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f003 0301 	and.w	r3, r3, #1
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d1f2      	bne.n	8001fb8 <HAL_DMA_IRQHandler+0x2cc>
 8001fd2:	e000      	b.n	8001fd6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001fd4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2201      	movs	r2, #1
 8001fda:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d005      	beq.n	8001ffa <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	4798      	blx	r3
 8001ff6:	e000      	b.n	8001ffa <HAL_DMA_IRQHandler+0x30e>
        return;
 8001ff8:	bf00      	nop
    }
  }
}
 8001ffa:	3718      	adds	r7, #24
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}

08002000 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002000:	b480      	push	{r7}
 8002002:	b085      	sub	sp, #20
 8002004:	af00      	add	r7, sp, #0
 8002006:	60f8      	str	r0, [r7, #12]
 8002008:	60b9      	str	r1, [r7, #8]
 800200a:	607a      	str	r2, [r7, #4]
 800200c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800201c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	683a      	ldr	r2, [r7, #0]
 8002024:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	2b40      	cmp	r3, #64	@ 0x40
 800202c:	d108      	bne.n	8002040 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	687a      	ldr	r2, [r7, #4]
 8002034:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	68ba      	ldr	r2, [r7, #8]
 800203c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800203e:	e007      	b.n	8002050 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	68ba      	ldr	r2, [r7, #8]
 8002046:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	60da      	str	r2, [r3, #12]
}
 8002050:	bf00      	nop
 8002052:	3714      	adds	r7, #20
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr

0800205c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800205c:	b480      	push	{r7}
 800205e:	b085      	sub	sp, #20
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	b2db      	uxtb	r3, r3
 800206a:	3b10      	subs	r3, #16
 800206c:	4a14      	ldr	r2, [pc, #80]	@ (80020c0 <DMA_CalcBaseAndBitshift+0x64>)
 800206e:	fba2 2303 	umull	r2, r3, r2, r3
 8002072:	091b      	lsrs	r3, r3, #4
 8002074:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002076:	4a13      	ldr	r2, [pc, #76]	@ (80020c4 <DMA_CalcBaseAndBitshift+0x68>)
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	4413      	add	r3, r2
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	461a      	mov	r2, r3
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	2b03      	cmp	r3, #3
 8002088:	d909      	bls.n	800209e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002092:	f023 0303 	bic.w	r3, r3, #3
 8002096:	1d1a      	adds	r2, r3, #4
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	659a      	str	r2, [r3, #88]	@ 0x58
 800209c:	e007      	b.n	80020ae <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80020a6:	f023 0303 	bic.w	r3, r3, #3
 80020aa:	687a      	ldr	r2, [r7, #4]
 80020ac:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	3714      	adds	r7, #20
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr
 80020be:	bf00      	nop
 80020c0:	aaaaaaab 	.word	0xaaaaaaab
 80020c4:	0800b2dc 	.word	0x0800b2dc

080020c8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b085      	sub	sp, #20
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020d0:	2300      	movs	r3, #0
 80020d2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020d8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	699b      	ldr	r3, [r3, #24]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d11f      	bne.n	8002122 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	2b03      	cmp	r3, #3
 80020e6:	d856      	bhi.n	8002196 <DMA_CheckFifoParam+0xce>
 80020e8:	a201      	add	r2, pc, #4	@ (adr r2, 80020f0 <DMA_CheckFifoParam+0x28>)
 80020ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020ee:	bf00      	nop
 80020f0:	08002101 	.word	0x08002101
 80020f4:	08002113 	.word	0x08002113
 80020f8:	08002101 	.word	0x08002101
 80020fc:	08002197 	.word	0x08002197
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002104:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002108:	2b00      	cmp	r3, #0
 800210a:	d046      	beq.n	800219a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800210c:	2301      	movs	r3, #1
 800210e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002110:	e043      	b.n	800219a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002116:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800211a:	d140      	bne.n	800219e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800211c:	2301      	movs	r3, #1
 800211e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002120:	e03d      	b.n	800219e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	699b      	ldr	r3, [r3, #24]
 8002126:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800212a:	d121      	bne.n	8002170 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	2b03      	cmp	r3, #3
 8002130:	d837      	bhi.n	80021a2 <DMA_CheckFifoParam+0xda>
 8002132:	a201      	add	r2, pc, #4	@ (adr r2, 8002138 <DMA_CheckFifoParam+0x70>)
 8002134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002138:	08002149 	.word	0x08002149
 800213c:	0800214f 	.word	0x0800214f
 8002140:	08002149 	.word	0x08002149
 8002144:	08002161 	.word	0x08002161
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	73fb      	strb	r3, [r7, #15]
      break;
 800214c:	e030      	b.n	80021b0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002152:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002156:	2b00      	cmp	r3, #0
 8002158:	d025      	beq.n	80021a6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800215e:	e022      	b.n	80021a6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002164:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002168:	d11f      	bne.n	80021aa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800216a:	2301      	movs	r3, #1
 800216c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800216e:	e01c      	b.n	80021aa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	2b02      	cmp	r3, #2
 8002174:	d903      	bls.n	800217e <DMA_CheckFifoParam+0xb6>
 8002176:	68bb      	ldr	r3, [r7, #8]
 8002178:	2b03      	cmp	r3, #3
 800217a:	d003      	beq.n	8002184 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800217c:	e018      	b.n	80021b0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800217e:	2301      	movs	r3, #1
 8002180:	73fb      	strb	r3, [r7, #15]
      break;
 8002182:	e015      	b.n	80021b0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002188:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800218c:	2b00      	cmp	r3, #0
 800218e:	d00e      	beq.n	80021ae <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	73fb      	strb	r3, [r7, #15]
      break;
 8002194:	e00b      	b.n	80021ae <DMA_CheckFifoParam+0xe6>
      break;
 8002196:	bf00      	nop
 8002198:	e00a      	b.n	80021b0 <DMA_CheckFifoParam+0xe8>
      break;
 800219a:	bf00      	nop
 800219c:	e008      	b.n	80021b0 <DMA_CheckFifoParam+0xe8>
      break;
 800219e:	bf00      	nop
 80021a0:	e006      	b.n	80021b0 <DMA_CheckFifoParam+0xe8>
      break;
 80021a2:	bf00      	nop
 80021a4:	e004      	b.n	80021b0 <DMA_CheckFifoParam+0xe8>
      break;
 80021a6:	bf00      	nop
 80021a8:	e002      	b.n	80021b0 <DMA_CheckFifoParam+0xe8>
      break;   
 80021aa:	bf00      	nop
 80021ac:	e000      	b.n	80021b0 <DMA_CheckFifoParam+0xe8>
      break;
 80021ae:	bf00      	nop
    }
  } 
  
  return status; 
 80021b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3714      	adds	r7, #20
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr
 80021be:	bf00      	nop

080021c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b089      	sub	sp, #36	@ 0x24
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
 80021c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80021ca:	2300      	movs	r3, #0
 80021cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80021ce:	2300      	movs	r3, #0
 80021d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80021d2:	2300      	movs	r3, #0
 80021d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021d6:	2300      	movs	r3, #0
 80021d8:	61fb      	str	r3, [r7, #28]
 80021da:	e177      	b.n	80024cc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80021dc:	2201      	movs	r2, #1
 80021de:	69fb      	ldr	r3, [r7, #28]
 80021e0:	fa02 f303 	lsl.w	r3, r2, r3
 80021e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	697a      	ldr	r2, [r7, #20]
 80021ec:	4013      	ands	r3, r2
 80021ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80021f0:	693a      	ldr	r2, [r7, #16]
 80021f2:	697b      	ldr	r3, [r7, #20]
 80021f4:	429a      	cmp	r2, r3
 80021f6:	f040 8166 	bne.w	80024c6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	f003 0303 	and.w	r3, r3, #3
 8002202:	2b01      	cmp	r3, #1
 8002204:	d005      	beq.n	8002212 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800220e:	2b02      	cmp	r3, #2
 8002210:	d130      	bne.n	8002274 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	689b      	ldr	r3, [r3, #8]
 8002216:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002218:	69fb      	ldr	r3, [r7, #28]
 800221a:	005b      	lsls	r3, r3, #1
 800221c:	2203      	movs	r2, #3
 800221e:	fa02 f303 	lsl.w	r3, r2, r3
 8002222:	43db      	mvns	r3, r3
 8002224:	69ba      	ldr	r2, [r7, #24]
 8002226:	4013      	ands	r3, r2
 8002228:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	68da      	ldr	r2, [r3, #12]
 800222e:	69fb      	ldr	r3, [r7, #28]
 8002230:	005b      	lsls	r3, r3, #1
 8002232:	fa02 f303 	lsl.w	r3, r2, r3
 8002236:	69ba      	ldr	r2, [r7, #24]
 8002238:	4313      	orrs	r3, r2
 800223a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	69ba      	ldr	r2, [r7, #24]
 8002240:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002248:	2201      	movs	r2, #1
 800224a:	69fb      	ldr	r3, [r7, #28]
 800224c:	fa02 f303 	lsl.w	r3, r2, r3
 8002250:	43db      	mvns	r3, r3
 8002252:	69ba      	ldr	r2, [r7, #24]
 8002254:	4013      	ands	r3, r2
 8002256:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	091b      	lsrs	r3, r3, #4
 800225e:	f003 0201 	and.w	r2, r3, #1
 8002262:	69fb      	ldr	r3, [r7, #28]
 8002264:	fa02 f303 	lsl.w	r3, r2, r3
 8002268:	69ba      	ldr	r2, [r7, #24]
 800226a:	4313      	orrs	r3, r2
 800226c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	69ba      	ldr	r2, [r7, #24]
 8002272:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	f003 0303 	and.w	r3, r3, #3
 800227c:	2b03      	cmp	r3, #3
 800227e:	d017      	beq.n	80022b0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	68db      	ldr	r3, [r3, #12]
 8002284:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002286:	69fb      	ldr	r3, [r7, #28]
 8002288:	005b      	lsls	r3, r3, #1
 800228a:	2203      	movs	r2, #3
 800228c:	fa02 f303 	lsl.w	r3, r2, r3
 8002290:	43db      	mvns	r3, r3
 8002292:	69ba      	ldr	r2, [r7, #24]
 8002294:	4013      	ands	r3, r2
 8002296:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	689a      	ldr	r2, [r3, #8]
 800229c:	69fb      	ldr	r3, [r7, #28]
 800229e:	005b      	lsls	r3, r3, #1
 80022a0:	fa02 f303 	lsl.w	r3, r2, r3
 80022a4:	69ba      	ldr	r2, [r7, #24]
 80022a6:	4313      	orrs	r3, r2
 80022a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	69ba      	ldr	r2, [r7, #24]
 80022ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	f003 0303 	and.w	r3, r3, #3
 80022b8:	2b02      	cmp	r3, #2
 80022ba:	d123      	bne.n	8002304 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80022bc:	69fb      	ldr	r3, [r7, #28]
 80022be:	08da      	lsrs	r2, r3, #3
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	3208      	adds	r2, #8
 80022c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80022ca:	69fb      	ldr	r3, [r7, #28]
 80022cc:	f003 0307 	and.w	r3, r3, #7
 80022d0:	009b      	lsls	r3, r3, #2
 80022d2:	220f      	movs	r2, #15
 80022d4:	fa02 f303 	lsl.w	r3, r2, r3
 80022d8:	43db      	mvns	r3, r3
 80022da:	69ba      	ldr	r2, [r7, #24]
 80022dc:	4013      	ands	r3, r2
 80022de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	691a      	ldr	r2, [r3, #16]
 80022e4:	69fb      	ldr	r3, [r7, #28]
 80022e6:	f003 0307 	and.w	r3, r3, #7
 80022ea:	009b      	lsls	r3, r3, #2
 80022ec:	fa02 f303 	lsl.w	r3, r2, r3
 80022f0:	69ba      	ldr	r2, [r7, #24]
 80022f2:	4313      	orrs	r3, r2
 80022f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	08da      	lsrs	r2, r3, #3
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	3208      	adds	r2, #8
 80022fe:	69b9      	ldr	r1, [r7, #24]
 8002300:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	005b      	lsls	r3, r3, #1
 800230e:	2203      	movs	r2, #3
 8002310:	fa02 f303 	lsl.w	r3, r2, r3
 8002314:	43db      	mvns	r3, r3
 8002316:	69ba      	ldr	r2, [r7, #24]
 8002318:	4013      	ands	r3, r2
 800231a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	f003 0203 	and.w	r2, r3, #3
 8002324:	69fb      	ldr	r3, [r7, #28]
 8002326:	005b      	lsls	r3, r3, #1
 8002328:	fa02 f303 	lsl.w	r3, r2, r3
 800232c:	69ba      	ldr	r2, [r7, #24]
 800232e:	4313      	orrs	r3, r2
 8002330:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	69ba      	ldr	r2, [r7, #24]
 8002336:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002340:	2b00      	cmp	r3, #0
 8002342:	f000 80c0 	beq.w	80024c6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002346:	2300      	movs	r3, #0
 8002348:	60fb      	str	r3, [r7, #12]
 800234a:	4b66      	ldr	r3, [pc, #408]	@ (80024e4 <HAL_GPIO_Init+0x324>)
 800234c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800234e:	4a65      	ldr	r2, [pc, #404]	@ (80024e4 <HAL_GPIO_Init+0x324>)
 8002350:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002354:	6453      	str	r3, [r2, #68]	@ 0x44
 8002356:	4b63      	ldr	r3, [pc, #396]	@ (80024e4 <HAL_GPIO_Init+0x324>)
 8002358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800235a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800235e:	60fb      	str	r3, [r7, #12]
 8002360:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002362:	4a61      	ldr	r2, [pc, #388]	@ (80024e8 <HAL_GPIO_Init+0x328>)
 8002364:	69fb      	ldr	r3, [r7, #28]
 8002366:	089b      	lsrs	r3, r3, #2
 8002368:	3302      	adds	r3, #2
 800236a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800236e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002370:	69fb      	ldr	r3, [r7, #28]
 8002372:	f003 0303 	and.w	r3, r3, #3
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	220f      	movs	r2, #15
 800237a:	fa02 f303 	lsl.w	r3, r2, r3
 800237e:	43db      	mvns	r3, r3
 8002380:	69ba      	ldr	r2, [r7, #24]
 8002382:	4013      	ands	r3, r2
 8002384:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	4a58      	ldr	r2, [pc, #352]	@ (80024ec <HAL_GPIO_Init+0x32c>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d037      	beq.n	80023fe <HAL_GPIO_Init+0x23e>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	4a57      	ldr	r2, [pc, #348]	@ (80024f0 <HAL_GPIO_Init+0x330>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d031      	beq.n	80023fa <HAL_GPIO_Init+0x23a>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	4a56      	ldr	r2, [pc, #344]	@ (80024f4 <HAL_GPIO_Init+0x334>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d02b      	beq.n	80023f6 <HAL_GPIO_Init+0x236>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4a55      	ldr	r2, [pc, #340]	@ (80024f8 <HAL_GPIO_Init+0x338>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d025      	beq.n	80023f2 <HAL_GPIO_Init+0x232>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4a54      	ldr	r2, [pc, #336]	@ (80024fc <HAL_GPIO_Init+0x33c>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d01f      	beq.n	80023ee <HAL_GPIO_Init+0x22e>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	4a53      	ldr	r2, [pc, #332]	@ (8002500 <HAL_GPIO_Init+0x340>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d019      	beq.n	80023ea <HAL_GPIO_Init+0x22a>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	4a52      	ldr	r2, [pc, #328]	@ (8002504 <HAL_GPIO_Init+0x344>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d013      	beq.n	80023e6 <HAL_GPIO_Init+0x226>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4a51      	ldr	r2, [pc, #324]	@ (8002508 <HAL_GPIO_Init+0x348>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d00d      	beq.n	80023e2 <HAL_GPIO_Init+0x222>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	4a50      	ldr	r2, [pc, #320]	@ (800250c <HAL_GPIO_Init+0x34c>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d007      	beq.n	80023de <HAL_GPIO_Init+0x21e>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4a4f      	ldr	r2, [pc, #316]	@ (8002510 <HAL_GPIO_Init+0x350>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d101      	bne.n	80023da <HAL_GPIO_Init+0x21a>
 80023d6:	2309      	movs	r3, #9
 80023d8:	e012      	b.n	8002400 <HAL_GPIO_Init+0x240>
 80023da:	230a      	movs	r3, #10
 80023dc:	e010      	b.n	8002400 <HAL_GPIO_Init+0x240>
 80023de:	2308      	movs	r3, #8
 80023e0:	e00e      	b.n	8002400 <HAL_GPIO_Init+0x240>
 80023e2:	2307      	movs	r3, #7
 80023e4:	e00c      	b.n	8002400 <HAL_GPIO_Init+0x240>
 80023e6:	2306      	movs	r3, #6
 80023e8:	e00a      	b.n	8002400 <HAL_GPIO_Init+0x240>
 80023ea:	2305      	movs	r3, #5
 80023ec:	e008      	b.n	8002400 <HAL_GPIO_Init+0x240>
 80023ee:	2304      	movs	r3, #4
 80023f0:	e006      	b.n	8002400 <HAL_GPIO_Init+0x240>
 80023f2:	2303      	movs	r3, #3
 80023f4:	e004      	b.n	8002400 <HAL_GPIO_Init+0x240>
 80023f6:	2302      	movs	r3, #2
 80023f8:	e002      	b.n	8002400 <HAL_GPIO_Init+0x240>
 80023fa:	2301      	movs	r3, #1
 80023fc:	e000      	b.n	8002400 <HAL_GPIO_Init+0x240>
 80023fe:	2300      	movs	r3, #0
 8002400:	69fa      	ldr	r2, [r7, #28]
 8002402:	f002 0203 	and.w	r2, r2, #3
 8002406:	0092      	lsls	r2, r2, #2
 8002408:	4093      	lsls	r3, r2
 800240a:	69ba      	ldr	r2, [r7, #24]
 800240c:	4313      	orrs	r3, r2
 800240e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002410:	4935      	ldr	r1, [pc, #212]	@ (80024e8 <HAL_GPIO_Init+0x328>)
 8002412:	69fb      	ldr	r3, [r7, #28]
 8002414:	089b      	lsrs	r3, r3, #2
 8002416:	3302      	adds	r3, #2
 8002418:	69ba      	ldr	r2, [r7, #24]
 800241a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800241e:	4b3d      	ldr	r3, [pc, #244]	@ (8002514 <HAL_GPIO_Init+0x354>)
 8002420:	689b      	ldr	r3, [r3, #8]
 8002422:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	43db      	mvns	r3, r3
 8002428:	69ba      	ldr	r2, [r7, #24]
 800242a:	4013      	ands	r3, r2
 800242c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002436:	2b00      	cmp	r3, #0
 8002438:	d003      	beq.n	8002442 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800243a:	69ba      	ldr	r2, [r7, #24]
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	4313      	orrs	r3, r2
 8002440:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002442:	4a34      	ldr	r2, [pc, #208]	@ (8002514 <HAL_GPIO_Init+0x354>)
 8002444:	69bb      	ldr	r3, [r7, #24]
 8002446:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002448:	4b32      	ldr	r3, [pc, #200]	@ (8002514 <HAL_GPIO_Init+0x354>)
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	43db      	mvns	r3, r3
 8002452:	69ba      	ldr	r2, [r7, #24]
 8002454:	4013      	ands	r3, r2
 8002456:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002460:	2b00      	cmp	r3, #0
 8002462:	d003      	beq.n	800246c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002464:	69ba      	ldr	r2, [r7, #24]
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	4313      	orrs	r3, r2
 800246a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800246c:	4a29      	ldr	r2, [pc, #164]	@ (8002514 <HAL_GPIO_Init+0x354>)
 800246e:	69bb      	ldr	r3, [r7, #24]
 8002470:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002472:	4b28      	ldr	r3, [pc, #160]	@ (8002514 <HAL_GPIO_Init+0x354>)
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	43db      	mvns	r3, r3
 800247c:	69ba      	ldr	r2, [r7, #24]
 800247e:	4013      	ands	r3, r2
 8002480:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d003      	beq.n	8002496 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800248e:	69ba      	ldr	r2, [r7, #24]
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	4313      	orrs	r3, r2
 8002494:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002496:	4a1f      	ldr	r2, [pc, #124]	@ (8002514 <HAL_GPIO_Init+0x354>)
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800249c:	4b1d      	ldr	r3, [pc, #116]	@ (8002514 <HAL_GPIO_Init+0x354>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024a2:	693b      	ldr	r3, [r7, #16]
 80024a4:	43db      	mvns	r3, r3
 80024a6:	69ba      	ldr	r2, [r7, #24]
 80024a8:	4013      	ands	r3, r2
 80024aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d003      	beq.n	80024c0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80024b8:	69ba      	ldr	r2, [r7, #24]
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	4313      	orrs	r3, r2
 80024be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80024c0:	4a14      	ldr	r2, [pc, #80]	@ (8002514 <HAL_GPIO_Init+0x354>)
 80024c2:	69bb      	ldr	r3, [r7, #24]
 80024c4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024c6:	69fb      	ldr	r3, [r7, #28]
 80024c8:	3301      	adds	r3, #1
 80024ca:	61fb      	str	r3, [r7, #28]
 80024cc:	69fb      	ldr	r3, [r7, #28]
 80024ce:	2b0f      	cmp	r3, #15
 80024d0:	f67f ae84 	bls.w	80021dc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80024d4:	bf00      	nop
 80024d6:	bf00      	nop
 80024d8:	3724      	adds	r7, #36	@ 0x24
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr
 80024e2:	bf00      	nop
 80024e4:	40023800 	.word	0x40023800
 80024e8:	40013800 	.word	0x40013800
 80024ec:	40020000 	.word	0x40020000
 80024f0:	40020400 	.word	0x40020400
 80024f4:	40020800 	.word	0x40020800
 80024f8:	40020c00 	.word	0x40020c00
 80024fc:	40021000 	.word	0x40021000
 8002500:	40021400 	.word	0x40021400
 8002504:	40021800 	.word	0x40021800
 8002508:	40021c00 	.word	0x40021c00
 800250c:	40022000 	.word	0x40022000
 8002510:	40022400 	.word	0x40022400
 8002514:	40013c00 	.word	0x40013c00

08002518 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002518:	b480      	push	{r7}
 800251a:	b083      	sub	sp, #12
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	460b      	mov	r3, r1
 8002522:	807b      	strh	r3, [r7, #2]
 8002524:	4613      	mov	r3, r2
 8002526:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002528:	787b      	ldrb	r3, [r7, #1]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d003      	beq.n	8002536 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800252e:	887a      	ldrh	r2, [r7, #2]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002534:	e003      	b.n	800253e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002536:	887b      	ldrh	r3, [r7, #2]
 8002538:	041a      	lsls	r2, r3, #16
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	619a      	str	r2, [r3, #24]
}
 800253e:	bf00      	nop
 8002540:	370c      	adds	r7, #12
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr

0800254a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800254a:	b480      	push	{r7}
 800254c:	b085      	sub	sp, #20
 800254e:	af00      	add	r7, sp, #0
 8002550:	6078      	str	r0, [r7, #4]
 8002552:	460b      	mov	r3, r1
 8002554:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	695b      	ldr	r3, [r3, #20]
 800255a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800255c:	887a      	ldrh	r2, [r7, #2]
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	4013      	ands	r3, r2
 8002562:	041a      	lsls	r2, r3, #16
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	43d9      	mvns	r1, r3
 8002568:	887b      	ldrh	r3, [r7, #2]
 800256a:	400b      	ands	r3, r1
 800256c:	431a      	orrs	r2, r3
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	619a      	str	r2, [r3, #24]
}
 8002572:	bf00      	nop
 8002574:	3714      	adds	r7, #20
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr

0800257e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800257e:	b580      	push	{r7, lr}
 8002580:	b086      	sub	sp, #24
 8002582:	af02      	add	r7, sp, #8
 8002584:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d101      	bne.n	8002590 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	e101      	b.n	8002794 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800259c:	b2db      	uxtb	r3, r3
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d106      	bne.n	80025b0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2200      	movs	r2, #0
 80025a6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80025aa:	6878      	ldr	r0, [r7, #4]
 80025ac:	f007 f9e6 	bl	800997c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2203      	movs	r2, #3
 80025b4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80025be:	d102      	bne.n	80025c6 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2200      	movs	r2, #0
 80025c4:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4618      	mov	r0, r3
 80025cc:	f003 fdaf 	bl	800612e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6818      	ldr	r0, [r3, #0]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	7c1a      	ldrb	r2, [r3, #16]
 80025d8:	f88d 2000 	strb.w	r2, [sp]
 80025dc:	3304      	adds	r3, #4
 80025de:	cb0e      	ldmia	r3, {r1, r2, r3}
 80025e0:	f003 fc8e 	bl	8005f00 <USB_CoreInit>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d005      	beq.n	80025f6 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2202      	movs	r2, #2
 80025ee:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e0ce      	b.n	8002794 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	2100      	movs	r1, #0
 80025fc:	4618      	mov	r0, r3
 80025fe:	f003 fda7 	bl	8006150 <USB_SetCurrentMode>
 8002602:	4603      	mov	r3, r0
 8002604:	2b00      	cmp	r3, #0
 8002606:	d005      	beq.n	8002614 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2202      	movs	r2, #2
 800260c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002610:	2301      	movs	r3, #1
 8002612:	e0bf      	b.n	8002794 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002614:	2300      	movs	r3, #0
 8002616:	73fb      	strb	r3, [r7, #15]
 8002618:	e04a      	b.n	80026b0 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800261a:	7bfa      	ldrb	r2, [r7, #15]
 800261c:	6879      	ldr	r1, [r7, #4]
 800261e:	4613      	mov	r3, r2
 8002620:	00db      	lsls	r3, r3, #3
 8002622:	4413      	add	r3, r2
 8002624:	009b      	lsls	r3, r3, #2
 8002626:	440b      	add	r3, r1
 8002628:	3315      	adds	r3, #21
 800262a:	2201      	movs	r2, #1
 800262c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800262e:	7bfa      	ldrb	r2, [r7, #15]
 8002630:	6879      	ldr	r1, [r7, #4]
 8002632:	4613      	mov	r3, r2
 8002634:	00db      	lsls	r3, r3, #3
 8002636:	4413      	add	r3, r2
 8002638:	009b      	lsls	r3, r3, #2
 800263a:	440b      	add	r3, r1
 800263c:	3314      	adds	r3, #20
 800263e:	7bfa      	ldrb	r2, [r7, #15]
 8002640:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002642:	7bfa      	ldrb	r2, [r7, #15]
 8002644:	7bfb      	ldrb	r3, [r7, #15]
 8002646:	b298      	uxth	r0, r3
 8002648:	6879      	ldr	r1, [r7, #4]
 800264a:	4613      	mov	r3, r2
 800264c:	00db      	lsls	r3, r3, #3
 800264e:	4413      	add	r3, r2
 8002650:	009b      	lsls	r3, r3, #2
 8002652:	440b      	add	r3, r1
 8002654:	332e      	adds	r3, #46	@ 0x2e
 8002656:	4602      	mov	r2, r0
 8002658:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800265a:	7bfa      	ldrb	r2, [r7, #15]
 800265c:	6879      	ldr	r1, [r7, #4]
 800265e:	4613      	mov	r3, r2
 8002660:	00db      	lsls	r3, r3, #3
 8002662:	4413      	add	r3, r2
 8002664:	009b      	lsls	r3, r3, #2
 8002666:	440b      	add	r3, r1
 8002668:	3318      	adds	r3, #24
 800266a:	2200      	movs	r2, #0
 800266c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800266e:	7bfa      	ldrb	r2, [r7, #15]
 8002670:	6879      	ldr	r1, [r7, #4]
 8002672:	4613      	mov	r3, r2
 8002674:	00db      	lsls	r3, r3, #3
 8002676:	4413      	add	r3, r2
 8002678:	009b      	lsls	r3, r3, #2
 800267a:	440b      	add	r3, r1
 800267c:	331c      	adds	r3, #28
 800267e:	2200      	movs	r2, #0
 8002680:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002682:	7bfa      	ldrb	r2, [r7, #15]
 8002684:	6879      	ldr	r1, [r7, #4]
 8002686:	4613      	mov	r3, r2
 8002688:	00db      	lsls	r3, r3, #3
 800268a:	4413      	add	r3, r2
 800268c:	009b      	lsls	r3, r3, #2
 800268e:	440b      	add	r3, r1
 8002690:	3320      	adds	r3, #32
 8002692:	2200      	movs	r2, #0
 8002694:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002696:	7bfa      	ldrb	r2, [r7, #15]
 8002698:	6879      	ldr	r1, [r7, #4]
 800269a:	4613      	mov	r3, r2
 800269c:	00db      	lsls	r3, r3, #3
 800269e:	4413      	add	r3, r2
 80026a0:	009b      	lsls	r3, r3, #2
 80026a2:	440b      	add	r3, r1
 80026a4:	3324      	adds	r3, #36	@ 0x24
 80026a6:	2200      	movs	r2, #0
 80026a8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026aa:	7bfb      	ldrb	r3, [r7, #15]
 80026ac:	3301      	adds	r3, #1
 80026ae:	73fb      	strb	r3, [r7, #15]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	791b      	ldrb	r3, [r3, #4]
 80026b4:	7bfa      	ldrb	r2, [r7, #15]
 80026b6:	429a      	cmp	r2, r3
 80026b8:	d3af      	bcc.n	800261a <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026ba:	2300      	movs	r3, #0
 80026bc:	73fb      	strb	r3, [r7, #15]
 80026be:	e044      	b.n	800274a <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80026c0:	7bfa      	ldrb	r2, [r7, #15]
 80026c2:	6879      	ldr	r1, [r7, #4]
 80026c4:	4613      	mov	r3, r2
 80026c6:	00db      	lsls	r3, r3, #3
 80026c8:	4413      	add	r3, r2
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	440b      	add	r3, r1
 80026ce:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80026d2:	2200      	movs	r2, #0
 80026d4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80026d6:	7bfa      	ldrb	r2, [r7, #15]
 80026d8:	6879      	ldr	r1, [r7, #4]
 80026da:	4613      	mov	r3, r2
 80026dc:	00db      	lsls	r3, r3, #3
 80026de:	4413      	add	r3, r2
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	440b      	add	r3, r1
 80026e4:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80026e8:	7bfa      	ldrb	r2, [r7, #15]
 80026ea:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80026ec:	7bfa      	ldrb	r2, [r7, #15]
 80026ee:	6879      	ldr	r1, [r7, #4]
 80026f0:	4613      	mov	r3, r2
 80026f2:	00db      	lsls	r3, r3, #3
 80026f4:	4413      	add	r3, r2
 80026f6:	009b      	lsls	r3, r3, #2
 80026f8:	440b      	add	r3, r1
 80026fa:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80026fe:	2200      	movs	r2, #0
 8002700:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002702:	7bfa      	ldrb	r2, [r7, #15]
 8002704:	6879      	ldr	r1, [r7, #4]
 8002706:	4613      	mov	r3, r2
 8002708:	00db      	lsls	r3, r3, #3
 800270a:	4413      	add	r3, r2
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	440b      	add	r3, r1
 8002710:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002714:	2200      	movs	r2, #0
 8002716:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002718:	7bfa      	ldrb	r2, [r7, #15]
 800271a:	6879      	ldr	r1, [r7, #4]
 800271c:	4613      	mov	r3, r2
 800271e:	00db      	lsls	r3, r3, #3
 8002720:	4413      	add	r3, r2
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	440b      	add	r3, r1
 8002726:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800272a:	2200      	movs	r2, #0
 800272c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800272e:	7bfa      	ldrb	r2, [r7, #15]
 8002730:	6879      	ldr	r1, [r7, #4]
 8002732:	4613      	mov	r3, r2
 8002734:	00db      	lsls	r3, r3, #3
 8002736:	4413      	add	r3, r2
 8002738:	009b      	lsls	r3, r3, #2
 800273a:	440b      	add	r3, r1
 800273c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002740:	2200      	movs	r2, #0
 8002742:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002744:	7bfb      	ldrb	r3, [r7, #15]
 8002746:	3301      	adds	r3, #1
 8002748:	73fb      	strb	r3, [r7, #15]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	791b      	ldrb	r3, [r3, #4]
 800274e:	7bfa      	ldrb	r2, [r7, #15]
 8002750:	429a      	cmp	r2, r3
 8002752:	d3b5      	bcc.n	80026c0 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6818      	ldr	r0, [r3, #0]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	7c1a      	ldrb	r2, [r3, #16]
 800275c:	f88d 2000 	strb.w	r2, [sp]
 8002760:	3304      	adds	r3, #4
 8002762:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002764:	f003 fd40 	bl	80061e8 <USB_DevInit>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d005      	beq.n	800277a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2202      	movs	r2, #2
 8002772:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e00c      	b.n	8002794 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2200      	movs	r2, #0
 800277e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2201      	movs	r2, #1
 8002784:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4618      	mov	r0, r3
 800278e:	f004 fd84 	bl	800729a <USB_DevDisconnect>

  return HAL_OK;
 8002792:	2300      	movs	r3, #0
}
 8002794:	4618      	mov	r0, r3
 8002796:	3710      	adds	r7, #16
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}

0800279c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b084      	sub	sp, #16
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80027b0:	2b01      	cmp	r3, #1
 80027b2:	d101      	bne.n	80027b8 <HAL_PCD_Start+0x1c>
 80027b4:	2302      	movs	r3, #2
 80027b6:	e022      	b.n	80027fe <HAL_PCD_Start+0x62>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2201      	movs	r2, #1
 80027bc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d009      	beq.n	80027e0 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80027d0:	2b01      	cmp	r3, #1
 80027d2:	d105      	bne.n	80027e0 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027d8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4618      	mov	r0, r3
 80027e6:	f003 fc91 	bl	800610c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4618      	mov	r0, r3
 80027f0:	f004 fd32 	bl	8007258 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2200      	movs	r2, #0
 80027f8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80027fc:	2300      	movs	r3, #0
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3710      	adds	r7, #16
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}

08002806 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002806:	b590      	push	{r4, r7, lr}
 8002808:	b08d      	sub	sp, #52	@ 0x34
 800280a:	af00      	add	r7, sp, #0
 800280c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002814:	6a3b      	ldr	r3, [r7, #32]
 8002816:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4618      	mov	r0, r3
 800281e:	f004 fdf0 	bl	8007402 <USB_GetMode>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	f040 848c 	bne.w	8003142 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4618      	mov	r0, r3
 8002830:	f004 fd54 	bl	80072dc <USB_ReadInterrupts>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	f000 8482 	beq.w	8003140 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800283c:	69fb      	ldr	r3, [r7, #28]
 800283e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	0a1b      	lsrs	r3, r3, #8
 8002846:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4618      	mov	r0, r3
 8002856:	f004 fd41 	bl	80072dc <USB_ReadInterrupts>
 800285a:	4603      	mov	r3, r0
 800285c:	f003 0302 	and.w	r3, r3, #2
 8002860:	2b02      	cmp	r3, #2
 8002862:	d107      	bne.n	8002874 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	695a      	ldr	r2, [r3, #20]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f002 0202 	and.w	r2, r2, #2
 8002872:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4618      	mov	r0, r3
 800287a:	f004 fd2f 	bl	80072dc <USB_ReadInterrupts>
 800287e:	4603      	mov	r3, r0
 8002880:	f003 0310 	and.w	r3, r3, #16
 8002884:	2b10      	cmp	r3, #16
 8002886:	d161      	bne.n	800294c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	699a      	ldr	r2, [r3, #24]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f022 0210 	bic.w	r2, r2, #16
 8002896:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002898:	6a3b      	ldr	r3, [r7, #32]
 800289a:	6a1b      	ldr	r3, [r3, #32]
 800289c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800289e:	69bb      	ldr	r3, [r7, #24]
 80028a0:	f003 020f 	and.w	r2, r3, #15
 80028a4:	4613      	mov	r3, r2
 80028a6:	00db      	lsls	r3, r3, #3
 80028a8:	4413      	add	r3, r2
 80028aa:	009b      	lsls	r3, r3, #2
 80028ac:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80028b0:	687a      	ldr	r2, [r7, #4]
 80028b2:	4413      	add	r3, r2
 80028b4:	3304      	adds	r3, #4
 80028b6:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80028b8:	69bb      	ldr	r3, [r7, #24]
 80028ba:	0c5b      	lsrs	r3, r3, #17
 80028bc:	f003 030f 	and.w	r3, r3, #15
 80028c0:	2b02      	cmp	r3, #2
 80028c2:	d124      	bne.n	800290e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80028c4:	69ba      	ldr	r2, [r7, #24]
 80028c6:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80028ca:	4013      	ands	r3, r2
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d035      	beq.n	800293c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80028d4:	69bb      	ldr	r3, [r7, #24]
 80028d6:	091b      	lsrs	r3, r3, #4
 80028d8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80028da:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80028de:	b29b      	uxth	r3, r3
 80028e0:	461a      	mov	r2, r3
 80028e2:	6a38      	ldr	r0, [r7, #32]
 80028e4:	f004 fb66 	bl	8006fb4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	68da      	ldr	r2, [r3, #12]
 80028ec:	69bb      	ldr	r3, [r7, #24]
 80028ee:	091b      	lsrs	r3, r3, #4
 80028f0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80028f4:	441a      	add	r2, r3
 80028f6:	697b      	ldr	r3, [r7, #20]
 80028f8:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	695a      	ldr	r2, [r3, #20]
 80028fe:	69bb      	ldr	r3, [r7, #24]
 8002900:	091b      	lsrs	r3, r3, #4
 8002902:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002906:	441a      	add	r2, r3
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	615a      	str	r2, [r3, #20]
 800290c:	e016      	b.n	800293c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800290e:	69bb      	ldr	r3, [r7, #24]
 8002910:	0c5b      	lsrs	r3, r3, #17
 8002912:	f003 030f 	and.w	r3, r3, #15
 8002916:	2b06      	cmp	r3, #6
 8002918:	d110      	bne.n	800293c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002920:	2208      	movs	r2, #8
 8002922:	4619      	mov	r1, r3
 8002924:	6a38      	ldr	r0, [r7, #32]
 8002926:	f004 fb45 	bl	8006fb4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	695a      	ldr	r2, [r3, #20]
 800292e:	69bb      	ldr	r3, [r7, #24]
 8002930:	091b      	lsrs	r3, r3, #4
 8002932:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002936:	441a      	add	r2, r3
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	699a      	ldr	r2, [r3, #24]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f042 0210 	orr.w	r2, r2, #16
 800294a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4618      	mov	r0, r3
 8002952:	f004 fcc3 	bl	80072dc <USB_ReadInterrupts>
 8002956:	4603      	mov	r3, r0
 8002958:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800295c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002960:	f040 80a7 	bne.w	8002ab2 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002964:	2300      	movs	r3, #0
 8002966:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4618      	mov	r0, r3
 800296e:	f004 fcc8 	bl	8007302 <USB_ReadDevAllOutEpInterrupt>
 8002972:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8002974:	e099      	b.n	8002aaa <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002978:	f003 0301 	and.w	r3, r3, #1
 800297c:	2b00      	cmp	r3, #0
 800297e:	f000 808e 	beq.w	8002a9e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002988:	b2d2      	uxtb	r2, r2
 800298a:	4611      	mov	r1, r2
 800298c:	4618      	mov	r0, r3
 800298e:	f004 fcec 	bl	800736a <USB_ReadDevOutEPInterrupt>
 8002992:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	f003 0301 	and.w	r3, r3, #1
 800299a:	2b00      	cmp	r3, #0
 800299c:	d00c      	beq.n	80029b8 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800299e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a0:	015a      	lsls	r2, r3, #5
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	4413      	add	r3, r2
 80029a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029aa:	461a      	mov	r2, r3
 80029ac:	2301      	movs	r3, #1
 80029ae:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80029b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80029b2:	6878      	ldr	r0, [r7, #4]
 80029b4:	f000 fea2 	bl	80036fc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80029b8:	693b      	ldr	r3, [r7, #16]
 80029ba:	f003 0308 	and.w	r3, r3, #8
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d00c      	beq.n	80029dc <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80029c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029c4:	015a      	lsls	r2, r3, #5
 80029c6:	69fb      	ldr	r3, [r7, #28]
 80029c8:	4413      	add	r3, r2
 80029ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029ce:	461a      	mov	r2, r3
 80029d0:	2308      	movs	r3, #8
 80029d2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80029d4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80029d6:	6878      	ldr	r0, [r7, #4]
 80029d8:	f000 ff78 	bl	80038cc <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	f003 0310 	and.w	r3, r3, #16
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d008      	beq.n	80029f8 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80029e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029e8:	015a      	lsls	r2, r3, #5
 80029ea:	69fb      	ldr	r3, [r7, #28]
 80029ec:	4413      	add	r3, r2
 80029ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029f2:	461a      	mov	r2, r3
 80029f4:	2310      	movs	r3, #16
 80029f6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	f003 0302 	and.w	r3, r3, #2
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d030      	beq.n	8002a64 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002a02:	6a3b      	ldr	r3, [r7, #32]
 8002a04:	695b      	ldr	r3, [r3, #20]
 8002a06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a0a:	2b80      	cmp	r3, #128	@ 0x80
 8002a0c:	d109      	bne.n	8002a22 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	69fa      	ldr	r2, [r7, #28]
 8002a18:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a1c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002a20:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002a22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a24:	4613      	mov	r3, r2
 8002a26:	00db      	lsls	r3, r3, #3
 8002a28:	4413      	add	r3, r2
 8002a2a:	009b      	lsls	r3, r3, #2
 8002a2c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002a30:	687a      	ldr	r2, [r7, #4]
 8002a32:	4413      	add	r3, r2
 8002a34:	3304      	adds	r3, #4
 8002a36:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	78db      	ldrb	r3, [r3, #3]
 8002a3c:	2b01      	cmp	r3, #1
 8002a3e:	d108      	bne.n	8002a52 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	2200      	movs	r2, #0
 8002a44:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	6878      	ldr	r0, [r7, #4]
 8002a4e:	f007 f89b 	bl	8009b88 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a54:	015a      	lsls	r2, r3, #5
 8002a56:	69fb      	ldr	r3, [r7, #28]
 8002a58:	4413      	add	r3, r2
 8002a5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a5e:	461a      	mov	r2, r3
 8002a60:	2302      	movs	r3, #2
 8002a62:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	f003 0320 	and.w	r3, r3, #32
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d008      	beq.n	8002a80 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a70:	015a      	lsls	r2, r3, #5
 8002a72:	69fb      	ldr	r3, [r7, #28]
 8002a74:	4413      	add	r3, r2
 8002a76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	2320      	movs	r3, #32
 8002a7e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d009      	beq.n	8002a9e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a8c:	015a      	lsls	r2, r3, #5
 8002a8e:	69fb      	ldr	r3, [r7, #28]
 8002a90:	4413      	add	r3, r2
 8002a92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a96:	461a      	mov	r2, r3
 8002a98:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002a9c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aa0:	3301      	adds	r3, #1
 8002aa2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002aa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002aa6:	085b      	lsrs	r3, r3, #1
 8002aa8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002aaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	f47f af62 	bne.w	8002976 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f004 fc10 	bl	80072dc <USB_ReadInterrupts>
 8002abc:	4603      	mov	r3, r0
 8002abe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ac2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002ac6:	f040 80db 	bne.w	8002c80 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f004 fc31 	bl	8007336 <USB_ReadDevAllInEpInterrupt>
 8002ad4:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8002ada:	e0cd      	b.n	8002c78 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ade:	f003 0301 	and.w	r3, r3, #1
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	f000 80c2 	beq.w	8002c6c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002aee:	b2d2      	uxtb	r2, r2
 8002af0:	4611      	mov	r1, r2
 8002af2:	4618      	mov	r0, r3
 8002af4:	f004 fc57 	bl	80073a6 <USB_ReadDevInEPInterrupt>
 8002af8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	f003 0301 	and.w	r3, r3, #1
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d057      	beq.n	8002bb4 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b06:	f003 030f 	and.w	r3, r3, #15
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b10:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002b12:	69fb      	ldr	r3, [r7, #28]
 8002b14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	43db      	mvns	r3, r3
 8002b1e:	69f9      	ldr	r1, [r7, #28]
 8002b20:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002b24:	4013      	ands	r3, r2
 8002b26:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b2a:	015a      	lsls	r2, r3, #5
 8002b2c:	69fb      	ldr	r3, [r7, #28]
 8002b2e:	4413      	add	r3, r2
 8002b30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002b34:	461a      	mov	r2, r3
 8002b36:	2301      	movs	r3, #1
 8002b38:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	799b      	ldrb	r3, [r3, #6]
 8002b3e:	2b01      	cmp	r3, #1
 8002b40:	d132      	bne.n	8002ba8 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002b42:	6879      	ldr	r1, [r7, #4]
 8002b44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b46:	4613      	mov	r3, r2
 8002b48:	00db      	lsls	r3, r3, #3
 8002b4a:	4413      	add	r3, r2
 8002b4c:	009b      	lsls	r3, r3, #2
 8002b4e:	440b      	add	r3, r1
 8002b50:	3320      	adds	r3, #32
 8002b52:	6819      	ldr	r1, [r3, #0]
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b58:	4613      	mov	r3, r2
 8002b5a:	00db      	lsls	r3, r3, #3
 8002b5c:	4413      	add	r3, r2
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	4403      	add	r3, r0
 8002b62:	331c      	adds	r3, #28
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4419      	add	r1, r3
 8002b68:	6878      	ldr	r0, [r7, #4]
 8002b6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b6c:	4613      	mov	r3, r2
 8002b6e:	00db      	lsls	r3, r3, #3
 8002b70:	4413      	add	r3, r2
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	4403      	add	r3, r0
 8002b76:	3320      	adds	r3, #32
 8002b78:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d113      	bne.n	8002ba8 <HAL_PCD_IRQHandler+0x3a2>
 8002b80:	6879      	ldr	r1, [r7, #4]
 8002b82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b84:	4613      	mov	r3, r2
 8002b86:	00db      	lsls	r3, r3, #3
 8002b88:	4413      	add	r3, r2
 8002b8a:	009b      	lsls	r3, r3, #2
 8002b8c:	440b      	add	r3, r1
 8002b8e:	3324      	adds	r3, #36	@ 0x24
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d108      	bne.n	8002ba8 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6818      	ldr	r0, [r3, #0]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002ba0:	461a      	mov	r2, r3
 8002ba2:	2101      	movs	r1, #1
 8002ba4:	f004 fc5e 	bl	8007464 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002baa:	b2db      	uxtb	r3, r3
 8002bac:	4619      	mov	r1, r3
 8002bae:	6878      	ldr	r0, [r7, #4]
 8002bb0:	f006 ff65 	bl	8009a7e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	f003 0308 	and.w	r3, r3, #8
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d008      	beq.n	8002bd0 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc0:	015a      	lsls	r2, r3, #5
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	4413      	add	r3, r2
 8002bc6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002bca:	461a      	mov	r2, r3
 8002bcc:	2308      	movs	r3, #8
 8002bce:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002bd0:	693b      	ldr	r3, [r7, #16]
 8002bd2:	f003 0310 	and.w	r3, r3, #16
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d008      	beq.n	8002bec <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bdc:	015a      	lsls	r2, r3, #5
 8002bde:	69fb      	ldr	r3, [r7, #28]
 8002be0:	4413      	add	r3, r2
 8002be2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002be6:	461a      	mov	r2, r3
 8002be8:	2310      	movs	r3, #16
 8002bea:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d008      	beq.n	8002c08 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bf8:	015a      	lsls	r2, r3, #5
 8002bfa:	69fb      	ldr	r3, [r7, #28]
 8002bfc:	4413      	add	r3, r2
 8002bfe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002c02:	461a      	mov	r2, r3
 8002c04:	2340      	movs	r3, #64	@ 0x40
 8002c06:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	f003 0302 	and.w	r3, r3, #2
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d023      	beq.n	8002c5a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002c12:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002c14:	6a38      	ldr	r0, [r7, #32]
 8002c16:	f003 fc4b 	bl	80064b0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002c1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c1c:	4613      	mov	r3, r2
 8002c1e:	00db      	lsls	r3, r3, #3
 8002c20:	4413      	add	r3, r2
 8002c22:	009b      	lsls	r3, r3, #2
 8002c24:	3310      	adds	r3, #16
 8002c26:	687a      	ldr	r2, [r7, #4]
 8002c28:	4413      	add	r3, r2
 8002c2a:	3304      	adds	r3, #4
 8002c2c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	78db      	ldrb	r3, [r3, #3]
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d108      	bne.n	8002c48 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c3e:	b2db      	uxtb	r3, r3
 8002c40:	4619      	mov	r1, r3
 8002c42:	6878      	ldr	r0, [r7, #4]
 8002c44:	f006 ffb2 	bl	8009bac <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c4a:	015a      	lsls	r2, r3, #5
 8002c4c:	69fb      	ldr	r3, [r7, #28]
 8002c4e:	4413      	add	r3, r2
 8002c50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002c54:	461a      	mov	r2, r3
 8002c56:	2302      	movs	r3, #2
 8002c58:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d003      	beq.n	8002c6c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002c64:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f000 fcbb 	bl	80035e2 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c6e:	3301      	adds	r3, #1
 8002c70:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c74:	085b      	lsrs	r3, r3, #1
 8002c76:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002c78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	f47f af2e 	bne.w	8002adc <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4618      	mov	r0, r3
 8002c86:	f004 fb29 	bl	80072dc <USB_ReadInterrupts>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002c90:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002c94:	d122      	bne.n	8002cdc <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002c96:	69fb      	ldr	r3, [r7, #28]
 8002c98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	69fa      	ldr	r2, [r7, #28]
 8002ca0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002ca4:	f023 0301 	bic.w	r3, r3, #1
 8002ca8:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d108      	bne.n	8002cc6 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002cbc:	2100      	movs	r1, #0
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	f000 fea2 	bl	8003a08 <HAL_PCDEx_LPM_Callback>
 8002cc4:	e002      	b.n	8002ccc <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f006 ff50 	bl	8009b6c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	695a      	ldr	r2, [r3, #20]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002cda:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f004 fafb 	bl	80072dc <USB_ReadInterrupts>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002cec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002cf0:	d112      	bne.n	8002d18 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	f003 0301 	and.w	r3, r3, #1
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d102      	bne.n	8002d08 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f006 ff0c 	bl	8009b20 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	695a      	ldr	r2, [r3, #20]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002d16:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f004 fadd 	bl	80072dc <USB_ReadInterrupts>
 8002d22:	4603      	mov	r3, r0
 8002d24:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d2c:	f040 80b7 	bne.w	8002e9e <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002d30:	69fb      	ldr	r3, [r7, #28]
 8002d32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	69fa      	ldr	r2, [r7, #28]
 8002d3a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002d3e:	f023 0301 	bic.w	r3, r3, #1
 8002d42:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	2110      	movs	r1, #16
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f003 fbb0 	bl	80064b0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d50:	2300      	movs	r3, #0
 8002d52:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002d54:	e046      	b.n	8002de4 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002d56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d58:	015a      	lsls	r2, r3, #5
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	4413      	add	r3, r2
 8002d5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002d62:	461a      	mov	r2, r3
 8002d64:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002d68:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002d6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d6c:	015a      	lsls	r2, r3, #5
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	4413      	add	r3, r2
 8002d72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d7a:	0151      	lsls	r1, r2, #5
 8002d7c:	69fa      	ldr	r2, [r7, #28]
 8002d7e:	440a      	add	r2, r1
 8002d80:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002d84:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002d88:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002d8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d8c:	015a      	lsls	r2, r3, #5
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	4413      	add	r3, r2
 8002d92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d96:	461a      	mov	r2, r3
 8002d98:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002d9c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002d9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002da0:	015a      	lsls	r2, r3, #5
 8002da2:	69fb      	ldr	r3, [r7, #28]
 8002da4:	4413      	add	r3, r2
 8002da6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002dae:	0151      	lsls	r1, r2, #5
 8002db0:	69fa      	ldr	r2, [r7, #28]
 8002db2:	440a      	add	r2, r1
 8002db4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002db8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002dbc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002dbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dc0:	015a      	lsls	r2, r3, #5
 8002dc2:	69fb      	ldr	r3, [r7, #28]
 8002dc4:	4413      	add	r3, r2
 8002dc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002dce:	0151      	lsls	r1, r2, #5
 8002dd0:	69fa      	ldr	r2, [r7, #28]
 8002dd2:	440a      	add	r2, r1
 8002dd4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002dd8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002ddc:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002dde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002de0:	3301      	adds	r3, #1
 8002de2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	791b      	ldrb	r3, [r3, #4]
 8002de8:	461a      	mov	r2, r3
 8002dea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d3b2      	bcc.n	8002d56 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002df0:	69fb      	ldr	r3, [r7, #28]
 8002df2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002df6:	69db      	ldr	r3, [r3, #28]
 8002df8:	69fa      	ldr	r2, [r7, #28]
 8002dfa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002dfe:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002e02:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	7bdb      	ldrb	r3, [r3, #15]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d016      	beq.n	8002e3a <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002e0c:	69fb      	ldr	r3, [r7, #28]
 8002e0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e12:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e16:	69fa      	ldr	r2, [r7, #28]
 8002e18:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e1c:	f043 030b 	orr.w	r3, r3, #11
 8002e20:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002e24:	69fb      	ldr	r3, [r7, #28]
 8002e26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e2c:	69fa      	ldr	r2, [r7, #28]
 8002e2e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e32:	f043 030b 	orr.w	r3, r3, #11
 8002e36:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e38:	e015      	b.n	8002e66 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002e3a:	69fb      	ldr	r3, [r7, #28]
 8002e3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e40:	695b      	ldr	r3, [r3, #20]
 8002e42:	69fa      	ldr	r2, [r7, #28]
 8002e44:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e48:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002e4c:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8002e50:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002e52:	69fb      	ldr	r3, [r7, #28]
 8002e54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e58:	691b      	ldr	r3, [r3, #16]
 8002e5a:	69fa      	ldr	r2, [r7, #28]
 8002e5c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e60:	f043 030b 	orr.w	r3, r3, #11
 8002e64:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002e66:	69fb      	ldr	r3, [r7, #28]
 8002e68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	69fa      	ldr	r2, [r7, #28]
 8002e70:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e74:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002e78:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6818      	ldr	r0, [r3, #0]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002e88:	461a      	mov	r2, r3
 8002e8a:	f004 faeb 	bl	8007464 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	695a      	ldr	r2, [r3, #20]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002e9c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f004 fa1a 	bl	80072dc <USB_ReadInterrupts>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002eae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002eb2:	d123      	bne.n	8002efc <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4618      	mov	r0, r3
 8002eba:	f004 fab0 	bl	800741e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f003 fb6d 	bl	80065a2 <USB_GetDevSpeed>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	461a      	mov	r2, r3
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681c      	ldr	r4, [r3, #0]
 8002ed4:	f001 fa70 	bl	80043b8 <HAL_RCC_GetHCLKFreq>
 8002ed8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002ede:	461a      	mov	r2, r3
 8002ee0:	4620      	mov	r0, r4
 8002ee2:	f003 f871 	bl	8005fc8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002ee6:	6878      	ldr	r0, [r7, #4]
 8002ee8:	f006 fdf1 	bl	8009ace <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	695a      	ldr	r2, [r3, #20]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002efa:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4618      	mov	r0, r3
 8002f02:	f004 f9eb 	bl	80072dc <USB_ReadInterrupts>
 8002f06:	4603      	mov	r3, r0
 8002f08:	f003 0308 	and.w	r3, r3, #8
 8002f0c:	2b08      	cmp	r3, #8
 8002f0e:	d10a      	bne.n	8002f26 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002f10:	6878      	ldr	r0, [r7, #4]
 8002f12:	f006 fdce 	bl	8009ab2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	695a      	ldr	r2, [r3, #20]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f002 0208 	and.w	r2, r2, #8
 8002f24:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f004 f9d6 	bl	80072dc <USB_ReadInterrupts>
 8002f30:	4603      	mov	r3, r0
 8002f32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f36:	2b80      	cmp	r3, #128	@ 0x80
 8002f38:	d123      	bne.n	8002f82 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002f3a:	6a3b      	ldr	r3, [r7, #32]
 8002f3c:	699b      	ldr	r3, [r3, #24]
 8002f3e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002f42:	6a3b      	ldr	r3, [r7, #32]
 8002f44:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002f46:	2301      	movs	r3, #1
 8002f48:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f4a:	e014      	b.n	8002f76 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002f4c:	6879      	ldr	r1, [r7, #4]
 8002f4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f50:	4613      	mov	r3, r2
 8002f52:	00db      	lsls	r3, r3, #3
 8002f54:	4413      	add	r3, r2
 8002f56:	009b      	lsls	r3, r3, #2
 8002f58:	440b      	add	r3, r1
 8002f5a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002f5e:	781b      	ldrb	r3, [r3, #0]
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d105      	bne.n	8002f70 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f66:	b2db      	uxtb	r3, r3
 8002f68:	4619      	mov	r1, r3
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	f000 fb08 	bl	8003580 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f72:	3301      	adds	r3, #1
 8002f74:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	791b      	ldrb	r3, [r3, #4]
 8002f7a:	461a      	mov	r2, r3
 8002f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d3e4      	bcc.n	8002f4c <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4618      	mov	r0, r3
 8002f88:	f004 f9a8 	bl	80072dc <USB_ReadInterrupts>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002f96:	d13c      	bne.n	8003012 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002f98:	2301      	movs	r3, #1
 8002f9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f9c:	e02b      	b.n	8002ff6 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fa0:	015a      	lsls	r2, r3, #5
 8002fa2:	69fb      	ldr	r3, [r7, #28]
 8002fa4:	4413      	add	r3, r2
 8002fa6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002fae:	6879      	ldr	r1, [r7, #4]
 8002fb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fb2:	4613      	mov	r3, r2
 8002fb4:	00db      	lsls	r3, r3, #3
 8002fb6:	4413      	add	r3, r2
 8002fb8:	009b      	lsls	r3, r3, #2
 8002fba:	440b      	add	r3, r1
 8002fbc:	3318      	adds	r3, #24
 8002fbe:	781b      	ldrb	r3, [r3, #0]
 8002fc0:	2b01      	cmp	r3, #1
 8002fc2:	d115      	bne.n	8002ff0 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002fc4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	da12      	bge.n	8002ff0 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002fca:	6879      	ldr	r1, [r7, #4]
 8002fcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fce:	4613      	mov	r3, r2
 8002fd0:	00db      	lsls	r3, r3, #3
 8002fd2:	4413      	add	r3, r2
 8002fd4:	009b      	lsls	r3, r3, #2
 8002fd6:	440b      	add	r3, r1
 8002fd8:	3317      	adds	r3, #23
 8002fda:	2201      	movs	r2, #1
 8002fdc:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002fe6:	b2db      	uxtb	r3, r3
 8002fe8:	4619      	mov	r1, r3
 8002fea:	6878      	ldr	r0, [r7, #4]
 8002fec:	f000 fac8 	bl	8003580 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff2:	3301      	adds	r3, #1
 8002ff4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	791b      	ldrb	r3, [r3, #4]
 8002ffa:	461a      	mov	r2, r3
 8002ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d3cd      	bcc.n	8002f9e <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	695a      	ldr	r2, [r3, #20]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003010:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4618      	mov	r0, r3
 8003018:	f004 f960 	bl	80072dc <USB_ReadInterrupts>
 800301c:	4603      	mov	r3, r0
 800301e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003022:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003026:	d156      	bne.n	80030d6 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003028:	2301      	movs	r3, #1
 800302a:	627b      	str	r3, [r7, #36]	@ 0x24
 800302c:	e045      	b.n	80030ba <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800302e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003030:	015a      	lsls	r2, r3, #5
 8003032:	69fb      	ldr	r3, [r7, #28]
 8003034:	4413      	add	r3, r2
 8003036:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800303e:	6879      	ldr	r1, [r7, #4]
 8003040:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003042:	4613      	mov	r3, r2
 8003044:	00db      	lsls	r3, r3, #3
 8003046:	4413      	add	r3, r2
 8003048:	009b      	lsls	r3, r3, #2
 800304a:	440b      	add	r3, r1
 800304c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003050:	781b      	ldrb	r3, [r3, #0]
 8003052:	2b01      	cmp	r3, #1
 8003054:	d12e      	bne.n	80030b4 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003056:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003058:	2b00      	cmp	r3, #0
 800305a:	da2b      	bge.n	80030b4 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800305c:	69bb      	ldr	r3, [r7, #24]
 800305e:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8003068:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800306c:	429a      	cmp	r2, r3
 800306e:	d121      	bne.n	80030b4 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003070:	6879      	ldr	r1, [r7, #4]
 8003072:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003074:	4613      	mov	r3, r2
 8003076:	00db      	lsls	r3, r3, #3
 8003078:	4413      	add	r3, r2
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	440b      	add	r3, r1
 800307e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003082:	2201      	movs	r2, #1
 8003084:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003086:	6a3b      	ldr	r3, [r7, #32]
 8003088:	699b      	ldr	r3, [r3, #24]
 800308a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800308e:	6a3b      	ldr	r3, [r7, #32]
 8003090:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003092:	6a3b      	ldr	r3, [r7, #32]
 8003094:	695b      	ldr	r3, [r3, #20]
 8003096:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800309a:	2b00      	cmp	r3, #0
 800309c:	d10a      	bne.n	80030b4 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	69fa      	ldr	r2, [r7, #28]
 80030a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80030ac:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80030b0:	6053      	str	r3, [r2, #4]
            break;
 80030b2:	e008      	b.n	80030c6 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80030b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030b6:	3301      	adds	r3, #1
 80030b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	791b      	ldrb	r3, [r3, #4]
 80030be:	461a      	mov	r2, r3
 80030c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d3b3      	bcc.n	800302e <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	695a      	ldr	r2, [r3, #20]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80030d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4618      	mov	r0, r3
 80030dc:	f004 f8fe 	bl	80072dc <USB_ReadInterrupts>
 80030e0:	4603      	mov	r3, r0
 80030e2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80030e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030ea:	d10a      	bne.n	8003102 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80030ec:	6878      	ldr	r0, [r7, #4]
 80030ee:	f006 fd6f 	bl	8009bd0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	695a      	ldr	r2, [r3, #20]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003100:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4618      	mov	r0, r3
 8003108:	f004 f8e8 	bl	80072dc <USB_ReadInterrupts>
 800310c:	4603      	mov	r3, r0
 800310e:	f003 0304 	and.w	r3, r3, #4
 8003112:	2b04      	cmp	r3, #4
 8003114:	d115      	bne.n	8003142 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800311e:	69bb      	ldr	r3, [r7, #24]
 8003120:	f003 0304 	and.w	r3, r3, #4
 8003124:	2b00      	cmp	r3, #0
 8003126:	d002      	beq.n	800312e <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003128:	6878      	ldr	r0, [r7, #4]
 800312a:	f006 fd5f 	bl	8009bec <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	6859      	ldr	r1, [r3, #4]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	69ba      	ldr	r2, [r7, #24]
 800313a:	430a      	orrs	r2, r1
 800313c:	605a      	str	r2, [r3, #4]
 800313e:	e000      	b.n	8003142 <HAL_PCD_IRQHandler+0x93c>
      return;
 8003140:	bf00      	nop
    }
  }
}
 8003142:	3734      	adds	r7, #52	@ 0x34
 8003144:	46bd      	mov	sp, r7
 8003146:	bd90      	pop	{r4, r7, pc}

08003148 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b082      	sub	sp, #8
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
 8003150:	460b      	mov	r3, r1
 8003152:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800315a:	2b01      	cmp	r3, #1
 800315c:	d101      	bne.n	8003162 <HAL_PCD_SetAddress+0x1a>
 800315e:	2302      	movs	r3, #2
 8003160:	e012      	b.n	8003188 <HAL_PCD_SetAddress+0x40>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2201      	movs	r2, #1
 8003166:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	78fa      	ldrb	r2, [r7, #3]
 800316e:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	78fa      	ldrb	r2, [r7, #3]
 8003176:	4611      	mov	r1, r2
 8003178:	4618      	mov	r0, r3
 800317a:	f004 f847 	bl	800720c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003186:	2300      	movs	r3, #0
}
 8003188:	4618      	mov	r0, r3
 800318a:	3708      	adds	r7, #8
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}

08003190 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b084      	sub	sp, #16
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
 8003198:	4608      	mov	r0, r1
 800319a:	4611      	mov	r1, r2
 800319c:	461a      	mov	r2, r3
 800319e:	4603      	mov	r3, r0
 80031a0:	70fb      	strb	r3, [r7, #3]
 80031a2:	460b      	mov	r3, r1
 80031a4:	803b      	strh	r3, [r7, #0]
 80031a6:	4613      	mov	r3, r2
 80031a8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80031aa:	2300      	movs	r3, #0
 80031ac:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80031ae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	da0f      	bge.n	80031d6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80031b6:	78fb      	ldrb	r3, [r7, #3]
 80031b8:	f003 020f 	and.w	r2, r3, #15
 80031bc:	4613      	mov	r3, r2
 80031be:	00db      	lsls	r3, r3, #3
 80031c0:	4413      	add	r3, r2
 80031c2:	009b      	lsls	r3, r3, #2
 80031c4:	3310      	adds	r3, #16
 80031c6:	687a      	ldr	r2, [r7, #4]
 80031c8:	4413      	add	r3, r2
 80031ca:	3304      	adds	r3, #4
 80031cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2201      	movs	r2, #1
 80031d2:	705a      	strb	r2, [r3, #1]
 80031d4:	e00f      	b.n	80031f6 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80031d6:	78fb      	ldrb	r3, [r7, #3]
 80031d8:	f003 020f 	and.w	r2, r3, #15
 80031dc:	4613      	mov	r3, r2
 80031de:	00db      	lsls	r3, r3, #3
 80031e0:	4413      	add	r3, r2
 80031e2:	009b      	lsls	r3, r3, #2
 80031e4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80031e8:	687a      	ldr	r2, [r7, #4]
 80031ea:	4413      	add	r3, r2
 80031ec:	3304      	adds	r3, #4
 80031ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2200      	movs	r2, #0
 80031f4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80031f6:	78fb      	ldrb	r3, [r7, #3]
 80031f8:	f003 030f 	and.w	r3, r3, #15
 80031fc:	b2da      	uxtb	r2, r3
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003202:	883a      	ldrh	r2, [r7, #0]
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	78ba      	ldrb	r2, [r7, #2]
 800320c:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	785b      	ldrb	r3, [r3, #1]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d004      	beq.n	8003220 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	781b      	ldrb	r3, [r3, #0]
 800321a:	461a      	mov	r2, r3
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003220:	78bb      	ldrb	r3, [r7, #2]
 8003222:	2b02      	cmp	r3, #2
 8003224:	d102      	bne.n	800322c <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2200      	movs	r2, #0
 800322a:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003232:	2b01      	cmp	r3, #1
 8003234:	d101      	bne.n	800323a <HAL_PCD_EP_Open+0xaa>
 8003236:	2302      	movs	r3, #2
 8003238:	e00e      	b.n	8003258 <HAL_PCD_EP_Open+0xc8>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2201      	movs	r2, #1
 800323e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	68f9      	ldr	r1, [r7, #12]
 8003248:	4618      	mov	r0, r3
 800324a:	f003 f9cf 	bl	80065ec <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2200      	movs	r2, #0
 8003252:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8003256:	7afb      	ldrb	r3, [r7, #11]
}
 8003258:	4618      	mov	r0, r3
 800325a:	3710      	adds	r7, #16
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}

08003260 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b084      	sub	sp, #16
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
 8003268:	460b      	mov	r3, r1
 800326a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800326c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003270:	2b00      	cmp	r3, #0
 8003272:	da0f      	bge.n	8003294 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003274:	78fb      	ldrb	r3, [r7, #3]
 8003276:	f003 020f 	and.w	r2, r3, #15
 800327a:	4613      	mov	r3, r2
 800327c:	00db      	lsls	r3, r3, #3
 800327e:	4413      	add	r3, r2
 8003280:	009b      	lsls	r3, r3, #2
 8003282:	3310      	adds	r3, #16
 8003284:	687a      	ldr	r2, [r7, #4]
 8003286:	4413      	add	r3, r2
 8003288:	3304      	adds	r3, #4
 800328a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2201      	movs	r2, #1
 8003290:	705a      	strb	r2, [r3, #1]
 8003292:	e00f      	b.n	80032b4 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003294:	78fb      	ldrb	r3, [r7, #3]
 8003296:	f003 020f 	and.w	r2, r3, #15
 800329a:	4613      	mov	r3, r2
 800329c:	00db      	lsls	r3, r3, #3
 800329e:	4413      	add	r3, r2
 80032a0:	009b      	lsls	r3, r3, #2
 80032a2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80032a6:	687a      	ldr	r2, [r7, #4]
 80032a8:	4413      	add	r3, r2
 80032aa:	3304      	adds	r3, #4
 80032ac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	2200      	movs	r2, #0
 80032b2:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80032b4:	78fb      	ldrb	r3, [r7, #3]
 80032b6:	f003 030f 	and.w	r3, r3, #15
 80032ba:	b2da      	uxtb	r2, r3
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d101      	bne.n	80032ce <HAL_PCD_EP_Close+0x6e>
 80032ca:	2302      	movs	r3, #2
 80032cc:	e00e      	b.n	80032ec <HAL_PCD_EP_Close+0x8c>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2201      	movs	r2, #1
 80032d2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	68f9      	ldr	r1, [r7, #12]
 80032dc:	4618      	mov	r0, r3
 80032de:	f003 fa0d 	bl	80066fc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2200      	movs	r2, #0
 80032e6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80032ea:	2300      	movs	r3, #0
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	3710      	adds	r7, #16
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bd80      	pop	{r7, pc}

080032f4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b086      	sub	sp, #24
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	60f8      	str	r0, [r7, #12]
 80032fc:	607a      	str	r2, [r7, #4]
 80032fe:	603b      	str	r3, [r7, #0]
 8003300:	460b      	mov	r3, r1
 8003302:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003304:	7afb      	ldrb	r3, [r7, #11]
 8003306:	f003 020f 	and.w	r2, r3, #15
 800330a:	4613      	mov	r3, r2
 800330c:	00db      	lsls	r3, r3, #3
 800330e:	4413      	add	r3, r2
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003316:	68fa      	ldr	r2, [r7, #12]
 8003318:	4413      	add	r3, r2
 800331a:	3304      	adds	r3, #4
 800331c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	687a      	ldr	r2, [r7, #4]
 8003322:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	683a      	ldr	r2, [r7, #0]
 8003328:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	2200      	movs	r2, #0
 800332e:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	2200      	movs	r2, #0
 8003334:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003336:	7afb      	ldrb	r3, [r7, #11]
 8003338:	f003 030f 	and.w	r3, r3, #15
 800333c:	b2da      	uxtb	r2, r3
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	799b      	ldrb	r3, [r3, #6]
 8003346:	2b01      	cmp	r3, #1
 8003348:	d102      	bne.n	8003350 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800334a:	687a      	ldr	r2, [r7, #4]
 800334c:	697b      	ldr	r3, [r7, #20]
 800334e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	6818      	ldr	r0, [r3, #0]
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	799b      	ldrb	r3, [r3, #6]
 8003358:	461a      	mov	r2, r3
 800335a:	6979      	ldr	r1, [r7, #20]
 800335c:	f003 faaa 	bl	80068b4 <USB_EPStartXfer>

  return HAL_OK;
 8003360:	2300      	movs	r3, #0
}
 8003362:	4618      	mov	r0, r3
 8003364:	3718      	adds	r7, #24
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}

0800336a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800336a:	b480      	push	{r7}
 800336c:	b083      	sub	sp, #12
 800336e:	af00      	add	r7, sp, #0
 8003370:	6078      	str	r0, [r7, #4]
 8003372:	460b      	mov	r3, r1
 8003374:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003376:	78fb      	ldrb	r3, [r7, #3]
 8003378:	f003 020f 	and.w	r2, r3, #15
 800337c:	6879      	ldr	r1, [r7, #4]
 800337e:	4613      	mov	r3, r2
 8003380:	00db      	lsls	r3, r3, #3
 8003382:	4413      	add	r3, r2
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	440b      	add	r3, r1
 8003388:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800338c:	681b      	ldr	r3, [r3, #0]
}
 800338e:	4618      	mov	r0, r3
 8003390:	370c      	adds	r7, #12
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr

0800339a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800339a:	b580      	push	{r7, lr}
 800339c:	b086      	sub	sp, #24
 800339e:	af00      	add	r7, sp, #0
 80033a0:	60f8      	str	r0, [r7, #12]
 80033a2:	607a      	str	r2, [r7, #4]
 80033a4:	603b      	str	r3, [r7, #0]
 80033a6:	460b      	mov	r3, r1
 80033a8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80033aa:	7afb      	ldrb	r3, [r7, #11]
 80033ac:	f003 020f 	and.w	r2, r3, #15
 80033b0:	4613      	mov	r3, r2
 80033b2:	00db      	lsls	r3, r3, #3
 80033b4:	4413      	add	r3, r2
 80033b6:	009b      	lsls	r3, r3, #2
 80033b8:	3310      	adds	r3, #16
 80033ba:	68fa      	ldr	r2, [r7, #12]
 80033bc:	4413      	add	r3, r2
 80033be:	3304      	adds	r3, #4
 80033c0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	687a      	ldr	r2, [r7, #4]
 80033c6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	683a      	ldr	r2, [r7, #0]
 80033cc:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	2200      	movs	r2, #0
 80033d2:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	2201      	movs	r2, #1
 80033d8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80033da:	7afb      	ldrb	r3, [r7, #11]
 80033dc:	f003 030f 	and.w	r3, r3, #15
 80033e0:	b2da      	uxtb	r2, r3
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	799b      	ldrb	r3, [r3, #6]
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d102      	bne.n	80033f4 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	697b      	ldr	r3, [r7, #20]
 80033f2:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6818      	ldr	r0, [r3, #0]
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	799b      	ldrb	r3, [r3, #6]
 80033fc:	461a      	mov	r2, r3
 80033fe:	6979      	ldr	r1, [r7, #20]
 8003400:	f003 fa58 	bl	80068b4 <USB_EPStartXfer>

  return HAL_OK;
 8003404:	2300      	movs	r3, #0
}
 8003406:	4618      	mov	r0, r3
 8003408:	3718      	adds	r7, #24
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}

0800340e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800340e:	b580      	push	{r7, lr}
 8003410:	b084      	sub	sp, #16
 8003412:	af00      	add	r7, sp, #0
 8003414:	6078      	str	r0, [r7, #4]
 8003416:	460b      	mov	r3, r1
 8003418:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800341a:	78fb      	ldrb	r3, [r7, #3]
 800341c:	f003 030f 	and.w	r3, r3, #15
 8003420:	687a      	ldr	r2, [r7, #4]
 8003422:	7912      	ldrb	r2, [r2, #4]
 8003424:	4293      	cmp	r3, r2
 8003426:	d901      	bls.n	800342c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	e04f      	b.n	80034cc <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800342c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003430:	2b00      	cmp	r3, #0
 8003432:	da0f      	bge.n	8003454 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003434:	78fb      	ldrb	r3, [r7, #3]
 8003436:	f003 020f 	and.w	r2, r3, #15
 800343a:	4613      	mov	r3, r2
 800343c:	00db      	lsls	r3, r3, #3
 800343e:	4413      	add	r3, r2
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	3310      	adds	r3, #16
 8003444:	687a      	ldr	r2, [r7, #4]
 8003446:	4413      	add	r3, r2
 8003448:	3304      	adds	r3, #4
 800344a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2201      	movs	r2, #1
 8003450:	705a      	strb	r2, [r3, #1]
 8003452:	e00d      	b.n	8003470 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003454:	78fa      	ldrb	r2, [r7, #3]
 8003456:	4613      	mov	r3, r2
 8003458:	00db      	lsls	r3, r3, #3
 800345a:	4413      	add	r3, r2
 800345c:	009b      	lsls	r3, r3, #2
 800345e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003462:	687a      	ldr	r2, [r7, #4]
 8003464:	4413      	add	r3, r2
 8003466:	3304      	adds	r3, #4
 8003468:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	2200      	movs	r2, #0
 800346e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2201      	movs	r2, #1
 8003474:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003476:	78fb      	ldrb	r3, [r7, #3]
 8003478:	f003 030f 	and.w	r3, r3, #15
 800347c:	b2da      	uxtb	r2, r3
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003488:	2b01      	cmp	r3, #1
 800348a:	d101      	bne.n	8003490 <HAL_PCD_EP_SetStall+0x82>
 800348c:	2302      	movs	r3, #2
 800348e:	e01d      	b.n	80034cc <HAL_PCD_EP_SetStall+0xbe>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2201      	movs	r2, #1
 8003494:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	68f9      	ldr	r1, [r7, #12]
 800349e:	4618      	mov	r0, r3
 80034a0:	f003 fde0 	bl	8007064 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80034a4:	78fb      	ldrb	r3, [r7, #3]
 80034a6:	f003 030f 	and.w	r3, r3, #15
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d109      	bne.n	80034c2 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6818      	ldr	r0, [r3, #0]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	7999      	ldrb	r1, [r3, #6]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80034bc:	461a      	mov	r2, r3
 80034be:	f003 ffd1 	bl	8007464 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2200      	movs	r2, #0
 80034c6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80034ca:	2300      	movs	r3, #0
}
 80034cc:	4618      	mov	r0, r3
 80034ce:	3710      	adds	r7, #16
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}

080034d4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b084      	sub	sp, #16
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
 80034dc:	460b      	mov	r3, r1
 80034de:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80034e0:	78fb      	ldrb	r3, [r7, #3]
 80034e2:	f003 030f 	and.w	r3, r3, #15
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	7912      	ldrb	r2, [r2, #4]
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d901      	bls.n	80034f2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	e042      	b.n	8003578 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80034f2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	da0f      	bge.n	800351a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80034fa:	78fb      	ldrb	r3, [r7, #3]
 80034fc:	f003 020f 	and.w	r2, r3, #15
 8003500:	4613      	mov	r3, r2
 8003502:	00db      	lsls	r3, r3, #3
 8003504:	4413      	add	r3, r2
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	3310      	adds	r3, #16
 800350a:	687a      	ldr	r2, [r7, #4]
 800350c:	4413      	add	r3, r2
 800350e:	3304      	adds	r3, #4
 8003510:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	2201      	movs	r2, #1
 8003516:	705a      	strb	r2, [r3, #1]
 8003518:	e00f      	b.n	800353a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800351a:	78fb      	ldrb	r3, [r7, #3]
 800351c:	f003 020f 	and.w	r2, r3, #15
 8003520:	4613      	mov	r3, r2
 8003522:	00db      	lsls	r3, r3, #3
 8003524:	4413      	add	r3, r2
 8003526:	009b      	lsls	r3, r3, #2
 8003528:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800352c:	687a      	ldr	r2, [r7, #4]
 800352e:	4413      	add	r3, r2
 8003530:	3304      	adds	r3, #4
 8003532:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	2200      	movs	r2, #0
 8003538:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	2200      	movs	r2, #0
 800353e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003540:	78fb      	ldrb	r3, [r7, #3]
 8003542:	f003 030f 	and.w	r3, r3, #15
 8003546:	b2da      	uxtb	r2, r3
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003552:	2b01      	cmp	r3, #1
 8003554:	d101      	bne.n	800355a <HAL_PCD_EP_ClrStall+0x86>
 8003556:	2302      	movs	r3, #2
 8003558:	e00e      	b.n	8003578 <HAL_PCD_EP_ClrStall+0xa4>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2201      	movs	r2, #1
 800355e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	68f9      	ldr	r1, [r7, #12]
 8003568:	4618      	mov	r0, r3
 800356a:	f003 fde9 	bl	8007140 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2200      	movs	r2, #0
 8003572:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003576:	2300      	movs	r3, #0
}
 8003578:	4618      	mov	r0, r3
 800357a:	3710      	adds	r7, #16
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}

08003580 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b084      	sub	sp, #16
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
 8003588:	460b      	mov	r3, r1
 800358a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800358c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003590:	2b00      	cmp	r3, #0
 8003592:	da0c      	bge.n	80035ae <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003594:	78fb      	ldrb	r3, [r7, #3]
 8003596:	f003 020f 	and.w	r2, r3, #15
 800359a:	4613      	mov	r3, r2
 800359c:	00db      	lsls	r3, r3, #3
 800359e:	4413      	add	r3, r2
 80035a0:	009b      	lsls	r3, r3, #2
 80035a2:	3310      	adds	r3, #16
 80035a4:	687a      	ldr	r2, [r7, #4]
 80035a6:	4413      	add	r3, r2
 80035a8:	3304      	adds	r3, #4
 80035aa:	60fb      	str	r3, [r7, #12]
 80035ac:	e00c      	b.n	80035c8 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80035ae:	78fb      	ldrb	r3, [r7, #3]
 80035b0:	f003 020f 	and.w	r2, r3, #15
 80035b4:	4613      	mov	r3, r2
 80035b6:	00db      	lsls	r3, r3, #3
 80035b8:	4413      	add	r3, r2
 80035ba:	009b      	lsls	r3, r3, #2
 80035bc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80035c0:	687a      	ldr	r2, [r7, #4]
 80035c2:	4413      	add	r3, r2
 80035c4:	3304      	adds	r3, #4
 80035c6:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	68f9      	ldr	r1, [r7, #12]
 80035ce:	4618      	mov	r0, r3
 80035d0:	f003 fc08 	bl	8006de4 <USB_EPStopXfer>
 80035d4:	4603      	mov	r3, r0
 80035d6:	72fb      	strb	r3, [r7, #11]

  return ret;
 80035d8:	7afb      	ldrb	r3, [r7, #11]
}
 80035da:	4618      	mov	r0, r3
 80035dc:	3710      	adds	r7, #16
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}

080035e2 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80035e2:	b580      	push	{r7, lr}
 80035e4:	b08a      	sub	sp, #40	@ 0x28
 80035e6:	af02      	add	r7, sp, #8
 80035e8:	6078      	str	r0, [r7, #4]
 80035ea:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80035f6:	683a      	ldr	r2, [r7, #0]
 80035f8:	4613      	mov	r3, r2
 80035fa:	00db      	lsls	r3, r3, #3
 80035fc:	4413      	add	r3, r2
 80035fe:	009b      	lsls	r3, r3, #2
 8003600:	3310      	adds	r3, #16
 8003602:	687a      	ldr	r2, [r7, #4]
 8003604:	4413      	add	r3, r2
 8003606:	3304      	adds	r3, #4
 8003608:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	695a      	ldr	r2, [r3, #20]
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	691b      	ldr	r3, [r3, #16]
 8003612:	429a      	cmp	r2, r3
 8003614:	d901      	bls.n	800361a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	e06b      	b.n	80036f2 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	691a      	ldr	r2, [r3, #16]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	695b      	ldr	r3, [r3, #20]
 8003622:	1ad3      	subs	r3, r2, r3
 8003624:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	69fa      	ldr	r2, [r7, #28]
 800362c:	429a      	cmp	r2, r3
 800362e:	d902      	bls.n	8003636 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003636:	69fb      	ldr	r3, [r7, #28]
 8003638:	3303      	adds	r3, #3
 800363a:	089b      	lsrs	r3, r3, #2
 800363c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800363e:	e02a      	b.n	8003696 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	691a      	ldr	r2, [r3, #16]
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	695b      	ldr	r3, [r3, #20]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	69fa      	ldr	r2, [r7, #28]
 8003652:	429a      	cmp	r2, r3
 8003654:	d902      	bls.n	800365c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800365c:	69fb      	ldr	r3, [r7, #28]
 800365e:	3303      	adds	r3, #3
 8003660:	089b      	lsrs	r3, r3, #2
 8003662:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	68d9      	ldr	r1, [r3, #12]
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	b2da      	uxtb	r2, r3
 800366c:	69fb      	ldr	r3, [r7, #28]
 800366e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003674:	9300      	str	r3, [sp, #0]
 8003676:	4603      	mov	r3, r0
 8003678:	6978      	ldr	r0, [r7, #20]
 800367a:	f003 fc5d 	bl	8006f38 <USB_WritePacket>

    ep->xfer_buff  += len;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	68da      	ldr	r2, [r3, #12]
 8003682:	69fb      	ldr	r3, [r7, #28]
 8003684:	441a      	add	r2, r3
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	695a      	ldr	r2, [r3, #20]
 800368e:	69fb      	ldr	r3, [r7, #28]
 8003690:	441a      	add	r2, r3
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	015a      	lsls	r2, r3, #5
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	4413      	add	r3, r2
 800369e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80036a2:	699b      	ldr	r3, [r3, #24]
 80036a4:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80036a6:	69ba      	ldr	r2, [r7, #24]
 80036a8:	429a      	cmp	r2, r3
 80036aa:	d809      	bhi.n	80036c0 <PCD_WriteEmptyTxFifo+0xde>
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	695a      	ldr	r2, [r3, #20]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d203      	bcs.n	80036c0 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	691b      	ldr	r3, [r3, #16]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d1bf      	bne.n	8003640 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	691a      	ldr	r2, [r3, #16]
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	695b      	ldr	r3, [r3, #20]
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d811      	bhi.n	80036f0 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	f003 030f 	and.w	r3, r3, #15
 80036d2:	2201      	movs	r2, #1
 80036d4:	fa02 f303 	lsl.w	r3, r2, r3
 80036d8:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80036e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	43db      	mvns	r3, r3
 80036e6:	6939      	ldr	r1, [r7, #16]
 80036e8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80036ec:	4013      	ands	r3, r2
 80036ee:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80036f0:	2300      	movs	r3, #0
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	3720      	adds	r7, #32
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}
	...

080036fc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b088      	sub	sp, #32
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
 8003704:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800370c:	69fb      	ldr	r3, [r7, #28]
 800370e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003710:	69fb      	ldr	r3, [r7, #28]
 8003712:	333c      	adds	r3, #60	@ 0x3c
 8003714:	3304      	adds	r3, #4
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	015a      	lsls	r2, r3, #5
 800371e:	69bb      	ldr	r3, [r7, #24]
 8003720:	4413      	add	r3, r2
 8003722:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	799b      	ldrb	r3, [r3, #6]
 800372e:	2b01      	cmp	r3, #1
 8003730:	d17b      	bne.n	800382a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	f003 0308 	and.w	r3, r3, #8
 8003738:	2b00      	cmp	r3, #0
 800373a:	d015      	beq.n	8003768 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800373c:	697b      	ldr	r3, [r7, #20]
 800373e:	4a61      	ldr	r2, [pc, #388]	@ (80038c4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003740:	4293      	cmp	r3, r2
 8003742:	f240 80b9 	bls.w	80038b8 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800374c:	2b00      	cmp	r3, #0
 800374e:	f000 80b3 	beq.w	80038b8 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	015a      	lsls	r2, r3, #5
 8003756:	69bb      	ldr	r3, [r7, #24]
 8003758:	4413      	add	r3, r2
 800375a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800375e:	461a      	mov	r2, r3
 8003760:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003764:	6093      	str	r3, [r2, #8]
 8003766:	e0a7      	b.n	80038b8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	f003 0320 	and.w	r3, r3, #32
 800376e:	2b00      	cmp	r3, #0
 8003770:	d009      	beq.n	8003786 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	015a      	lsls	r2, r3, #5
 8003776:	69bb      	ldr	r3, [r7, #24]
 8003778:	4413      	add	r3, r2
 800377a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800377e:	461a      	mov	r2, r3
 8003780:	2320      	movs	r3, #32
 8003782:	6093      	str	r3, [r2, #8]
 8003784:	e098      	b.n	80038b8 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800378c:	2b00      	cmp	r3, #0
 800378e:	f040 8093 	bne.w	80038b8 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	4a4b      	ldr	r2, [pc, #300]	@ (80038c4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d90f      	bls.n	80037ba <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d00a      	beq.n	80037ba <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	015a      	lsls	r2, r3, #5
 80037a8:	69bb      	ldr	r3, [r7, #24]
 80037aa:	4413      	add	r3, r2
 80037ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80037b0:	461a      	mov	r2, r3
 80037b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80037b6:	6093      	str	r3, [r2, #8]
 80037b8:	e07e      	b.n	80038b8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80037ba:	683a      	ldr	r2, [r7, #0]
 80037bc:	4613      	mov	r3, r2
 80037be:	00db      	lsls	r3, r3, #3
 80037c0:	4413      	add	r3, r2
 80037c2:	009b      	lsls	r3, r3, #2
 80037c4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80037c8:	687a      	ldr	r2, [r7, #4]
 80037ca:	4413      	add	r3, r2
 80037cc:	3304      	adds	r3, #4
 80037ce:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6a1a      	ldr	r2, [r3, #32]
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	0159      	lsls	r1, r3, #5
 80037d8:	69bb      	ldr	r3, [r7, #24]
 80037da:	440b      	add	r3, r1
 80037dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80037e0:	691b      	ldr	r3, [r3, #16]
 80037e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037e6:	1ad2      	subs	r2, r2, r3
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d114      	bne.n	800381c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	691b      	ldr	r3, [r3, #16]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d109      	bne.n	800380e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6818      	ldr	r0, [r3, #0]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003804:	461a      	mov	r2, r3
 8003806:	2101      	movs	r1, #1
 8003808:	f003 fe2c 	bl	8007464 <USB_EP0_OutStart>
 800380c:	e006      	b.n	800381c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	68da      	ldr	r2, [r3, #12]
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	695b      	ldr	r3, [r3, #20]
 8003816:	441a      	add	r2, r3
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	b2db      	uxtb	r3, r3
 8003820:	4619      	mov	r1, r3
 8003822:	6878      	ldr	r0, [r7, #4]
 8003824:	f006 f910 	bl	8009a48 <HAL_PCD_DataOutStageCallback>
 8003828:	e046      	b.n	80038b8 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	4a26      	ldr	r2, [pc, #152]	@ (80038c8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d124      	bne.n	800387c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003838:	2b00      	cmp	r3, #0
 800383a:	d00a      	beq.n	8003852 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	015a      	lsls	r2, r3, #5
 8003840:	69bb      	ldr	r3, [r7, #24]
 8003842:	4413      	add	r3, r2
 8003844:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003848:	461a      	mov	r2, r3
 800384a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800384e:	6093      	str	r3, [r2, #8]
 8003850:	e032      	b.n	80038b8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	f003 0320 	and.w	r3, r3, #32
 8003858:	2b00      	cmp	r3, #0
 800385a:	d008      	beq.n	800386e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	015a      	lsls	r2, r3, #5
 8003860:	69bb      	ldr	r3, [r7, #24]
 8003862:	4413      	add	r3, r2
 8003864:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003868:	461a      	mov	r2, r3
 800386a:	2320      	movs	r3, #32
 800386c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	b2db      	uxtb	r3, r3
 8003872:	4619      	mov	r1, r3
 8003874:	6878      	ldr	r0, [r7, #4]
 8003876:	f006 f8e7 	bl	8009a48 <HAL_PCD_DataOutStageCallback>
 800387a:	e01d      	b.n	80038b8 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d114      	bne.n	80038ac <PCD_EP_OutXfrComplete_int+0x1b0>
 8003882:	6879      	ldr	r1, [r7, #4]
 8003884:	683a      	ldr	r2, [r7, #0]
 8003886:	4613      	mov	r3, r2
 8003888:	00db      	lsls	r3, r3, #3
 800388a:	4413      	add	r3, r2
 800388c:	009b      	lsls	r3, r3, #2
 800388e:	440b      	add	r3, r1
 8003890:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d108      	bne.n	80038ac <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6818      	ldr	r0, [r3, #0]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80038a4:	461a      	mov	r2, r3
 80038a6:	2100      	movs	r1, #0
 80038a8:	f003 fddc 	bl	8007464 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	b2db      	uxtb	r3, r3
 80038b0:	4619      	mov	r1, r3
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f006 f8c8 	bl	8009a48 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80038b8:	2300      	movs	r3, #0
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	3720      	adds	r7, #32
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop
 80038c4:	4f54300a 	.word	0x4f54300a
 80038c8:	4f54310a 	.word	0x4f54310a

080038cc <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b086      	sub	sp, #24
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
 80038d4:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80038e0:	697b      	ldr	r3, [r7, #20]
 80038e2:	333c      	adds	r3, #60	@ 0x3c
 80038e4:	3304      	adds	r3, #4
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	015a      	lsls	r2, r3, #5
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	4413      	add	r3, r2
 80038f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	4a15      	ldr	r2, [pc, #84]	@ (8003954 <PCD_EP_OutSetupPacket_int+0x88>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d90e      	bls.n	8003920 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003908:	2b00      	cmp	r3, #0
 800390a:	d009      	beq.n	8003920 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	015a      	lsls	r2, r3, #5
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	4413      	add	r3, r2
 8003914:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003918:	461a      	mov	r2, r3
 800391a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800391e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003920:	6878      	ldr	r0, [r7, #4]
 8003922:	f006 f87f 	bl	8009a24 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	4a0a      	ldr	r2, [pc, #40]	@ (8003954 <PCD_EP_OutSetupPacket_int+0x88>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d90c      	bls.n	8003948 <PCD_EP_OutSetupPacket_int+0x7c>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	799b      	ldrb	r3, [r3, #6]
 8003932:	2b01      	cmp	r3, #1
 8003934:	d108      	bne.n	8003948 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6818      	ldr	r0, [r3, #0]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003940:	461a      	mov	r2, r3
 8003942:	2101      	movs	r1, #1
 8003944:	f003 fd8e 	bl	8007464 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003948:	2300      	movs	r3, #0
}
 800394a:	4618      	mov	r0, r3
 800394c:	3718      	adds	r7, #24
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	4f54300a 	.word	0x4f54300a

08003958 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003958:	b480      	push	{r7}
 800395a:	b085      	sub	sp, #20
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
 8003960:	460b      	mov	r3, r1
 8003962:	70fb      	strb	r3, [r7, #3]
 8003964:	4613      	mov	r3, r2
 8003966:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800396e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003970:	78fb      	ldrb	r3, [r7, #3]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d107      	bne.n	8003986 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003976:	883b      	ldrh	r3, [r7, #0]
 8003978:	0419      	lsls	r1, r3, #16
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	68ba      	ldr	r2, [r7, #8]
 8003980:	430a      	orrs	r2, r1
 8003982:	629a      	str	r2, [r3, #40]	@ 0x28
 8003984:	e028      	b.n	80039d8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800398c:	0c1b      	lsrs	r3, r3, #16
 800398e:	68ba      	ldr	r2, [r7, #8]
 8003990:	4413      	add	r3, r2
 8003992:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003994:	2300      	movs	r3, #0
 8003996:	73fb      	strb	r3, [r7, #15]
 8003998:	e00d      	b.n	80039b6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	7bfb      	ldrb	r3, [r7, #15]
 80039a0:	3340      	adds	r3, #64	@ 0x40
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	4413      	add	r3, r2
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	0c1b      	lsrs	r3, r3, #16
 80039aa:	68ba      	ldr	r2, [r7, #8]
 80039ac:	4413      	add	r3, r2
 80039ae:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80039b0:	7bfb      	ldrb	r3, [r7, #15]
 80039b2:	3301      	adds	r3, #1
 80039b4:	73fb      	strb	r3, [r7, #15]
 80039b6:	7bfa      	ldrb	r2, [r7, #15]
 80039b8:	78fb      	ldrb	r3, [r7, #3]
 80039ba:	3b01      	subs	r3, #1
 80039bc:	429a      	cmp	r2, r3
 80039be:	d3ec      	bcc.n	800399a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80039c0:	883b      	ldrh	r3, [r7, #0]
 80039c2:	0418      	lsls	r0, r3, #16
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6819      	ldr	r1, [r3, #0]
 80039c8:	78fb      	ldrb	r3, [r7, #3]
 80039ca:	3b01      	subs	r3, #1
 80039cc:	68ba      	ldr	r2, [r7, #8]
 80039ce:	4302      	orrs	r2, r0
 80039d0:	3340      	adds	r3, #64	@ 0x40
 80039d2:	009b      	lsls	r3, r3, #2
 80039d4:	440b      	add	r3, r1
 80039d6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80039d8:	2300      	movs	r3, #0
}
 80039da:	4618      	mov	r0, r3
 80039dc:	3714      	adds	r7, #20
 80039de:	46bd      	mov	sp, r7
 80039e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e4:	4770      	bx	lr

080039e6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80039e6:	b480      	push	{r7}
 80039e8:	b083      	sub	sp, #12
 80039ea:	af00      	add	r7, sp, #0
 80039ec:	6078      	str	r0, [r7, #4]
 80039ee:	460b      	mov	r3, r1
 80039f0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	887a      	ldrh	r2, [r7, #2]
 80039f8:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80039fa:	2300      	movs	r3, #0
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	370c      	adds	r7, #12
 8003a00:	46bd      	mov	sp, r7
 8003a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a06:	4770      	bx	lr

08003a08 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b083      	sub	sp, #12
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
 8003a10:	460b      	mov	r3, r1
 8003a12:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003a14:	bf00      	nop
 8003a16:	370c      	adds	r7, #12
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1e:	4770      	bx	lr

08003a20 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b086      	sub	sp, #24
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d101      	bne.n	8003a32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e267      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0301 	and.w	r3, r3, #1
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d075      	beq.n	8003b2a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a3e:	4b88      	ldr	r3, [pc, #544]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	f003 030c 	and.w	r3, r3, #12
 8003a46:	2b04      	cmp	r3, #4
 8003a48:	d00c      	beq.n	8003a64 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a4a:	4b85      	ldr	r3, [pc, #532]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a52:	2b08      	cmp	r3, #8
 8003a54:	d112      	bne.n	8003a7c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a56:	4b82      	ldr	r3, [pc, #520]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a5e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a62:	d10b      	bne.n	8003a7c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a64:	4b7e      	ldr	r3, [pc, #504]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d05b      	beq.n	8003b28 <HAL_RCC_OscConfig+0x108>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d157      	bne.n	8003b28 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e242      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a84:	d106      	bne.n	8003a94 <HAL_RCC_OscConfig+0x74>
 8003a86:	4b76      	ldr	r3, [pc, #472]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a75      	ldr	r2, [pc, #468]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003a8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a90:	6013      	str	r3, [r2, #0]
 8003a92:	e01d      	b.n	8003ad0 <HAL_RCC_OscConfig+0xb0>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a9c:	d10c      	bne.n	8003ab8 <HAL_RCC_OscConfig+0x98>
 8003a9e:	4b70      	ldr	r3, [pc, #448]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4a6f      	ldr	r2, [pc, #444]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003aa4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003aa8:	6013      	str	r3, [r2, #0]
 8003aaa:	4b6d      	ldr	r3, [pc, #436]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a6c      	ldr	r2, [pc, #432]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003ab0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ab4:	6013      	str	r3, [r2, #0]
 8003ab6:	e00b      	b.n	8003ad0 <HAL_RCC_OscConfig+0xb0>
 8003ab8:	4b69      	ldr	r3, [pc, #420]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a68      	ldr	r2, [pc, #416]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003abe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ac2:	6013      	str	r3, [r2, #0]
 8003ac4:	4b66      	ldr	r3, [pc, #408]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a65      	ldr	r2, [pc, #404]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003aca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ace:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d013      	beq.n	8003b00 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ad8:	f7fd fe14 	bl	8001704 <HAL_GetTick>
 8003adc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ade:	e008      	b.n	8003af2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ae0:	f7fd fe10 	bl	8001704 <HAL_GetTick>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	2b64      	cmp	r3, #100	@ 0x64
 8003aec:	d901      	bls.n	8003af2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003aee:	2303      	movs	r3, #3
 8003af0:	e207      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003af2:	4b5b      	ldr	r3, [pc, #364]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d0f0      	beq.n	8003ae0 <HAL_RCC_OscConfig+0xc0>
 8003afe:	e014      	b.n	8003b2a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b00:	f7fd fe00 	bl	8001704 <HAL_GetTick>
 8003b04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b06:	e008      	b.n	8003b1a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b08:	f7fd fdfc 	bl	8001704 <HAL_GetTick>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	2b64      	cmp	r3, #100	@ 0x64
 8003b14:	d901      	bls.n	8003b1a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e1f3      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b1a:	4b51      	ldr	r3, [pc, #324]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d1f0      	bne.n	8003b08 <HAL_RCC_OscConfig+0xe8>
 8003b26:	e000      	b.n	8003b2a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 0302 	and.w	r3, r3, #2
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d063      	beq.n	8003bfe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b36:	4b4a      	ldr	r3, [pc, #296]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003b38:	689b      	ldr	r3, [r3, #8]
 8003b3a:	f003 030c 	and.w	r3, r3, #12
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d00b      	beq.n	8003b5a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b42:	4b47      	ldr	r3, [pc, #284]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b4a:	2b08      	cmp	r3, #8
 8003b4c:	d11c      	bne.n	8003b88 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b4e:	4b44      	ldr	r3, [pc, #272]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d116      	bne.n	8003b88 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b5a:	4b41      	ldr	r3, [pc, #260]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 0302 	and.w	r3, r3, #2
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d005      	beq.n	8003b72 <HAL_RCC_OscConfig+0x152>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	68db      	ldr	r3, [r3, #12]
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	d001      	beq.n	8003b72 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e1c7      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b72:	4b3b      	ldr	r3, [pc, #236]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	691b      	ldr	r3, [r3, #16]
 8003b7e:	00db      	lsls	r3, r3, #3
 8003b80:	4937      	ldr	r1, [pc, #220]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003b82:	4313      	orrs	r3, r2
 8003b84:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b86:	e03a      	b.n	8003bfe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d020      	beq.n	8003bd2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b90:	4b34      	ldr	r3, [pc, #208]	@ (8003c64 <HAL_RCC_OscConfig+0x244>)
 8003b92:	2201      	movs	r2, #1
 8003b94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b96:	f7fd fdb5 	bl	8001704 <HAL_GetTick>
 8003b9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b9c:	e008      	b.n	8003bb0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b9e:	f7fd fdb1 	bl	8001704 <HAL_GetTick>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	1ad3      	subs	r3, r2, r3
 8003ba8:	2b02      	cmp	r3, #2
 8003baa:	d901      	bls.n	8003bb0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003bac:	2303      	movs	r3, #3
 8003bae:	e1a8      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bb0:	4b2b      	ldr	r3, [pc, #172]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 0302 	and.w	r3, r3, #2
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d0f0      	beq.n	8003b9e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bbc:	4b28      	ldr	r3, [pc, #160]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	691b      	ldr	r3, [r3, #16]
 8003bc8:	00db      	lsls	r3, r3, #3
 8003bca:	4925      	ldr	r1, [pc, #148]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	600b      	str	r3, [r1, #0]
 8003bd0:	e015      	b.n	8003bfe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bd2:	4b24      	ldr	r3, [pc, #144]	@ (8003c64 <HAL_RCC_OscConfig+0x244>)
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bd8:	f7fd fd94 	bl	8001704 <HAL_GetTick>
 8003bdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bde:	e008      	b.n	8003bf2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003be0:	f7fd fd90 	bl	8001704 <HAL_GetTick>
 8003be4:	4602      	mov	r2, r0
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	1ad3      	subs	r3, r2, r3
 8003bea:	2b02      	cmp	r3, #2
 8003bec:	d901      	bls.n	8003bf2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003bee:	2303      	movs	r3, #3
 8003bf0:	e187      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bf2:	4b1b      	ldr	r3, [pc, #108]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f003 0302 	and.w	r3, r3, #2
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d1f0      	bne.n	8003be0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 0308 	and.w	r3, r3, #8
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d036      	beq.n	8003c78 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	695b      	ldr	r3, [r3, #20]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d016      	beq.n	8003c40 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c12:	4b15      	ldr	r3, [pc, #84]	@ (8003c68 <HAL_RCC_OscConfig+0x248>)
 8003c14:	2201      	movs	r2, #1
 8003c16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c18:	f7fd fd74 	bl	8001704 <HAL_GetTick>
 8003c1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c1e:	e008      	b.n	8003c32 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c20:	f7fd fd70 	bl	8001704 <HAL_GetTick>
 8003c24:	4602      	mov	r2, r0
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	1ad3      	subs	r3, r2, r3
 8003c2a:	2b02      	cmp	r3, #2
 8003c2c:	d901      	bls.n	8003c32 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003c2e:	2303      	movs	r3, #3
 8003c30:	e167      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c32:	4b0b      	ldr	r3, [pc, #44]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003c34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c36:	f003 0302 	and.w	r3, r3, #2
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d0f0      	beq.n	8003c20 <HAL_RCC_OscConfig+0x200>
 8003c3e:	e01b      	b.n	8003c78 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c40:	4b09      	ldr	r3, [pc, #36]	@ (8003c68 <HAL_RCC_OscConfig+0x248>)
 8003c42:	2200      	movs	r2, #0
 8003c44:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c46:	f7fd fd5d 	bl	8001704 <HAL_GetTick>
 8003c4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c4c:	e00e      	b.n	8003c6c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c4e:	f7fd fd59 	bl	8001704 <HAL_GetTick>
 8003c52:	4602      	mov	r2, r0
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	1ad3      	subs	r3, r2, r3
 8003c58:	2b02      	cmp	r3, #2
 8003c5a:	d907      	bls.n	8003c6c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003c5c:	2303      	movs	r3, #3
 8003c5e:	e150      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
 8003c60:	40023800 	.word	0x40023800
 8003c64:	42470000 	.word	0x42470000
 8003c68:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c6c:	4b88      	ldr	r3, [pc, #544]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003c6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c70:	f003 0302 	and.w	r3, r3, #2
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d1ea      	bne.n	8003c4e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f003 0304 	and.w	r3, r3, #4
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	f000 8097 	beq.w	8003db4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c86:	2300      	movs	r3, #0
 8003c88:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c8a:	4b81      	ldr	r3, [pc, #516]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d10f      	bne.n	8003cb6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c96:	2300      	movs	r3, #0
 8003c98:	60bb      	str	r3, [r7, #8]
 8003c9a:	4b7d      	ldr	r3, [pc, #500]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c9e:	4a7c      	ldr	r2, [pc, #496]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003ca0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ca4:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ca6:	4b7a      	ldr	r3, [pc, #488]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003caa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cae:	60bb      	str	r3, [r7, #8]
 8003cb0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cb6:	4b77      	ldr	r3, [pc, #476]	@ (8003e94 <HAL_RCC_OscConfig+0x474>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d118      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cc2:	4b74      	ldr	r3, [pc, #464]	@ (8003e94 <HAL_RCC_OscConfig+0x474>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a73      	ldr	r2, [pc, #460]	@ (8003e94 <HAL_RCC_OscConfig+0x474>)
 8003cc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ccc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cce:	f7fd fd19 	bl	8001704 <HAL_GetTick>
 8003cd2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cd4:	e008      	b.n	8003ce8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cd6:	f7fd fd15 	bl	8001704 <HAL_GetTick>
 8003cda:	4602      	mov	r2, r0
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	1ad3      	subs	r3, r2, r3
 8003ce0:	2b02      	cmp	r3, #2
 8003ce2:	d901      	bls.n	8003ce8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003ce4:	2303      	movs	r3, #3
 8003ce6:	e10c      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ce8:	4b6a      	ldr	r3, [pc, #424]	@ (8003e94 <HAL_RCC_OscConfig+0x474>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d0f0      	beq.n	8003cd6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d106      	bne.n	8003d0a <HAL_RCC_OscConfig+0x2ea>
 8003cfc:	4b64      	ldr	r3, [pc, #400]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003cfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d00:	4a63      	ldr	r2, [pc, #396]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d02:	f043 0301 	orr.w	r3, r3, #1
 8003d06:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d08:	e01c      	b.n	8003d44 <HAL_RCC_OscConfig+0x324>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	2b05      	cmp	r3, #5
 8003d10:	d10c      	bne.n	8003d2c <HAL_RCC_OscConfig+0x30c>
 8003d12:	4b5f      	ldr	r3, [pc, #380]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d16:	4a5e      	ldr	r2, [pc, #376]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d18:	f043 0304 	orr.w	r3, r3, #4
 8003d1c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d1e:	4b5c      	ldr	r3, [pc, #368]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d22:	4a5b      	ldr	r2, [pc, #364]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d24:	f043 0301 	orr.w	r3, r3, #1
 8003d28:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d2a:	e00b      	b.n	8003d44 <HAL_RCC_OscConfig+0x324>
 8003d2c:	4b58      	ldr	r3, [pc, #352]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d30:	4a57      	ldr	r2, [pc, #348]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d32:	f023 0301 	bic.w	r3, r3, #1
 8003d36:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d38:	4b55      	ldr	r3, [pc, #340]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d3c:	4a54      	ldr	r2, [pc, #336]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d3e:	f023 0304 	bic.w	r3, r3, #4
 8003d42:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d015      	beq.n	8003d78 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d4c:	f7fd fcda 	bl	8001704 <HAL_GetTick>
 8003d50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d52:	e00a      	b.n	8003d6a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d54:	f7fd fcd6 	bl	8001704 <HAL_GetTick>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	693b      	ldr	r3, [r7, #16]
 8003d5c:	1ad3      	subs	r3, r2, r3
 8003d5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d901      	bls.n	8003d6a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003d66:	2303      	movs	r3, #3
 8003d68:	e0cb      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d6a:	4b49      	ldr	r3, [pc, #292]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d6e:	f003 0302 	and.w	r3, r3, #2
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d0ee      	beq.n	8003d54 <HAL_RCC_OscConfig+0x334>
 8003d76:	e014      	b.n	8003da2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d78:	f7fd fcc4 	bl	8001704 <HAL_GetTick>
 8003d7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d7e:	e00a      	b.n	8003d96 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d80:	f7fd fcc0 	bl	8001704 <HAL_GetTick>
 8003d84:	4602      	mov	r2, r0
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	1ad3      	subs	r3, r2, r3
 8003d8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d901      	bls.n	8003d96 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003d92:	2303      	movs	r3, #3
 8003d94:	e0b5      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d96:	4b3e      	ldr	r3, [pc, #248]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d9a:	f003 0302 	and.w	r3, r3, #2
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d1ee      	bne.n	8003d80 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003da2:	7dfb      	ldrb	r3, [r7, #23]
 8003da4:	2b01      	cmp	r3, #1
 8003da6:	d105      	bne.n	8003db4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003da8:	4b39      	ldr	r3, [pc, #228]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dac:	4a38      	ldr	r2, [pc, #224]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003dae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003db2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	699b      	ldr	r3, [r3, #24]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	f000 80a1 	beq.w	8003f00 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003dbe:	4b34      	ldr	r3, [pc, #208]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	f003 030c 	and.w	r3, r3, #12
 8003dc6:	2b08      	cmp	r3, #8
 8003dc8:	d05c      	beq.n	8003e84 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	699b      	ldr	r3, [r3, #24]
 8003dce:	2b02      	cmp	r3, #2
 8003dd0:	d141      	bne.n	8003e56 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dd2:	4b31      	ldr	r3, [pc, #196]	@ (8003e98 <HAL_RCC_OscConfig+0x478>)
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dd8:	f7fd fc94 	bl	8001704 <HAL_GetTick>
 8003ddc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dde:	e008      	b.n	8003df2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003de0:	f7fd fc90 	bl	8001704 <HAL_GetTick>
 8003de4:	4602      	mov	r2, r0
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	2b02      	cmp	r3, #2
 8003dec:	d901      	bls.n	8003df2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003dee:	2303      	movs	r3, #3
 8003df0:	e087      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003df2:	4b27      	ldr	r3, [pc, #156]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d1f0      	bne.n	8003de0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	69da      	ldr	r2, [r3, #28]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6a1b      	ldr	r3, [r3, #32]
 8003e06:	431a      	orrs	r2, r3
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e0c:	019b      	lsls	r3, r3, #6
 8003e0e:	431a      	orrs	r2, r3
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e14:	085b      	lsrs	r3, r3, #1
 8003e16:	3b01      	subs	r3, #1
 8003e18:	041b      	lsls	r3, r3, #16
 8003e1a:	431a      	orrs	r2, r3
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e20:	061b      	lsls	r3, r3, #24
 8003e22:	491b      	ldr	r1, [pc, #108]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003e24:	4313      	orrs	r3, r2
 8003e26:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e28:	4b1b      	ldr	r3, [pc, #108]	@ (8003e98 <HAL_RCC_OscConfig+0x478>)
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e2e:	f7fd fc69 	bl	8001704 <HAL_GetTick>
 8003e32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e34:	e008      	b.n	8003e48 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e36:	f7fd fc65 	bl	8001704 <HAL_GetTick>
 8003e3a:	4602      	mov	r2, r0
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	1ad3      	subs	r3, r2, r3
 8003e40:	2b02      	cmp	r3, #2
 8003e42:	d901      	bls.n	8003e48 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003e44:	2303      	movs	r3, #3
 8003e46:	e05c      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e48:	4b11      	ldr	r3, [pc, #68]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d0f0      	beq.n	8003e36 <HAL_RCC_OscConfig+0x416>
 8003e54:	e054      	b.n	8003f00 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e56:	4b10      	ldr	r3, [pc, #64]	@ (8003e98 <HAL_RCC_OscConfig+0x478>)
 8003e58:	2200      	movs	r2, #0
 8003e5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e5c:	f7fd fc52 	bl	8001704 <HAL_GetTick>
 8003e60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e62:	e008      	b.n	8003e76 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e64:	f7fd fc4e 	bl	8001704 <HAL_GetTick>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	1ad3      	subs	r3, r2, r3
 8003e6e:	2b02      	cmp	r3, #2
 8003e70:	d901      	bls.n	8003e76 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003e72:	2303      	movs	r3, #3
 8003e74:	e045      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e76:	4b06      	ldr	r3, [pc, #24]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d1f0      	bne.n	8003e64 <HAL_RCC_OscConfig+0x444>
 8003e82:	e03d      	b.n	8003f00 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	699b      	ldr	r3, [r3, #24]
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	d107      	bne.n	8003e9c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e038      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
 8003e90:	40023800 	.word	0x40023800
 8003e94:	40007000 	.word	0x40007000
 8003e98:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003e9c:	4b1b      	ldr	r3, [pc, #108]	@ (8003f0c <HAL_RCC_OscConfig+0x4ec>)
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	699b      	ldr	r3, [r3, #24]
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d028      	beq.n	8003efc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d121      	bne.n	8003efc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ec2:	429a      	cmp	r2, r3
 8003ec4:	d11a      	bne.n	8003efc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ec6:	68fa      	ldr	r2, [r7, #12]
 8003ec8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003ecc:	4013      	ands	r3, r2
 8003ece:	687a      	ldr	r2, [r7, #4]
 8003ed0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003ed2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d111      	bne.n	8003efc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ee2:	085b      	lsrs	r3, r3, #1
 8003ee4:	3b01      	subs	r3, #1
 8003ee6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	d107      	bne.n	8003efc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ef6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ef8:	429a      	cmp	r2, r3
 8003efa:	d001      	beq.n	8003f00 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e000      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003f00:	2300      	movs	r3, #0
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	3718      	adds	r7, #24
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	40023800 	.word	0x40023800

08003f10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
 8003f18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d101      	bne.n	8003f24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e0cc      	b.n	80040be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f24:	4b68      	ldr	r3, [pc, #416]	@ (80040c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 030f 	and.w	r3, r3, #15
 8003f2c:	683a      	ldr	r2, [r7, #0]
 8003f2e:	429a      	cmp	r2, r3
 8003f30:	d90c      	bls.n	8003f4c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f32:	4b65      	ldr	r3, [pc, #404]	@ (80040c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003f34:	683a      	ldr	r2, [r7, #0]
 8003f36:	b2d2      	uxtb	r2, r2
 8003f38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f3a:	4b63      	ldr	r3, [pc, #396]	@ (80040c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 030f 	and.w	r3, r3, #15
 8003f42:	683a      	ldr	r2, [r7, #0]
 8003f44:	429a      	cmp	r2, r3
 8003f46:	d001      	beq.n	8003f4c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	e0b8      	b.n	80040be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f003 0302 	and.w	r3, r3, #2
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d020      	beq.n	8003f9a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f003 0304 	and.w	r3, r3, #4
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d005      	beq.n	8003f70 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f64:	4b59      	ldr	r3, [pc, #356]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	4a58      	ldr	r2, [pc, #352]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003f6a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003f6e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 0308 	and.w	r3, r3, #8
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d005      	beq.n	8003f88 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f7c:	4b53      	ldr	r3, [pc, #332]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	4a52      	ldr	r2, [pc, #328]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003f82:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003f86:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f88:	4b50      	ldr	r3, [pc, #320]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	494d      	ldr	r1, [pc, #308]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003f96:	4313      	orrs	r3, r2
 8003f98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f003 0301 	and.w	r3, r3, #1
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d044      	beq.n	8004030 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d107      	bne.n	8003fbe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fae:	4b47      	ldr	r3, [pc, #284]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d119      	bne.n	8003fee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	e07f      	b.n	80040be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	2b02      	cmp	r3, #2
 8003fc4:	d003      	beq.n	8003fce <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fca:	2b03      	cmp	r3, #3
 8003fcc:	d107      	bne.n	8003fde <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fce:	4b3f      	ldr	r3, [pc, #252]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d109      	bne.n	8003fee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e06f      	b.n	80040be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fde:	4b3b      	ldr	r3, [pc, #236]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 0302 	and.w	r3, r3, #2
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d101      	bne.n	8003fee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e067      	b.n	80040be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003fee:	4b37      	ldr	r3, [pc, #220]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	f023 0203 	bic.w	r2, r3, #3
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	4934      	ldr	r1, [pc, #208]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004000:	f7fd fb80 	bl	8001704 <HAL_GetTick>
 8004004:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004006:	e00a      	b.n	800401e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004008:	f7fd fb7c 	bl	8001704 <HAL_GetTick>
 800400c:	4602      	mov	r2, r0
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	1ad3      	subs	r3, r2, r3
 8004012:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004016:	4293      	cmp	r3, r2
 8004018:	d901      	bls.n	800401e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800401a:	2303      	movs	r3, #3
 800401c:	e04f      	b.n	80040be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800401e:	4b2b      	ldr	r3, [pc, #172]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	f003 020c 	and.w	r2, r3, #12
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	009b      	lsls	r3, r3, #2
 800402c:	429a      	cmp	r2, r3
 800402e:	d1eb      	bne.n	8004008 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004030:	4b25      	ldr	r3, [pc, #148]	@ (80040c8 <HAL_RCC_ClockConfig+0x1b8>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f003 030f 	and.w	r3, r3, #15
 8004038:	683a      	ldr	r2, [r7, #0]
 800403a:	429a      	cmp	r2, r3
 800403c:	d20c      	bcs.n	8004058 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800403e:	4b22      	ldr	r3, [pc, #136]	@ (80040c8 <HAL_RCC_ClockConfig+0x1b8>)
 8004040:	683a      	ldr	r2, [r7, #0]
 8004042:	b2d2      	uxtb	r2, r2
 8004044:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004046:	4b20      	ldr	r3, [pc, #128]	@ (80040c8 <HAL_RCC_ClockConfig+0x1b8>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f003 030f 	and.w	r3, r3, #15
 800404e:	683a      	ldr	r2, [r7, #0]
 8004050:	429a      	cmp	r2, r3
 8004052:	d001      	beq.n	8004058 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004054:	2301      	movs	r3, #1
 8004056:	e032      	b.n	80040be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f003 0304 	and.w	r3, r3, #4
 8004060:	2b00      	cmp	r3, #0
 8004062:	d008      	beq.n	8004076 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004064:	4b19      	ldr	r3, [pc, #100]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	68db      	ldr	r3, [r3, #12]
 8004070:	4916      	ldr	r1, [pc, #88]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8004072:	4313      	orrs	r3, r2
 8004074:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 0308 	and.w	r3, r3, #8
 800407e:	2b00      	cmp	r3, #0
 8004080:	d009      	beq.n	8004096 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004082:	4b12      	ldr	r3, [pc, #72]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	691b      	ldr	r3, [r3, #16]
 800408e:	00db      	lsls	r3, r3, #3
 8004090:	490e      	ldr	r1, [pc, #56]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8004092:	4313      	orrs	r3, r2
 8004094:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004096:	f000 f889 	bl	80041ac <HAL_RCC_GetSysClockFreq>
 800409a:	4602      	mov	r2, r0
 800409c:	4b0b      	ldr	r3, [pc, #44]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	091b      	lsrs	r3, r3, #4
 80040a2:	f003 030f 	and.w	r3, r3, #15
 80040a6:	490a      	ldr	r1, [pc, #40]	@ (80040d0 <HAL_RCC_ClockConfig+0x1c0>)
 80040a8:	5ccb      	ldrb	r3, [r1, r3]
 80040aa:	fa22 f303 	lsr.w	r3, r2, r3
 80040ae:	4a09      	ldr	r2, [pc, #36]	@ (80040d4 <HAL_RCC_ClockConfig+0x1c4>)
 80040b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80040b2:	4b09      	ldr	r3, [pc, #36]	@ (80040d8 <HAL_RCC_ClockConfig+0x1c8>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4618      	mov	r0, r3
 80040b8:	f7fd fae0 	bl	800167c <HAL_InitTick>

  return HAL_OK;
 80040bc:	2300      	movs	r3, #0
}
 80040be:	4618      	mov	r0, r3
 80040c0:	3710      	adds	r7, #16
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	bf00      	nop
 80040c8:	40023c00 	.word	0x40023c00
 80040cc:	40023800 	.word	0x40023800
 80040d0:	0800b2c4 	.word	0x0800b2c4
 80040d4:	20000000 	.word	0x20000000
 80040d8:	20000004 	.word	0x20000004

080040dc <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b08c      	sub	sp, #48	@ 0x30
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	60f8      	str	r0, [r7, #12]
 80040e4:	60b9      	str	r1, [r7, #8]
 80040e6:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d129      	bne.n	8004142 <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 80040ee:	2300      	movs	r3, #0
 80040f0:	61bb      	str	r3, [r7, #24]
 80040f2:	4b2b      	ldr	r3, [pc, #172]	@ (80041a0 <HAL_RCC_MCOConfig+0xc4>)
 80040f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040f6:	4a2a      	ldr	r2, [pc, #168]	@ (80041a0 <HAL_RCC_MCOConfig+0xc4>)
 80040f8:	f043 0301 	orr.w	r3, r3, #1
 80040fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80040fe:	4b28      	ldr	r3, [pc, #160]	@ (80041a0 <HAL_RCC_MCOConfig+0xc4>)
 8004100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004102:	f003 0301 	and.w	r3, r3, #1
 8004106:	61bb      	str	r3, [r7, #24]
 8004108:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 800410a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800410e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004110:	2302      	movs	r3, #2
 8004112:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004114:	2303      	movs	r3, #3
 8004116:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004118:	2300      	movs	r3, #0
 800411a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800411c:	2300      	movs	r3, #0
 800411e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8004120:	f107 031c 	add.w	r3, r7, #28
 8004124:	4619      	mov	r1, r3
 8004126:	481f      	ldr	r0, [pc, #124]	@ (80041a4 <HAL_RCC_MCOConfig+0xc8>)
 8004128:	f7fe f84a 	bl	80021c0 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 800412c:	4b1c      	ldr	r3, [pc, #112]	@ (80041a0 <HAL_RCC_MCOConfig+0xc4>)
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	f023 62ec 	bic.w	r2, r3, #123731968	@ 0x7600000
 8004134:	68b9      	ldr	r1, [r7, #8]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	430b      	orrs	r3, r1
 800413a:	4919      	ldr	r1, [pc, #100]	@ (80041a0 <HAL_RCC_MCOConfig+0xc4>)
 800413c:	4313      	orrs	r3, r2
 800413e:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8004140:	e029      	b.n	8004196 <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8004142:	2300      	movs	r3, #0
 8004144:	617b      	str	r3, [r7, #20]
 8004146:	4b16      	ldr	r3, [pc, #88]	@ (80041a0 <HAL_RCC_MCOConfig+0xc4>)
 8004148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800414a:	4a15      	ldr	r2, [pc, #84]	@ (80041a0 <HAL_RCC_MCOConfig+0xc4>)
 800414c:	f043 0304 	orr.w	r3, r3, #4
 8004150:	6313      	str	r3, [r2, #48]	@ 0x30
 8004152:	4b13      	ldr	r3, [pc, #76]	@ (80041a0 <HAL_RCC_MCOConfig+0xc4>)
 8004154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004156:	f003 0304 	and.w	r3, r3, #4
 800415a:	617b      	str	r3, [r7, #20]
 800415c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 800415e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004162:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004164:	2302      	movs	r3, #2
 8004166:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004168:	2303      	movs	r3, #3
 800416a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800416c:	2300      	movs	r3, #0
 800416e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004170:	2300      	movs	r3, #0
 8004172:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8004174:	f107 031c 	add.w	r3, r7, #28
 8004178:	4619      	mov	r1, r3
 800417a:	480b      	ldr	r0, [pc, #44]	@ (80041a8 <HAL_RCC_MCOConfig+0xcc>)
 800417c:	f7fe f820 	bl	80021c0 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8004180:	4b07      	ldr	r3, [pc, #28]	@ (80041a0 <HAL_RCC_MCOConfig+0xc4>)
 8004182:	689b      	ldr	r3, [r3, #8]
 8004184:	f023 4278 	bic.w	r2, r3, #4160749568	@ 0xf8000000
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	00d9      	lsls	r1, r3, #3
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	430b      	orrs	r3, r1
 8004190:	4903      	ldr	r1, [pc, #12]	@ (80041a0 <HAL_RCC_MCOConfig+0xc4>)
 8004192:	4313      	orrs	r3, r2
 8004194:	608b      	str	r3, [r1, #8]
}
 8004196:	bf00      	nop
 8004198:	3730      	adds	r7, #48	@ 0x30
 800419a:	46bd      	mov	sp, r7
 800419c:	bd80      	pop	{r7, pc}
 800419e:	bf00      	nop
 80041a0:	40023800 	.word	0x40023800
 80041a4:	40020000 	.word	0x40020000
 80041a8:	40020800 	.word	0x40020800

080041ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80041b0:	b094      	sub	sp, #80	@ 0x50
 80041b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80041b4:	2300      	movs	r3, #0
 80041b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80041b8:	2300      	movs	r3, #0
 80041ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80041bc:	2300      	movs	r3, #0
 80041be:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80041c0:	2300      	movs	r3, #0
 80041c2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80041c4:	4b79      	ldr	r3, [pc, #484]	@ (80043ac <HAL_RCC_GetSysClockFreq+0x200>)
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	f003 030c 	and.w	r3, r3, #12
 80041cc:	2b08      	cmp	r3, #8
 80041ce:	d00d      	beq.n	80041ec <HAL_RCC_GetSysClockFreq+0x40>
 80041d0:	2b08      	cmp	r3, #8
 80041d2:	f200 80e1 	bhi.w	8004398 <HAL_RCC_GetSysClockFreq+0x1ec>
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d002      	beq.n	80041e0 <HAL_RCC_GetSysClockFreq+0x34>
 80041da:	2b04      	cmp	r3, #4
 80041dc:	d003      	beq.n	80041e6 <HAL_RCC_GetSysClockFreq+0x3a>
 80041de:	e0db      	b.n	8004398 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80041e0:	4b73      	ldr	r3, [pc, #460]	@ (80043b0 <HAL_RCC_GetSysClockFreq+0x204>)
 80041e2:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80041e4:	e0db      	b.n	800439e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80041e6:	4b73      	ldr	r3, [pc, #460]	@ (80043b4 <HAL_RCC_GetSysClockFreq+0x208>)
 80041e8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80041ea:	e0d8      	b.n	800439e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80041ec:	4b6f      	ldr	r3, [pc, #444]	@ (80043ac <HAL_RCC_GetSysClockFreq+0x200>)
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80041f4:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80041f6:	4b6d      	ldr	r3, [pc, #436]	@ (80043ac <HAL_RCC_GetSysClockFreq+0x200>)
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d063      	beq.n	80042ca <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004202:	4b6a      	ldr	r3, [pc, #424]	@ (80043ac <HAL_RCC_GetSysClockFreq+0x200>)
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	099b      	lsrs	r3, r3, #6
 8004208:	2200      	movs	r2, #0
 800420a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800420c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800420e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004210:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004214:	633b      	str	r3, [r7, #48]	@ 0x30
 8004216:	2300      	movs	r3, #0
 8004218:	637b      	str	r3, [r7, #52]	@ 0x34
 800421a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800421e:	4622      	mov	r2, r4
 8004220:	462b      	mov	r3, r5
 8004222:	f04f 0000 	mov.w	r0, #0
 8004226:	f04f 0100 	mov.w	r1, #0
 800422a:	0159      	lsls	r1, r3, #5
 800422c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004230:	0150      	lsls	r0, r2, #5
 8004232:	4602      	mov	r2, r0
 8004234:	460b      	mov	r3, r1
 8004236:	4621      	mov	r1, r4
 8004238:	1a51      	subs	r1, r2, r1
 800423a:	6139      	str	r1, [r7, #16]
 800423c:	4629      	mov	r1, r5
 800423e:	eb63 0301 	sbc.w	r3, r3, r1
 8004242:	617b      	str	r3, [r7, #20]
 8004244:	f04f 0200 	mov.w	r2, #0
 8004248:	f04f 0300 	mov.w	r3, #0
 800424c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004250:	4659      	mov	r1, fp
 8004252:	018b      	lsls	r3, r1, #6
 8004254:	4651      	mov	r1, sl
 8004256:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800425a:	4651      	mov	r1, sl
 800425c:	018a      	lsls	r2, r1, #6
 800425e:	4651      	mov	r1, sl
 8004260:	ebb2 0801 	subs.w	r8, r2, r1
 8004264:	4659      	mov	r1, fp
 8004266:	eb63 0901 	sbc.w	r9, r3, r1
 800426a:	f04f 0200 	mov.w	r2, #0
 800426e:	f04f 0300 	mov.w	r3, #0
 8004272:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004276:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800427a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800427e:	4690      	mov	r8, r2
 8004280:	4699      	mov	r9, r3
 8004282:	4623      	mov	r3, r4
 8004284:	eb18 0303 	adds.w	r3, r8, r3
 8004288:	60bb      	str	r3, [r7, #8]
 800428a:	462b      	mov	r3, r5
 800428c:	eb49 0303 	adc.w	r3, r9, r3
 8004290:	60fb      	str	r3, [r7, #12]
 8004292:	f04f 0200 	mov.w	r2, #0
 8004296:	f04f 0300 	mov.w	r3, #0
 800429a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800429e:	4629      	mov	r1, r5
 80042a0:	024b      	lsls	r3, r1, #9
 80042a2:	4621      	mov	r1, r4
 80042a4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80042a8:	4621      	mov	r1, r4
 80042aa:	024a      	lsls	r2, r1, #9
 80042ac:	4610      	mov	r0, r2
 80042ae:	4619      	mov	r1, r3
 80042b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80042b2:	2200      	movs	r2, #0
 80042b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80042b8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80042bc:	f7fb fff0 	bl	80002a0 <__aeabi_uldivmod>
 80042c0:	4602      	mov	r2, r0
 80042c2:	460b      	mov	r3, r1
 80042c4:	4613      	mov	r3, r2
 80042c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80042c8:	e058      	b.n	800437c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042ca:	4b38      	ldr	r3, [pc, #224]	@ (80043ac <HAL_RCC_GetSysClockFreq+0x200>)
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	099b      	lsrs	r3, r3, #6
 80042d0:	2200      	movs	r2, #0
 80042d2:	4618      	mov	r0, r3
 80042d4:	4611      	mov	r1, r2
 80042d6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80042da:	623b      	str	r3, [r7, #32]
 80042dc:	2300      	movs	r3, #0
 80042de:	627b      	str	r3, [r7, #36]	@ 0x24
 80042e0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80042e4:	4642      	mov	r2, r8
 80042e6:	464b      	mov	r3, r9
 80042e8:	f04f 0000 	mov.w	r0, #0
 80042ec:	f04f 0100 	mov.w	r1, #0
 80042f0:	0159      	lsls	r1, r3, #5
 80042f2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80042f6:	0150      	lsls	r0, r2, #5
 80042f8:	4602      	mov	r2, r0
 80042fa:	460b      	mov	r3, r1
 80042fc:	4641      	mov	r1, r8
 80042fe:	ebb2 0a01 	subs.w	sl, r2, r1
 8004302:	4649      	mov	r1, r9
 8004304:	eb63 0b01 	sbc.w	fp, r3, r1
 8004308:	f04f 0200 	mov.w	r2, #0
 800430c:	f04f 0300 	mov.w	r3, #0
 8004310:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004314:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004318:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800431c:	ebb2 040a 	subs.w	r4, r2, sl
 8004320:	eb63 050b 	sbc.w	r5, r3, fp
 8004324:	f04f 0200 	mov.w	r2, #0
 8004328:	f04f 0300 	mov.w	r3, #0
 800432c:	00eb      	lsls	r3, r5, #3
 800432e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004332:	00e2      	lsls	r2, r4, #3
 8004334:	4614      	mov	r4, r2
 8004336:	461d      	mov	r5, r3
 8004338:	4643      	mov	r3, r8
 800433a:	18e3      	adds	r3, r4, r3
 800433c:	603b      	str	r3, [r7, #0]
 800433e:	464b      	mov	r3, r9
 8004340:	eb45 0303 	adc.w	r3, r5, r3
 8004344:	607b      	str	r3, [r7, #4]
 8004346:	f04f 0200 	mov.w	r2, #0
 800434a:	f04f 0300 	mov.w	r3, #0
 800434e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004352:	4629      	mov	r1, r5
 8004354:	028b      	lsls	r3, r1, #10
 8004356:	4621      	mov	r1, r4
 8004358:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800435c:	4621      	mov	r1, r4
 800435e:	028a      	lsls	r2, r1, #10
 8004360:	4610      	mov	r0, r2
 8004362:	4619      	mov	r1, r3
 8004364:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004366:	2200      	movs	r2, #0
 8004368:	61bb      	str	r3, [r7, #24]
 800436a:	61fa      	str	r2, [r7, #28]
 800436c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004370:	f7fb ff96 	bl	80002a0 <__aeabi_uldivmod>
 8004374:	4602      	mov	r2, r0
 8004376:	460b      	mov	r3, r1
 8004378:	4613      	mov	r3, r2
 800437a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800437c:	4b0b      	ldr	r3, [pc, #44]	@ (80043ac <HAL_RCC_GetSysClockFreq+0x200>)
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	0c1b      	lsrs	r3, r3, #16
 8004382:	f003 0303 	and.w	r3, r3, #3
 8004386:	3301      	adds	r3, #1
 8004388:	005b      	lsls	r3, r3, #1
 800438a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 800438c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800438e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004390:	fbb2 f3f3 	udiv	r3, r2, r3
 8004394:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004396:	e002      	b.n	800439e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004398:	4b05      	ldr	r3, [pc, #20]	@ (80043b0 <HAL_RCC_GetSysClockFreq+0x204>)
 800439a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800439c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800439e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	3750      	adds	r7, #80	@ 0x50
 80043a4:	46bd      	mov	sp, r7
 80043a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80043aa:	bf00      	nop
 80043ac:	40023800 	.word	0x40023800
 80043b0:	00f42400 	.word	0x00f42400
 80043b4:	007a1200 	.word	0x007a1200

080043b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80043b8:	b480      	push	{r7}
 80043ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80043bc:	4b03      	ldr	r3, [pc, #12]	@ (80043cc <HAL_RCC_GetHCLKFreq+0x14>)
 80043be:	681b      	ldr	r3, [r3, #0]
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	46bd      	mov	sp, r7
 80043c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c8:	4770      	bx	lr
 80043ca:	bf00      	nop
 80043cc:	20000000 	.word	0x20000000

080043d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80043d4:	f7ff fff0 	bl	80043b8 <HAL_RCC_GetHCLKFreq>
 80043d8:	4602      	mov	r2, r0
 80043da:	4b05      	ldr	r3, [pc, #20]	@ (80043f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	0a9b      	lsrs	r3, r3, #10
 80043e0:	f003 0307 	and.w	r3, r3, #7
 80043e4:	4903      	ldr	r1, [pc, #12]	@ (80043f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80043e6:	5ccb      	ldrb	r3, [r1, r3]
 80043e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043ec:	4618      	mov	r0, r3
 80043ee:	bd80      	pop	{r7, pc}
 80043f0:	40023800 	.word	0x40023800
 80043f4:	0800b2d4 	.word	0x0800b2d4

080043f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80043fc:	f7ff ffdc 	bl	80043b8 <HAL_RCC_GetHCLKFreq>
 8004400:	4602      	mov	r2, r0
 8004402:	4b05      	ldr	r3, [pc, #20]	@ (8004418 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004404:	689b      	ldr	r3, [r3, #8]
 8004406:	0b5b      	lsrs	r3, r3, #13
 8004408:	f003 0307 	and.w	r3, r3, #7
 800440c:	4903      	ldr	r1, [pc, #12]	@ (800441c <HAL_RCC_GetPCLK2Freq+0x24>)
 800440e:	5ccb      	ldrb	r3, [r1, r3]
 8004410:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004414:	4618      	mov	r0, r3
 8004416:	bd80      	pop	{r7, pc}
 8004418:	40023800 	.word	0x40023800
 800441c:	0800b2d4 	.word	0x0800b2d4

08004420 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b082      	sub	sp, #8
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d101      	bne.n	8004432 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800442e:	2301      	movs	r3, #1
 8004430:	e041      	b.n	80044b6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004438:	b2db      	uxtb	r3, r3
 800443a:	2b00      	cmp	r3, #0
 800443c:	d106      	bne.n	800444c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2200      	movs	r2, #0
 8004442:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004446:	6878      	ldr	r0, [r7, #4]
 8004448:	f7fc fdf0 	bl	800102c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2202      	movs	r2, #2
 8004450:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	3304      	adds	r3, #4
 800445c:	4619      	mov	r1, r3
 800445e:	4610      	mov	r0, r2
 8004460:	f000 fa7e 	bl	8004960 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2201      	movs	r2, #1
 8004468:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2201      	movs	r2, #1
 8004470:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2201      	movs	r2, #1
 8004478:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2201      	movs	r2, #1
 8004480:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2201      	movs	r2, #1
 8004488:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2201      	movs	r2, #1
 8004490:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2201      	movs	r2, #1
 8004498:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2201      	movs	r2, #1
 80044a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2201      	movs	r2, #1
 80044a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2201      	movs	r2, #1
 80044b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80044b4:	2300      	movs	r3, #0
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3708      	adds	r7, #8
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
	...

080044c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b085      	sub	sp, #20
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	2b01      	cmp	r3, #1
 80044d2:	d001      	beq.n	80044d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80044d4:	2301      	movs	r3, #1
 80044d6:	e04e      	b.n	8004576 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2202      	movs	r2, #2
 80044dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	68da      	ldr	r2, [r3, #12]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f042 0201 	orr.w	r2, r2, #1
 80044ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a23      	ldr	r2, [pc, #140]	@ (8004584 <HAL_TIM_Base_Start_IT+0xc4>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d022      	beq.n	8004540 <HAL_TIM_Base_Start_IT+0x80>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004502:	d01d      	beq.n	8004540 <HAL_TIM_Base_Start_IT+0x80>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a1f      	ldr	r2, [pc, #124]	@ (8004588 <HAL_TIM_Base_Start_IT+0xc8>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d018      	beq.n	8004540 <HAL_TIM_Base_Start_IT+0x80>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a1e      	ldr	r2, [pc, #120]	@ (800458c <HAL_TIM_Base_Start_IT+0xcc>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d013      	beq.n	8004540 <HAL_TIM_Base_Start_IT+0x80>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4a1c      	ldr	r2, [pc, #112]	@ (8004590 <HAL_TIM_Base_Start_IT+0xd0>)
 800451e:	4293      	cmp	r3, r2
 8004520:	d00e      	beq.n	8004540 <HAL_TIM_Base_Start_IT+0x80>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a1b      	ldr	r2, [pc, #108]	@ (8004594 <HAL_TIM_Base_Start_IT+0xd4>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d009      	beq.n	8004540 <HAL_TIM_Base_Start_IT+0x80>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a19      	ldr	r2, [pc, #100]	@ (8004598 <HAL_TIM_Base_Start_IT+0xd8>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d004      	beq.n	8004540 <HAL_TIM_Base_Start_IT+0x80>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a18      	ldr	r2, [pc, #96]	@ (800459c <HAL_TIM_Base_Start_IT+0xdc>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d111      	bne.n	8004564 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	f003 0307 	and.w	r3, r3, #7
 800454a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	2b06      	cmp	r3, #6
 8004550:	d010      	beq.n	8004574 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	681a      	ldr	r2, [r3, #0]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f042 0201 	orr.w	r2, r2, #1
 8004560:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004562:	e007      	b.n	8004574 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f042 0201 	orr.w	r2, r2, #1
 8004572:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004574:	2300      	movs	r3, #0
}
 8004576:	4618      	mov	r0, r3
 8004578:	3714      	adds	r7, #20
 800457a:	46bd      	mov	sp, r7
 800457c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004580:	4770      	bx	lr
 8004582:	bf00      	nop
 8004584:	40010000 	.word	0x40010000
 8004588:	40000400 	.word	0x40000400
 800458c:	40000800 	.word	0x40000800
 8004590:	40000c00 	.word	0x40000c00
 8004594:	40010400 	.word	0x40010400
 8004598:	40014000 	.word	0x40014000
 800459c:	40001800 	.word	0x40001800

080045a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b084      	sub	sp, #16
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	68db      	ldr	r3, [r3, #12]
 80045ae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	691b      	ldr	r3, [r3, #16]
 80045b6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	f003 0302 	and.w	r3, r3, #2
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d020      	beq.n	8004604 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	f003 0302 	and.w	r3, r3, #2
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d01b      	beq.n	8004604 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f06f 0202 	mvn.w	r2, #2
 80045d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2201      	movs	r2, #1
 80045da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	699b      	ldr	r3, [r3, #24]
 80045e2:	f003 0303 	and.w	r3, r3, #3
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d003      	beq.n	80045f2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f000 f999 	bl	8004922 <HAL_TIM_IC_CaptureCallback>
 80045f0:	e005      	b.n	80045fe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80045f2:	6878      	ldr	r0, [r7, #4]
 80045f4:	f000 f98b 	bl	800490e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045f8:	6878      	ldr	r0, [r7, #4]
 80045fa:	f000 f99c 	bl	8004936 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2200      	movs	r2, #0
 8004602:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004604:	68bb      	ldr	r3, [r7, #8]
 8004606:	f003 0304 	and.w	r3, r3, #4
 800460a:	2b00      	cmp	r3, #0
 800460c:	d020      	beq.n	8004650 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	f003 0304 	and.w	r3, r3, #4
 8004614:	2b00      	cmp	r3, #0
 8004616:	d01b      	beq.n	8004650 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f06f 0204 	mvn.w	r2, #4
 8004620:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2202      	movs	r2, #2
 8004626:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	699b      	ldr	r3, [r3, #24]
 800462e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004632:	2b00      	cmp	r3, #0
 8004634:	d003      	beq.n	800463e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f000 f973 	bl	8004922 <HAL_TIM_IC_CaptureCallback>
 800463c:	e005      	b.n	800464a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f000 f965 	bl	800490e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004644:	6878      	ldr	r0, [r7, #4]
 8004646:	f000 f976 	bl	8004936 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2200      	movs	r2, #0
 800464e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	f003 0308 	and.w	r3, r3, #8
 8004656:	2b00      	cmp	r3, #0
 8004658:	d020      	beq.n	800469c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	f003 0308 	and.w	r3, r3, #8
 8004660:	2b00      	cmp	r3, #0
 8004662:	d01b      	beq.n	800469c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f06f 0208 	mvn.w	r2, #8
 800466c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2204      	movs	r2, #4
 8004672:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	69db      	ldr	r3, [r3, #28]
 800467a:	f003 0303 	and.w	r3, r3, #3
 800467e:	2b00      	cmp	r3, #0
 8004680:	d003      	beq.n	800468a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004682:	6878      	ldr	r0, [r7, #4]
 8004684:	f000 f94d 	bl	8004922 <HAL_TIM_IC_CaptureCallback>
 8004688:	e005      	b.n	8004696 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800468a:	6878      	ldr	r0, [r7, #4]
 800468c:	f000 f93f 	bl	800490e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004690:	6878      	ldr	r0, [r7, #4]
 8004692:	f000 f950 	bl	8004936 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2200      	movs	r2, #0
 800469a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	f003 0310 	and.w	r3, r3, #16
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d020      	beq.n	80046e8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	f003 0310 	and.w	r3, r3, #16
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d01b      	beq.n	80046e8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f06f 0210 	mvn.w	r2, #16
 80046b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2208      	movs	r2, #8
 80046be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	69db      	ldr	r3, [r3, #28]
 80046c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d003      	beq.n	80046d6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	f000 f927 	bl	8004922 <HAL_TIM_IC_CaptureCallback>
 80046d4:	e005      	b.n	80046e2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f000 f919 	bl	800490e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046dc:	6878      	ldr	r0, [r7, #4]
 80046de:	f000 f92a 	bl	8004936 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2200      	movs	r2, #0
 80046e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	f003 0301 	and.w	r3, r3, #1
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d00c      	beq.n	800470c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	f003 0301 	and.w	r3, r3, #1
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d007      	beq.n	800470c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f06f 0201 	mvn.w	r2, #1
 8004704:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004706:	6878      	ldr	r0, [r7, #4]
 8004708:	f7fc fa6c 	bl	8000be4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004712:	2b00      	cmp	r3, #0
 8004714:	d00c      	beq.n	8004730 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800471c:	2b00      	cmp	r3, #0
 800471e:	d007      	beq.n	8004730 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004728:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f000 fae4 	bl	8004cf8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004736:	2b00      	cmp	r3, #0
 8004738:	d00c      	beq.n	8004754 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004740:	2b00      	cmp	r3, #0
 8004742:	d007      	beq.n	8004754 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800474c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800474e:	6878      	ldr	r0, [r7, #4]
 8004750:	f000 f8fb 	bl	800494a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	f003 0320 	and.w	r3, r3, #32
 800475a:	2b00      	cmp	r3, #0
 800475c:	d00c      	beq.n	8004778 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	f003 0320 	and.w	r3, r3, #32
 8004764:	2b00      	cmp	r3, #0
 8004766:	d007      	beq.n	8004778 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f06f 0220 	mvn.w	r2, #32
 8004770:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004772:	6878      	ldr	r0, [r7, #4]
 8004774:	f000 fab6 	bl	8004ce4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004778:	bf00      	nop
 800477a:	3710      	adds	r7, #16
 800477c:	46bd      	mov	sp, r7
 800477e:	bd80      	pop	{r7, pc}

08004780 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b084      	sub	sp, #16
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
 8004788:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800478a:	2300      	movs	r3, #0
 800478c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004794:	2b01      	cmp	r3, #1
 8004796:	d101      	bne.n	800479c <HAL_TIM_ConfigClockSource+0x1c>
 8004798:	2302      	movs	r3, #2
 800479a:	e0b4      	b.n	8004906 <HAL_TIM_ConfigClockSource+0x186>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2201      	movs	r2, #1
 80047a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2202      	movs	r2, #2
 80047a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80047ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80047c2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	68ba      	ldr	r2, [r7, #8]
 80047ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047d4:	d03e      	beq.n	8004854 <HAL_TIM_ConfigClockSource+0xd4>
 80047d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047da:	f200 8087 	bhi.w	80048ec <HAL_TIM_ConfigClockSource+0x16c>
 80047de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047e2:	f000 8086 	beq.w	80048f2 <HAL_TIM_ConfigClockSource+0x172>
 80047e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047ea:	d87f      	bhi.n	80048ec <HAL_TIM_ConfigClockSource+0x16c>
 80047ec:	2b70      	cmp	r3, #112	@ 0x70
 80047ee:	d01a      	beq.n	8004826 <HAL_TIM_ConfigClockSource+0xa6>
 80047f0:	2b70      	cmp	r3, #112	@ 0x70
 80047f2:	d87b      	bhi.n	80048ec <HAL_TIM_ConfigClockSource+0x16c>
 80047f4:	2b60      	cmp	r3, #96	@ 0x60
 80047f6:	d050      	beq.n	800489a <HAL_TIM_ConfigClockSource+0x11a>
 80047f8:	2b60      	cmp	r3, #96	@ 0x60
 80047fa:	d877      	bhi.n	80048ec <HAL_TIM_ConfigClockSource+0x16c>
 80047fc:	2b50      	cmp	r3, #80	@ 0x50
 80047fe:	d03c      	beq.n	800487a <HAL_TIM_ConfigClockSource+0xfa>
 8004800:	2b50      	cmp	r3, #80	@ 0x50
 8004802:	d873      	bhi.n	80048ec <HAL_TIM_ConfigClockSource+0x16c>
 8004804:	2b40      	cmp	r3, #64	@ 0x40
 8004806:	d058      	beq.n	80048ba <HAL_TIM_ConfigClockSource+0x13a>
 8004808:	2b40      	cmp	r3, #64	@ 0x40
 800480a:	d86f      	bhi.n	80048ec <HAL_TIM_ConfigClockSource+0x16c>
 800480c:	2b30      	cmp	r3, #48	@ 0x30
 800480e:	d064      	beq.n	80048da <HAL_TIM_ConfigClockSource+0x15a>
 8004810:	2b30      	cmp	r3, #48	@ 0x30
 8004812:	d86b      	bhi.n	80048ec <HAL_TIM_ConfigClockSource+0x16c>
 8004814:	2b20      	cmp	r3, #32
 8004816:	d060      	beq.n	80048da <HAL_TIM_ConfigClockSource+0x15a>
 8004818:	2b20      	cmp	r3, #32
 800481a:	d867      	bhi.n	80048ec <HAL_TIM_ConfigClockSource+0x16c>
 800481c:	2b00      	cmp	r3, #0
 800481e:	d05c      	beq.n	80048da <HAL_TIM_ConfigClockSource+0x15a>
 8004820:	2b10      	cmp	r3, #16
 8004822:	d05a      	beq.n	80048da <HAL_TIM_ConfigClockSource+0x15a>
 8004824:	e062      	b.n	80048ec <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004836:	f000 f9b9 	bl	8004bac <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	689b      	ldr	r3, [r3, #8]
 8004840:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004848:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	68ba      	ldr	r2, [r7, #8]
 8004850:	609a      	str	r2, [r3, #8]
      break;
 8004852:	e04f      	b.n	80048f4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004864:	f000 f9a2 	bl	8004bac <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	689a      	ldr	r2, [r3, #8]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004876:	609a      	str	r2, [r3, #8]
      break;
 8004878:	e03c      	b.n	80048f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004886:	461a      	mov	r2, r3
 8004888:	f000 f916 	bl	8004ab8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	2150      	movs	r1, #80	@ 0x50
 8004892:	4618      	mov	r0, r3
 8004894:	f000 f96f 	bl	8004b76 <TIM_ITRx_SetConfig>
      break;
 8004898:	e02c      	b.n	80048f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80048a6:	461a      	mov	r2, r3
 80048a8:	f000 f935 	bl	8004b16 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	2160      	movs	r1, #96	@ 0x60
 80048b2:	4618      	mov	r0, r3
 80048b4:	f000 f95f 	bl	8004b76 <TIM_ITRx_SetConfig>
      break;
 80048b8:	e01c      	b.n	80048f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048c6:	461a      	mov	r2, r3
 80048c8:	f000 f8f6 	bl	8004ab8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	2140      	movs	r1, #64	@ 0x40
 80048d2:	4618      	mov	r0, r3
 80048d4:	f000 f94f 	bl	8004b76 <TIM_ITRx_SetConfig>
      break;
 80048d8:	e00c      	b.n	80048f4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681a      	ldr	r2, [r3, #0]
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4619      	mov	r1, r3
 80048e4:	4610      	mov	r0, r2
 80048e6:	f000 f946 	bl	8004b76 <TIM_ITRx_SetConfig>
      break;
 80048ea:	e003      	b.n	80048f4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	73fb      	strb	r3, [r7, #15]
      break;
 80048f0:	e000      	b.n	80048f4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80048f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2201      	movs	r2, #1
 80048f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2200      	movs	r2, #0
 8004900:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004904:	7bfb      	ldrb	r3, [r7, #15]
}
 8004906:	4618      	mov	r0, r3
 8004908:	3710      	adds	r7, #16
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}

0800490e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800490e:	b480      	push	{r7}
 8004910:	b083      	sub	sp, #12
 8004912:	af00      	add	r7, sp, #0
 8004914:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004916:	bf00      	nop
 8004918:	370c      	adds	r7, #12
 800491a:	46bd      	mov	sp, r7
 800491c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004920:	4770      	bx	lr

08004922 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004922:	b480      	push	{r7}
 8004924:	b083      	sub	sp, #12
 8004926:	af00      	add	r7, sp, #0
 8004928:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800492a:	bf00      	nop
 800492c:	370c      	adds	r7, #12
 800492e:	46bd      	mov	sp, r7
 8004930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004934:	4770      	bx	lr

08004936 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004936:	b480      	push	{r7}
 8004938:	b083      	sub	sp, #12
 800493a:	af00      	add	r7, sp, #0
 800493c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800493e:	bf00      	nop
 8004940:	370c      	adds	r7, #12
 8004942:	46bd      	mov	sp, r7
 8004944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004948:	4770      	bx	lr

0800494a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800494a:	b480      	push	{r7}
 800494c:	b083      	sub	sp, #12
 800494e:	af00      	add	r7, sp, #0
 8004950:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004952:	bf00      	nop
 8004954:	370c      	adds	r7, #12
 8004956:	46bd      	mov	sp, r7
 8004958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495c:	4770      	bx	lr
	...

08004960 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004960:	b480      	push	{r7}
 8004962:	b085      	sub	sp, #20
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
 8004968:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	4a46      	ldr	r2, [pc, #280]	@ (8004a8c <TIM_Base_SetConfig+0x12c>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d013      	beq.n	80049a0 <TIM_Base_SetConfig+0x40>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800497e:	d00f      	beq.n	80049a0 <TIM_Base_SetConfig+0x40>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	4a43      	ldr	r2, [pc, #268]	@ (8004a90 <TIM_Base_SetConfig+0x130>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d00b      	beq.n	80049a0 <TIM_Base_SetConfig+0x40>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	4a42      	ldr	r2, [pc, #264]	@ (8004a94 <TIM_Base_SetConfig+0x134>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d007      	beq.n	80049a0 <TIM_Base_SetConfig+0x40>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	4a41      	ldr	r2, [pc, #260]	@ (8004a98 <TIM_Base_SetConfig+0x138>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d003      	beq.n	80049a0 <TIM_Base_SetConfig+0x40>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	4a40      	ldr	r2, [pc, #256]	@ (8004a9c <TIM_Base_SetConfig+0x13c>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d108      	bne.n	80049b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	68fa      	ldr	r2, [r7, #12]
 80049ae:	4313      	orrs	r3, r2
 80049b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	4a35      	ldr	r2, [pc, #212]	@ (8004a8c <TIM_Base_SetConfig+0x12c>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d02b      	beq.n	8004a12 <TIM_Base_SetConfig+0xb2>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049c0:	d027      	beq.n	8004a12 <TIM_Base_SetConfig+0xb2>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	4a32      	ldr	r2, [pc, #200]	@ (8004a90 <TIM_Base_SetConfig+0x130>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d023      	beq.n	8004a12 <TIM_Base_SetConfig+0xb2>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	4a31      	ldr	r2, [pc, #196]	@ (8004a94 <TIM_Base_SetConfig+0x134>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d01f      	beq.n	8004a12 <TIM_Base_SetConfig+0xb2>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	4a30      	ldr	r2, [pc, #192]	@ (8004a98 <TIM_Base_SetConfig+0x138>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d01b      	beq.n	8004a12 <TIM_Base_SetConfig+0xb2>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	4a2f      	ldr	r2, [pc, #188]	@ (8004a9c <TIM_Base_SetConfig+0x13c>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d017      	beq.n	8004a12 <TIM_Base_SetConfig+0xb2>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	4a2e      	ldr	r2, [pc, #184]	@ (8004aa0 <TIM_Base_SetConfig+0x140>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d013      	beq.n	8004a12 <TIM_Base_SetConfig+0xb2>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	4a2d      	ldr	r2, [pc, #180]	@ (8004aa4 <TIM_Base_SetConfig+0x144>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d00f      	beq.n	8004a12 <TIM_Base_SetConfig+0xb2>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	4a2c      	ldr	r2, [pc, #176]	@ (8004aa8 <TIM_Base_SetConfig+0x148>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d00b      	beq.n	8004a12 <TIM_Base_SetConfig+0xb2>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	4a2b      	ldr	r2, [pc, #172]	@ (8004aac <TIM_Base_SetConfig+0x14c>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d007      	beq.n	8004a12 <TIM_Base_SetConfig+0xb2>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	4a2a      	ldr	r2, [pc, #168]	@ (8004ab0 <TIM_Base_SetConfig+0x150>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d003      	beq.n	8004a12 <TIM_Base_SetConfig+0xb2>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	4a29      	ldr	r2, [pc, #164]	@ (8004ab4 <TIM_Base_SetConfig+0x154>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d108      	bne.n	8004a24 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	68db      	ldr	r3, [r3, #12]
 8004a1e:	68fa      	ldr	r2, [r7, #12]
 8004a20:	4313      	orrs	r3, r2
 8004a22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	695b      	ldr	r3, [r3, #20]
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	68fa      	ldr	r2, [r7, #12]
 8004a36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	689a      	ldr	r2, [r3, #8]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	4a10      	ldr	r2, [pc, #64]	@ (8004a8c <TIM_Base_SetConfig+0x12c>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d003      	beq.n	8004a58 <TIM_Base_SetConfig+0xf8>
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	4a12      	ldr	r2, [pc, #72]	@ (8004a9c <TIM_Base_SetConfig+0x13c>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d103      	bne.n	8004a60 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	691a      	ldr	r2, [r3, #16]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	691b      	ldr	r3, [r3, #16]
 8004a6a:	f003 0301 	and.w	r3, r3, #1
 8004a6e:	2b01      	cmp	r3, #1
 8004a70:	d105      	bne.n	8004a7e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	691b      	ldr	r3, [r3, #16]
 8004a76:	f023 0201 	bic.w	r2, r3, #1
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	611a      	str	r2, [r3, #16]
  }
}
 8004a7e:	bf00      	nop
 8004a80:	3714      	adds	r7, #20
 8004a82:	46bd      	mov	sp, r7
 8004a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a88:	4770      	bx	lr
 8004a8a:	bf00      	nop
 8004a8c:	40010000 	.word	0x40010000
 8004a90:	40000400 	.word	0x40000400
 8004a94:	40000800 	.word	0x40000800
 8004a98:	40000c00 	.word	0x40000c00
 8004a9c:	40010400 	.word	0x40010400
 8004aa0:	40014000 	.word	0x40014000
 8004aa4:	40014400 	.word	0x40014400
 8004aa8:	40014800 	.word	0x40014800
 8004aac:	40001800 	.word	0x40001800
 8004ab0:	40001c00 	.word	0x40001c00
 8004ab4:	40002000 	.word	0x40002000

08004ab8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b087      	sub	sp, #28
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	60f8      	str	r0, [r7, #12]
 8004ac0:	60b9      	str	r1, [r7, #8]
 8004ac2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	6a1b      	ldr	r3, [r3, #32]
 8004ac8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	6a1b      	ldr	r3, [r3, #32]
 8004ace:	f023 0201 	bic.w	r2, r3, #1
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	699b      	ldr	r3, [r3, #24]
 8004ada:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ae2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	011b      	lsls	r3, r3, #4
 8004ae8:	693a      	ldr	r2, [r7, #16]
 8004aea:	4313      	orrs	r3, r2
 8004aec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004aee:	697b      	ldr	r3, [r7, #20]
 8004af0:	f023 030a 	bic.w	r3, r3, #10
 8004af4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004af6:	697a      	ldr	r2, [r7, #20]
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	4313      	orrs	r3, r2
 8004afc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	693a      	ldr	r2, [r7, #16]
 8004b02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	697a      	ldr	r2, [r7, #20]
 8004b08:	621a      	str	r2, [r3, #32]
}
 8004b0a:	bf00      	nop
 8004b0c:	371c      	adds	r7, #28
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b14:	4770      	bx	lr

08004b16 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b16:	b480      	push	{r7}
 8004b18:	b087      	sub	sp, #28
 8004b1a:	af00      	add	r7, sp, #0
 8004b1c:	60f8      	str	r0, [r7, #12]
 8004b1e:	60b9      	str	r1, [r7, #8]
 8004b20:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	6a1b      	ldr	r3, [r3, #32]
 8004b26:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	6a1b      	ldr	r3, [r3, #32]
 8004b2c:	f023 0210 	bic.w	r2, r3, #16
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	699b      	ldr	r3, [r3, #24]
 8004b38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004b40:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	031b      	lsls	r3, r3, #12
 8004b46:	693a      	ldr	r2, [r7, #16]
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004b52:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	011b      	lsls	r3, r3, #4
 8004b58:	697a      	ldr	r2, [r7, #20]
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	693a      	ldr	r2, [r7, #16]
 8004b62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	697a      	ldr	r2, [r7, #20]
 8004b68:	621a      	str	r2, [r3, #32]
}
 8004b6a:	bf00      	nop
 8004b6c:	371c      	adds	r7, #28
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b74:	4770      	bx	lr

08004b76 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b76:	b480      	push	{r7}
 8004b78:	b085      	sub	sp, #20
 8004b7a:	af00      	add	r7, sp, #0
 8004b7c:	6078      	str	r0, [r7, #4]
 8004b7e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	689b      	ldr	r3, [r3, #8]
 8004b84:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b8c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b8e:	683a      	ldr	r2, [r7, #0]
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	4313      	orrs	r3, r2
 8004b94:	f043 0307 	orr.w	r3, r3, #7
 8004b98:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	68fa      	ldr	r2, [r7, #12]
 8004b9e:	609a      	str	r2, [r3, #8]
}
 8004ba0:	bf00      	nop
 8004ba2:	3714      	adds	r7, #20
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004baa:	4770      	bx	lr

08004bac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b087      	sub	sp, #28
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	60f8      	str	r0, [r7, #12]
 8004bb4:	60b9      	str	r1, [r7, #8]
 8004bb6:	607a      	str	r2, [r7, #4]
 8004bb8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004bc6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	021a      	lsls	r2, r3, #8
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	431a      	orrs	r2, r3
 8004bd0:	68bb      	ldr	r3, [r7, #8]
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	697a      	ldr	r2, [r7, #20]
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	697a      	ldr	r2, [r7, #20]
 8004bde:	609a      	str	r2, [r3, #8]
}
 8004be0:	bf00      	nop
 8004be2:	371c      	adds	r7, #28
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr

08004bec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b085      	sub	sp, #20
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
 8004bf4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bfc:	2b01      	cmp	r3, #1
 8004bfe:	d101      	bne.n	8004c04 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c00:	2302      	movs	r3, #2
 8004c02:	e05a      	b.n	8004cba <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2201      	movs	r2, #1
 8004c08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2202      	movs	r2, #2
 8004c10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	689b      	ldr	r3, [r3, #8]
 8004c22:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c2a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	68fa      	ldr	r2, [r7, #12]
 8004c32:	4313      	orrs	r3, r2
 8004c34:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	68fa      	ldr	r2, [r7, #12]
 8004c3c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4a21      	ldr	r2, [pc, #132]	@ (8004cc8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d022      	beq.n	8004c8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c50:	d01d      	beq.n	8004c8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a1d      	ldr	r2, [pc, #116]	@ (8004ccc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d018      	beq.n	8004c8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a1b      	ldr	r2, [pc, #108]	@ (8004cd0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d013      	beq.n	8004c8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a1a      	ldr	r2, [pc, #104]	@ (8004cd4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d00e      	beq.n	8004c8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a18      	ldr	r2, [pc, #96]	@ (8004cd8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d009      	beq.n	8004c8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a17      	ldr	r2, [pc, #92]	@ (8004cdc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d004      	beq.n	8004c8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4a15      	ldr	r2, [pc, #84]	@ (8004ce0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d10c      	bne.n	8004ca8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c8e:	68bb      	ldr	r3, [r7, #8]
 8004c90:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c94:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	68ba      	ldr	r2, [r7, #8]
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	68ba      	ldr	r2, [r7, #8]
 8004ca6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2201      	movs	r2, #1
 8004cac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004cb8:	2300      	movs	r3, #0
}
 8004cba:	4618      	mov	r0, r3
 8004cbc:	3714      	adds	r7, #20
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc4:	4770      	bx	lr
 8004cc6:	bf00      	nop
 8004cc8:	40010000 	.word	0x40010000
 8004ccc:	40000400 	.word	0x40000400
 8004cd0:	40000800 	.word	0x40000800
 8004cd4:	40000c00 	.word	0x40000c00
 8004cd8:	40010400 	.word	0x40010400
 8004cdc:	40014000 	.word	0x40014000
 8004ce0:	40001800 	.word	0x40001800

08004ce4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b083      	sub	sp, #12
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004cec:	bf00      	nop
 8004cee:	370c      	adds	r7, #12
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf6:	4770      	bx	lr

08004cf8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	b083      	sub	sp, #12
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d00:	bf00      	nop
 8004d02:	370c      	adds	r7, #12
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr

08004d0c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b082      	sub	sp, #8
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d101      	bne.n	8004d1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e042      	b.n	8004da4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d24:	b2db      	uxtb	r3, r3
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d106      	bne.n	8004d38 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f7fc f9fa 	bl	800112c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2224      	movs	r2, #36	@ 0x24
 8004d3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	68da      	ldr	r2, [r3, #12]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d4e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f000 fe61 	bl	8005a18 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	691a      	ldr	r2, [r3, #16]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004d64:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	695a      	ldr	r2, [r3, #20]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004d74:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	68da      	ldr	r2, [r3, #12]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004d84:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2220      	movs	r2, #32
 8004d90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2220      	movs	r2, #32
 8004d98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004da2:	2300      	movs	r3, #0
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	3708      	adds	r7, #8
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd80      	pop	{r7, pc}

08004dac <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b084      	sub	sp, #16
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	60f8      	str	r0, [r7, #12]
 8004db4:	60b9      	str	r1, [r7, #8]
 8004db6:	4613      	mov	r3, r2
 8004db8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004dc0:	b2db      	uxtb	r3, r3
 8004dc2:	2b20      	cmp	r3, #32
 8004dc4:	d112      	bne.n	8004dec <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004dc6:	68bb      	ldr	r3, [r7, #8]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d002      	beq.n	8004dd2 <HAL_UART_Receive_DMA+0x26>
 8004dcc:	88fb      	ldrh	r3, [r7, #6]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d101      	bne.n	8004dd6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	e00b      	b.n	8004dee <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004ddc:	88fb      	ldrh	r3, [r7, #6]
 8004dde:	461a      	mov	r2, r3
 8004de0:	68b9      	ldr	r1, [r7, #8]
 8004de2:	68f8      	ldr	r0, [r7, #12]
 8004de4:	f000 fbb8 	bl	8005558 <UART_Start_Receive_DMA>
 8004de8:	4603      	mov	r3, r0
 8004dea:	e000      	b.n	8004dee <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004dec:	2302      	movs	r3, #2
  }
}
 8004dee:	4618      	mov	r0, r3
 8004df0:	3710      	adds	r7, #16
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bd80      	pop	{r7, pc}
	...

08004df8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b0ba      	sub	sp, #232	@ 0xe8
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	68db      	ldr	r3, [r3, #12]
 8004e10:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	695b      	ldr	r3, [r3, #20]
 8004e1a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004e1e:	2300      	movs	r3, #0
 8004e20:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004e24:	2300      	movs	r3, #0
 8004e26:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004e2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e2e:	f003 030f 	and.w	r3, r3, #15
 8004e32:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004e36:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d10f      	bne.n	8004e5e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004e3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e42:	f003 0320 	and.w	r3, r3, #32
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d009      	beq.n	8004e5e <HAL_UART_IRQHandler+0x66>
 8004e4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e4e:	f003 0320 	and.w	r3, r3, #32
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d003      	beq.n	8004e5e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	f000 fd1f 	bl	800589a <UART_Receive_IT>
      return;
 8004e5c:	e25b      	b.n	8005316 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004e5e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	f000 80de 	beq.w	8005024 <HAL_UART_IRQHandler+0x22c>
 8004e68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e6c:	f003 0301 	and.w	r3, r3, #1
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d106      	bne.n	8004e82 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004e74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e78:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	f000 80d1 	beq.w	8005024 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004e82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e86:	f003 0301 	and.w	r3, r3, #1
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d00b      	beq.n	8004ea6 <HAL_UART_IRQHandler+0xae>
 8004e8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d005      	beq.n	8004ea6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e9e:	f043 0201 	orr.w	r2, r3, #1
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004ea6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004eaa:	f003 0304 	and.w	r3, r3, #4
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d00b      	beq.n	8004eca <HAL_UART_IRQHandler+0xd2>
 8004eb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004eb6:	f003 0301 	and.w	r3, r3, #1
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d005      	beq.n	8004eca <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ec2:	f043 0202 	orr.w	r2, r3, #2
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004eca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ece:	f003 0302 	and.w	r3, r3, #2
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d00b      	beq.n	8004eee <HAL_UART_IRQHandler+0xf6>
 8004ed6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004eda:	f003 0301 	and.w	r3, r3, #1
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d005      	beq.n	8004eee <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ee6:	f043 0204 	orr.w	r2, r3, #4
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004eee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ef2:	f003 0308 	and.w	r3, r3, #8
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d011      	beq.n	8004f1e <HAL_UART_IRQHandler+0x126>
 8004efa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004efe:	f003 0320 	and.w	r3, r3, #32
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d105      	bne.n	8004f12 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004f06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004f0a:	f003 0301 	and.w	r3, r3, #1
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d005      	beq.n	8004f1e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f16:	f043 0208 	orr.w	r2, r3, #8
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	f000 81f2 	beq.w	800530c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f2c:	f003 0320 	and.w	r3, r3, #32
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d008      	beq.n	8004f46 <HAL_UART_IRQHandler+0x14e>
 8004f34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f38:	f003 0320 	and.w	r3, r3, #32
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d002      	beq.n	8004f46 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004f40:	6878      	ldr	r0, [r7, #4]
 8004f42:	f000 fcaa 	bl	800589a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	695b      	ldr	r3, [r3, #20]
 8004f4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f50:	2b40      	cmp	r3, #64	@ 0x40
 8004f52:	bf0c      	ite	eq
 8004f54:	2301      	moveq	r3, #1
 8004f56:	2300      	movne	r3, #0
 8004f58:	b2db      	uxtb	r3, r3
 8004f5a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f62:	f003 0308 	and.w	r3, r3, #8
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d103      	bne.n	8004f72 <HAL_UART_IRQHandler+0x17a>
 8004f6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d04f      	beq.n	8005012 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004f72:	6878      	ldr	r0, [r7, #4]
 8004f74:	f000 fbb2 	bl	80056dc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	695b      	ldr	r3, [r3, #20]
 8004f7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f82:	2b40      	cmp	r3, #64	@ 0x40
 8004f84:	d141      	bne.n	800500a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	3314      	adds	r3, #20
 8004f8c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f90:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004f94:	e853 3f00 	ldrex	r3, [r3]
 8004f98:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004f9c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004fa0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004fa4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	3314      	adds	r3, #20
 8004fae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004fb2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004fb6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004fbe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004fc2:	e841 2300 	strex	r3, r2, [r1]
 8004fc6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004fca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d1d9      	bne.n	8004f86 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d013      	beq.n	8005002 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fde:	4a7e      	ldr	r2, [pc, #504]	@ (80051d8 <HAL_UART_IRQHandler+0x3e0>)
 8004fe0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f7fc fe5e 	bl	8001ca8 <HAL_DMA_Abort_IT>
 8004fec:	4603      	mov	r3, r0
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d016      	beq.n	8005020 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ff6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ff8:	687a      	ldr	r2, [r7, #4]
 8004ffa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004ffc:	4610      	mov	r0, r2
 8004ffe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005000:	e00e      	b.n	8005020 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005002:	6878      	ldr	r0, [r7, #4]
 8005004:	f7fb fece 	bl	8000da4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005008:	e00a      	b.n	8005020 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f7fb feca 	bl	8000da4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005010:	e006      	b.n	8005020 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f7fb fec6 	bl	8000da4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2200      	movs	r2, #0
 800501c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800501e:	e175      	b.n	800530c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005020:	bf00      	nop
    return;
 8005022:	e173      	b.n	800530c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005028:	2b01      	cmp	r3, #1
 800502a:	f040 814f 	bne.w	80052cc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800502e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005032:	f003 0310 	and.w	r3, r3, #16
 8005036:	2b00      	cmp	r3, #0
 8005038:	f000 8148 	beq.w	80052cc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800503c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005040:	f003 0310 	and.w	r3, r3, #16
 8005044:	2b00      	cmp	r3, #0
 8005046:	f000 8141 	beq.w	80052cc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800504a:	2300      	movs	r3, #0
 800504c:	60bb      	str	r3, [r7, #8]
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	60bb      	str	r3, [r7, #8]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	60bb      	str	r3, [r7, #8]
 800505e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	695b      	ldr	r3, [r3, #20]
 8005066:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800506a:	2b40      	cmp	r3, #64	@ 0x40
 800506c:	f040 80b6 	bne.w	80051dc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800507c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005080:	2b00      	cmp	r3, #0
 8005082:	f000 8145 	beq.w	8005310 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800508a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800508e:	429a      	cmp	r2, r3
 8005090:	f080 813e 	bcs.w	8005310 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800509a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050a0:	69db      	ldr	r3, [r3, #28]
 80050a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050a6:	f000 8088 	beq.w	80051ba <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	330c      	adds	r3, #12
 80050b0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80050b8:	e853 3f00 	ldrex	r3, [r3]
 80050bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80050c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80050c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80050c8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	330c      	adds	r3, #12
 80050d2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80050d6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80050da:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050de:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80050e2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80050e6:	e841 2300 	strex	r3, r2, [r1]
 80050ea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80050ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d1d9      	bne.n	80050aa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	3314      	adds	r3, #20
 80050fc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050fe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005100:	e853 3f00 	ldrex	r3, [r3]
 8005104:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005106:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005108:	f023 0301 	bic.w	r3, r3, #1
 800510c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	3314      	adds	r3, #20
 8005116:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800511a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800511e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005120:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005122:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005126:	e841 2300 	strex	r3, r2, [r1]
 800512a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800512c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800512e:	2b00      	cmp	r3, #0
 8005130:	d1e1      	bne.n	80050f6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	3314      	adds	r3, #20
 8005138:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800513a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800513c:	e853 3f00 	ldrex	r3, [r3]
 8005140:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005142:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005144:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005148:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	3314      	adds	r3, #20
 8005152:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005156:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005158:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800515a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800515c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800515e:	e841 2300 	strex	r3, r2, [r1]
 8005162:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005164:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005166:	2b00      	cmp	r3, #0
 8005168:	d1e3      	bne.n	8005132 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2220      	movs	r2, #32
 800516e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2200      	movs	r2, #0
 8005176:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	330c      	adds	r3, #12
 800517e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005180:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005182:	e853 3f00 	ldrex	r3, [r3]
 8005186:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005188:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800518a:	f023 0310 	bic.w	r3, r3, #16
 800518e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	330c      	adds	r3, #12
 8005198:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800519c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800519e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051a0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80051a2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80051a4:	e841 2300 	strex	r3, r2, [r1]
 80051a8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80051aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d1e3      	bne.n	8005178 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051b4:	4618      	mov	r0, r3
 80051b6:	f7fc fd07 	bl	8001bc8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2202      	movs	r2, #2
 80051be:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80051c8:	b29b      	uxth	r3, r3
 80051ca:	1ad3      	subs	r3, r2, r3
 80051cc:	b29b      	uxth	r3, r3
 80051ce:	4619      	mov	r1, r3
 80051d0:	6878      	ldr	r0, [r7, #4]
 80051d2:	f000 f8b7 	bl	8005344 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80051d6:	e09b      	b.n	8005310 <HAL_UART_IRQHandler+0x518>
 80051d8:	080057a3 	.word	0x080057a3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80051e4:	b29b      	uxth	r3, r3
 80051e6:	1ad3      	subs	r3, r2, r3
 80051e8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	f000 808e 	beq.w	8005314 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80051f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	f000 8089 	beq.w	8005314 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	330c      	adds	r3, #12
 8005208:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800520a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800520c:	e853 3f00 	ldrex	r3, [r3]
 8005210:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005212:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005214:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005218:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	330c      	adds	r3, #12
 8005222:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005226:	647a      	str	r2, [r7, #68]	@ 0x44
 8005228:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800522a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800522c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800522e:	e841 2300 	strex	r3, r2, [r1]
 8005232:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005234:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005236:	2b00      	cmp	r3, #0
 8005238:	d1e3      	bne.n	8005202 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	3314      	adds	r3, #20
 8005240:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005244:	e853 3f00 	ldrex	r3, [r3]
 8005248:	623b      	str	r3, [r7, #32]
   return(result);
 800524a:	6a3b      	ldr	r3, [r7, #32]
 800524c:	f023 0301 	bic.w	r3, r3, #1
 8005250:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	3314      	adds	r3, #20
 800525a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800525e:	633a      	str	r2, [r7, #48]	@ 0x30
 8005260:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005262:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005264:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005266:	e841 2300 	strex	r3, r2, [r1]
 800526a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800526c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800526e:	2b00      	cmp	r3, #0
 8005270:	d1e3      	bne.n	800523a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2220      	movs	r2, #32
 8005276:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2200      	movs	r2, #0
 800527e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	330c      	adds	r3, #12
 8005286:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005288:	693b      	ldr	r3, [r7, #16]
 800528a:	e853 3f00 	ldrex	r3, [r3]
 800528e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	f023 0310 	bic.w	r3, r3, #16
 8005296:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	330c      	adds	r3, #12
 80052a0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80052a4:	61fa      	str	r2, [r7, #28]
 80052a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052a8:	69b9      	ldr	r1, [r7, #24]
 80052aa:	69fa      	ldr	r2, [r7, #28]
 80052ac:	e841 2300 	strex	r3, r2, [r1]
 80052b0:	617b      	str	r3, [r7, #20]
   return(result);
 80052b2:	697b      	ldr	r3, [r7, #20]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d1e3      	bne.n	8005280 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2202      	movs	r2, #2
 80052bc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80052be:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80052c2:	4619      	mov	r1, r3
 80052c4:	6878      	ldr	r0, [r7, #4]
 80052c6:	f000 f83d 	bl	8005344 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80052ca:	e023      	b.n	8005314 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80052cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d009      	beq.n	80052ec <HAL_UART_IRQHandler+0x4f4>
 80052d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d003      	beq.n	80052ec <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80052e4:	6878      	ldr	r0, [r7, #4]
 80052e6:	f000 fa70 	bl	80057ca <UART_Transmit_IT>
    return;
 80052ea:	e014      	b.n	8005316 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80052ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d00e      	beq.n	8005316 <HAL_UART_IRQHandler+0x51e>
 80052f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005300:	2b00      	cmp	r3, #0
 8005302:	d008      	beq.n	8005316 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005304:	6878      	ldr	r0, [r7, #4]
 8005306:	f000 fab0 	bl	800586a <UART_EndTransmit_IT>
    return;
 800530a:	e004      	b.n	8005316 <HAL_UART_IRQHandler+0x51e>
    return;
 800530c:	bf00      	nop
 800530e:	e002      	b.n	8005316 <HAL_UART_IRQHandler+0x51e>
      return;
 8005310:	bf00      	nop
 8005312:	e000      	b.n	8005316 <HAL_UART_IRQHandler+0x51e>
      return;
 8005314:	bf00      	nop
  }
}
 8005316:	37e8      	adds	r7, #232	@ 0xe8
 8005318:	46bd      	mov	sp, r7
 800531a:	bd80      	pop	{r7, pc}

0800531c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800531c:	b480      	push	{r7}
 800531e:	b083      	sub	sp, #12
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005324:	bf00      	nop
 8005326:	370c      	adds	r7, #12
 8005328:	46bd      	mov	sp, r7
 800532a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532e:	4770      	bx	lr

08005330 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005330:	b480      	push	{r7}
 8005332:	b083      	sub	sp, #12
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005338:	bf00      	nop
 800533a:	370c      	adds	r7, #12
 800533c:	46bd      	mov	sp, r7
 800533e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005342:	4770      	bx	lr

08005344 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005344:	b480      	push	{r7}
 8005346:	b083      	sub	sp, #12
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
 800534c:	460b      	mov	r3, r1
 800534e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005350:	bf00      	nop
 8005352:	370c      	adds	r7, #12
 8005354:	46bd      	mov	sp, r7
 8005356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535a:	4770      	bx	lr

0800535c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b09c      	sub	sp, #112	@ 0x70
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005368:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005374:	2b00      	cmp	r3, #0
 8005376:	d172      	bne.n	800545e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005378:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800537a:	2200      	movs	r2, #0
 800537c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800537e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	330c      	adds	r3, #12
 8005384:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005386:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005388:	e853 3f00 	ldrex	r3, [r3]
 800538c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800538e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005390:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005394:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005396:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	330c      	adds	r3, #12
 800539c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800539e:	65ba      	str	r2, [r7, #88]	@ 0x58
 80053a0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053a2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80053a4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80053a6:	e841 2300 	strex	r3, r2, [r1]
 80053aa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80053ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d1e5      	bne.n	800537e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	3314      	adds	r3, #20
 80053b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053bc:	e853 3f00 	ldrex	r3, [r3]
 80053c0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80053c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053c4:	f023 0301 	bic.w	r3, r3, #1
 80053c8:	667b      	str	r3, [r7, #100]	@ 0x64
 80053ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	3314      	adds	r3, #20
 80053d0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80053d2:	647a      	str	r2, [r7, #68]	@ 0x44
 80053d4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053d6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80053d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80053da:	e841 2300 	strex	r3, r2, [r1]
 80053de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80053e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d1e5      	bne.n	80053b2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	3314      	adds	r3, #20
 80053ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053f0:	e853 3f00 	ldrex	r3, [r3]
 80053f4:	623b      	str	r3, [r7, #32]
   return(result);
 80053f6:	6a3b      	ldr	r3, [r7, #32]
 80053f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053fc:	663b      	str	r3, [r7, #96]	@ 0x60
 80053fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	3314      	adds	r3, #20
 8005404:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005406:	633a      	str	r2, [r7, #48]	@ 0x30
 8005408:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800540a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800540c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800540e:	e841 2300 	strex	r3, r2, [r1]
 8005412:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005416:	2b00      	cmp	r3, #0
 8005418:	d1e5      	bne.n	80053e6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800541a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800541c:	2220      	movs	r2, #32
 800541e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005422:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005426:	2b01      	cmp	r3, #1
 8005428:	d119      	bne.n	800545e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800542a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	330c      	adds	r3, #12
 8005430:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	e853 3f00 	ldrex	r3, [r3]
 8005438:	60fb      	str	r3, [r7, #12]
   return(result);
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	f023 0310 	bic.w	r3, r3, #16
 8005440:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005442:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	330c      	adds	r3, #12
 8005448:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800544a:	61fa      	str	r2, [r7, #28]
 800544c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800544e:	69b9      	ldr	r1, [r7, #24]
 8005450:	69fa      	ldr	r2, [r7, #28]
 8005452:	e841 2300 	strex	r3, r2, [r1]
 8005456:	617b      	str	r3, [r7, #20]
   return(result);
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d1e5      	bne.n	800542a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800545e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005460:	2200      	movs	r2, #0
 8005462:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005464:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005468:	2b01      	cmp	r3, #1
 800546a:	d106      	bne.n	800547a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800546c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800546e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005470:	4619      	mov	r1, r3
 8005472:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005474:	f7ff ff66 	bl	8005344 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005478:	e002      	b.n	8005480 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800547a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800547c:	f7fb fbf6 	bl	8000c6c <HAL_UART_RxCpltCallback>
}
 8005480:	bf00      	nop
 8005482:	3770      	adds	r7, #112	@ 0x70
 8005484:	46bd      	mov	sp, r7
 8005486:	bd80      	pop	{r7, pc}

08005488 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b084      	sub	sp, #16
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005494:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	2201      	movs	r2, #1
 800549a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054a0:	2b01      	cmp	r3, #1
 80054a2:	d108      	bne.n	80054b6 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80054a8:	085b      	lsrs	r3, r3, #1
 80054aa:	b29b      	uxth	r3, r3
 80054ac:	4619      	mov	r1, r3
 80054ae:	68f8      	ldr	r0, [r7, #12]
 80054b0:	f7ff ff48 	bl	8005344 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80054b4:	e002      	b.n	80054bc <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80054b6:	68f8      	ldr	r0, [r7, #12]
 80054b8:	f7ff ff3a 	bl	8005330 <HAL_UART_RxHalfCpltCallback>
}
 80054bc:	bf00      	nop
 80054be:	3710      	adds	r7, #16
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}

080054c4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b084      	sub	sp, #16
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80054cc:	2300      	movs	r3, #0
 80054ce:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054d4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	695b      	ldr	r3, [r3, #20]
 80054dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054e0:	2b80      	cmp	r3, #128	@ 0x80
 80054e2:	bf0c      	ite	eq
 80054e4:	2301      	moveq	r3, #1
 80054e6:	2300      	movne	r3, #0
 80054e8:	b2db      	uxtb	r3, r3
 80054ea:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054f2:	b2db      	uxtb	r3, r3
 80054f4:	2b21      	cmp	r3, #33	@ 0x21
 80054f6:	d108      	bne.n	800550a <UART_DMAError+0x46>
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d005      	beq.n	800550a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	2200      	movs	r2, #0
 8005502:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8005504:	68b8      	ldr	r0, [r7, #8]
 8005506:	f000 f8c1 	bl	800568c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	695b      	ldr	r3, [r3, #20]
 8005510:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005514:	2b40      	cmp	r3, #64	@ 0x40
 8005516:	bf0c      	ite	eq
 8005518:	2301      	moveq	r3, #1
 800551a:	2300      	movne	r3, #0
 800551c:	b2db      	uxtb	r3, r3
 800551e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005520:	68bb      	ldr	r3, [r7, #8]
 8005522:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005526:	b2db      	uxtb	r3, r3
 8005528:	2b22      	cmp	r3, #34	@ 0x22
 800552a:	d108      	bne.n	800553e <UART_DMAError+0x7a>
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d005      	beq.n	800553e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005532:	68bb      	ldr	r3, [r7, #8]
 8005534:	2200      	movs	r2, #0
 8005536:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8005538:	68b8      	ldr	r0, [r7, #8]
 800553a:	f000 f8cf 	bl	80056dc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005542:	f043 0210 	orr.w	r2, r3, #16
 8005546:	68bb      	ldr	r3, [r7, #8]
 8005548:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800554a:	68b8      	ldr	r0, [r7, #8]
 800554c:	f7fb fc2a 	bl	8000da4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005550:	bf00      	nop
 8005552:	3710      	adds	r7, #16
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}

08005558 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b098      	sub	sp, #96	@ 0x60
 800555c:	af00      	add	r7, sp, #0
 800555e:	60f8      	str	r0, [r7, #12]
 8005560:	60b9      	str	r1, [r7, #8]
 8005562:	4613      	mov	r3, r2
 8005564:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005566:	68ba      	ldr	r2, [r7, #8]
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	88fa      	ldrh	r2, [r7, #6]
 8005570:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2200      	movs	r2, #0
 8005576:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2222      	movs	r2, #34	@ 0x22
 800557c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005584:	4a3e      	ldr	r2, [pc, #248]	@ (8005680 <UART_Start_Receive_DMA+0x128>)
 8005586:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800558c:	4a3d      	ldr	r2, [pc, #244]	@ (8005684 <UART_Start_Receive_DMA+0x12c>)
 800558e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005594:	4a3c      	ldr	r2, [pc, #240]	@ (8005688 <UART_Start_Receive_DMA+0x130>)
 8005596:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800559c:	2200      	movs	r2, #0
 800559e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80055a0:	f107 0308 	add.w	r3, r7, #8
 80055a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	3304      	adds	r3, #4
 80055b0:	4619      	mov	r1, r3
 80055b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80055b4:	681a      	ldr	r2, [r3, #0]
 80055b6:	88fb      	ldrh	r3, [r7, #6]
 80055b8:	f7fc faae 	bl	8001b18 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80055bc:	2300      	movs	r3, #0
 80055be:	613b      	str	r3, [r7, #16]
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	613b      	str	r3, [r7, #16]
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	613b      	str	r3, [r7, #16]
 80055d0:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	691b      	ldr	r3, [r3, #16]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d019      	beq.n	800560e <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	330c      	adds	r3, #12
 80055e0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055e4:	e853 3f00 	ldrex	r3, [r3]
 80055e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80055ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055f0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	330c      	adds	r3, #12
 80055f8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80055fa:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80055fc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055fe:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005600:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005602:	e841 2300 	strex	r3, r2, [r1]
 8005606:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005608:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800560a:	2b00      	cmp	r3, #0
 800560c:	d1e5      	bne.n	80055da <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	3314      	adds	r3, #20
 8005614:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005616:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005618:	e853 3f00 	ldrex	r3, [r3]
 800561c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800561e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005620:	f043 0301 	orr.w	r3, r3, #1
 8005624:	657b      	str	r3, [r7, #84]	@ 0x54
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	3314      	adds	r3, #20
 800562c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800562e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005630:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005632:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005634:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005636:	e841 2300 	strex	r3, r2, [r1]
 800563a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800563c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800563e:	2b00      	cmp	r3, #0
 8005640:	d1e5      	bne.n	800560e <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	3314      	adds	r3, #20
 8005648:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800564a:	69bb      	ldr	r3, [r7, #24]
 800564c:	e853 3f00 	ldrex	r3, [r3]
 8005650:	617b      	str	r3, [r7, #20]
   return(result);
 8005652:	697b      	ldr	r3, [r7, #20]
 8005654:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005658:	653b      	str	r3, [r7, #80]	@ 0x50
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	3314      	adds	r3, #20
 8005660:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005662:	627a      	str	r2, [r7, #36]	@ 0x24
 8005664:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005666:	6a39      	ldr	r1, [r7, #32]
 8005668:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800566a:	e841 2300 	strex	r3, r2, [r1]
 800566e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005670:	69fb      	ldr	r3, [r7, #28]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d1e5      	bne.n	8005642 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8005676:	2300      	movs	r3, #0
}
 8005678:	4618      	mov	r0, r3
 800567a:	3760      	adds	r7, #96	@ 0x60
 800567c:	46bd      	mov	sp, r7
 800567e:	bd80      	pop	{r7, pc}
 8005680:	0800535d 	.word	0x0800535d
 8005684:	08005489 	.word	0x08005489
 8005688:	080054c5 	.word	0x080054c5

0800568c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800568c:	b480      	push	{r7}
 800568e:	b089      	sub	sp, #36	@ 0x24
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	330c      	adds	r3, #12
 800569a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	e853 3f00 	ldrex	r3, [r3]
 80056a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80056aa:	61fb      	str	r3, [r7, #28]
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	330c      	adds	r3, #12
 80056b2:	69fa      	ldr	r2, [r7, #28]
 80056b4:	61ba      	str	r2, [r7, #24]
 80056b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b8:	6979      	ldr	r1, [r7, #20]
 80056ba:	69ba      	ldr	r2, [r7, #24]
 80056bc:	e841 2300 	strex	r3, r2, [r1]
 80056c0:	613b      	str	r3, [r7, #16]
   return(result);
 80056c2:	693b      	ldr	r3, [r7, #16]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d1e5      	bne.n	8005694 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2220      	movs	r2, #32
 80056cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80056d0:	bf00      	nop
 80056d2:	3724      	adds	r7, #36	@ 0x24
 80056d4:	46bd      	mov	sp, r7
 80056d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056da:	4770      	bx	lr

080056dc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80056dc:	b480      	push	{r7}
 80056de:	b095      	sub	sp, #84	@ 0x54
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	330c      	adds	r3, #12
 80056ea:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056ee:	e853 3f00 	ldrex	r3, [r3]
 80056f2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80056f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056f6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80056fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	330c      	adds	r3, #12
 8005702:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005704:	643a      	str	r2, [r7, #64]	@ 0x40
 8005706:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005708:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800570a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800570c:	e841 2300 	strex	r3, r2, [r1]
 8005710:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005712:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005714:	2b00      	cmp	r3, #0
 8005716:	d1e5      	bne.n	80056e4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	3314      	adds	r3, #20
 800571e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005720:	6a3b      	ldr	r3, [r7, #32]
 8005722:	e853 3f00 	ldrex	r3, [r3]
 8005726:	61fb      	str	r3, [r7, #28]
   return(result);
 8005728:	69fb      	ldr	r3, [r7, #28]
 800572a:	f023 0301 	bic.w	r3, r3, #1
 800572e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	3314      	adds	r3, #20
 8005736:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005738:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800573a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800573c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800573e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005740:	e841 2300 	strex	r3, r2, [r1]
 8005744:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005748:	2b00      	cmp	r3, #0
 800574a:	d1e5      	bne.n	8005718 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005750:	2b01      	cmp	r3, #1
 8005752:	d119      	bne.n	8005788 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	330c      	adds	r3, #12
 800575a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	e853 3f00 	ldrex	r3, [r3]
 8005762:	60bb      	str	r3, [r7, #8]
   return(result);
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	f023 0310 	bic.w	r3, r3, #16
 800576a:	647b      	str	r3, [r7, #68]	@ 0x44
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	330c      	adds	r3, #12
 8005772:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005774:	61ba      	str	r2, [r7, #24]
 8005776:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005778:	6979      	ldr	r1, [r7, #20]
 800577a:	69ba      	ldr	r2, [r7, #24]
 800577c:	e841 2300 	strex	r3, r2, [r1]
 8005780:	613b      	str	r3, [r7, #16]
   return(result);
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d1e5      	bne.n	8005754 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2220      	movs	r2, #32
 800578c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2200      	movs	r2, #0
 8005794:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005796:	bf00      	nop
 8005798:	3754      	adds	r7, #84	@ 0x54
 800579a:	46bd      	mov	sp, r7
 800579c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a0:	4770      	bx	lr

080057a2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80057a2:	b580      	push	{r7, lr}
 80057a4:	b084      	sub	sp, #16
 80057a6:	af00      	add	r7, sp, #0
 80057a8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057ae:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2200      	movs	r2, #0
 80057b4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2200      	movs	r2, #0
 80057ba:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80057bc:	68f8      	ldr	r0, [r7, #12]
 80057be:	f7fb faf1 	bl	8000da4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80057c2:	bf00      	nop
 80057c4:	3710      	adds	r7, #16
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd80      	pop	{r7, pc}

080057ca <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80057ca:	b480      	push	{r7}
 80057cc:	b085      	sub	sp, #20
 80057ce:	af00      	add	r7, sp, #0
 80057d0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057d8:	b2db      	uxtb	r3, r3
 80057da:	2b21      	cmp	r3, #33	@ 0x21
 80057dc:	d13e      	bne.n	800585c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	689b      	ldr	r3, [r3, #8]
 80057e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057e6:	d114      	bne.n	8005812 <UART_Transmit_IT+0x48>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	691b      	ldr	r3, [r3, #16]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d110      	bne.n	8005812 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6a1b      	ldr	r3, [r3, #32]
 80057f4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	881b      	ldrh	r3, [r3, #0]
 80057fa:	461a      	mov	r2, r3
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005804:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6a1b      	ldr	r3, [r3, #32]
 800580a:	1c9a      	adds	r2, r3, #2
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	621a      	str	r2, [r3, #32]
 8005810:	e008      	b.n	8005824 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6a1b      	ldr	r3, [r3, #32]
 8005816:	1c59      	adds	r1, r3, #1
 8005818:	687a      	ldr	r2, [r7, #4]
 800581a:	6211      	str	r1, [r2, #32]
 800581c:	781a      	ldrb	r2, [r3, #0]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005828:	b29b      	uxth	r3, r3
 800582a:	3b01      	subs	r3, #1
 800582c:	b29b      	uxth	r3, r3
 800582e:	687a      	ldr	r2, [r7, #4]
 8005830:	4619      	mov	r1, r3
 8005832:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005834:	2b00      	cmp	r3, #0
 8005836:	d10f      	bne.n	8005858 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	68da      	ldr	r2, [r3, #12]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005846:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	68da      	ldr	r2, [r3, #12]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005856:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005858:	2300      	movs	r3, #0
 800585a:	e000      	b.n	800585e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800585c:	2302      	movs	r3, #2
  }
}
 800585e:	4618      	mov	r0, r3
 8005860:	3714      	adds	r7, #20
 8005862:	46bd      	mov	sp, r7
 8005864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005868:	4770      	bx	lr

0800586a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800586a:	b580      	push	{r7, lr}
 800586c:	b082      	sub	sp, #8
 800586e:	af00      	add	r7, sp, #0
 8005870:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	68da      	ldr	r2, [r3, #12]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005880:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2220      	movs	r2, #32
 8005886:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800588a:	6878      	ldr	r0, [r7, #4]
 800588c:	f7ff fd46 	bl	800531c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005890:	2300      	movs	r3, #0
}
 8005892:	4618      	mov	r0, r3
 8005894:	3708      	adds	r7, #8
 8005896:	46bd      	mov	sp, r7
 8005898:	bd80      	pop	{r7, pc}

0800589a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800589a:	b580      	push	{r7, lr}
 800589c:	b08c      	sub	sp, #48	@ 0x30
 800589e:	af00      	add	r7, sp, #0
 80058a0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80058a8:	b2db      	uxtb	r3, r3
 80058aa:	2b22      	cmp	r3, #34	@ 0x22
 80058ac:	f040 80ae 	bne.w	8005a0c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	689b      	ldr	r3, [r3, #8]
 80058b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058b8:	d117      	bne.n	80058ea <UART_Receive_IT+0x50>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	691b      	ldr	r3, [r3, #16]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d113      	bne.n	80058ea <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80058c2:	2300      	movs	r3, #0
 80058c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058ca:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	b29b      	uxth	r3, r3
 80058d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058d8:	b29a      	uxth	r2, r3
 80058da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058dc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058e2:	1c9a      	adds	r2, r3, #2
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	629a      	str	r2, [r3, #40]	@ 0x28
 80058e8:	e026      	b.n	8005938 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80058f0:	2300      	movs	r3, #0
 80058f2:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058fc:	d007      	beq.n	800590e <UART_Receive_IT+0x74>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d10a      	bne.n	800591c <UART_Receive_IT+0x82>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	691b      	ldr	r3, [r3, #16]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d106      	bne.n	800591c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	b2da      	uxtb	r2, r3
 8005916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005918:	701a      	strb	r2, [r3, #0]
 800591a:	e008      	b.n	800592e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	b2db      	uxtb	r3, r3
 8005924:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005928:	b2da      	uxtb	r2, r3
 800592a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800592c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005932:	1c5a      	adds	r2, r3, #1
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800593c:	b29b      	uxth	r3, r3
 800593e:	3b01      	subs	r3, #1
 8005940:	b29b      	uxth	r3, r3
 8005942:	687a      	ldr	r2, [r7, #4]
 8005944:	4619      	mov	r1, r3
 8005946:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005948:	2b00      	cmp	r3, #0
 800594a:	d15d      	bne.n	8005a08 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	68da      	ldr	r2, [r3, #12]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f022 0220 	bic.w	r2, r2, #32
 800595a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	68da      	ldr	r2, [r3, #12]
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800596a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	695a      	ldr	r2, [r3, #20]
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f022 0201 	bic.w	r2, r2, #1
 800597a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2220      	movs	r2, #32
 8005980:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2200      	movs	r2, #0
 8005988:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800598e:	2b01      	cmp	r3, #1
 8005990:	d135      	bne.n	80059fe <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2200      	movs	r2, #0
 8005996:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	330c      	adds	r3, #12
 800599e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059a0:	697b      	ldr	r3, [r7, #20]
 80059a2:	e853 3f00 	ldrex	r3, [r3]
 80059a6:	613b      	str	r3, [r7, #16]
   return(result);
 80059a8:	693b      	ldr	r3, [r7, #16]
 80059aa:	f023 0310 	bic.w	r3, r3, #16
 80059ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	330c      	adds	r3, #12
 80059b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059b8:	623a      	str	r2, [r7, #32]
 80059ba:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059bc:	69f9      	ldr	r1, [r7, #28]
 80059be:	6a3a      	ldr	r2, [r7, #32]
 80059c0:	e841 2300 	strex	r3, r2, [r1]
 80059c4:	61bb      	str	r3, [r7, #24]
   return(result);
 80059c6:	69bb      	ldr	r3, [r7, #24]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d1e5      	bne.n	8005998 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f003 0310 	and.w	r3, r3, #16
 80059d6:	2b10      	cmp	r3, #16
 80059d8:	d10a      	bne.n	80059f0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80059da:	2300      	movs	r3, #0
 80059dc:	60fb      	str	r3, [r7, #12]
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	60fb      	str	r3, [r7, #12]
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	60fb      	str	r3, [r7, #12]
 80059ee:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80059f4:	4619      	mov	r1, r3
 80059f6:	6878      	ldr	r0, [r7, #4]
 80059f8:	f7ff fca4 	bl	8005344 <HAL_UARTEx_RxEventCallback>
 80059fc:	e002      	b.n	8005a04 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80059fe:	6878      	ldr	r0, [r7, #4]
 8005a00:	f7fb f934 	bl	8000c6c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005a04:	2300      	movs	r3, #0
 8005a06:	e002      	b.n	8005a0e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005a08:	2300      	movs	r3, #0
 8005a0a:	e000      	b.n	8005a0e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005a0c:	2302      	movs	r3, #2
  }
}
 8005a0e:	4618      	mov	r0, r3
 8005a10:	3730      	adds	r7, #48	@ 0x30
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}
	...

08005a18 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a1c:	b0c0      	sub	sp, #256	@ 0x100
 8005a1e:	af00      	add	r7, sp, #0
 8005a20:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	691b      	ldr	r3, [r3, #16]
 8005a2c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005a30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a34:	68d9      	ldr	r1, [r3, #12]
 8005a36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a3a:	681a      	ldr	r2, [r3, #0]
 8005a3c:	ea40 0301 	orr.w	r3, r0, r1
 8005a40:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005a42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a46:	689a      	ldr	r2, [r3, #8]
 8005a48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a4c:	691b      	ldr	r3, [r3, #16]
 8005a4e:	431a      	orrs	r2, r3
 8005a50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a54:	695b      	ldr	r3, [r3, #20]
 8005a56:	431a      	orrs	r2, r3
 8005a58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a5c:	69db      	ldr	r3, [r3, #28]
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005a64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	68db      	ldr	r3, [r3, #12]
 8005a6c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005a70:	f021 010c 	bic.w	r1, r1, #12
 8005a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a78:	681a      	ldr	r2, [r3, #0]
 8005a7a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005a7e:	430b      	orrs	r3, r1
 8005a80:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	695b      	ldr	r3, [r3, #20]
 8005a8a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005a8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a92:	6999      	ldr	r1, [r3, #24]
 8005a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a98:	681a      	ldr	r2, [r3, #0]
 8005a9a:	ea40 0301 	orr.w	r3, r0, r1
 8005a9e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005aa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aa4:	681a      	ldr	r2, [r3, #0]
 8005aa6:	4b8f      	ldr	r3, [pc, #572]	@ (8005ce4 <UART_SetConfig+0x2cc>)
 8005aa8:	429a      	cmp	r2, r3
 8005aaa:	d005      	beq.n	8005ab8 <UART_SetConfig+0xa0>
 8005aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	4b8d      	ldr	r3, [pc, #564]	@ (8005ce8 <UART_SetConfig+0x2d0>)
 8005ab4:	429a      	cmp	r2, r3
 8005ab6:	d104      	bne.n	8005ac2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005ab8:	f7fe fc9e 	bl	80043f8 <HAL_RCC_GetPCLK2Freq>
 8005abc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005ac0:	e003      	b.n	8005aca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005ac2:	f7fe fc85 	bl	80043d0 <HAL_RCC_GetPCLK1Freq>
 8005ac6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005aca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ace:	69db      	ldr	r3, [r3, #28]
 8005ad0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ad4:	f040 810c 	bne.w	8005cf0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ad8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005adc:	2200      	movs	r2, #0
 8005ade:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005ae2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005ae6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005aea:	4622      	mov	r2, r4
 8005aec:	462b      	mov	r3, r5
 8005aee:	1891      	adds	r1, r2, r2
 8005af0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005af2:	415b      	adcs	r3, r3
 8005af4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005af6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005afa:	4621      	mov	r1, r4
 8005afc:	eb12 0801 	adds.w	r8, r2, r1
 8005b00:	4629      	mov	r1, r5
 8005b02:	eb43 0901 	adc.w	r9, r3, r1
 8005b06:	f04f 0200 	mov.w	r2, #0
 8005b0a:	f04f 0300 	mov.w	r3, #0
 8005b0e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b12:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b16:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b1a:	4690      	mov	r8, r2
 8005b1c:	4699      	mov	r9, r3
 8005b1e:	4623      	mov	r3, r4
 8005b20:	eb18 0303 	adds.w	r3, r8, r3
 8005b24:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005b28:	462b      	mov	r3, r5
 8005b2a:	eb49 0303 	adc.w	r3, r9, r3
 8005b2e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005b32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005b3e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005b42:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005b46:	460b      	mov	r3, r1
 8005b48:	18db      	adds	r3, r3, r3
 8005b4a:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b4c:	4613      	mov	r3, r2
 8005b4e:	eb42 0303 	adc.w	r3, r2, r3
 8005b52:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b54:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005b58:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005b5c:	f7fa fba0 	bl	80002a0 <__aeabi_uldivmod>
 8005b60:	4602      	mov	r2, r0
 8005b62:	460b      	mov	r3, r1
 8005b64:	4b61      	ldr	r3, [pc, #388]	@ (8005cec <UART_SetConfig+0x2d4>)
 8005b66:	fba3 2302 	umull	r2, r3, r3, r2
 8005b6a:	095b      	lsrs	r3, r3, #5
 8005b6c:	011c      	lsls	r4, r3, #4
 8005b6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b72:	2200      	movs	r2, #0
 8005b74:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005b78:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005b7c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005b80:	4642      	mov	r2, r8
 8005b82:	464b      	mov	r3, r9
 8005b84:	1891      	adds	r1, r2, r2
 8005b86:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005b88:	415b      	adcs	r3, r3
 8005b8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b8c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005b90:	4641      	mov	r1, r8
 8005b92:	eb12 0a01 	adds.w	sl, r2, r1
 8005b96:	4649      	mov	r1, r9
 8005b98:	eb43 0b01 	adc.w	fp, r3, r1
 8005b9c:	f04f 0200 	mov.w	r2, #0
 8005ba0:	f04f 0300 	mov.w	r3, #0
 8005ba4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005ba8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005bac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005bb0:	4692      	mov	sl, r2
 8005bb2:	469b      	mov	fp, r3
 8005bb4:	4643      	mov	r3, r8
 8005bb6:	eb1a 0303 	adds.w	r3, sl, r3
 8005bba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005bbe:	464b      	mov	r3, r9
 8005bc0:	eb4b 0303 	adc.w	r3, fp, r3
 8005bc4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005bc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bcc:	685b      	ldr	r3, [r3, #4]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005bd4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005bd8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005bdc:	460b      	mov	r3, r1
 8005bde:	18db      	adds	r3, r3, r3
 8005be0:	643b      	str	r3, [r7, #64]	@ 0x40
 8005be2:	4613      	mov	r3, r2
 8005be4:	eb42 0303 	adc.w	r3, r2, r3
 8005be8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005bea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005bee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005bf2:	f7fa fb55 	bl	80002a0 <__aeabi_uldivmod>
 8005bf6:	4602      	mov	r2, r0
 8005bf8:	460b      	mov	r3, r1
 8005bfa:	4611      	mov	r1, r2
 8005bfc:	4b3b      	ldr	r3, [pc, #236]	@ (8005cec <UART_SetConfig+0x2d4>)
 8005bfe:	fba3 2301 	umull	r2, r3, r3, r1
 8005c02:	095b      	lsrs	r3, r3, #5
 8005c04:	2264      	movs	r2, #100	@ 0x64
 8005c06:	fb02 f303 	mul.w	r3, r2, r3
 8005c0a:	1acb      	subs	r3, r1, r3
 8005c0c:	00db      	lsls	r3, r3, #3
 8005c0e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005c12:	4b36      	ldr	r3, [pc, #216]	@ (8005cec <UART_SetConfig+0x2d4>)
 8005c14:	fba3 2302 	umull	r2, r3, r3, r2
 8005c18:	095b      	lsrs	r3, r3, #5
 8005c1a:	005b      	lsls	r3, r3, #1
 8005c1c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005c20:	441c      	add	r4, r3
 8005c22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c26:	2200      	movs	r2, #0
 8005c28:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005c2c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005c30:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005c34:	4642      	mov	r2, r8
 8005c36:	464b      	mov	r3, r9
 8005c38:	1891      	adds	r1, r2, r2
 8005c3a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005c3c:	415b      	adcs	r3, r3
 8005c3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c40:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005c44:	4641      	mov	r1, r8
 8005c46:	1851      	adds	r1, r2, r1
 8005c48:	6339      	str	r1, [r7, #48]	@ 0x30
 8005c4a:	4649      	mov	r1, r9
 8005c4c:	414b      	adcs	r3, r1
 8005c4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c50:	f04f 0200 	mov.w	r2, #0
 8005c54:	f04f 0300 	mov.w	r3, #0
 8005c58:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005c5c:	4659      	mov	r1, fp
 8005c5e:	00cb      	lsls	r3, r1, #3
 8005c60:	4651      	mov	r1, sl
 8005c62:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c66:	4651      	mov	r1, sl
 8005c68:	00ca      	lsls	r2, r1, #3
 8005c6a:	4610      	mov	r0, r2
 8005c6c:	4619      	mov	r1, r3
 8005c6e:	4603      	mov	r3, r0
 8005c70:	4642      	mov	r2, r8
 8005c72:	189b      	adds	r3, r3, r2
 8005c74:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005c78:	464b      	mov	r3, r9
 8005c7a:	460a      	mov	r2, r1
 8005c7c:	eb42 0303 	adc.w	r3, r2, r3
 8005c80:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005c84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005c90:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005c94:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005c98:	460b      	mov	r3, r1
 8005c9a:	18db      	adds	r3, r3, r3
 8005c9c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005c9e:	4613      	mov	r3, r2
 8005ca0:	eb42 0303 	adc.w	r3, r2, r3
 8005ca4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005ca6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005caa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005cae:	f7fa faf7 	bl	80002a0 <__aeabi_uldivmod>
 8005cb2:	4602      	mov	r2, r0
 8005cb4:	460b      	mov	r3, r1
 8005cb6:	4b0d      	ldr	r3, [pc, #52]	@ (8005cec <UART_SetConfig+0x2d4>)
 8005cb8:	fba3 1302 	umull	r1, r3, r3, r2
 8005cbc:	095b      	lsrs	r3, r3, #5
 8005cbe:	2164      	movs	r1, #100	@ 0x64
 8005cc0:	fb01 f303 	mul.w	r3, r1, r3
 8005cc4:	1ad3      	subs	r3, r2, r3
 8005cc6:	00db      	lsls	r3, r3, #3
 8005cc8:	3332      	adds	r3, #50	@ 0x32
 8005cca:	4a08      	ldr	r2, [pc, #32]	@ (8005cec <UART_SetConfig+0x2d4>)
 8005ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8005cd0:	095b      	lsrs	r3, r3, #5
 8005cd2:	f003 0207 	and.w	r2, r3, #7
 8005cd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4422      	add	r2, r4
 8005cde:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005ce0:	e106      	b.n	8005ef0 <UART_SetConfig+0x4d8>
 8005ce2:	bf00      	nop
 8005ce4:	40011000 	.word	0x40011000
 8005ce8:	40011400 	.word	0x40011400
 8005cec:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005cf0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005cfa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005cfe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005d02:	4642      	mov	r2, r8
 8005d04:	464b      	mov	r3, r9
 8005d06:	1891      	adds	r1, r2, r2
 8005d08:	6239      	str	r1, [r7, #32]
 8005d0a:	415b      	adcs	r3, r3
 8005d0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d0e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005d12:	4641      	mov	r1, r8
 8005d14:	1854      	adds	r4, r2, r1
 8005d16:	4649      	mov	r1, r9
 8005d18:	eb43 0501 	adc.w	r5, r3, r1
 8005d1c:	f04f 0200 	mov.w	r2, #0
 8005d20:	f04f 0300 	mov.w	r3, #0
 8005d24:	00eb      	lsls	r3, r5, #3
 8005d26:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d2a:	00e2      	lsls	r2, r4, #3
 8005d2c:	4614      	mov	r4, r2
 8005d2e:	461d      	mov	r5, r3
 8005d30:	4643      	mov	r3, r8
 8005d32:	18e3      	adds	r3, r4, r3
 8005d34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005d38:	464b      	mov	r3, r9
 8005d3a:	eb45 0303 	adc.w	r3, r5, r3
 8005d3e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005d42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d46:	685b      	ldr	r3, [r3, #4]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005d4e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005d52:	f04f 0200 	mov.w	r2, #0
 8005d56:	f04f 0300 	mov.w	r3, #0
 8005d5a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005d5e:	4629      	mov	r1, r5
 8005d60:	008b      	lsls	r3, r1, #2
 8005d62:	4621      	mov	r1, r4
 8005d64:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d68:	4621      	mov	r1, r4
 8005d6a:	008a      	lsls	r2, r1, #2
 8005d6c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005d70:	f7fa fa96 	bl	80002a0 <__aeabi_uldivmod>
 8005d74:	4602      	mov	r2, r0
 8005d76:	460b      	mov	r3, r1
 8005d78:	4b60      	ldr	r3, [pc, #384]	@ (8005efc <UART_SetConfig+0x4e4>)
 8005d7a:	fba3 2302 	umull	r2, r3, r3, r2
 8005d7e:	095b      	lsrs	r3, r3, #5
 8005d80:	011c      	lsls	r4, r3, #4
 8005d82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d86:	2200      	movs	r2, #0
 8005d88:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005d8c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005d90:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005d94:	4642      	mov	r2, r8
 8005d96:	464b      	mov	r3, r9
 8005d98:	1891      	adds	r1, r2, r2
 8005d9a:	61b9      	str	r1, [r7, #24]
 8005d9c:	415b      	adcs	r3, r3
 8005d9e:	61fb      	str	r3, [r7, #28]
 8005da0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005da4:	4641      	mov	r1, r8
 8005da6:	1851      	adds	r1, r2, r1
 8005da8:	6139      	str	r1, [r7, #16]
 8005daa:	4649      	mov	r1, r9
 8005dac:	414b      	adcs	r3, r1
 8005dae:	617b      	str	r3, [r7, #20]
 8005db0:	f04f 0200 	mov.w	r2, #0
 8005db4:	f04f 0300 	mov.w	r3, #0
 8005db8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005dbc:	4659      	mov	r1, fp
 8005dbe:	00cb      	lsls	r3, r1, #3
 8005dc0:	4651      	mov	r1, sl
 8005dc2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005dc6:	4651      	mov	r1, sl
 8005dc8:	00ca      	lsls	r2, r1, #3
 8005dca:	4610      	mov	r0, r2
 8005dcc:	4619      	mov	r1, r3
 8005dce:	4603      	mov	r3, r0
 8005dd0:	4642      	mov	r2, r8
 8005dd2:	189b      	adds	r3, r3, r2
 8005dd4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005dd8:	464b      	mov	r3, r9
 8005dda:	460a      	mov	r2, r1
 8005ddc:	eb42 0303 	adc.w	r3, r2, r3
 8005de0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005de4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005de8:	685b      	ldr	r3, [r3, #4]
 8005dea:	2200      	movs	r2, #0
 8005dec:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005dee:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005df0:	f04f 0200 	mov.w	r2, #0
 8005df4:	f04f 0300 	mov.w	r3, #0
 8005df8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005dfc:	4649      	mov	r1, r9
 8005dfe:	008b      	lsls	r3, r1, #2
 8005e00:	4641      	mov	r1, r8
 8005e02:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e06:	4641      	mov	r1, r8
 8005e08:	008a      	lsls	r2, r1, #2
 8005e0a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005e0e:	f7fa fa47 	bl	80002a0 <__aeabi_uldivmod>
 8005e12:	4602      	mov	r2, r0
 8005e14:	460b      	mov	r3, r1
 8005e16:	4611      	mov	r1, r2
 8005e18:	4b38      	ldr	r3, [pc, #224]	@ (8005efc <UART_SetConfig+0x4e4>)
 8005e1a:	fba3 2301 	umull	r2, r3, r3, r1
 8005e1e:	095b      	lsrs	r3, r3, #5
 8005e20:	2264      	movs	r2, #100	@ 0x64
 8005e22:	fb02 f303 	mul.w	r3, r2, r3
 8005e26:	1acb      	subs	r3, r1, r3
 8005e28:	011b      	lsls	r3, r3, #4
 8005e2a:	3332      	adds	r3, #50	@ 0x32
 8005e2c:	4a33      	ldr	r2, [pc, #204]	@ (8005efc <UART_SetConfig+0x4e4>)
 8005e2e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e32:	095b      	lsrs	r3, r3, #5
 8005e34:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e38:	441c      	add	r4, r3
 8005e3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e3e:	2200      	movs	r2, #0
 8005e40:	673b      	str	r3, [r7, #112]	@ 0x70
 8005e42:	677a      	str	r2, [r7, #116]	@ 0x74
 8005e44:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005e48:	4642      	mov	r2, r8
 8005e4a:	464b      	mov	r3, r9
 8005e4c:	1891      	adds	r1, r2, r2
 8005e4e:	60b9      	str	r1, [r7, #8]
 8005e50:	415b      	adcs	r3, r3
 8005e52:	60fb      	str	r3, [r7, #12]
 8005e54:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005e58:	4641      	mov	r1, r8
 8005e5a:	1851      	adds	r1, r2, r1
 8005e5c:	6039      	str	r1, [r7, #0]
 8005e5e:	4649      	mov	r1, r9
 8005e60:	414b      	adcs	r3, r1
 8005e62:	607b      	str	r3, [r7, #4]
 8005e64:	f04f 0200 	mov.w	r2, #0
 8005e68:	f04f 0300 	mov.w	r3, #0
 8005e6c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005e70:	4659      	mov	r1, fp
 8005e72:	00cb      	lsls	r3, r1, #3
 8005e74:	4651      	mov	r1, sl
 8005e76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e7a:	4651      	mov	r1, sl
 8005e7c:	00ca      	lsls	r2, r1, #3
 8005e7e:	4610      	mov	r0, r2
 8005e80:	4619      	mov	r1, r3
 8005e82:	4603      	mov	r3, r0
 8005e84:	4642      	mov	r2, r8
 8005e86:	189b      	adds	r3, r3, r2
 8005e88:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005e8a:	464b      	mov	r3, r9
 8005e8c:	460a      	mov	r2, r1
 8005e8e:	eb42 0303 	adc.w	r3, r2, r3
 8005e92:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005e94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e98:	685b      	ldr	r3, [r3, #4]
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	663b      	str	r3, [r7, #96]	@ 0x60
 8005e9e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005ea0:	f04f 0200 	mov.w	r2, #0
 8005ea4:	f04f 0300 	mov.w	r3, #0
 8005ea8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005eac:	4649      	mov	r1, r9
 8005eae:	008b      	lsls	r3, r1, #2
 8005eb0:	4641      	mov	r1, r8
 8005eb2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005eb6:	4641      	mov	r1, r8
 8005eb8:	008a      	lsls	r2, r1, #2
 8005eba:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005ebe:	f7fa f9ef 	bl	80002a0 <__aeabi_uldivmod>
 8005ec2:	4602      	mov	r2, r0
 8005ec4:	460b      	mov	r3, r1
 8005ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8005efc <UART_SetConfig+0x4e4>)
 8005ec8:	fba3 1302 	umull	r1, r3, r3, r2
 8005ecc:	095b      	lsrs	r3, r3, #5
 8005ece:	2164      	movs	r1, #100	@ 0x64
 8005ed0:	fb01 f303 	mul.w	r3, r1, r3
 8005ed4:	1ad3      	subs	r3, r2, r3
 8005ed6:	011b      	lsls	r3, r3, #4
 8005ed8:	3332      	adds	r3, #50	@ 0x32
 8005eda:	4a08      	ldr	r2, [pc, #32]	@ (8005efc <UART_SetConfig+0x4e4>)
 8005edc:	fba2 2303 	umull	r2, r3, r2, r3
 8005ee0:	095b      	lsrs	r3, r3, #5
 8005ee2:	f003 020f 	and.w	r2, r3, #15
 8005ee6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4422      	add	r2, r4
 8005eee:	609a      	str	r2, [r3, #8]
}
 8005ef0:	bf00      	nop
 8005ef2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005efc:	51eb851f 	.word	0x51eb851f

08005f00 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005f00:	b084      	sub	sp, #16
 8005f02:	b580      	push	{r7, lr}
 8005f04:	b084      	sub	sp, #16
 8005f06:	af00      	add	r7, sp, #0
 8005f08:	6078      	str	r0, [r7, #4]
 8005f0a:	f107 001c 	add.w	r0, r7, #28
 8005f0e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005f12:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005f16:	2b01      	cmp	r3, #1
 8005f18:	d123      	bne.n	8005f62 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f1e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	68db      	ldr	r3, [r3, #12]
 8005f2a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8005f2e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f32:	687a      	ldr	r2, [r7, #4]
 8005f34:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	68db      	ldr	r3, [r3, #12]
 8005f3a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005f42:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005f46:	2b01      	cmp	r3, #1
 8005f48:	d105      	bne.n	8005f56 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	68db      	ldr	r3, [r3, #12]
 8005f4e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005f56:	6878      	ldr	r0, [r7, #4]
 8005f58:	f001 fae2 	bl	8007520 <USB_CoreReset>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	73fb      	strb	r3, [r7, #15]
 8005f60:	e01b      	b.n	8005f9a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	68db      	ldr	r3, [r3, #12]
 8005f66:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005f6e:	6878      	ldr	r0, [r7, #4]
 8005f70:	f001 fad6 	bl	8007520 <USB_CoreReset>
 8005f74:	4603      	mov	r3, r0
 8005f76:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005f78:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d106      	bne.n	8005f8e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f84:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	639a      	str	r2, [r3, #56]	@ 0x38
 8005f8c:	e005      	b.n	8005f9a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f92:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005f9a:	7fbb      	ldrb	r3, [r7, #30]
 8005f9c:	2b01      	cmp	r3, #1
 8005f9e:	d10b      	bne.n	8005fb8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	689b      	ldr	r3, [r3, #8]
 8005fa4:	f043 0206 	orr.w	r2, r3, #6
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	689b      	ldr	r3, [r3, #8]
 8005fb0:	f043 0220 	orr.w	r2, r3, #32
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005fb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fba:	4618      	mov	r0, r3
 8005fbc:	3710      	adds	r7, #16
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005fc4:	b004      	add	sp, #16
 8005fc6:	4770      	bx	lr

08005fc8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b087      	sub	sp, #28
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	60f8      	str	r0, [r7, #12]
 8005fd0:	60b9      	str	r1, [r7, #8]
 8005fd2:	4613      	mov	r3, r2
 8005fd4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005fd6:	79fb      	ldrb	r3, [r7, #7]
 8005fd8:	2b02      	cmp	r3, #2
 8005fda:	d165      	bne.n	80060a8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	4a41      	ldr	r2, [pc, #260]	@ (80060e4 <USB_SetTurnaroundTime+0x11c>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d906      	bls.n	8005ff2 <USB_SetTurnaroundTime+0x2a>
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	4a40      	ldr	r2, [pc, #256]	@ (80060e8 <USB_SetTurnaroundTime+0x120>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d202      	bcs.n	8005ff2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005fec:	230f      	movs	r3, #15
 8005fee:	617b      	str	r3, [r7, #20]
 8005ff0:	e062      	b.n	80060b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	4a3c      	ldr	r2, [pc, #240]	@ (80060e8 <USB_SetTurnaroundTime+0x120>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d306      	bcc.n	8006008 <USB_SetTurnaroundTime+0x40>
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	4a3b      	ldr	r2, [pc, #236]	@ (80060ec <USB_SetTurnaroundTime+0x124>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d202      	bcs.n	8006008 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006002:	230e      	movs	r3, #14
 8006004:	617b      	str	r3, [r7, #20]
 8006006:	e057      	b.n	80060b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	4a38      	ldr	r2, [pc, #224]	@ (80060ec <USB_SetTurnaroundTime+0x124>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d306      	bcc.n	800601e <USB_SetTurnaroundTime+0x56>
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	4a37      	ldr	r2, [pc, #220]	@ (80060f0 <USB_SetTurnaroundTime+0x128>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d202      	bcs.n	800601e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006018:	230d      	movs	r3, #13
 800601a:	617b      	str	r3, [r7, #20]
 800601c:	e04c      	b.n	80060b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	4a33      	ldr	r2, [pc, #204]	@ (80060f0 <USB_SetTurnaroundTime+0x128>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d306      	bcc.n	8006034 <USB_SetTurnaroundTime+0x6c>
 8006026:	68bb      	ldr	r3, [r7, #8]
 8006028:	4a32      	ldr	r2, [pc, #200]	@ (80060f4 <USB_SetTurnaroundTime+0x12c>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d802      	bhi.n	8006034 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800602e:	230c      	movs	r3, #12
 8006030:	617b      	str	r3, [r7, #20]
 8006032:	e041      	b.n	80060b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	4a2f      	ldr	r2, [pc, #188]	@ (80060f4 <USB_SetTurnaroundTime+0x12c>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d906      	bls.n	800604a <USB_SetTurnaroundTime+0x82>
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	4a2e      	ldr	r2, [pc, #184]	@ (80060f8 <USB_SetTurnaroundTime+0x130>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d802      	bhi.n	800604a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006044:	230b      	movs	r3, #11
 8006046:	617b      	str	r3, [r7, #20]
 8006048:	e036      	b.n	80060b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800604a:	68bb      	ldr	r3, [r7, #8]
 800604c:	4a2a      	ldr	r2, [pc, #168]	@ (80060f8 <USB_SetTurnaroundTime+0x130>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d906      	bls.n	8006060 <USB_SetTurnaroundTime+0x98>
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	4a29      	ldr	r2, [pc, #164]	@ (80060fc <USB_SetTurnaroundTime+0x134>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d802      	bhi.n	8006060 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800605a:	230a      	movs	r3, #10
 800605c:	617b      	str	r3, [r7, #20]
 800605e:	e02b      	b.n	80060b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	4a26      	ldr	r2, [pc, #152]	@ (80060fc <USB_SetTurnaroundTime+0x134>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d906      	bls.n	8006076 <USB_SetTurnaroundTime+0xae>
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	4a25      	ldr	r2, [pc, #148]	@ (8006100 <USB_SetTurnaroundTime+0x138>)
 800606c:	4293      	cmp	r3, r2
 800606e:	d202      	bcs.n	8006076 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006070:	2309      	movs	r3, #9
 8006072:	617b      	str	r3, [r7, #20]
 8006074:	e020      	b.n	80060b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	4a21      	ldr	r2, [pc, #132]	@ (8006100 <USB_SetTurnaroundTime+0x138>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d306      	bcc.n	800608c <USB_SetTurnaroundTime+0xc4>
 800607e:	68bb      	ldr	r3, [r7, #8]
 8006080:	4a20      	ldr	r2, [pc, #128]	@ (8006104 <USB_SetTurnaroundTime+0x13c>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d802      	bhi.n	800608c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006086:	2308      	movs	r3, #8
 8006088:	617b      	str	r3, [r7, #20]
 800608a:	e015      	b.n	80060b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	4a1d      	ldr	r2, [pc, #116]	@ (8006104 <USB_SetTurnaroundTime+0x13c>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d906      	bls.n	80060a2 <USB_SetTurnaroundTime+0xda>
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	4a1c      	ldr	r2, [pc, #112]	@ (8006108 <USB_SetTurnaroundTime+0x140>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d202      	bcs.n	80060a2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800609c:	2307      	movs	r3, #7
 800609e:	617b      	str	r3, [r7, #20]
 80060a0:	e00a      	b.n	80060b8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80060a2:	2306      	movs	r3, #6
 80060a4:	617b      	str	r3, [r7, #20]
 80060a6:	e007      	b.n	80060b8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80060a8:	79fb      	ldrb	r3, [r7, #7]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d102      	bne.n	80060b4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80060ae:	2309      	movs	r3, #9
 80060b0:	617b      	str	r3, [r7, #20]
 80060b2:	e001      	b.n	80060b8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80060b4:	2309      	movs	r3, #9
 80060b6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	68db      	ldr	r3, [r3, #12]
 80060bc:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	68da      	ldr	r2, [r3, #12]
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	029b      	lsls	r3, r3, #10
 80060cc:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80060d0:	431a      	orrs	r2, r3
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80060d6:	2300      	movs	r3, #0
}
 80060d8:	4618      	mov	r0, r3
 80060da:	371c      	adds	r7, #28
 80060dc:	46bd      	mov	sp, r7
 80060de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e2:	4770      	bx	lr
 80060e4:	00d8acbf 	.word	0x00d8acbf
 80060e8:	00e4e1c0 	.word	0x00e4e1c0
 80060ec:	00f42400 	.word	0x00f42400
 80060f0:	01067380 	.word	0x01067380
 80060f4:	011a499f 	.word	0x011a499f
 80060f8:	01312cff 	.word	0x01312cff
 80060fc:	014ca43f 	.word	0x014ca43f
 8006100:	016e3600 	.word	0x016e3600
 8006104:	01a6ab1f 	.word	0x01a6ab1f
 8006108:	01e84800 	.word	0x01e84800

0800610c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800610c:	b480      	push	{r7}
 800610e:	b083      	sub	sp, #12
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	689b      	ldr	r3, [r3, #8]
 8006118:	f043 0201 	orr.w	r2, r3, #1
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006120:	2300      	movs	r3, #0
}
 8006122:	4618      	mov	r0, r3
 8006124:	370c      	adds	r7, #12
 8006126:	46bd      	mov	sp, r7
 8006128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612c:	4770      	bx	lr

0800612e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800612e:	b480      	push	{r7}
 8006130:	b083      	sub	sp, #12
 8006132:	af00      	add	r7, sp, #0
 8006134:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	689b      	ldr	r3, [r3, #8]
 800613a:	f023 0201 	bic.w	r2, r3, #1
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006142:	2300      	movs	r3, #0
}
 8006144:	4618      	mov	r0, r3
 8006146:	370c      	adds	r7, #12
 8006148:	46bd      	mov	sp, r7
 800614a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614e:	4770      	bx	lr

08006150 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b084      	sub	sp, #16
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
 8006158:	460b      	mov	r3, r1
 800615a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800615c:	2300      	movs	r3, #0
 800615e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	68db      	ldr	r3, [r3, #12]
 8006164:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800616c:	78fb      	ldrb	r3, [r7, #3]
 800616e:	2b01      	cmp	r3, #1
 8006170:	d115      	bne.n	800619e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	68db      	ldr	r3, [r3, #12]
 8006176:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800617e:	200a      	movs	r0, #10
 8006180:	f7fb facc 	bl	800171c <HAL_Delay>
      ms += 10U;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	330a      	adds	r3, #10
 8006188:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800618a:	6878      	ldr	r0, [r7, #4]
 800618c:	f001 f939 	bl	8007402 <USB_GetMode>
 8006190:	4603      	mov	r3, r0
 8006192:	2b01      	cmp	r3, #1
 8006194:	d01e      	beq.n	80061d4 <USB_SetCurrentMode+0x84>
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	2bc7      	cmp	r3, #199	@ 0xc7
 800619a:	d9f0      	bls.n	800617e <USB_SetCurrentMode+0x2e>
 800619c:	e01a      	b.n	80061d4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800619e:	78fb      	ldrb	r3, [r7, #3]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d115      	bne.n	80061d0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	68db      	ldr	r3, [r3, #12]
 80061a8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80061b0:	200a      	movs	r0, #10
 80061b2:	f7fb fab3 	bl	800171c <HAL_Delay>
      ms += 10U;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	330a      	adds	r3, #10
 80061ba:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80061bc:	6878      	ldr	r0, [r7, #4]
 80061be:	f001 f920 	bl	8007402 <USB_GetMode>
 80061c2:	4603      	mov	r3, r0
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d005      	beq.n	80061d4 <USB_SetCurrentMode+0x84>
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	2bc7      	cmp	r3, #199	@ 0xc7
 80061cc:	d9f0      	bls.n	80061b0 <USB_SetCurrentMode+0x60>
 80061ce:	e001      	b.n	80061d4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80061d0:	2301      	movs	r3, #1
 80061d2:	e005      	b.n	80061e0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	2bc8      	cmp	r3, #200	@ 0xc8
 80061d8:	d101      	bne.n	80061de <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80061da:	2301      	movs	r3, #1
 80061dc:	e000      	b.n	80061e0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80061de:	2300      	movs	r3, #0
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	3710      	adds	r7, #16
 80061e4:	46bd      	mov	sp, r7
 80061e6:	bd80      	pop	{r7, pc}

080061e8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80061e8:	b084      	sub	sp, #16
 80061ea:	b580      	push	{r7, lr}
 80061ec:	b086      	sub	sp, #24
 80061ee:	af00      	add	r7, sp, #0
 80061f0:	6078      	str	r0, [r7, #4]
 80061f2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80061f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80061fa:	2300      	movs	r3, #0
 80061fc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006202:	2300      	movs	r3, #0
 8006204:	613b      	str	r3, [r7, #16]
 8006206:	e009      	b.n	800621c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006208:	687a      	ldr	r2, [r7, #4]
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	3340      	adds	r3, #64	@ 0x40
 800620e:	009b      	lsls	r3, r3, #2
 8006210:	4413      	add	r3, r2
 8006212:	2200      	movs	r2, #0
 8006214:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006216:	693b      	ldr	r3, [r7, #16]
 8006218:	3301      	adds	r3, #1
 800621a:	613b      	str	r3, [r7, #16]
 800621c:	693b      	ldr	r3, [r7, #16]
 800621e:	2b0e      	cmp	r3, #14
 8006220:	d9f2      	bls.n	8006208 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006222:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006226:	2b00      	cmp	r3, #0
 8006228:	d11c      	bne.n	8006264 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006230:	685b      	ldr	r3, [r3, #4]
 8006232:	68fa      	ldr	r2, [r7, #12]
 8006234:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006238:	f043 0302 	orr.w	r3, r3, #2
 800623c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006242:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800624e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800625a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	639a      	str	r2, [r3, #56]	@ 0x38
 8006262:	e00b      	b.n	800627c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006268:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006274:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006282:	461a      	mov	r2, r3
 8006284:	2300      	movs	r3, #0
 8006286:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006288:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800628c:	2b01      	cmp	r3, #1
 800628e:	d10d      	bne.n	80062ac <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006290:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006294:	2b00      	cmp	r3, #0
 8006296:	d104      	bne.n	80062a2 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006298:	2100      	movs	r1, #0
 800629a:	6878      	ldr	r0, [r7, #4]
 800629c:	f000 f968 	bl	8006570 <USB_SetDevSpeed>
 80062a0:	e008      	b.n	80062b4 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80062a2:	2101      	movs	r1, #1
 80062a4:	6878      	ldr	r0, [r7, #4]
 80062a6:	f000 f963 	bl	8006570 <USB_SetDevSpeed>
 80062aa:	e003      	b.n	80062b4 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80062ac:	2103      	movs	r1, #3
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	f000 f95e 	bl	8006570 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80062b4:	2110      	movs	r1, #16
 80062b6:	6878      	ldr	r0, [r7, #4]
 80062b8:	f000 f8fa 	bl	80064b0 <USB_FlushTxFifo>
 80062bc:	4603      	mov	r3, r0
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d001      	beq.n	80062c6 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80062c2:	2301      	movs	r3, #1
 80062c4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80062c6:	6878      	ldr	r0, [r7, #4]
 80062c8:	f000 f924 	bl	8006514 <USB_FlushRxFifo>
 80062cc:	4603      	mov	r3, r0
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d001      	beq.n	80062d6 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80062d2:	2301      	movs	r3, #1
 80062d4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062dc:	461a      	mov	r2, r3
 80062de:	2300      	movs	r3, #0
 80062e0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062e8:	461a      	mov	r2, r3
 80062ea:	2300      	movs	r3, #0
 80062ec:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062f4:	461a      	mov	r2, r3
 80062f6:	2300      	movs	r3, #0
 80062f8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80062fa:	2300      	movs	r3, #0
 80062fc:	613b      	str	r3, [r7, #16]
 80062fe:	e043      	b.n	8006388 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006300:	693b      	ldr	r3, [r7, #16]
 8006302:	015a      	lsls	r2, r3, #5
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	4413      	add	r3, r2
 8006308:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006312:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006316:	d118      	bne.n	800634a <USB_DevInit+0x162>
    {
      if (i == 0U)
 8006318:	693b      	ldr	r3, [r7, #16]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d10a      	bne.n	8006334 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800631e:	693b      	ldr	r3, [r7, #16]
 8006320:	015a      	lsls	r2, r3, #5
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	4413      	add	r3, r2
 8006326:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800632a:	461a      	mov	r2, r3
 800632c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006330:	6013      	str	r3, [r2, #0]
 8006332:	e013      	b.n	800635c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006334:	693b      	ldr	r3, [r7, #16]
 8006336:	015a      	lsls	r2, r3, #5
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	4413      	add	r3, r2
 800633c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006340:	461a      	mov	r2, r3
 8006342:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006346:	6013      	str	r3, [r2, #0]
 8006348:	e008      	b.n	800635c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800634a:	693b      	ldr	r3, [r7, #16]
 800634c:	015a      	lsls	r2, r3, #5
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	4413      	add	r3, r2
 8006352:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006356:	461a      	mov	r2, r3
 8006358:	2300      	movs	r3, #0
 800635a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800635c:	693b      	ldr	r3, [r7, #16]
 800635e:	015a      	lsls	r2, r3, #5
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	4413      	add	r3, r2
 8006364:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006368:	461a      	mov	r2, r3
 800636a:	2300      	movs	r3, #0
 800636c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800636e:	693b      	ldr	r3, [r7, #16]
 8006370:	015a      	lsls	r2, r3, #5
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	4413      	add	r3, r2
 8006376:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800637a:	461a      	mov	r2, r3
 800637c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006380:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006382:	693b      	ldr	r3, [r7, #16]
 8006384:	3301      	adds	r3, #1
 8006386:	613b      	str	r3, [r7, #16]
 8006388:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800638c:	461a      	mov	r2, r3
 800638e:	693b      	ldr	r3, [r7, #16]
 8006390:	4293      	cmp	r3, r2
 8006392:	d3b5      	bcc.n	8006300 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006394:	2300      	movs	r3, #0
 8006396:	613b      	str	r3, [r7, #16]
 8006398:	e043      	b.n	8006422 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	015a      	lsls	r2, r3, #5
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	4413      	add	r3, r2
 80063a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80063ac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80063b0:	d118      	bne.n	80063e4 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80063b2:	693b      	ldr	r3, [r7, #16]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d10a      	bne.n	80063ce <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80063b8:	693b      	ldr	r3, [r7, #16]
 80063ba:	015a      	lsls	r2, r3, #5
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	4413      	add	r3, r2
 80063c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063c4:	461a      	mov	r2, r3
 80063c6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80063ca:	6013      	str	r3, [r2, #0]
 80063cc:	e013      	b.n	80063f6 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	015a      	lsls	r2, r3, #5
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	4413      	add	r3, r2
 80063d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063da:	461a      	mov	r2, r3
 80063dc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80063e0:	6013      	str	r3, [r2, #0]
 80063e2:	e008      	b.n	80063f6 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80063e4:	693b      	ldr	r3, [r7, #16]
 80063e6:	015a      	lsls	r2, r3, #5
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	4413      	add	r3, r2
 80063ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063f0:	461a      	mov	r2, r3
 80063f2:	2300      	movs	r3, #0
 80063f4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80063f6:	693b      	ldr	r3, [r7, #16]
 80063f8:	015a      	lsls	r2, r3, #5
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	4413      	add	r3, r2
 80063fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006402:	461a      	mov	r2, r3
 8006404:	2300      	movs	r3, #0
 8006406:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006408:	693b      	ldr	r3, [r7, #16]
 800640a:	015a      	lsls	r2, r3, #5
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	4413      	add	r3, r2
 8006410:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006414:	461a      	mov	r2, r3
 8006416:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800641a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	3301      	adds	r3, #1
 8006420:	613b      	str	r3, [r7, #16]
 8006422:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006426:	461a      	mov	r2, r3
 8006428:	693b      	ldr	r3, [r7, #16]
 800642a:	4293      	cmp	r3, r2
 800642c:	d3b5      	bcc.n	800639a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006434:	691b      	ldr	r3, [r3, #16]
 8006436:	68fa      	ldr	r2, [r7, #12]
 8006438:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800643c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006440:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2200      	movs	r2, #0
 8006446:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800644e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006450:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006454:	2b00      	cmp	r3, #0
 8006456:	d105      	bne.n	8006464 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	699b      	ldr	r3, [r3, #24]
 800645c:	f043 0210 	orr.w	r2, r3, #16
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	699a      	ldr	r2, [r3, #24]
 8006468:	4b10      	ldr	r3, [pc, #64]	@ (80064ac <USB_DevInit+0x2c4>)
 800646a:	4313      	orrs	r3, r2
 800646c:	687a      	ldr	r2, [r7, #4]
 800646e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006470:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006474:	2b00      	cmp	r3, #0
 8006476:	d005      	beq.n	8006484 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	699b      	ldr	r3, [r3, #24]
 800647c:	f043 0208 	orr.w	r2, r3, #8
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006484:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006488:	2b01      	cmp	r3, #1
 800648a:	d107      	bne.n	800649c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	699b      	ldr	r3, [r3, #24]
 8006490:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006494:	f043 0304 	orr.w	r3, r3, #4
 8006498:	687a      	ldr	r2, [r7, #4]
 800649a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800649c:	7dfb      	ldrb	r3, [r7, #23]
}
 800649e:	4618      	mov	r0, r3
 80064a0:	3718      	adds	r7, #24
 80064a2:	46bd      	mov	sp, r7
 80064a4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80064a8:	b004      	add	sp, #16
 80064aa:	4770      	bx	lr
 80064ac:	803c3800 	.word	0x803c3800

080064b0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80064b0:	b480      	push	{r7}
 80064b2:	b085      	sub	sp, #20
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
 80064b8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80064ba:	2300      	movs	r3, #0
 80064bc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	3301      	adds	r3, #1
 80064c2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80064ca:	d901      	bls.n	80064d0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80064cc:	2303      	movs	r3, #3
 80064ce:	e01b      	b.n	8006508 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	691b      	ldr	r3, [r3, #16]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	daf2      	bge.n	80064be <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80064d8:	2300      	movs	r3, #0
 80064da:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	019b      	lsls	r3, r3, #6
 80064e0:	f043 0220 	orr.w	r2, r3, #32
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	3301      	adds	r3, #1
 80064ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80064f4:	d901      	bls.n	80064fa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80064f6:	2303      	movs	r3, #3
 80064f8:	e006      	b.n	8006508 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	691b      	ldr	r3, [r3, #16]
 80064fe:	f003 0320 	and.w	r3, r3, #32
 8006502:	2b20      	cmp	r3, #32
 8006504:	d0f0      	beq.n	80064e8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006506:	2300      	movs	r3, #0
}
 8006508:	4618      	mov	r0, r3
 800650a:	3714      	adds	r7, #20
 800650c:	46bd      	mov	sp, r7
 800650e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006512:	4770      	bx	lr

08006514 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006514:	b480      	push	{r7}
 8006516:	b085      	sub	sp, #20
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800651c:	2300      	movs	r3, #0
 800651e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	3301      	adds	r3, #1
 8006524:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800652c:	d901      	bls.n	8006532 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800652e:	2303      	movs	r3, #3
 8006530:	e018      	b.n	8006564 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	691b      	ldr	r3, [r3, #16]
 8006536:	2b00      	cmp	r3, #0
 8006538:	daf2      	bge.n	8006520 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800653a:	2300      	movs	r3, #0
 800653c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2210      	movs	r2, #16
 8006542:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	3301      	adds	r3, #1
 8006548:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006550:	d901      	bls.n	8006556 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006552:	2303      	movs	r3, #3
 8006554:	e006      	b.n	8006564 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	691b      	ldr	r3, [r3, #16]
 800655a:	f003 0310 	and.w	r3, r3, #16
 800655e:	2b10      	cmp	r3, #16
 8006560:	d0f0      	beq.n	8006544 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006562:	2300      	movs	r3, #0
}
 8006564:	4618      	mov	r0, r3
 8006566:	3714      	adds	r7, #20
 8006568:	46bd      	mov	sp, r7
 800656a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656e:	4770      	bx	lr

08006570 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006570:	b480      	push	{r7}
 8006572:	b085      	sub	sp, #20
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
 8006578:	460b      	mov	r3, r1
 800657a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006586:	681a      	ldr	r2, [r3, #0]
 8006588:	78fb      	ldrb	r3, [r7, #3]
 800658a:	68f9      	ldr	r1, [r7, #12]
 800658c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006590:	4313      	orrs	r3, r2
 8006592:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006594:	2300      	movs	r3, #0
}
 8006596:	4618      	mov	r0, r3
 8006598:	3714      	adds	r7, #20
 800659a:	46bd      	mov	sp, r7
 800659c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a0:	4770      	bx	lr

080065a2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80065a2:	b480      	push	{r7}
 80065a4:	b087      	sub	sp, #28
 80065a6:	af00      	add	r7, sp, #0
 80065a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80065ae:	693b      	ldr	r3, [r7, #16]
 80065b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065b4:	689b      	ldr	r3, [r3, #8]
 80065b6:	f003 0306 	and.w	r3, r3, #6
 80065ba:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d102      	bne.n	80065c8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80065c2:	2300      	movs	r3, #0
 80065c4:	75fb      	strb	r3, [r7, #23]
 80065c6:	e00a      	b.n	80065de <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2b02      	cmp	r3, #2
 80065cc:	d002      	beq.n	80065d4 <USB_GetDevSpeed+0x32>
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2b06      	cmp	r3, #6
 80065d2:	d102      	bne.n	80065da <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80065d4:	2302      	movs	r3, #2
 80065d6:	75fb      	strb	r3, [r7, #23]
 80065d8:	e001      	b.n	80065de <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80065da:	230f      	movs	r3, #15
 80065dc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80065de:	7dfb      	ldrb	r3, [r7, #23]
}
 80065e0:	4618      	mov	r0, r3
 80065e2:	371c      	adds	r7, #28
 80065e4:	46bd      	mov	sp, r7
 80065e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ea:	4770      	bx	lr

080065ec <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80065ec:	b480      	push	{r7}
 80065ee:	b085      	sub	sp, #20
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
 80065f4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	781b      	ldrb	r3, [r3, #0]
 80065fe:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	785b      	ldrb	r3, [r3, #1]
 8006604:	2b01      	cmp	r3, #1
 8006606:	d13a      	bne.n	800667e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800660e:	69da      	ldr	r2, [r3, #28]
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	781b      	ldrb	r3, [r3, #0]
 8006614:	f003 030f 	and.w	r3, r3, #15
 8006618:	2101      	movs	r1, #1
 800661a:	fa01 f303 	lsl.w	r3, r1, r3
 800661e:	b29b      	uxth	r3, r3
 8006620:	68f9      	ldr	r1, [r7, #12]
 8006622:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006626:	4313      	orrs	r3, r2
 8006628:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	015a      	lsls	r2, r3, #5
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	4413      	add	r3, r2
 8006632:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800663c:	2b00      	cmp	r3, #0
 800663e:	d155      	bne.n	80066ec <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006640:	68bb      	ldr	r3, [r7, #8]
 8006642:	015a      	lsls	r2, r3, #5
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	4413      	add	r3, r2
 8006648:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800664c:	681a      	ldr	r2, [r3, #0]
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	689b      	ldr	r3, [r3, #8]
 8006652:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	791b      	ldrb	r3, [r3, #4]
 800665a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800665c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800665e:	68bb      	ldr	r3, [r7, #8]
 8006660:	059b      	lsls	r3, r3, #22
 8006662:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006664:	4313      	orrs	r3, r2
 8006666:	68ba      	ldr	r2, [r7, #8]
 8006668:	0151      	lsls	r1, r2, #5
 800666a:	68fa      	ldr	r2, [r7, #12]
 800666c:	440a      	add	r2, r1
 800666e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006672:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006676:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800667a:	6013      	str	r3, [r2, #0]
 800667c:	e036      	b.n	80066ec <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006684:	69da      	ldr	r2, [r3, #28]
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	781b      	ldrb	r3, [r3, #0]
 800668a:	f003 030f 	and.w	r3, r3, #15
 800668e:	2101      	movs	r1, #1
 8006690:	fa01 f303 	lsl.w	r3, r1, r3
 8006694:	041b      	lsls	r3, r3, #16
 8006696:	68f9      	ldr	r1, [r7, #12]
 8006698:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800669c:	4313      	orrs	r3, r2
 800669e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80066a0:	68bb      	ldr	r3, [r7, #8]
 80066a2:	015a      	lsls	r2, r3, #5
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	4413      	add	r3, r2
 80066a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d11a      	bne.n	80066ec <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	015a      	lsls	r2, r3, #5
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	4413      	add	r3, r2
 80066be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066c2:	681a      	ldr	r2, [r3, #0]
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	689b      	ldr	r3, [r3, #8]
 80066c8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	791b      	ldrb	r3, [r3, #4]
 80066d0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80066d2:	430b      	orrs	r3, r1
 80066d4:	4313      	orrs	r3, r2
 80066d6:	68ba      	ldr	r2, [r7, #8]
 80066d8:	0151      	lsls	r1, r2, #5
 80066da:	68fa      	ldr	r2, [r7, #12]
 80066dc:	440a      	add	r2, r1
 80066de:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80066e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80066e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80066ea:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80066ec:	2300      	movs	r3, #0
}
 80066ee:	4618      	mov	r0, r3
 80066f0:	3714      	adds	r7, #20
 80066f2:	46bd      	mov	sp, r7
 80066f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f8:	4770      	bx	lr
	...

080066fc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80066fc:	b480      	push	{r7}
 80066fe:	b085      	sub	sp, #20
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
 8006704:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	781b      	ldrb	r3, [r3, #0]
 800670e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006710:	683b      	ldr	r3, [r7, #0]
 8006712:	785b      	ldrb	r3, [r3, #1]
 8006714:	2b01      	cmp	r3, #1
 8006716:	d161      	bne.n	80067dc <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006718:	68bb      	ldr	r3, [r7, #8]
 800671a:	015a      	lsls	r2, r3, #5
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	4413      	add	r3, r2
 8006720:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800672a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800672e:	d11f      	bne.n	8006770 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006730:	68bb      	ldr	r3, [r7, #8]
 8006732:	015a      	lsls	r2, r3, #5
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	4413      	add	r3, r2
 8006738:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	68ba      	ldr	r2, [r7, #8]
 8006740:	0151      	lsls	r1, r2, #5
 8006742:	68fa      	ldr	r2, [r7, #12]
 8006744:	440a      	add	r2, r1
 8006746:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800674a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800674e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006750:	68bb      	ldr	r3, [r7, #8]
 8006752:	015a      	lsls	r2, r3, #5
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	4413      	add	r3, r2
 8006758:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	68ba      	ldr	r2, [r7, #8]
 8006760:	0151      	lsls	r1, r2, #5
 8006762:	68fa      	ldr	r2, [r7, #12]
 8006764:	440a      	add	r2, r1
 8006766:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800676a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800676e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006776:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	781b      	ldrb	r3, [r3, #0]
 800677c:	f003 030f 	and.w	r3, r3, #15
 8006780:	2101      	movs	r1, #1
 8006782:	fa01 f303 	lsl.w	r3, r1, r3
 8006786:	b29b      	uxth	r3, r3
 8006788:	43db      	mvns	r3, r3
 800678a:	68f9      	ldr	r1, [r7, #12]
 800678c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006790:	4013      	ands	r3, r2
 8006792:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800679a:	69da      	ldr	r2, [r3, #28]
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	781b      	ldrb	r3, [r3, #0]
 80067a0:	f003 030f 	and.w	r3, r3, #15
 80067a4:	2101      	movs	r1, #1
 80067a6:	fa01 f303 	lsl.w	r3, r1, r3
 80067aa:	b29b      	uxth	r3, r3
 80067ac:	43db      	mvns	r3, r3
 80067ae:	68f9      	ldr	r1, [r7, #12]
 80067b0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80067b4:	4013      	ands	r3, r2
 80067b6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	015a      	lsls	r2, r3, #5
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	4413      	add	r3, r2
 80067c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067c4:	681a      	ldr	r2, [r3, #0]
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	0159      	lsls	r1, r3, #5
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	440b      	add	r3, r1
 80067ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067d2:	4619      	mov	r1, r3
 80067d4:	4b35      	ldr	r3, [pc, #212]	@ (80068ac <USB_DeactivateEndpoint+0x1b0>)
 80067d6:	4013      	ands	r3, r2
 80067d8:	600b      	str	r3, [r1, #0]
 80067da:	e060      	b.n	800689e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	015a      	lsls	r2, r3, #5
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	4413      	add	r3, r2
 80067e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80067ee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80067f2:	d11f      	bne.n	8006834 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	015a      	lsls	r2, r3, #5
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	4413      	add	r3, r2
 80067fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	68ba      	ldr	r2, [r7, #8]
 8006804:	0151      	lsls	r1, r2, #5
 8006806:	68fa      	ldr	r2, [r7, #12]
 8006808:	440a      	add	r2, r1
 800680a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800680e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006812:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	015a      	lsls	r2, r3, #5
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	4413      	add	r3, r2
 800681c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	68ba      	ldr	r2, [r7, #8]
 8006824:	0151      	lsls	r1, r2, #5
 8006826:	68fa      	ldr	r2, [r7, #12]
 8006828:	440a      	add	r2, r1
 800682a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800682e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006832:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800683a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	781b      	ldrb	r3, [r3, #0]
 8006840:	f003 030f 	and.w	r3, r3, #15
 8006844:	2101      	movs	r1, #1
 8006846:	fa01 f303 	lsl.w	r3, r1, r3
 800684a:	041b      	lsls	r3, r3, #16
 800684c:	43db      	mvns	r3, r3
 800684e:	68f9      	ldr	r1, [r7, #12]
 8006850:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006854:	4013      	ands	r3, r2
 8006856:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800685e:	69da      	ldr	r2, [r3, #28]
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	781b      	ldrb	r3, [r3, #0]
 8006864:	f003 030f 	and.w	r3, r3, #15
 8006868:	2101      	movs	r1, #1
 800686a:	fa01 f303 	lsl.w	r3, r1, r3
 800686e:	041b      	lsls	r3, r3, #16
 8006870:	43db      	mvns	r3, r3
 8006872:	68f9      	ldr	r1, [r7, #12]
 8006874:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006878:	4013      	ands	r3, r2
 800687a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800687c:	68bb      	ldr	r3, [r7, #8]
 800687e:	015a      	lsls	r2, r3, #5
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	4413      	add	r3, r2
 8006884:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006888:	681a      	ldr	r2, [r3, #0]
 800688a:	68bb      	ldr	r3, [r7, #8]
 800688c:	0159      	lsls	r1, r3, #5
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	440b      	add	r3, r1
 8006892:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006896:	4619      	mov	r1, r3
 8006898:	4b05      	ldr	r3, [pc, #20]	@ (80068b0 <USB_DeactivateEndpoint+0x1b4>)
 800689a:	4013      	ands	r3, r2
 800689c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800689e:	2300      	movs	r3, #0
}
 80068a0:	4618      	mov	r0, r3
 80068a2:	3714      	adds	r7, #20
 80068a4:	46bd      	mov	sp, r7
 80068a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068aa:	4770      	bx	lr
 80068ac:	ec337800 	.word	0xec337800
 80068b0:	eff37800 	.word	0xeff37800

080068b4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b08a      	sub	sp, #40	@ 0x28
 80068b8:	af02      	add	r7, sp, #8
 80068ba:	60f8      	str	r0, [r7, #12]
 80068bc:	60b9      	str	r1, [r7, #8]
 80068be:	4613      	mov	r3, r2
 80068c0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80068c6:	68bb      	ldr	r3, [r7, #8]
 80068c8:	781b      	ldrb	r3, [r3, #0]
 80068ca:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	785b      	ldrb	r3, [r3, #1]
 80068d0:	2b01      	cmp	r3, #1
 80068d2:	f040 817a 	bne.w	8006bca <USB_EPStartXfer+0x316>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	691b      	ldr	r3, [r3, #16]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d132      	bne.n	8006944 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80068de:	69bb      	ldr	r3, [r7, #24]
 80068e0:	015a      	lsls	r2, r3, #5
 80068e2:	69fb      	ldr	r3, [r7, #28]
 80068e4:	4413      	add	r3, r2
 80068e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068ea:	691b      	ldr	r3, [r3, #16]
 80068ec:	69ba      	ldr	r2, [r7, #24]
 80068ee:	0151      	lsls	r1, r2, #5
 80068f0:	69fa      	ldr	r2, [r7, #28]
 80068f2:	440a      	add	r2, r1
 80068f4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80068f8:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80068fc:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006900:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006902:	69bb      	ldr	r3, [r7, #24]
 8006904:	015a      	lsls	r2, r3, #5
 8006906:	69fb      	ldr	r3, [r7, #28]
 8006908:	4413      	add	r3, r2
 800690a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800690e:	691b      	ldr	r3, [r3, #16]
 8006910:	69ba      	ldr	r2, [r7, #24]
 8006912:	0151      	lsls	r1, r2, #5
 8006914:	69fa      	ldr	r2, [r7, #28]
 8006916:	440a      	add	r2, r1
 8006918:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800691c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006920:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006922:	69bb      	ldr	r3, [r7, #24]
 8006924:	015a      	lsls	r2, r3, #5
 8006926:	69fb      	ldr	r3, [r7, #28]
 8006928:	4413      	add	r3, r2
 800692a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800692e:	691b      	ldr	r3, [r3, #16]
 8006930:	69ba      	ldr	r2, [r7, #24]
 8006932:	0151      	lsls	r1, r2, #5
 8006934:	69fa      	ldr	r2, [r7, #28]
 8006936:	440a      	add	r2, r1
 8006938:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800693c:	0cdb      	lsrs	r3, r3, #19
 800693e:	04db      	lsls	r3, r3, #19
 8006940:	6113      	str	r3, [r2, #16]
 8006942:	e092      	b.n	8006a6a <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006944:	69bb      	ldr	r3, [r7, #24]
 8006946:	015a      	lsls	r2, r3, #5
 8006948:	69fb      	ldr	r3, [r7, #28]
 800694a:	4413      	add	r3, r2
 800694c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006950:	691b      	ldr	r3, [r3, #16]
 8006952:	69ba      	ldr	r2, [r7, #24]
 8006954:	0151      	lsls	r1, r2, #5
 8006956:	69fa      	ldr	r2, [r7, #28]
 8006958:	440a      	add	r2, r1
 800695a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800695e:	0cdb      	lsrs	r3, r3, #19
 8006960:	04db      	lsls	r3, r3, #19
 8006962:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006964:	69bb      	ldr	r3, [r7, #24]
 8006966:	015a      	lsls	r2, r3, #5
 8006968:	69fb      	ldr	r3, [r7, #28]
 800696a:	4413      	add	r3, r2
 800696c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006970:	691b      	ldr	r3, [r3, #16]
 8006972:	69ba      	ldr	r2, [r7, #24]
 8006974:	0151      	lsls	r1, r2, #5
 8006976:	69fa      	ldr	r2, [r7, #28]
 8006978:	440a      	add	r2, r1
 800697a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800697e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006982:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006986:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8006988:	69bb      	ldr	r3, [r7, #24]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d11a      	bne.n	80069c4 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	691a      	ldr	r2, [r3, #16]
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	689b      	ldr	r3, [r3, #8]
 8006996:	429a      	cmp	r2, r3
 8006998:	d903      	bls.n	80069a2 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800699a:	68bb      	ldr	r3, [r7, #8]
 800699c:	689a      	ldr	r2, [r3, #8]
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80069a2:	69bb      	ldr	r3, [r7, #24]
 80069a4:	015a      	lsls	r2, r3, #5
 80069a6:	69fb      	ldr	r3, [r7, #28]
 80069a8:	4413      	add	r3, r2
 80069aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069ae:	691b      	ldr	r3, [r3, #16]
 80069b0:	69ba      	ldr	r2, [r7, #24]
 80069b2:	0151      	lsls	r1, r2, #5
 80069b4:	69fa      	ldr	r2, [r7, #28]
 80069b6:	440a      	add	r2, r1
 80069b8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80069bc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80069c0:	6113      	str	r3, [r2, #16]
 80069c2:	e01b      	b.n	80069fc <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80069c4:	69bb      	ldr	r3, [r7, #24]
 80069c6:	015a      	lsls	r2, r3, #5
 80069c8:	69fb      	ldr	r3, [r7, #28]
 80069ca:	4413      	add	r3, r2
 80069cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069d0:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	6919      	ldr	r1, [r3, #16]
 80069d6:	68bb      	ldr	r3, [r7, #8]
 80069d8:	689b      	ldr	r3, [r3, #8]
 80069da:	440b      	add	r3, r1
 80069dc:	1e59      	subs	r1, r3, #1
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	689b      	ldr	r3, [r3, #8]
 80069e2:	fbb1 f3f3 	udiv	r3, r1, r3
 80069e6:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80069e8:	4ba2      	ldr	r3, [pc, #648]	@ (8006c74 <USB_EPStartXfer+0x3c0>)
 80069ea:	400b      	ands	r3, r1
 80069ec:	69b9      	ldr	r1, [r7, #24]
 80069ee:	0148      	lsls	r0, r1, #5
 80069f0:	69f9      	ldr	r1, [r7, #28]
 80069f2:	4401      	add	r1, r0
 80069f4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80069f8:	4313      	orrs	r3, r2
 80069fa:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80069fc:	69bb      	ldr	r3, [r7, #24]
 80069fe:	015a      	lsls	r2, r3, #5
 8006a00:	69fb      	ldr	r3, [r7, #28]
 8006a02:	4413      	add	r3, r2
 8006a04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a08:	691a      	ldr	r2, [r3, #16]
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	691b      	ldr	r3, [r3, #16]
 8006a0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a12:	69b9      	ldr	r1, [r7, #24]
 8006a14:	0148      	lsls	r0, r1, #5
 8006a16:	69f9      	ldr	r1, [r7, #28]
 8006a18:	4401      	add	r1, r0
 8006a1a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006a1e:	4313      	orrs	r3, r2
 8006a20:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8006a22:	68bb      	ldr	r3, [r7, #8]
 8006a24:	791b      	ldrb	r3, [r3, #4]
 8006a26:	2b01      	cmp	r3, #1
 8006a28:	d11f      	bne.n	8006a6a <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006a2a:	69bb      	ldr	r3, [r7, #24]
 8006a2c:	015a      	lsls	r2, r3, #5
 8006a2e:	69fb      	ldr	r3, [r7, #28]
 8006a30:	4413      	add	r3, r2
 8006a32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a36:	691b      	ldr	r3, [r3, #16]
 8006a38:	69ba      	ldr	r2, [r7, #24]
 8006a3a:	0151      	lsls	r1, r2, #5
 8006a3c:	69fa      	ldr	r2, [r7, #28]
 8006a3e:	440a      	add	r2, r1
 8006a40:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006a44:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8006a48:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8006a4a:	69bb      	ldr	r3, [r7, #24]
 8006a4c:	015a      	lsls	r2, r3, #5
 8006a4e:	69fb      	ldr	r3, [r7, #28]
 8006a50:	4413      	add	r3, r2
 8006a52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a56:	691b      	ldr	r3, [r3, #16]
 8006a58:	69ba      	ldr	r2, [r7, #24]
 8006a5a:	0151      	lsls	r1, r2, #5
 8006a5c:	69fa      	ldr	r2, [r7, #28]
 8006a5e:	440a      	add	r2, r1
 8006a60:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006a64:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006a68:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8006a6a:	79fb      	ldrb	r3, [r7, #7]
 8006a6c:	2b01      	cmp	r3, #1
 8006a6e:	d14b      	bne.n	8006b08 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006a70:	68bb      	ldr	r3, [r7, #8]
 8006a72:	69db      	ldr	r3, [r3, #28]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d009      	beq.n	8006a8c <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006a78:	69bb      	ldr	r3, [r7, #24]
 8006a7a:	015a      	lsls	r2, r3, #5
 8006a7c:	69fb      	ldr	r3, [r7, #28]
 8006a7e:	4413      	add	r3, r2
 8006a80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a84:	461a      	mov	r2, r3
 8006a86:	68bb      	ldr	r3, [r7, #8]
 8006a88:	69db      	ldr	r3, [r3, #28]
 8006a8a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006a8c:	68bb      	ldr	r3, [r7, #8]
 8006a8e:	791b      	ldrb	r3, [r3, #4]
 8006a90:	2b01      	cmp	r3, #1
 8006a92:	d128      	bne.n	8006ae6 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006a94:	69fb      	ldr	r3, [r7, #28]
 8006a96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a9a:	689b      	ldr	r3, [r3, #8]
 8006a9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d110      	bne.n	8006ac6 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006aa4:	69bb      	ldr	r3, [r7, #24]
 8006aa6:	015a      	lsls	r2, r3, #5
 8006aa8:	69fb      	ldr	r3, [r7, #28]
 8006aaa:	4413      	add	r3, r2
 8006aac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	69ba      	ldr	r2, [r7, #24]
 8006ab4:	0151      	lsls	r1, r2, #5
 8006ab6:	69fa      	ldr	r2, [r7, #28]
 8006ab8:	440a      	add	r2, r1
 8006aba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006abe:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006ac2:	6013      	str	r3, [r2, #0]
 8006ac4:	e00f      	b.n	8006ae6 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006ac6:	69bb      	ldr	r3, [r7, #24]
 8006ac8:	015a      	lsls	r2, r3, #5
 8006aca:	69fb      	ldr	r3, [r7, #28]
 8006acc:	4413      	add	r3, r2
 8006ace:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	69ba      	ldr	r2, [r7, #24]
 8006ad6:	0151      	lsls	r1, r2, #5
 8006ad8:	69fa      	ldr	r2, [r7, #28]
 8006ada:	440a      	add	r2, r1
 8006adc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ae0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006ae4:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006ae6:	69bb      	ldr	r3, [r7, #24]
 8006ae8:	015a      	lsls	r2, r3, #5
 8006aea:	69fb      	ldr	r3, [r7, #28]
 8006aec:	4413      	add	r3, r2
 8006aee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	69ba      	ldr	r2, [r7, #24]
 8006af6:	0151      	lsls	r1, r2, #5
 8006af8:	69fa      	ldr	r2, [r7, #28]
 8006afa:	440a      	add	r2, r1
 8006afc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b00:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006b04:	6013      	str	r3, [r2, #0]
 8006b06:	e165      	b.n	8006dd4 <USB_EPStartXfer+0x520>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006b08:	69bb      	ldr	r3, [r7, #24]
 8006b0a:	015a      	lsls	r2, r3, #5
 8006b0c:	69fb      	ldr	r3, [r7, #28]
 8006b0e:	4413      	add	r3, r2
 8006b10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	69ba      	ldr	r2, [r7, #24]
 8006b18:	0151      	lsls	r1, r2, #5
 8006b1a:	69fa      	ldr	r2, [r7, #28]
 8006b1c:	440a      	add	r2, r1
 8006b1e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b22:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006b26:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	791b      	ldrb	r3, [r3, #4]
 8006b2c:	2b01      	cmp	r3, #1
 8006b2e:	d015      	beq.n	8006b5c <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	691b      	ldr	r3, [r3, #16]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	f000 814d 	beq.w	8006dd4 <USB_EPStartXfer+0x520>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006b3a:	69fb      	ldr	r3, [r7, #28]
 8006b3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	781b      	ldrb	r3, [r3, #0]
 8006b46:	f003 030f 	and.w	r3, r3, #15
 8006b4a:	2101      	movs	r1, #1
 8006b4c:	fa01 f303 	lsl.w	r3, r1, r3
 8006b50:	69f9      	ldr	r1, [r7, #28]
 8006b52:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006b56:	4313      	orrs	r3, r2
 8006b58:	634b      	str	r3, [r1, #52]	@ 0x34
 8006b5a:	e13b      	b.n	8006dd4 <USB_EPStartXfer+0x520>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006b5c:	69fb      	ldr	r3, [r7, #28]
 8006b5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b62:	689b      	ldr	r3, [r3, #8]
 8006b64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d110      	bne.n	8006b8e <USB_EPStartXfer+0x2da>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006b6c:	69bb      	ldr	r3, [r7, #24]
 8006b6e:	015a      	lsls	r2, r3, #5
 8006b70:	69fb      	ldr	r3, [r7, #28]
 8006b72:	4413      	add	r3, r2
 8006b74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	69ba      	ldr	r2, [r7, #24]
 8006b7c:	0151      	lsls	r1, r2, #5
 8006b7e:	69fa      	ldr	r2, [r7, #28]
 8006b80:	440a      	add	r2, r1
 8006b82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b86:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006b8a:	6013      	str	r3, [r2, #0]
 8006b8c:	e00f      	b.n	8006bae <USB_EPStartXfer+0x2fa>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006b8e:	69bb      	ldr	r3, [r7, #24]
 8006b90:	015a      	lsls	r2, r3, #5
 8006b92:	69fb      	ldr	r3, [r7, #28]
 8006b94:	4413      	add	r3, r2
 8006b96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	69ba      	ldr	r2, [r7, #24]
 8006b9e:	0151      	lsls	r1, r2, #5
 8006ba0:	69fa      	ldr	r2, [r7, #28]
 8006ba2:	440a      	add	r2, r1
 8006ba4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ba8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006bac:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006bae:	68bb      	ldr	r3, [r7, #8]
 8006bb0:	68d9      	ldr	r1, [r3, #12]
 8006bb2:	68bb      	ldr	r3, [r7, #8]
 8006bb4:	781a      	ldrb	r2, [r3, #0]
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	691b      	ldr	r3, [r3, #16]
 8006bba:	b298      	uxth	r0, r3
 8006bbc:	79fb      	ldrb	r3, [r7, #7]
 8006bbe:	9300      	str	r3, [sp, #0]
 8006bc0:	4603      	mov	r3, r0
 8006bc2:	68f8      	ldr	r0, [r7, #12]
 8006bc4:	f000 f9b8 	bl	8006f38 <USB_WritePacket>
 8006bc8:	e104      	b.n	8006dd4 <USB_EPStartXfer+0x520>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006bca:	69bb      	ldr	r3, [r7, #24]
 8006bcc:	015a      	lsls	r2, r3, #5
 8006bce:	69fb      	ldr	r3, [r7, #28]
 8006bd0:	4413      	add	r3, r2
 8006bd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bd6:	691b      	ldr	r3, [r3, #16]
 8006bd8:	69ba      	ldr	r2, [r7, #24]
 8006bda:	0151      	lsls	r1, r2, #5
 8006bdc:	69fa      	ldr	r2, [r7, #28]
 8006bde:	440a      	add	r2, r1
 8006be0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006be4:	0cdb      	lsrs	r3, r3, #19
 8006be6:	04db      	lsls	r3, r3, #19
 8006be8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006bea:	69bb      	ldr	r3, [r7, #24]
 8006bec:	015a      	lsls	r2, r3, #5
 8006bee:	69fb      	ldr	r3, [r7, #28]
 8006bf0:	4413      	add	r3, r2
 8006bf2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bf6:	691b      	ldr	r3, [r3, #16]
 8006bf8:	69ba      	ldr	r2, [r7, #24]
 8006bfa:	0151      	lsls	r1, r2, #5
 8006bfc:	69fa      	ldr	r2, [r7, #28]
 8006bfe:	440a      	add	r2, r1
 8006c00:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c04:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006c08:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006c0c:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8006c0e:	69bb      	ldr	r3, [r7, #24]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d131      	bne.n	8006c78 <USB_EPStartXfer+0x3c4>
    {
      if (ep->xfer_len > 0U)
 8006c14:	68bb      	ldr	r3, [r7, #8]
 8006c16:	691b      	ldr	r3, [r3, #16]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d003      	beq.n	8006c24 <USB_EPStartXfer+0x370>
      {
        ep->xfer_len = ep->maxpacket;
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	689a      	ldr	r2, [r3, #8]
 8006c20:	68bb      	ldr	r3, [r7, #8]
 8006c22:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	689a      	ldr	r2, [r3, #8]
 8006c28:	68bb      	ldr	r3, [r7, #8]
 8006c2a:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006c2c:	69bb      	ldr	r3, [r7, #24]
 8006c2e:	015a      	lsls	r2, r3, #5
 8006c30:	69fb      	ldr	r3, [r7, #28]
 8006c32:	4413      	add	r3, r2
 8006c34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c38:	691a      	ldr	r2, [r3, #16]
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	6a1b      	ldr	r3, [r3, #32]
 8006c3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c42:	69b9      	ldr	r1, [r7, #24]
 8006c44:	0148      	lsls	r0, r1, #5
 8006c46:	69f9      	ldr	r1, [r7, #28]
 8006c48:	4401      	add	r1, r0
 8006c4a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006c4e:	4313      	orrs	r3, r2
 8006c50:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006c52:	69bb      	ldr	r3, [r7, #24]
 8006c54:	015a      	lsls	r2, r3, #5
 8006c56:	69fb      	ldr	r3, [r7, #28]
 8006c58:	4413      	add	r3, r2
 8006c5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c5e:	691b      	ldr	r3, [r3, #16]
 8006c60:	69ba      	ldr	r2, [r7, #24]
 8006c62:	0151      	lsls	r1, r2, #5
 8006c64:	69fa      	ldr	r2, [r7, #28]
 8006c66:	440a      	add	r2, r1
 8006c68:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c6c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006c70:	6113      	str	r3, [r2, #16]
 8006c72:	e061      	b.n	8006d38 <USB_EPStartXfer+0x484>
 8006c74:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8006c78:	68bb      	ldr	r3, [r7, #8]
 8006c7a:	691b      	ldr	r3, [r3, #16]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d123      	bne.n	8006cc8 <USB_EPStartXfer+0x414>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006c80:	69bb      	ldr	r3, [r7, #24]
 8006c82:	015a      	lsls	r2, r3, #5
 8006c84:	69fb      	ldr	r3, [r7, #28]
 8006c86:	4413      	add	r3, r2
 8006c88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c8c:	691a      	ldr	r2, [r3, #16]
 8006c8e:	68bb      	ldr	r3, [r7, #8]
 8006c90:	689b      	ldr	r3, [r3, #8]
 8006c92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c96:	69b9      	ldr	r1, [r7, #24]
 8006c98:	0148      	lsls	r0, r1, #5
 8006c9a:	69f9      	ldr	r1, [r7, #28]
 8006c9c:	4401      	add	r1, r0
 8006c9e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006ca6:	69bb      	ldr	r3, [r7, #24]
 8006ca8:	015a      	lsls	r2, r3, #5
 8006caa:	69fb      	ldr	r3, [r7, #28]
 8006cac:	4413      	add	r3, r2
 8006cae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cb2:	691b      	ldr	r3, [r3, #16]
 8006cb4:	69ba      	ldr	r2, [r7, #24]
 8006cb6:	0151      	lsls	r1, r2, #5
 8006cb8:	69fa      	ldr	r2, [r7, #28]
 8006cba:	440a      	add	r2, r1
 8006cbc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006cc0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006cc4:	6113      	str	r3, [r2, #16]
 8006cc6:	e037      	b.n	8006d38 <USB_EPStartXfer+0x484>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	691a      	ldr	r2, [r3, #16]
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	689b      	ldr	r3, [r3, #8]
 8006cd0:	4413      	add	r3, r2
 8006cd2:	1e5a      	subs	r2, r3, #1
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	689b      	ldr	r3, [r3, #8]
 8006cd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cdc:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8006cde:	68bb      	ldr	r3, [r7, #8]
 8006ce0:	689b      	ldr	r3, [r3, #8]
 8006ce2:	8afa      	ldrh	r2, [r7, #22]
 8006ce4:	fb03 f202 	mul.w	r2, r3, r2
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006cec:	69bb      	ldr	r3, [r7, #24]
 8006cee:	015a      	lsls	r2, r3, #5
 8006cf0:	69fb      	ldr	r3, [r7, #28]
 8006cf2:	4413      	add	r3, r2
 8006cf4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cf8:	691a      	ldr	r2, [r3, #16]
 8006cfa:	8afb      	ldrh	r3, [r7, #22]
 8006cfc:	04d9      	lsls	r1, r3, #19
 8006cfe:	4b38      	ldr	r3, [pc, #224]	@ (8006de0 <USB_EPStartXfer+0x52c>)
 8006d00:	400b      	ands	r3, r1
 8006d02:	69b9      	ldr	r1, [r7, #24]
 8006d04:	0148      	lsls	r0, r1, #5
 8006d06:	69f9      	ldr	r1, [r7, #28]
 8006d08:	4401      	add	r1, r0
 8006d0a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006d0e:	4313      	orrs	r3, r2
 8006d10:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8006d12:	69bb      	ldr	r3, [r7, #24]
 8006d14:	015a      	lsls	r2, r3, #5
 8006d16:	69fb      	ldr	r3, [r7, #28]
 8006d18:	4413      	add	r3, r2
 8006d1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d1e:	691a      	ldr	r2, [r3, #16]
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	6a1b      	ldr	r3, [r3, #32]
 8006d24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d28:	69b9      	ldr	r1, [r7, #24]
 8006d2a:	0148      	lsls	r0, r1, #5
 8006d2c:	69f9      	ldr	r1, [r7, #28]
 8006d2e:	4401      	add	r1, r0
 8006d30:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006d34:	4313      	orrs	r3, r2
 8006d36:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8006d38:	79fb      	ldrb	r3, [r7, #7]
 8006d3a:	2b01      	cmp	r3, #1
 8006d3c:	d10d      	bne.n	8006d5a <USB_EPStartXfer+0x4a6>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006d3e:	68bb      	ldr	r3, [r7, #8]
 8006d40:	68db      	ldr	r3, [r3, #12]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d009      	beq.n	8006d5a <USB_EPStartXfer+0x4a6>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006d46:	68bb      	ldr	r3, [r7, #8]
 8006d48:	68d9      	ldr	r1, [r3, #12]
 8006d4a:	69bb      	ldr	r3, [r7, #24]
 8006d4c:	015a      	lsls	r2, r3, #5
 8006d4e:	69fb      	ldr	r3, [r7, #28]
 8006d50:	4413      	add	r3, r2
 8006d52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d56:	460a      	mov	r2, r1
 8006d58:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006d5a:	68bb      	ldr	r3, [r7, #8]
 8006d5c:	791b      	ldrb	r3, [r3, #4]
 8006d5e:	2b01      	cmp	r3, #1
 8006d60:	d128      	bne.n	8006db4 <USB_EPStartXfer+0x500>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006d62:	69fb      	ldr	r3, [r7, #28]
 8006d64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d68:	689b      	ldr	r3, [r3, #8]
 8006d6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d110      	bne.n	8006d94 <USB_EPStartXfer+0x4e0>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006d72:	69bb      	ldr	r3, [r7, #24]
 8006d74:	015a      	lsls	r2, r3, #5
 8006d76:	69fb      	ldr	r3, [r7, #28]
 8006d78:	4413      	add	r3, r2
 8006d7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	69ba      	ldr	r2, [r7, #24]
 8006d82:	0151      	lsls	r1, r2, #5
 8006d84:	69fa      	ldr	r2, [r7, #28]
 8006d86:	440a      	add	r2, r1
 8006d88:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006d8c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006d90:	6013      	str	r3, [r2, #0]
 8006d92:	e00f      	b.n	8006db4 <USB_EPStartXfer+0x500>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006d94:	69bb      	ldr	r3, [r7, #24]
 8006d96:	015a      	lsls	r2, r3, #5
 8006d98:	69fb      	ldr	r3, [r7, #28]
 8006d9a:	4413      	add	r3, r2
 8006d9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	69ba      	ldr	r2, [r7, #24]
 8006da4:	0151      	lsls	r1, r2, #5
 8006da6:	69fa      	ldr	r2, [r7, #28]
 8006da8:	440a      	add	r2, r1
 8006daa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006dae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006db2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006db4:	69bb      	ldr	r3, [r7, #24]
 8006db6:	015a      	lsls	r2, r3, #5
 8006db8:	69fb      	ldr	r3, [r7, #28]
 8006dba:	4413      	add	r3, r2
 8006dbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	69ba      	ldr	r2, [r7, #24]
 8006dc4:	0151      	lsls	r1, r2, #5
 8006dc6:	69fa      	ldr	r2, [r7, #28]
 8006dc8:	440a      	add	r2, r1
 8006dca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006dce:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006dd2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006dd4:	2300      	movs	r3, #0
}
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	3720      	adds	r7, #32
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	bd80      	pop	{r7, pc}
 8006dde:	bf00      	nop
 8006de0:	1ff80000 	.word	0x1ff80000

08006de4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006de4:	b480      	push	{r7}
 8006de6:	b087      	sub	sp, #28
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
 8006dec:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006dee:	2300      	movs	r3, #0
 8006df0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8006df2:	2300      	movs	r3, #0
 8006df4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	785b      	ldrb	r3, [r3, #1]
 8006dfe:	2b01      	cmp	r3, #1
 8006e00:	d14a      	bne.n	8006e98 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	781b      	ldrb	r3, [r3, #0]
 8006e06:	015a      	lsls	r2, r3, #5
 8006e08:	693b      	ldr	r3, [r7, #16]
 8006e0a:	4413      	add	r3, r2
 8006e0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006e16:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006e1a:	f040 8086 	bne.w	8006f2a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	781b      	ldrb	r3, [r3, #0]
 8006e22:	015a      	lsls	r2, r3, #5
 8006e24:	693b      	ldr	r3, [r7, #16]
 8006e26:	4413      	add	r3, r2
 8006e28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	683a      	ldr	r2, [r7, #0]
 8006e30:	7812      	ldrb	r2, [r2, #0]
 8006e32:	0151      	lsls	r1, r2, #5
 8006e34:	693a      	ldr	r2, [r7, #16]
 8006e36:	440a      	add	r2, r1
 8006e38:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e3c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006e40:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	781b      	ldrb	r3, [r3, #0]
 8006e46:	015a      	lsls	r2, r3, #5
 8006e48:	693b      	ldr	r3, [r7, #16]
 8006e4a:	4413      	add	r3, r2
 8006e4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	683a      	ldr	r2, [r7, #0]
 8006e54:	7812      	ldrb	r2, [r2, #0]
 8006e56:	0151      	lsls	r1, r2, #5
 8006e58:	693a      	ldr	r2, [r7, #16]
 8006e5a:	440a      	add	r2, r1
 8006e5c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e60:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006e64:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	3301      	adds	r3, #1
 8006e6a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d902      	bls.n	8006e7c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006e76:	2301      	movs	r3, #1
 8006e78:	75fb      	strb	r3, [r7, #23]
          break;
 8006e7a:	e056      	b.n	8006f2a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	781b      	ldrb	r3, [r3, #0]
 8006e80:	015a      	lsls	r2, r3, #5
 8006e82:	693b      	ldr	r3, [r7, #16]
 8006e84:	4413      	add	r3, r2
 8006e86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006e90:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006e94:	d0e7      	beq.n	8006e66 <USB_EPStopXfer+0x82>
 8006e96:	e048      	b.n	8006f2a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	781b      	ldrb	r3, [r3, #0]
 8006e9c:	015a      	lsls	r2, r3, #5
 8006e9e:	693b      	ldr	r3, [r7, #16]
 8006ea0:	4413      	add	r3, r2
 8006ea2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006eac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006eb0:	d13b      	bne.n	8006f2a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	781b      	ldrb	r3, [r3, #0]
 8006eb6:	015a      	lsls	r2, r3, #5
 8006eb8:	693b      	ldr	r3, [r7, #16]
 8006eba:	4413      	add	r3, r2
 8006ebc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	683a      	ldr	r2, [r7, #0]
 8006ec4:	7812      	ldrb	r2, [r2, #0]
 8006ec6:	0151      	lsls	r1, r2, #5
 8006ec8:	693a      	ldr	r2, [r7, #16]
 8006eca:	440a      	add	r2, r1
 8006ecc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ed0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006ed4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	781b      	ldrb	r3, [r3, #0]
 8006eda:	015a      	lsls	r2, r3, #5
 8006edc:	693b      	ldr	r3, [r7, #16]
 8006ede:	4413      	add	r3, r2
 8006ee0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	683a      	ldr	r2, [r7, #0]
 8006ee8:	7812      	ldrb	r2, [r2, #0]
 8006eea:	0151      	lsls	r1, r2, #5
 8006eec:	693a      	ldr	r2, [r7, #16]
 8006eee:	440a      	add	r2, r1
 8006ef0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ef4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006ef8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	3301      	adds	r3, #1
 8006efe:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d902      	bls.n	8006f10 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	75fb      	strb	r3, [r7, #23]
          break;
 8006f0e:	e00c      	b.n	8006f2a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	781b      	ldrb	r3, [r3, #0]
 8006f14:	015a      	lsls	r2, r3, #5
 8006f16:	693b      	ldr	r3, [r7, #16]
 8006f18:	4413      	add	r3, r2
 8006f1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006f24:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006f28:	d0e7      	beq.n	8006efa <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8006f2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	371c      	adds	r7, #28
 8006f30:	46bd      	mov	sp, r7
 8006f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f36:	4770      	bx	lr

08006f38 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006f38:	b480      	push	{r7}
 8006f3a:	b089      	sub	sp, #36	@ 0x24
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	60f8      	str	r0, [r7, #12]
 8006f40:	60b9      	str	r1, [r7, #8]
 8006f42:	4611      	mov	r1, r2
 8006f44:	461a      	mov	r2, r3
 8006f46:	460b      	mov	r3, r1
 8006f48:	71fb      	strb	r3, [r7, #7]
 8006f4a:	4613      	mov	r3, r2
 8006f4c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006f52:	68bb      	ldr	r3, [r7, #8]
 8006f54:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006f56:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d123      	bne.n	8006fa6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006f5e:	88bb      	ldrh	r3, [r7, #4]
 8006f60:	3303      	adds	r3, #3
 8006f62:	089b      	lsrs	r3, r3, #2
 8006f64:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006f66:	2300      	movs	r3, #0
 8006f68:	61bb      	str	r3, [r7, #24]
 8006f6a:	e018      	b.n	8006f9e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006f6c:	79fb      	ldrb	r3, [r7, #7]
 8006f6e:	031a      	lsls	r2, r3, #12
 8006f70:	697b      	ldr	r3, [r7, #20]
 8006f72:	4413      	add	r3, r2
 8006f74:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006f78:	461a      	mov	r2, r3
 8006f7a:	69fb      	ldr	r3, [r7, #28]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006f80:	69fb      	ldr	r3, [r7, #28]
 8006f82:	3301      	adds	r3, #1
 8006f84:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006f86:	69fb      	ldr	r3, [r7, #28]
 8006f88:	3301      	adds	r3, #1
 8006f8a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006f8c:	69fb      	ldr	r3, [r7, #28]
 8006f8e:	3301      	adds	r3, #1
 8006f90:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006f92:	69fb      	ldr	r3, [r7, #28]
 8006f94:	3301      	adds	r3, #1
 8006f96:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006f98:	69bb      	ldr	r3, [r7, #24]
 8006f9a:	3301      	adds	r3, #1
 8006f9c:	61bb      	str	r3, [r7, #24]
 8006f9e:	69ba      	ldr	r2, [r7, #24]
 8006fa0:	693b      	ldr	r3, [r7, #16]
 8006fa2:	429a      	cmp	r2, r3
 8006fa4:	d3e2      	bcc.n	8006f6c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006fa6:	2300      	movs	r3, #0
}
 8006fa8:	4618      	mov	r0, r3
 8006faa:	3724      	adds	r7, #36	@ 0x24
 8006fac:	46bd      	mov	sp, r7
 8006fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb2:	4770      	bx	lr

08006fb4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006fb4:	b480      	push	{r7}
 8006fb6:	b08b      	sub	sp, #44	@ 0x2c
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	60f8      	str	r0, [r7, #12]
 8006fbc:	60b9      	str	r1, [r7, #8]
 8006fbe:	4613      	mov	r3, r2
 8006fc0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006fca:	88fb      	ldrh	r3, [r7, #6]
 8006fcc:	089b      	lsrs	r3, r3, #2
 8006fce:	b29b      	uxth	r3, r3
 8006fd0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006fd2:	88fb      	ldrh	r3, [r7, #6]
 8006fd4:	f003 0303 	and.w	r3, r3, #3
 8006fd8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006fda:	2300      	movs	r3, #0
 8006fdc:	623b      	str	r3, [r7, #32]
 8006fde:	e014      	b.n	800700a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006fe0:	69bb      	ldr	r3, [r7, #24]
 8006fe2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006fe6:	681a      	ldr	r2, [r3, #0]
 8006fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fea:	601a      	str	r2, [r3, #0]
    pDest++;
 8006fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fee:	3301      	adds	r3, #1
 8006ff0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ff4:	3301      	adds	r3, #1
 8006ff6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ffa:	3301      	adds	r3, #1
 8006ffc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007000:	3301      	adds	r3, #1
 8007002:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007004:	6a3b      	ldr	r3, [r7, #32]
 8007006:	3301      	adds	r3, #1
 8007008:	623b      	str	r3, [r7, #32]
 800700a:	6a3a      	ldr	r2, [r7, #32]
 800700c:	697b      	ldr	r3, [r7, #20]
 800700e:	429a      	cmp	r2, r3
 8007010:	d3e6      	bcc.n	8006fe0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007012:	8bfb      	ldrh	r3, [r7, #30]
 8007014:	2b00      	cmp	r3, #0
 8007016:	d01e      	beq.n	8007056 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007018:	2300      	movs	r3, #0
 800701a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800701c:	69bb      	ldr	r3, [r7, #24]
 800701e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007022:	461a      	mov	r2, r3
 8007024:	f107 0310 	add.w	r3, r7, #16
 8007028:	6812      	ldr	r2, [r2, #0]
 800702a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800702c:	693a      	ldr	r2, [r7, #16]
 800702e:	6a3b      	ldr	r3, [r7, #32]
 8007030:	b2db      	uxtb	r3, r3
 8007032:	00db      	lsls	r3, r3, #3
 8007034:	fa22 f303 	lsr.w	r3, r2, r3
 8007038:	b2da      	uxtb	r2, r3
 800703a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800703c:	701a      	strb	r2, [r3, #0]
      i++;
 800703e:	6a3b      	ldr	r3, [r7, #32]
 8007040:	3301      	adds	r3, #1
 8007042:	623b      	str	r3, [r7, #32]
      pDest++;
 8007044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007046:	3301      	adds	r3, #1
 8007048:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800704a:	8bfb      	ldrh	r3, [r7, #30]
 800704c:	3b01      	subs	r3, #1
 800704e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007050:	8bfb      	ldrh	r3, [r7, #30]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d1ea      	bne.n	800702c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007058:	4618      	mov	r0, r3
 800705a:	372c      	adds	r7, #44	@ 0x2c
 800705c:	46bd      	mov	sp, r7
 800705e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007062:	4770      	bx	lr

08007064 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007064:	b480      	push	{r7}
 8007066:	b085      	sub	sp, #20
 8007068:	af00      	add	r7, sp, #0
 800706a:	6078      	str	r0, [r7, #4]
 800706c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	781b      	ldrb	r3, [r3, #0]
 8007076:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	785b      	ldrb	r3, [r3, #1]
 800707c:	2b01      	cmp	r3, #1
 800707e:	d12c      	bne.n	80070da <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	015a      	lsls	r2, r3, #5
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	4413      	add	r3, r2
 8007088:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	2b00      	cmp	r3, #0
 8007090:	db12      	blt.n	80070b8 <USB_EPSetStall+0x54>
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d00f      	beq.n	80070b8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007098:	68bb      	ldr	r3, [r7, #8]
 800709a:	015a      	lsls	r2, r3, #5
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	4413      	add	r3, r2
 80070a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	68ba      	ldr	r2, [r7, #8]
 80070a8:	0151      	lsls	r1, r2, #5
 80070aa:	68fa      	ldr	r2, [r7, #12]
 80070ac:	440a      	add	r2, r1
 80070ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80070b2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80070b6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	015a      	lsls	r2, r3, #5
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	4413      	add	r3, r2
 80070c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	68ba      	ldr	r2, [r7, #8]
 80070c8:	0151      	lsls	r1, r2, #5
 80070ca:	68fa      	ldr	r2, [r7, #12]
 80070cc:	440a      	add	r2, r1
 80070ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80070d2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80070d6:	6013      	str	r3, [r2, #0]
 80070d8:	e02b      	b.n	8007132 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80070da:	68bb      	ldr	r3, [r7, #8]
 80070dc:	015a      	lsls	r2, r3, #5
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	4413      	add	r3, r2
 80070e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	db12      	blt.n	8007112 <USB_EPSetStall+0xae>
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d00f      	beq.n	8007112 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	015a      	lsls	r2, r3, #5
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	4413      	add	r3, r2
 80070fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	68ba      	ldr	r2, [r7, #8]
 8007102:	0151      	lsls	r1, r2, #5
 8007104:	68fa      	ldr	r2, [r7, #12]
 8007106:	440a      	add	r2, r1
 8007108:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800710c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007110:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007112:	68bb      	ldr	r3, [r7, #8]
 8007114:	015a      	lsls	r2, r3, #5
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	4413      	add	r3, r2
 800711a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	68ba      	ldr	r2, [r7, #8]
 8007122:	0151      	lsls	r1, r2, #5
 8007124:	68fa      	ldr	r2, [r7, #12]
 8007126:	440a      	add	r2, r1
 8007128:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800712c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007130:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007132:	2300      	movs	r3, #0
}
 8007134:	4618      	mov	r0, r3
 8007136:	3714      	adds	r7, #20
 8007138:	46bd      	mov	sp, r7
 800713a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713e:	4770      	bx	lr

08007140 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007140:	b480      	push	{r7}
 8007142:	b085      	sub	sp, #20
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
 8007148:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	781b      	ldrb	r3, [r3, #0]
 8007152:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	785b      	ldrb	r3, [r3, #1]
 8007158:	2b01      	cmp	r3, #1
 800715a:	d128      	bne.n	80071ae <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	015a      	lsls	r2, r3, #5
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	4413      	add	r3, r2
 8007164:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	68ba      	ldr	r2, [r7, #8]
 800716c:	0151      	lsls	r1, r2, #5
 800716e:	68fa      	ldr	r2, [r7, #12]
 8007170:	440a      	add	r2, r1
 8007172:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007176:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800717a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	791b      	ldrb	r3, [r3, #4]
 8007180:	2b03      	cmp	r3, #3
 8007182:	d003      	beq.n	800718c <USB_EPClearStall+0x4c>
 8007184:	683b      	ldr	r3, [r7, #0]
 8007186:	791b      	ldrb	r3, [r3, #4]
 8007188:	2b02      	cmp	r3, #2
 800718a:	d138      	bne.n	80071fe <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	015a      	lsls	r2, r3, #5
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	4413      	add	r3, r2
 8007194:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	68ba      	ldr	r2, [r7, #8]
 800719c:	0151      	lsls	r1, r2, #5
 800719e:	68fa      	ldr	r2, [r7, #12]
 80071a0:	440a      	add	r2, r1
 80071a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80071a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80071aa:	6013      	str	r3, [r2, #0]
 80071ac:	e027      	b.n	80071fe <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	015a      	lsls	r2, r3, #5
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	4413      	add	r3, r2
 80071b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	68ba      	ldr	r2, [r7, #8]
 80071be:	0151      	lsls	r1, r2, #5
 80071c0:	68fa      	ldr	r2, [r7, #12]
 80071c2:	440a      	add	r2, r1
 80071c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80071c8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80071cc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	791b      	ldrb	r3, [r3, #4]
 80071d2:	2b03      	cmp	r3, #3
 80071d4:	d003      	beq.n	80071de <USB_EPClearStall+0x9e>
 80071d6:	683b      	ldr	r3, [r7, #0]
 80071d8:	791b      	ldrb	r3, [r3, #4]
 80071da:	2b02      	cmp	r3, #2
 80071dc:	d10f      	bne.n	80071fe <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80071de:	68bb      	ldr	r3, [r7, #8]
 80071e0:	015a      	lsls	r2, r3, #5
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	4413      	add	r3, r2
 80071e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	68ba      	ldr	r2, [r7, #8]
 80071ee:	0151      	lsls	r1, r2, #5
 80071f0:	68fa      	ldr	r2, [r7, #12]
 80071f2:	440a      	add	r2, r1
 80071f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80071f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80071fc:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80071fe:	2300      	movs	r3, #0
}
 8007200:	4618      	mov	r0, r3
 8007202:	3714      	adds	r7, #20
 8007204:	46bd      	mov	sp, r7
 8007206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720a:	4770      	bx	lr

0800720c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800720c:	b480      	push	{r7}
 800720e:	b085      	sub	sp, #20
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
 8007214:	460b      	mov	r3, r1
 8007216:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	68fa      	ldr	r2, [r7, #12]
 8007226:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800722a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800722e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007236:	681a      	ldr	r2, [r3, #0]
 8007238:	78fb      	ldrb	r3, [r7, #3]
 800723a:	011b      	lsls	r3, r3, #4
 800723c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8007240:	68f9      	ldr	r1, [r7, #12]
 8007242:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007246:	4313      	orrs	r3, r2
 8007248:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800724a:	2300      	movs	r3, #0
}
 800724c:	4618      	mov	r0, r3
 800724e:	3714      	adds	r7, #20
 8007250:	46bd      	mov	sp, r7
 8007252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007256:	4770      	bx	lr

08007258 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007258:	b480      	push	{r7}
 800725a:	b085      	sub	sp, #20
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	68fa      	ldr	r2, [r7, #12]
 800726e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007272:	f023 0303 	bic.w	r3, r3, #3
 8007276:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800727e:	685b      	ldr	r3, [r3, #4]
 8007280:	68fa      	ldr	r2, [r7, #12]
 8007282:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007286:	f023 0302 	bic.w	r3, r3, #2
 800728a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800728c:	2300      	movs	r3, #0
}
 800728e:	4618      	mov	r0, r3
 8007290:	3714      	adds	r7, #20
 8007292:	46bd      	mov	sp, r7
 8007294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007298:	4770      	bx	lr

0800729a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800729a:	b480      	push	{r7}
 800729c:	b085      	sub	sp, #20
 800729e:	af00      	add	r7, sp, #0
 80072a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	68fa      	ldr	r2, [r7, #12]
 80072b0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80072b4:	f023 0303 	bic.w	r3, r3, #3
 80072b8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072c0:	685b      	ldr	r3, [r3, #4]
 80072c2:	68fa      	ldr	r2, [r7, #12]
 80072c4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80072c8:	f043 0302 	orr.w	r3, r3, #2
 80072cc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80072ce:	2300      	movs	r3, #0
}
 80072d0:	4618      	mov	r0, r3
 80072d2:	3714      	adds	r7, #20
 80072d4:	46bd      	mov	sp, r7
 80072d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072da:	4770      	bx	lr

080072dc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80072dc:	b480      	push	{r7}
 80072de:	b085      	sub	sp, #20
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	695b      	ldr	r3, [r3, #20]
 80072e8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	699b      	ldr	r3, [r3, #24]
 80072ee:	68fa      	ldr	r2, [r7, #12]
 80072f0:	4013      	ands	r3, r2
 80072f2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80072f4:	68fb      	ldr	r3, [r7, #12]
}
 80072f6:	4618      	mov	r0, r3
 80072f8:	3714      	adds	r7, #20
 80072fa:	46bd      	mov	sp, r7
 80072fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007300:	4770      	bx	lr

08007302 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007302:	b480      	push	{r7}
 8007304:	b085      	sub	sp, #20
 8007306:	af00      	add	r7, sp, #0
 8007308:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007314:	699b      	ldr	r3, [r3, #24]
 8007316:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800731e:	69db      	ldr	r3, [r3, #28]
 8007320:	68ba      	ldr	r2, [r7, #8]
 8007322:	4013      	ands	r3, r2
 8007324:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007326:	68bb      	ldr	r3, [r7, #8]
 8007328:	0c1b      	lsrs	r3, r3, #16
}
 800732a:	4618      	mov	r0, r3
 800732c:	3714      	adds	r7, #20
 800732e:	46bd      	mov	sp, r7
 8007330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007334:	4770      	bx	lr

08007336 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007336:	b480      	push	{r7}
 8007338:	b085      	sub	sp, #20
 800733a:	af00      	add	r7, sp, #0
 800733c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007348:	699b      	ldr	r3, [r3, #24]
 800734a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007352:	69db      	ldr	r3, [r3, #28]
 8007354:	68ba      	ldr	r2, [r7, #8]
 8007356:	4013      	ands	r3, r2
 8007358:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800735a:	68bb      	ldr	r3, [r7, #8]
 800735c:	b29b      	uxth	r3, r3
}
 800735e:	4618      	mov	r0, r3
 8007360:	3714      	adds	r7, #20
 8007362:	46bd      	mov	sp, r7
 8007364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007368:	4770      	bx	lr

0800736a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800736a:	b480      	push	{r7}
 800736c:	b085      	sub	sp, #20
 800736e:	af00      	add	r7, sp, #0
 8007370:	6078      	str	r0, [r7, #4]
 8007372:	460b      	mov	r3, r1
 8007374:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800737a:	78fb      	ldrb	r3, [r7, #3]
 800737c:	015a      	lsls	r2, r3, #5
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	4413      	add	r3, r2
 8007382:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007386:	689b      	ldr	r3, [r3, #8]
 8007388:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007390:	695b      	ldr	r3, [r3, #20]
 8007392:	68ba      	ldr	r2, [r7, #8]
 8007394:	4013      	ands	r3, r2
 8007396:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007398:	68bb      	ldr	r3, [r7, #8]
}
 800739a:	4618      	mov	r0, r3
 800739c:	3714      	adds	r7, #20
 800739e:	46bd      	mov	sp, r7
 80073a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a4:	4770      	bx	lr

080073a6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80073a6:	b480      	push	{r7}
 80073a8:	b087      	sub	sp, #28
 80073aa:	af00      	add	r7, sp, #0
 80073ac:	6078      	str	r0, [r7, #4]
 80073ae:	460b      	mov	r3, r1
 80073b0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80073b6:	697b      	ldr	r3, [r7, #20]
 80073b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073bc:	691b      	ldr	r3, [r3, #16]
 80073be:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80073c0:	697b      	ldr	r3, [r7, #20]
 80073c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073c8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80073ca:	78fb      	ldrb	r3, [r7, #3]
 80073cc:	f003 030f 	and.w	r3, r3, #15
 80073d0:	68fa      	ldr	r2, [r7, #12]
 80073d2:	fa22 f303 	lsr.w	r3, r2, r3
 80073d6:	01db      	lsls	r3, r3, #7
 80073d8:	b2db      	uxtb	r3, r3
 80073da:	693a      	ldr	r2, [r7, #16]
 80073dc:	4313      	orrs	r3, r2
 80073de:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80073e0:	78fb      	ldrb	r3, [r7, #3]
 80073e2:	015a      	lsls	r2, r3, #5
 80073e4:	697b      	ldr	r3, [r7, #20]
 80073e6:	4413      	add	r3, r2
 80073e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073ec:	689b      	ldr	r3, [r3, #8]
 80073ee:	693a      	ldr	r2, [r7, #16]
 80073f0:	4013      	ands	r3, r2
 80073f2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80073f4:	68bb      	ldr	r3, [r7, #8]
}
 80073f6:	4618      	mov	r0, r3
 80073f8:	371c      	adds	r7, #28
 80073fa:	46bd      	mov	sp, r7
 80073fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007400:	4770      	bx	lr

08007402 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007402:	b480      	push	{r7}
 8007404:	b083      	sub	sp, #12
 8007406:	af00      	add	r7, sp, #0
 8007408:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	695b      	ldr	r3, [r3, #20]
 800740e:	f003 0301 	and.w	r3, r3, #1
}
 8007412:	4618      	mov	r0, r3
 8007414:	370c      	adds	r7, #12
 8007416:	46bd      	mov	sp, r7
 8007418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741c:	4770      	bx	lr

0800741e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800741e:	b480      	push	{r7}
 8007420:	b085      	sub	sp, #20
 8007422:	af00      	add	r7, sp, #0
 8007424:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	68fa      	ldr	r2, [r7, #12]
 8007434:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007438:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800743c:	f023 0307 	bic.w	r3, r3, #7
 8007440:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007448:	685b      	ldr	r3, [r3, #4]
 800744a:	68fa      	ldr	r2, [r7, #12]
 800744c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007450:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007454:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007456:	2300      	movs	r3, #0
}
 8007458:	4618      	mov	r0, r3
 800745a:	3714      	adds	r7, #20
 800745c:	46bd      	mov	sp, r7
 800745e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007462:	4770      	bx	lr

08007464 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8007464:	b480      	push	{r7}
 8007466:	b087      	sub	sp, #28
 8007468:	af00      	add	r7, sp, #0
 800746a:	60f8      	str	r0, [r7, #12]
 800746c:	460b      	mov	r3, r1
 800746e:	607a      	str	r2, [r7, #4]
 8007470:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	333c      	adds	r3, #60	@ 0x3c
 800747a:	3304      	adds	r3, #4
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007480:	693b      	ldr	r3, [r7, #16]
 8007482:	4a26      	ldr	r2, [pc, #152]	@ (800751c <USB_EP0_OutStart+0xb8>)
 8007484:	4293      	cmp	r3, r2
 8007486:	d90a      	bls.n	800749e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007488:	697b      	ldr	r3, [r7, #20]
 800748a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007494:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007498:	d101      	bne.n	800749e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800749a:	2300      	movs	r3, #0
 800749c:	e037      	b.n	800750e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800749e:	697b      	ldr	r3, [r7, #20]
 80074a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074a4:	461a      	mov	r2, r3
 80074a6:	2300      	movs	r3, #0
 80074a8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80074aa:	697b      	ldr	r3, [r7, #20]
 80074ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074b0:	691b      	ldr	r3, [r3, #16]
 80074b2:	697a      	ldr	r2, [r7, #20]
 80074b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80074b8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80074bc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80074be:	697b      	ldr	r3, [r7, #20]
 80074c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074c4:	691b      	ldr	r3, [r3, #16]
 80074c6:	697a      	ldr	r2, [r7, #20]
 80074c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80074cc:	f043 0318 	orr.w	r3, r3, #24
 80074d0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80074d2:	697b      	ldr	r3, [r7, #20]
 80074d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074d8:	691b      	ldr	r3, [r3, #16]
 80074da:	697a      	ldr	r2, [r7, #20]
 80074dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80074e0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80074e4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80074e6:	7afb      	ldrb	r3, [r7, #11]
 80074e8:	2b01      	cmp	r3, #1
 80074ea:	d10f      	bne.n	800750c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80074ec:	697b      	ldr	r3, [r7, #20]
 80074ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074f2:	461a      	mov	r2, r3
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80074f8:	697b      	ldr	r3, [r7, #20]
 80074fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	697a      	ldr	r2, [r7, #20]
 8007502:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007506:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800750a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800750c:	2300      	movs	r3, #0
}
 800750e:	4618      	mov	r0, r3
 8007510:	371c      	adds	r7, #28
 8007512:	46bd      	mov	sp, r7
 8007514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007518:	4770      	bx	lr
 800751a:	bf00      	nop
 800751c:	4f54300a 	.word	0x4f54300a

08007520 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007520:	b480      	push	{r7}
 8007522:	b085      	sub	sp, #20
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007528:	2300      	movs	r3, #0
 800752a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	3301      	adds	r3, #1
 8007530:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007538:	d901      	bls.n	800753e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800753a:	2303      	movs	r3, #3
 800753c:	e01b      	b.n	8007576 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	691b      	ldr	r3, [r3, #16]
 8007542:	2b00      	cmp	r3, #0
 8007544:	daf2      	bge.n	800752c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007546:	2300      	movs	r3, #0
 8007548:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	691b      	ldr	r3, [r3, #16]
 800754e:	f043 0201 	orr.w	r2, r3, #1
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	3301      	adds	r3, #1
 800755a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007562:	d901      	bls.n	8007568 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007564:	2303      	movs	r3, #3
 8007566:	e006      	b.n	8007576 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	691b      	ldr	r3, [r3, #16]
 800756c:	f003 0301 	and.w	r3, r3, #1
 8007570:	2b01      	cmp	r3, #1
 8007572:	d0f0      	beq.n	8007556 <USB_CoreReset+0x36>

  return HAL_OK;
 8007574:	2300      	movs	r3, #0
}
 8007576:	4618      	mov	r0, r3
 8007578:	3714      	adds	r7, #20
 800757a:	46bd      	mov	sp, r7
 800757c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007580:	4770      	bx	lr
	...

08007584 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007584:	b580      	push	{r7, lr}
 8007586:	b084      	sub	sp, #16
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
 800758c:	460b      	mov	r3, r1
 800758e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007590:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8007594:	f002 fcc2 	bl	8009f1c <USBD_static_malloc>
 8007598:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d109      	bne.n	80075b4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	32b0      	adds	r2, #176	@ 0xb0
 80075aa:	2100      	movs	r1, #0
 80075ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80075b0:	2302      	movs	r3, #2
 80075b2:	e0d4      	b.n	800775e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80075b4:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80075b8:	2100      	movs	r1, #0
 80075ba:	68f8      	ldr	r0, [r7, #12]
 80075bc:	f002 fe29 	bl	800a212 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	32b0      	adds	r2, #176	@ 0xb0
 80075ca:	68f9      	ldr	r1, [r7, #12]
 80075cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	32b0      	adds	r2, #176	@ 0xb0
 80075da:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	7c1b      	ldrb	r3, [r3, #16]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d138      	bne.n	800765e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80075ec:	4b5e      	ldr	r3, [pc, #376]	@ (8007768 <USBD_CDC_Init+0x1e4>)
 80075ee:	7819      	ldrb	r1, [r3, #0]
 80075f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80075f4:	2202      	movs	r2, #2
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	f002 fb6d 	bl	8009cd6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80075fc:	4b5a      	ldr	r3, [pc, #360]	@ (8007768 <USBD_CDC_Init+0x1e4>)
 80075fe:	781b      	ldrb	r3, [r3, #0]
 8007600:	f003 020f 	and.w	r2, r3, #15
 8007604:	6879      	ldr	r1, [r7, #4]
 8007606:	4613      	mov	r3, r2
 8007608:	009b      	lsls	r3, r3, #2
 800760a:	4413      	add	r3, r2
 800760c:	009b      	lsls	r3, r3, #2
 800760e:	440b      	add	r3, r1
 8007610:	3324      	adds	r3, #36	@ 0x24
 8007612:	2201      	movs	r2, #1
 8007614:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007616:	4b55      	ldr	r3, [pc, #340]	@ (800776c <USBD_CDC_Init+0x1e8>)
 8007618:	7819      	ldrb	r1, [r3, #0]
 800761a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800761e:	2202      	movs	r2, #2
 8007620:	6878      	ldr	r0, [r7, #4]
 8007622:	f002 fb58 	bl	8009cd6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007626:	4b51      	ldr	r3, [pc, #324]	@ (800776c <USBD_CDC_Init+0x1e8>)
 8007628:	781b      	ldrb	r3, [r3, #0]
 800762a:	f003 020f 	and.w	r2, r3, #15
 800762e:	6879      	ldr	r1, [r7, #4]
 8007630:	4613      	mov	r3, r2
 8007632:	009b      	lsls	r3, r3, #2
 8007634:	4413      	add	r3, r2
 8007636:	009b      	lsls	r3, r3, #2
 8007638:	440b      	add	r3, r1
 800763a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800763e:	2201      	movs	r2, #1
 8007640:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007642:	4b4b      	ldr	r3, [pc, #300]	@ (8007770 <USBD_CDC_Init+0x1ec>)
 8007644:	781b      	ldrb	r3, [r3, #0]
 8007646:	f003 020f 	and.w	r2, r3, #15
 800764a:	6879      	ldr	r1, [r7, #4]
 800764c:	4613      	mov	r3, r2
 800764e:	009b      	lsls	r3, r3, #2
 8007650:	4413      	add	r3, r2
 8007652:	009b      	lsls	r3, r3, #2
 8007654:	440b      	add	r3, r1
 8007656:	3326      	adds	r3, #38	@ 0x26
 8007658:	2210      	movs	r2, #16
 800765a:	801a      	strh	r2, [r3, #0]
 800765c:	e035      	b.n	80076ca <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800765e:	4b42      	ldr	r3, [pc, #264]	@ (8007768 <USBD_CDC_Init+0x1e4>)
 8007660:	7819      	ldrb	r1, [r3, #0]
 8007662:	2340      	movs	r3, #64	@ 0x40
 8007664:	2202      	movs	r2, #2
 8007666:	6878      	ldr	r0, [r7, #4]
 8007668:	f002 fb35 	bl	8009cd6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800766c:	4b3e      	ldr	r3, [pc, #248]	@ (8007768 <USBD_CDC_Init+0x1e4>)
 800766e:	781b      	ldrb	r3, [r3, #0]
 8007670:	f003 020f 	and.w	r2, r3, #15
 8007674:	6879      	ldr	r1, [r7, #4]
 8007676:	4613      	mov	r3, r2
 8007678:	009b      	lsls	r3, r3, #2
 800767a:	4413      	add	r3, r2
 800767c:	009b      	lsls	r3, r3, #2
 800767e:	440b      	add	r3, r1
 8007680:	3324      	adds	r3, #36	@ 0x24
 8007682:	2201      	movs	r2, #1
 8007684:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007686:	4b39      	ldr	r3, [pc, #228]	@ (800776c <USBD_CDC_Init+0x1e8>)
 8007688:	7819      	ldrb	r1, [r3, #0]
 800768a:	2340      	movs	r3, #64	@ 0x40
 800768c:	2202      	movs	r2, #2
 800768e:	6878      	ldr	r0, [r7, #4]
 8007690:	f002 fb21 	bl	8009cd6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007694:	4b35      	ldr	r3, [pc, #212]	@ (800776c <USBD_CDC_Init+0x1e8>)
 8007696:	781b      	ldrb	r3, [r3, #0]
 8007698:	f003 020f 	and.w	r2, r3, #15
 800769c:	6879      	ldr	r1, [r7, #4]
 800769e:	4613      	mov	r3, r2
 80076a0:	009b      	lsls	r3, r3, #2
 80076a2:	4413      	add	r3, r2
 80076a4:	009b      	lsls	r3, r3, #2
 80076a6:	440b      	add	r3, r1
 80076a8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80076ac:	2201      	movs	r2, #1
 80076ae:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80076b0:	4b2f      	ldr	r3, [pc, #188]	@ (8007770 <USBD_CDC_Init+0x1ec>)
 80076b2:	781b      	ldrb	r3, [r3, #0]
 80076b4:	f003 020f 	and.w	r2, r3, #15
 80076b8:	6879      	ldr	r1, [r7, #4]
 80076ba:	4613      	mov	r3, r2
 80076bc:	009b      	lsls	r3, r3, #2
 80076be:	4413      	add	r3, r2
 80076c0:	009b      	lsls	r3, r3, #2
 80076c2:	440b      	add	r3, r1
 80076c4:	3326      	adds	r3, #38	@ 0x26
 80076c6:	2210      	movs	r2, #16
 80076c8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80076ca:	4b29      	ldr	r3, [pc, #164]	@ (8007770 <USBD_CDC_Init+0x1ec>)
 80076cc:	7819      	ldrb	r1, [r3, #0]
 80076ce:	2308      	movs	r3, #8
 80076d0:	2203      	movs	r2, #3
 80076d2:	6878      	ldr	r0, [r7, #4]
 80076d4:	f002 faff 	bl	8009cd6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80076d8:	4b25      	ldr	r3, [pc, #148]	@ (8007770 <USBD_CDC_Init+0x1ec>)
 80076da:	781b      	ldrb	r3, [r3, #0]
 80076dc:	f003 020f 	and.w	r2, r3, #15
 80076e0:	6879      	ldr	r1, [r7, #4]
 80076e2:	4613      	mov	r3, r2
 80076e4:	009b      	lsls	r3, r3, #2
 80076e6:	4413      	add	r3, r2
 80076e8:	009b      	lsls	r3, r3, #2
 80076ea:	440b      	add	r3, r1
 80076ec:	3324      	adds	r3, #36	@ 0x24
 80076ee:	2201      	movs	r2, #1
 80076f0:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	2200      	movs	r2, #0
 80076f6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007700:	687a      	ldr	r2, [r7, #4]
 8007702:	33b0      	adds	r3, #176	@ 0xb0
 8007704:	009b      	lsls	r3, r3, #2
 8007706:	4413      	add	r3, r2
 8007708:	685b      	ldr	r3, [r3, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	2200      	movs	r2, #0
 8007712:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	2200      	movs	r2, #0
 800771a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8007724:	2b00      	cmp	r3, #0
 8007726:	d101      	bne.n	800772c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8007728:	2302      	movs	r3, #2
 800772a:	e018      	b.n	800775e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	7c1b      	ldrb	r3, [r3, #16]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d10a      	bne.n	800774a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007734:	4b0d      	ldr	r3, [pc, #52]	@ (800776c <USBD_CDC_Init+0x1e8>)
 8007736:	7819      	ldrb	r1, [r3, #0]
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800773e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f002 fbb6 	bl	8009eb4 <USBD_LL_PrepareReceive>
 8007748:	e008      	b.n	800775c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800774a:	4b08      	ldr	r3, [pc, #32]	@ (800776c <USBD_CDC_Init+0x1e8>)
 800774c:	7819      	ldrb	r1, [r3, #0]
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007754:	2340      	movs	r3, #64	@ 0x40
 8007756:	6878      	ldr	r0, [r7, #4]
 8007758:	f002 fbac 	bl	8009eb4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800775c:	2300      	movs	r3, #0
}
 800775e:	4618      	mov	r0, r3
 8007760:	3710      	adds	r7, #16
 8007762:	46bd      	mov	sp, r7
 8007764:	bd80      	pop	{r7, pc}
 8007766:	bf00      	nop
 8007768:	20000093 	.word	0x20000093
 800776c:	20000094 	.word	0x20000094
 8007770:	20000095 	.word	0x20000095

08007774 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007774:	b580      	push	{r7, lr}
 8007776:	b082      	sub	sp, #8
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
 800777c:	460b      	mov	r3, r1
 800777e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007780:	4b3a      	ldr	r3, [pc, #232]	@ (800786c <USBD_CDC_DeInit+0xf8>)
 8007782:	781b      	ldrb	r3, [r3, #0]
 8007784:	4619      	mov	r1, r3
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	f002 facb 	bl	8009d22 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800778c:	4b37      	ldr	r3, [pc, #220]	@ (800786c <USBD_CDC_DeInit+0xf8>)
 800778e:	781b      	ldrb	r3, [r3, #0]
 8007790:	f003 020f 	and.w	r2, r3, #15
 8007794:	6879      	ldr	r1, [r7, #4]
 8007796:	4613      	mov	r3, r2
 8007798:	009b      	lsls	r3, r3, #2
 800779a:	4413      	add	r3, r2
 800779c:	009b      	lsls	r3, r3, #2
 800779e:	440b      	add	r3, r1
 80077a0:	3324      	adds	r3, #36	@ 0x24
 80077a2:	2200      	movs	r2, #0
 80077a4:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80077a6:	4b32      	ldr	r3, [pc, #200]	@ (8007870 <USBD_CDC_DeInit+0xfc>)
 80077a8:	781b      	ldrb	r3, [r3, #0]
 80077aa:	4619      	mov	r1, r3
 80077ac:	6878      	ldr	r0, [r7, #4]
 80077ae:	f002 fab8 	bl	8009d22 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80077b2:	4b2f      	ldr	r3, [pc, #188]	@ (8007870 <USBD_CDC_DeInit+0xfc>)
 80077b4:	781b      	ldrb	r3, [r3, #0]
 80077b6:	f003 020f 	and.w	r2, r3, #15
 80077ba:	6879      	ldr	r1, [r7, #4]
 80077bc:	4613      	mov	r3, r2
 80077be:	009b      	lsls	r3, r3, #2
 80077c0:	4413      	add	r3, r2
 80077c2:	009b      	lsls	r3, r3, #2
 80077c4:	440b      	add	r3, r1
 80077c6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80077ca:	2200      	movs	r2, #0
 80077cc:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80077ce:	4b29      	ldr	r3, [pc, #164]	@ (8007874 <USBD_CDC_DeInit+0x100>)
 80077d0:	781b      	ldrb	r3, [r3, #0]
 80077d2:	4619      	mov	r1, r3
 80077d4:	6878      	ldr	r0, [r7, #4]
 80077d6:	f002 faa4 	bl	8009d22 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80077da:	4b26      	ldr	r3, [pc, #152]	@ (8007874 <USBD_CDC_DeInit+0x100>)
 80077dc:	781b      	ldrb	r3, [r3, #0]
 80077de:	f003 020f 	and.w	r2, r3, #15
 80077e2:	6879      	ldr	r1, [r7, #4]
 80077e4:	4613      	mov	r3, r2
 80077e6:	009b      	lsls	r3, r3, #2
 80077e8:	4413      	add	r3, r2
 80077ea:	009b      	lsls	r3, r3, #2
 80077ec:	440b      	add	r3, r1
 80077ee:	3324      	adds	r3, #36	@ 0x24
 80077f0:	2200      	movs	r2, #0
 80077f2:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80077f4:	4b1f      	ldr	r3, [pc, #124]	@ (8007874 <USBD_CDC_DeInit+0x100>)
 80077f6:	781b      	ldrb	r3, [r3, #0]
 80077f8:	f003 020f 	and.w	r2, r3, #15
 80077fc:	6879      	ldr	r1, [r7, #4]
 80077fe:	4613      	mov	r3, r2
 8007800:	009b      	lsls	r3, r3, #2
 8007802:	4413      	add	r3, r2
 8007804:	009b      	lsls	r3, r3, #2
 8007806:	440b      	add	r3, r1
 8007808:	3326      	adds	r3, #38	@ 0x26
 800780a:	2200      	movs	r2, #0
 800780c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	32b0      	adds	r2, #176	@ 0xb0
 8007818:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d01f      	beq.n	8007860 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007826:	687a      	ldr	r2, [r7, #4]
 8007828:	33b0      	adds	r3, #176	@ 0xb0
 800782a:	009b      	lsls	r3, r3, #2
 800782c:	4413      	add	r3, r2
 800782e:	685b      	ldr	r3, [r3, #4]
 8007830:	685b      	ldr	r3, [r3, #4]
 8007832:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	32b0      	adds	r2, #176	@ 0xb0
 800783e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007842:	4618      	mov	r0, r3
 8007844:	f002 fb78 	bl	8009f38 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	32b0      	adds	r2, #176	@ 0xb0
 8007852:	2100      	movs	r1, #0
 8007854:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2200      	movs	r2, #0
 800785c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007860:	2300      	movs	r3, #0
}
 8007862:	4618      	mov	r0, r3
 8007864:	3708      	adds	r7, #8
 8007866:	46bd      	mov	sp, r7
 8007868:	bd80      	pop	{r7, pc}
 800786a:	bf00      	nop
 800786c:	20000093 	.word	0x20000093
 8007870:	20000094 	.word	0x20000094
 8007874:	20000095 	.word	0x20000095

08007878 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007878:	b580      	push	{r7, lr}
 800787a:	b086      	sub	sp, #24
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
 8007880:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	32b0      	adds	r2, #176	@ 0xb0
 800788c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007890:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007892:	2300      	movs	r3, #0
 8007894:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8007896:	2300      	movs	r3, #0
 8007898:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800789a:	2300      	movs	r3, #0
 800789c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800789e:	693b      	ldr	r3, [r7, #16]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d101      	bne.n	80078a8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80078a4:	2303      	movs	r3, #3
 80078a6:	e0bf      	b.n	8007a28 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	781b      	ldrb	r3, [r3, #0]
 80078ac:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d050      	beq.n	8007956 <USBD_CDC_Setup+0xde>
 80078b4:	2b20      	cmp	r3, #32
 80078b6:	f040 80af 	bne.w	8007a18 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80078ba:	683b      	ldr	r3, [r7, #0]
 80078bc:	88db      	ldrh	r3, [r3, #6]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d03a      	beq.n	8007938 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	781b      	ldrb	r3, [r3, #0]
 80078c6:	b25b      	sxtb	r3, r3
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	da1b      	bge.n	8007904 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80078d2:	687a      	ldr	r2, [r7, #4]
 80078d4:	33b0      	adds	r3, #176	@ 0xb0
 80078d6:	009b      	lsls	r3, r3, #2
 80078d8:	4413      	add	r3, r2
 80078da:	685b      	ldr	r3, [r3, #4]
 80078dc:	689b      	ldr	r3, [r3, #8]
 80078de:	683a      	ldr	r2, [r7, #0]
 80078e0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80078e2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80078e4:	683a      	ldr	r2, [r7, #0]
 80078e6:	88d2      	ldrh	r2, [r2, #6]
 80078e8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	88db      	ldrh	r3, [r3, #6]
 80078ee:	2b07      	cmp	r3, #7
 80078f0:	bf28      	it	cs
 80078f2:	2307      	movcs	r3, #7
 80078f4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80078f6:	693b      	ldr	r3, [r7, #16]
 80078f8:	89fa      	ldrh	r2, [r7, #14]
 80078fa:	4619      	mov	r1, r3
 80078fc:	6878      	ldr	r0, [r7, #4]
 80078fe:	f001 fd87 	bl	8009410 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8007902:	e090      	b.n	8007a26 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	785a      	ldrb	r2, [r3, #1]
 8007908:	693b      	ldr	r3, [r7, #16]
 800790a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	88db      	ldrh	r3, [r3, #6]
 8007912:	2b3f      	cmp	r3, #63	@ 0x3f
 8007914:	d803      	bhi.n	800791e <USBD_CDC_Setup+0xa6>
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	88db      	ldrh	r3, [r3, #6]
 800791a:	b2da      	uxtb	r2, r3
 800791c:	e000      	b.n	8007920 <USBD_CDC_Setup+0xa8>
 800791e:	2240      	movs	r2, #64	@ 0x40
 8007920:	693b      	ldr	r3, [r7, #16]
 8007922:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8007926:	6939      	ldr	r1, [r7, #16]
 8007928:	693b      	ldr	r3, [r7, #16]
 800792a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800792e:	461a      	mov	r2, r3
 8007930:	6878      	ldr	r0, [r7, #4]
 8007932:	f001 fd99 	bl	8009468 <USBD_CtlPrepareRx>
      break;
 8007936:	e076      	b.n	8007a26 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800793e:	687a      	ldr	r2, [r7, #4]
 8007940:	33b0      	adds	r3, #176	@ 0xb0
 8007942:	009b      	lsls	r3, r3, #2
 8007944:	4413      	add	r3, r2
 8007946:	685b      	ldr	r3, [r3, #4]
 8007948:	689b      	ldr	r3, [r3, #8]
 800794a:	683a      	ldr	r2, [r7, #0]
 800794c:	7850      	ldrb	r0, [r2, #1]
 800794e:	2200      	movs	r2, #0
 8007950:	6839      	ldr	r1, [r7, #0]
 8007952:	4798      	blx	r3
      break;
 8007954:	e067      	b.n	8007a26 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007956:	683b      	ldr	r3, [r7, #0]
 8007958:	785b      	ldrb	r3, [r3, #1]
 800795a:	2b0b      	cmp	r3, #11
 800795c:	d851      	bhi.n	8007a02 <USBD_CDC_Setup+0x18a>
 800795e:	a201      	add	r2, pc, #4	@ (adr r2, 8007964 <USBD_CDC_Setup+0xec>)
 8007960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007964:	08007995 	.word	0x08007995
 8007968:	08007a11 	.word	0x08007a11
 800796c:	08007a03 	.word	0x08007a03
 8007970:	08007a03 	.word	0x08007a03
 8007974:	08007a03 	.word	0x08007a03
 8007978:	08007a03 	.word	0x08007a03
 800797c:	08007a03 	.word	0x08007a03
 8007980:	08007a03 	.word	0x08007a03
 8007984:	08007a03 	.word	0x08007a03
 8007988:	08007a03 	.word	0x08007a03
 800798c:	080079bf 	.word	0x080079bf
 8007990:	080079e9 	.word	0x080079e9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800799a:	b2db      	uxtb	r3, r3
 800799c:	2b03      	cmp	r3, #3
 800799e:	d107      	bne.n	80079b0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80079a0:	f107 030a 	add.w	r3, r7, #10
 80079a4:	2202      	movs	r2, #2
 80079a6:	4619      	mov	r1, r3
 80079a8:	6878      	ldr	r0, [r7, #4]
 80079aa:	f001 fd31 	bl	8009410 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80079ae:	e032      	b.n	8007a16 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80079b0:	6839      	ldr	r1, [r7, #0]
 80079b2:	6878      	ldr	r0, [r7, #4]
 80079b4:	f001 fcbb 	bl	800932e <USBD_CtlError>
            ret = USBD_FAIL;
 80079b8:	2303      	movs	r3, #3
 80079ba:	75fb      	strb	r3, [r7, #23]
          break;
 80079bc:	e02b      	b.n	8007a16 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80079c4:	b2db      	uxtb	r3, r3
 80079c6:	2b03      	cmp	r3, #3
 80079c8:	d107      	bne.n	80079da <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80079ca:	f107 030d 	add.w	r3, r7, #13
 80079ce:	2201      	movs	r2, #1
 80079d0:	4619      	mov	r1, r3
 80079d2:	6878      	ldr	r0, [r7, #4]
 80079d4:	f001 fd1c 	bl	8009410 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80079d8:	e01d      	b.n	8007a16 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80079da:	6839      	ldr	r1, [r7, #0]
 80079dc:	6878      	ldr	r0, [r7, #4]
 80079de:	f001 fca6 	bl	800932e <USBD_CtlError>
            ret = USBD_FAIL;
 80079e2:	2303      	movs	r3, #3
 80079e4:	75fb      	strb	r3, [r7, #23]
          break;
 80079e6:	e016      	b.n	8007a16 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80079ee:	b2db      	uxtb	r3, r3
 80079f0:	2b03      	cmp	r3, #3
 80079f2:	d00f      	beq.n	8007a14 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80079f4:	6839      	ldr	r1, [r7, #0]
 80079f6:	6878      	ldr	r0, [r7, #4]
 80079f8:	f001 fc99 	bl	800932e <USBD_CtlError>
            ret = USBD_FAIL;
 80079fc:	2303      	movs	r3, #3
 80079fe:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007a00:	e008      	b.n	8007a14 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007a02:	6839      	ldr	r1, [r7, #0]
 8007a04:	6878      	ldr	r0, [r7, #4]
 8007a06:	f001 fc92 	bl	800932e <USBD_CtlError>
          ret = USBD_FAIL;
 8007a0a:	2303      	movs	r3, #3
 8007a0c:	75fb      	strb	r3, [r7, #23]
          break;
 8007a0e:	e002      	b.n	8007a16 <USBD_CDC_Setup+0x19e>
          break;
 8007a10:	bf00      	nop
 8007a12:	e008      	b.n	8007a26 <USBD_CDC_Setup+0x1ae>
          break;
 8007a14:	bf00      	nop
      }
      break;
 8007a16:	e006      	b.n	8007a26 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8007a18:	6839      	ldr	r1, [r7, #0]
 8007a1a:	6878      	ldr	r0, [r7, #4]
 8007a1c:	f001 fc87 	bl	800932e <USBD_CtlError>
      ret = USBD_FAIL;
 8007a20:	2303      	movs	r3, #3
 8007a22:	75fb      	strb	r3, [r7, #23]
      break;
 8007a24:	bf00      	nop
  }

  return (uint8_t)ret;
 8007a26:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a28:	4618      	mov	r0, r3
 8007a2a:	3718      	adds	r7, #24
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	bd80      	pop	{r7, pc}

08007a30 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b084      	sub	sp, #16
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
 8007a38:	460b      	mov	r3, r1
 8007a3a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007a42:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	32b0      	adds	r2, #176	@ 0xb0
 8007a4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d101      	bne.n	8007a5a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8007a56:	2303      	movs	r3, #3
 8007a58:	e065      	b.n	8007b26 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	32b0      	adds	r2, #176	@ 0xb0
 8007a64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a68:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007a6a:	78fb      	ldrb	r3, [r7, #3]
 8007a6c:	f003 020f 	and.w	r2, r3, #15
 8007a70:	6879      	ldr	r1, [r7, #4]
 8007a72:	4613      	mov	r3, r2
 8007a74:	009b      	lsls	r3, r3, #2
 8007a76:	4413      	add	r3, r2
 8007a78:	009b      	lsls	r3, r3, #2
 8007a7a:	440b      	add	r3, r1
 8007a7c:	3318      	adds	r3, #24
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d02f      	beq.n	8007ae4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007a84:	78fb      	ldrb	r3, [r7, #3]
 8007a86:	f003 020f 	and.w	r2, r3, #15
 8007a8a:	6879      	ldr	r1, [r7, #4]
 8007a8c:	4613      	mov	r3, r2
 8007a8e:	009b      	lsls	r3, r3, #2
 8007a90:	4413      	add	r3, r2
 8007a92:	009b      	lsls	r3, r3, #2
 8007a94:	440b      	add	r3, r1
 8007a96:	3318      	adds	r3, #24
 8007a98:	681a      	ldr	r2, [r3, #0]
 8007a9a:	78fb      	ldrb	r3, [r7, #3]
 8007a9c:	f003 010f 	and.w	r1, r3, #15
 8007aa0:	68f8      	ldr	r0, [r7, #12]
 8007aa2:	460b      	mov	r3, r1
 8007aa4:	00db      	lsls	r3, r3, #3
 8007aa6:	440b      	add	r3, r1
 8007aa8:	009b      	lsls	r3, r3, #2
 8007aaa:	4403      	add	r3, r0
 8007aac:	331c      	adds	r3, #28
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	fbb2 f1f3 	udiv	r1, r2, r3
 8007ab4:	fb01 f303 	mul.w	r3, r1, r3
 8007ab8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d112      	bne.n	8007ae4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007abe:	78fb      	ldrb	r3, [r7, #3]
 8007ac0:	f003 020f 	and.w	r2, r3, #15
 8007ac4:	6879      	ldr	r1, [r7, #4]
 8007ac6:	4613      	mov	r3, r2
 8007ac8:	009b      	lsls	r3, r3, #2
 8007aca:	4413      	add	r3, r2
 8007acc:	009b      	lsls	r3, r3, #2
 8007ace:	440b      	add	r3, r1
 8007ad0:	3318      	adds	r3, #24
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007ad6:	78f9      	ldrb	r1, [r7, #3]
 8007ad8:	2300      	movs	r3, #0
 8007ada:	2200      	movs	r2, #0
 8007adc:	6878      	ldr	r0, [r7, #4]
 8007ade:	f002 f9c8 	bl	8009e72 <USBD_LL_Transmit>
 8007ae2:	e01f      	b.n	8007b24 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007ae4:	68bb      	ldr	r3, [r7, #8]
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007af2:	687a      	ldr	r2, [r7, #4]
 8007af4:	33b0      	adds	r3, #176	@ 0xb0
 8007af6:	009b      	lsls	r3, r3, #2
 8007af8:	4413      	add	r3, r2
 8007afa:	685b      	ldr	r3, [r3, #4]
 8007afc:	691b      	ldr	r3, [r3, #16]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d010      	beq.n	8007b24 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007b08:	687a      	ldr	r2, [r7, #4]
 8007b0a:	33b0      	adds	r3, #176	@ 0xb0
 8007b0c:	009b      	lsls	r3, r3, #2
 8007b0e:	4413      	add	r3, r2
 8007b10:	685b      	ldr	r3, [r3, #4]
 8007b12:	691b      	ldr	r3, [r3, #16]
 8007b14:	68ba      	ldr	r2, [r7, #8]
 8007b16:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8007b1a:	68ba      	ldr	r2, [r7, #8]
 8007b1c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8007b20:	78fa      	ldrb	r2, [r7, #3]
 8007b22:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007b24:	2300      	movs	r3, #0
}
 8007b26:	4618      	mov	r0, r3
 8007b28:	3710      	adds	r7, #16
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	bd80      	pop	{r7, pc}

08007b2e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007b2e:	b580      	push	{r7, lr}
 8007b30:	b084      	sub	sp, #16
 8007b32:	af00      	add	r7, sp, #0
 8007b34:	6078      	str	r0, [r7, #4]
 8007b36:	460b      	mov	r3, r1
 8007b38:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	32b0      	adds	r2, #176	@ 0xb0
 8007b44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b48:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	32b0      	adds	r2, #176	@ 0xb0
 8007b54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d101      	bne.n	8007b60 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007b5c:	2303      	movs	r3, #3
 8007b5e:	e01a      	b.n	8007b96 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007b60:	78fb      	ldrb	r3, [r7, #3]
 8007b62:	4619      	mov	r1, r3
 8007b64:	6878      	ldr	r0, [r7, #4]
 8007b66:	f002 f9c6 	bl	8009ef6 <USBD_LL_GetRxDataSize>
 8007b6a:	4602      	mov	r2, r0
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007b78:	687a      	ldr	r2, [r7, #4]
 8007b7a:	33b0      	adds	r3, #176	@ 0xb0
 8007b7c:	009b      	lsls	r3, r3, #2
 8007b7e:	4413      	add	r3, r2
 8007b80:	685b      	ldr	r3, [r3, #4]
 8007b82:	68db      	ldr	r3, [r3, #12]
 8007b84:	68fa      	ldr	r2, [r7, #12]
 8007b86:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8007b8a:	68fa      	ldr	r2, [r7, #12]
 8007b8c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007b90:	4611      	mov	r1, r2
 8007b92:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007b94:	2300      	movs	r3, #0
}
 8007b96:	4618      	mov	r0, r3
 8007b98:	3710      	adds	r7, #16
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bd80      	pop	{r7, pc}

08007b9e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007b9e:	b580      	push	{r7, lr}
 8007ba0:	b084      	sub	sp, #16
 8007ba2:	af00      	add	r7, sp, #0
 8007ba4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	32b0      	adds	r2, #176	@ 0xb0
 8007bb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bb4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d101      	bne.n	8007bc0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007bbc:	2303      	movs	r3, #3
 8007bbe:	e024      	b.n	8007c0a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007bc6:	687a      	ldr	r2, [r7, #4]
 8007bc8:	33b0      	adds	r3, #176	@ 0xb0
 8007bca:	009b      	lsls	r3, r3, #2
 8007bcc:	4413      	add	r3, r2
 8007bce:	685b      	ldr	r3, [r3, #4]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d019      	beq.n	8007c08 <USBD_CDC_EP0_RxReady+0x6a>
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8007bda:	2bff      	cmp	r3, #255	@ 0xff
 8007bdc:	d014      	beq.n	8007c08 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007be4:	687a      	ldr	r2, [r7, #4]
 8007be6:	33b0      	adds	r3, #176	@ 0xb0
 8007be8:	009b      	lsls	r3, r3, #2
 8007bea:	4413      	add	r3, r2
 8007bec:	685b      	ldr	r3, [r3, #4]
 8007bee:	689b      	ldr	r3, [r3, #8]
 8007bf0:	68fa      	ldr	r2, [r7, #12]
 8007bf2:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8007bf6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007bf8:	68fa      	ldr	r2, [r7, #12]
 8007bfa:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007bfe:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	22ff      	movs	r2, #255	@ 0xff
 8007c04:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8007c08:	2300      	movs	r3, #0
}
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	3710      	adds	r7, #16
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	bd80      	pop	{r7, pc}
	...

08007c14 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b086      	sub	sp, #24
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007c1c:	2182      	movs	r1, #130	@ 0x82
 8007c1e:	4818      	ldr	r0, [pc, #96]	@ (8007c80 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007c20:	f000 fd4f 	bl	80086c2 <USBD_GetEpDesc>
 8007c24:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007c26:	2101      	movs	r1, #1
 8007c28:	4815      	ldr	r0, [pc, #84]	@ (8007c80 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007c2a:	f000 fd4a 	bl	80086c2 <USBD_GetEpDesc>
 8007c2e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007c30:	2181      	movs	r1, #129	@ 0x81
 8007c32:	4813      	ldr	r0, [pc, #76]	@ (8007c80 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007c34:	f000 fd45 	bl	80086c2 <USBD_GetEpDesc>
 8007c38:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007c3a:	697b      	ldr	r3, [r7, #20]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d002      	beq.n	8007c46 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007c40:	697b      	ldr	r3, [r7, #20]
 8007c42:	2210      	movs	r2, #16
 8007c44:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007c46:	693b      	ldr	r3, [r7, #16]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d006      	beq.n	8007c5a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007c4c:	693b      	ldr	r3, [r7, #16]
 8007c4e:	2200      	movs	r2, #0
 8007c50:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007c54:	711a      	strb	r2, [r3, #4]
 8007c56:	2200      	movs	r2, #0
 8007c58:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d006      	beq.n	8007c6e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	2200      	movs	r2, #0
 8007c64:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007c68:	711a      	strb	r2, [r3, #4]
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2243      	movs	r2, #67	@ 0x43
 8007c72:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007c74:	4b02      	ldr	r3, [pc, #8]	@ (8007c80 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8007c76:	4618      	mov	r0, r3
 8007c78:	3718      	adds	r7, #24
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	bd80      	pop	{r7, pc}
 8007c7e:	bf00      	nop
 8007c80:	20000050 	.word	0x20000050

08007c84 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b086      	sub	sp, #24
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007c8c:	2182      	movs	r1, #130	@ 0x82
 8007c8e:	4818      	ldr	r0, [pc, #96]	@ (8007cf0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007c90:	f000 fd17 	bl	80086c2 <USBD_GetEpDesc>
 8007c94:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007c96:	2101      	movs	r1, #1
 8007c98:	4815      	ldr	r0, [pc, #84]	@ (8007cf0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007c9a:	f000 fd12 	bl	80086c2 <USBD_GetEpDesc>
 8007c9e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007ca0:	2181      	movs	r1, #129	@ 0x81
 8007ca2:	4813      	ldr	r0, [pc, #76]	@ (8007cf0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007ca4:	f000 fd0d 	bl	80086c2 <USBD_GetEpDesc>
 8007ca8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007caa:	697b      	ldr	r3, [r7, #20]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d002      	beq.n	8007cb6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007cb0:	697b      	ldr	r3, [r7, #20]
 8007cb2:	2210      	movs	r2, #16
 8007cb4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007cb6:	693b      	ldr	r3, [r7, #16]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d006      	beq.n	8007cca <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007cbc:	693b      	ldr	r3, [r7, #16]
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	711a      	strb	r2, [r3, #4]
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	f042 0202 	orr.w	r2, r2, #2
 8007cc8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d006      	beq.n	8007cde <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	711a      	strb	r2, [r3, #4]
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	f042 0202 	orr.w	r2, r2, #2
 8007cdc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2243      	movs	r2, #67	@ 0x43
 8007ce2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007ce4:	4b02      	ldr	r3, [pc, #8]	@ (8007cf0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	3718      	adds	r7, #24
 8007cea:	46bd      	mov	sp, r7
 8007cec:	bd80      	pop	{r7, pc}
 8007cee:	bf00      	nop
 8007cf0:	20000050 	.word	0x20000050

08007cf4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b086      	sub	sp, #24
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007cfc:	2182      	movs	r1, #130	@ 0x82
 8007cfe:	4818      	ldr	r0, [pc, #96]	@ (8007d60 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007d00:	f000 fcdf 	bl	80086c2 <USBD_GetEpDesc>
 8007d04:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007d06:	2101      	movs	r1, #1
 8007d08:	4815      	ldr	r0, [pc, #84]	@ (8007d60 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007d0a:	f000 fcda 	bl	80086c2 <USBD_GetEpDesc>
 8007d0e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007d10:	2181      	movs	r1, #129	@ 0x81
 8007d12:	4813      	ldr	r0, [pc, #76]	@ (8007d60 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007d14:	f000 fcd5 	bl	80086c2 <USBD_GetEpDesc>
 8007d18:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007d1a:	697b      	ldr	r3, [r7, #20]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d002      	beq.n	8007d26 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007d20:	697b      	ldr	r3, [r7, #20]
 8007d22:	2210      	movs	r2, #16
 8007d24:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007d26:	693b      	ldr	r3, [r7, #16]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d006      	beq.n	8007d3a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007d2c:	693b      	ldr	r3, [r7, #16]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007d34:	711a      	strb	r2, [r3, #4]
 8007d36:	2200      	movs	r2, #0
 8007d38:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d006      	beq.n	8007d4e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	2200      	movs	r2, #0
 8007d44:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007d48:	711a      	strb	r2, [r3, #4]
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2243      	movs	r2, #67	@ 0x43
 8007d52:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007d54:	4b02      	ldr	r3, [pc, #8]	@ (8007d60 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8007d56:	4618      	mov	r0, r3
 8007d58:	3718      	adds	r7, #24
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	bd80      	pop	{r7, pc}
 8007d5e:	bf00      	nop
 8007d60:	20000050 	.word	0x20000050

08007d64 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007d64:	b480      	push	{r7}
 8007d66:	b083      	sub	sp, #12
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	220a      	movs	r2, #10
 8007d70:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007d72:	4b03      	ldr	r3, [pc, #12]	@ (8007d80 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007d74:	4618      	mov	r0, r3
 8007d76:	370c      	adds	r7, #12
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7e:	4770      	bx	lr
 8007d80:	2000000c 	.word	0x2000000c

08007d84 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007d84:	b480      	push	{r7}
 8007d86:	b083      	sub	sp, #12
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
 8007d8c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d101      	bne.n	8007d98 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007d94:	2303      	movs	r3, #3
 8007d96:	e009      	b.n	8007dac <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007d9e:	687a      	ldr	r2, [r7, #4]
 8007da0:	33b0      	adds	r3, #176	@ 0xb0
 8007da2:	009b      	lsls	r3, r3, #2
 8007da4:	4413      	add	r3, r2
 8007da6:	683a      	ldr	r2, [r7, #0]
 8007da8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007daa:	2300      	movs	r3, #0
}
 8007dac:	4618      	mov	r0, r3
 8007dae:	370c      	adds	r7, #12
 8007db0:	46bd      	mov	sp, r7
 8007db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db6:	4770      	bx	lr

08007db8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007db8:	b480      	push	{r7}
 8007dba:	b087      	sub	sp, #28
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	60f8      	str	r0, [r7, #12]
 8007dc0:	60b9      	str	r1, [r7, #8]
 8007dc2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	32b0      	adds	r2, #176	@ 0xb0
 8007dce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007dd2:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007dd4:	697b      	ldr	r3, [r7, #20]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d101      	bne.n	8007dde <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007dda:	2303      	movs	r3, #3
 8007ddc:	e008      	b.n	8007df0 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007dde:	697b      	ldr	r3, [r7, #20]
 8007de0:	68ba      	ldr	r2, [r7, #8]
 8007de2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007de6:	697b      	ldr	r3, [r7, #20]
 8007de8:	687a      	ldr	r2, [r7, #4]
 8007dea:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8007dee:	2300      	movs	r3, #0
}
 8007df0:	4618      	mov	r0, r3
 8007df2:	371c      	adds	r7, #28
 8007df4:	46bd      	mov	sp, r7
 8007df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfa:	4770      	bx	lr

08007dfc <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007dfc:	b480      	push	{r7}
 8007dfe:	b085      	sub	sp, #20
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
 8007e04:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	32b0      	adds	r2, #176	@ 0xb0
 8007e10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e14:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d101      	bne.n	8007e20 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8007e1c:	2303      	movs	r3, #3
 8007e1e:	e004      	b.n	8007e2a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	683a      	ldr	r2, [r7, #0]
 8007e24:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8007e28:	2300      	movs	r3, #0
}
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	3714      	adds	r7, #20
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e34:	4770      	bx	lr
	...

08007e38 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007e38:	b580      	push	{r7, lr}
 8007e3a:	b084      	sub	sp, #16
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	32b0      	adds	r2, #176	@ 0xb0
 8007e4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e4e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8007e50:	2301      	movs	r3, #1
 8007e52:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d101      	bne.n	8007e5e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007e5a:	2303      	movs	r3, #3
 8007e5c:	e025      	b.n	8007eaa <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8007e5e:	68bb      	ldr	r3, [r7, #8]
 8007e60:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d11f      	bne.n	8007ea8 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8007e68:	68bb      	ldr	r3, [r7, #8]
 8007e6a:	2201      	movs	r2, #1
 8007e6c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8007e70:	4b10      	ldr	r3, [pc, #64]	@ (8007eb4 <USBD_CDC_TransmitPacket+0x7c>)
 8007e72:	781b      	ldrb	r3, [r3, #0]
 8007e74:	f003 020f 	and.w	r2, r3, #15
 8007e78:	68bb      	ldr	r3, [r7, #8]
 8007e7a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8007e7e:	6878      	ldr	r0, [r7, #4]
 8007e80:	4613      	mov	r3, r2
 8007e82:	009b      	lsls	r3, r3, #2
 8007e84:	4413      	add	r3, r2
 8007e86:	009b      	lsls	r3, r3, #2
 8007e88:	4403      	add	r3, r0
 8007e8a:	3318      	adds	r3, #24
 8007e8c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8007e8e:	4b09      	ldr	r3, [pc, #36]	@ (8007eb4 <USBD_CDC_TransmitPacket+0x7c>)
 8007e90:	7819      	ldrb	r1, [r3, #0]
 8007e92:	68bb      	ldr	r3, [r7, #8]
 8007e94:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8007e98:	68bb      	ldr	r3, [r7, #8]
 8007e9a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8007e9e:	6878      	ldr	r0, [r7, #4]
 8007ea0:	f001 ffe7 	bl	8009e72 <USBD_LL_Transmit>

    ret = USBD_OK;
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8007ea8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007eaa:	4618      	mov	r0, r3
 8007eac:	3710      	adds	r7, #16
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	bd80      	pop	{r7, pc}
 8007eb2:	bf00      	nop
 8007eb4:	20000093 	.word	0x20000093

08007eb8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007eb8:	b580      	push	{r7, lr}
 8007eba:	b084      	sub	sp, #16
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	32b0      	adds	r2, #176	@ 0xb0
 8007eca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ece:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	32b0      	adds	r2, #176	@ 0xb0
 8007eda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d101      	bne.n	8007ee6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8007ee2:	2303      	movs	r3, #3
 8007ee4:	e018      	b.n	8007f18 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	7c1b      	ldrb	r3, [r3, #16]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d10a      	bne.n	8007f04 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007eee:	4b0c      	ldr	r3, [pc, #48]	@ (8007f20 <USBD_CDC_ReceivePacket+0x68>)
 8007ef0:	7819      	ldrb	r1, [r3, #0]
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007ef8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007efc:	6878      	ldr	r0, [r7, #4]
 8007efe:	f001 ffd9 	bl	8009eb4 <USBD_LL_PrepareReceive>
 8007f02:	e008      	b.n	8007f16 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007f04:	4b06      	ldr	r3, [pc, #24]	@ (8007f20 <USBD_CDC_ReceivePacket+0x68>)
 8007f06:	7819      	ldrb	r1, [r3, #0]
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007f0e:	2340      	movs	r3, #64	@ 0x40
 8007f10:	6878      	ldr	r0, [r7, #4]
 8007f12:	f001 ffcf 	bl	8009eb4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007f16:	2300      	movs	r3, #0
}
 8007f18:	4618      	mov	r0, r3
 8007f1a:	3710      	adds	r7, #16
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	bd80      	pop	{r7, pc}
 8007f20:	20000094 	.word	0x20000094

08007f24 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b086      	sub	sp, #24
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	60f8      	str	r0, [r7, #12]
 8007f2c:	60b9      	str	r1, [r7, #8]
 8007f2e:	4613      	mov	r3, r2
 8007f30:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d101      	bne.n	8007f3c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007f38:	2303      	movs	r3, #3
 8007f3a:	e01f      	b.n	8007f7c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	2200      	movs	r2, #0
 8007f40:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	2200      	movs	r2, #0
 8007f48:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	2200      	movs	r2, #0
 8007f50:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007f54:	68bb      	ldr	r3, [r7, #8]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d003      	beq.n	8007f62 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	68ba      	ldr	r2, [r7, #8]
 8007f5e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	2201      	movs	r2, #1
 8007f66:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	79fa      	ldrb	r2, [r7, #7]
 8007f6e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007f70:	68f8      	ldr	r0, [r7, #12]
 8007f72:	f001 fe49 	bl	8009c08 <USBD_LL_Init>
 8007f76:	4603      	mov	r3, r0
 8007f78:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007f7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	3718      	adds	r7, #24
 8007f80:	46bd      	mov	sp, r7
 8007f82:	bd80      	pop	{r7, pc}

08007f84 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b084      	sub	sp, #16
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
 8007f8c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007f8e:	2300      	movs	r3, #0
 8007f90:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007f92:	683b      	ldr	r3, [r7, #0]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d101      	bne.n	8007f9c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007f98:	2303      	movs	r3, #3
 8007f9a:	e025      	b.n	8007fe8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	683a      	ldr	r2, [r7, #0]
 8007fa0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	32ae      	adds	r2, #174	@ 0xae
 8007fae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d00f      	beq.n	8007fd8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	32ae      	adds	r2, #174	@ 0xae
 8007fc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fc8:	f107 020e 	add.w	r2, r7, #14
 8007fcc:	4610      	mov	r0, r2
 8007fce:	4798      	blx	r3
 8007fd0:	4602      	mov	r2, r0
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007fde:	1c5a      	adds	r2, r3, #1
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8007fe6:	2300      	movs	r3, #0
}
 8007fe8:	4618      	mov	r0, r3
 8007fea:	3710      	adds	r7, #16
 8007fec:	46bd      	mov	sp, r7
 8007fee:	bd80      	pop	{r7, pc}

08007ff0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b082      	sub	sp, #8
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007ff8:	6878      	ldr	r0, [r7, #4]
 8007ffa:	f001 fe51 	bl	8009ca0 <USBD_LL_Start>
 8007ffe:	4603      	mov	r3, r0
}
 8008000:	4618      	mov	r0, r3
 8008002:	3708      	adds	r7, #8
 8008004:	46bd      	mov	sp, r7
 8008006:	bd80      	pop	{r7, pc}

08008008 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008008:	b480      	push	{r7}
 800800a:	b083      	sub	sp, #12
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008010:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008012:	4618      	mov	r0, r3
 8008014:	370c      	adds	r7, #12
 8008016:	46bd      	mov	sp, r7
 8008018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801c:	4770      	bx	lr

0800801e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800801e:	b580      	push	{r7, lr}
 8008020:	b084      	sub	sp, #16
 8008022:	af00      	add	r7, sp, #0
 8008024:	6078      	str	r0, [r7, #4]
 8008026:	460b      	mov	r3, r1
 8008028:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800802a:	2300      	movs	r3, #0
 800802c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008034:	2b00      	cmp	r3, #0
 8008036:	d009      	beq.n	800804c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	78fa      	ldrb	r2, [r7, #3]
 8008042:	4611      	mov	r1, r2
 8008044:	6878      	ldr	r0, [r7, #4]
 8008046:	4798      	blx	r3
 8008048:	4603      	mov	r3, r0
 800804a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800804c:	7bfb      	ldrb	r3, [r7, #15]
}
 800804e:	4618      	mov	r0, r3
 8008050:	3710      	adds	r7, #16
 8008052:	46bd      	mov	sp, r7
 8008054:	bd80      	pop	{r7, pc}

08008056 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008056:	b580      	push	{r7, lr}
 8008058:	b084      	sub	sp, #16
 800805a:	af00      	add	r7, sp, #0
 800805c:	6078      	str	r0, [r7, #4]
 800805e:	460b      	mov	r3, r1
 8008060:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008062:	2300      	movs	r3, #0
 8008064:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800806c:	685b      	ldr	r3, [r3, #4]
 800806e:	78fa      	ldrb	r2, [r7, #3]
 8008070:	4611      	mov	r1, r2
 8008072:	6878      	ldr	r0, [r7, #4]
 8008074:	4798      	blx	r3
 8008076:	4603      	mov	r3, r0
 8008078:	2b00      	cmp	r3, #0
 800807a:	d001      	beq.n	8008080 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800807c:	2303      	movs	r3, #3
 800807e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008080:	7bfb      	ldrb	r3, [r7, #15]
}
 8008082:	4618      	mov	r0, r3
 8008084:	3710      	adds	r7, #16
 8008086:	46bd      	mov	sp, r7
 8008088:	bd80      	pop	{r7, pc}

0800808a <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800808a:	b580      	push	{r7, lr}
 800808c:	b084      	sub	sp, #16
 800808e:	af00      	add	r7, sp, #0
 8008090:	6078      	str	r0, [r7, #4]
 8008092:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800809a:	6839      	ldr	r1, [r7, #0]
 800809c:	4618      	mov	r0, r3
 800809e:	f001 f90c 	bl	80092ba <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2201      	movs	r2, #1
 80080a6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80080b0:	461a      	mov	r2, r3
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80080be:	f003 031f 	and.w	r3, r3, #31
 80080c2:	2b02      	cmp	r3, #2
 80080c4:	d01a      	beq.n	80080fc <USBD_LL_SetupStage+0x72>
 80080c6:	2b02      	cmp	r3, #2
 80080c8:	d822      	bhi.n	8008110 <USBD_LL_SetupStage+0x86>
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d002      	beq.n	80080d4 <USBD_LL_SetupStage+0x4a>
 80080ce:	2b01      	cmp	r3, #1
 80080d0:	d00a      	beq.n	80080e8 <USBD_LL_SetupStage+0x5e>
 80080d2:	e01d      	b.n	8008110 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80080da:	4619      	mov	r1, r3
 80080dc:	6878      	ldr	r0, [r7, #4]
 80080de:	f000 fb63 	bl	80087a8 <USBD_StdDevReq>
 80080e2:	4603      	mov	r3, r0
 80080e4:	73fb      	strb	r3, [r7, #15]
      break;
 80080e6:	e020      	b.n	800812a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80080ee:	4619      	mov	r1, r3
 80080f0:	6878      	ldr	r0, [r7, #4]
 80080f2:	f000 fbcb 	bl	800888c <USBD_StdItfReq>
 80080f6:	4603      	mov	r3, r0
 80080f8:	73fb      	strb	r3, [r7, #15]
      break;
 80080fa:	e016      	b.n	800812a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008102:	4619      	mov	r1, r3
 8008104:	6878      	ldr	r0, [r7, #4]
 8008106:	f000 fc2d 	bl	8008964 <USBD_StdEPReq>
 800810a:	4603      	mov	r3, r0
 800810c:	73fb      	strb	r3, [r7, #15]
      break;
 800810e:	e00c      	b.n	800812a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008116:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800811a:	b2db      	uxtb	r3, r3
 800811c:	4619      	mov	r1, r3
 800811e:	6878      	ldr	r0, [r7, #4]
 8008120:	f001 fe1e 	bl	8009d60 <USBD_LL_StallEP>
 8008124:	4603      	mov	r3, r0
 8008126:	73fb      	strb	r3, [r7, #15]
      break;
 8008128:	bf00      	nop
  }

  return ret;
 800812a:	7bfb      	ldrb	r3, [r7, #15]
}
 800812c:	4618      	mov	r0, r3
 800812e:	3710      	adds	r7, #16
 8008130:	46bd      	mov	sp, r7
 8008132:	bd80      	pop	{r7, pc}

08008134 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008134:	b580      	push	{r7, lr}
 8008136:	b086      	sub	sp, #24
 8008138:	af00      	add	r7, sp, #0
 800813a:	60f8      	str	r0, [r7, #12]
 800813c:	460b      	mov	r3, r1
 800813e:	607a      	str	r2, [r7, #4]
 8008140:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008142:	2300      	movs	r3, #0
 8008144:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8008146:	7afb      	ldrb	r3, [r7, #11]
 8008148:	2b00      	cmp	r3, #0
 800814a:	d16e      	bne.n	800822a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008152:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800815a:	2b03      	cmp	r3, #3
 800815c:	f040 8098 	bne.w	8008290 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8008160:	693b      	ldr	r3, [r7, #16]
 8008162:	689a      	ldr	r2, [r3, #8]
 8008164:	693b      	ldr	r3, [r7, #16]
 8008166:	68db      	ldr	r3, [r3, #12]
 8008168:	429a      	cmp	r2, r3
 800816a:	d913      	bls.n	8008194 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800816c:	693b      	ldr	r3, [r7, #16]
 800816e:	689a      	ldr	r2, [r3, #8]
 8008170:	693b      	ldr	r3, [r7, #16]
 8008172:	68db      	ldr	r3, [r3, #12]
 8008174:	1ad2      	subs	r2, r2, r3
 8008176:	693b      	ldr	r3, [r7, #16]
 8008178:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800817a:	693b      	ldr	r3, [r7, #16]
 800817c:	68da      	ldr	r2, [r3, #12]
 800817e:	693b      	ldr	r3, [r7, #16]
 8008180:	689b      	ldr	r3, [r3, #8]
 8008182:	4293      	cmp	r3, r2
 8008184:	bf28      	it	cs
 8008186:	4613      	movcs	r3, r2
 8008188:	461a      	mov	r2, r3
 800818a:	6879      	ldr	r1, [r7, #4]
 800818c:	68f8      	ldr	r0, [r7, #12]
 800818e:	f001 f988 	bl	80094a2 <USBD_CtlContinueRx>
 8008192:	e07d      	b.n	8008290 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800819a:	f003 031f 	and.w	r3, r3, #31
 800819e:	2b02      	cmp	r3, #2
 80081a0:	d014      	beq.n	80081cc <USBD_LL_DataOutStage+0x98>
 80081a2:	2b02      	cmp	r3, #2
 80081a4:	d81d      	bhi.n	80081e2 <USBD_LL_DataOutStage+0xae>
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d002      	beq.n	80081b0 <USBD_LL_DataOutStage+0x7c>
 80081aa:	2b01      	cmp	r3, #1
 80081ac:	d003      	beq.n	80081b6 <USBD_LL_DataOutStage+0x82>
 80081ae:	e018      	b.n	80081e2 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80081b0:	2300      	movs	r3, #0
 80081b2:	75bb      	strb	r3, [r7, #22]
            break;
 80081b4:	e018      	b.n	80081e8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80081bc:	b2db      	uxtb	r3, r3
 80081be:	4619      	mov	r1, r3
 80081c0:	68f8      	ldr	r0, [r7, #12]
 80081c2:	f000 fa64 	bl	800868e <USBD_CoreFindIF>
 80081c6:	4603      	mov	r3, r0
 80081c8:	75bb      	strb	r3, [r7, #22]
            break;
 80081ca:	e00d      	b.n	80081e8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80081d2:	b2db      	uxtb	r3, r3
 80081d4:	4619      	mov	r1, r3
 80081d6:	68f8      	ldr	r0, [r7, #12]
 80081d8:	f000 fa66 	bl	80086a8 <USBD_CoreFindEP>
 80081dc:	4603      	mov	r3, r0
 80081de:	75bb      	strb	r3, [r7, #22]
            break;
 80081e0:	e002      	b.n	80081e8 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80081e2:	2300      	movs	r3, #0
 80081e4:	75bb      	strb	r3, [r7, #22]
            break;
 80081e6:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80081e8:	7dbb      	ldrb	r3, [r7, #22]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d119      	bne.n	8008222 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80081f4:	b2db      	uxtb	r3, r3
 80081f6:	2b03      	cmp	r3, #3
 80081f8:	d113      	bne.n	8008222 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80081fa:	7dba      	ldrb	r2, [r7, #22]
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	32ae      	adds	r2, #174	@ 0xae
 8008200:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008204:	691b      	ldr	r3, [r3, #16]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d00b      	beq.n	8008222 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800820a:	7dba      	ldrb	r2, [r7, #22]
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008212:	7dba      	ldrb	r2, [r7, #22]
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	32ae      	adds	r2, #174	@ 0xae
 8008218:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800821c:	691b      	ldr	r3, [r3, #16]
 800821e:	68f8      	ldr	r0, [r7, #12]
 8008220:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008222:	68f8      	ldr	r0, [r7, #12]
 8008224:	f001 f94e 	bl	80094c4 <USBD_CtlSendStatus>
 8008228:	e032      	b.n	8008290 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800822a:	7afb      	ldrb	r3, [r7, #11]
 800822c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008230:	b2db      	uxtb	r3, r3
 8008232:	4619      	mov	r1, r3
 8008234:	68f8      	ldr	r0, [r7, #12]
 8008236:	f000 fa37 	bl	80086a8 <USBD_CoreFindEP>
 800823a:	4603      	mov	r3, r0
 800823c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800823e:	7dbb      	ldrb	r3, [r7, #22]
 8008240:	2bff      	cmp	r3, #255	@ 0xff
 8008242:	d025      	beq.n	8008290 <USBD_LL_DataOutStage+0x15c>
 8008244:	7dbb      	ldrb	r3, [r7, #22]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d122      	bne.n	8008290 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008250:	b2db      	uxtb	r3, r3
 8008252:	2b03      	cmp	r3, #3
 8008254:	d117      	bne.n	8008286 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008256:	7dba      	ldrb	r2, [r7, #22]
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	32ae      	adds	r2, #174	@ 0xae
 800825c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008260:	699b      	ldr	r3, [r3, #24]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d00f      	beq.n	8008286 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8008266:	7dba      	ldrb	r2, [r7, #22]
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800826e:	7dba      	ldrb	r2, [r7, #22]
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	32ae      	adds	r2, #174	@ 0xae
 8008274:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008278:	699b      	ldr	r3, [r3, #24]
 800827a:	7afa      	ldrb	r2, [r7, #11]
 800827c:	4611      	mov	r1, r2
 800827e:	68f8      	ldr	r0, [r7, #12]
 8008280:	4798      	blx	r3
 8008282:	4603      	mov	r3, r0
 8008284:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008286:	7dfb      	ldrb	r3, [r7, #23]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d001      	beq.n	8008290 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800828c:	7dfb      	ldrb	r3, [r7, #23]
 800828e:	e000      	b.n	8008292 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8008290:	2300      	movs	r3, #0
}
 8008292:	4618      	mov	r0, r3
 8008294:	3718      	adds	r7, #24
 8008296:	46bd      	mov	sp, r7
 8008298:	bd80      	pop	{r7, pc}

0800829a <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800829a:	b580      	push	{r7, lr}
 800829c:	b086      	sub	sp, #24
 800829e:	af00      	add	r7, sp, #0
 80082a0:	60f8      	str	r0, [r7, #12]
 80082a2:	460b      	mov	r3, r1
 80082a4:	607a      	str	r2, [r7, #4]
 80082a6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80082a8:	7afb      	ldrb	r3, [r7, #11]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d16f      	bne.n	800838e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	3314      	adds	r3, #20
 80082b2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80082ba:	2b02      	cmp	r3, #2
 80082bc:	d15a      	bne.n	8008374 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80082be:	693b      	ldr	r3, [r7, #16]
 80082c0:	689a      	ldr	r2, [r3, #8]
 80082c2:	693b      	ldr	r3, [r7, #16]
 80082c4:	68db      	ldr	r3, [r3, #12]
 80082c6:	429a      	cmp	r2, r3
 80082c8:	d914      	bls.n	80082f4 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80082ca:	693b      	ldr	r3, [r7, #16]
 80082cc:	689a      	ldr	r2, [r3, #8]
 80082ce:	693b      	ldr	r3, [r7, #16]
 80082d0:	68db      	ldr	r3, [r3, #12]
 80082d2:	1ad2      	subs	r2, r2, r3
 80082d4:	693b      	ldr	r3, [r7, #16]
 80082d6:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80082d8:	693b      	ldr	r3, [r7, #16]
 80082da:	689b      	ldr	r3, [r3, #8]
 80082dc:	461a      	mov	r2, r3
 80082de:	6879      	ldr	r1, [r7, #4]
 80082e0:	68f8      	ldr	r0, [r7, #12]
 80082e2:	f001 f8b0 	bl	8009446 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80082e6:	2300      	movs	r3, #0
 80082e8:	2200      	movs	r2, #0
 80082ea:	2100      	movs	r1, #0
 80082ec:	68f8      	ldr	r0, [r7, #12]
 80082ee:	f001 fde1 	bl	8009eb4 <USBD_LL_PrepareReceive>
 80082f2:	e03f      	b.n	8008374 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80082f4:	693b      	ldr	r3, [r7, #16]
 80082f6:	68da      	ldr	r2, [r3, #12]
 80082f8:	693b      	ldr	r3, [r7, #16]
 80082fa:	689b      	ldr	r3, [r3, #8]
 80082fc:	429a      	cmp	r2, r3
 80082fe:	d11c      	bne.n	800833a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008300:	693b      	ldr	r3, [r7, #16]
 8008302:	685a      	ldr	r2, [r3, #4]
 8008304:	693b      	ldr	r3, [r7, #16]
 8008306:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008308:	429a      	cmp	r2, r3
 800830a:	d316      	bcc.n	800833a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800830c:	693b      	ldr	r3, [r7, #16]
 800830e:	685a      	ldr	r2, [r3, #4]
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008316:	429a      	cmp	r2, r3
 8008318:	d20f      	bcs.n	800833a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800831a:	2200      	movs	r2, #0
 800831c:	2100      	movs	r1, #0
 800831e:	68f8      	ldr	r0, [r7, #12]
 8008320:	f001 f891 	bl	8009446 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	2200      	movs	r2, #0
 8008328:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800832c:	2300      	movs	r3, #0
 800832e:	2200      	movs	r2, #0
 8008330:	2100      	movs	r1, #0
 8008332:	68f8      	ldr	r0, [r7, #12]
 8008334:	f001 fdbe 	bl	8009eb4 <USBD_LL_PrepareReceive>
 8008338:	e01c      	b.n	8008374 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008340:	b2db      	uxtb	r3, r3
 8008342:	2b03      	cmp	r3, #3
 8008344:	d10f      	bne.n	8008366 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800834c:	68db      	ldr	r3, [r3, #12]
 800834e:	2b00      	cmp	r3, #0
 8008350:	d009      	beq.n	8008366 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	2200      	movs	r2, #0
 8008356:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008360:	68db      	ldr	r3, [r3, #12]
 8008362:	68f8      	ldr	r0, [r7, #12]
 8008364:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008366:	2180      	movs	r1, #128	@ 0x80
 8008368:	68f8      	ldr	r0, [r7, #12]
 800836a:	f001 fcf9 	bl	8009d60 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800836e:	68f8      	ldr	r0, [r7, #12]
 8008370:	f001 f8bb 	bl	80094ea <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800837a:	2b00      	cmp	r3, #0
 800837c:	d03a      	beq.n	80083f4 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800837e:	68f8      	ldr	r0, [r7, #12]
 8008380:	f7ff fe42 	bl	8008008 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	2200      	movs	r2, #0
 8008388:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800838c:	e032      	b.n	80083f4 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800838e:	7afb      	ldrb	r3, [r7, #11]
 8008390:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008394:	b2db      	uxtb	r3, r3
 8008396:	4619      	mov	r1, r3
 8008398:	68f8      	ldr	r0, [r7, #12]
 800839a:	f000 f985 	bl	80086a8 <USBD_CoreFindEP>
 800839e:	4603      	mov	r3, r0
 80083a0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80083a2:	7dfb      	ldrb	r3, [r7, #23]
 80083a4:	2bff      	cmp	r3, #255	@ 0xff
 80083a6:	d025      	beq.n	80083f4 <USBD_LL_DataInStage+0x15a>
 80083a8:	7dfb      	ldrb	r3, [r7, #23]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d122      	bne.n	80083f4 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80083b4:	b2db      	uxtb	r3, r3
 80083b6:	2b03      	cmp	r3, #3
 80083b8:	d11c      	bne.n	80083f4 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80083ba:	7dfa      	ldrb	r2, [r7, #23]
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	32ae      	adds	r2, #174	@ 0xae
 80083c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083c4:	695b      	ldr	r3, [r3, #20]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d014      	beq.n	80083f4 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80083ca:	7dfa      	ldrb	r2, [r7, #23]
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80083d2:	7dfa      	ldrb	r2, [r7, #23]
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	32ae      	adds	r2, #174	@ 0xae
 80083d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083dc:	695b      	ldr	r3, [r3, #20]
 80083de:	7afa      	ldrb	r2, [r7, #11]
 80083e0:	4611      	mov	r1, r2
 80083e2:	68f8      	ldr	r0, [r7, #12]
 80083e4:	4798      	blx	r3
 80083e6:	4603      	mov	r3, r0
 80083e8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80083ea:	7dbb      	ldrb	r3, [r7, #22]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d001      	beq.n	80083f4 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80083f0:	7dbb      	ldrb	r3, [r7, #22]
 80083f2:	e000      	b.n	80083f6 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80083f4:	2300      	movs	r3, #0
}
 80083f6:	4618      	mov	r0, r3
 80083f8:	3718      	adds	r7, #24
 80083fa:	46bd      	mov	sp, r7
 80083fc:	bd80      	pop	{r7, pc}

080083fe <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80083fe:	b580      	push	{r7, lr}
 8008400:	b084      	sub	sp, #16
 8008402:	af00      	add	r7, sp, #0
 8008404:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8008406:	2300      	movs	r3, #0
 8008408:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	2201      	movs	r2, #1
 800840e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2200      	movs	r2, #0
 8008416:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	2200      	movs	r2, #0
 800841e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	2200      	movs	r2, #0
 8008424:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	2200      	movs	r2, #0
 800842c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008436:	2b00      	cmp	r3, #0
 8008438:	d014      	beq.n	8008464 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008440:	685b      	ldr	r3, [r3, #4]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d00e      	beq.n	8008464 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800844c:	685b      	ldr	r3, [r3, #4]
 800844e:	687a      	ldr	r2, [r7, #4]
 8008450:	6852      	ldr	r2, [r2, #4]
 8008452:	b2d2      	uxtb	r2, r2
 8008454:	4611      	mov	r1, r2
 8008456:	6878      	ldr	r0, [r7, #4]
 8008458:	4798      	blx	r3
 800845a:	4603      	mov	r3, r0
 800845c:	2b00      	cmp	r3, #0
 800845e:	d001      	beq.n	8008464 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8008460:	2303      	movs	r3, #3
 8008462:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008464:	2340      	movs	r3, #64	@ 0x40
 8008466:	2200      	movs	r2, #0
 8008468:	2100      	movs	r1, #0
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	f001 fc33 	bl	8009cd6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2201      	movs	r2, #1
 8008474:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2240      	movs	r2, #64	@ 0x40
 800847c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008480:	2340      	movs	r3, #64	@ 0x40
 8008482:	2200      	movs	r2, #0
 8008484:	2180      	movs	r1, #128	@ 0x80
 8008486:	6878      	ldr	r0, [r7, #4]
 8008488:	f001 fc25 	bl	8009cd6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2201      	movs	r2, #1
 8008490:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2240      	movs	r2, #64	@ 0x40
 8008496:	621a      	str	r2, [r3, #32]

  return ret;
 8008498:	7bfb      	ldrb	r3, [r7, #15]
}
 800849a:	4618      	mov	r0, r3
 800849c:	3710      	adds	r7, #16
 800849e:	46bd      	mov	sp, r7
 80084a0:	bd80      	pop	{r7, pc}

080084a2 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80084a2:	b480      	push	{r7}
 80084a4:	b083      	sub	sp, #12
 80084a6:	af00      	add	r7, sp, #0
 80084a8:	6078      	str	r0, [r7, #4]
 80084aa:	460b      	mov	r3, r1
 80084ac:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	78fa      	ldrb	r2, [r7, #3]
 80084b2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80084b4:	2300      	movs	r3, #0
}
 80084b6:	4618      	mov	r0, r3
 80084b8:	370c      	adds	r7, #12
 80084ba:	46bd      	mov	sp, r7
 80084bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c0:	4770      	bx	lr

080084c2 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80084c2:	b480      	push	{r7}
 80084c4:	b083      	sub	sp, #12
 80084c6:	af00      	add	r7, sp, #0
 80084c8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80084d0:	b2db      	uxtb	r3, r3
 80084d2:	2b04      	cmp	r3, #4
 80084d4:	d006      	beq.n	80084e4 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80084dc:	b2da      	uxtb	r2, r3
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2204      	movs	r2, #4
 80084e8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80084ec:	2300      	movs	r3, #0
}
 80084ee:	4618      	mov	r0, r3
 80084f0:	370c      	adds	r7, #12
 80084f2:	46bd      	mov	sp, r7
 80084f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f8:	4770      	bx	lr

080084fa <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80084fa:	b480      	push	{r7}
 80084fc:	b083      	sub	sp, #12
 80084fe:	af00      	add	r7, sp, #0
 8008500:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008508:	b2db      	uxtb	r3, r3
 800850a:	2b04      	cmp	r3, #4
 800850c:	d106      	bne.n	800851c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8008514:	b2da      	uxtb	r2, r3
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800851c:	2300      	movs	r3, #0
}
 800851e:	4618      	mov	r0, r3
 8008520:	370c      	adds	r7, #12
 8008522:	46bd      	mov	sp, r7
 8008524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008528:	4770      	bx	lr

0800852a <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800852a:	b580      	push	{r7, lr}
 800852c:	b082      	sub	sp, #8
 800852e:	af00      	add	r7, sp, #0
 8008530:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008538:	b2db      	uxtb	r3, r3
 800853a:	2b03      	cmp	r3, #3
 800853c:	d110      	bne.n	8008560 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008544:	2b00      	cmp	r3, #0
 8008546:	d00b      	beq.n	8008560 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800854e:	69db      	ldr	r3, [r3, #28]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d005      	beq.n	8008560 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800855a:	69db      	ldr	r3, [r3, #28]
 800855c:	6878      	ldr	r0, [r7, #4]
 800855e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8008560:	2300      	movs	r3, #0
}
 8008562:	4618      	mov	r0, r3
 8008564:	3708      	adds	r7, #8
 8008566:	46bd      	mov	sp, r7
 8008568:	bd80      	pop	{r7, pc}

0800856a <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800856a:	b580      	push	{r7, lr}
 800856c:	b082      	sub	sp, #8
 800856e:	af00      	add	r7, sp, #0
 8008570:	6078      	str	r0, [r7, #4]
 8008572:	460b      	mov	r3, r1
 8008574:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	32ae      	adds	r2, #174	@ 0xae
 8008580:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d101      	bne.n	800858c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8008588:	2303      	movs	r3, #3
 800858a:	e01c      	b.n	80085c6 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008592:	b2db      	uxtb	r3, r3
 8008594:	2b03      	cmp	r3, #3
 8008596:	d115      	bne.n	80085c4 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	32ae      	adds	r2, #174	@ 0xae
 80085a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085a6:	6a1b      	ldr	r3, [r3, #32]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d00b      	beq.n	80085c4 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	32ae      	adds	r2, #174	@ 0xae
 80085b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085ba:	6a1b      	ldr	r3, [r3, #32]
 80085bc:	78fa      	ldrb	r2, [r7, #3]
 80085be:	4611      	mov	r1, r2
 80085c0:	6878      	ldr	r0, [r7, #4]
 80085c2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80085c4:	2300      	movs	r3, #0
}
 80085c6:	4618      	mov	r0, r3
 80085c8:	3708      	adds	r7, #8
 80085ca:	46bd      	mov	sp, r7
 80085cc:	bd80      	pop	{r7, pc}

080085ce <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80085ce:	b580      	push	{r7, lr}
 80085d0:	b082      	sub	sp, #8
 80085d2:	af00      	add	r7, sp, #0
 80085d4:	6078      	str	r0, [r7, #4]
 80085d6:	460b      	mov	r3, r1
 80085d8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	32ae      	adds	r2, #174	@ 0xae
 80085e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d101      	bne.n	80085f0 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80085ec:	2303      	movs	r3, #3
 80085ee:	e01c      	b.n	800862a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085f6:	b2db      	uxtb	r3, r3
 80085f8:	2b03      	cmp	r3, #3
 80085fa:	d115      	bne.n	8008628 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	32ae      	adds	r2, #174	@ 0xae
 8008606:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800860a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800860c:	2b00      	cmp	r3, #0
 800860e:	d00b      	beq.n	8008628 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	32ae      	adds	r2, #174	@ 0xae
 800861a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800861e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008620:	78fa      	ldrb	r2, [r7, #3]
 8008622:	4611      	mov	r1, r2
 8008624:	6878      	ldr	r0, [r7, #4]
 8008626:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008628:	2300      	movs	r3, #0
}
 800862a:	4618      	mov	r0, r3
 800862c:	3708      	adds	r7, #8
 800862e:	46bd      	mov	sp, r7
 8008630:	bd80      	pop	{r7, pc}

08008632 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008632:	b480      	push	{r7}
 8008634:	b083      	sub	sp, #12
 8008636:	af00      	add	r7, sp, #0
 8008638:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800863a:	2300      	movs	r3, #0
}
 800863c:	4618      	mov	r0, r3
 800863e:	370c      	adds	r7, #12
 8008640:	46bd      	mov	sp, r7
 8008642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008646:	4770      	bx	lr

08008648 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b084      	sub	sp, #16
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8008650:	2300      	movs	r3, #0
 8008652:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2201      	movs	r2, #1
 8008658:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008662:	2b00      	cmp	r3, #0
 8008664:	d00e      	beq.n	8008684 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	687a      	ldr	r2, [r7, #4]
 8008670:	6852      	ldr	r2, [r2, #4]
 8008672:	b2d2      	uxtb	r2, r2
 8008674:	4611      	mov	r1, r2
 8008676:	6878      	ldr	r0, [r7, #4]
 8008678:	4798      	blx	r3
 800867a:	4603      	mov	r3, r0
 800867c:	2b00      	cmp	r3, #0
 800867e:	d001      	beq.n	8008684 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8008680:	2303      	movs	r3, #3
 8008682:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008684:	7bfb      	ldrb	r3, [r7, #15]
}
 8008686:	4618      	mov	r0, r3
 8008688:	3710      	adds	r7, #16
 800868a:	46bd      	mov	sp, r7
 800868c:	bd80      	pop	{r7, pc}

0800868e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800868e:	b480      	push	{r7}
 8008690:	b083      	sub	sp, #12
 8008692:	af00      	add	r7, sp, #0
 8008694:	6078      	str	r0, [r7, #4]
 8008696:	460b      	mov	r3, r1
 8008698:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800869a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800869c:	4618      	mov	r0, r3
 800869e:	370c      	adds	r7, #12
 80086a0:	46bd      	mov	sp, r7
 80086a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a6:	4770      	bx	lr

080086a8 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80086a8:	b480      	push	{r7}
 80086aa:	b083      	sub	sp, #12
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
 80086b0:	460b      	mov	r3, r1
 80086b2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80086b4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80086b6:	4618      	mov	r0, r3
 80086b8:	370c      	adds	r7, #12
 80086ba:	46bd      	mov	sp, r7
 80086bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c0:	4770      	bx	lr

080086c2 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80086c2:	b580      	push	{r7, lr}
 80086c4:	b086      	sub	sp, #24
 80086c6:	af00      	add	r7, sp, #0
 80086c8:	6078      	str	r0, [r7, #4]
 80086ca:	460b      	mov	r3, r1
 80086cc:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80086d6:	2300      	movs	r3, #0
 80086d8:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	885b      	ldrh	r3, [r3, #2]
 80086de:	b29b      	uxth	r3, r3
 80086e0:	68fa      	ldr	r2, [r7, #12]
 80086e2:	7812      	ldrb	r2, [r2, #0]
 80086e4:	4293      	cmp	r3, r2
 80086e6:	d91f      	bls.n	8008728 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	781b      	ldrb	r3, [r3, #0]
 80086ec:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80086ee:	e013      	b.n	8008718 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80086f0:	f107 030a 	add.w	r3, r7, #10
 80086f4:	4619      	mov	r1, r3
 80086f6:	6978      	ldr	r0, [r7, #20]
 80086f8:	f000 f81b 	bl	8008732 <USBD_GetNextDesc>
 80086fc:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80086fe:	697b      	ldr	r3, [r7, #20]
 8008700:	785b      	ldrb	r3, [r3, #1]
 8008702:	2b05      	cmp	r3, #5
 8008704:	d108      	bne.n	8008718 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8008706:	697b      	ldr	r3, [r7, #20]
 8008708:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800870a:	693b      	ldr	r3, [r7, #16]
 800870c:	789b      	ldrb	r3, [r3, #2]
 800870e:	78fa      	ldrb	r2, [r7, #3]
 8008710:	429a      	cmp	r2, r3
 8008712:	d008      	beq.n	8008726 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8008714:	2300      	movs	r3, #0
 8008716:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	885b      	ldrh	r3, [r3, #2]
 800871c:	b29a      	uxth	r2, r3
 800871e:	897b      	ldrh	r3, [r7, #10]
 8008720:	429a      	cmp	r2, r3
 8008722:	d8e5      	bhi.n	80086f0 <USBD_GetEpDesc+0x2e>
 8008724:	e000      	b.n	8008728 <USBD_GetEpDesc+0x66>
          break;
 8008726:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8008728:	693b      	ldr	r3, [r7, #16]
}
 800872a:	4618      	mov	r0, r3
 800872c:	3718      	adds	r7, #24
 800872e:	46bd      	mov	sp, r7
 8008730:	bd80      	pop	{r7, pc}

08008732 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008732:	b480      	push	{r7}
 8008734:	b085      	sub	sp, #20
 8008736:	af00      	add	r7, sp, #0
 8008738:	6078      	str	r0, [r7, #4]
 800873a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008740:	683b      	ldr	r3, [r7, #0]
 8008742:	881b      	ldrh	r3, [r3, #0]
 8008744:	68fa      	ldr	r2, [r7, #12]
 8008746:	7812      	ldrb	r2, [r2, #0]
 8008748:	4413      	add	r3, r2
 800874a:	b29a      	uxth	r2, r3
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	781b      	ldrb	r3, [r3, #0]
 8008754:	461a      	mov	r2, r3
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	4413      	add	r3, r2
 800875a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800875c:	68fb      	ldr	r3, [r7, #12]
}
 800875e:	4618      	mov	r0, r3
 8008760:	3714      	adds	r7, #20
 8008762:	46bd      	mov	sp, r7
 8008764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008768:	4770      	bx	lr

0800876a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800876a:	b480      	push	{r7}
 800876c:	b087      	sub	sp, #28
 800876e:	af00      	add	r7, sp, #0
 8008770:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008776:	697b      	ldr	r3, [r7, #20]
 8008778:	781b      	ldrb	r3, [r3, #0]
 800877a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800877c:	697b      	ldr	r3, [r7, #20]
 800877e:	3301      	adds	r3, #1
 8008780:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008782:	697b      	ldr	r3, [r7, #20]
 8008784:	781b      	ldrb	r3, [r3, #0]
 8008786:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008788:	8a3b      	ldrh	r3, [r7, #16]
 800878a:	021b      	lsls	r3, r3, #8
 800878c:	b21a      	sxth	r2, r3
 800878e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008792:	4313      	orrs	r3, r2
 8008794:	b21b      	sxth	r3, r3
 8008796:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008798:	89fb      	ldrh	r3, [r7, #14]
}
 800879a:	4618      	mov	r0, r3
 800879c:	371c      	adds	r7, #28
 800879e:	46bd      	mov	sp, r7
 80087a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a4:	4770      	bx	lr
	...

080087a8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80087a8:	b580      	push	{r7, lr}
 80087aa:	b084      	sub	sp, #16
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
 80087b0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80087b2:	2300      	movs	r3, #0
 80087b4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80087b6:	683b      	ldr	r3, [r7, #0]
 80087b8:	781b      	ldrb	r3, [r3, #0]
 80087ba:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80087be:	2b40      	cmp	r3, #64	@ 0x40
 80087c0:	d005      	beq.n	80087ce <USBD_StdDevReq+0x26>
 80087c2:	2b40      	cmp	r3, #64	@ 0x40
 80087c4:	d857      	bhi.n	8008876 <USBD_StdDevReq+0xce>
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d00f      	beq.n	80087ea <USBD_StdDevReq+0x42>
 80087ca:	2b20      	cmp	r3, #32
 80087cc:	d153      	bne.n	8008876 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	32ae      	adds	r2, #174	@ 0xae
 80087d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087dc:	689b      	ldr	r3, [r3, #8]
 80087de:	6839      	ldr	r1, [r7, #0]
 80087e0:	6878      	ldr	r0, [r7, #4]
 80087e2:	4798      	blx	r3
 80087e4:	4603      	mov	r3, r0
 80087e6:	73fb      	strb	r3, [r7, #15]
      break;
 80087e8:	e04a      	b.n	8008880 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	785b      	ldrb	r3, [r3, #1]
 80087ee:	2b09      	cmp	r3, #9
 80087f0:	d83b      	bhi.n	800886a <USBD_StdDevReq+0xc2>
 80087f2:	a201      	add	r2, pc, #4	@ (adr r2, 80087f8 <USBD_StdDevReq+0x50>)
 80087f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087f8:	0800884d 	.word	0x0800884d
 80087fc:	08008861 	.word	0x08008861
 8008800:	0800886b 	.word	0x0800886b
 8008804:	08008857 	.word	0x08008857
 8008808:	0800886b 	.word	0x0800886b
 800880c:	0800882b 	.word	0x0800882b
 8008810:	08008821 	.word	0x08008821
 8008814:	0800886b 	.word	0x0800886b
 8008818:	08008843 	.word	0x08008843
 800881c:	08008835 	.word	0x08008835
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008820:	6839      	ldr	r1, [r7, #0]
 8008822:	6878      	ldr	r0, [r7, #4]
 8008824:	f000 fa3c 	bl	8008ca0 <USBD_GetDescriptor>
          break;
 8008828:	e024      	b.n	8008874 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800882a:	6839      	ldr	r1, [r7, #0]
 800882c:	6878      	ldr	r0, [r7, #4]
 800882e:	f000 fba1 	bl	8008f74 <USBD_SetAddress>
          break;
 8008832:	e01f      	b.n	8008874 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008834:	6839      	ldr	r1, [r7, #0]
 8008836:	6878      	ldr	r0, [r7, #4]
 8008838:	f000 fbe0 	bl	8008ffc <USBD_SetConfig>
 800883c:	4603      	mov	r3, r0
 800883e:	73fb      	strb	r3, [r7, #15]
          break;
 8008840:	e018      	b.n	8008874 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008842:	6839      	ldr	r1, [r7, #0]
 8008844:	6878      	ldr	r0, [r7, #4]
 8008846:	f000 fc83 	bl	8009150 <USBD_GetConfig>
          break;
 800884a:	e013      	b.n	8008874 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800884c:	6839      	ldr	r1, [r7, #0]
 800884e:	6878      	ldr	r0, [r7, #4]
 8008850:	f000 fcb4 	bl	80091bc <USBD_GetStatus>
          break;
 8008854:	e00e      	b.n	8008874 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008856:	6839      	ldr	r1, [r7, #0]
 8008858:	6878      	ldr	r0, [r7, #4]
 800885a:	f000 fce3 	bl	8009224 <USBD_SetFeature>
          break;
 800885e:	e009      	b.n	8008874 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008860:	6839      	ldr	r1, [r7, #0]
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	f000 fd07 	bl	8009276 <USBD_ClrFeature>
          break;
 8008868:	e004      	b.n	8008874 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800886a:	6839      	ldr	r1, [r7, #0]
 800886c:	6878      	ldr	r0, [r7, #4]
 800886e:	f000 fd5e 	bl	800932e <USBD_CtlError>
          break;
 8008872:	bf00      	nop
      }
      break;
 8008874:	e004      	b.n	8008880 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008876:	6839      	ldr	r1, [r7, #0]
 8008878:	6878      	ldr	r0, [r7, #4]
 800887a:	f000 fd58 	bl	800932e <USBD_CtlError>
      break;
 800887e:	bf00      	nop
  }

  return ret;
 8008880:	7bfb      	ldrb	r3, [r7, #15]
}
 8008882:	4618      	mov	r0, r3
 8008884:	3710      	adds	r7, #16
 8008886:	46bd      	mov	sp, r7
 8008888:	bd80      	pop	{r7, pc}
 800888a:	bf00      	nop

0800888c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800888c:	b580      	push	{r7, lr}
 800888e:	b084      	sub	sp, #16
 8008890:	af00      	add	r7, sp, #0
 8008892:	6078      	str	r0, [r7, #4]
 8008894:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008896:	2300      	movs	r3, #0
 8008898:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	781b      	ldrb	r3, [r3, #0]
 800889e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80088a2:	2b40      	cmp	r3, #64	@ 0x40
 80088a4:	d005      	beq.n	80088b2 <USBD_StdItfReq+0x26>
 80088a6:	2b40      	cmp	r3, #64	@ 0x40
 80088a8:	d852      	bhi.n	8008950 <USBD_StdItfReq+0xc4>
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d001      	beq.n	80088b2 <USBD_StdItfReq+0x26>
 80088ae:	2b20      	cmp	r3, #32
 80088b0:	d14e      	bne.n	8008950 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80088b8:	b2db      	uxtb	r3, r3
 80088ba:	3b01      	subs	r3, #1
 80088bc:	2b02      	cmp	r3, #2
 80088be:	d840      	bhi.n	8008942 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80088c0:	683b      	ldr	r3, [r7, #0]
 80088c2:	889b      	ldrh	r3, [r3, #4]
 80088c4:	b2db      	uxtb	r3, r3
 80088c6:	2b01      	cmp	r3, #1
 80088c8:	d836      	bhi.n	8008938 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	889b      	ldrh	r3, [r3, #4]
 80088ce:	b2db      	uxtb	r3, r3
 80088d0:	4619      	mov	r1, r3
 80088d2:	6878      	ldr	r0, [r7, #4]
 80088d4:	f7ff fedb 	bl	800868e <USBD_CoreFindIF>
 80088d8:	4603      	mov	r3, r0
 80088da:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80088dc:	7bbb      	ldrb	r3, [r7, #14]
 80088de:	2bff      	cmp	r3, #255	@ 0xff
 80088e0:	d01d      	beq.n	800891e <USBD_StdItfReq+0x92>
 80088e2:	7bbb      	ldrb	r3, [r7, #14]
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d11a      	bne.n	800891e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80088e8:	7bba      	ldrb	r2, [r7, #14]
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	32ae      	adds	r2, #174	@ 0xae
 80088ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088f2:	689b      	ldr	r3, [r3, #8]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d00f      	beq.n	8008918 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80088f8:	7bba      	ldrb	r2, [r7, #14]
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008900:	7bba      	ldrb	r2, [r7, #14]
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	32ae      	adds	r2, #174	@ 0xae
 8008906:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800890a:	689b      	ldr	r3, [r3, #8]
 800890c:	6839      	ldr	r1, [r7, #0]
 800890e:	6878      	ldr	r0, [r7, #4]
 8008910:	4798      	blx	r3
 8008912:	4603      	mov	r3, r0
 8008914:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008916:	e004      	b.n	8008922 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008918:	2303      	movs	r3, #3
 800891a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800891c:	e001      	b.n	8008922 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800891e:	2303      	movs	r3, #3
 8008920:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	88db      	ldrh	r3, [r3, #6]
 8008926:	2b00      	cmp	r3, #0
 8008928:	d110      	bne.n	800894c <USBD_StdItfReq+0xc0>
 800892a:	7bfb      	ldrb	r3, [r7, #15]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d10d      	bne.n	800894c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008930:	6878      	ldr	r0, [r7, #4]
 8008932:	f000 fdc7 	bl	80094c4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008936:	e009      	b.n	800894c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008938:	6839      	ldr	r1, [r7, #0]
 800893a:	6878      	ldr	r0, [r7, #4]
 800893c:	f000 fcf7 	bl	800932e <USBD_CtlError>
          break;
 8008940:	e004      	b.n	800894c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008942:	6839      	ldr	r1, [r7, #0]
 8008944:	6878      	ldr	r0, [r7, #4]
 8008946:	f000 fcf2 	bl	800932e <USBD_CtlError>
          break;
 800894a:	e000      	b.n	800894e <USBD_StdItfReq+0xc2>
          break;
 800894c:	bf00      	nop
      }
      break;
 800894e:	e004      	b.n	800895a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008950:	6839      	ldr	r1, [r7, #0]
 8008952:	6878      	ldr	r0, [r7, #4]
 8008954:	f000 fceb 	bl	800932e <USBD_CtlError>
      break;
 8008958:	bf00      	nop
  }

  return ret;
 800895a:	7bfb      	ldrb	r3, [r7, #15]
}
 800895c:	4618      	mov	r0, r3
 800895e:	3710      	adds	r7, #16
 8008960:	46bd      	mov	sp, r7
 8008962:	bd80      	pop	{r7, pc}

08008964 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008964:	b580      	push	{r7, lr}
 8008966:	b084      	sub	sp, #16
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
 800896c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800896e:	2300      	movs	r3, #0
 8008970:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	889b      	ldrh	r3, [r3, #4]
 8008976:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008978:	683b      	ldr	r3, [r7, #0]
 800897a:	781b      	ldrb	r3, [r3, #0]
 800897c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008980:	2b40      	cmp	r3, #64	@ 0x40
 8008982:	d007      	beq.n	8008994 <USBD_StdEPReq+0x30>
 8008984:	2b40      	cmp	r3, #64	@ 0x40
 8008986:	f200 817f 	bhi.w	8008c88 <USBD_StdEPReq+0x324>
 800898a:	2b00      	cmp	r3, #0
 800898c:	d02a      	beq.n	80089e4 <USBD_StdEPReq+0x80>
 800898e:	2b20      	cmp	r3, #32
 8008990:	f040 817a 	bne.w	8008c88 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008994:	7bbb      	ldrb	r3, [r7, #14]
 8008996:	4619      	mov	r1, r3
 8008998:	6878      	ldr	r0, [r7, #4]
 800899a:	f7ff fe85 	bl	80086a8 <USBD_CoreFindEP>
 800899e:	4603      	mov	r3, r0
 80089a0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80089a2:	7b7b      	ldrb	r3, [r7, #13]
 80089a4:	2bff      	cmp	r3, #255	@ 0xff
 80089a6:	f000 8174 	beq.w	8008c92 <USBD_StdEPReq+0x32e>
 80089aa:	7b7b      	ldrb	r3, [r7, #13]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	f040 8170 	bne.w	8008c92 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80089b2:	7b7a      	ldrb	r2, [r7, #13]
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80089ba:	7b7a      	ldrb	r2, [r7, #13]
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	32ae      	adds	r2, #174	@ 0xae
 80089c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089c4:	689b      	ldr	r3, [r3, #8]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	f000 8163 	beq.w	8008c92 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80089cc:	7b7a      	ldrb	r2, [r7, #13]
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	32ae      	adds	r2, #174	@ 0xae
 80089d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089d6:	689b      	ldr	r3, [r3, #8]
 80089d8:	6839      	ldr	r1, [r7, #0]
 80089da:	6878      	ldr	r0, [r7, #4]
 80089dc:	4798      	blx	r3
 80089de:	4603      	mov	r3, r0
 80089e0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80089e2:	e156      	b.n	8008c92 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	785b      	ldrb	r3, [r3, #1]
 80089e8:	2b03      	cmp	r3, #3
 80089ea:	d008      	beq.n	80089fe <USBD_StdEPReq+0x9a>
 80089ec:	2b03      	cmp	r3, #3
 80089ee:	f300 8145 	bgt.w	8008c7c <USBD_StdEPReq+0x318>
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	f000 809b 	beq.w	8008b2e <USBD_StdEPReq+0x1ca>
 80089f8:	2b01      	cmp	r3, #1
 80089fa:	d03c      	beq.n	8008a76 <USBD_StdEPReq+0x112>
 80089fc:	e13e      	b.n	8008c7c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a04:	b2db      	uxtb	r3, r3
 8008a06:	2b02      	cmp	r3, #2
 8008a08:	d002      	beq.n	8008a10 <USBD_StdEPReq+0xac>
 8008a0a:	2b03      	cmp	r3, #3
 8008a0c:	d016      	beq.n	8008a3c <USBD_StdEPReq+0xd8>
 8008a0e:	e02c      	b.n	8008a6a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008a10:	7bbb      	ldrb	r3, [r7, #14]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d00d      	beq.n	8008a32 <USBD_StdEPReq+0xce>
 8008a16:	7bbb      	ldrb	r3, [r7, #14]
 8008a18:	2b80      	cmp	r3, #128	@ 0x80
 8008a1a:	d00a      	beq.n	8008a32 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008a1c:	7bbb      	ldrb	r3, [r7, #14]
 8008a1e:	4619      	mov	r1, r3
 8008a20:	6878      	ldr	r0, [r7, #4]
 8008a22:	f001 f99d 	bl	8009d60 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008a26:	2180      	movs	r1, #128	@ 0x80
 8008a28:	6878      	ldr	r0, [r7, #4]
 8008a2a:	f001 f999 	bl	8009d60 <USBD_LL_StallEP>
 8008a2e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008a30:	e020      	b.n	8008a74 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008a32:	6839      	ldr	r1, [r7, #0]
 8008a34:	6878      	ldr	r0, [r7, #4]
 8008a36:	f000 fc7a 	bl	800932e <USBD_CtlError>
              break;
 8008a3a:	e01b      	b.n	8008a74 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	885b      	ldrh	r3, [r3, #2]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d10e      	bne.n	8008a62 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008a44:	7bbb      	ldrb	r3, [r7, #14]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d00b      	beq.n	8008a62 <USBD_StdEPReq+0xfe>
 8008a4a:	7bbb      	ldrb	r3, [r7, #14]
 8008a4c:	2b80      	cmp	r3, #128	@ 0x80
 8008a4e:	d008      	beq.n	8008a62 <USBD_StdEPReq+0xfe>
 8008a50:	683b      	ldr	r3, [r7, #0]
 8008a52:	88db      	ldrh	r3, [r3, #6]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d104      	bne.n	8008a62 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008a58:	7bbb      	ldrb	r3, [r7, #14]
 8008a5a:	4619      	mov	r1, r3
 8008a5c:	6878      	ldr	r0, [r7, #4]
 8008a5e:	f001 f97f 	bl	8009d60 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f000 fd2e 	bl	80094c4 <USBD_CtlSendStatus>

              break;
 8008a68:	e004      	b.n	8008a74 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008a6a:	6839      	ldr	r1, [r7, #0]
 8008a6c:	6878      	ldr	r0, [r7, #4]
 8008a6e:	f000 fc5e 	bl	800932e <USBD_CtlError>
              break;
 8008a72:	bf00      	nop
          }
          break;
 8008a74:	e107      	b.n	8008c86 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a7c:	b2db      	uxtb	r3, r3
 8008a7e:	2b02      	cmp	r3, #2
 8008a80:	d002      	beq.n	8008a88 <USBD_StdEPReq+0x124>
 8008a82:	2b03      	cmp	r3, #3
 8008a84:	d016      	beq.n	8008ab4 <USBD_StdEPReq+0x150>
 8008a86:	e04b      	b.n	8008b20 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008a88:	7bbb      	ldrb	r3, [r7, #14]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d00d      	beq.n	8008aaa <USBD_StdEPReq+0x146>
 8008a8e:	7bbb      	ldrb	r3, [r7, #14]
 8008a90:	2b80      	cmp	r3, #128	@ 0x80
 8008a92:	d00a      	beq.n	8008aaa <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008a94:	7bbb      	ldrb	r3, [r7, #14]
 8008a96:	4619      	mov	r1, r3
 8008a98:	6878      	ldr	r0, [r7, #4]
 8008a9a:	f001 f961 	bl	8009d60 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008a9e:	2180      	movs	r1, #128	@ 0x80
 8008aa0:	6878      	ldr	r0, [r7, #4]
 8008aa2:	f001 f95d 	bl	8009d60 <USBD_LL_StallEP>
 8008aa6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008aa8:	e040      	b.n	8008b2c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008aaa:	6839      	ldr	r1, [r7, #0]
 8008aac:	6878      	ldr	r0, [r7, #4]
 8008aae:	f000 fc3e 	bl	800932e <USBD_CtlError>
              break;
 8008ab2:	e03b      	b.n	8008b2c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008ab4:	683b      	ldr	r3, [r7, #0]
 8008ab6:	885b      	ldrh	r3, [r3, #2]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d136      	bne.n	8008b2a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008abc:	7bbb      	ldrb	r3, [r7, #14]
 8008abe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d004      	beq.n	8008ad0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008ac6:	7bbb      	ldrb	r3, [r7, #14]
 8008ac8:	4619      	mov	r1, r3
 8008aca:	6878      	ldr	r0, [r7, #4]
 8008acc:	f001 f967 	bl	8009d9e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008ad0:	6878      	ldr	r0, [r7, #4]
 8008ad2:	f000 fcf7 	bl	80094c4 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008ad6:	7bbb      	ldrb	r3, [r7, #14]
 8008ad8:	4619      	mov	r1, r3
 8008ada:	6878      	ldr	r0, [r7, #4]
 8008adc:	f7ff fde4 	bl	80086a8 <USBD_CoreFindEP>
 8008ae0:	4603      	mov	r3, r0
 8008ae2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008ae4:	7b7b      	ldrb	r3, [r7, #13]
 8008ae6:	2bff      	cmp	r3, #255	@ 0xff
 8008ae8:	d01f      	beq.n	8008b2a <USBD_StdEPReq+0x1c6>
 8008aea:	7b7b      	ldrb	r3, [r7, #13]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d11c      	bne.n	8008b2a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008af0:	7b7a      	ldrb	r2, [r7, #13]
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008af8:	7b7a      	ldrb	r2, [r7, #13]
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	32ae      	adds	r2, #174	@ 0xae
 8008afe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b02:	689b      	ldr	r3, [r3, #8]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d010      	beq.n	8008b2a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008b08:	7b7a      	ldrb	r2, [r7, #13]
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	32ae      	adds	r2, #174	@ 0xae
 8008b0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b12:	689b      	ldr	r3, [r3, #8]
 8008b14:	6839      	ldr	r1, [r7, #0]
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	4798      	blx	r3
 8008b1a:	4603      	mov	r3, r0
 8008b1c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8008b1e:	e004      	b.n	8008b2a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008b20:	6839      	ldr	r1, [r7, #0]
 8008b22:	6878      	ldr	r0, [r7, #4]
 8008b24:	f000 fc03 	bl	800932e <USBD_CtlError>
              break;
 8008b28:	e000      	b.n	8008b2c <USBD_StdEPReq+0x1c8>
              break;
 8008b2a:	bf00      	nop
          }
          break;
 8008b2c:	e0ab      	b.n	8008c86 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b34:	b2db      	uxtb	r3, r3
 8008b36:	2b02      	cmp	r3, #2
 8008b38:	d002      	beq.n	8008b40 <USBD_StdEPReq+0x1dc>
 8008b3a:	2b03      	cmp	r3, #3
 8008b3c:	d032      	beq.n	8008ba4 <USBD_StdEPReq+0x240>
 8008b3e:	e097      	b.n	8008c70 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008b40:	7bbb      	ldrb	r3, [r7, #14]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d007      	beq.n	8008b56 <USBD_StdEPReq+0x1f2>
 8008b46:	7bbb      	ldrb	r3, [r7, #14]
 8008b48:	2b80      	cmp	r3, #128	@ 0x80
 8008b4a:	d004      	beq.n	8008b56 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008b4c:	6839      	ldr	r1, [r7, #0]
 8008b4e:	6878      	ldr	r0, [r7, #4]
 8008b50:	f000 fbed 	bl	800932e <USBD_CtlError>
                break;
 8008b54:	e091      	b.n	8008c7a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008b56:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	da0b      	bge.n	8008b76 <USBD_StdEPReq+0x212>
 8008b5e:	7bbb      	ldrb	r3, [r7, #14]
 8008b60:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008b64:	4613      	mov	r3, r2
 8008b66:	009b      	lsls	r3, r3, #2
 8008b68:	4413      	add	r3, r2
 8008b6a:	009b      	lsls	r3, r3, #2
 8008b6c:	3310      	adds	r3, #16
 8008b6e:	687a      	ldr	r2, [r7, #4]
 8008b70:	4413      	add	r3, r2
 8008b72:	3304      	adds	r3, #4
 8008b74:	e00b      	b.n	8008b8e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008b76:	7bbb      	ldrb	r3, [r7, #14]
 8008b78:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008b7c:	4613      	mov	r3, r2
 8008b7e:	009b      	lsls	r3, r3, #2
 8008b80:	4413      	add	r3, r2
 8008b82:	009b      	lsls	r3, r3, #2
 8008b84:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008b88:	687a      	ldr	r2, [r7, #4]
 8008b8a:	4413      	add	r3, r2
 8008b8c:	3304      	adds	r3, #4
 8008b8e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008b90:	68bb      	ldr	r3, [r7, #8]
 8008b92:	2200      	movs	r2, #0
 8008b94:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008b96:	68bb      	ldr	r3, [r7, #8]
 8008b98:	2202      	movs	r2, #2
 8008b9a:	4619      	mov	r1, r3
 8008b9c:	6878      	ldr	r0, [r7, #4]
 8008b9e:	f000 fc37 	bl	8009410 <USBD_CtlSendData>
              break;
 8008ba2:	e06a      	b.n	8008c7a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008ba4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	da11      	bge.n	8008bd0 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008bac:	7bbb      	ldrb	r3, [r7, #14]
 8008bae:	f003 020f 	and.w	r2, r3, #15
 8008bb2:	6879      	ldr	r1, [r7, #4]
 8008bb4:	4613      	mov	r3, r2
 8008bb6:	009b      	lsls	r3, r3, #2
 8008bb8:	4413      	add	r3, r2
 8008bba:	009b      	lsls	r3, r3, #2
 8008bbc:	440b      	add	r3, r1
 8008bbe:	3324      	adds	r3, #36	@ 0x24
 8008bc0:	881b      	ldrh	r3, [r3, #0]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d117      	bne.n	8008bf6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008bc6:	6839      	ldr	r1, [r7, #0]
 8008bc8:	6878      	ldr	r0, [r7, #4]
 8008bca:	f000 fbb0 	bl	800932e <USBD_CtlError>
                  break;
 8008bce:	e054      	b.n	8008c7a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008bd0:	7bbb      	ldrb	r3, [r7, #14]
 8008bd2:	f003 020f 	and.w	r2, r3, #15
 8008bd6:	6879      	ldr	r1, [r7, #4]
 8008bd8:	4613      	mov	r3, r2
 8008bda:	009b      	lsls	r3, r3, #2
 8008bdc:	4413      	add	r3, r2
 8008bde:	009b      	lsls	r3, r3, #2
 8008be0:	440b      	add	r3, r1
 8008be2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008be6:	881b      	ldrh	r3, [r3, #0]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d104      	bne.n	8008bf6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008bec:	6839      	ldr	r1, [r7, #0]
 8008bee:	6878      	ldr	r0, [r7, #4]
 8008bf0:	f000 fb9d 	bl	800932e <USBD_CtlError>
                  break;
 8008bf4:	e041      	b.n	8008c7a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008bf6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	da0b      	bge.n	8008c16 <USBD_StdEPReq+0x2b2>
 8008bfe:	7bbb      	ldrb	r3, [r7, #14]
 8008c00:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008c04:	4613      	mov	r3, r2
 8008c06:	009b      	lsls	r3, r3, #2
 8008c08:	4413      	add	r3, r2
 8008c0a:	009b      	lsls	r3, r3, #2
 8008c0c:	3310      	adds	r3, #16
 8008c0e:	687a      	ldr	r2, [r7, #4]
 8008c10:	4413      	add	r3, r2
 8008c12:	3304      	adds	r3, #4
 8008c14:	e00b      	b.n	8008c2e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008c16:	7bbb      	ldrb	r3, [r7, #14]
 8008c18:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008c1c:	4613      	mov	r3, r2
 8008c1e:	009b      	lsls	r3, r3, #2
 8008c20:	4413      	add	r3, r2
 8008c22:	009b      	lsls	r3, r3, #2
 8008c24:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008c28:	687a      	ldr	r2, [r7, #4]
 8008c2a:	4413      	add	r3, r2
 8008c2c:	3304      	adds	r3, #4
 8008c2e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008c30:	7bbb      	ldrb	r3, [r7, #14]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d002      	beq.n	8008c3c <USBD_StdEPReq+0x2d8>
 8008c36:	7bbb      	ldrb	r3, [r7, #14]
 8008c38:	2b80      	cmp	r3, #128	@ 0x80
 8008c3a:	d103      	bne.n	8008c44 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8008c3c:	68bb      	ldr	r3, [r7, #8]
 8008c3e:	2200      	movs	r2, #0
 8008c40:	601a      	str	r2, [r3, #0]
 8008c42:	e00e      	b.n	8008c62 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008c44:	7bbb      	ldrb	r3, [r7, #14]
 8008c46:	4619      	mov	r1, r3
 8008c48:	6878      	ldr	r0, [r7, #4]
 8008c4a:	f001 f8c7 	bl	8009ddc <USBD_LL_IsStallEP>
 8008c4e:	4603      	mov	r3, r0
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d003      	beq.n	8008c5c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8008c54:	68bb      	ldr	r3, [r7, #8]
 8008c56:	2201      	movs	r2, #1
 8008c58:	601a      	str	r2, [r3, #0]
 8008c5a:	e002      	b.n	8008c62 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8008c5c:	68bb      	ldr	r3, [r7, #8]
 8008c5e:	2200      	movs	r2, #0
 8008c60:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008c62:	68bb      	ldr	r3, [r7, #8]
 8008c64:	2202      	movs	r2, #2
 8008c66:	4619      	mov	r1, r3
 8008c68:	6878      	ldr	r0, [r7, #4]
 8008c6a:	f000 fbd1 	bl	8009410 <USBD_CtlSendData>
              break;
 8008c6e:	e004      	b.n	8008c7a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8008c70:	6839      	ldr	r1, [r7, #0]
 8008c72:	6878      	ldr	r0, [r7, #4]
 8008c74:	f000 fb5b 	bl	800932e <USBD_CtlError>
              break;
 8008c78:	bf00      	nop
          }
          break;
 8008c7a:	e004      	b.n	8008c86 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8008c7c:	6839      	ldr	r1, [r7, #0]
 8008c7e:	6878      	ldr	r0, [r7, #4]
 8008c80:	f000 fb55 	bl	800932e <USBD_CtlError>
          break;
 8008c84:	bf00      	nop
      }
      break;
 8008c86:	e005      	b.n	8008c94 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8008c88:	6839      	ldr	r1, [r7, #0]
 8008c8a:	6878      	ldr	r0, [r7, #4]
 8008c8c:	f000 fb4f 	bl	800932e <USBD_CtlError>
      break;
 8008c90:	e000      	b.n	8008c94 <USBD_StdEPReq+0x330>
      break;
 8008c92:	bf00      	nop
  }

  return ret;
 8008c94:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c96:	4618      	mov	r0, r3
 8008c98:	3710      	adds	r7, #16
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	bd80      	pop	{r7, pc}
	...

08008ca0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ca0:	b580      	push	{r7, lr}
 8008ca2:	b084      	sub	sp, #16
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
 8008ca8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008caa:	2300      	movs	r3, #0
 8008cac:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008cae:	2300      	movs	r3, #0
 8008cb0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	885b      	ldrh	r3, [r3, #2]
 8008cba:	0a1b      	lsrs	r3, r3, #8
 8008cbc:	b29b      	uxth	r3, r3
 8008cbe:	3b01      	subs	r3, #1
 8008cc0:	2b06      	cmp	r3, #6
 8008cc2:	f200 8128 	bhi.w	8008f16 <USBD_GetDescriptor+0x276>
 8008cc6:	a201      	add	r2, pc, #4	@ (adr r2, 8008ccc <USBD_GetDescriptor+0x2c>)
 8008cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ccc:	08008ce9 	.word	0x08008ce9
 8008cd0:	08008d01 	.word	0x08008d01
 8008cd4:	08008d41 	.word	0x08008d41
 8008cd8:	08008f17 	.word	0x08008f17
 8008cdc:	08008f17 	.word	0x08008f17
 8008ce0:	08008eb7 	.word	0x08008eb7
 8008ce4:	08008ee3 	.word	0x08008ee3
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	687a      	ldr	r2, [r7, #4]
 8008cf2:	7c12      	ldrb	r2, [r2, #16]
 8008cf4:	f107 0108 	add.w	r1, r7, #8
 8008cf8:	4610      	mov	r0, r2
 8008cfa:	4798      	blx	r3
 8008cfc:	60f8      	str	r0, [r7, #12]
      break;
 8008cfe:	e112      	b.n	8008f26 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	7c1b      	ldrb	r3, [r3, #16]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d10d      	bne.n	8008d24 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d10:	f107 0208 	add.w	r2, r7, #8
 8008d14:	4610      	mov	r0, r2
 8008d16:	4798      	blx	r3
 8008d18:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	3301      	adds	r3, #1
 8008d1e:	2202      	movs	r2, #2
 8008d20:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008d22:	e100      	b.n	8008f26 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d2c:	f107 0208 	add.w	r2, r7, #8
 8008d30:	4610      	mov	r0, r2
 8008d32:	4798      	blx	r3
 8008d34:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	3301      	adds	r3, #1
 8008d3a:	2202      	movs	r2, #2
 8008d3c:	701a      	strb	r2, [r3, #0]
      break;
 8008d3e:	e0f2      	b.n	8008f26 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008d40:	683b      	ldr	r3, [r7, #0]
 8008d42:	885b      	ldrh	r3, [r3, #2]
 8008d44:	b2db      	uxtb	r3, r3
 8008d46:	2b05      	cmp	r3, #5
 8008d48:	f200 80ac 	bhi.w	8008ea4 <USBD_GetDescriptor+0x204>
 8008d4c:	a201      	add	r2, pc, #4	@ (adr r2, 8008d54 <USBD_GetDescriptor+0xb4>)
 8008d4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d52:	bf00      	nop
 8008d54:	08008d6d 	.word	0x08008d6d
 8008d58:	08008da1 	.word	0x08008da1
 8008d5c:	08008dd5 	.word	0x08008dd5
 8008d60:	08008e09 	.word	0x08008e09
 8008d64:	08008e3d 	.word	0x08008e3d
 8008d68:	08008e71 	.word	0x08008e71
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008d72:	685b      	ldr	r3, [r3, #4]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d00b      	beq.n	8008d90 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008d7e:	685b      	ldr	r3, [r3, #4]
 8008d80:	687a      	ldr	r2, [r7, #4]
 8008d82:	7c12      	ldrb	r2, [r2, #16]
 8008d84:	f107 0108 	add.w	r1, r7, #8
 8008d88:	4610      	mov	r0, r2
 8008d8a:	4798      	blx	r3
 8008d8c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008d8e:	e091      	b.n	8008eb4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008d90:	6839      	ldr	r1, [r7, #0]
 8008d92:	6878      	ldr	r0, [r7, #4]
 8008d94:	f000 facb 	bl	800932e <USBD_CtlError>
            err++;
 8008d98:	7afb      	ldrb	r3, [r7, #11]
 8008d9a:	3301      	adds	r3, #1
 8008d9c:	72fb      	strb	r3, [r7, #11]
          break;
 8008d9e:	e089      	b.n	8008eb4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008da6:	689b      	ldr	r3, [r3, #8]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d00b      	beq.n	8008dc4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008db2:	689b      	ldr	r3, [r3, #8]
 8008db4:	687a      	ldr	r2, [r7, #4]
 8008db6:	7c12      	ldrb	r2, [r2, #16]
 8008db8:	f107 0108 	add.w	r1, r7, #8
 8008dbc:	4610      	mov	r0, r2
 8008dbe:	4798      	blx	r3
 8008dc0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008dc2:	e077      	b.n	8008eb4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008dc4:	6839      	ldr	r1, [r7, #0]
 8008dc6:	6878      	ldr	r0, [r7, #4]
 8008dc8:	f000 fab1 	bl	800932e <USBD_CtlError>
            err++;
 8008dcc:	7afb      	ldrb	r3, [r7, #11]
 8008dce:	3301      	adds	r3, #1
 8008dd0:	72fb      	strb	r3, [r7, #11]
          break;
 8008dd2:	e06f      	b.n	8008eb4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008dda:	68db      	ldr	r3, [r3, #12]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d00b      	beq.n	8008df8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008de6:	68db      	ldr	r3, [r3, #12]
 8008de8:	687a      	ldr	r2, [r7, #4]
 8008dea:	7c12      	ldrb	r2, [r2, #16]
 8008dec:	f107 0108 	add.w	r1, r7, #8
 8008df0:	4610      	mov	r0, r2
 8008df2:	4798      	blx	r3
 8008df4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008df6:	e05d      	b.n	8008eb4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008df8:	6839      	ldr	r1, [r7, #0]
 8008dfa:	6878      	ldr	r0, [r7, #4]
 8008dfc:	f000 fa97 	bl	800932e <USBD_CtlError>
            err++;
 8008e00:	7afb      	ldrb	r3, [r7, #11]
 8008e02:	3301      	adds	r3, #1
 8008e04:	72fb      	strb	r3, [r7, #11]
          break;
 8008e06:	e055      	b.n	8008eb4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e0e:	691b      	ldr	r3, [r3, #16]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d00b      	beq.n	8008e2c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e1a:	691b      	ldr	r3, [r3, #16]
 8008e1c:	687a      	ldr	r2, [r7, #4]
 8008e1e:	7c12      	ldrb	r2, [r2, #16]
 8008e20:	f107 0108 	add.w	r1, r7, #8
 8008e24:	4610      	mov	r0, r2
 8008e26:	4798      	blx	r3
 8008e28:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008e2a:	e043      	b.n	8008eb4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008e2c:	6839      	ldr	r1, [r7, #0]
 8008e2e:	6878      	ldr	r0, [r7, #4]
 8008e30:	f000 fa7d 	bl	800932e <USBD_CtlError>
            err++;
 8008e34:	7afb      	ldrb	r3, [r7, #11]
 8008e36:	3301      	adds	r3, #1
 8008e38:	72fb      	strb	r3, [r7, #11]
          break;
 8008e3a:	e03b      	b.n	8008eb4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e42:	695b      	ldr	r3, [r3, #20]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d00b      	beq.n	8008e60 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e4e:	695b      	ldr	r3, [r3, #20]
 8008e50:	687a      	ldr	r2, [r7, #4]
 8008e52:	7c12      	ldrb	r2, [r2, #16]
 8008e54:	f107 0108 	add.w	r1, r7, #8
 8008e58:	4610      	mov	r0, r2
 8008e5a:	4798      	blx	r3
 8008e5c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008e5e:	e029      	b.n	8008eb4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008e60:	6839      	ldr	r1, [r7, #0]
 8008e62:	6878      	ldr	r0, [r7, #4]
 8008e64:	f000 fa63 	bl	800932e <USBD_CtlError>
            err++;
 8008e68:	7afb      	ldrb	r3, [r7, #11]
 8008e6a:	3301      	adds	r3, #1
 8008e6c:	72fb      	strb	r3, [r7, #11]
          break;
 8008e6e:	e021      	b.n	8008eb4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e76:	699b      	ldr	r3, [r3, #24]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d00b      	beq.n	8008e94 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e82:	699b      	ldr	r3, [r3, #24]
 8008e84:	687a      	ldr	r2, [r7, #4]
 8008e86:	7c12      	ldrb	r2, [r2, #16]
 8008e88:	f107 0108 	add.w	r1, r7, #8
 8008e8c:	4610      	mov	r0, r2
 8008e8e:	4798      	blx	r3
 8008e90:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008e92:	e00f      	b.n	8008eb4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008e94:	6839      	ldr	r1, [r7, #0]
 8008e96:	6878      	ldr	r0, [r7, #4]
 8008e98:	f000 fa49 	bl	800932e <USBD_CtlError>
            err++;
 8008e9c:	7afb      	ldrb	r3, [r7, #11]
 8008e9e:	3301      	adds	r3, #1
 8008ea0:	72fb      	strb	r3, [r7, #11]
          break;
 8008ea2:	e007      	b.n	8008eb4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008ea4:	6839      	ldr	r1, [r7, #0]
 8008ea6:	6878      	ldr	r0, [r7, #4]
 8008ea8:	f000 fa41 	bl	800932e <USBD_CtlError>
          err++;
 8008eac:	7afb      	ldrb	r3, [r7, #11]
 8008eae:	3301      	adds	r3, #1
 8008eb0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8008eb2:	bf00      	nop
      }
      break;
 8008eb4:	e037      	b.n	8008f26 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	7c1b      	ldrb	r3, [r3, #16]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d109      	bne.n	8008ed2 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ec4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ec6:	f107 0208 	add.w	r2, r7, #8
 8008eca:	4610      	mov	r0, r2
 8008ecc:	4798      	blx	r3
 8008ece:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008ed0:	e029      	b.n	8008f26 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008ed2:	6839      	ldr	r1, [r7, #0]
 8008ed4:	6878      	ldr	r0, [r7, #4]
 8008ed6:	f000 fa2a 	bl	800932e <USBD_CtlError>
        err++;
 8008eda:	7afb      	ldrb	r3, [r7, #11]
 8008edc:	3301      	adds	r3, #1
 8008ede:	72fb      	strb	r3, [r7, #11]
      break;
 8008ee0:	e021      	b.n	8008f26 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	7c1b      	ldrb	r3, [r3, #16]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d10d      	bne.n	8008f06 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ef2:	f107 0208 	add.w	r2, r7, #8
 8008ef6:	4610      	mov	r0, r2
 8008ef8:	4798      	blx	r3
 8008efa:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	3301      	adds	r3, #1
 8008f00:	2207      	movs	r2, #7
 8008f02:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008f04:	e00f      	b.n	8008f26 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008f06:	6839      	ldr	r1, [r7, #0]
 8008f08:	6878      	ldr	r0, [r7, #4]
 8008f0a:	f000 fa10 	bl	800932e <USBD_CtlError>
        err++;
 8008f0e:	7afb      	ldrb	r3, [r7, #11]
 8008f10:	3301      	adds	r3, #1
 8008f12:	72fb      	strb	r3, [r7, #11]
      break;
 8008f14:	e007      	b.n	8008f26 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008f16:	6839      	ldr	r1, [r7, #0]
 8008f18:	6878      	ldr	r0, [r7, #4]
 8008f1a:	f000 fa08 	bl	800932e <USBD_CtlError>
      err++;
 8008f1e:	7afb      	ldrb	r3, [r7, #11]
 8008f20:	3301      	adds	r3, #1
 8008f22:	72fb      	strb	r3, [r7, #11]
      break;
 8008f24:	bf00      	nop
  }

  if (err != 0U)
 8008f26:	7afb      	ldrb	r3, [r7, #11]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d11e      	bne.n	8008f6a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8008f2c:	683b      	ldr	r3, [r7, #0]
 8008f2e:	88db      	ldrh	r3, [r3, #6]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d016      	beq.n	8008f62 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8008f34:	893b      	ldrh	r3, [r7, #8]
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d00e      	beq.n	8008f58 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8008f3a:	683b      	ldr	r3, [r7, #0]
 8008f3c:	88da      	ldrh	r2, [r3, #6]
 8008f3e:	893b      	ldrh	r3, [r7, #8]
 8008f40:	4293      	cmp	r3, r2
 8008f42:	bf28      	it	cs
 8008f44:	4613      	movcs	r3, r2
 8008f46:	b29b      	uxth	r3, r3
 8008f48:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008f4a:	893b      	ldrh	r3, [r7, #8]
 8008f4c:	461a      	mov	r2, r3
 8008f4e:	68f9      	ldr	r1, [r7, #12]
 8008f50:	6878      	ldr	r0, [r7, #4]
 8008f52:	f000 fa5d 	bl	8009410 <USBD_CtlSendData>
 8008f56:	e009      	b.n	8008f6c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008f58:	6839      	ldr	r1, [r7, #0]
 8008f5a:	6878      	ldr	r0, [r7, #4]
 8008f5c:	f000 f9e7 	bl	800932e <USBD_CtlError>
 8008f60:	e004      	b.n	8008f6c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8008f62:	6878      	ldr	r0, [r7, #4]
 8008f64:	f000 faae 	bl	80094c4 <USBD_CtlSendStatus>
 8008f68:	e000      	b.n	8008f6c <USBD_GetDescriptor+0x2cc>
    return;
 8008f6a:	bf00      	nop
  }
}
 8008f6c:	3710      	adds	r7, #16
 8008f6e:	46bd      	mov	sp, r7
 8008f70:	bd80      	pop	{r7, pc}
 8008f72:	bf00      	nop

08008f74 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008f74:	b580      	push	{r7, lr}
 8008f76:	b084      	sub	sp, #16
 8008f78:	af00      	add	r7, sp, #0
 8008f7a:	6078      	str	r0, [r7, #4]
 8008f7c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008f7e:	683b      	ldr	r3, [r7, #0]
 8008f80:	889b      	ldrh	r3, [r3, #4]
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d131      	bne.n	8008fea <USBD_SetAddress+0x76>
 8008f86:	683b      	ldr	r3, [r7, #0]
 8008f88:	88db      	ldrh	r3, [r3, #6]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d12d      	bne.n	8008fea <USBD_SetAddress+0x76>
 8008f8e:	683b      	ldr	r3, [r7, #0]
 8008f90:	885b      	ldrh	r3, [r3, #2]
 8008f92:	2b7f      	cmp	r3, #127	@ 0x7f
 8008f94:	d829      	bhi.n	8008fea <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	885b      	ldrh	r3, [r3, #2]
 8008f9a:	b2db      	uxtb	r3, r3
 8008f9c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008fa0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008fa8:	b2db      	uxtb	r3, r3
 8008faa:	2b03      	cmp	r3, #3
 8008fac:	d104      	bne.n	8008fb8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008fae:	6839      	ldr	r1, [r7, #0]
 8008fb0:	6878      	ldr	r0, [r7, #4]
 8008fb2:	f000 f9bc 	bl	800932e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fb6:	e01d      	b.n	8008ff4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	7bfa      	ldrb	r2, [r7, #15]
 8008fbc:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008fc0:	7bfb      	ldrb	r3, [r7, #15]
 8008fc2:	4619      	mov	r1, r3
 8008fc4:	6878      	ldr	r0, [r7, #4]
 8008fc6:	f000 ff35 	bl	8009e34 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008fca:	6878      	ldr	r0, [r7, #4]
 8008fcc:	f000 fa7a 	bl	80094c4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008fd0:	7bfb      	ldrb	r3, [r7, #15]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d004      	beq.n	8008fe0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	2202      	movs	r2, #2
 8008fda:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fde:	e009      	b.n	8008ff4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	2201      	movs	r2, #1
 8008fe4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fe8:	e004      	b.n	8008ff4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008fea:	6839      	ldr	r1, [r7, #0]
 8008fec:	6878      	ldr	r0, [r7, #4]
 8008fee:	f000 f99e 	bl	800932e <USBD_CtlError>
  }
}
 8008ff2:	bf00      	nop
 8008ff4:	bf00      	nop
 8008ff6:	3710      	adds	r7, #16
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	bd80      	pop	{r7, pc}

08008ffc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	b084      	sub	sp, #16
 8009000:	af00      	add	r7, sp, #0
 8009002:	6078      	str	r0, [r7, #4]
 8009004:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009006:	2300      	movs	r3, #0
 8009008:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	885b      	ldrh	r3, [r3, #2]
 800900e:	b2da      	uxtb	r2, r3
 8009010:	4b4e      	ldr	r3, [pc, #312]	@ (800914c <USBD_SetConfig+0x150>)
 8009012:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009014:	4b4d      	ldr	r3, [pc, #308]	@ (800914c <USBD_SetConfig+0x150>)
 8009016:	781b      	ldrb	r3, [r3, #0]
 8009018:	2b01      	cmp	r3, #1
 800901a:	d905      	bls.n	8009028 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800901c:	6839      	ldr	r1, [r7, #0]
 800901e:	6878      	ldr	r0, [r7, #4]
 8009020:	f000 f985 	bl	800932e <USBD_CtlError>
    return USBD_FAIL;
 8009024:	2303      	movs	r3, #3
 8009026:	e08c      	b.n	8009142 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800902e:	b2db      	uxtb	r3, r3
 8009030:	2b02      	cmp	r3, #2
 8009032:	d002      	beq.n	800903a <USBD_SetConfig+0x3e>
 8009034:	2b03      	cmp	r3, #3
 8009036:	d029      	beq.n	800908c <USBD_SetConfig+0x90>
 8009038:	e075      	b.n	8009126 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800903a:	4b44      	ldr	r3, [pc, #272]	@ (800914c <USBD_SetConfig+0x150>)
 800903c:	781b      	ldrb	r3, [r3, #0]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d020      	beq.n	8009084 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009042:	4b42      	ldr	r3, [pc, #264]	@ (800914c <USBD_SetConfig+0x150>)
 8009044:	781b      	ldrb	r3, [r3, #0]
 8009046:	461a      	mov	r2, r3
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800904c:	4b3f      	ldr	r3, [pc, #252]	@ (800914c <USBD_SetConfig+0x150>)
 800904e:	781b      	ldrb	r3, [r3, #0]
 8009050:	4619      	mov	r1, r3
 8009052:	6878      	ldr	r0, [r7, #4]
 8009054:	f7fe ffe3 	bl	800801e <USBD_SetClassConfig>
 8009058:	4603      	mov	r3, r0
 800905a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800905c:	7bfb      	ldrb	r3, [r7, #15]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d008      	beq.n	8009074 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009062:	6839      	ldr	r1, [r7, #0]
 8009064:	6878      	ldr	r0, [r7, #4]
 8009066:	f000 f962 	bl	800932e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	2202      	movs	r2, #2
 800906e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009072:	e065      	b.n	8009140 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009074:	6878      	ldr	r0, [r7, #4]
 8009076:	f000 fa25 	bl	80094c4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	2203      	movs	r2, #3
 800907e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009082:	e05d      	b.n	8009140 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009084:	6878      	ldr	r0, [r7, #4]
 8009086:	f000 fa1d 	bl	80094c4 <USBD_CtlSendStatus>
      break;
 800908a:	e059      	b.n	8009140 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800908c:	4b2f      	ldr	r3, [pc, #188]	@ (800914c <USBD_SetConfig+0x150>)
 800908e:	781b      	ldrb	r3, [r3, #0]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d112      	bne.n	80090ba <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	2202      	movs	r2, #2
 8009098:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800909c:	4b2b      	ldr	r3, [pc, #172]	@ (800914c <USBD_SetConfig+0x150>)
 800909e:	781b      	ldrb	r3, [r3, #0]
 80090a0:	461a      	mov	r2, r3
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80090a6:	4b29      	ldr	r3, [pc, #164]	@ (800914c <USBD_SetConfig+0x150>)
 80090a8:	781b      	ldrb	r3, [r3, #0]
 80090aa:	4619      	mov	r1, r3
 80090ac:	6878      	ldr	r0, [r7, #4]
 80090ae:	f7fe ffd2 	bl	8008056 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80090b2:	6878      	ldr	r0, [r7, #4]
 80090b4:	f000 fa06 	bl	80094c4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80090b8:	e042      	b.n	8009140 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80090ba:	4b24      	ldr	r3, [pc, #144]	@ (800914c <USBD_SetConfig+0x150>)
 80090bc:	781b      	ldrb	r3, [r3, #0]
 80090be:	461a      	mov	r2, r3
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	685b      	ldr	r3, [r3, #4]
 80090c4:	429a      	cmp	r2, r3
 80090c6:	d02a      	beq.n	800911e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	685b      	ldr	r3, [r3, #4]
 80090cc:	b2db      	uxtb	r3, r3
 80090ce:	4619      	mov	r1, r3
 80090d0:	6878      	ldr	r0, [r7, #4]
 80090d2:	f7fe ffc0 	bl	8008056 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80090d6:	4b1d      	ldr	r3, [pc, #116]	@ (800914c <USBD_SetConfig+0x150>)
 80090d8:	781b      	ldrb	r3, [r3, #0]
 80090da:	461a      	mov	r2, r3
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80090e0:	4b1a      	ldr	r3, [pc, #104]	@ (800914c <USBD_SetConfig+0x150>)
 80090e2:	781b      	ldrb	r3, [r3, #0]
 80090e4:	4619      	mov	r1, r3
 80090e6:	6878      	ldr	r0, [r7, #4]
 80090e8:	f7fe ff99 	bl	800801e <USBD_SetClassConfig>
 80090ec:	4603      	mov	r3, r0
 80090ee:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80090f0:	7bfb      	ldrb	r3, [r7, #15]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d00f      	beq.n	8009116 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80090f6:	6839      	ldr	r1, [r7, #0]
 80090f8:	6878      	ldr	r0, [r7, #4]
 80090fa:	f000 f918 	bl	800932e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	685b      	ldr	r3, [r3, #4]
 8009102:	b2db      	uxtb	r3, r3
 8009104:	4619      	mov	r1, r3
 8009106:	6878      	ldr	r0, [r7, #4]
 8009108:	f7fe ffa5 	bl	8008056 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	2202      	movs	r2, #2
 8009110:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009114:	e014      	b.n	8009140 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009116:	6878      	ldr	r0, [r7, #4]
 8009118:	f000 f9d4 	bl	80094c4 <USBD_CtlSendStatus>
      break;
 800911c:	e010      	b.n	8009140 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800911e:	6878      	ldr	r0, [r7, #4]
 8009120:	f000 f9d0 	bl	80094c4 <USBD_CtlSendStatus>
      break;
 8009124:	e00c      	b.n	8009140 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009126:	6839      	ldr	r1, [r7, #0]
 8009128:	6878      	ldr	r0, [r7, #4]
 800912a:	f000 f900 	bl	800932e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800912e:	4b07      	ldr	r3, [pc, #28]	@ (800914c <USBD_SetConfig+0x150>)
 8009130:	781b      	ldrb	r3, [r3, #0]
 8009132:	4619      	mov	r1, r3
 8009134:	6878      	ldr	r0, [r7, #4]
 8009136:	f7fe ff8e 	bl	8008056 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800913a:	2303      	movs	r3, #3
 800913c:	73fb      	strb	r3, [r7, #15]
      break;
 800913e:	bf00      	nop
  }

  return ret;
 8009140:	7bfb      	ldrb	r3, [r7, #15]
}
 8009142:	4618      	mov	r0, r3
 8009144:	3710      	adds	r7, #16
 8009146:	46bd      	mov	sp, r7
 8009148:	bd80      	pop	{r7, pc}
 800914a:	bf00      	nop
 800914c:	20001fe0 	.word	0x20001fe0

08009150 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009150:	b580      	push	{r7, lr}
 8009152:	b082      	sub	sp, #8
 8009154:	af00      	add	r7, sp, #0
 8009156:	6078      	str	r0, [r7, #4]
 8009158:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800915a:	683b      	ldr	r3, [r7, #0]
 800915c:	88db      	ldrh	r3, [r3, #6]
 800915e:	2b01      	cmp	r3, #1
 8009160:	d004      	beq.n	800916c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009162:	6839      	ldr	r1, [r7, #0]
 8009164:	6878      	ldr	r0, [r7, #4]
 8009166:	f000 f8e2 	bl	800932e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800916a:	e023      	b.n	80091b4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009172:	b2db      	uxtb	r3, r3
 8009174:	2b02      	cmp	r3, #2
 8009176:	dc02      	bgt.n	800917e <USBD_GetConfig+0x2e>
 8009178:	2b00      	cmp	r3, #0
 800917a:	dc03      	bgt.n	8009184 <USBD_GetConfig+0x34>
 800917c:	e015      	b.n	80091aa <USBD_GetConfig+0x5a>
 800917e:	2b03      	cmp	r3, #3
 8009180:	d00b      	beq.n	800919a <USBD_GetConfig+0x4a>
 8009182:	e012      	b.n	80091aa <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	2200      	movs	r2, #0
 8009188:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	3308      	adds	r3, #8
 800918e:	2201      	movs	r2, #1
 8009190:	4619      	mov	r1, r3
 8009192:	6878      	ldr	r0, [r7, #4]
 8009194:	f000 f93c 	bl	8009410 <USBD_CtlSendData>
        break;
 8009198:	e00c      	b.n	80091b4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	3304      	adds	r3, #4
 800919e:	2201      	movs	r2, #1
 80091a0:	4619      	mov	r1, r3
 80091a2:	6878      	ldr	r0, [r7, #4]
 80091a4:	f000 f934 	bl	8009410 <USBD_CtlSendData>
        break;
 80091a8:	e004      	b.n	80091b4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80091aa:	6839      	ldr	r1, [r7, #0]
 80091ac:	6878      	ldr	r0, [r7, #4]
 80091ae:	f000 f8be 	bl	800932e <USBD_CtlError>
        break;
 80091b2:	bf00      	nop
}
 80091b4:	bf00      	nop
 80091b6:	3708      	adds	r7, #8
 80091b8:	46bd      	mov	sp, r7
 80091ba:	bd80      	pop	{r7, pc}

080091bc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80091bc:	b580      	push	{r7, lr}
 80091be:	b082      	sub	sp, #8
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
 80091c4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091cc:	b2db      	uxtb	r3, r3
 80091ce:	3b01      	subs	r3, #1
 80091d0:	2b02      	cmp	r3, #2
 80091d2:	d81e      	bhi.n	8009212 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	88db      	ldrh	r3, [r3, #6]
 80091d8:	2b02      	cmp	r3, #2
 80091da:	d004      	beq.n	80091e6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80091dc:	6839      	ldr	r1, [r7, #0]
 80091de:	6878      	ldr	r0, [r7, #4]
 80091e0:	f000 f8a5 	bl	800932e <USBD_CtlError>
        break;
 80091e4:	e01a      	b.n	800921c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	2201      	movs	r2, #1
 80091ea:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d005      	beq.n	8009202 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	68db      	ldr	r3, [r3, #12]
 80091fa:	f043 0202 	orr.w	r2, r3, #2
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	330c      	adds	r3, #12
 8009206:	2202      	movs	r2, #2
 8009208:	4619      	mov	r1, r3
 800920a:	6878      	ldr	r0, [r7, #4]
 800920c:	f000 f900 	bl	8009410 <USBD_CtlSendData>
      break;
 8009210:	e004      	b.n	800921c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009212:	6839      	ldr	r1, [r7, #0]
 8009214:	6878      	ldr	r0, [r7, #4]
 8009216:	f000 f88a 	bl	800932e <USBD_CtlError>
      break;
 800921a:	bf00      	nop
  }
}
 800921c:	bf00      	nop
 800921e:	3708      	adds	r7, #8
 8009220:	46bd      	mov	sp, r7
 8009222:	bd80      	pop	{r7, pc}

08009224 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009224:	b580      	push	{r7, lr}
 8009226:	b082      	sub	sp, #8
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
 800922c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800922e:	683b      	ldr	r3, [r7, #0]
 8009230:	885b      	ldrh	r3, [r3, #2]
 8009232:	2b01      	cmp	r3, #1
 8009234:	d107      	bne.n	8009246 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	2201      	movs	r2, #1
 800923a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800923e:	6878      	ldr	r0, [r7, #4]
 8009240:	f000 f940 	bl	80094c4 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009244:	e013      	b.n	800926e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009246:	683b      	ldr	r3, [r7, #0]
 8009248:	885b      	ldrh	r3, [r3, #2]
 800924a:	2b02      	cmp	r3, #2
 800924c:	d10b      	bne.n	8009266 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800924e:	683b      	ldr	r3, [r7, #0]
 8009250:	889b      	ldrh	r3, [r3, #4]
 8009252:	0a1b      	lsrs	r3, r3, #8
 8009254:	b29b      	uxth	r3, r3
 8009256:	b2da      	uxtb	r2, r3
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800925e:	6878      	ldr	r0, [r7, #4]
 8009260:	f000 f930 	bl	80094c4 <USBD_CtlSendStatus>
}
 8009264:	e003      	b.n	800926e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009266:	6839      	ldr	r1, [r7, #0]
 8009268:	6878      	ldr	r0, [r7, #4]
 800926a:	f000 f860 	bl	800932e <USBD_CtlError>
}
 800926e:	bf00      	nop
 8009270:	3708      	adds	r7, #8
 8009272:	46bd      	mov	sp, r7
 8009274:	bd80      	pop	{r7, pc}

08009276 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009276:	b580      	push	{r7, lr}
 8009278:	b082      	sub	sp, #8
 800927a:	af00      	add	r7, sp, #0
 800927c:	6078      	str	r0, [r7, #4]
 800927e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009286:	b2db      	uxtb	r3, r3
 8009288:	3b01      	subs	r3, #1
 800928a:	2b02      	cmp	r3, #2
 800928c:	d80b      	bhi.n	80092a6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800928e:	683b      	ldr	r3, [r7, #0]
 8009290:	885b      	ldrh	r3, [r3, #2]
 8009292:	2b01      	cmp	r3, #1
 8009294:	d10c      	bne.n	80092b0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	2200      	movs	r2, #0
 800929a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800929e:	6878      	ldr	r0, [r7, #4]
 80092a0:	f000 f910 	bl	80094c4 <USBD_CtlSendStatus>
      }
      break;
 80092a4:	e004      	b.n	80092b0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80092a6:	6839      	ldr	r1, [r7, #0]
 80092a8:	6878      	ldr	r0, [r7, #4]
 80092aa:	f000 f840 	bl	800932e <USBD_CtlError>
      break;
 80092ae:	e000      	b.n	80092b2 <USBD_ClrFeature+0x3c>
      break;
 80092b0:	bf00      	nop
  }
}
 80092b2:	bf00      	nop
 80092b4:	3708      	adds	r7, #8
 80092b6:	46bd      	mov	sp, r7
 80092b8:	bd80      	pop	{r7, pc}

080092ba <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80092ba:	b580      	push	{r7, lr}
 80092bc:	b084      	sub	sp, #16
 80092be:	af00      	add	r7, sp, #0
 80092c0:	6078      	str	r0, [r7, #4]
 80092c2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80092c4:	683b      	ldr	r3, [r7, #0]
 80092c6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	781a      	ldrb	r2, [r3, #0]
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	3301      	adds	r3, #1
 80092d4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	781a      	ldrb	r2, [r3, #0]
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	3301      	adds	r3, #1
 80092e2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80092e4:	68f8      	ldr	r0, [r7, #12]
 80092e6:	f7ff fa40 	bl	800876a <SWAPBYTE>
 80092ea:	4603      	mov	r3, r0
 80092ec:	461a      	mov	r2, r3
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	3301      	adds	r3, #1
 80092f6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	3301      	adds	r3, #1
 80092fc:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80092fe:	68f8      	ldr	r0, [r7, #12]
 8009300:	f7ff fa33 	bl	800876a <SWAPBYTE>
 8009304:	4603      	mov	r3, r0
 8009306:	461a      	mov	r2, r3
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	3301      	adds	r3, #1
 8009310:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	3301      	adds	r3, #1
 8009316:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009318:	68f8      	ldr	r0, [r7, #12]
 800931a:	f7ff fa26 	bl	800876a <SWAPBYTE>
 800931e:	4603      	mov	r3, r0
 8009320:	461a      	mov	r2, r3
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	80da      	strh	r2, [r3, #6]
}
 8009326:	bf00      	nop
 8009328:	3710      	adds	r7, #16
 800932a:	46bd      	mov	sp, r7
 800932c:	bd80      	pop	{r7, pc}

0800932e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800932e:	b580      	push	{r7, lr}
 8009330:	b082      	sub	sp, #8
 8009332:	af00      	add	r7, sp, #0
 8009334:	6078      	str	r0, [r7, #4]
 8009336:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009338:	2180      	movs	r1, #128	@ 0x80
 800933a:	6878      	ldr	r0, [r7, #4]
 800933c:	f000 fd10 	bl	8009d60 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009340:	2100      	movs	r1, #0
 8009342:	6878      	ldr	r0, [r7, #4]
 8009344:	f000 fd0c 	bl	8009d60 <USBD_LL_StallEP>
}
 8009348:	bf00      	nop
 800934a:	3708      	adds	r7, #8
 800934c:	46bd      	mov	sp, r7
 800934e:	bd80      	pop	{r7, pc}

08009350 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009350:	b580      	push	{r7, lr}
 8009352:	b086      	sub	sp, #24
 8009354:	af00      	add	r7, sp, #0
 8009356:	60f8      	str	r0, [r7, #12]
 8009358:	60b9      	str	r1, [r7, #8]
 800935a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800935c:	2300      	movs	r3, #0
 800935e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	2b00      	cmp	r3, #0
 8009364:	d036      	beq.n	80093d4 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800936a:	6938      	ldr	r0, [r7, #16]
 800936c:	f000 f836 	bl	80093dc <USBD_GetLen>
 8009370:	4603      	mov	r3, r0
 8009372:	3301      	adds	r3, #1
 8009374:	b29b      	uxth	r3, r3
 8009376:	005b      	lsls	r3, r3, #1
 8009378:	b29a      	uxth	r2, r3
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800937e:	7dfb      	ldrb	r3, [r7, #23]
 8009380:	68ba      	ldr	r2, [r7, #8]
 8009382:	4413      	add	r3, r2
 8009384:	687a      	ldr	r2, [r7, #4]
 8009386:	7812      	ldrb	r2, [r2, #0]
 8009388:	701a      	strb	r2, [r3, #0]
  idx++;
 800938a:	7dfb      	ldrb	r3, [r7, #23]
 800938c:	3301      	adds	r3, #1
 800938e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009390:	7dfb      	ldrb	r3, [r7, #23]
 8009392:	68ba      	ldr	r2, [r7, #8]
 8009394:	4413      	add	r3, r2
 8009396:	2203      	movs	r2, #3
 8009398:	701a      	strb	r2, [r3, #0]
  idx++;
 800939a:	7dfb      	ldrb	r3, [r7, #23]
 800939c:	3301      	adds	r3, #1
 800939e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80093a0:	e013      	b.n	80093ca <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80093a2:	7dfb      	ldrb	r3, [r7, #23]
 80093a4:	68ba      	ldr	r2, [r7, #8]
 80093a6:	4413      	add	r3, r2
 80093a8:	693a      	ldr	r2, [r7, #16]
 80093aa:	7812      	ldrb	r2, [r2, #0]
 80093ac:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80093ae:	693b      	ldr	r3, [r7, #16]
 80093b0:	3301      	adds	r3, #1
 80093b2:	613b      	str	r3, [r7, #16]
    idx++;
 80093b4:	7dfb      	ldrb	r3, [r7, #23]
 80093b6:	3301      	adds	r3, #1
 80093b8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80093ba:	7dfb      	ldrb	r3, [r7, #23]
 80093bc:	68ba      	ldr	r2, [r7, #8]
 80093be:	4413      	add	r3, r2
 80093c0:	2200      	movs	r2, #0
 80093c2:	701a      	strb	r2, [r3, #0]
    idx++;
 80093c4:	7dfb      	ldrb	r3, [r7, #23]
 80093c6:	3301      	adds	r3, #1
 80093c8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80093ca:	693b      	ldr	r3, [r7, #16]
 80093cc:	781b      	ldrb	r3, [r3, #0]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d1e7      	bne.n	80093a2 <USBD_GetString+0x52>
 80093d2:	e000      	b.n	80093d6 <USBD_GetString+0x86>
    return;
 80093d4:	bf00      	nop
  }
}
 80093d6:	3718      	adds	r7, #24
 80093d8:	46bd      	mov	sp, r7
 80093da:	bd80      	pop	{r7, pc}

080093dc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80093dc:	b480      	push	{r7}
 80093de:	b085      	sub	sp, #20
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80093e4:	2300      	movs	r3, #0
 80093e6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80093ec:	e005      	b.n	80093fa <USBD_GetLen+0x1e>
  {
    len++;
 80093ee:	7bfb      	ldrb	r3, [r7, #15]
 80093f0:	3301      	adds	r3, #1
 80093f2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80093f4:	68bb      	ldr	r3, [r7, #8]
 80093f6:	3301      	adds	r3, #1
 80093f8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80093fa:	68bb      	ldr	r3, [r7, #8]
 80093fc:	781b      	ldrb	r3, [r3, #0]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d1f5      	bne.n	80093ee <USBD_GetLen+0x12>
  }

  return len;
 8009402:	7bfb      	ldrb	r3, [r7, #15]
}
 8009404:	4618      	mov	r0, r3
 8009406:	3714      	adds	r7, #20
 8009408:	46bd      	mov	sp, r7
 800940a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940e:	4770      	bx	lr

08009410 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009410:	b580      	push	{r7, lr}
 8009412:	b084      	sub	sp, #16
 8009414:	af00      	add	r7, sp, #0
 8009416:	60f8      	str	r0, [r7, #12]
 8009418:	60b9      	str	r1, [r7, #8]
 800941a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	2202      	movs	r2, #2
 8009420:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	687a      	ldr	r2, [r7, #4]
 8009428:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	687a      	ldr	r2, [r7, #4]
 800942e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	68ba      	ldr	r2, [r7, #8]
 8009434:	2100      	movs	r1, #0
 8009436:	68f8      	ldr	r0, [r7, #12]
 8009438:	f000 fd1b 	bl	8009e72 <USBD_LL_Transmit>

  return USBD_OK;
 800943c:	2300      	movs	r3, #0
}
 800943e:	4618      	mov	r0, r3
 8009440:	3710      	adds	r7, #16
 8009442:	46bd      	mov	sp, r7
 8009444:	bd80      	pop	{r7, pc}

08009446 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009446:	b580      	push	{r7, lr}
 8009448:	b084      	sub	sp, #16
 800944a:	af00      	add	r7, sp, #0
 800944c:	60f8      	str	r0, [r7, #12]
 800944e:	60b9      	str	r1, [r7, #8]
 8009450:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	68ba      	ldr	r2, [r7, #8]
 8009456:	2100      	movs	r1, #0
 8009458:	68f8      	ldr	r0, [r7, #12]
 800945a:	f000 fd0a 	bl	8009e72 <USBD_LL_Transmit>

  return USBD_OK;
 800945e:	2300      	movs	r3, #0
}
 8009460:	4618      	mov	r0, r3
 8009462:	3710      	adds	r7, #16
 8009464:	46bd      	mov	sp, r7
 8009466:	bd80      	pop	{r7, pc}

08009468 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009468:	b580      	push	{r7, lr}
 800946a:	b084      	sub	sp, #16
 800946c:	af00      	add	r7, sp, #0
 800946e:	60f8      	str	r0, [r7, #12]
 8009470:	60b9      	str	r1, [r7, #8]
 8009472:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	2203      	movs	r2, #3
 8009478:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	687a      	ldr	r2, [r7, #4]
 8009480:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	687a      	ldr	r2, [r7, #4]
 8009488:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	68ba      	ldr	r2, [r7, #8]
 8009490:	2100      	movs	r1, #0
 8009492:	68f8      	ldr	r0, [r7, #12]
 8009494:	f000 fd0e 	bl	8009eb4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009498:	2300      	movs	r3, #0
}
 800949a:	4618      	mov	r0, r3
 800949c:	3710      	adds	r7, #16
 800949e:	46bd      	mov	sp, r7
 80094a0:	bd80      	pop	{r7, pc}

080094a2 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80094a2:	b580      	push	{r7, lr}
 80094a4:	b084      	sub	sp, #16
 80094a6:	af00      	add	r7, sp, #0
 80094a8:	60f8      	str	r0, [r7, #12]
 80094aa:	60b9      	str	r1, [r7, #8]
 80094ac:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	68ba      	ldr	r2, [r7, #8]
 80094b2:	2100      	movs	r1, #0
 80094b4:	68f8      	ldr	r0, [r7, #12]
 80094b6:	f000 fcfd 	bl	8009eb4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80094ba:	2300      	movs	r3, #0
}
 80094bc:	4618      	mov	r0, r3
 80094be:	3710      	adds	r7, #16
 80094c0:	46bd      	mov	sp, r7
 80094c2:	bd80      	pop	{r7, pc}

080094c4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b082      	sub	sp, #8
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	2204      	movs	r2, #4
 80094d0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80094d4:	2300      	movs	r3, #0
 80094d6:	2200      	movs	r2, #0
 80094d8:	2100      	movs	r1, #0
 80094da:	6878      	ldr	r0, [r7, #4]
 80094dc:	f000 fcc9 	bl	8009e72 <USBD_LL_Transmit>

  return USBD_OK;
 80094e0:	2300      	movs	r3, #0
}
 80094e2:	4618      	mov	r0, r3
 80094e4:	3708      	adds	r7, #8
 80094e6:	46bd      	mov	sp, r7
 80094e8:	bd80      	pop	{r7, pc}

080094ea <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80094ea:	b580      	push	{r7, lr}
 80094ec:	b082      	sub	sp, #8
 80094ee:	af00      	add	r7, sp, #0
 80094f0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	2205      	movs	r2, #5
 80094f6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80094fa:	2300      	movs	r3, #0
 80094fc:	2200      	movs	r2, #0
 80094fe:	2100      	movs	r1, #0
 8009500:	6878      	ldr	r0, [r7, #4]
 8009502:	f000 fcd7 	bl	8009eb4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009506:	2300      	movs	r3, #0
}
 8009508:	4618      	mov	r0, r3
 800950a:	3708      	adds	r7, #8
 800950c:	46bd      	mov	sp, r7
 800950e:	bd80      	pop	{r7, pc}

08009510 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009510:	b580      	push	{r7, lr}
 8009512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009514:	2200      	movs	r2, #0
 8009516:	4912      	ldr	r1, [pc, #72]	@ (8009560 <MX_USB_DEVICE_Init+0x50>)
 8009518:	4812      	ldr	r0, [pc, #72]	@ (8009564 <MX_USB_DEVICE_Init+0x54>)
 800951a:	f7fe fd03 	bl	8007f24 <USBD_Init>
 800951e:	4603      	mov	r3, r0
 8009520:	2b00      	cmp	r3, #0
 8009522:	d001      	beq.n	8009528 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009524:	f7f7 f9a6 	bl	8000874 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009528:	490f      	ldr	r1, [pc, #60]	@ (8009568 <MX_USB_DEVICE_Init+0x58>)
 800952a:	480e      	ldr	r0, [pc, #56]	@ (8009564 <MX_USB_DEVICE_Init+0x54>)
 800952c:	f7fe fd2a 	bl	8007f84 <USBD_RegisterClass>
 8009530:	4603      	mov	r3, r0
 8009532:	2b00      	cmp	r3, #0
 8009534:	d001      	beq.n	800953a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009536:	f7f7 f99d 	bl	8000874 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800953a:	490c      	ldr	r1, [pc, #48]	@ (800956c <MX_USB_DEVICE_Init+0x5c>)
 800953c:	4809      	ldr	r0, [pc, #36]	@ (8009564 <MX_USB_DEVICE_Init+0x54>)
 800953e:	f7fe fc21 	bl	8007d84 <USBD_CDC_RegisterInterface>
 8009542:	4603      	mov	r3, r0
 8009544:	2b00      	cmp	r3, #0
 8009546:	d001      	beq.n	800954c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009548:	f7f7 f994 	bl	8000874 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800954c:	4805      	ldr	r0, [pc, #20]	@ (8009564 <MX_USB_DEVICE_Init+0x54>)
 800954e:	f7fe fd4f 	bl	8007ff0 <USBD_Start>
 8009552:	4603      	mov	r3, r0
 8009554:	2b00      	cmp	r3, #0
 8009556:	d001      	beq.n	800955c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009558:	f7f7 f98c 	bl	8000874 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800955c:	bf00      	nop
 800955e:	bd80      	pop	{r7, pc}
 8009560:	200000ac 	.word	0x200000ac
 8009564:	20001fe4 	.word	0x20001fe4
 8009568:	20000018 	.word	0x20000018
 800956c:	20000098 	.word	0x20000098

08009570 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009570:	b580      	push	{r7, lr}
 8009572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009574:	2200      	movs	r2, #0
 8009576:	4905      	ldr	r1, [pc, #20]	@ (800958c <CDC_Init_FS+0x1c>)
 8009578:	4805      	ldr	r0, [pc, #20]	@ (8009590 <CDC_Init_FS+0x20>)
 800957a:	f7fe fc1d 	bl	8007db8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800957e:	4905      	ldr	r1, [pc, #20]	@ (8009594 <CDC_Init_FS+0x24>)
 8009580:	4803      	ldr	r0, [pc, #12]	@ (8009590 <CDC_Init_FS+0x20>)
 8009582:	f7fe fc3b 	bl	8007dfc <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009586:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009588:	4618      	mov	r0, r3
 800958a:	bd80      	pop	{r7, pc}
 800958c:	20002ac0 	.word	0x20002ac0
 8009590:	20001fe4 	.word	0x20001fe4
 8009594:	200022c0 	.word	0x200022c0

08009598 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009598:	b480      	push	{r7}
 800959a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800959c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800959e:	4618      	mov	r0, r3
 80095a0:	46bd      	mov	sp, r7
 80095a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a6:	4770      	bx	lr

080095a8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80095a8:	b480      	push	{r7}
 80095aa:	b083      	sub	sp, #12
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	4603      	mov	r3, r0
 80095b0:	6039      	str	r1, [r7, #0]
 80095b2:	71fb      	strb	r3, [r7, #7]
 80095b4:	4613      	mov	r3, r2
 80095b6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80095b8:	79fb      	ldrb	r3, [r7, #7]
 80095ba:	2b23      	cmp	r3, #35	@ 0x23
 80095bc:	d84a      	bhi.n	8009654 <CDC_Control_FS+0xac>
 80095be:	a201      	add	r2, pc, #4	@ (adr r2, 80095c4 <CDC_Control_FS+0x1c>)
 80095c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095c4:	08009655 	.word	0x08009655
 80095c8:	08009655 	.word	0x08009655
 80095cc:	08009655 	.word	0x08009655
 80095d0:	08009655 	.word	0x08009655
 80095d4:	08009655 	.word	0x08009655
 80095d8:	08009655 	.word	0x08009655
 80095dc:	08009655 	.word	0x08009655
 80095e0:	08009655 	.word	0x08009655
 80095e4:	08009655 	.word	0x08009655
 80095e8:	08009655 	.word	0x08009655
 80095ec:	08009655 	.word	0x08009655
 80095f0:	08009655 	.word	0x08009655
 80095f4:	08009655 	.word	0x08009655
 80095f8:	08009655 	.word	0x08009655
 80095fc:	08009655 	.word	0x08009655
 8009600:	08009655 	.word	0x08009655
 8009604:	08009655 	.word	0x08009655
 8009608:	08009655 	.word	0x08009655
 800960c:	08009655 	.word	0x08009655
 8009610:	08009655 	.word	0x08009655
 8009614:	08009655 	.word	0x08009655
 8009618:	08009655 	.word	0x08009655
 800961c:	08009655 	.word	0x08009655
 8009620:	08009655 	.word	0x08009655
 8009624:	08009655 	.word	0x08009655
 8009628:	08009655 	.word	0x08009655
 800962c:	08009655 	.word	0x08009655
 8009630:	08009655 	.word	0x08009655
 8009634:	08009655 	.word	0x08009655
 8009638:	08009655 	.word	0x08009655
 800963c:	08009655 	.word	0x08009655
 8009640:	08009655 	.word	0x08009655
 8009644:	08009655 	.word	0x08009655
 8009648:	08009655 	.word	0x08009655
 800964c:	08009655 	.word	0x08009655
 8009650:	08009655 	.word	0x08009655
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009654:	bf00      	nop
  }

  return (USBD_OK);
 8009656:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009658:	4618      	mov	r0, r3
 800965a:	370c      	adds	r7, #12
 800965c:	46bd      	mov	sp, r7
 800965e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009662:	4770      	bx	lr

08009664 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009664:	b580      	push	{r7, lr}
 8009666:	b082      	sub	sp, #8
 8009668:	af00      	add	r7, sp, #0
 800966a:	6078      	str	r0, [r7, #4]
 800966c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USB_CdcRxBuffer_FS_cnt = *Len;
 800966e:	683b      	ldr	r3, [r7, #0]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	4a0a      	ldr	r2, [pc, #40]	@ (800969c <CDC_Receive_FS+0x38>)
 8009674:	6013      	str	r3, [r2, #0]
  strncpy(USB_CdcRxBuffer_FS, Buf, *Len);
 8009676:	683b      	ldr	r3, [r7, #0]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	461a      	mov	r2, r3
 800967c:	6879      	ldr	r1, [r7, #4]
 800967e:	4808      	ldr	r0, [pc, #32]	@ (80096a0 <CDC_Receive_FS+0x3c>)
 8009680:	f000 fde1 	bl	800a246 <strncpy>

  // memcpy((uint8_t *) USB_CdcRxBuffer_FS, (uint8_t *) Buf, sizeof(*Len));

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009684:	6879      	ldr	r1, [r7, #4]
 8009686:	4807      	ldr	r0, [pc, #28]	@ (80096a4 <CDC_Receive_FS+0x40>)
 8009688:	f7fe fbb8 	bl	8007dfc <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800968c:	4805      	ldr	r0, [pc, #20]	@ (80096a4 <CDC_Receive_FS+0x40>)
 800968e:	f7fe fc13 	bl	8007eb8 <USBD_CDC_ReceivePacket>

  return (USBD_OK);
 8009692:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009694:	4618      	mov	r0, r3
 8009696:	3708      	adds	r7, #8
 8009698:	46bd      	mov	sp, r7
 800969a:	bd80      	pop	{r7, pc}
 800969c:	200017f0 	.word	0x200017f0
 80096a0:	200015f0 	.word	0x200015f0
 80096a4:	20001fe4 	.word	0x20001fe4

080096a8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b086      	sub	sp, #24
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
 80096b0:	460b      	mov	r3, r1
 80096b2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80096b4:	2300      	movs	r3, #0
 80096b6:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 7 */
  uint32_t startTick = HAL_GetTick();
 80096b8:	f7f8 f824 	bl	8001704 <HAL_GetTick>
 80096bc:	6138      	str	r0, [r7, #16]
  uint32_t TIMEOUT_VALUE = 1U;
 80096be:	2301      	movs	r3, #1
 80096c0:	60fb      	str	r3, [r7, #12]

  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80096c2:	4b10      	ldr	r3, [pc, #64]	@ (8009704 <CDC_Transmit_FS+0x5c>)
 80096c4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80096c8:	60bb      	str	r3, [r7, #8]
  #if 1
  if (hcdc == NULL)
 80096ca:	68bb      	ldr	r3, [r7, #8]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d101      	bne.n	80096d4 <CDC_Transmit_FS+0x2c>
  {
    return USBD_FAIL;
 80096d0:	2303      	movs	r3, #3
 80096d2:	e012      	b.n	80096fa <CDC_Transmit_FS+0x52>
  }

  if (hcdc->TxState != 0)
 80096d4:	68bb      	ldr	r3, [r7, #8]
 80096d6:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d001      	beq.n	80096e2 <CDC_Transmit_FS+0x3a>
  {
      return USBD_BUSY;
 80096de:	2301      	movs	r3, #1
 80096e0:	e00b      	b.n	80096fa <CDC_Transmit_FS+0x52>
  //       return USBD_BUSY;
  //   }
  // }
  #endif
  
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80096e2:	887b      	ldrh	r3, [r7, #2]
 80096e4:	461a      	mov	r2, r3
 80096e6:	6879      	ldr	r1, [r7, #4]
 80096e8:	4806      	ldr	r0, [pc, #24]	@ (8009704 <CDC_Transmit_FS+0x5c>)
 80096ea:	f7fe fb65 	bl	8007db8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80096ee:	4805      	ldr	r0, [pc, #20]	@ (8009704 <CDC_Transmit_FS+0x5c>)
 80096f0:	f7fe fba2 	bl	8007e38 <USBD_CDC_TransmitPacket>
 80096f4:	4603      	mov	r3, r0
 80096f6:	75fb      	strb	r3, [r7, #23]
  /* USER CODE END 7 */
  return result;
 80096f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80096fa:	4618      	mov	r0, r3
 80096fc:	3718      	adds	r7, #24
 80096fe:	46bd      	mov	sp, r7
 8009700:	bd80      	pop	{r7, pc}
 8009702:	bf00      	nop
 8009704:	20001fe4 	.word	0x20001fe4

08009708 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009708:	b480      	push	{r7}
 800970a:	b087      	sub	sp, #28
 800970c:	af00      	add	r7, sp, #0
 800970e:	60f8      	str	r0, [r7, #12]
 8009710:	60b9      	str	r1, [r7, #8]
 8009712:	4613      	mov	r3, r2
 8009714:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8009716:	2300      	movs	r3, #0
 8009718:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800971a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800971e:	4618      	mov	r0, r3
 8009720:	371c      	adds	r7, #28
 8009722:	46bd      	mov	sp, r7
 8009724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009728:	4770      	bx	lr
	...

0800972c <CDC_Transmit_Is_Busy>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
uint8_t CDC_Transmit_Is_Busy(void){
 800972c:	b480      	push	{r7}
 800972e:	b083      	sub	sp, #12
 8009730:	af00      	add	r7, sp, #0
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009732:	4b09      	ldr	r3, [pc, #36]	@ (8009758 <CDC_Transmit_Is_Busy+0x2c>)
 8009734:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009738:	607b      	str	r3, [r7, #4]
  if (hcdc->TxState != 0)
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009740:	2b00      	cmp	r3, #0
 8009742:	d001      	beq.n	8009748 <CDC_Transmit_Is_Busy+0x1c>
    return USBD_BUSY;
 8009744:	2301      	movs	r3, #1
 8009746:	e000      	b.n	800974a <CDC_Transmit_Is_Busy+0x1e>
  else
    return USBD_OK;
 8009748:	2300      	movs	r3, #0
}
 800974a:	4618      	mov	r0, r3
 800974c:	370c      	adds	r7, #12
 800974e:	46bd      	mov	sp, r7
 8009750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009754:	4770      	bx	lr
 8009756:	bf00      	nop
 8009758:	20001fe4 	.word	0x20001fe4

0800975c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800975c:	b480      	push	{r7}
 800975e:	b083      	sub	sp, #12
 8009760:	af00      	add	r7, sp, #0
 8009762:	4603      	mov	r3, r0
 8009764:	6039      	str	r1, [r7, #0]
 8009766:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009768:	683b      	ldr	r3, [r7, #0]
 800976a:	2212      	movs	r2, #18
 800976c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800976e:	4b03      	ldr	r3, [pc, #12]	@ (800977c <USBD_FS_DeviceDescriptor+0x20>)
}
 8009770:	4618      	mov	r0, r3
 8009772:	370c      	adds	r7, #12
 8009774:	46bd      	mov	sp, r7
 8009776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977a:	4770      	bx	lr
 800977c:	200000c8 	.word	0x200000c8

08009780 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009780:	b480      	push	{r7}
 8009782:	b083      	sub	sp, #12
 8009784:	af00      	add	r7, sp, #0
 8009786:	4603      	mov	r3, r0
 8009788:	6039      	str	r1, [r7, #0]
 800978a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	2204      	movs	r2, #4
 8009790:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009792:	4b03      	ldr	r3, [pc, #12]	@ (80097a0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009794:	4618      	mov	r0, r3
 8009796:	370c      	adds	r7, #12
 8009798:	46bd      	mov	sp, r7
 800979a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979e:	4770      	bx	lr
 80097a0:	200000dc 	.word	0x200000dc

080097a4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80097a4:	b580      	push	{r7, lr}
 80097a6:	b082      	sub	sp, #8
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	4603      	mov	r3, r0
 80097ac:	6039      	str	r1, [r7, #0]
 80097ae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80097b0:	79fb      	ldrb	r3, [r7, #7]
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d105      	bne.n	80097c2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80097b6:	683a      	ldr	r2, [r7, #0]
 80097b8:	4907      	ldr	r1, [pc, #28]	@ (80097d8 <USBD_FS_ProductStrDescriptor+0x34>)
 80097ba:	4808      	ldr	r0, [pc, #32]	@ (80097dc <USBD_FS_ProductStrDescriptor+0x38>)
 80097bc:	f7ff fdc8 	bl	8009350 <USBD_GetString>
 80097c0:	e004      	b.n	80097cc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80097c2:	683a      	ldr	r2, [r7, #0]
 80097c4:	4904      	ldr	r1, [pc, #16]	@ (80097d8 <USBD_FS_ProductStrDescriptor+0x34>)
 80097c6:	4805      	ldr	r0, [pc, #20]	@ (80097dc <USBD_FS_ProductStrDescriptor+0x38>)
 80097c8:	f7ff fdc2 	bl	8009350 <USBD_GetString>
  }
  return USBD_StrDesc;
 80097cc:	4b02      	ldr	r3, [pc, #8]	@ (80097d8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80097ce:	4618      	mov	r0, r3
 80097d0:	3708      	adds	r7, #8
 80097d2:	46bd      	mov	sp, r7
 80097d4:	bd80      	pop	{r7, pc}
 80097d6:	bf00      	nop
 80097d8:	200032c0 	.word	0x200032c0
 80097dc:	0800b27c 	.word	0x0800b27c

080097e0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80097e0:	b580      	push	{r7, lr}
 80097e2:	b082      	sub	sp, #8
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	4603      	mov	r3, r0
 80097e8:	6039      	str	r1, [r7, #0]
 80097ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80097ec:	683a      	ldr	r2, [r7, #0]
 80097ee:	4904      	ldr	r1, [pc, #16]	@ (8009800 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80097f0:	4804      	ldr	r0, [pc, #16]	@ (8009804 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80097f2:	f7ff fdad 	bl	8009350 <USBD_GetString>
  return USBD_StrDesc;
 80097f6:	4b02      	ldr	r3, [pc, #8]	@ (8009800 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80097f8:	4618      	mov	r0, r3
 80097fa:	3708      	adds	r7, #8
 80097fc:	46bd      	mov	sp, r7
 80097fe:	bd80      	pop	{r7, pc}
 8009800:	200032c0 	.word	0x200032c0
 8009804:	0800b294 	.word	0x0800b294

08009808 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009808:	b580      	push	{r7, lr}
 800980a:	b082      	sub	sp, #8
 800980c:	af00      	add	r7, sp, #0
 800980e:	4603      	mov	r3, r0
 8009810:	6039      	str	r1, [r7, #0]
 8009812:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009814:	683b      	ldr	r3, [r7, #0]
 8009816:	221a      	movs	r2, #26
 8009818:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800981a:	f000 f843 	bl	80098a4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800981e:	4b02      	ldr	r3, [pc, #8]	@ (8009828 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009820:	4618      	mov	r0, r3
 8009822:	3708      	adds	r7, #8
 8009824:	46bd      	mov	sp, r7
 8009826:	bd80      	pop	{r7, pc}
 8009828:	200000e0 	.word	0x200000e0

0800982c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800982c:	b580      	push	{r7, lr}
 800982e:	b082      	sub	sp, #8
 8009830:	af00      	add	r7, sp, #0
 8009832:	4603      	mov	r3, r0
 8009834:	6039      	str	r1, [r7, #0]
 8009836:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009838:	79fb      	ldrb	r3, [r7, #7]
 800983a:	2b00      	cmp	r3, #0
 800983c:	d105      	bne.n	800984a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800983e:	683a      	ldr	r2, [r7, #0]
 8009840:	4907      	ldr	r1, [pc, #28]	@ (8009860 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009842:	4808      	ldr	r0, [pc, #32]	@ (8009864 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009844:	f7ff fd84 	bl	8009350 <USBD_GetString>
 8009848:	e004      	b.n	8009854 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800984a:	683a      	ldr	r2, [r7, #0]
 800984c:	4904      	ldr	r1, [pc, #16]	@ (8009860 <USBD_FS_ConfigStrDescriptor+0x34>)
 800984e:	4805      	ldr	r0, [pc, #20]	@ (8009864 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009850:	f7ff fd7e 	bl	8009350 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009854:	4b02      	ldr	r3, [pc, #8]	@ (8009860 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009856:	4618      	mov	r0, r3
 8009858:	3708      	adds	r7, #8
 800985a:	46bd      	mov	sp, r7
 800985c:	bd80      	pop	{r7, pc}
 800985e:	bf00      	nop
 8009860:	200032c0 	.word	0x200032c0
 8009864:	0800b2a8 	.word	0x0800b2a8

08009868 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009868:	b580      	push	{r7, lr}
 800986a:	b082      	sub	sp, #8
 800986c:	af00      	add	r7, sp, #0
 800986e:	4603      	mov	r3, r0
 8009870:	6039      	str	r1, [r7, #0]
 8009872:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009874:	79fb      	ldrb	r3, [r7, #7]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d105      	bne.n	8009886 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800987a:	683a      	ldr	r2, [r7, #0]
 800987c:	4907      	ldr	r1, [pc, #28]	@ (800989c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800987e:	4808      	ldr	r0, [pc, #32]	@ (80098a0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009880:	f7ff fd66 	bl	8009350 <USBD_GetString>
 8009884:	e004      	b.n	8009890 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009886:	683a      	ldr	r2, [r7, #0]
 8009888:	4904      	ldr	r1, [pc, #16]	@ (800989c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800988a:	4805      	ldr	r0, [pc, #20]	@ (80098a0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800988c:	f7ff fd60 	bl	8009350 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009890:	4b02      	ldr	r3, [pc, #8]	@ (800989c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009892:	4618      	mov	r0, r3
 8009894:	3708      	adds	r7, #8
 8009896:	46bd      	mov	sp, r7
 8009898:	bd80      	pop	{r7, pc}
 800989a:	bf00      	nop
 800989c:	200032c0 	.word	0x200032c0
 80098a0:	0800b2b4 	.word	0x0800b2b4

080098a4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b084      	sub	sp, #16
 80098a8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80098aa:	4b0f      	ldr	r3, [pc, #60]	@ (80098e8 <Get_SerialNum+0x44>)
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80098b0:	4b0e      	ldr	r3, [pc, #56]	@ (80098ec <Get_SerialNum+0x48>)
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80098b6:	4b0e      	ldr	r3, [pc, #56]	@ (80098f0 <Get_SerialNum+0x4c>)
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80098bc:	68fa      	ldr	r2, [r7, #12]
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	4413      	add	r3, r2
 80098c2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d009      	beq.n	80098de <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80098ca:	2208      	movs	r2, #8
 80098cc:	4909      	ldr	r1, [pc, #36]	@ (80098f4 <Get_SerialNum+0x50>)
 80098ce:	68f8      	ldr	r0, [r7, #12]
 80098d0:	f000 f814 	bl	80098fc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80098d4:	2204      	movs	r2, #4
 80098d6:	4908      	ldr	r1, [pc, #32]	@ (80098f8 <Get_SerialNum+0x54>)
 80098d8:	68b8      	ldr	r0, [r7, #8]
 80098da:	f000 f80f 	bl	80098fc <IntToUnicode>
  }
}
 80098de:	bf00      	nop
 80098e0:	3710      	adds	r7, #16
 80098e2:	46bd      	mov	sp, r7
 80098e4:	bd80      	pop	{r7, pc}
 80098e6:	bf00      	nop
 80098e8:	1fff7a10 	.word	0x1fff7a10
 80098ec:	1fff7a14 	.word	0x1fff7a14
 80098f0:	1fff7a18 	.word	0x1fff7a18
 80098f4:	200000e2 	.word	0x200000e2
 80098f8:	200000f2 	.word	0x200000f2

080098fc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80098fc:	b480      	push	{r7}
 80098fe:	b087      	sub	sp, #28
 8009900:	af00      	add	r7, sp, #0
 8009902:	60f8      	str	r0, [r7, #12]
 8009904:	60b9      	str	r1, [r7, #8]
 8009906:	4613      	mov	r3, r2
 8009908:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800990a:	2300      	movs	r3, #0
 800990c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800990e:	2300      	movs	r3, #0
 8009910:	75fb      	strb	r3, [r7, #23]
 8009912:	e027      	b.n	8009964 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	0f1b      	lsrs	r3, r3, #28
 8009918:	2b09      	cmp	r3, #9
 800991a:	d80b      	bhi.n	8009934 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	0f1b      	lsrs	r3, r3, #28
 8009920:	b2da      	uxtb	r2, r3
 8009922:	7dfb      	ldrb	r3, [r7, #23]
 8009924:	005b      	lsls	r3, r3, #1
 8009926:	4619      	mov	r1, r3
 8009928:	68bb      	ldr	r3, [r7, #8]
 800992a:	440b      	add	r3, r1
 800992c:	3230      	adds	r2, #48	@ 0x30
 800992e:	b2d2      	uxtb	r2, r2
 8009930:	701a      	strb	r2, [r3, #0]
 8009932:	e00a      	b.n	800994a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	0f1b      	lsrs	r3, r3, #28
 8009938:	b2da      	uxtb	r2, r3
 800993a:	7dfb      	ldrb	r3, [r7, #23]
 800993c:	005b      	lsls	r3, r3, #1
 800993e:	4619      	mov	r1, r3
 8009940:	68bb      	ldr	r3, [r7, #8]
 8009942:	440b      	add	r3, r1
 8009944:	3237      	adds	r2, #55	@ 0x37
 8009946:	b2d2      	uxtb	r2, r2
 8009948:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	011b      	lsls	r3, r3, #4
 800994e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009950:	7dfb      	ldrb	r3, [r7, #23]
 8009952:	005b      	lsls	r3, r3, #1
 8009954:	3301      	adds	r3, #1
 8009956:	68ba      	ldr	r2, [r7, #8]
 8009958:	4413      	add	r3, r2
 800995a:	2200      	movs	r2, #0
 800995c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800995e:	7dfb      	ldrb	r3, [r7, #23]
 8009960:	3301      	adds	r3, #1
 8009962:	75fb      	strb	r3, [r7, #23]
 8009964:	7dfa      	ldrb	r2, [r7, #23]
 8009966:	79fb      	ldrb	r3, [r7, #7]
 8009968:	429a      	cmp	r2, r3
 800996a:	d3d3      	bcc.n	8009914 <IntToUnicode+0x18>
  }
}
 800996c:	bf00      	nop
 800996e:	bf00      	nop
 8009970:	371c      	adds	r7, #28
 8009972:	46bd      	mov	sp, r7
 8009974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009978:	4770      	bx	lr
	...

0800997c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b08a      	sub	sp, #40	@ 0x28
 8009980:	af00      	add	r7, sp, #0
 8009982:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009984:	f107 0314 	add.w	r3, r7, #20
 8009988:	2200      	movs	r2, #0
 800998a:	601a      	str	r2, [r3, #0]
 800998c:	605a      	str	r2, [r3, #4]
 800998e:	609a      	str	r2, [r3, #8]
 8009990:	60da      	str	r2, [r3, #12]
 8009992:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800999c:	d13a      	bne.n	8009a14 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800999e:	2300      	movs	r3, #0
 80099a0:	613b      	str	r3, [r7, #16]
 80099a2:	4b1e      	ldr	r3, [pc, #120]	@ (8009a1c <HAL_PCD_MspInit+0xa0>)
 80099a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099a6:	4a1d      	ldr	r2, [pc, #116]	@ (8009a1c <HAL_PCD_MspInit+0xa0>)
 80099a8:	f043 0301 	orr.w	r3, r3, #1
 80099ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80099ae:	4b1b      	ldr	r3, [pc, #108]	@ (8009a1c <HAL_PCD_MspInit+0xa0>)
 80099b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099b2:	f003 0301 	and.w	r3, r3, #1
 80099b6:	613b      	str	r3, [r7, #16]
 80099b8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA8     ------> USB_OTG_FS_SOF
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 80099ba:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 80099be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80099c0:	2302      	movs	r3, #2
 80099c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80099c4:	2300      	movs	r3, #0
 80099c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80099c8:	2303      	movs	r3, #3
 80099ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80099cc:	230a      	movs	r3, #10
 80099ce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80099d0:	f107 0314 	add.w	r3, r7, #20
 80099d4:	4619      	mov	r1, r3
 80099d6:	4812      	ldr	r0, [pc, #72]	@ (8009a20 <HAL_PCD_MspInit+0xa4>)
 80099d8:	f7f8 fbf2 	bl	80021c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80099dc:	4b0f      	ldr	r3, [pc, #60]	@ (8009a1c <HAL_PCD_MspInit+0xa0>)
 80099de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80099e0:	4a0e      	ldr	r2, [pc, #56]	@ (8009a1c <HAL_PCD_MspInit+0xa0>)
 80099e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099e6:	6353      	str	r3, [r2, #52]	@ 0x34
 80099e8:	2300      	movs	r3, #0
 80099ea:	60fb      	str	r3, [r7, #12]
 80099ec:	4b0b      	ldr	r3, [pc, #44]	@ (8009a1c <HAL_PCD_MspInit+0xa0>)
 80099ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80099f0:	4a0a      	ldr	r2, [pc, #40]	@ (8009a1c <HAL_PCD_MspInit+0xa0>)
 80099f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80099f6:	6453      	str	r3, [r2, #68]	@ 0x44
 80099f8:	4b08      	ldr	r3, [pc, #32]	@ (8009a1c <HAL_PCD_MspInit+0xa0>)
 80099fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80099fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009a00:	60fb      	str	r3, [r7, #12]
 8009a02:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009a04:	2200      	movs	r2, #0
 8009a06:	2100      	movs	r1, #0
 8009a08:	2043      	movs	r0, #67	@ 0x43
 8009a0a:	f7f7 ff9c 	bl	8001946 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009a0e:	2043      	movs	r0, #67	@ 0x43
 8009a10:	f7f7 ffb5 	bl	800197e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009a14:	bf00      	nop
 8009a16:	3728      	adds	r7, #40	@ 0x28
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	bd80      	pop	{r7, pc}
 8009a1c:	40023800 	.word	0x40023800
 8009a20:	40020000 	.word	0x40020000

08009a24 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a24:	b580      	push	{r7, lr}
 8009a26:	b082      	sub	sp, #8
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009a38:	4619      	mov	r1, r3
 8009a3a:	4610      	mov	r0, r2
 8009a3c:	f7fe fb25 	bl	800808a <USBD_LL_SetupStage>
}
 8009a40:	bf00      	nop
 8009a42:	3708      	adds	r7, #8
 8009a44:	46bd      	mov	sp, r7
 8009a46:	bd80      	pop	{r7, pc}

08009a48 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b082      	sub	sp, #8
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
 8009a50:	460b      	mov	r3, r1
 8009a52:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009a5a:	78fa      	ldrb	r2, [r7, #3]
 8009a5c:	6879      	ldr	r1, [r7, #4]
 8009a5e:	4613      	mov	r3, r2
 8009a60:	00db      	lsls	r3, r3, #3
 8009a62:	4413      	add	r3, r2
 8009a64:	009b      	lsls	r3, r3, #2
 8009a66:	440b      	add	r3, r1
 8009a68:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009a6c:	681a      	ldr	r2, [r3, #0]
 8009a6e:	78fb      	ldrb	r3, [r7, #3]
 8009a70:	4619      	mov	r1, r3
 8009a72:	f7fe fb5f 	bl	8008134 <USBD_LL_DataOutStage>
}
 8009a76:	bf00      	nop
 8009a78:	3708      	adds	r7, #8
 8009a7a:	46bd      	mov	sp, r7
 8009a7c:	bd80      	pop	{r7, pc}

08009a7e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a7e:	b580      	push	{r7, lr}
 8009a80:	b082      	sub	sp, #8
 8009a82:	af00      	add	r7, sp, #0
 8009a84:	6078      	str	r0, [r7, #4]
 8009a86:	460b      	mov	r3, r1
 8009a88:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009a90:	78fa      	ldrb	r2, [r7, #3]
 8009a92:	6879      	ldr	r1, [r7, #4]
 8009a94:	4613      	mov	r3, r2
 8009a96:	00db      	lsls	r3, r3, #3
 8009a98:	4413      	add	r3, r2
 8009a9a:	009b      	lsls	r3, r3, #2
 8009a9c:	440b      	add	r3, r1
 8009a9e:	3320      	adds	r3, #32
 8009aa0:	681a      	ldr	r2, [r3, #0]
 8009aa2:	78fb      	ldrb	r3, [r7, #3]
 8009aa4:	4619      	mov	r1, r3
 8009aa6:	f7fe fbf8 	bl	800829a <USBD_LL_DataInStage>
}
 8009aaa:	bf00      	nop
 8009aac:	3708      	adds	r7, #8
 8009aae:	46bd      	mov	sp, r7
 8009ab0:	bd80      	pop	{r7, pc}

08009ab2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ab2:	b580      	push	{r7, lr}
 8009ab4:	b082      	sub	sp, #8
 8009ab6:	af00      	add	r7, sp, #0
 8009ab8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009ac0:	4618      	mov	r0, r3
 8009ac2:	f7fe fd32 	bl	800852a <USBD_LL_SOF>
}
 8009ac6:	bf00      	nop
 8009ac8:	3708      	adds	r7, #8
 8009aca:	46bd      	mov	sp, r7
 8009acc:	bd80      	pop	{r7, pc}

08009ace <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ace:	b580      	push	{r7, lr}
 8009ad0:	b084      	sub	sp, #16
 8009ad2:	af00      	add	r7, sp, #0
 8009ad4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009ad6:	2301      	movs	r3, #1
 8009ad8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	79db      	ldrb	r3, [r3, #7]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d102      	bne.n	8009ae8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	73fb      	strb	r3, [r7, #15]
 8009ae6:	e008      	b.n	8009afa <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	79db      	ldrb	r3, [r3, #7]
 8009aec:	2b02      	cmp	r3, #2
 8009aee:	d102      	bne.n	8009af6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009af0:	2301      	movs	r3, #1
 8009af2:	73fb      	strb	r3, [r7, #15]
 8009af4:	e001      	b.n	8009afa <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8009af6:	f7f6 febd 	bl	8000874 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009b00:	7bfa      	ldrb	r2, [r7, #15]
 8009b02:	4611      	mov	r1, r2
 8009b04:	4618      	mov	r0, r3
 8009b06:	f7fe fccc 	bl	80084a2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009b10:	4618      	mov	r0, r3
 8009b12:	f7fe fc74 	bl	80083fe <USBD_LL_Reset>
}
 8009b16:	bf00      	nop
 8009b18:	3710      	adds	r7, #16
 8009b1a:	46bd      	mov	sp, r7
 8009b1c:	bd80      	pop	{r7, pc}
	...

08009b20 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b20:	b580      	push	{r7, lr}
 8009b22:	b082      	sub	sp, #8
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009b2e:	4618      	mov	r0, r3
 8009b30:	f7fe fcc7 	bl	80084c2 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	687a      	ldr	r2, [r7, #4]
 8009b40:	6812      	ldr	r2, [r2, #0]
 8009b42:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009b46:	f043 0301 	orr.w	r3, r3, #1
 8009b4a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	7adb      	ldrb	r3, [r3, #11]
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d005      	beq.n	8009b60 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009b54:	4b04      	ldr	r3, [pc, #16]	@ (8009b68 <HAL_PCD_SuspendCallback+0x48>)
 8009b56:	691b      	ldr	r3, [r3, #16]
 8009b58:	4a03      	ldr	r2, [pc, #12]	@ (8009b68 <HAL_PCD_SuspendCallback+0x48>)
 8009b5a:	f043 0306 	orr.w	r3, r3, #6
 8009b5e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009b60:	bf00      	nop
 8009b62:	3708      	adds	r7, #8
 8009b64:	46bd      	mov	sp, r7
 8009b66:	bd80      	pop	{r7, pc}
 8009b68:	e000ed00 	.word	0xe000ed00

08009b6c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b6c:	b580      	push	{r7, lr}
 8009b6e:	b082      	sub	sp, #8
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009b7a:	4618      	mov	r0, r3
 8009b7c:	f7fe fcbd 	bl	80084fa <USBD_LL_Resume>
}
 8009b80:	bf00      	nop
 8009b82:	3708      	adds	r7, #8
 8009b84:	46bd      	mov	sp, r7
 8009b86:	bd80      	pop	{r7, pc}

08009b88 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b88:	b580      	push	{r7, lr}
 8009b8a:	b082      	sub	sp, #8
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	6078      	str	r0, [r7, #4]
 8009b90:	460b      	mov	r3, r1
 8009b92:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009b9a:	78fa      	ldrb	r2, [r7, #3]
 8009b9c:	4611      	mov	r1, r2
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	f7fe fd15 	bl	80085ce <USBD_LL_IsoOUTIncomplete>
}
 8009ba4:	bf00      	nop
 8009ba6:	3708      	adds	r7, #8
 8009ba8:	46bd      	mov	sp, r7
 8009baa:	bd80      	pop	{r7, pc}

08009bac <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009bac:	b580      	push	{r7, lr}
 8009bae:	b082      	sub	sp, #8
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	6078      	str	r0, [r7, #4]
 8009bb4:	460b      	mov	r3, r1
 8009bb6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009bbe:	78fa      	ldrb	r2, [r7, #3]
 8009bc0:	4611      	mov	r1, r2
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	f7fe fcd1 	bl	800856a <USBD_LL_IsoINIncomplete>
}
 8009bc8:	bf00      	nop
 8009bca:	3708      	adds	r7, #8
 8009bcc:	46bd      	mov	sp, r7
 8009bce:	bd80      	pop	{r7, pc}

08009bd0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b082      	sub	sp, #8
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009bde:	4618      	mov	r0, r3
 8009be0:	f7fe fd27 	bl	8008632 <USBD_LL_DevConnected>
}
 8009be4:	bf00      	nop
 8009be6:	3708      	adds	r7, #8
 8009be8:	46bd      	mov	sp, r7
 8009bea:	bd80      	pop	{r7, pc}

08009bec <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009bec:	b580      	push	{r7, lr}
 8009bee:	b082      	sub	sp, #8
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	f7fe fd24 	bl	8008648 <USBD_LL_DevDisconnected>
}
 8009c00:	bf00      	nop
 8009c02:	3708      	adds	r7, #8
 8009c04:	46bd      	mov	sp, r7
 8009c06:	bd80      	pop	{r7, pc}

08009c08 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009c08:	b580      	push	{r7, lr}
 8009c0a:	b082      	sub	sp, #8
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	781b      	ldrb	r3, [r3, #0]
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d13c      	bne.n	8009c92 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009c18:	4a20      	ldr	r2, [pc, #128]	@ (8009c9c <USBD_LL_Init+0x94>)
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	4a1e      	ldr	r2, [pc, #120]	@ (8009c9c <USBD_LL_Init+0x94>)
 8009c24:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009c28:	4b1c      	ldr	r3, [pc, #112]	@ (8009c9c <USBD_LL_Init+0x94>)
 8009c2a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8009c2e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009c30:	4b1a      	ldr	r3, [pc, #104]	@ (8009c9c <USBD_LL_Init+0x94>)
 8009c32:	2204      	movs	r2, #4
 8009c34:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009c36:	4b19      	ldr	r3, [pc, #100]	@ (8009c9c <USBD_LL_Init+0x94>)
 8009c38:	2202      	movs	r2, #2
 8009c3a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009c3c:	4b17      	ldr	r3, [pc, #92]	@ (8009c9c <USBD_LL_Init+0x94>)
 8009c3e:	2200      	movs	r2, #0
 8009c40:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009c42:	4b16      	ldr	r3, [pc, #88]	@ (8009c9c <USBD_LL_Init+0x94>)
 8009c44:	2202      	movs	r2, #2
 8009c46:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8009c48:	4b14      	ldr	r3, [pc, #80]	@ (8009c9c <USBD_LL_Init+0x94>)
 8009c4a:	2201      	movs	r2, #1
 8009c4c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009c4e:	4b13      	ldr	r3, [pc, #76]	@ (8009c9c <USBD_LL_Init+0x94>)
 8009c50:	2200      	movs	r2, #0
 8009c52:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009c54:	4b11      	ldr	r3, [pc, #68]	@ (8009c9c <USBD_LL_Init+0x94>)
 8009c56:	2200      	movs	r2, #0
 8009c58:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8009c5a:	4b10      	ldr	r3, [pc, #64]	@ (8009c9c <USBD_LL_Init+0x94>)
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009c60:	4b0e      	ldr	r3, [pc, #56]	@ (8009c9c <USBD_LL_Init+0x94>)
 8009c62:	2200      	movs	r2, #0
 8009c64:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009c66:	480d      	ldr	r0, [pc, #52]	@ (8009c9c <USBD_LL_Init+0x94>)
 8009c68:	f7f8 fc89 	bl	800257e <HAL_PCD_Init>
 8009c6c:	4603      	mov	r3, r0
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d001      	beq.n	8009c76 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8009c72:	f7f6 fdff 	bl	8000874 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8009c76:	2180      	movs	r1, #128	@ 0x80
 8009c78:	4808      	ldr	r0, [pc, #32]	@ (8009c9c <USBD_LL_Init+0x94>)
 8009c7a:	f7f9 feb4 	bl	80039e6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009c7e:	2240      	movs	r2, #64	@ 0x40
 8009c80:	2100      	movs	r1, #0
 8009c82:	4806      	ldr	r0, [pc, #24]	@ (8009c9c <USBD_LL_Init+0x94>)
 8009c84:	f7f9 fe68 	bl	8003958 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009c88:	2280      	movs	r2, #128	@ 0x80
 8009c8a:	2101      	movs	r1, #1
 8009c8c:	4803      	ldr	r0, [pc, #12]	@ (8009c9c <USBD_LL_Init+0x94>)
 8009c8e:	f7f9 fe63 	bl	8003958 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009c92:	2300      	movs	r3, #0
}
 8009c94:	4618      	mov	r0, r3
 8009c96:	3708      	adds	r7, #8
 8009c98:	46bd      	mov	sp, r7
 8009c9a:	bd80      	pop	{r7, pc}
 8009c9c:	200034c0 	.word	0x200034c0

08009ca0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009ca0:	b580      	push	{r7, lr}
 8009ca2:	b084      	sub	sp, #16
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ca8:	2300      	movs	r3, #0
 8009caa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009cac:	2300      	movs	r3, #0
 8009cae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	f7f8 fd70 	bl	800279c <HAL_PCD_Start>
 8009cbc:	4603      	mov	r3, r0
 8009cbe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009cc0:	7bfb      	ldrb	r3, [r7, #15]
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	f000 f942 	bl	8009f4c <USBD_Get_USB_Status>
 8009cc8:	4603      	mov	r3, r0
 8009cca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009ccc:	7bbb      	ldrb	r3, [r7, #14]
}
 8009cce:	4618      	mov	r0, r3
 8009cd0:	3710      	adds	r7, #16
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	bd80      	pop	{r7, pc}

08009cd6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009cd6:	b580      	push	{r7, lr}
 8009cd8:	b084      	sub	sp, #16
 8009cda:	af00      	add	r7, sp, #0
 8009cdc:	6078      	str	r0, [r7, #4]
 8009cde:	4608      	mov	r0, r1
 8009ce0:	4611      	mov	r1, r2
 8009ce2:	461a      	mov	r2, r3
 8009ce4:	4603      	mov	r3, r0
 8009ce6:	70fb      	strb	r3, [r7, #3]
 8009ce8:	460b      	mov	r3, r1
 8009cea:	70bb      	strb	r3, [r7, #2]
 8009cec:	4613      	mov	r3, r2
 8009cee:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009cfe:	78bb      	ldrb	r3, [r7, #2]
 8009d00:	883a      	ldrh	r2, [r7, #0]
 8009d02:	78f9      	ldrb	r1, [r7, #3]
 8009d04:	f7f9 fa44 	bl	8003190 <HAL_PCD_EP_Open>
 8009d08:	4603      	mov	r3, r0
 8009d0a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009d0c:	7bfb      	ldrb	r3, [r7, #15]
 8009d0e:	4618      	mov	r0, r3
 8009d10:	f000 f91c 	bl	8009f4c <USBD_Get_USB_Status>
 8009d14:	4603      	mov	r3, r0
 8009d16:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009d18:	7bbb      	ldrb	r3, [r7, #14]
}
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	3710      	adds	r7, #16
 8009d1e:	46bd      	mov	sp, r7
 8009d20:	bd80      	pop	{r7, pc}

08009d22 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009d22:	b580      	push	{r7, lr}
 8009d24:	b084      	sub	sp, #16
 8009d26:	af00      	add	r7, sp, #0
 8009d28:	6078      	str	r0, [r7, #4]
 8009d2a:	460b      	mov	r3, r1
 8009d2c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009d2e:	2300      	movs	r3, #0
 8009d30:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009d32:	2300      	movs	r3, #0
 8009d34:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009d3c:	78fa      	ldrb	r2, [r7, #3]
 8009d3e:	4611      	mov	r1, r2
 8009d40:	4618      	mov	r0, r3
 8009d42:	f7f9 fa8d 	bl	8003260 <HAL_PCD_EP_Close>
 8009d46:	4603      	mov	r3, r0
 8009d48:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009d4a:	7bfb      	ldrb	r3, [r7, #15]
 8009d4c:	4618      	mov	r0, r3
 8009d4e:	f000 f8fd 	bl	8009f4c <USBD_Get_USB_Status>
 8009d52:	4603      	mov	r3, r0
 8009d54:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009d56:	7bbb      	ldrb	r3, [r7, #14]
}
 8009d58:	4618      	mov	r0, r3
 8009d5a:	3710      	adds	r7, #16
 8009d5c:	46bd      	mov	sp, r7
 8009d5e:	bd80      	pop	{r7, pc}

08009d60 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009d60:	b580      	push	{r7, lr}
 8009d62:	b084      	sub	sp, #16
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	6078      	str	r0, [r7, #4]
 8009d68:	460b      	mov	r3, r1
 8009d6a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009d70:	2300      	movs	r3, #0
 8009d72:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009d7a:	78fa      	ldrb	r2, [r7, #3]
 8009d7c:	4611      	mov	r1, r2
 8009d7e:	4618      	mov	r0, r3
 8009d80:	f7f9 fb45 	bl	800340e <HAL_PCD_EP_SetStall>
 8009d84:	4603      	mov	r3, r0
 8009d86:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009d88:	7bfb      	ldrb	r3, [r7, #15]
 8009d8a:	4618      	mov	r0, r3
 8009d8c:	f000 f8de 	bl	8009f4c <USBD_Get_USB_Status>
 8009d90:	4603      	mov	r3, r0
 8009d92:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009d94:	7bbb      	ldrb	r3, [r7, #14]
}
 8009d96:	4618      	mov	r0, r3
 8009d98:	3710      	adds	r7, #16
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	bd80      	pop	{r7, pc}

08009d9e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009d9e:	b580      	push	{r7, lr}
 8009da0:	b084      	sub	sp, #16
 8009da2:	af00      	add	r7, sp, #0
 8009da4:	6078      	str	r0, [r7, #4]
 8009da6:	460b      	mov	r3, r1
 8009da8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009daa:	2300      	movs	r3, #0
 8009dac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009dae:	2300      	movs	r3, #0
 8009db0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009db8:	78fa      	ldrb	r2, [r7, #3]
 8009dba:	4611      	mov	r1, r2
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	f7f9 fb89 	bl	80034d4 <HAL_PCD_EP_ClrStall>
 8009dc2:	4603      	mov	r3, r0
 8009dc4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009dc6:	7bfb      	ldrb	r3, [r7, #15]
 8009dc8:	4618      	mov	r0, r3
 8009dca:	f000 f8bf 	bl	8009f4c <USBD_Get_USB_Status>
 8009dce:	4603      	mov	r3, r0
 8009dd0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009dd2:	7bbb      	ldrb	r3, [r7, #14]
}
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	3710      	adds	r7, #16
 8009dd8:	46bd      	mov	sp, r7
 8009dda:	bd80      	pop	{r7, pc}

08009ddc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009ddc:	b480      	push	{r7}
 8009dde:	b085      	sub	sp, #20
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
 8009de4:	460b      	mov	r3, r1
 8009de6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009dee:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009df0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	da0b      	bge.n	8009e10 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009df8:	78fb      	ldrb	r3, [r7, #3]
 8009dfa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009dfe:	68f9      	ldr	r1, [r7, #12]
 8009e00:	4613      	mov	r3, r2
 8009e02:	00db      	lsls	r3, r3, #3
 8009e04:	4413      	add	r3, r2
 8009e06:	009b      	lsls	r3, r3, #2
 8009e08:	440b      	add	r3, r1
 8009e0a:	3316      	adds	r3, #22
 8009e0c:	781b      	ldrb	r3, [r3, #0]
 8009e0e:	e00b      	b.n	8009e28 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009e10:	78fb      	ldrb	r3, [r7, #3]
 8009e12:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009e16:	68f9      	ldr	r1, [r7, #12]
 8009e18:	4613      	mov	r3, r2
 8009e1a:	00db      	lsls	r3, r3, #3
 8009e1c:	4413      	add	r3, r2
 8009e1e:	009b      	lsls	r3, r3, #2
 8009e20:	440b      	add	r3, r1
 8009e22:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8009e26:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009e28:	4618      	mov	r0, r3
 8009e2a:	3714      	adds	r7, #20
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e32:	4770      	bx	lr

08009e34 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009e34:	b580      	push	{r7, lr}
 8009e36:	b084      	sub	sp, #16
 8009e38:	af00      	add	r7, sp, #0
 8009e3a:	6078      	str	r0, [r7, #4]
 8009e3c:	460b      	mov	r3, r1
 8009e3e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e40:	2300      	movs	r3, #0
 8009e42:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e44:	2300      	movs	r3, #0
 8009e46:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009e4e:	78fa      	ldrb	r2, [r7, #3]
 8009e50:	4611      	mov	r1, r2
 8009e52:	4618      	mov	r0, r3
 8009e54:	f7f9 f978 	bl	8003148 <HAL_PCD_SetAddress>
 8009e58:	4603      	mov	r3, r0
 8009e5a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009e5c:	7bfb      	ldrb	r3, [r7, #15]
 8009e5e:	4618      	mov	r0, r3
 8009e60:	f000 f874 	bl	8009f4c <USBD_Get_USB_Status>
 8009e64:	4603      	mov	r3, r0
 8009e66:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009e68:	7bbb      	ldrb	r3, [r7, #14]
}
 8009e6a:	4618      	mov	r0, r3
 8009e6c:	3710      	adds	r7, #16
 8009e6e:	46bd      	mov	sp, r7
 8009e70:	bd80      	pop	{r7, pc}

08009e72 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009e72:	b580      	push	{r7, lr}
 8009e74:	b086      	sub	sp, #24
 8009e76:	af00      	add	r7, sp, #0
 8009e78:	60f8      	str	r0, [r7, #12]
 8009e7a:	607a      	str	r2, [r7, #4]
 8009e7c:	603b      	str	r3, [r7, #0]
 8009e7e:	460b      	mov	r3, r1
 8009e80:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e82:	2300      	movs	r3, #0
 8009e84:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e86:	2300      	movs	r3, #0
 8009e88:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009e90:	7af9      	ldrb	r1, [r7, #11]
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	687a      	ldr	r2, [r7, #4]
 8009e96:	f7f9 fa80 	bl	800339a <HAL_PCD_EP_Transmit>
 8009e9a:	4603      	mov	r3, r0
 8009e9c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009e9e:	7dfb      	ldrb	r3, [r7, #23]
 8009ea0:	4618      	mov	r0, r3
 8009ea2:	f000 f853 	bl	8009f4c <USBD_Get_USB_Status>
 8009ea6:	4603      	mov	r3, r0
 8009ea8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009eaa:	7dbb      	ldrb	r3, [r7, #22]
}
 8009eac:	4618      	mov	r0, r3
 8009eae:	3718      	adds	r7, #24
 8009eb0:	46bd      	mov	sp, r7
 8009eb2:	bd80      	pop	{r7, pc}

08009eb4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009eb4:	b580      	push	{r7, lr}
 8009eb6:	b086      	sub	sp, #24
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	60f8      	str	r0, [r7, #12]
 8009ebc:	607a      	str	r2, [r7, #4]
 8009ebe:	603b      	str	r3, [r7, #0]
 8009ec0:	460b      	mov	r3, r1
 8009ec2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009ec8:	2300      	movs	r3, #0
 8009eca:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009ed2:	7af9      	ldrb	r1, [r7, #11]
 8009ed4:	683b      	ldr	r3, [r7, #0]
 8009ed6:	687a      	ldr	r2, [r7, #4]
 8009ed8:	f7f9 fa0c 	bl	80032f4 <HAL_PCD_EP_Receive>
 8009edc:	4603      	mov	r3, r0
 8009ede:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ee0:	7dfb      	ldrb	r3, [r7, #23]
 8009ee2:	4618      	mov	r0, r3
 8009ee4:	f000 f832 	bl	8009f4c <USBD_Get_USB_Status>
 8009ee8:	4603      	mov	r3, r0
 8009eea:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009eec:	7dbb      	ldrb	r3, [r7, #22]
}
 8009eee:	4618      	mov	r0, r3
 8009ef0:	3718      	adds	r7, #24
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	bd80      	pop	{r7, pc}

08009ef6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009ef6:	b580      	push	{r7, lr}
 8009ef8:	b082      	sub	sp, #8
 8009efa:	af00      	add	r7, sp, #0
 8009efc:	6078      	str	r0, [r7, #4]
 8009efe:	460b      	mov	r3, r1
 8009f00:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009f08:	78fa      	ldrb	r2, [r7, #3]
 8009f0a:	4611      	mov	r1, r2
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	f7f9 fa2c 	bl	800336a <HAL_PCD_EP_GetRxCount>
 8009f12:	4603      	mov	r3, r0
}
 8009f14:	4618      	mov	r0, r3
 8009f16:	3708      	adds	r7, #8
 8009f18:	46bd      	mov	sp, r7
 8009f1a:	bd80      	pop	{r7, pc}

08009f1c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009f1c:	b480      	push	{r7}
 8009f1e:	b083      	sub	sp, #12
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009f24:	4b03      	ldr	r3, [pc, #12]	@ (8009f34 <USBD_static_malloc+0x18>)
}
 8009f26:	4618      	mov	r0, r3
 8009f28:	370c      	adds	r7, #12
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f30:	4770      	bx	lr
 8009f32:	bf00      	nop
 8009f34:	200039a4 	.word	0x200039a4

08009f38 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009f38:	b480      	push	{r7}
 8009f3a:	b083      	sub	sp, #12
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	6078      	str	r0, [r7, #4]

}
 8009f40:	bf00      	nop
 8009f42:	370c      	adds	r7, #12
 8009f44:	46bd      	mov	sp, r7
 8009f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f4a:	4770      	bx	lr

08009f4c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009f4c:	b480      	push	{r7}
 8009f4e:	b085      	sub	sp, #20
 8009f50:	af00      	add	r7, sp, #0
 8009f52:	4603      	mov	r3, r0
 8009f54:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f56:	2300      	movs	r3, #0
 8009f58:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009f5a:	79fb      	ldrb	r3, [r7, #7]
 8009f5c:	2b03      	cmp	r3, #3
 8009f5e:	d817      	bhi.n	8009f90 <USBD_Get_USB_Status+0x44>
 8009f60:	a201      	add	r2, pc, #4	@ (adr r2, 8009f68 <USBD_Get_USB_Status+0x1c>)
 8009f62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f66:	bf00      	nop
 8009f68:	08009f79 	.word	0x08009f79
 8009f6c:	08009f7f 	.word	0x08009f7f
 8009f70:	08009f85 	.word	0x08009f85
 8009f74:	08009f8b 	.word	0x08009f8b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009f78:	2300      	movs	r3, #0
 8009f7a:	73fb      	strb	r3, [r7, #15]
    break;
 8009f7c:	e00b      	b.n	8009f96 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009f7e:	2303      	movs	r3, #3
 8009f80:	73fb      	strb	r3, [r7, #15]
    break;
 8009f82:	e008      	b.n	8009f96 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009f84:	2301      	movs	r3, #1
 8009f86:	73fb      	strb	r3, [r7, #15]
    break;
 8009f88:	e005      	b.n	8009f96 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009f8a:	2303      	movs	r3, #3
 8009f8c:	73fb      	strb	r3, [r7, #15]
    break;
 8009f8e:	e002      	b.n	8009f96 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009f90:	2303      	movs	r3, #3
 8009f92:	73fb      	strb	r3, [r7, #15]
    break;
 8009f94:	bf00      	nop
  }
  return usb_status;
 8009f96:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f98:	4618      	mov	r0, r3
 8009f9a:	3714      	adds	r7, #20
 8009f9c:	46bd      	mov	sp, r7
 8009f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa2:	4770      	bx	lr

08009fa4 <std>:
 8009fa4:	2300      	movs	r3, #0
 8009fa6:	b510      	push	{r4, lr}
 8009fa8:	4604      	mov	r4, r0
 8009faa:	e9c0 3300 	strd	r3, r3, [r0]
 8009fae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009fb2:	6083      	str	r3, [r0, #8]
 8009fb4:	8181      	strh	r1, [r0, #12]
 8009fb6:	6643      	str	r3, [r0, #100]	@ 0x64
 8009fb8:	81c2      	strh	r2, [r0, #14]
 8009fba:	6183      	str	r3, [r0, #24]
 8009fbc:	4619      	mov	r1, r3
 8009fbe:	2208      	movs	r2, #8
 8009fc0:	305c      	adds	r0, #92	@ 0x5c
 8009fc2:	f000 f926 	bl	800a212 <memset>
 8009fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8009ffc <std+0x58>)
 8009fc8:	6263      	str	r3, [r4, #36]	@ 0x24
 8009fca:	4b0d      	ldr	r3, [pc, #52]	@ (800a000 <std+0x5c>)
 8009fcc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009fce:	4b0d      	ldr	r3, [pc, #52]	@ (800a004 <std+0x60>)
 8009fd0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009fd2:	4b0d      	ldr	r3, [pc, #52]	@ (800a008 <std+0x64>)
 8009fd4:	6323      	str	r3, [r4, #48]	@ 0x30
 8009fd6:	4b0d      	ldr	r3, [pc, #52]	@ (800a00c <std+0x68>)
 8009fd8:	6224      	str	r4, [r4, #32]
 8009fda:	429c      	cmp	r4, r3
 8009fdc:	d006      	beq.n	8009fec <std+0x48>
 8009fde:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009fe2:	4294      	cmp	r4, r2
 8009fe4:	d002      	beq.n	8009fec <std+0x48>
 8009fe6:	33d0      	adds	r3, #208	@ 0xd0
 8009fe8:	429c      	cmp	r4, r3
 8009fea:	d105      	bne.n	8009ff8 <std+0x54>
 8009fec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009ff0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ff4:	f000 b9aa 	b.w	800a34c <__retarget_lock_init_recursive>
 8009ff8:	bd10      	pop	{r4, pc}
 8009ffa:	bf00      	nop
 8009ffc:	0800a18d 	.word	0x0800a18d
 800a000:	0800a1af 	.word	0x0800a1af
 800a004:	0800a1e7 	.word	0x0800a1e7
 800a008:	0800a20b 	.word	0x0800a20b
 800a00c:	20003bc4 	.word	0x20003bc4

0800a010 <stdio_exit_handler>:
 800a010:	4a02      	ldr	r2, [pc, #8]	@ (800a01c <stdio_exit_handler+0xc>)
 800a012:	4903      	ldr	r1, [pc, #12]	@ (800a020 <stdio_exit_handler+0x10>)
 800a014:	4803      	ldr	r0, [pc, #12]	@ (800a024 <stdio_exit_handler+0x14>)
 800a016:	f000 b869 	b.w	800a0ec <_fwalk_sglue>
 800a01a:	bf00      	nop
 800a01c:	200000fc 	.word	0x200000fc
 800a020:	0800aeb9 	.word	0x0800aeb9
 800a024:	2000010c 	.word	0x2000010c

0800a028 <cleanup_stdio>:
 800a028:	6841      	ldr	r1, [r0, #4]
 800a02a:	4b0c      	ldr	r3, [pc, #48]	@ (800a05c <cleanup_stdio+0x34>)
 800a02c:	4299      	cmp	r1, r3
 800a02e:	b510      	push	{r4, lr}
 800a030:	4604      	mov	r4, r0
 800a032:	d001      	beq.n	800a038 <cleanup_stdio+0x10>
 800a034:	f000 ff40 	bl	800aeb8 <_fflush_r>
 800a038:	68a1      	ldr	r1, [r4, #8]
 800a03a:	4b09      	ldr	r3, [pc, #36]	@ (800a060 <cleanup_stdio+0x38>)
 800a03c:	4299      	cmp	r1, r3
 800a03e:	d002      	beq.n	800a046 <cleanup_stdio+0x1e>
 800a040:	4620      	mov	r0, r4
 800a042:	f000 ff39 	bl	800aeb8 <_fflush_r>
 800a046:	68e1      	ldr	r1, [r4, #12]
 800a048:	4b06      	ldr	r3, [pc, #24]	@ (800a064 <cleanup_stdio+0x3c>)
 800a04a:	4299      	cmp	r1, r3
 800a04c:	d004      	beq.n	800a058 <cleanup_stdio+0x30>
 800a04e:	4620      	mov	r0, r4
 800a050:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a054:	f000 bf30 	b.w	800aeb8 <_fflush_r>
 800a058:	bd10      	pop	{r4, pc}
 800a05a:	bf00      	nop
 800a05c:	20003bc4 	.word	0x20003bc4
 800a060:	20003c2c 	.word	0x20003c2c
 800a064:	20003c94 	.word	0x20003c94

0800a068 <global_stdio_init.part.0>:
 800a068:	b510      	push	{r4, lr}
 800a06a:	4b0b      	ldr	r3, [pc, #44]	@ (800a098 <global_stdio_init.part.0+0x30>)
 800a06c:	4c0b      	ldr	r4, [pc, #44]	@ (800a09c <global_stdio_init.part.0+0x34>)
 800a06e:	4a0c      	ldr	r2, [pc, #48]	@ (800a0a0 <global_stdio_init.part.0+0x38>)
 800a070:	601a      	str	r2, [r3, #0]
 800a072:	4620      	mov	r0, r4
 800a074:	2200      	movs	r2, #0
 800a076:	2104      	movs	r1, #4
 800a078:	f7ff ff94 	bl	8009fa4 <std>
 800a07c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a080:	2201      	movs	r2, #1
 800a082:	2109      	movs	r1, #9
 800a084:	f7ff ff8e 	bl	8009fa4 <std>
 800a088:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a08c:	2202      	movs	r2, #2
 800a08e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a092:	2112      	movs	r1, #18
 800a094:	f7ff bf86 	b.w	8009fa4 <std>
 800a098:	20003cfc 	.word	0x20003cfc
 800a09c:	20003bc4 	.word	0x20003bc4
 800a0a0:	0800a011 	.word	0x0800a011

0800a0a4 <__sfp_lock_acquire>:
 800a0a4:	4801      	ldr	r0, [pc, #4]	@ (800a0ac <__sfp_lock_acquire+0x8>)
 800a0a6:	f000 b952 	b.w	800a34e <__retarget_lock_acquire_recursive>
 800a0aa:	bf00      	nop
 800a0ac:	20003d05 	.word	0x20003d05

0800a0b0 <__sfp_lock_release>:
 800a0b0:	4801      	ldr	r0, [pc, #4]	@ (800a0b8 <__sfp_lock_release+0x8>)
 800a0b2:	f000 b94d 	b.w	800a350 <__retarget_lock_release_recursive>
 800a0b6:	bf00      	nop
 800a0b8:	20003d05 	.word	0x20003d05

0800a0bc <__sinit>:
 800a0bc:	b510      	push	{r4, lr}
 800a0be:	4604      	mov	r4, r0
 800a0c0:	f7ff fff0 	bl	800a0a4 <__sfp_lock_acquire>
 800a0c4:	6a23      	ldr	r3, [r4, #32]
 800a0c6:	b11b      	cbz	r3, 800a0d0 <__sinit+0x14>
 800a0c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a0cc:	f7ff bff0 	b.w	800a0b0 <__sfp_lock_release>
 800a0d0:	4b04      	ldr	r3, [pc, #16]	@ (800a0e4 <__sinit+0x28>)
 800a0d2:	6223      	str	r3, [r4, #32]
 800a0d4:	4b04      	ldr	r3, [pc, #16]	@ (800a0e8 <__sinit+0x2c>)
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d1f5      	bne.n	800a0c8 <__sinit+0xc>
 800a0dc:	f7ff ffc4 	bl	800a068 <global_stdio_init.part.0>
 800a0e0:	e7f2      	b.n	800a0c8 <__sinit+0xc>
 800a0e2:	bf00      	nop
 800a0e4:	0800a029 	.word	0x0800a029
 800a0e8:	20003cfc 	.word	0x20003cfc

0800a0ec <_fwalk_sglue>:
 800a0ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a0f0:	4607      	mov	r7, r0
 800a0f2:	4688      	mov	r8, r1
 800a0f4:	4614      	mov	r4, r2
 800a0f6:	2600      	movs	r6, #0
 800a0f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a0fc:	f1b9 0901 	subs.w	r9, r9, #1
 800a100:	d505      	bpl.n	800a10e <_fwalk_sglue+0x22>
 800a102:	6824      	ldr	r4, [r4, #0]
 800a104:	2c00      	cmp	r4, #0
 800a106:	d1f7      	bne.n	800a0f8 <_fwalk_sglue+0xc>
 800a108:	4630      	mov	r0, r6
 800a10a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a10e:	89ab      	ldrh	r3, [r5, #12]
 800a110:	2b01      	cmp	r3, #1
 800a112:	d907      	bls.n	800a124 <_fwalk_sglue+0x38>
 800a114:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a118:	3301      	adds	r3, #1
 800a11a:	d003      	beq.n	800a124 <_fwalk_sglue+0x38>
 800a11c:	4629      	mov	r1, r5
 800a11e:	4638      	mov	r0, r7
 800a120:	47c0      	blx	r8
 800a122:	4306      	orrs	r6, r0
 800a124:	3568      	adds	r5, #104	@ 0x68
 800a126:	e7e9      	b.n	800a0fc <_fwalk_sglue+0x10>

0800a128 <iprintf>:
 800a128:	b40f      	push	{r0, r1, r2, r3}
 800a12a:	b507      	push	{r0, r1, r2, lr}
 800a12c:	4906      	ldr	r1, [pc, #24]	@ (800a148 <iprintf+0x20>)
 800a12e:	ab04      	add	r3, sp, #16
 800a130:	6808      	ldr	r0, [r1, #0]
 800a132:	f853 2b04 	ldr.w	r2, [r3], #4
 800a136:	6881      	ldr	r1, [r0, #8]
 800a138:	9301      	str	r3, [sp, #4]
 800a13a:	f000 fb93 	bl	800a864 <_vfiprintf_r>
 800a13e:	b003      	add	sp, #12
 800a140:	f85d eb04 	ldr.w	lr, [sp], #4
 800a144:	b004      	add	sp, #16
 800a146:	4770      	bx	lr
 800a148:	20000108 	.word	0x20000108

0800a14c <siprintf>:
 800a14c:	b40e      	push	{r1, r2, r3}
 800a14e:	b500      	push	{lr}
 800a150:	b09c      	sub	sp, #112	@ 0x70
 800a152:	ab1d      	add	r3, sp, #116	@ 0x74
 800a154:	9002      	str	r0, [sp, #8]
 800a156:	9006      	str	r0, [sp, #24]
 800a158:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a15c:	4809      	ldr	r0, [pc, #36]	@ (800a184 <siprintf+0x38>)
 800a15e:	9107      	str	r1, [sp, #28]
 800a160:	9104      	str	r1, [sp, #16]
 800a162:	4909      	ldr	r1, [pc, #36]	@ (800a188 <siprintf+0x3c>)
 800a164:	f853 2b04 	ldr.w	r2, [r3], #4
 800a168:	9105      	str	r1, [sp, #20]
 800a16a:	6800      	ldr	r0, [r0, #0]
 800a16c:	9301      	str	r3, [sp, #4]
 800a16e:	a902      	add	r1, sp, #8
 800a170:	f000 fa52 	bl	800a618 <_svfiprintf_r>
 800a174:	9b02      	ldr	r3, [sp, #8]
 800a176:	2200      	movs	r2, #0
 800a178:	701a      	strb	r2, [r3, #0]
 800a17a:	b01c      	add	sp, #112	@ 0x70
 800a17c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a180:	b003      	add	sp, #12
 800a182:	4770      	bx	lr
 800a184:	20000108 	.word	0x20000108
 800a188:	ffff0208 	.word	0xffff0208

0800a18c <__sread>:
 800a18c:	b510      	push	{r4, lr}
 800a18e:	460c      	mov	r4, r1
 800a190:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a194:	f000 f88c 	bl	800a2b0 <_read_r>
 800a198:	2800      	cmp	r0, #0
 800a19a:	bfab      	itete	ge
 800a19c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a19e:	89a3      	ldrhlt	r3, [r4, #12]
 800a1a0:	181b      	addge	r3, r3, r0
 800a1a2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a1a6:	bfac      	ite	ge
 800a1a8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a1aa:	81a3      	strhlt	r3, [r4, #12]
 800a1ac:	bd10      	pop	{r4, pc}

0800a1ae <__swrite>:
 800a1ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1b2:	461f      	mov	r7, r3
 800a1b4:	898b      	ldrh	r3, [r1, #12]
 800a1b6:	05db      	lsls	r3, r3, #23
 800a1b8:	4605      	mov	r5, r0
 800a1ba:	460c      	mov	r4, r1
 800a1bc:	4616      	mov	r6, r2
 800a1be:	d505      	bpl.n	800a1cc <__swrite+0x1e>
 800a1c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1c4:	2302      	movs	r3, #2
 800a1c6:	2200      	movs	r2, #0
 800a1c8:	f000 f860 	bl	800a28c <_lseek_r>
 800a1cc:	89a3      	ldrh	r3, [r4, #12]
 800a1ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a1d2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a1d6:	81a3      	strh	r3, [r4, #12]
 800a1d8:	4632      	mov	r2, r6
 800a1da:	463b      	mov	r3, r7
 800a1dc:	4628      	mov	r0, r5
 800a1de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a1e2:	f000 b877 	b.w	800a2d4 <_write_r>

0800a1e6 <__sseek>:
 800a1e6:	b510      	push	{r4, lr}
 800a1e8:	460c      	mov	r4, r1
 800a1ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1ee:	f000 f84d 	bl	800a28c <_lseek_r>
 800a1f2:	1c43      	adds	r3, r0, #1
 800a1f4:	89a3      	ldrh	r3, [r4, #12]
 800a1f6:	bf15      	itete	ne
 800a1f8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a1fa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a1fe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a202:	81a3      	strheq	r3, [r4, #12]
 800a204:	bf18      	it	ne
 800a206:	81a3      	strhne	r3, [r4, #12]
 800a208:	bd10      	pop	{r4, pc}

0800a20a <__sclose>:
 800a20a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a20e:	f000 b82d 	b.w	800a26c <_close_r>

0800a212 <memset>:
 800a212:	4402      	add	r2, r0
 800a214:	4603      	mov	r3, r0
 800a216:	4293      	cmp	r3, r2
 800a218:	d100      	bne.n	800a21c <memset+0xa>
 800a21a:	4770      	bx	lr
 800a21c:	f803 1b01 	strb.w	r1, [r3], #1
 800a220:	e7f9      	b.n	800a216 <memset+0x4>

0800a222 <strncmp>:
 800a222:	b510      	push	{r4, lr}
 800a224:	b16a      	cbz	r2, 800a242 <strncmp+0x20>
 800a226:	3901      	subs	r1, #1
 800a228:	1884      	adds	r4, r0, r2
 800a22a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a22e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a232:	429a      	cmp	r2, r3
 800a234:	d103      	bne.n	800a23e <strncmp+0x1c>
 800a236:	42a0      	cmp	r0, r4
 800a238:	d001      	beq.n	800a23e <strncmp+0x1c>
 800a23a:	2a00      	cmp	r2, #0
 800a23c:	d1f5      	bne.n	800a22a <strncmp+0x8>
 800a23e:	1ad0      	subs	r0, r2, r3
 800a240:	bd10      	pop	{r4, pc}
 800a242:	4610      	mov	r0, r2
 800a244:	e7fc      	b.n	800a240 <strncmp+0x1e>

0800a246 <strncpy>:
 800a246:	b510      	push	{r4, lr}
 800a248:	3901      	subs	r1, #1
 800a24a:	4603      	mov	r3, r0
 800a24c:	b132      	cbz	r2, 800a25c <strncpy+0x16>
 800a24e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a252:	f803 4b01 	strb.w	r4, [r3], #1
 800a256:	3a01      	subs	r2, #1
 800a258:	2c00      	cmp	r4, #0
 800a25a:	d1f7      	bne.n	800a24c <strncpy+0x6>
 800a25c:	441a      	add	r2, r3
 800a25e:	2100      	movs	r1, #0
 800a260:	4293      	cmp	r3, r2
 800a262:	d100      	bne.n	800a266 <strncpy+0x20>
 800a264:	bd10      	pop	{r4, pc}
 800a266:	f803 1b01 	strb.w	r1, [r3], #1
 800a26a:	e7f9      	b.n	800a260 <strncpy+0x1a>

0800a26c <_close_r>:
 800a26c:	b538      	push	{r3, r4, r5, lr}
 800a26e:	4d06      	ldr	r5, [pc, #24]	@ (800a288 <_close_r+0x1c>)
 800a270:	2300      	movs	r3, #0
 800a272:	4604      	mov	r4, r0
 800a274:	4608      	mov	r0, r1
 800a276:	602b      	str	r3, [r5, #0]
 800a278:	f7f6 fe0b 	bl	8000e92 <_close>
 800a27c:	1c43      	adds	r3, r0, #1
 800a27e:	d102      	bne.n	800a286 <_close_r+0x1a>
 800a280:	682b      	ldr	r3, [r5, #0]
 800a282:	b103      	cbz	r3, 800a286 <_close_r+0x1a>
 800a284:	6023      	str	r3, [r4, #0]
 800a286:	bd38      	pop	{r3, r4, r5, pc}
 800a288:	20003d00 	.word	0x20003d00

0800a28c <_lseek_r>:
 800a28c:	b538      	push	{r3, r4, r5, lr}
 800a28e:	4d07      	ldr	r5, [pc, #28]	@ (800a2ac <_lseek_r+0x20>)
 800a290:	4604      	mov	r4, r0
 800a292:	4608      	mov	r0, r1
 800a294:	4611      	mov	r1, r2
 800a296:	2200      	movs	r2, #0
 800a298:	602a      	str	r2, [r5, #0]
 800a29a:	461a      	mov	r2, r3
 800a29c:	f7f6 fe20 	bl	8000ee0 <_lseek>
 800a2a0:	1c43      	adds	r3, r0, #1
 800a2a2:	d102      	bne.n	800a2aa <_lseek_r+0x1e>
 800a2a4:	682b      	ldr	r3, [r5, #0]
 800a2a6:	b103      	cbz	r3, 800a2aa <_lseek_r+0x1e>
 800a2a8:	6023      	str	r3, [r4, #0]
 800a2aa:	bd38      	pop	{r3, r4, r5, pc}
 800a2ac:	20003d00 	.word	0x20003d00

0800a2b0 <_read_r>:
 800a2b0:	b538      	push	{r3, r4, r5, lr}
 800a2b2:	4d07      	ldr	r5, [pc, #28]	@ (800a2d0 <_read_r+0x20>)
 800a2b4:	4604      	mov	r4, r0
 800a2b6:	4608      	mov	r0, r1
 800a2b8:	4611      	mov	r1, r2
 800a2ba:	2200      	movs	r2, #0
 800a2bc:	602a      	str	r2, [r5, #0]
 800a2be:	461a      	mov	r2, r3
 800a2c0:	f7f6 fdca 	bl	8000e58 <_read>
 800a2c4:	1c43      	adds	r3, r0, #1
 800a2c6:	d102      	bne.n	800a2ce <_read_r+0x1e>
 800a2c8:	682b      	ldr	r3, [r5, #0]
 800a2ca:	b103      	cbz	r3, 800a2ce <_read_r+0x1e>
 800a2cc:	6023      	str	r3, [r4, #0]
 800a2ce:	bd38      	pop	{r3, r4, r5, pc}
 800a2d0:	20003d00 	.word	0x20003d00

0800a2d4 <_write_r>:
 800a2d4:	b538      	push	{r3, r4, r5, lr}
 800a2d6:	4d07      	ldr	r5, [pc, #28]	@ (800a2f4 <_write_r+0x20>)
 800a2d8:	4604      	mov	r4, r0
 800a2da:	4608      	mov	r0, r1
 800a2dc:	4611      	mov	r1, r2
 800a2de:	2200      	movs	r2, #0
 800a2e0:	602a      	str	r2, [r5, #0]
 800a2e2:	461a      	mov	r2, r3
 800a2e4:	f7f6 f9fe 	bl	80006e4 <_write>
 800a2e8:	1c43      	adds	r3, r0, #1
 800a2ea:	d102      	bne.n	800a2f2 <_write_r+0x1e>
 800a2ec:	682b      	ldr	r3, [r5, #0]
 800a2ee:	b103      	cbz	r3, 800a2f2 <_write_r+0x1e>
 800a2f0:	6023      	str	r3, [r4, #0]
 800a2f2:	bd38      	pop	{r3, r4, r5, pc}
 800a2f4:	20003d00 	.word	0x20003d00

0800a2f8 <__errno>:
 800a2f8:	4b01      	ldr	r3, [pc, #4]	@ (800a300 <__errno+0x8>)
 800a2fa:	6818      	ldr	r0, [r3, #0]
 800a2fc:	4770      	bx	lr
 800a2fe:	bf00      	nop
 800a300:	20000108 	.word	0x20000108

0800a304 <__libc_init_array>:
 800a304:	b570      	push	{r4, r5, r6, lr}
 800a306:	4d0d      	ldr	r5, [pc, #52]	@ (800a33c <__libc_init_array+0x38>)
 800a308:	4c0d      	ldr	r4, [pc, #52]	@ (800a340 <__libc_init_array+0x3c>)
 800a30a:	1b64      	subs	r4, r4, r5
 800a30c:	10a4      	asrs	r4, r4, #2
 800a30e:	2600      	movs	r6, #0
 800a310:	42a6      	cmp	r6, r4
 800a312:	d109      	bne.n	800a328 <__libc_init_array+0x24>
 800a314:	4d0b      	ldr	r5, [pc, #44]	@ (800a344 <__libc_init_array+0x40>)
 800a316:	4c0c      	ldr	r4, [pc, #48]	@ (800a348 <__libc_init_array+0x44>)
 800a318:	f000 ff6e 	bl	800b1f8 <_init>
 800a31c:	1b64      	subs	r4, r4, r5
 800a31e:	10a4      	asrs	r4, r4, #2
 800a320:	2600      	movs	r6, #0
 800a322:	42a6      	cmp	r6, r4
 800a324:	d105      	bne.n	800a332 <__libc_init_array+0x2e>
 800a326:	bd70      	pop	{r4, r5, r6, pc}
 800a328:	f855 3b04 	ldr.w	r3, [r5], #4
 800a32c:	4798      	blx	r3
 800a32e:	3601      	adds	r6, #1
 800a330:	e7ee      	b.n	800a310 <__libc_init_array+0xc>
 800a332:	f855 3b04 	ldr.w	r3, [r5], #4
 800a336:	4798      	blx	r3
 800a338:	3601      	adds	r6, #1
 800a33a:	e7f2      	b.n	800a322 <__libc_init_array+0x1e>
 800a33c:	0800b320 	.word	0x0800b320
 800a340:	0800b320 	.word	0x0800b320
 800a344:	0800b320 	.word	0x0800b320
 800a348:	0800b324 	.word	0x0800b324

0800a34c <__retarget_lock_init_recursive>:
 800a34c:	4770      	bx	lr

0800a34e <__retarget_lock_acquire_recursive>:
 800a34e:	4770      	bx	lr

0800a350 <__retarget_lock_release_recursive>:
 800a350:	4770      	bx	lr

0800a352 <memcpy>:
 800a352:	440a      	add	r2, r1
 800a354:	4291      	cmp	r1, r2
 800a356:	f100 33ff 	add.w	r3, r0, #4294967295
 800a35a:	d100      	bne.n	800a35e <memcpy+0xc>
 800a35c:	4770      	bx	lr
 800a35e:	b510      	push	{r4, lr}
 800a360:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a364:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a368:	4291      	cmp	r1, r2
 800a36a:	d1f9      	bne.n	800a360 <memcpy+0xe>
 800a36c:	bd10      	pop	{r4, pc}
	...

0800a370 <_free_r>:
 800a370:	b538      	push	{r3, r4, r5, lr}
 800a372:	4605      	mov	r5, r0
 800a374:	2900      	cmp	r1, #0
 800a376:	d041      	beq.n	800a3fc <_free_r+0x8c>
 800a378:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a37c:	1f0c      	subs	r4, r1, #4
 800a37e:	2b00      	cmp	r3, #0
 800a380:	bfb8      	it	lt
 800a382:	18e4      	addlt	r4, r4, r3
 800a384:	f000 f8e0 	bl	800a548 <__malloc_lock>
 800a388:	4a1d      	ldr	r2, [pc, #116]	@ (800a400 <_free_r+0x90>)
 800a38a:	6813      	ldr	r3, [r2, #0]
 800a38c:	b933      	cbnz	r3, 800a39c <_free_r+0x2c>
 800a38e:	6063      	str	r3, [r4, #4]
 800a390:	6014      	str	r4, [r2, #0]
 800a392:	4628      	mov	r0, r5
 800a394:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a398:	f000 b8dc 	b.w	800a554 <__malloc_unlock>
 800a39c:	42a3      	cmp	r3, r4
 800a39e:	d908      	bls.n	800a3b2 <_free_r+0x42>
 800a3a0:	6820      	ldr	r0, [r4, #0]
 800a3a2:	1821      	adds	r1, r4, r0
 800a3a4:	428b      	cmp	r3, r1
 800a3a6:	bf01      	itttt	eq
 800a3a8:	6819      	ldreq	r1, [r3, #0]
 800a3aa:	685b      	ldreq	r3, [r3, #4]
 800a3ac:	1809      	addeq	r1, r1, r0
 800a3ae:	6021      	streq	r1, [r4, #0]
 800a3b0:	e7ed      	b.n	800a38e <_free_r+0x1e>
 800a3b2:	461a      	mov	r2, r3
 800a3b4:	685b      	ldr	r3, [r3, #4]
 800a3b6:	b10b      	cbz	r3, 800a3bc <_free_r+0x4c>
 800a3b8:	42a3      	cmp	r3, r4
 800a3ba:	d9fa      	bls.n	800a3b2 <_free_r+0x42>
 800a3bc:	6811      	ldr	r1, [r2, #0]
 800a3be:	1850      	adds	r0, r2, r1
 800a3c0:	42a0      	cmp	r0, r4
 800a3c2:	d10b      	bne.n	800a3dc <_free_r+0x6c>
 800a3c4:	6820      	ldr	r0, [r4, #0]
 800a3c6:	4401      	add	r1, r0
 800a3c8:	1850      	adds	r0, r2, r1
 800a3ca:	4283      	cmp	r3, r0
 800a3cc:	6011      	str	r1, [r2, #0]
 800a3ce:	d1e0      	bne.n	800a392 <_free_r+0x22>
 800a3d0:	6818      	ldr	r0, [r3, #0]
 800a3d2:	685b      	ldr	r3, [r3, #4]
 800a3d4:	6053      	str	r3, [r2, #4]
 800a3d6:	4408      	add	r0, r1
 800a3d8:	6010      	str	r0, [r2, #0]
 800a3da:	e7da      	b.n	800a392 <_free_r+0x22>
 800a3dc:	d902      	bls.n	800a3e4 <_free_r+0x74>
 800a3de:	230c      	movs	r3, #12
 800a3e0:	602b      	str	r3, [r5, #0]
 800a3e2:	e7d6      	b.n	800a392 <_free_r+0x22>
 800a3e4:	6820      	ldr	r0, [r4, #0]
 800a3e6:	1821      	adds	r1, r4, r0
 800a3e8:	428b      	cmp	r3, r1
 800a3ea:	bf04      	itt	eq
 800a3ec:	6819      	ldreq	r1, [r3, #0]
 800a3ee:	685b      	ldreq	r3, [r3, #4]
 800a3f0:	6063      	str	r3, [r4, #4]
 800a3f2:	bf04      	itt	eq
 800a3f4:	1809      	addeq	r1, r1, r0
 800a3f6:	6021      	streq	r1, [r4, #0]
 800a3f8:	6054      	str	r4, [r2, #4]
 800a3fa:	e7ca      	b.n	800a392 <_free_r+0x22>
 800a3fc:	bd38      	pop	{r3, r4, r5, pc}
 800a3fe:	bf00      	nop
 800a400:	20003d0c 	.word	0x20003d0c

0800a404 <sbrk_aligned>:
 800a404:	b570      	push	{r4, r5, r6, lr}
 800a406:	4e0f      	ldr	r6, [pc, #60]	@ (800a444 <sbrk_aligned+0x40>)
 800a408:	460c      	mov	r4, r1
 800a40a:	6831      	ldr	r1, [r6, #0]
 800a40c:	4605      	mov	r5, r0
 800a40e:	b911      	cbnz	r1, 800a416 <sbrk_aligned+0x12>
 800a410:	f000 fe28 	bl	800b064 <_sbrk_r>
 800a414:	6030      	str	r0, [r6, #0]
 800a416:	4621      	mov	r1, r4
 800a418:	4628      	mov	r0, r5
 800a41a:	f000 fe23 	bl	800b064 <_sbrk_r>
 800a41e:	1c43      	adds	r3, r0, #1
 800a420:	d103      	bne.n	800a42a <sbrk_aligned+0x26>
 800a422:	f04f 34ff 	mov.w	r4, #4294967295
 800a426:	4620      	mov	r0, r4
 800a428:	bd70      	pop	{r4, r5, r6, pc}
 800a42a:	1cc4      	adds	r4, r0, #3
 800a42c:	f024 0403 	bic.w	r4, r4, #3
 800a430:	42a0      	cmp	r0, r4
 800a432:	d0f8      	beq.n	800a426 <sbrk_aligned+0x22>
 800a434:	1a21      	subs	r1, r4, r0
 800a436:	4628      	mov	r0, r5
 800a438:	f000 fe14 	bl	800b064 <_sbrk_r>
 800a43c:	3001      	adds	r0, #1
 800a43e:	d1f2      	bne.n	800a426 <sbrk_aligned+0x22>
 800a440:	e7ef      	b.n	800a422 <sbrk_aligned+0x1e>
 800a442:	bf00      	nop
 800a444:	20003d08 	.word	0x20003d08

0800a448 <_malloc_r>:
 800a448:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a44c:	1ccd      	adds	r5, r1, #3
 800a44e:	f025 0503 	bic.w	r5, r5, #3
 800a452:	3508      	adds	r5, #8
 800a454:	2d0c      	cmp	r5, #12
 800a456:	bf38      	it	cc
 800a458:	250c      	movcc	r5, #12
 800a45a:	2d00      	cmp	r5, #0
 800a45c:	4606      	mov	r6, r0
 800a45e:	db01      	blt.n	800a464 <_malloc_r+0x1c>
 800a460:	42a9      	cmp	r1, r5
 800a462:	d904      	bls.n	800a46e <_malloc_r+0x26>
 800a464:	230c      	movs	r3, #12
 800a466:	6033      	str	r3, [r6, #0]
 800a468:	2000      	movs	r0, #0
 800a46a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a46e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a544 <_malloc_r+0xfc>
 800a472:	f000 f869 	bl	800a548 <__malloc_lock>
 800a476:	f8d8 3000 	ldr.w	r3, [r8]
 800a47a:	461c      	mov	r4, r3
 800a47c:	bb44      	cbnz	r4, 800a4d0 <_malloc_r+0x88>
 800a47e:	4629      	mov	r1, r5
 800a480:	4630      	mov	r0, r6
 800a482:	f7ff ffbf 	bl	800a404 <sbrk_aligned>
 800a486:	1c43      	adds	r3, r0, #1
 800a488:	4604      	mov	r4, r0
 800a48a:	d158      	bne.n	800a53e <_malloc_r+0xf6>
 800a48c:	f8d8 4000 	ldr.w	r4, [r8]
 800a490:	4627      	mov	r7, r4
 800a492:	2f00      	cmp	r7, #0
 800a494:	d143      	bne.n	800a51e <_malloc_r+0xd6>
 800a496:	2c00      	cmp	r4, #0
 800a498:	d04b      	beq.n	800a532 <_malloc_r+0xea>
 800a49a:	6823      	ldr	r3, [r4, #0]
 800a49c:	4639      	mov	r1, r7
 800a49e:	4630      	mov	r0, r6
 800a4a0:	eb04 0903 	add.w	r9, r4, r3
 800a4a4:	f000 fdde 	bl	800b064 <_sbrk_r>
 800a4a8:	4581      	cmp	r9, r0
 800a4aa:	d142      	bne.n	800a532 <_malloc_r+0xea>
 800a4ac:	6821      	ldr	r1, [r4, #0]
 800a4ae:	1a6d      	subs	r5, r5, r1
 800a4b0:	4629      	mov	r1, r5
 800a4b2:	4630      	mov	r0, r6
 800a4b4:	f7ff ffa6 	bl	800a404 <sbrk_aligned>
 800a4b8:	3001      	adds	r0, #1
 800a4ba:	d03a      	beq.n	800a532 <_malloc_r+0xea>
 800a4bc:	6823      	ldr	r3, [r4, #0]
 800a4be:	442b      	add	r3, r5
 800a4c0:	6023      	str	r3, [r4, #0]
 800a4c2:	f8d8 3000 	ldr.w	r3, [r8]
 800a4c6:	685a      	ldr	r2, [r3, #4]
 800a4c8:	bb62      	cbnz	r2, 800a524 <_malloc_r+0xdc>
 800a4ca:	f8c8 7000 	str.w	r7, [r8]
 800a4ce:	e00f      	b.n	800a4f0 <_malloc_r+0xa8>
 800a4d0:	6822      	ldr	r2, [r4, #0]
 800a4d2:	1b52      	subs	r2, r2, r5
 800a4d4:	d420      	bmi.n	800a518 <_malloc_r+0xd0>
 800a4d6:	2a0b      	cmp	r2, #11
 800a4d8:	d917      	bls.n	800a50a <_malloc_r+0xc2>
 800a4da:	1961      	adds	r1, r4, r5
 800a4dc:	42a3      	cmp	r3, r4
 800a4de:	6025      	str	r5, [r4, #0]
 800a4e0:	bf18      	it	ne
 800a4e2:	6059      	strne	r1, [r3, #4]
 800a4e4:	6863      	ldr	r3, [r4, #4]
 800a4e6:	bf08      	it	eq
 800a4e8:	f8c8 1000 	streq.w	r1, [r8]
 800a4ec:	5162      	str	r2, [r4, r5]
 800a4ee:	604b      	str	r3, [r1, #4]
 800a4f0:	4630      	mov	r0, r6
 800a4f2:	f000 f82f 	bl	800a554 <__malloc_unlock>
 800a4f6:	f104 000b 	add.w	r0, r4, #11
 800a4fa:	1d23      	adds	r3, r4, #4
 800a4fc:	f020 0007 	bic.w	r0, r0, #7
 800a500:	1ac2      	subs	r2, r0, r3
 800a502:	bf1c      	itt	ne
 800a504:	1a1b      	subne	r3, r3, r0
 800a506:	50a3      	strne	r3, [r4, r2]
 800a508:	e7af      	b.n	800a46a <_malloc_r+0x22>
 800a50a:	6862      	ldr	r2, [r4, #4]
 800a50c:	42a3      	cmp	r3, r4
 800a50e:	bf0c      	ite	eq
 800a510:	f8c8 2000 	streq.w	r2, [r8]
 800a514:	605a      	strne	r2, [r3, #4]
 800a516:	e7eb      	b.n	800a4f0 <_malloc_r+0xa8>
 800a518:	4623      	mov	r3, r4
 800a51a:	6864      	ldr	r4, [r4, #4]
 800a51c:	e7ae      	b.n	800a47c <_malloc_r+0x34>
 800a51e:	463c      	mov	r4, r7
 800a520:	687f      	ldr	r7, [r7, #4]
 800a522:	e7b6      	b.n	800a492 <_malloc_r+0x4a>
 800a524:	461a      	mov	r2, r3
 800a526:	685b      	ldr	r3, [r3, #4]
 800a528:	42a3      	cmp	r3, r4
 800a52a:	d1fb      	bne.n	800a524 <_malloc_r+0xdc>
 800a52c:	2300      	movs	r3, #0
 800a52e:	6053      	str	r3, [r2, #4]
 800a530:	e7de      	b.n	800a4f0 <_malloc_r+0xa8>
 800a532:	230c      	movs	r3, #12
 800a534:	6033      	str	r3, [r6, #0]
 800a536:	4630      	mov	r0, r6
 800a538:	f000 f80c 	bl	800a554 <__malloc_unlock>
 800a53c:	e794      	b.n	800a468 <_malloc_r+0x20>
 800a53e:	6005      	str	r5, [r0, #0]
 800a540:	e7d6      	b.n	800a4f0 <_malloc_r+0xa8>
 800a542:	bf00      	nop
 800a544:	20003d0c 	.word	0x20003d0c

0800a548 <__malloc_lock>:
 800a548:	4801      	ldr	r0, [pc, #4]	@ (800a550 <__malloc_lock+0x8>)
 800a54a:	f7ff bf00 	b.w	800a34e <__retarget_lock_acquire_recursive>
 800a54e:	bf00      	nop
 800a550:	20003d04 	.word	0x20003d04

0800a554 <__malloc_unlock>:
 800a554:	4801      	ldr	r0, [pc, #4]	@ (800a55c <__malloc_unlock+0x8>)
 800a556:	f7ff befb 	b.w	800a350 <__retarget_lock_release_recursive>
 800a55a:	bf00      	nop
 800a55c:	20003d04 	.word	0x20003d04

0800a560 <__ssputs_r>:
 800a560:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a564:	688e      	ldr	r6, [r1, #8]
 800a566:	461f      	mov	r7, r3
 800a568:	42be      	cmp	r6, r7
 800a56a:	680b      	ldr	r3, [r1, #0]
 800a56c:	4682      	mov	sl, r0
 800a56e:	460c      	mov	r4, r1
 800a570:	4690      	mov	r8, r2
 800a572:	d82d      	bhi.n	800a5d0 <__ssputs_r+0x70>
 800a574:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a578:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a57c:	d026      	beq.n	800a5cc <__ssputs_r+0x6c>
 800a57e:	6965      	ldr	r5, [r4, #20]
 800a580:	6909      	ldr	r1, [r1, #16]
 800a582:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a586:	eba3 0901 	sub.w	r9, r3, r1
 800a58a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a58e:	1c7b      	adds	r3, r7, #1
 800a590:	444b      	add	r3, r9
 800a592:	106d      	asrs	r5, r5, #1
 800a594:	429d      	cmp	r5, r3
 800a596:	bf38      	it	cc
 800a598:	461d      	movcc	r5, r3
 800a59a:	0553      	lsls	r3, r2, #21
 800a59c:	d527      	bpl.n	800a5ee <__ssputs_r+0x8e>
 800a59e:	4629      	mov	r1, r5
 800a5a0:	f7ff ff52 	bl	800a448 <_malloc_r>
 800a5a4:	4606      	mov	r6, r0
 800a5a6:	b360      	cbz	r0, 800a602 <__ssputs_r+0xa2>
 800a5a8:	6921      	ldr	r1, [r4, #16]
 800a5aa:	464a      	mov	r2, r9
 800a5ac:	f7ff fed1 	bl	800a352 <memcpy>
 800a5b0:	89a3      	ldrh	r3, [r4, #12]
 800a5b2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a5b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a5ba:	81a3      	strh	r3, [r4, #12]
 800a5bc:	6126      	str	r6, [r4, #16]
 800a5be:	6165      	str	r5, [r4, #20]
 800a5c0:	444e      	add	r6, r9
 800a5c2:	eba5 0509 	sub.w	r5, r5, r9
 800a5c6:	6026      	str	r6, [r4, #0]
 800a5c8:	60a5      	str	r5, [r4, #8]
 800a5ca:	463e      	mov	r6, r7
 800a5cc:	42be      	cmp	r6, r7
 800a5ce:	d900      	bls.n	800a5d2 <__ssputs_r+0x72>
 800a5d0:	463e      	mov	r6, r7
 800a5d2:	6820      	ldr	r0, [r4, #0]
 800a5d4:	4632      	mov	r2, r6
 800a5d6:	4641      	mov	r1, r8
 800a5d8:	f000 fd2a 	bl	800b030 <memmove>
 800a5dc:	68a3      	ldr	r3, [r4, #8]
 800a5de:	1b9b      	subs	r3, r3, r6
 800a5e0:	60a3      	str	r3, [r4, #8]
 800a5e2:	6823      	ldr	r3, [r4, #0]
 800a5e4:	4433      	add	r3, r6
 800a5e6:	6023      	str	r3, [r4, #0]
 800a5e8:	2000      	movs	r0, #0
 800a5ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5ee:	462a      	mov	r2, r5
 800a5f0:	f000 fd48 	bl	800b084 <_realloc_r>
 800a5f4:	4606      	mov	r6, r0
 800a5f6:	2800      	cmp	r0, #0
 800a5f8:	d1e0      	bne.n	800a5bc <__ssputs_r+0x5c>
 800a5fa:	6921      	ldr	r1, [r4, #16]
 800a5fc:	4650      	mov	r0, sl
 800a5fe:	f7ff feb7 	bl	800a370 <_free_r>
 800a602:	230c      	movs	r3, #12
 800a604:	f8ca 3000 	str.w	r3, [sl]
 800a608:	89a3      	ldrh	r3, [r4, #12]
 800a60a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a60e:	81a3      	strh	r3, [r4, #12]
 800a610:	f04f 30ff 	mov.w	r0, #4294967295
 800a614:	e7e9      	b.n	800a5ea <__ssputs_r+0x8a>
	...

0800a618 <_svfiprintf_r>:
 800a618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a61c:	4698      	mov	r8, r3
 800a61e:	898b      	ldrh	r3, [r1, #12]
 800a620:	061b      	lsls	r3, r3, #24
 800a622:	b09d      	sub	sp, #116	@ 0x74
 800a624:	4607      	mov	r7, r0
 800a626:	460d      	mov	r5, r1
 800a628:	4614      	mov	r4, r2
 800a62a:	d510      	bpl.n	800a64e <_svfiprintf_r+0x36>
 800a62c:	690b      	ldr	r3, [r1, #16]
 800a62e:	b973      	cbnz	r3, 800a64e <_svfiprintf_r+0x36>
 800a630:	2140      	movs	r1, #64	@ 0x40
 800a632:	f7ff ff09 	bl	800a448 <_malloc_r>
 800a636:	6028      	str	r0, [r5, #0]
 800a638:	6128      	str	r0, [r5, #16]
 800a63a:	b930      	cbnz	r0, 800a64a <_svfiprintf_r+0x32>
 800a63c:	230c      	movs	r3, #12
 800a63e:	603b      	str	r3, [r7, #0]
 800a640:	f04f 30ff 	mov.w	r0, #4294967295
 800a644:	b01d      	add	sp, #116	@ 0x74
 800a646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a64a:	2340      	movs	r3, #64	@ 0x40
 800a64c:	616b      	str	r3, [r5, #20]
 800a64e:	2300      	movs	r3, #0
 800a650:	9309      	str	r3, [sp, #36]	@ 0x24
 800a652:	2320      	movs	r3, #32
 800a654:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a658:	f8cd 800c 	str.w	r8, [sp, #12]
 800a65c:	2330      	movs	r3, #48	@ 0x30
 800a65e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a7fc <_svfiprintf_r+0x1e4>
 800a662:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a666:	f04f 0901 	mov.w	r9, #1
 800a66a:	4623      	mov	r3, r4
 800a66c:	469a      	mov	sl, r3
 800a66e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a672:	b10a      	cbz	r2, 800a678 <_svfiprintf_r+0x60>
 800a674:	2a25      	cmp	r2, #37	@ 0x25
 800a676:	d1f9      	bne.n	800a66c <_svfiprintf_r+0x54>
 800a678:	ebba 0b04 	subs.w	fp, sl, r4
 800a67c:	d00b      	beq.n	800a696 <_svfiprintf_r+0x7e>
 800a67e:	465b      	mov	r3, fp
 800a680:	4622      	mov	r2, r4
 800a682:	4629      	mov	r1, r5
 800a684:	4638      	mov	r0, r7
 800a686:	f7ff ff6b 	bl	800a560 <__ssputs_r>
 800a68a:	3001      	adds	r0, #1
 800a68c:	f000 80a7 	beq.w	800a7de <_svfiprintf_r+0x1c6>
 800a690:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a692:	445a      	add	r2, fp
 800a694:	9209      	str	r2, [sp, #36]	@ 0x24
 800a696:	f89a 3000 	ldrb.w	r3, [sl]
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	f000 809f 	beq.w	800a7de <_svfiprintf_r+0x1c6>
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	f04f 32ff 	mov.w	r2, #4294967295
 800a6a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a6aa:	f10a 0a01 	add.w	sl, sl, #1
 800a6ae:	9304      	str	r3, [sp, #16]
 800a6b0:	9307      	str	r3, [sp, #28]
 800a6b2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a6b6:	931a      	str	r3, [sp, #104]	@ 0x68
 800a6b8:	4654      	mov	r4, sl
 800a6ba:	2205      	movs	r2, #5
 800a6bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6c0:	484e      	ldr	r0, [pc, #312]	@ (800a7fc <_svfiprintf_r+0x1e4>)
 800a6c2:	f7f5 fd9d 	bl	8000200 <memchr>
 800a6c6:	9a04      	ldr	r2, [sp, #16]
 800a6c8:	b9d8      	cbnz	r0, 800a702 <_svfiprintf_r+0xea>
 800a6ca:	06d0      	lsls	r0, r2, #27
 800a6cc:	bf44      	itt	mi
 800a6ce:	2320      	movmi	r3, #32
 800a6d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a6d4:	0711      	lsls	r1, r2, #28
 800a6d6:	bf44      	itt	mi
 800a6d8:	232b      	movmi	r3, #43	@ 0x2b
 800a6da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a6de:	f89a 3000 	ldrb.w	r3, [sl]
 800a6e2:	2b2a      	cmp	r3, #42	@ 0x2a
 800a6e4:	d015      	beq.n	800a712 <_svfiprintf_r+0xfa>
 800a6e6:	9a07      	ldr	r2, [sp, #28]
 800a6e8:	4654      	mov	r4, sl
 800a6ea:	2000      	movs	r0, #0
 800a6ec:	f04f 0c0a 	mov.w	ip, #10
 800a6f0:	4621      	mov	r1, r4
 800a6f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a6f6:	3b30      	subs	r3, #48	@ 0x30
 800a6f8:	2b09      	cmp	r3, #9
 800a6fa:	d94b      	bls.n	800a794 <_svfiprintf_r+0x17c>
 800a6fc:	b1b0      	cbz	r0, 800a72c <_svfiprintf_r+0x114>
 800a6fe:	9207      	str	r2, [sp, #28]
 800a700:	e014      	b.n	800a72c <_svfiprintf_r+0x114>
 800a702:	eba0 0308 	sub.w	r3, r0, r8
 800a706:	fa09 f303 	lsl.w	r3, r9, r3
 800a70a:	4313      	orrs	r3, r2
 800a70c:	9304      	str	r3, [sp, #16]
 800a70e:	46a2      	mov	sl, r4
 800a710:	e7d2      	b.n	800a6b8 <_svfiprintf_r+0xa0>
 800a712:	9b03      	ldr	r3, [sp, #12]
 800a714:	1d19      	adds	r1, r3, #4
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	9103      	str	r1, [sp, #12]
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	bfbb      	ittet	lt
 800a71e:	425b      	neglt	r3, r3
 800a720:	f042 0202 	orrlt.w	r2, r2, #2
 800a724:	9307      	strge	r3, [sp, #28]
 800a726:	9307      	strlt	r3, [sp, #28]
 800a728:	bfb8      	it	lt
 800a72a:	9204      	strlt	r2, [sp, #16]
 800a72c:	7823      	ldrb	r3, [r4, #0]
 800a72e:	2b2e      	cmp	r3, #46	@ 0x2e
 800a730:	d10a      	bne.n	800a748 <_svfiprintf_r+0x130>
 800a732:	7863      	ldrb	r3, [r4, #1]
 800a734:	2b2a      	cmp	r3, #42	@ 0x2a
 800a736:	d132      	bne.n	800a79e <_svfiprintf_r+0x186>
 800a738:	9b03      	ldr	r3, [sp, #12]
 800a73a:	1d1a      	adds	r2, r3, #4
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	9203      	str	r2, [sp, #12]
 800a740:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a744:	3402      	adds	r4, #2
 800a746:	9305      	str	r3, [sp, #20]
 800a748:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a80c <_svfiprintf_r+0x1f4>
 800a74c:	7821      	ldrb	r1, [r4, #0]
 800a74e:	2203      	movs	r2, #3
 800a750:	4650      	mov	r0, sl
 800a752:	f7f5 fd55 	bl	8000200 <memchr>
 800a756:	b138      	cbz	r0, 800a768 <_svfiprintf_r+0x150>
 800a758:	9b04      	ldr	r3, [sp, #16]
 800a75a:	eba0 000a 	sub.w	r0, r0, sl
 800a75e:	2240      	movs	r2, #64	@ 0x40
 800a760:	4082      	lsls	r2, r0
 800a762:	4313      	orrs	r3, r2
 800a764:	3401      	adds	r4, #1
 800a766:	9304      	str	r3, [sp, #16]
 800a768:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a76c:	4824      	ldr	r0, [pc, #144]	@ (800a800 <_svfiprintf_r+0x1e8>)
 800a76e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a772:	2206      	movs	r2, #6
 800a774:	f7f5 fd44 	bl	8000200 <memchr>
 800a778:	2800      	cmp	r0, #0
 800a77a:	d036      	beq.n	800a7ea <_svfiprintf_r+0x1d2>
 800a77c:	4b21      	ldr	r3, [pc, #132]	@ (800a804 <_svfiprintf_r+0x1ec>)
 800a77e:	bb1b      	cbnz	r3, 800a7c8 <_svfiprintf_r+0x1b0>
 800a780:	9b03      	ldr	r3, [sp, #12]
 800a782:	3307      	adds	r3, #7
 800a784:	f023 0307 	bic.w	r3, r3, #7
 800a788:	3308      	adds	r3, #8
 800a78a:	9303      	str	r3, [sp, #12]
 800a78c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a78e:	4433      	add	r3, r6
 800a790:	9309      	str	r3, [sp, #36]	@ 0x24
 800a792:	e76a      	b.n	800a66a <_svfiprintf_r+0x52>
 800a794:	fb0c 3202 	mla	r2, ip, r2, r3
 800a798:	460c      	mov	r4, r1
 800a79a:	2001      	movs	r0, #1
 800a79c:	e7a8      	b.n	800a6f0 <_svfiprintf_r+0xd8>
 800a79e:	2300      	movs	r3, #0
 800a7a0:	3401      	adds	r4, #1
 800a7a2:	9305      	str	r3, [sp, #20]
 800a7a4:	4619      	mov	r1, r3
 800a7a6:	f04f 0c0a 	mov.w	ip, #10
 800a7aa:	4620      	mov	r0, r4
 800a7ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a7b0:	3a30      	subs	r2, #48	@ 0x30
 800a7b2:	2a09      	cmp	r2, #9
 800a7b4:	d903      	bls.n	800a7be <_svfiprintf_r+0x1a6>
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d0c6      	beq.n	800a748 <_svfiprintf_r+0x130>
 800a7ba:	9105      	str	r1, [sp, #20]
 800a7bc:	e7c4      	b.n	800a748 <_svfiprintf_r+0x130>
 800a7be:	fb0c 2101 	mla	r1, ip, r1, r2
 800a7c2:	4604      	mov	r4, r0
 800a7c4:	2301      	movs	r3, #1
 800a7c6:	e7f0      	b.n	800a7aa <_svfiprintf_r+0x192>
 800a7c8:	ab03      	add	r3, sp, #12
 800a7ca:	9300      	str	r3, [sp, #0]
 800a7cc:	462a      	mov	r2, r5
 800a7ce:	4b0e      	ldr	r3, [pc, #56]	@ (800a808 <_svfiprintf_r+0x1f0>)
 800a7d0:	a904      	add	r1, sp, #16
 800a7d2:	4638      	mov	r0, r7
 800a7d4:	f3af 8000 	nop.w
 800a7d8:	1c42      	adds	r2, r0, #1
 800a7da:	4606      	mov	r6, r0
 800a7dc:	d1d6      	bne.n	800a78c <_svfiprintf_r+0x174>
 800a7de:	89ab      	ldrh	r3, [r5, #12]
 800a7e0:	065b      	lsls	r3, r3, #25
 800a7e2:	f53f af2d 	bmi.w	800a640 <_svfiprintf_r+0x28>
 800a7e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a7e8:	e72c      	b.n	800a644 <_svfiprintf_r+0x2c>
 800a7ea:	ab03      	add	r3, sp, #12
 800a7ec:	9300      	str	r3, [sp, #0]
 800a7ee:	462a      	mov	r2, r5
 800a7f0:	4b05      	ldr	r3, [pc, #20]	@ (800a808 <_svfiprintf_r+0x1f0>)
 800a7f2:	a904      	add	r1, sp, #16
 800a7f4:	4638      	mov	r0, r7
 800a7f6:	f000 f9bb 	bl	800ab70 <_printf_i>
 800a7fa:	e7ed      	b.n	800a7d8 <_svfiprintf_r+0x1c0>
 800a7fc:	0800b2e4 	.word	0x0800b2e4
 800a800:	0800b2ee 	.word	0x0800b2ee
 800a804:	00000000 	.word	0x00000000
 800a808:	0800a561 	.word	0x0800a561
 800a80c:	0800b2ea 	.word	0x0800b2ea

0800a810 <__sfputc_r>:
 800a810:	6893      	ldr	r3, [r2, #8]
 800a812:	3b01      	subs	r3, #1
 800a814:	2b00      	cmp	r3, #0
 800a816:	b410      	push	{r4}
 800a818:	6093      	str	r3, [r2, #8]
 800a81a:	da08      	bge.n	800a82e <__sfputc_r+0x1e>
 800a81c:	6994      	ldr	r4, [r2, #24]
 800a81e:	42a3      	cmp	r3, r4
 800a820:	db01      	blt.n	800a826 <__sfputc_r+0x16>
 800a822:	290a      	cmp	r1, #10
 800a824:	d103      	bne.n	800a82e <__sfputc_r+0x1e>
 800a826:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a82a:	f000 bb6d 	b.w	800af08 <__swbuf_r>
 800a82e:	6813      	ldr	r3, [r2, #0]
 800a830:	1c58      	adds	r0, r3, #1
 800a832:	6010      	str	r0, [r2, #0]
 800a834:	7019      	strb	r1, [r3, #0]
 800a836:	4608      	mov	r0, r1
 800a838:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a83c:	4770      	bx	lr

0800a83e <__sfputs_r>:
 800a83e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a840:	4606      	mov	r6, r0
 800a842:	460f      	mov	r7, r1
 800a844:	4614      	mov	r4, r2
 800a846:	18d5      	adds	r5, r2, r3
 800a848:	42ac      	cmp	r4, r5
 800a84a:	d101      	bne.n	800a850 <__sfputs_r+0x12>
 800a84c:	2000      	movs	r0, #0
 800a84e:	e007      	b.n	800a860 <__sfputs_r+0x22>
 800a850:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a854:	463a      	mov	r2, r7
 800a856:	4630      	mov	r0, r6
 800a858:	f7ff ffda 	bl	800a810 <__sfputc_r>
 800a85c:	1c43      	adds	r3, r0, #1
 800a85e:	d1f3      	bne.n	800a848 <__sfputs_r+0xa>
 800a860:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a864 <_vfiprintf_r>:
 800a864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a868:	460d      	mov	r5, r1
 800a86a:	b09d      	sub	sp, #116	@ 0x74
 800a86c:	4614      	mov	r4, r2
 800a86e:	4698      	mov	r8, r3
 800a870:	4606      	mov	r6, r0
 800a872:	b118      	cbz	r0, 800a87c <_vfiprintf_r+0x18>
 800a874:	6a03      	ldr	r3, [r0, #32]
 800a876:	b90b      	cbnz	r3, 800a87c <_vfiprintf_r+0x18>
 800a878:	f7ff fc20 	bl	800a0bc <__sinit>
 800a87c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a87e:	07d9      	lsls	r1, r3, #31
 800a880:	d405      	bmi.n	800a88e <_vfiprintf_r+0x2a>
 800a882:	89ab      	ldrh	r3, [r5, #12]
 800a884:	059a      	lsls	r2, r3, #22
 800a886:	d402      	bmi.n	800a88e <_vfiprintf_r+0x2a>
 800a888:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a88a:	f7ff fd60 	bl	800a34e <__retarget_lock_acquire_recursive>
 800a88e:	89ab      	ldrh	r3, [r5, #12]
 800a890:	071b      	lsls	r3, r3, #28
 800a892:	d501      	bpl.n	800a898 <_vfiprintf_r+0x34>
 800a894:	692b      	ldr	r3, [r5, #16]
 800a896:	b99b      	cbnz	r3, 800a8c0 <_vfiprintf_r+0x5c>
 800a898:	4629      	mov	r1, r5
 800a89a:	4630      	mov	r0, r6
 800a89c:	f000 fb72 	bl	800af84 <__swsetup_r>
 800a8a0:	b170      	cbz	r0, 800a8c0 <_vfiprintf_r+0x5c>
 800a8a2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a8a4:	07dc      	lsls	r4, r3, #31
 800a8a6:	d504      	bpl.n	800a8b2 <_vfiprintf_r+0x4e>
 800a8a8:	f04f 30ff 	mov.w	r0, #4294967295
 800a8ac:	b01d      	add	sp, #116	@ 0x74
 800a8ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8b2:	89ab      	ldrh	r3, [r5, #12]
 800a8b4:	0598      	lsls	r0, r3, #22
 800a8b6:	d4f7      	bmi.n	800a8a8 <_vfiprintf_r+0x44>
 800a8b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a8ba:	f7ff fd49 	bl	800a350 <__retarget_lock_release_recursive>
 800a8be:	e7f3      	b.n	800a8a8 <_vfiprintf_r+0x44>
 800a8c0:	2300      	movs	r3, #0
 800a8c2:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8c4:	2320      	movs	r3, #32
 800a8c6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a8ca:	f8cd 800c 	str.w	r8, [sp, #12]
 800a8ce:	2330      	movs	r3, #48	@ 0x30
 800a8d0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800aa80 <_vfiprintf_r+0x21c>
 800a8d4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a8d8:	f04f 0901 	mov.w	r9, #1
 800a8dc:	4623      	mov	r3, r4
 800a8de:	469a      	mov	sl, r3
 800a8e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a8e4:	b10a      	cbz	r2, 800a8ea <_vfiprintf_r+0x86>
 800a8e6:	2a25      	cmp	r2, #37	@ 0x25
 800a8e8:	d1f9      	bne.n	800a8de <_vfiprintf_r+0x7a>
 800a8ea:	ebba 0b04 	subs.w	fp, sl, r4
 800a8ee:	d00b      	beq.n	800a908 <_vfiprintf_r+0xa4>
 800a8f0:	465b      	mov	r3, fp
 800a8f2:	4622      	mov	r2, r4
 800a8f4:	4629      	mov	r1, r5
 800a8f6:	4630      	mov	r0, r6
 800a8f8:	f7ff ffa1 	bl	800a83e <__sfputs_r>
 800a8fc:	3001      	adds	r0, #1
 800a8fe:	f000 80a7 	beq.w	800aa50 <_vfiprintf_r+0x1ec>
 800a902:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a904:	445a      	add	r2, fp
 800a906:	9209      	str	r2, [sp, #36]	@ 0x24
 800a908:	f89a 3000 	ldrb.w	r3, [sl]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	f000 809f 	beq.w	800aa50 <_vfiprintf_r+0x1ec>
 800a912:	2300      	movs	r3, #0
 800a914:	f04f 32ff 	mov.w	r2, #4294967295
 800a918:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a91c:	f10a 0a01 	add.w	sl, sl, #1
 800a920:	9304      	str	r3, [sp, #16]
 800a922:	9307      	str	r3, [sp, #28]
 800a924:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a928:	931a      	str	r3, [sp, #104]	@ 0x68
 800a92a:	4654      	mov	r4, sl
 800a92c:	2205      	movs	r2, #5
 800a92e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a932:	4853      	ldr	r0, [pc, #332]	@ (800aa80 <_vfiprintf_r+0x21c>)
 800a934:	f7f5 fc64 	bl	8000200 <memchr>
 800a938:	9a04      	ldr	r2, [sp, #16]
 800a93a:	b9d8      	cbnz	r0, 800a974 <_vfiprintf_r+0x110>
 800a93c:	06d1      	lsls	r1, r2, #27
 800a93e:	bf44      	itt	mi
 800a940:	2320      	movmi	r3, #32
 800a942:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a946:	0713      	lsls	r3, r2, #28
 800a948:	bf44      	itt	mi
 800a94a:	232b      	movmi	r3, #43	@ 0x2b
 800a94c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a950:	f89a 3000 	ldrb.w	r3, [sl]
 800a954:	2b2a      	cmp	r3, #42	@ 0x2a
 800a956:	d015      	beq.n	800a984 <_vfiprintf_r+0x120>
 800a958:	9a07      	ldr	r2, [sp, #28]
 800a95a:	4654      	mov	r4, sl
 800a95c:	2000      	movs	r0, #0
 800a95e:	f04f 0c0a 	mov.w	ip, #10
 800a962:	4621      	mov	r1, r4
 800a964:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a968:	3b30      	subs	r3, #48	@ 0x30
 800a96a:	2b09      	cmp	r3, #9
 800a96c:	d94b      	bls.n	800aa06 <_vfiprintf_r+0x1a2>
 800a96e:	b1b0      	cbz	r0, 800a99e <_vfiprintf_r+0x13a>
 800a970:	9207      	str	r2, [sp, #28]
 800a972:	e014      	b.n	800a99e <_vfiprintf_r+0x13a>
 800a974:	eba0 0308 	sub.w	r3, r0, r8
 800a978:	fa09 f303 	lsl.w	r3, r9, r3
 800a97c:	4313      	orrs	r3, r2
 800a97e:	9304      	str	r3, [sp, #16]
 800a980:	46a2      	mov	sl, r4
 800a982:	e7d2      	b.n	800a92a <_vfiprintf_r+0xc6>
 800a984:	9b03      	ldr	r3, [sp, #12]
 800a986:	1d19      	adds	r1, r3, #4
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	9103      	str	r1, [sp, #12]
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	bfbb      	ittet	lt
 800a990:	425b      	neglt	r3, r3
 800a992:	f042 0202 	orrlt.w	r2, r2, #2
 800a996:	9307      	strge	r3, [sp, #28]
 800a998:	9307      	strlt	r3, [sp, #28]
 800a99a:	bfb8      	it	lt
 800a99c:	9204      	strlt	r2, [sp, #16]
 800a99e:	7823      	ldrb	r3, [r4, #0]
 800a9a0:	2b2e      	cmp	r3, #46	@ 0x2e
 800a9a2:	d10a      	bne.n	800a9ba <_vfiprintf_r+0x156>
 800a9a4:	7863      	ldrb	r3, [r4, #1]
 800a9a6:	2b2a      	cmp	r3, #42	@ 0x2a
 800a9a8:	d132      	bne.n	800aa10 <_vfiprintf_r+0x1ac>
 800a9aa:	9b03      	ldr	r3, [sp, #12]
 800a9ac:	1d1a      	adds	r2, r3, #4
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	9203      	str	r2, [sp, #12]
 800a9b2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a9b6:	3402      	adds	r4, #2
 800a9b8:	9305      	str	r3, [sp, #20]
 800a9ba:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800aa90 <_vfiprintf_r+0x22c>
 800a9be:	7821      	ldrb	r1, [r4, #0]
 800a9c0:	2203      	movs	r2, #3
 800a9c2:	4650      	mov	r0, sl
 800a9c4:	f7f5 fc1c 	bl	8000200 <memchr>
 800a9c8:	b138      	cbz	r0, 800a9da <_vfiprintf_r+0x176>
 800a9ca:	9b04      	ldr	r3, [sp, #16]
 800a9cc:	eba0 000a 	sub.w	r0, r0, sl
 800a9d0:	2240      	movs	r2, #64	@ 0x40
 800a9d2:	4082      	lsls	r2, r0
 800a9d4:	4313      	orrs	r3, r2
 800a9d6:	3401      	adds	r4, #1
 800a9d8:	9304      	str	r3, [sp, #16]
 800a9da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9de:	4829      	ldr	r0, [pc, #164]	@ (800aa84 <_vfiprintf_r+0x220>)
 800a9e0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a9e4:	2206      	movs	r2, #6
 800a9e6:	f7f5 fc0b 	bl	8000200 <memchr>
 800a9ea:	2800      	cmp	r0, #0
 800a9ec:	d03f      	beq.n	800aa6e <_vfiprintf_r+0x20a>
 800a9ee:	4b26      	ldr	r3, [pc, #152]	@ (800aa88 <_vfiprintf_r+0x224>)
 800a9f0:	bb1b      	cbnz	r3, 800aa3a <_vfiprintf_r+0x1d6>
 800a9f2:	9b03      	ldr	r3, [sp, #12]
 800a9f4:	3307      	adds	r3, #7
 800a9f6:	f023 0307 	bic.w	r3, r3, #7
 800a9fa:	3308      	adds	r3, #8
 800a9fc:	9303      	str	r3, [sp, #12]
 800a9fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa00:	443b      	add	r3, r7
 800aa02:	9309      	str	r3, [sp, #36]	@ 0x24
 800aa04:	e76a      	b.n	800a8dc <_vfiprintf_r+0x78>
 800aa06:	fb0c 3202 	mla	r2, ip, r2, r3
 800aa0a:	460c      	mov	r4, r1
 800aa0c:	2001      	movs	r0, #1
 800aa0e:	e7a8      	b.n	800a962 <_vfiprintf_r+0xfe>
 800aa10:	2300      	movs	r3, #0
 800aa12:	3401      	adds	r4, #1
 800aa14:	9305      	str	r3, [sp, #20]
 800aa16:	4619      	mov	r1, r3
 800aa18:	f04f 0c0a 	mov.w	ip, #10
 800aa1c:	4620      	mov	r0, r4
 800aa1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aa22:	3a30      	subs	r2, #48	@ 0x30
 800aa24:	2a09      	cmp	r2, #9
 800aa26:	d903      	bls.n	800aa30 <_vfiprintf_r+0x1cc>
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d0c6      	beq.n	800a9ba <_vfiprintf_r+0x156>
 800aa2c:	9105      	str	r1, [sp, #20]
 800aa2e:	e7c4      	b.n	800a9ba <_vfiprintf_r+0x156>
 800aa30:	fb0c 2101 	mla	r1, ip, r1, r2
 800aa34:	4604      	mov	r4, r0
 800aa36:	2301      	movs	r3, #1
 800aa38:	e7f0      	b.n	800aa1c <_vfiprintf_r+0x1b8>
 800aa3a:	ab03      	add	r3, sp, #12
 800aa3c:	9300      	str	r3, [sp, #0]
 800aa3e:	462a      	mov	r2, r5
 800aa40:	4b12      	ldr	r3, [pc, #72]	@ (800aa8c <_vfiprintf_r+0x228>)
 800aa42:	a904      	add	r1, sp, #16
 800aa44:	4630      	mov	r0, r6
 800aa46:	f3af 8000 	nop.w
 800aa4a:	4607      	mov	r7, r0
 800aa4c:	1c78      	adds	r0, r7, #1
 800aa4e:	d1d6      	bne.n	800a9fe <_vfiprintf_r+0x19a>
 800aa50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aa52:	07d9      	lsls	r1, r3, #31
 800aa54:	d405      	bmi.n	800aa62 <_vfiprintf_r+0x1fe>
 800aa56:	89ab      	ldrh	r3, [r5, #12]
 800aa58:	059a      	lsls	r2, r3, #22
 800aa5a:	d402      	bmi.n	800aa62 <_vfiprintf_r+0x1fe>
 800aa5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aa5e:	f7ff fc77 	bl	800a350 <__retarget_lock_release_recursive>
 800aa62:	89ab      	ldrh	r3, [r5, #12]
 800aa64:	065b      	lsls	r3, r3, #25
 800aa66:	f53f af1f 	bmi.w	800a8a8 <_vfiprintf_r+0x44>
 800aa6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800aa6c:	e71e      	b.n	800a8ac <_vfiprintf_r+0x48>
 800aa6e:	ab03      	add	r3, sp, #12
 800aa70:	9300      	str	r3, [sp, #0]
 800aa72:	462a      	mov	r2, r5
 800aa74:	4b05      	ldr	r3, [pc, #20]	@ (800aa8c <_vfiprintf_r+0x228>)
 800aa76:	a904      	add	r1, sp, #16
 800aa78:	4630      	mov	r0, r6
 800aa7a:	f000 f879 	bl	800ab70 <_printf_i>
 800aa7e:	e7e4      	b.n	800aa4a <_vfiprintf_r+0x1e6>
 800aa80:	0800b2e4 	.word	0x0800b2e4
 800aa84:	0800b2ee 	.word	0x0800b2ee
 800aa88:	00000000 	.word	0x00000000
 800aa8c:	0800a83f 	.word	0x0800a83f
 800aa90:	0800b2ea 	.word	0x0800b2ea

0800aa94 <_printf_common>:
 800aa94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa98:	4616      	mov	r6, r2
 800aa9a:	4698      	mov	r8, r3
 800aa9c:	688a      	ldr	r2, [r1, #8]
 800aa9e:	690b      	ldr	r3, [r1, #16]
 800aaa0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800aaa4:	4293      	cmp	r3, r2
 800aaa6:	bfb8      	it	lt
 800aaa8:	4613      	movlt	r3, r2
 800aaaa:	6033      	str	r3, [r6, #0]
 800aaac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800aab0:	4607      	mov	r7, r0
 800aab2:	460c      	mov	r4, r1
 800aab4:	b10a      	cbz	r2, 800aaba <_printf_common+0x26>
 800aab6:	3301      	adds	r3, #1
 800aab8:	6033      	str	r3, [r6, #0]
 800aaba:	6823      	ldr	r3, [r4, #0]
 800aabc:	0699      	lsls	r1, r3, #26
 800aabe:	bf42      	ittt	mi
 800aac0:	6833      	ldrmi	r3, [r6, #0]
 800aac2:	3302      	addmi	r3, #2
 800aac4:	6033      	strmi	r3, [r6, #0]
 800aac6:	6825      	ldr	r5, [r4, #0]
 800aac8:	f015 0506 	ands.w	r5, r5, #6
 800aacc:	d106      	bne.n	800aadc <_printf_common+0x48>
 800aace:	f104 0a19 	add.w	sl, r4, #25
 800aad2:	68e3      	ldr	r3, [r4, #12]
 800aad4:	6832      	ldr	r2, [r6, #0]
 800aad6:	1a9b      	subs	r3, r3, r2
 800aad8:	42ab      	cmp	r3, r5
 800aada:	dc26      	bgt.n	800ab2a <_printf_common+0x96>
 800aadc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800aae0:	6822      	ldr	r2, [r4, #0]
 800aae2:	3b00      	subs	r3, #0
 800aae4:	bf18      	it	ne
 800aae6:	2301      	movne	r3, #1
 800aae8:	0692      	lsls	r2, r2, #26
 800aaea:	d42b      	bmi.n	800ab44 <_printf_common+0xb0>
 800aaec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800aaf0:	4641      	mov	r1, r8
 800aaf2:	4638      	mov	r0, r7
 800aaf4:	47c8      	blx	r9
 800aaf6:	3001      	adds	r0, #1
 800aaf8:	d01e      	beq.n	800ab38 <_printf_common+0xa4>
 800aafa:	6823      	ldr	r3, [r4, #0]
 800aafc:	6922      	ldr	r2, [r4, #16]
 800aafe:	f003 0306 	and.w	r3, r3, #6
 800ab02:	2b04      	cmp	r3, #4
 800ab04:	bf02      	ittt	eq
 800ab06:	68e5      	ldreq	r5, [r4, #12]
 800ab08:	6833      	ldreq	r3, [r6, #0]
 800ab0a:	1aed      	subeq	r5, r5, r3
 800ab0c:	68a3      	ldr	r3, [r4, #8]
 800ab0e:	bf0c      	ite	eq
 800ab10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ab14:	2500      	movne	r5, #0
 800ab16:	4293      	cmp	r3, r2
 800ab18:	bfc4      	itt	gt
 800ab1a:	1a9b      	subgt	r3, r3, r2
 800ab1c:	18ed      	addgt	r5, r5, r3
 800ab1e:	2600      	movs	r6, #0
 800ab20:	341a      	adds	r4, #26
 800ab22:	42b5      	cmp	r5, r6
 800ab24:	d11a      	bne.n	800ab5c <_printf_common+0xc8>
 800ab26:	2000      	movs	r0, #0
 800ab28:	e008      	b.n	800ab3c <_printf_common+0xa8>
 800ab2a:	2301      	movs	r3, #1
 800ab2c:	4652      	mov	r2, sl
 800ab2e:	4641      	mov	r1, r8
 800ab30:	4638      	mov	r0, r7
 800ab32:	47c8      	blx	r9
 800ab34:	3001      	adds	r0, #1
 800ab36:	d103      	bne.n	800ab40 <_printf_common+0xac>
 800ab38:	f04f 30ff 	mov.w	r0, #4294967295
 800ab3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab40:	3501      	adds	r5, #1
 800ab42:	e7c6      	b.n	800aad2 <_printf_common+0x3e>
 800ab44:	18e1      	adds	r1, r4, r3
 800ab46:	1c5a      	adds	r2, r3, #1
 800ab48:	2030      	movs	r0, #48	@ 0x30
 800ab4a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ab4e:	4422      	add	r2, r4
 800ab50:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ab54:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ab58:	3302      	adds	r3, #2
 800ab5a:	e7c7      	b.n	800aaec <_printf_common+0x58>
 800ab5c:	2301      	movs	r3, #1
 800ab5e:	4622      	mov	r2, r4
 800ab60:	4641      	mov	r1, r8
 800ab62:	4638      	mov	r0, r7
 800ab64:	47c8      	blx	r9
 800ab66:	3001      	adds	r0, #1
 800ab68:	d0e6      	beq.n	800ab38 <_printf_common+0xa4>
 800ab6a:	3601      	adds	r6, #1
 800ab6c:	e7d9      	b.n	800ab22 <_printf_common+0x8e>
	...

0800ab70 <_printf_i>:
 800ab70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ab74:	7e0f      	ldrb	r7, [r1, #24]
 800ab76:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ab78:	2f78      	cmp	r7, #120	@ 0x78
 800ab7a:	4691      	mov	r9, r2
 800ab7c:	4680      	mov	r8, r0
 800ab7e:	460c      	mov	r4, r1
 800ab80:	469a      	mov	sl, r3
 800ab82:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ab86:	d807      	bhi.n	800ab98 <_printf_i+0x28>
 800ab88:	2f62      	cmp	r7, #98	@ 0x62
 800ab8a:	d80a      	bhi.n	800aba2 <_printf_i+0x32>
 800ab8c:	2f00      	cmp	r7, #0
 800ab8e:	f000 80d2 	beq.w	800ad36 <_printf_i+0x1c6>
 800ab92:	2f58      	cmp	r7, #88	@ 0x58
 800ab94:	f000 80b9 	beq.w	800ad0a <_printf_i+0x19a>
 800ab98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ab9c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800aba0:	e03a      	b.n	800ac18 <_printf_i+0xa8>
 800aba2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800aba6:	2b15      	cmp	r3, #21
 800aba8:	d8f6      	bhi.n	800ab98 <_printf_i+0x28>
 800abaa:	a101      	add	r1, pc, #4	@ (adr r1, 800abb0 <_printf_i+0x40>)
 800abac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800abb0:	0800ac09 	.word	0x0800ac09
 800abb4:	0800ac1d 	.word	0x0800ac1d
 800abb8:	0800ab99 	.word	0x0800ab99
 800abbc:	0800ab99 	.word	0x0800ab99
 800abc0:	0800ab99 	.word	0x0800ab99
 800abc4:	0800ab99 	.word	0x0800ab99
 800abc8:	0800ac1d 	.word	0x0800ac1d
 800abcc:	0800ab99 	.word	0x0800ab99
 800abd0:	0800ab99 	.word	0x0800ab99
 800abd4:	0800ab99 	.word	0x0800ab99
 800abd8:	0800ab99 	.word	0x0800ab99
 800abdc:	0800ad1d 	.word	0x0800ad1d
 800abe0:	0800ac47 	.word	0x0800ac47
 800abe4:	0800acd7 	.word	0x0800acd7
 800abe8:	0800ab99 	.word	0x0800ab99
 800abec:	0800ab99 	.word	0x0800ab99
 800abf0:	0800ad3f 	.word	0x0800ad3f
 800abf4:	0800ab99 	.word	0x0800ab99
 800abf8:	0800ac47 	.word	0x0800ac47
 800abfc:	0800ab99 	.word	0x0800ab99
 800ac00:	0800ab99 	.word	0x0800ab99
 800ac04:	0800acdf 	.word	0x0800acdf
 800ac08:	6833      	ldr	r3, [r6, #0]
 800ac0a:	1d1a      	adds	r2, r3, #4
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	6032      	str	r2, [r6, #0]
 800ac10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ac14:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ac18:	2301      	movs	r3, #1
 800ac1a:	e09d      	b.n	800ad58 <_printf_i+0x1e8>
 800ac1c:	6833      	ldr	r3, [r6, #0]
 800ac1e:	6820      	ldr	r0, [r4, #0]
 800ac20:	1d19      	adds	r1, r3, #4
 800ac22:	6031      	str	r1, [r6, #0]
 800ac24:	0606      	lsls	r6, r0, #24
 800ac26:	d501      	bpl.n	800ac2c <_printf_i+0xbc>
 800ac28:	681d      	ldr	r5, [r3, #0]
 800ac2a:	e003      	b.n	800ac34 <_printf_i+0xc4>
 800ac2c:	0645      	lsls	r5, r0, #25
 800ac2e:	d5fb      	bpl.n	800ac28 <_printf_i+0xb8>
 800ac30:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ac34:	2d00      	cmp	r5, #0
 800ac36:	da03      	bge.n	800ac40 <_printf_i+0xd0>
 800ac38:	232d      	movs	r3, #45	@ 0x2d
 800ac3a:	426d      	negs	r5, r5
 800ac3c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ac40:	4859      	ldr	r0, [pc, #356]	@ (800ada8 <_printf_i+0x238>)
 800ac42:	230a      	movs	r3, #10
 800ac44:	e011      	b.n	800ac6a <_printf_i+0xfa>
 800ac46:	6821      	ldr	r1, [r4, #0]
 800ac48:	6833      	ldr	r3, [r6, #0]
 800ac4a:	0608      	lsls	r0, r1, #24
 800ac4c:	f853 5b04 	ldr.w	r5, [r3], #4
 800ac50:	d402      	bmi.n	800ac58 <_printf_i+0xe8>
 800ac52:	0649      	lsls	r1, r1, #25
 800ac54:	bf48      	it	mi
 800ac56:	b2ad      	uxthmi	r5, r5
 800ac58:	2f6f      	cmp	r7, #111	@ 0x6f
 800ac5a:	4853      	ldr	r0, [pc, #332]	@ (800ada8 <_printf_i+0x238>)
 800ac5c:	6033      	str	r3, [r6, #0]
 800ac5e:	bf14      	ite	ne
 800ac60:	230a      	movne	r3, #10
 800ac62:	2308      	moveq	r3, #8
 800ac64:	2100      	movs	r1, #0
 800ac66:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ac6a:	6866      	ldr	r6, [r4, #4]
 800ac6c:	60a6      	str	r6, [r4, #8]
 800ac6e:	2e00      	cmp	r6, #0
 800ac70:	bfa2      	ittt	ge
 800ac72:	6821      	ldrge	r1, [r4, #0]
 800ac74:	f021 0104 	bicge.w	r1, r1, #4
 800ac78:	6021      	strge	r1, [r4, #0]
 800ac7a:	b90d      	cbnz	r5, 800ac80 <_printf_i+0x110>
 800ac7c:	2e00      	cmp	r6, #0
 800ac7e:	d04b      	beq.n	800ad18 <_printf_i+0x1a8>
 800ac80:	4616      	mov	r6, r2
 800ac82:	fbb5 f1f3 	udiv	r1, r5, r3
 800ac86:	fb03 5711 	mls	r7, r3, r1, r5
 800ac8a:	5dc7      	ldrb	r7, [r0, r7]
 800ac8c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ac90:	462f      	mov	r7, r5
 800ac92:	42bb      	cmp	r3, r7
 800ac94:	460d      	mov	r5, r1
 800ac96:	d9f4      	bls.n	800ac82 <_printf_i+0x112>
 800ac98:	2b08      	cmp	r3, #8
 800ac9a:	d10b      	bne.n	800acb4 <_printf_i+0x144>
 800ac9c:	6823      	ldr	r3, [r4, #0]
 800ac9e:	07df      	lsls	r7, r3, #31
 800aca0:	d508      	bpl.n	800acb4 <_printf_i+0x144>
 800aca2:	6923      	ldr	r3, [r4, #16]
 800aca4:	6861      	ldr	r1, [r4, #4]
 800aca6:	4299      	cmp	r1, r3
 800aca8:	bfde      	ittt	le
 800acaa:	2330      	movle	r3, #48	@ 0x30
 800acac:	f806 3c01 	strble.w	r3, [r6, #-1]
 800acb0:	f106 36ff 	addle.w	r6, r6, #4294967295
 800acb4:	1b92      	subs	r2, r2, r6
 800acb6:	6122      	str	r2, [r4, #16]
 800acb8:	f8cd a000 	str.w	sl, [sp]
 800acbc:	464b      	mov	r3, r9
 800acbe:	aa03      	add	r2, sp, #12
 800acc0:	4621      	mov	r1, r4
 800acc2:	4640      	mov	r0, r8
 800acc4:	f7ff fee6 	bl	800aa94 <_printf_common>
 800acc8:	3001      	adds	r0, #1
 800acca:	d14a      	bne.n	800ad62 <_printf_i+0x1f2>
 800accc:	f04f 30ff 	mov.w	r0, #4294967295
 800acd0:	b004      	add	sp, #16
 800acd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800acd6:	6823      	ldr	r3, [r4, #0]
 800acd8:	f043 0320 	orr.w	r3, r3, #32
 800acdc:	6023      	str	r3, [r4, #0]
 800acde:	4833      	ldr	r0, [pc, #204]	@ (800adac <_printf_i+0x23c>)
 800ace0:	2778      	movs	r7, #120	@ 0x78
 800ace2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ace6:	6823      	ldr	r3, [r4, #0]
 800ace8:	6831      	ldr	r1, [r6, #0]
 800acea:	061f      	lsls	r7, r3, #24
 800acec:	f851 5b04 	ldr.w	r5, [r1], #4
 800acf0:	d402      	bmi.n	800acf8 <_printf_i+0x188>
 800acf2:	065f      	lsls	r7, r3, #25
 800acf4:	bf48      	it	mi
 800acf6:	b2ad      	uxthmi	r5, r5
 800acf8:	6031      	str	r1, [r6, #0]
 800acfa:	07d9      	lsls	r1, r3, #31
 800acfc:	bf44      	itt	mi
 800acfe:	f043 0320 	orrmi.w	r3, r3, #32
 800ad02:	6023      	strmi	r3, [r4, #0]
 800ad04:	b11d      	cbz	r5, 800ad0e <_printf_i+0x19e>
 800ad06:	2310      	movs	r3, #16
 800ad08:	e7ac      	b.n	800ac64 <_printf_i+0xf4>
 800ad0a:	4827      	ldr	r0, [pc, #156]	@ (800ada8 <_printf_i+0x238>)
 800ad0c:	e7e9      	b.n	800ace2 <_printf_i+0x172>
 800ad0e:	6823      	ldr	r3, [r4, #0]
 800ad10:	f023 0320 	bic.w	r3, r3, #32
 800ad14:	6023      	str	r3, [r4, #0]
 800ad16:	e7f6      	b.n	800ad06 <_printf_i+0x196>
 800ad18:	4616      	mov	r6, r2
 800ad1a:	e7bd      	b.n	800ac98 <_printf_i+0x128>
 800ad1c:	6833      	ldr	r3, [r6, #0]
 800ad1e:	6825      	ldr	r5, [r4, #0]
 800ad20:	6961      	ldr	r1, [r4, #20]
 800ad22:	1d18      	adds	r0, r3, #4
 800ad24:	6030      	str	r0, [r6, #0]
 800ad26:	062e      	lsls	r6, r5, #24
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	d501      	bpl.n	800ad30 <_printf_i+0x1c0>
 800ad2c:	6019      	str	r1, [r3, #0]
 800ad2e:	e002      	b.n	800ad36 <_printf_i+0x1c6>
 800ad30:	0668      	lsls	r0, r5, #25
 800ad32:	d5fb      	bpl.n	800ad2c <_printf_i+0x1bc>
 800ad34:	8019      	strh	r1, [r3, #0]
 800ad36:	2300      	movs	r3, #0
 800ad38:	6123      	str	r3, [r4, #16]
 800ad3a:	4616      	mov	r6, r2
 800ad3c:	e7bc      	b.n	800acb8 <_printf_i+0x148>
 800ad3e:	6833      	ldr	r3, [r6, #0]
 800ad40:	1d1a      	adds	r2, r3, #4
 800ad42:	6032      	str	r2, [r6, #0]
 800ad44:	681e      	ldr	r6, [r3, #0]
 800ad46:	6862      	ldr	r2, [r4, #4]
 800ad48:	2100      	movs	r1, #0
 800ad4a:	4630      	mov	r0, r6
 800ad4c:	f7f5 fa58 	bl	8000200 <memchr>
 800ad50:	b108      	cbz	r0, 800ad56 <_printf_i+0x1e6>
 800ad52:	1b80      	subs	r0, r0, r6
 800ad54:	6060      	str	r0, [r4, #4]
 800ad56:	6863      	ldr	r3, [r4, #4]
 800ad58:	6123      	str	r3, [r4, #16]
 800ad5a:	2300      	movs	r3, #0
 800ad5c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ad60:	e7aa      	b.n	800acb8 <_printf_i+0x148>
 800ad62:	6923      	ldr	r3, [r4, #16]
 800ad64:	4632      	mov	r2, r6
 800ad66:	4649      	mov	r1, r9
 800ad68:	4640      	mov	r0, r8
 800ad6a:	47d0      	blx	sl
 800ad6c:	3001      	adds	r0, #1
 800ad6e:	d0ad      	beq.n	800accc <_printf_i+0x15c>
 800ad70:	6823      	ldr	r3, [r4, #0]
 800ad72:	079b      	lsls	r3, r3, #30
 800ad74:	d413      	bmi.n	800ad9e <_printf_i+0x22e>
 800ad76:	68e0      	ldr	r0, [r4, #12]
 800ad78:	9b03      	ldr	r3, [sp, #12]
 800ad7a:	4298      	cmp	r0, r3
 800ad7c:	bfb8      	it	lt
 800ad7e:	4618      	movlt	r0, r3
 800ad80:	e7a6      	b.n	800acd0 <_printf_i+0x160>
 800ad82:	2301      	movs	r3, #1
 800ad84:	4632      	mov	r2, r6
 800ad86:	4649      	mov	r1, r9
 800ad88:	4640      	mov	r0, r8
 800ad8a:	47d0      	blx	sl
 800ad8c:	3001      	adds	r0, #1
 800ad8e:	d09d      	beq.n	800accc <_printf_i+0x15c>
 800ad90:	3501      	adds	r5, #1
 800ad92:	68e3      	ldr	r3, [r4, #12]
 800ad94:	9903      	ldr	r1, [sp, #12]
 800ad96:	1a5b      	subs	r3, r3, r1
 800ad98:	42ab      	cmp	r3, r5
 800ad9a:	dcf2      	bgt.n	800ad82 <_printf_i+0x212>
 800ad9c:	e7eb      	b.n	800ad76 <_printf_i+0x206>
 800ad9e:	2500      	movs	r5, #0
 800ada0:	f104 0619 	add.w	r6, r4, #25
 800ada4:	e7f5      	b.n	800ad92 <_printf_i+0x222>
 800ada6:	bf00      	nop
 800ada8:	0800b2f5 	.word	0x0800b2f5
 800adac:	0800b306 	.word	0x0800b306

0800adb0 <__sflush_r>:
 800adb0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800adb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800adb8:	0716      	lsls	r6, r2, #28
 800adba:	4605      	mov	r5, r0
 800adbc:	460c      	mov	r4, r1
 800adbe:	d454      	bmi.n	800ae6a <__sflush_r+0xba>
 800adc0:	684b      	ldr	r3, [r1, #4]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	dc02      	bgt.n	800adcc <__sflush_r+0x1c>
 800adc6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800adc8:	2b00      	cmp	r3, #0
 800adca:	dd48      	ble.n	800ae5e <__sflush_r+0xae>
 800adcc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800adce:	2e00      	cmp	r6, #0
 800add0:	d045      	beq.n	800ae5e <__sflush_r+0xae>
 800add2:	2300      	movs	r3, #0
 800add4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800add8:	682f      	ldr	r7, [r5, #0]
 800adda:	6a21      	ldr	r1, [r4, #32]
 800addc:	602b      	str	r3, [r5, #0]
 800adde:	d030      	beq.n	800ae42 <__sflush_r+0x92>
 800ade0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ade2:	89a3      	ldrh	r3, [r4, #12]
 800ade4:	0759      	lsls	r1, r3, #29
 800ade6:	d505      	bpl.n	800adf4 <__sflush_r+0x44>
 800ade8:	6863      	ldr	r3, [r4, #4]
 800adea:	1ad2      	subs	r2, r2, r3
 800adec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800adee:	b10b      	cbz	r3, 800adf4 <__sflush_r+0x44>
 800adf0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800adf2:	1ad2      	subs	r2, r2, r3
 800adf4:	2300      	movs	r3, #0
 800adf6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800adf8:	6a21      	ldr	r1, [r4, #32]
 800adfa:	4628      	mov	r0, r5
 800adfc:	47b0      	blx	r6
 800adfe:	1c43      	adds	r3, r0, #1
 800ae00:	89a3      	ldrh	r3, [r4, #12]
 800ae02:	d106      	bne.n	800ae12 <__sflush_r+0x62>
 800ae04:	6829      	ldr	r1, [r5, #0]
 800ae06:	291d      	cmp	r1, #29
 800ae08:	d82b      	bhi.n	800ae62 <__sflush_r+0xb2>
 800ae0a:	4a2a      	ldr	r2, [pc, #168]	@ (800aeb4 <__sflush_r+0x104>)
 800ae0c:	410a      	asrs	r2, r1
 800ae0e:	07d6      	lsls	r6, r2, #31
 800ae10:	d427      	bmi.n	800ae62 <__sflush_r+0xb2>
 800ae12:	2200      	movs	r2, #0
 800ae14:	6062      	str	r2, [r4, #4]
 800ae16:	04d9      	lsls	r1, r3, #19
 800ae18:	6922      	ldr	r2, [r4, #16]
 800ae1a:	6022      	str	r2, [r4, #0]
 800ae1c:	d504      	bpl.n	800ae28 <__sflush_r+0x78>
 800ae1e:	1c42      	adds	r2, r0, #1
 800ae20:	d101      	bne.n	800ae26 <__sflush_r+0x76>
 800ae22:	682b      	ldr	r3, [r5, #0]
 800ae24:	b903      	cbnz	r3, 800ae28 <__sflush_r+0x78>
 800ae26:	6560      	str	r0, [r4, #84]	@ 0x54
 800ae28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ae2a:	602f      	str	r7, [r5, #0]
 800ae2c:	b1b9      	cbz	r1, 800ae5e <__sflush_r+0xae>
 800ae2e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ae32:	4299      	cmp	r1, r3
 800ae34:	d002      	beq.n	800ae3c <__sflush_r+0x8c>
 800ae36:	4628      	mov	r0, r5
 800ae38:	f7ff fa9a 	bl	800a370 <_free_r>
 800ae3c:	2300      	movs	r3, #0
 800ae3e:	6363      	str	r3, [r4, #52]	@ 0x34
 800ae40:	e00d      	b.n	800ae5e <__sflush_r+0xae>
 800ae42:	2301      	movs	r3, #1
 800ae44:	4628      	mov	r0, r5
 800ae46:	47b0      	blx	r6
 800ae48:	4602      	mov	r2, r0
 800ae4a:	1c50      	adds	r0, r2, #1
 800ae4c:	d1c9      	bne.n	800ade2 <__sflush_r+0x32>
 800ae4e:	682b      	ldr	r3, [r5, #0]
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d0c6      	beq.n	800ade2 <__sflush_r+0x32>
 800ae54:	2b1d      	cmp	r3, #29
 800ae56:	d001      	beq.n	800ae5c <__sflush_r+0xac>
 800ae58:	2b16      	cmp	r3, #22
 800ae5a:	d11e      	bne.n	800ae9a <__sflush_r+0xea>
 800ae5c:	602f      	str	r7, [r5, #0]
 800ae5e:	2000      	movs	r0, #0
 800ae60:	e022      	b.n	800aea8 <__sflush_r+0xf8>
 800ae62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ae66:	b21b      	sxth	r3, r3
 800ae68:	e01b      	b.n	800aea2 <__sflush_r+0xf2>
 800ae6a:	690f      	ldr	r7, [r1, #16]
 800ae6c:	2f00      	cmp	r7, #0
 800ae6e:	d0f6      	beq.n	800ae5e <__sflush_r+0xae>
 800ae70:	0793      	lsls	r3, r2, #30
 800ae72:	680e      	ldr	r6, [r1, #0]
 800ae74:	bf08      	it	eq
 800ae76:	694b      	ldreq	r3, [r1, #20]
 800ae78:	600f      	str	r7, [r1, #0]
 800ae7a:	bf18      	it	ne
 800ae7c:	2300      	movne	r3, #0
 800ae7e:	eba6 0807 	sub.w	r8, r6, r7
 800ae82:	608b      	str	r3, [r1, #8]
 800ae84:	f1b8 0f00 	cmp.w	r8, #0
 800ae88:	dde9      	ble.n	800ae5e <__sflush_r+0xae>
 800ae8a:	6a21      	ldr	r1, [r4, #32]
 800ae8c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ae8e:	4643      	mov	r3, r8
 800ae90:	463a      	mov	r2, r7
 800ae92:	4628      	mov	r0, r5
 800ae94:	47b0      	blx	r6
 800ae96:	2800      	cmp	r0, #0
 800ae98:	dc08      	bgt.n	800aeac <__sflush_r+0xfc>
 800ae9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aea2:	81a3      	strh	r3, [r4, #12]
 800aea4:	f04f 30ff 	mov.w	r0, #4294967295
 800aea8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aeac:	4407      	add	r7, r0
 800aeae:	eba8 0800 	sub.w	r8, r8, r0
 800aeb2:	e7e7      	b.n	800ae84 <__sflush_r+0xd4>
 800aeb4:	dfbffffe 	.word	0xdfbffffe

0800aeb8 <_fflush_r>:
 800aeb8:	b538      	push	{r3, r4, r5, lr}
 800aeba:	690b      	ldr	r3, [r1, #16]
 800aebc:	4605      	mov	r5, r0
 800aebe:	460c      	mov	r4, r1
 800aec0:	b913      	cbnz	r3, 800aec8 <_fflush_r+0x10>
 800aec2:	2500      	movs	r5, #0
 800aec4:	4628      	mov	r0, r5
 800aec6:	bd38      	pop	{r3, r4, r5, pc}
 800aec8:	b118      	cbz	r0, 800aed2 <_fflush_r+0x1a>
 800aeca:	6a03      	ldr	r3, [r0, #32]
 800aecc:	b90b      	cbnz	r3, 800aed2 <_fflush_r+0x1a>
 800aece:	f7ff f8f5 	bl	800a0bc <__sinit>
 800aed2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d0f3      	beq.n	800aec2 <_fflush_r+0xa>
 800aeda:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800aedc:	07d0      	lsls	r0, r2, #31
 800aede:	d404      	bmi.n	800aeea <_fflush_r+0x32>
 800aee0:	0599      	lsls	r1, r3, #22
 800aee2:	d402      	bmi.n	800aeea <_fflush_r+0x32>
 800aee4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aee6:	f7ff fa32 	bl	800a34e <__retarget_lock_acquire_recursive>
 800aeea:	4628      	mov	r0, r5
 800aeec:	4621      	mov	r1, r4
 800aeee:	f7ff ff5f 	bl	800adb0 <__sflush_r>
 800aef2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aef4:	07da      	lsls	r2, r3, #31
 800aef6:	4605      	mov	r5, r0
 800aef8:	d4e4      	bmi.n	800aec4 <_fflush_r+0xc>
 800aefa:	89a3      	ldrh	r3, [r4, #12]
 800aefc:	059b      	lsls	r3, r3, #22
 800aefe:	d4e1      	bmi.n	800aec4 <_fflush_r+0xc>
 800af00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800af02:	f7ff fa25 	bl	800a350 <__retarget_lock_release_recursive>
 800af06:	e7dd      	b.n	800aec4 <_fflush_r+0xc>

0800af08 <__swbuf_r>:
 800af08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af0a:	460e      	mov	r6, r1
 800af0c:	4614      	mov	r4, r2
 800af0e:	4605      	mov	r5, r0
 800af10:	b118      	cbz	r0, 800af1a <__swbuf_r+0x12>
 800af12:	6a03      	ldr	r3, [r0, #32]
 800af14:	b90b      	cbnz	r3, 800af1a <__swbuf_r+0x12>
 800af16:	f7ff f8d1 	bl	800a0bc <__sinit>
 800af1a:	69a3      	ldr	r3, [r4, #24]
 800af1c:	60a3      	str	r3, [r4, #8]
 800af1e:	89a3      	ldrh	r3, [r4, #12]
 800af20:	071a      	lsls	r2, r3, #28
 800af22:	d501      	bpl.n	800af28 <__swbuf_r+0x20>
 800af24:	6923      	ldr	r3, [r4, #16]
 800af26:	b943      	cbnz	r3, 800af3a <__swbuf_r+0x32>
 800af28:	4621      	mov	r1, r4
 800af2a:	4628      	mov	r0, r5
 800af2c:	f000 f82a 	bl	800af84 <__swsetup_r>
 800af30:	b118      	cbz	r0, 800af3a <__swbuf_r+0x32>
 800af32:	f04f 37ff 	mov.w	r7, #4294967295
 800af36:	4638      	mov	r0, r7
 800af38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af3a:	6823      	ldr	r3, [r4, #0]
 800af3c:	6922      	ldr	r2, [r4, #16]
 800af3e:	1a98      	subs	r0, r3, r2
 800af40:	6963      	ldr	r3, [r4, #20]
 800af42:	b2f6      	uxtb	r6, r6
 800af44:	4283      	cmp	r3, r0
 800af46:	4637      	mov	r7, r6
 800af48:	dc05      	bgt.n	800af56 <__swbuf_r+0x4e>
 800af4a:	4621      	mov	r1, r4
 800af4c:	4628      	mov	r0, r5
 800af4e:	f7ff ffb3 	bl	800aeb8 <_fflush_r>
 800af52:	2800      	cmp	r0, #0
 800af54:	d1ed      	bne.n	800af32 <__swbuf_r+0x2a>
 800af56:	68a3      	ldr	r3, [r4, #8]
 800af58:	3b01      	subs	r3, #1
 800af5a:	60a3      	str	r3, [r4, #8]
 800af5c:	6823      	ldr	r3, [r4, #0]
 800af5e:	1c5a      	adds	r2, r3, #1
 800af60:	6022      	str	r2, [r4, #0]
 800af62:	701e      	strb	r6, [r3, #0]
 800af64:	6962      	ldr	r2, [r4, #20]
 800af66:	1c43      	adds	r3, r0, #1
 800af68:	429a      	cmp	r2, r3
 800af6a:	d004      	beq.n	800af76 <__swbuf_r+0x6e>
 800af6c:	89a3      	ldrh	r3, [r4, #12]
 800af6e:	07db      	lsls	r3, r3, #31
 800af70:	d5e1      	bpl.n	800af36 <__swbuf_r+0x2e>
 800af72:	2e0a      	cmp	r6, #10
 800af74:	d1df      	bne.n	800af36 <__swbuf_r+0x2e>
 800af76:	4621      	mov	r1, r4
 800af78:	4628      	mov	r0, r5
 800af7a:	f7ff ff9d 	bl	800aeb8 <_fflush_r>
 800af7e:	2800      	cmp	r0, #0
 800af80:	d0d9      	beq.n	800af36 <__swbuf_r+0x2e>
 800af82:	e7d6      	b.n	800af32 <__swbuf_r+0x2a>

0800af84 <__swsetup_r>:
 800af84:	b538      	push	{r3, r4, r5, lr}
 800af86:	4b29      	ldr	r3, [pc, #164]	@ (800b02c <__swsetup_r+0xa8>)
 800af88:	4605      	mov	r5, r0
 800af8a:	6818      	ldr	r0, [r3, #0]
 800af8c:	460c      	mov	r4, r1
 800af8e:	b118      	cbz	r0, 800af98 <__swsetup_r+0x14>
 800af90:	6a03      	ldr	r3, [r0, #32]
 800af92:	b90b      	cbnz	r3, 800af98 <__swsetup_r+0x14>
 800af94:	f7ff f892 	bl	800a0bc <__sinit>
 800af98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af9c:	0719      	lsls	r1, r3, #28
 800af9e:	d422      	bmi.n	800afe6 <__swsetup_r+0x62>
 800afa0:	06da      	lsls	r2, r3, #27
 800afa2:	d407      	bmi.n	800afb4 <__swsetup_r+0x30>
 800afa4:	2209      	movs	r2, #9
 800afa6:	602a      	str	r2, [r5, #0]
 800afa8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800afac:	81a3      	strh	r3, [r4, #12]
 800afae:	f04f 30ff 	mov.w	r0, #4294967295
 800afb2:	e033      	b.n	800b01c <__swsetup_r+0x98>
 800afb4:	0758      	lsls	r0, r3, #29
 800afb6:	d512      	bpl.n	800afde <__swsetup_r+0x5a>
 800afb8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800afba:	b141      	cbz	r1, 800afce <__swsetup_r+0x4a>
 800afbc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800afc0:	4299      	cmp	r1, r3
 800afc2:	d002      	beq.n	800afca <__swsetup_r+0x46>
 800afc4:	4628      	mov	r0, r5
 800afc6:	f7ff f9d3 	bl	800a370 <_free_r>
 800afca:	2300      	movs	r3, #0
 800afcc:	6363      	str	r3, [r4, #52]	@ 0x34
 800afce:	89a3      	ldrh	r3, [r4, #12]
 800afd0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800afd4:	81a3      	strh	r3, [r4, #12]
 800afd6:	2300      	movs	r3, #0
 800afd8:	6063      	str	r3, [r4, #4]
 800afda:	6923      	ldr	r3, [r4, #16]
 800afdc:	6023      	str	r3, [r4, #0]
 800afde:	89a3      	ldrh	r3, [r4, #12]
 800afe0:	f043 0308 	orr.w	r3, r3, #8
 800afe4:	81a3      	strh	r3, [r4, #12]
 800afe6:	6923      	ldr	r3, [r4, #16]
 800afe8:	b94b      	cbnz	r3, 800affe <__swsetup_r+0x7a>
 800afea:	89a3      	ldrh	r3, [r4, #12]
 800afec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800aff0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aff4:	d003      	beq.n	800affe <__swsetup_r+0x7a>
 800aff6:	4621      	mov	r1, r4
 800aff8:	4628      	mov	r0, r5
 800affa:	f000 f897 	bl	800b12c <__smakebuf_r>
 800affe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b002:	f013 0201 	ands.w	r2, r3, #1
 800b006:	d00a      	beq.n	800b01e <__swsetup_r+0x9a>
 800b008:	2200      	movs	r2, #0
 800b00a:	60a2      	str	r2, [r4, #8]
 800b00c:	6962      	ldr	r2, [r4, #20]
 800b00e:	4252      	negs	r2, r2
 800b010:	61a2      	str	r2, [r4, #24]
 800b012:	6922      	ldr	r2, [r4, #16]
 800b014:	b942      	cbnz	r2, 800b028 <__swsetup_r+0xa4>
 800b016:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b01a:	d1c5      	bne.n	800afa8 <__swsetup_r+0x24>
 800b01c:	bd38      	pop	{r3, r4, r5, pc}
 800b01e:	0799      	lsls	r1, r3, #30
 800b020:	bf58      	it	pl
 800b022:	6962      	ldrpl	r2, [r4, #20]
 800b024:	60a2      	str	r2, [r4, #8]
 800b026:	e7f4      	b.n	800b012 <__swsetup_r+0x8e>
 800b028:	2000      	movs	r0, #0
 800b02a:	e7f7      	b.n	800b01c <__swsetup_r+0x98>
 800b02c:	20000108 	.word	0x20000108

0800b030 <memmove>:
 800b030:	4288      	cmp	r0, r1
 800b032:	b510      	push	{r4, lr}
 800b034:	eb01 0402 	add.w	r4, r1, r2
 800b038:	d902      	bls.n	800b040 <memmove+0x10>
 800b03a:	4284      	cmp	r4, r0
 800b03c:	4623      	mov	r3, r4
 800b03e:	d807      	bhi.n	800b050 <memmove+0x20>
 800b040:	1e43      	subs	r3, r0, #1
 800b042:	42a1      	cmp	r1, r4
 800b044:	d008      	beq.n	800b058 <memmove+0x28>
 800b046:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b04a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b04e:	e7f8      	b.n	800b042 <memmove+0x12>
 800b050:	4402      	add	r2, r0
 800b052:	4601      	mov	r1, r0
 800b054:	428a      	cmp	r2, r1
 800b056:	d100      	bne.n	800b05a <memmove+0x2a>
 800b058:	bd10      	pop	{r4, pc}
 800b05a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b05e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b062:	e7f7      	b.n	800b054 <memmove+0x24>

0800b064 <_sbrk_r>:
 800b064:	b538      	push	{r3, r4, r5, lr}
 800b066:	4d06      	ldr	r5, [pc, #24]	@ (800b080 <_sbrk_r+0x1c>)
 800b068:	2300      	movs	r3, #0
 800b06a:	4604      	mov	r4, r0
 800b06c:	4608      	mov	r0, r1
 800b06e:	602b      	str	r3, [r5, #0]
 800b070:	f7f5 ff44 	bl	8000efc <_sbrk>
 800b074:	1c43      	adds	r3, r0, #1
 800b076:	d102      	bne.n	800b07e <_sbrk_r+0x1a>
 800b078:	682b      	ldr	r3, [r5, #0]
 800b07a:	b103      	cbz	r3, 800b07e <_sbrk_r+0x1a>
 800b07c:	6023      	str	r3, [r4, #0]
 800b07e:	bd38      	pop	{r3, r4, r5, pc}
 800b080:	20003d00 	.word	0x20003d00

0800b084 <_realloc_r>:
 800b084:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b088:	4680      	mov	r8, r0
 800b08a:	4615      	mov	r5, r2
 800b08c:	460c      	mov	r4, r1
 800b08e:	b921      	cbnz	r1, 800b09a <_realloc_r+0x16>
 800b090:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b094:	4611      	mov	r1, r2
 800b096:	f7ff b9d7 	b.w	800a448 <_malloc_r>
 800b09a:	b92a      	cbnz	r2, 800b0a8 <_realloc_r+0x24>
 800b09c:	f7ff f968 	bl	800a370 <_free_r>
 800b0a0:	2400      	movs	r4, #0
 800b0a2:	4620      	mov	r0, r4
 800b0a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0a8:	f000 f89e 	bl	800b1e8 <_malloc_usable_size_r>
 800b0ac:	4285      	cmp	r5, r0
 800b0ae:	4606      	mov	r6, r0
 800b0b0:	d802      	bhi.n	800b0b8 <_realloc_r+0x34>
 800b0b2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b0b6:	d8f4      	bhi.n	800b0a2 <_realloc_r+0x1e>
 800b0b8:	4629      	mov	r1, r5
 800b0ba:	4640      	mov	r0, r8
 800b0bc:	f7ff f9c4 	bl	800a448 <_malloc_r>
 800b0c0:	4607      	mov	r7, r0
 800b0c2:	2800      	cmp	r0, #0
 800b0c4:	d0ec      	beq.n	800b0a0 <_realloc_r+0x1c>
 800b0c6:	42b5      	cmp	r5, r6
 800b0c8:	462a      	mov	r2, r5
 800b0ca:	4621      	mov	r1, r4
 800b0cc:	bf28      	it	cs
 800b0ce:	4632      	movcs	r2, r6
 800b0d0:	f7ff f93f 	bl	800a352 <memcpy>
 800b0d4:	4621      	mov	r1, r4
 800b0d6:	4640      	mov	r0, r8
 800b0d8:	f7ff f94a 	bl	800a370 <_free_r>
 800b0dc:	463c      	mov	r4, r7
 800b0de:	e7e0      	b.n	800b0a2 <_realloc_r+0x1e>

0800b0e0 <__swhatbuf_r>:
 800b0e0:	b570      	push	{r4, r5, r6, lr}
 800b0e2:	460c      	mov	r4, r1
 800b0e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0e8:	2900      	cmp	r1, #0
 800b0ea:	b096      	sub	sp, #88	@ 0x58
 800b0ec:	4615      	mov	r5, r2
 800b0ee:	461e      	mov	r6, r3
 800b0f0:	da0d      	bge.n	800b10e <__swhatbuf_r+0x2e>
 800b0f2:	89a3      	ldrh	r3, [r4, #12]
 800b0f4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b0f8:	f04f 0100 	mov.w	r1, #0
 800b0fc:	bf14      	ite	ne
 800b0fe:	2340      	movne	r3, #64	@ 0x40
 800b100:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b104:	2000      	movs	r0, #0
 800b106:	6031      	str	r1, [r6, #0]
 800b108:	602b      	str	r3, [r5, #0]
 800b10a:	b016      	add	sp, #88	@ 0x58
 800b10c:	bd70      	pop	{r4, r5, r6, pc}
 800b10e:	466a      	mov	r2, sp
 800b110:	f000 f848 	bl	800b1a4 <_fstat_r>
 800b114:	2800      	cmp	r0, #0
 800b116:	dbec      	blt.n	800b0f2 <__swhatbuf_r+0x12>
 800b118:	9901      	ldr	r1, [sp, #4]
 800b11a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b11e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b122:	4259      	negs	r1, r3
 800b124:	4159      	adcs	r1, r3
 800b126:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b12a:	e7eb      	b.n	800b104 <__swhatbuf_r+0x24>

0800b12c <__smakebuf_r>:
 800b12c:	898b      	ldrh	r3, [r1, #12]
 800b12e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b130:	079d      	lsls	r5, r3, #30
 800b132:	4606      	mov	r6, r0
 800b134:	460c      	mov	r4, r1
 800b136:	d507      	bpl.n	800b148 <__smakebuf_r+0x1c>
 800b138:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b13c:	6023      	str	r3, [r4, #0]
 800b13e:	6123      	str	r3, [r4, #16]
 800b140:	2301      	movs	r3, #1
 800b142:	6163      	str	r3, [r4, #20]
 800b144:	b003      	add	sp, #12
 800b146:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b148:	ab01      	add	r3, sp, #4
 800b14a:	466a      	mov	r2, sp
 800b14c:	f7ff ffc8 	bl	800b0e0 <__swhatbuf_r>
 800b150:	9f00      	ldr	r7, [sp, #0]
 800b152:	4605      	mov	r5, r0
 800b154:	4639      	mov	r1, r7
 800b156:	4630      	mov	r0, r6
 800b158:	f7ff f976 	bl	800a448 <_malloc_r>
 800b15c:	b948      	cbnz	r0, 800b172 <__smakebuf_r+0x46>
 800b15e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b162:	059a      	lsls	r2, r3, #22
 800b164:	d4ee      	bmi.n	800b144 <__smakebuf_r+0x18>
 800b166:	f023 0303 	bic.w	r3, r3, #3
 800b16a:	f043 0302 	orr.w	r3, r3, #2
 800b16e:	81a3      	strh	r3, [r4, #12]
 800b170:	e7e2      	b.n	800b138 <__smakebuf_r+0xc>
 800b172:	89a3      	ldrh	r3, [r4, #12]
 800b174:	6020      	str	r0, [r4, #0]
 800b176:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b17a:	81a3      	strh	r3, [r4, #12]
 800b17c:	9b01      	ldr	r3, [sp, #4]
 800b17e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b182:	b15b      	cbz	r3, 800b19c <__smakebuf_r+0x70>
 800b184:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b188:	4630      	mov	r0, r6
 800b18a:	f000 f81d 	bl	800b1c8 <_isatty_r>
 800b18e:	b128      	cbz	r0, 800b19c <__smakebuf_r+0x70>
 800b190:	89a3      	ldrh	r3, [r4, #12]
 800b192:	f023 0303 	bic.w	r3, r3, #3
 800b196:	f043 0301 	orr.w	r3, r3, #1
 800b19a:	81a3      	strh	r3, [r4, #12]
 800b19c:	89a3      	ldrh	r3, [r4, #12]
 800b19e:	431d      	orrs	r5, r3
 800b1a0:	81a5      	strh	r5, [r4, #12]
 800b1a2:	e7cf      	b.n	800b144 <__smakebuf_r+0x18>

0800b1a4 <_fstat_r>:
 800b1a4:	b538      	push	{r3, r4, r5, lr}
 800b1a6:	4d07      	ldr	r5, [pc, #28]	@ (800b1c4 <_fstat_r+0x20>)
 800b1a8:	2300      	movs	r3, #0
 800b1aa:	4604      	mov	r4, r0
 800b1ac:	4608      	mov	r0, r1
 800b1ae:	4611      	mov	r1, r2
 800b1b0:	602b      	str	r3, [r5, #0]
 800b1b2:	f7f5 fe7a 	bl	8000eaa <_fstat>
 800b1b6:	1c43      	adds	r3, r0, #1
 800b1b8:	d102      	bne.n	800b1c0 <_fstat_r+0x1c>
 800b1ba:	682b      	ldr	r3, [r5, #0]
 800b1bc:	b103      	cbz	r3, 800b1c0 <_fstat_r+0x1c>
 800b1be:	6023      	str	r3, [r4, #0]
 800b1c0:	bd38      	pop	{r3, r4, r5, pc}
 800b1c2:	bf00      	nop
 800b1c4:	20003d00 	.word	0x20003d00

0800b1c8 <_isatty_r>:
 800b1c8:	b538      	push	{r3, r4, r5, lr}
 800b1ca:	4d06      	ldr	r5, [pc, #24]	@ (800b1e4 <_isatty_r+0x1c>)
 800b1cc:	2300      	movs	r3, #0
 800b1ce:	4604      	mov	r4, r0
 800b1d0:	4608      	mov	r0, r1
 800b1d2:	602b      	str	r3, [r5, #0]
 800b1d4:	f7f5 fe79 	bl	8000eca <_isatty>
 800b1d8:	1c43      	adds	r3, r0, #1
 800b1da:	d102      	bne.n	800b1e2 <_isatty_r+0x1a>
 800b1dc:	682b      	ldr	r3, [r5, #0]
 800b1de:	b103      	cbz	r3, 800b1e2 <_isatty_r+0x1a>
 800b1e0:	6023      	str	r3, [r4, #0]
 800b1e2:	bd38      	pop	{r3, r4, r5, pc}
 800b1e4:	20003d00 	.word	0x20003d00

0800b1e8 <_malloc_usable_size_r>:
 800b1e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b1ec:	1f18      	subs	r0, r3, #4
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	bfbc      	itt	lt
 800b1f2:	580b      	ldrlt	r3, [r1, r0]
 800b1f4:	18c0      	addlt	r0, r0, r3
 800b1f6:	4770      	bx	lr

0800b1f8 <_init>:
 800b1f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1fa:	bf00      	nop
 800b1fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1fe:	bc08      	pop	{r3}
 800b200:	469e      	mov	lr, r3
 800b202:	4770      	bx	lr

0800b204 <_fini>:
 800b204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b206:	bf00      	nop
 800b208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b20a:	bc08      	pop	{r3}
 800b20c:	469e      	mov	lr, r3
 800b20e:	4770      	bx	lr
