#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Oct  3 16:00:46 2017
# Process ID: 26036
# Current directory: /home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.runs/impl_1
# Command line: vivado -log ocpoc_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ocpoc_top.tcl -notrace
# Log file: /home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.runs/impl_1/ocpoc_top.vdi
# Journal file: /home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source ocpoc_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ip_repo/RC_Receiver_Input_1.0_en'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ip_repo/AXI_OcPoC_en'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 568 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_processing_system7_0_0/armps_processing_system7_0_0.xdc] for cell 'armps_wrapper_i/armps_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_processing_system7_0_0/armps_processing_system7_0_0.xdc] for cell 'armps_wrapper_i/armps_i/processing_system7_0/inst'
Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_rst_processing_system7_0_50M_0/armps_rst_processing_system7_0_50M_0_board.xdc] for cell 'armps_wrapper_i/armps_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_rst_processing_system7_0_50M_0/armps_rst_processing_system7_0_50M_0_board.xdc] for cell 'armps_wrapper_i/armps_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_rst_processing_system7_0_50M_0/armps_rst_processing_system7_0_50M_0.xdc] for cell 'armps_wrapper_i/armps_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_rst_processing_system7_0_50M_0/armps_rst_processing_system7_0_50M_0.xdc] for cell 'armps_wrapper_i/armps_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_0_0/armps_axi_uart16550_0_0_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_0/U0'
Finished Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_0_0/armps_axi_uart16550_0_0_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_0/U0'
Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_0_0/armps_axi_uart16550_0_0.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_0/U0'
Finished Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_0_0/armps_axi_uart16550_0_0.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_0/U0'
Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_0_1/armps_axi_uart16550_0_1_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_1/U0'
Finished Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_0_1/armps_axi_uart16550_0_1_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_1/U0'
Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_0_1/armps_axi_uart16550_0_1.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_1/U0'
Finished Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_0_1/armps_axi_uart16550_0_1.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_1/U0'
Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_1_0/armps_axi_uart16550_1_0_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_2/U0'
Finished Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_1_0/armps_axi_uart16550_1_0_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_2/U0'
Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_1_0/armps_axi_uart16550_1_0.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_2/U0'
Finished Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_1_0/armps_axi_uart16550_1_0.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_2/U0'
Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_1_1/armps_axi_uart16550_1_1_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_3/U0'
Finished Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_1_1/armps_axi_uart16550_1_1_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_3/U0'
Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_1_1/armps_axi_uart16550_1_1.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_3/U0'
Finished Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_1_1/armps_axi_uart16550_1_1.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_3/U0'
Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_iic_0_0/armps_axi_iic_0_0_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_iic_0/U0'
Finished Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_iic_0_0/armps_axi_iic_0_0_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_iic_0/U0'
Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_xadc_wiz_0_0/armps_xadc_wiz_0_0.xdc] for cell 'armps_wrapper_i/armps_i/xadc_wiz_0/inst'
Finished Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_xadc_wiz_0_0/armps_xadc_wiz_0_0.xdc] for cell 'armps_wrapper_i/armps_i/xadc_wiz_0/inst'
Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_4_0/armps_axi_uart16550_4_0_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_4/U0'
Finished Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_4_0/armps_axi_uart16550_4_0_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_4/U0'
Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_4_0/armps_axi_uart16550_4_0.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_4/U0'
Finished Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_4_0/armps_axi_uart16550_4_0.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_4/U0'
Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_4_1/armps_axi_uart16550_4_1_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_5/U0'
Finished Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_4_1/armps_axi_uart16550_4_1_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_5/U0'
Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_4_1/armps_axi_uart16550_4_1.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_5/U0'
Finished Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_4_1/armps_axi_uart16550_4_1.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_5/U0'
Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_5_0/armps_axi_uart16550_5_0_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_6/U0'
Finished Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_5_0/armps_axi_uart16550_5_0_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_6/U0'
Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_5_0/armps_axi_uart16550_5_0.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_6/U0'
Finished Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_5_0/armps_axi_uart16550_5_0.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_6/U0'
Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_6_0/armps_axi_uart16550_6_0_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_7/U0'
Finished Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_6_0/armps_axi_uart16550_6_0_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_7/U0'
Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_6_0/armps_axi_uart16550_6_0.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_7/U0'
Finished Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_6_0/armps_axi_uart16550_6_0.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_7/U0'
Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_iic_0_1/armps_axi_iic_0_1_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_iic_1/U0'
Finished Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_iic_0_1/armps_axi_iic_0_1_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_iic_1/U0'
Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_iic_1_0/armps_axi_iic_1_0_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_iic_2/U0'
Finished Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_iic_1_0/armps_axi_iic_1_0_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_iic_2/U0'
Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_iic_1_1/armps_axi_iic_1_1_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_iic_3/U0'
Finished Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_iic_1_1/armps_axi_iic_1_1_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_iic_3/U0'
Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_rst_processing_system7_0_50M_1_0/armps_rst_processing_system7_0_50M_1_0_board.xdc] for cell 'armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0'
Finished Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_rst_processing_system7_0_50M_1_0/armps_rst_processing_system7_0_50M_1_0_board.xdc] for cell 'armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0'
Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_rst_processing_system7_0_50M_1_0/armps_rst_processing_system7_0_50M_1_0.xdc] for cell 'armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0'
Finished Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_rst_processing_system7_0_50M_1_0/armps_rst_processing_system7_0_50M_1_0.xdc] for cell 'armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0'
Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/constrs_1/new/ocpoc_rev1.xdc]
Finished Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/constrs_1/new/ocpoc_rev1.xdc]
Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_auto_cc_1/armps_auto_cc_1_clocks.xdc] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_auto_cc_1/armps_auto_cc_1_clocks.xdc] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst'
Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_auto_cc_0/armps_auto_cc_0_clocks.xdc] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_auto_cc_0/armps_auto_cc_0_clocks.xdc] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 20 instances

link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1998.844 ; gain = 890.051 ; free physical = 11536 ; free virtual = 116812
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2062.859 ; gain = 64.016 ; free physical = 11526 ; free virtual = 116803
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17027110e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2062.859 ; gain = 0.000 ; free physical = 11528 ; free virtual = 116804
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 617 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19818c414

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2062.859 ; gain = 0.000 ; free physical = 11521 ; free virtual = 116798
INFO: [Opt 31-389] Phase Constant propagation created 205 cells and removed 464 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18eee7cf2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2062.859 ; gain = 0.000 ; free physical = 11521 ; free virtual = 116798
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1582 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18eee7cf2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2062.859 ; gain = 0.000 ; free physical = 11521 ; free virtual = 116798
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 18eee7cf2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2062.859 ; gain = 0.000 ; free physical = 11521 ; free virtual = 116798
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2062.859 ; gain = 0.000 ; free physical = 11521 ; free virtual = 116798
Ending Logic Optimization Task | Checksum: 18eee7cf2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2062.859 ; gain = 0.000 ; free physical = 11521 ; free virtual = 116798

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13f5b466b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2062.859 ; gain = 0.000 ; free physical = 11522 ; free virtual = 116798
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2062.859 ; gain = 0.000 ; free physical = 11518 ; free virtual = 116798
INFO: [Common 17-1381] The checkpoint '/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.runs/impl_1/ocpoc_top_opt.dcp' has been generated.
Command: report_drc -file ocpoc_top_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.runs/impl_1/ocpoc_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2062.859 ; gain = 0.000 ; free physical = 11500 ; free virtual = 116780
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 98fc41c5

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2062.859 ; gain = 0.000 ; free physical = 11499 ; free virtual = 116779
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2062.859 ; gain = 0.000 ; free physical = 11501 ; free virtual = 116780

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14bf39c55

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2062.859 ; gain = 0.000 ; free physical = 11493 ; free virtual = 116773

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f93010eb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2069.887 ; gain = 7.027 ; free physical = 11468 ; free virtual = 116747

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f93010eb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2069.887 ; gain = 7.027 ; free physical = 11467 ; free virtual = 116747
Phase 1 Placer Initialization | Checksum: 1f93010eb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2069.887 ; gain = 7.027 ; free physical = 11467 ; free virtual = 116747

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1a0a3f235

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2131.586 ; gain = 68.727 ; free physical = 11439 ; free virtual = 116727

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a0a3f235

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2131.586 ; gain = 68.727 ; free physical = 11439 ; free virtual = 116727

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1be98e87b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2131.586 ; gain = 68.727 ; free physical = 11440 ; free virtual = 116728

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 241b85c62

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2131.586 ; gain = 68.727 ; free physical = 11440 ; free virtual = 116728

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1725ade0c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2131.586 ; gain = 68.727 ; free physical = 11439 ; free virtual = 116728

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 152dbc250

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2131.586 ; gain = 68.727 ; free physical = 11440 ; free virtual = 116729

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 16362551e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 2131.586 ; gain = 68.727 ; free physical = 11433 ; free virtual = 116721

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 10540c5dc

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 2131.586 ; gain = 68.727 ; free physical = 11433 ; free virtual = 116722

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: c70ad977

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2131.586 ; gain = 68.727 ; free physical = 11433 ; free virtual = 116722
Phase 3 Detail Placement | Checksum: c70ad977

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2131.586 ; gain = 68.727 ; free physical = 11433 ; free virtual = 116722

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d6700bcd

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-38] Processed net armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_araddr_reg[2]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d6700bcd

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 2131.586 ; gain = 68.727 ; free physical = 11440 ; free virtual = 116728
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.103. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1124af464

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 2131.586 ; gain = 68.727 ; free physical = 11440 ; free virtual = 116728
Phase 4.1 Post Commit Optimization | Checksum: 1124af464

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 2131.586 ; gain = 68.727 ; free physical = 11440 ; free virtual = 116728

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1124af464

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 2131.586 ; gain = 68.727 ; free physical = 11440 ; free virtual = 116728

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1124af464

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 2131.586 ; gain = 68.727 ; free physical = 11437 ; free virtual = 116726

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 123f281f8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 2131.586 ; gain = 68.727 ; free physical = 11437 ; free virtual = 116726
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 123f281f8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 2131.586 ; gain = 68.727 ; free physical = 11437 ; free virtual = 116726
Ending Placer Task | Checksum: faadff6a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 2131.586 ; gain = 68.727 ; free physical = 11448 ; free virtual = 116736
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 2131.586 ; gain = 68.727 ; free physical = 11448 ; free virtual = 116736
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2131.586 ; gain = 0.000 ; free physical = 11427 ; free virtual = 116733
INFO: [Common 17-1381] The checkpoint '/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.runs/impl_1/ocpoc_top_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2131.586 ; gain = 0.000 ; free physical = 11433 ; free virtual = 116725
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2131.586 ; gain = 0.000 ; free physical = 11441 ; free virtual = 116734
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2131.586 ; gain = 0.000 ; free physical = 11440 ; free virtual = 116733
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1eb9ef74 ConstDB: 0 ShapeSum: dbf40ff6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1181c7472

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2169.559 ; gain = 37.973 ; free physical = 11355 ; free virtual = 116648

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1181c7472

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2169.559 ; gain = 37.973 ; free physical = 11356 ; free virtual = 116650

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1181c7472

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2169.559 ; gain = 37.973 ; free physical = 11327 ; free virtual = 116620

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1181c7472

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2169.559 ; gain = 37.973 ; free physical = 11327 ; free virtual = 116620
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f4a296be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2169.609 ; gain = 38.023 ; free physical = 11312 ; free virtual = 116605
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.251  | TNS=0.000  | WHS=-0.322 | THS=-145.166|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1f3810a88

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2169.609 ; gain = 38.023 ; free physical = 11309 ; free virtual = 116602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.251  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1df2cc4f2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2169.609 ; gain = 38.023 ; free physical = 11308 ; free virtual = 116601
Phase 2 Router Initialization | Checksum: 1ec996a41

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2169.609 ; gain = 38.023 ; free physical = 11308 ; free virtual = 116601

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c188f738

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2169.609 ; gain = 38.023 ; free physical = 11311 ; free virtual = 116605

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1291
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.106  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d9f9a340

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 2169.609 ; gain = 38.023 ; free physical = 11309 ; free virtual = 116602

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.106  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 167ea4468

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 2169.609 ; gain = 38.023 ; free physical = 11309 ; free virtual = 116602
Phase 4 Rip-up And Reroute | Checksum: 167ea4468

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 2169.609 ; gain = 38.023 ; free physical = 11309 ; free virtual = 116602

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 176ff2da0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 2169.609 ; gain = 38.023 ; free physical = 11309 ; free virtual = 116602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.119  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1a414100c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 2169.609 ; gain = 38.023 ; free physical = 11309 ; free virtual = 116602

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a414100c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 2169.609 ; gain = 38.023 ; free physical = 11309 ; free virtual = 116602
Phase 5 Delay and Skew Optimization | Checksum: 1a414100c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 2169.609 ; gain = 38.023 ; free physical = 11309 ; free virtual = 116602

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ecef2b28

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 2169.609 ; gain = 38.023 ; free physical = 11309 ; free virtual = 116602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.119  | TNS=0.000  | WHS=0.029  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17e817c6c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 2169.609 ; gain = 38.023 ; free physical = 11308 ; free virtual = 116602
Phase 6 Post Hold Fix | Checksum: 17e817c6c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 2169.609 ; gain = 38.023 ; free physical = 11308 ; free virtual = 116602

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.54645 %
  Global Horizontal Routing Utilization  = 7.54366 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17db96ee8

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 2169.609 ; gain = 38.023 ; free physical = 11308 ; free virtual = 116602

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17db96ee8

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 2169.609 ; gain = 38.023 ; free physical = 11308 ; free virtual = 116601

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 252406db2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 2169.609 ; gain = 38.023 ; free physical = 11308 ; free virtual = 116602

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.119  | TNS=0.000  | WHS=0.029  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 252406db2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 2169.609 ; gain = 38.023 ; free physical = 11308 ; free virtual = 116602
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 2169.609 ; gain = 38.023 ; free physical = 11340 ; free virtual = 116634

Routing Is Done.
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 2183.559 ; gain = 51.973 ; free physical = 11340 ; free virtual = 116634
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2207.453 ; gain = 0.000 ; free physical = 11314 ; free virtual = 116629
INFO: [Common 17-1381] The checkpoint '/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.runs/impl_1/ocpoc_top_routed.dcp' has been generated.
Command: report_drc -file ocpoc_top_drc_routed.rpt -pb ocpoc_top_drc_routed.pb -rpx ocpoc_top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.runs/impl_1/ocpoc_top_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file ocpoc_top_methodology_drc_routed.rpt -rpx ocpoc_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.runs/impl_1/ocpoc_top_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file ocpoc_top_power_routed.rpt -pb ocpoc_top_power_summary_routed.pb -rpx ocpoc_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
Command: write_bitstream -force ocpoc_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ocpoc_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/hding/Projects/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Oct  3 16:02:31 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
78 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2636.043 ; gain = 259.422 ; free physical = 11204 ; free virtual = 116513
INFO: [Common 17-206] Exiting Vivado at Tue Oct  3 16:02:31 2017...
