cocci_test_suite() {
	struct simplefb_format *cocci_id/* drivers/gpu/drm/arm/hdlcd_crtc.c 88 */;
	uint32_t cocci_id/* drivers/gpu/drm/arm/hdlcd_crtc.c 87 */;
	const struct drm_framebuffer *cocci_id/* drivers/gpu/drm/arm/hdlcd_crtc.c 86 */;
	struct simplefb_format cocci_id/* drivers/gpu/drm/arm/hdlcd_crtc.c 77 */[];
	const struct drm_crtc_funcs cocci_id/* drivers/gpu/drm/arm/hdlcd_crtc.c 66 */;
	unsigned int cocci_id/* drivers/gpu/drm/arm/hdlcd_crtc.c 61 */;
	int cocci_id/* drivers/gpu/drm/arm/hdlcd_crtc.c 48 */;
	u32 cocci_id/* drivers/gpu/drm/arm/hdlcd_crtc.c 297 */[ARRAY_SIZE(supported_formats)];
	struct drm_device *cocci_id/* drivers/gpu/drm/arm/hdlcd_crtc.c 293 */;
	const struct drm_plane_funcs cocci_id/* drivers/gpu/drm/arm/hdlcd_crtc.c 284 */;
	const struct drm_plane_helper_funcs cocci_id/* drivers/gpu/drm/arm/hdlcd_crtc.c 279 */;
	dma_addr_t cocci_id/* drivers/gpu/drm/arm/hdlcd_crtc.c 264 */;
	struct drm_framebuffer *cocci_id/* drivers/gpu/drm/arm/hdlcd_crtc.c 261 */;
	u32 cocci_id/* drivers/gpu/drm/arm/hdlcd_crtc.c 237 */;
	struct drm_plane_state *cocci_id/* drivers/gpu/drm/arm/hdlcd_crtc.c 232 */;
	struct drm_plane *cocci_id/* drivers/gpu/drm/arm/hdlcd_crtc.c 231 */;
	const struct drm_crtc_helper_funcs cocci_id/* drivers/gpu/drm/arm/hdlcd_crtc.c 224 */;
	struct drm_pending_vblank_event *cocci_id/* drivers/gpu/drm/arm/hdlcd_crtc.c 210 */;
	struct drm_crtc_state *cocci_id/* drivers/gpu/drm/arm/hdlcd_crtc.c 208 */;
	struct drm_crtc *cocci_id/* drivers/gpu/drm/arm/hdlcd_crtc.c 207 */;
	void cocci_id/* drivers/gpu/drm/arm/hdlcd_crtc.c 207 */;
	long cocci_id/* drivers/gpu/drm/arm/hdlcd_crtc.c 195 */;
	const struct drm_display_mode *cocci_id/* drivers/gpu/drm/arm/hdlcd_crtc.c 192 */;
	enum drm_mode_status cocci_id/* drivers/gpu/drm/arm/hdlcd_crtc.c 191 */;
	struct hdlcd_drm_private *cocci_id/* drivers/gpu/drm/arm/hdlcd_crtc.c 184 */;
	struct videomode cocci_id/* drivers/gpu/drm/arm/hdlcd_crtc.c 132 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/arm/hdlcd_crtc.c 131 */;
}
