# Traffic_Controller
This project implements a traffic light controller in Verilog HDL to manage traffic flow at a highwayâ€“side road intersection. The system ensures safe and efficient traffic movement by sequencing traffic lights based on a clock signal and reset conditions.
<img width="726" height="466" alt="image" src="https://github.com/user-attachments/assets/fd9d436e-61e5-4ed8-b551-a5c5dfc9ece6" />

<img width="1550" height="569" alt="image" src="https://github.com/user-attachments/assets/185f9ed7-e9b5-4874-94ae-00aa7fac5ee3" />
