
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -294.09

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -20.66

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -20.66

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.55   17.83   35.95   35.95 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 17.83    0.01   35.96 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.65    8.89    7.33   43.29 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.89    0.01   43.30 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.30   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.39    8.39   library hold time
                                  8.39   data required time
-----------------------------------------------------------------------------
                                  8.39   data required time
                                -43.30   data arrival time
-----------------------------------------------------------------------------
                                 34.91   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.40   27.68   41.61   41.61 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 27.68    0.07   41.68 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.78   77.24   68.27  109.95 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 77.24    0.09  110.03 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.47    9.77   35.08  145.12 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.77    0.00  145.12 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.65   14.28   29.44  174.56 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.28    0.13  174.69 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.73   11.45   21.14  195.83 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.46    0.15  195.98 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.52   16.06   20.26  216.24 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.06    0.03  216.27 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.10   11.05   24.09  240.35 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.05    0.01  240.36 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.89    9.37   28.28  268.64 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.37    0.02  268.66 ^ resp_msg[13] (out)
                                268.66   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.66   data arrival time
-----------------------------------------------------------------------------
                                -20.66   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.40   27.68   41.61   41.61 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 27.68    0.07   41.68 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.78   77.24   68.27  109.95 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 77.24    0.09  110.03 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.47    9.77   35.08  145.12 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.77    0.00  145.12 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.65   14.28   29.44  174.56 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.28    0.13  174.69 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.73   11.45   21.14  195.83 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.46    0.15  195.98 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.52   16.06   20.26  216.24 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.06    0.03  216.27 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.10   11.05   24.09  240.35 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.05    0.01  240.36 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.89    9.37   28.28  268.64 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.37    0.02  268.66 ^ resp_msg[13] (out)
                                268.66   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.66   data arrival time
-----------------------------------------------------------------------------
                                -20.66   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
228.62088012695312

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7144

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.531526565551758

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8043

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.33   42.33 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  66.86  109.18 v _569_/SN (HAxp5_ASAP7_75t_R)
  37.92  147.10 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.84  164.95 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.39  185.34 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.26  205.59 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.36  222.95 v _370_/Y (AND3x1_ASAP7_75t_R)
  27.12  250.07 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  25.95  276.02 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.71  286.73 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.63  312.35 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.01  312.36 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         312.36   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.79  299.21   library setup time
         299.21   data required time
---------------------------------------------------------
         299.21   data required time
        -312.36   data arrival time
---------------------------------------------------------
         -13.15   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  35.95   35.95 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.34   43.29 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.30 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.30   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.39    8.39   library hold time
           8.39   data required time
---------------------------------------------------------
           8.39   data required time
         -43.30   data arrival time
---------------------------------------------------------
          34.91   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
268.6634

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-20.6634

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-7.691185

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.36e-05   5.34e-09   2.35e-04  41.9%
Combinational          1.70e-04   1.55e-04   2.17e-08   3.25e-04  58.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.79e-04   2.70e-08   5.60e-04 100.0%
                          68.0%      32.0%       0.0%
