--------------------------------------------------------------------------------
Release 13.1 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

c:\XilinxISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n 3 -fastpaths
-xml fpga.twx fpga.ncd -o fpga.twr fpga.pcf

Design file:              fpga.ncd
Physical constraint file: fpga.pcf
Device,package,speed:     xc3s50,pq208,-4 (PRODUCTION 1.39 2011-02-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock SMCLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
SPI_CLK     |   -0.581(R)|    2.109(R)|clk               |   0.000|
SPI_DO      |   -0.095(R)|    2.187(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Clock SMCLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
SPI_DI      |   10.534(R)|clk               |   0.000|
X<27>       |   16.366(R)|clk               |   0.000|
X<28>       |   16.750(R)|clk               |   0.000|
X<29>       |   17.425(R)|clk               |   0.000|
X<30>       |   16.726(R)|clk               |   0.000|
X<31>       |   17.074(R)|clk               |   0.000|
X<32>       |   16.721(R)|clk               |   0.000|
X<33>       |   17.074(R)|clk               |   0.000|
X<34>       |   16.750(R)|clk               |   0.000|
X<35>       |   17.090(R)|clk               |   0.000|
X<36>       |   15.150(R)|clk               |   0.000|
X<37>       |   10.197(R)|clk               |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock SMCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SMCLK          |   16.216|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun May 06 13:58:44 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 76 MB



