INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alejandro/Documents/Verilog/Vivado_DSD/Practica1/Practica1.sim/sim_1/impl/func/TutVivado_tb1_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TutVivado
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alejandro/Documents/Verilog/Vivado_DSD/FUENTES_ALUMNOS_P1_P2/SESION1/TutVivado_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TutVivado_tb1
