{
 "awd_id": "9015115",
 "agcy_id": "NSF",
 "tran_type": "Grant",
 "awd_istr_txt": "Standard Grant",
 "awd_titl_txt": "Design for Testability and Test Generation with Multiple    Clocks",
 "cfda_num": "47.070",
 "org_code": "05010600",
 "po_phone": null,
 "po_email": "",
 "po_sign_block_name": "Robert B Grafton",
 "awd_eff_date": "1991-03-15",
 "awd_exp_date": "1993-08-31",
 "tot_intn_awd_amt": 67953.0,
 "awd_amount": 67953.0,
 "awd_min_amd_letter_date": "1991-02-27",
 "awd_max_amd_letter_date": "1992-02-25",
 "awd_abstract_narration": "This research is on design for testability (DFT), and associated                test generation algorithms for clocked synchronous circuits.  The               research approach is to partition the flip-flops into tow groups,               each controllable by its own independent clock line in the test                 mode.  The result is the decomposition of the original state                    machine into two communicating submachines, with flip-flops grouped             so as to simplify the test generation process.  Flip-flop                       partitioning is stated in terms of a graph representation of flip-              flop connectivity.  A two clock decomposition algorithm is being                implemented.  In test generation, existing test generators are                  being adapted to serve as an early proof of the DFT scheme.  Also,              a test generation algorithm, based on a two dimensional                         generalization of the standard time frame expansion is being                    implemented and tested against benchmark circuits.",
 "awd_arra_amount": 0.0,
 "dir_abbr": "CSE",
 "org_dir_long_name": "Directorate for Computer and Information Science and Engineering",
 "div_abbr": "CCF",
 "org_div_long_name": "Division of Computing and Communication Foundations",
 "awd_agcy_code": "4900",
 "fund_agcy_code": "4900",
 "pi": [
  {
   "pi_role": "Principal Investigator",
   "pi_first_name": "Sharad",
   "pi_last_name": "Seth",
   "pi_mid_init": "C",
   "pi_sufx_name": "",
   "pi_full_name": "Sharad C Seth",
   "pi_email_addr": "seth@cse.unl.edu",
   "nsf_id": "000311377",
   "pi_start_date": "1991-03-15",
   "pi_end_date": null
  },
  {
   "pi_role": "Co-Principal Investigator",
   "pi_first_name": "Jitender",
   "pi_last_name": "Deogun",
   "pi_mid_init": "S",
   "pi_sufx_name": "",
   "pi_full_name": "Jitender S Deogun",
   "pi_email_addr": "deogun@cse.unl.edu",
   "nsf_id": "000313607",
   "pi_start_date": "1991-03-15",
   "pi_end_date": null
  }
 ],
 "inst": {
  "inst_name": "University of Nebraska-Lincoln",
  "inst_street_address": "2200 VINE ST # 830861",
  "inst_street_address_2": "",
  "inst_city_name": "LINCOLN",
  "inst_state_code": "NE",
  "inst_state_name": "Nebraska",
  "inst_phone_num": "4024723171",
  "inst_zip_code": "685032427",
  "inst_country_name": "United States",
  "cong_dist_code": "01",
  "st_cong_dist_code": "NE01",
  "org_lgl_bus_name": "BOARD OF REGENTS OF THE UNIVERSITY OF NEBRASKA",
  "org_prnt_uei_num": "",
  "org_uei_num": "HTQ6K6NJFHA6"
 },
 "perf_inst": {
  "perf_inst_name": "DATA NOT AVAILABLE",
  "perf_str_addr": "",
  "perf_city_name": "",
  "perf_st_code": "",
  "perf_st_name": "RI REQUIRED",
  "perf_zip_code": "",
  "perf_ctry_code": "",
  "perf_cong_dist": "",
  "perf_st_cong_dist": "",
  "perf_ctry_name": "",
  "perf_ctry_flag": "0"
 },
 "pgm_ele": [
  {
   "pgm_ele_code": "471000",
   "pgm_ele_name": "DES AUTO FOR MICRO & NANO SYS"
  }
 ],
 "pgm_ref": [
  {
   "pgm_ref_code": "9232",
   "pgm_ref_txt": "RES OPPOR AWARDS(ROA) (SUPPLEM"
  },
  {
   "pgm_ref_code": "9251",
   "pgm_ref_txt": "REU SUPP-Res Exp for Ugrd Supp"
  }
 ],
 "app_fund": [
  {
   "app_code": "",
   "app_name": "",
   "app_symb_id": "",
   "fund_code": "",
   "fund_name": "",
   "fund_symb_id": ""
  }
 ],
 "oblg_fy": [
  {
   "fund_oblg_fiscal_yr": 1991,
   "fund_oblg_amt": 47871.0
  },
  {
   "fund_oblg_fiscal_yr": 1992,
   "fund_oblg_amt": 20082.0
  }
 ],
 "por": null
}