var group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a =
[
    [ "ALT_PINMUX_FPGA_SPIM1_USEFPGA_s", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a.html#struct_a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a__s", [
      [ "sel", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a.html#a776a4851ab87b7f95da6454c125ab354", null ],
      [ "Reserved", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a.html#aa4a2204f723ac35b1020f31f810dc65c", null ]
    ] ],
    [ "ALT_PINMUX_FPGA_SPIM1_USEFPGA_SEL_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a.html#ga3d048e4c73606ee3e9d7d7acf269dc50", null ],
    [ "ALT_PINMUX_FPGA_SPIM1_USEFPGA_SEL_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a.html#gad1f7ff5804b8c3d4c0b0b8b75016f9eb", null ],
    [ "ALT_PINMUX_FPGA_SPIM1_USEFPGA_SEL_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a.html#ga9b6f89de9dc8eb6029f9a7055355a9e9", null ],
    [ "ALT_PINMUX_FPGA_SPIM1_USEFPGA_SEL_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a.html#ga786a020bef62bbdceddb690b3c961e8e", null ],
    [ "ALT_PINMUX_FPGA_SPIM1_USEFPGA_SEL_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a.html#ga03f9328553754620efee4172d8621bd2", null ],
    [ "ALT_PINMUX_FPGA_SPIM1_USEFPGA_SEL_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a.html#ga0f3c5b051e64a058ff55283b4f2f3c45", null ],
    [ "ALT_PINMUX_FPGA_SPIM1_USEFPGA_SEL_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a.html#ga03b3f431249d01676627138eb304b062", null ],
    [ "ALT_PINMUX_FPGA_SPIM1_USEFPGA_SEL_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a.html#ga3ffb46f1e19a9fb38b72e416dd4d2568", null ],
    [ "ALT_PINMUX_FPGA_SPIM1_USEFPGA_RSVD_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a.html#ga9d6d33bb88913e22ff75e75e156208d3", null ],
    [ "ALT_PINMUX_FPGA_SPIM1_USEFPGA_RSVD_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a.html#gaa3850b5b65569c8e3dc6626648f629df", null ],
    [ "ALT_PINMUX_FPGA_SPIM1_USEFPGA_RSVD_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a.html#gaab4a4df51a55bec60495fd1a43ef0dc8", null ],
    [ "ALT_PINMUX_FPGA_SPIM1_USEFPGA_RSVD_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a.html#gab7e7d055c6b840e827de8a18f457aea6", null ],
    [ "ALT_PINMUX_FPGA_SPIM1_USEFPGA_RSVD_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a.html#gae9edc7c20184127728951dbce0f93503", null ],
    [ "ALT_PINMUX_FPGA_SPIM1_USEFPGA_RSVD_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a.html#gae5ee4b716a2060e3fc958a3df0d2b0c3", null ],
    [ "ALT_PINMUX_FPGA_SPIM1_USEFPGA_RSVD_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a.html#ga06e82e3865ad0211b5a29624cd600811", null ],
    [ "ALT_PINMUX_FPGA_SPIM1_USEFPGA_RSVD_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a.html#gaa3cd51b8c337085a8a4cae7883c2cb45", null ],
    [ "ALT_PINMUX_FPGA_SPIM1_USEFPGA_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a.html#ga1ec3e8b0fdf58dda3b8904d41677a9b3", null ],
    [ "ALT_PINMUX_FPGA_SPIM1_USEFPGA_OFST", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a.html#ga90c37e2f08e2103d1845ae437a889aa9", null ],
    [ "ALT_PINMUX_FPGA_SPIM1_USEFPGA_t", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a.html#gaab7f7de84a1dbf12f2219350c2981af7", null ]
];