wb_dma_ch_pri_enc/wire_pri27_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 4.533735 1.959085 -3.170937 -0.787893 -0.153786 2.113354 0.203997 1.138232 0.364815 0.195124 -0.923400 3.054129 0.429463 -2.725171 -0.716838 1.111125 0.603975 -1.614220 1.776261 0.515642
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_sel/always_5/stmt_1/expr_1 0.875684 4.911497 -0.233655 -0.191971 -1.101573 -0.502763 -0.159996 -3.209020 -0.614545 -0.704895 -2.746836 3.488405 -0.422991 1.849615 -0.098414 1.870118 -0.350489 1.226934 0.960496 1.270659
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 0.802179 -0.646262 2.212065 0.861254 2.696108 1.212323 3.665386 -2.112805 -0.460824 -1.894456 -0.501567 1.775459 -0.473177 -2.016459 1.479989 -3.479594 -0.114592 -1.561497 1.969011 -2.178006
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.891704 -1.923428 0.364163 -1.095093 2.694499 -0.742191 3.491915 -0.872479 0.798276 0.167331 -0.439069 3.100030 -0.715778 -2.225843 2.206850 -2.106654 2.079388 0.080627 2.675128 -1.986011
wb_dma_ch_rf/assign_1_ch_adr0 -2.307661 -1.877554 0.504152 -1.026785 1.763771 -4.015543 0.418580 0.521015 3.042377 2.406470 1.210081 1.841183 0.061440 1.688148 1.912349 -0.729030 2.434066 2.202324 2.453177 -1.015633
wb_dma_ch_rf/reg_ch_busy -4.195461 0.064327 1.315822 -1.791961 -2.010028 0.116761 -0.574200 -1.466894 -1.338124 -1.743155 2.321723 -0.166820 -4.778981 1.907116 -0.707610 0.819390 -0.182008 1.872122 2.475704 -2.568335
wb_dma_wb_slv/always_5 -2.726800 1.754554 -0.292931 -1.509475 -3.076547 -1.628405 -1.634056 1.909248 1.857636 3.488348 -1.892194 0.264309 1.616118 -0.763885 -0.380097 -1.664695 -0.421138 -1.174670 2.755336 -0.599459
wb_dma_wb_slv/always_4 0.102373 1.453200 -0.445205 0.709892 -1.351389 -1.196423 -4.151439 3.763316 3.712556 6.488794 -0.526836 1.319308 2.255017 -0.187850 1.038768 -1.581711 1.040636 -5.176966 1.572248 2.434469
wb_dma_wb_slv/always_3 1.376563 0.207041 2.596328 1.265068 0.407301 -1.330832 2.401796 -0.010989 1.813623 1.958784 1.096819 1.882114 0.566140 -2.079193 0.130852 -6.206927 3.036097 -0.981897 -3.586883 -0.060254
wb_dma_wb_slv/always_1 -0.540767 3.636459 4.934430 2.362199 -1.958730 -2.117460 -3.643960 3.125849 4.288473 2.705143 0.712701 2.979055 1.535626 1.453076 2.632561 -3.078752 -2.759484 -2.725469 0.179568 2.534556
wb_dma_ch_sel/always_44/case_1/cond -1.491127 -2.356333 0.961839 0.483222 1.136477 -1.772750 1.980822 1.477157 4.156106 1.341198 0.161911 2.573676 1.652980 0.229536 1.276692 -1.455502 3.100587 -0.910873 3.103305 -0.632557
wb_dma_rf/wire_ch0_csr 2.309570 1.541452 2.581029 0.078700 -5.181592 -2.077691 -3.748458 -1.164899 -1.115368 3.940035 -0.117368 -1.212734 -3.316661 2.335017 0.733550 0.290242 -3.250231 3.950706 -3.317845 0.251383
wb_dma_de/wire_done 2.660372 1.658901 0.272009 -1.178867 -0.450576 0.590542 -0.212360 -1.860859 -2.485142 0.284579 -3.124924 1.102354 -2.559256 -1.286381 0.500414 0.158933 -2.907645 0.151873 0.143218 -0.825031
wb_dma_ch_pri_enc/wire_pri11_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 0.238837 2.398266 -0.552447 -0.314401 0.002515 2.304728 -0.163138 -3.064169 -2.817942 -0.426690 -0.816404 -2.441562 -2.552246 -0.985135 -1.538583 0.726192 -4.428139 2.279636 -0.717913 -2.556515
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 1.333692 -1.529536 -0.971801 -0.662262 2.276089 2.707655 2.400865 -2.456418 -1.046320 -0.221007 -0.663447 -0.337291 -0.973089 -2.044031 -0.896437 -1.147656 -1.255199 0.945886 1.627208 -3.952194
wb_dma_de/always_13/stmt_1 3.137992 1.946366 0.492035 -1.019651 -0.899938 -1.249827 0.727914 -1.969404 -0.985771 -0.035543 -2.860126 4.089186 -1.380906 0.398299 0.501321 0.198098 0.894137 1.881892 -1.347931 0.408455
wb_dma_de/always_4/if_1 0.108700 2.475541 1.211233 -1.161794 -0.811663 -0.139142 -0.645657 -2.165389 -2.123834 0.354144 -3.393752 1.627998 -2.593252 -0.135219 0.609169 -0.586886 -2.684761 0.413967 1.600780 -1.726342
wb_dma_ch_arb/input_req 1.448078 -3.427775 1.466973 -0.491741 0.648276 0.468925 3.479668 -3.129761 -1.103567 2.973271 -2.667994 -1.450686 -0.945864 -2.574573 0.699822 -3.411752 0.495018 -2.870746 -1.280639 -0.686958
wb_dma_wb_mast/input_mast_din 3.777034 0.653202 -2.409361 -0.646272 0.865227 0.358209 -1.727299 1.574699 1.084892 2.323555 1.432146 -0.969474 0.025382 -1.741778 -0.850127 1.058833 -4.442593 0.648479 -0.127442 -0.080701
wb_dma_ch_pri_enc/wire_pri20_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.887801 0.406920 0.993334 -2.282751 -1.269726 -3.811244 0.087526 -1.107832 1.796694 3.911119 -1.836744 0.150642 -0.357592 0.313244 1.017249 -1.901435 -0.827965 2.394554 2.535526 -1.852298
wb_dma_ch_rf/always_26/if_1/if_1 2.354297 2.298424 1.141823 -1.154861 -3.438925 -0.329599 0.498197 0.903969 -1.323569 -1.087483 -4.096132 4.151609 0.262460 -1.338990 -0.529787 -1.885785 1.642868 1.321698 -2.858363 -0.177868
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -0.460374 -0.645311 -1.481295 -0.433982 1.388132 -0.029776 -2.292502 3.026639 1.086211 -0.890026 1.305232 0.737890 0.128673 0.786176 0.669028 2.060038 -2.076954 -0.145203 4.202192 -0.675562
wb_dma_ch_sel/assign_145_req_p0/expr_1 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -0.416444 0.883815 -1.786435 -0.685494 -0.798419 -0.670806 -1.362223 0.141722 0.721134 0.046261 -0.542303 1.173664 0.759023 2.012720 -1.526350 2.053331 -2.280758 -1.528466 3.958376 0.830177
wb_dma_ch_sel/wire_ch_sel -1.241243 -0.046344 4.188628 -0.285578 -1.964823 -1.346767 2.202878 -4.344370 -0.641870 2.024859 -2.381854 1.285625 -3.401888 0.582840 1.897462 -1.974090 2.892606 1.099610 -2.503017 -0.407861
wb_dma_rf/inst_u19 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_rf/inst_u18 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_rf/inst_u17 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_rf/inst_u16 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_rf/inst_u15 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_rf/inst_u14 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_rf/inst_u13 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_rf/inst_u12 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_rf/inst_u11 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_rf/inst_u10 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 -3.730063 1.914676 0.195887 0.588162 5.064873 -0.908884 -4.353410 0.275999 -3.505469 2.434304 -1.570825 -0.663476 -1.222667 1.558190 1.268178 -1.135455 -1.340902 1.523993 -1.344257 -3.573688
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 2.841242 -3.400339 -3.727788 -0.735950 3.081117 -2.233062 -1.097858 -0.115123 0.097194 4.571321 -1.582096 1.637995 -0.390658 1.808360 -0.345140 0.457521 2.009370 -4.146963 3.417021 0.932771
wb_dma/input_wb1_ack_i -0.963516 0.739627 2.365710 -0.041497 -1.671432 -2.706480 -0.403074 1.243267 -0.814017 0.147175 -2.783294 -1.726261 -0.794120 -1.599863 0.523519 -1.525576 -5.640471 -2.258635 0.384138 0.622622
wb_dma/wire_slv0_we -0.287163 1.905030 2.442801 0.876436 -0.100161 -0.102500 1.728292 -0.548881 0.356248 1.986588 -0.354991 0.858187 -0.181826 -2.874255 0.168420 -5.546767 3.300260 -0.101171 -4.645660 -0.786797
wb_dma_ch_rf/reg_ch_sz_inf -1.234676 1.984483 -1.257074 -1.635955 -1.020310 0.178588 -1.991757 0.474701 -0.970481 -0.850465 0.176532 0.314184 -1.600776 0.520277 -0.215069 2.139626 -1.263967 2.264254 2.232619 -1.351518
wb_dma_ch_rf -1.550884 3.017846 0.744010 1.110479 -0.178038 -0.228068 -0.078193 -1.768227 0.557553 2.083709 -0.666341 0.884937 0.465504 0.611087 0.967022 -1.464808 4.321518 1.506733 -2.535345 0.358541
wb_dma_ch_sel/wire_gnt_p1_d 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 2.530333 2.176864 -2.931564 -1.012622 0.137101 4.229016 0.223638 -1.759343 -1.870833 0.783682 -1.805287 0.609604 -2.386753 -2.910317 -0.647142 2.128776 1.423854 0.840936 0.082429 -1.689327
wb_dma_ch_sel/input_ch1_txsz 4.493051 1.690722 -0.185992 0.254287 0.191735 0.031802 -0.844124 1.948285 0.595061 -1.208084 0.764174 2.394277 0.256883 -1.187311 0.024852 -0.105270 -4.494754 -1.678578 1.181206 1.125257
wb_dma/wire_ch3_txsz 3.020713 -0.856756 -0.741766 -1.584326 1.002553 0.114958 1.162703 -0.341473 0.020813 1.324162 -2.218551 3.131961 -1.216139 -1.896618 0.390689 -1.010637 -0.612823 -0.621835 2.595268 -2.050698
wb_dma_ch_sel/assign_7_pri2 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_ch_pri_enc/inst_u30 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma/assign_3_dma_nd -0.574744 0.359897 -0.254750 -2.214759 -0.225237 -0.116468 1.141539 -2.776909 -0.550773 3.088365 -2.840108 -1.199691 -0.829584 -2.010833 -0.029684 -2.046829 -2.304011 2.072665 1.927648 -3.706121
wb_dma_ch_rf/assign_6_pointer 1.249615 -3.029699 0.227878 2.597428 4.236320 4.351827 -2.644864 1.385793 0.683396 1.792204 -2.232660 2.531709 -1.546792 1.225065 1.368611 1.561201 0.640417 -1.958832 1.426028 -2.900496
wb_dma_ch_rf/wire_ch_adr0_dewe -1.385935 -0.618496 0.143641 -1.523829 -1.135103 -2.812297 0.061334 1.227632 2.372854 2.055107 -0.630344 2.171028 0.588907 0.447775 0.275434 -1.158770 0.774610 -0.185394 3.030785 -0.508958
wb_dma_ch_pri_enc/always_2/if_1/cond 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 3.261146 -3.721356 -0.467086 -0.885451 2.096435 -0.718304 0.632388 0.733101 0.219736 0.229502 -0.895719 3.912640 -1.862111 0.492446 0.187381 0.262214 0.563374 -0.754245 1.690447 -1.200066
wb_dma_ch_sel/input_ch0_txsz 2.968561 2.771463 -3.256506 -1.859239 -0.968523 2.072735 -1.250114 -0.412658 -1.652153 1.145998 -2.089739 1.043503 -1.788582 -2.024527 -0.528301 2.726365 0.168309 1.412862 0.195150 -0.537152
wb_dma_ch_sel/always_2 -0.574744 0.359897 -0.254750 -2.214759 -0.225237 -0.116468 1.141539 -2.776909 -0.550773 3.088365 -2.840108 -1.199691 -0.829584 -2.010833 -0.029684 -2.046829 -2.304011 2.072665 1.927648 -3.706121
wb_dma_ch_sel/always_3 3.485702 -0.729053 -1.927551 -1.239912 1.588316 2.182099 2.037136 -2.405160 -0.864139 2.804041 -2.247396 -0.938173 -0.550134 -3.717454 -0.202475 -1.026869 -0.776586 1.001305 -0.370988 -2.635308
wb_dma_rf/input_de_txsz_we 2.098559 1.148644 -2.199533 -2.262693 -1.769788 1.487167 -2.066143 0.976009 -1.412887 1.533444 -1.228732 -0.798629 -2.153162 -2.306461 -0.300542 2.228804 -2.557332 0.731471 0.586656 -0.802921
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.891704 -1.923428 0.364163 -1.095093 2.694499 -0.742191 3.491915 -0.872479 0.798276 0.167331 -0.439069 3.100030 -0.715778 -2.225843 2.206850 -2.106654 2.079388 0.080627 2.675128 -1.986011
wb_dma_ch_sel/assign_145_req_p0 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_de/always_3/if_1/if_1/cond -2.290853 1.037523 -1.805971 -0.925730 -1.569394 1.202814 -0.487867 1.089495 0.778356 1.163993 -0.534537 -1.044732 2.371208 -1.244247 -1.813571 -1.116975 -0.365104 -0.824272 2.835015 -1.855504
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.891704 -1.923428 0.364163 -1.095093 2.694499 -0.742191 3.491915 -0.872479 0.798276 0.167331 -0.439069 3.100030 -0.715778 -2.225843 2.206850 -2.106654 2.079388 0.080627 2.675128 -1.986011
wb_dma_rf/always_1/case_1 -4.316325 1.855576 1.281891 2.698809 1.653942 0.325465 -1.207908 2.410651 2.044715 -2.150769 -1.133561 -0.178841 0.547253 1.384402 -0.121389 1.689376 -2.405323 2.217895 2.191663 -1.796480
wb_dma_rf/always_2/if_1/if_1/stmt_1 -2.219471 1.926048 -0.271076 -1.057536 -1.770607 -1.578510 -2.303127 1.863580 0.814633 -0.890974 -0.049865 3.885117 -0.678982 2.375817 -1.936075 0.068423 -0.771971 -1.802870 3.989309 0.006790
wb_dma_ch_sel/assign_99_valid/expr_1 -2.685864 1.930711 -0.759408 -0.275591 -0.310590 -0.342620 1.123028 -2.629599 1.283795 4.344931 -2.374859 0.255880 1.918640 -0.274210 0.224546 -1.949987 5.202480 1.086165 0.015394 -1.269365
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.887801 0.406920 0.993334 -2.282751 -1.269726 -3.811244 0.087526 -1.107832 1.796694 3.911119 -1.836744 0.150642 -0.357592 0.313244 1.017249 -1.901435 -0.827965 2.394554 2.535526 -1.852298
wb_dma_wb_slv/reg_slv_adr -0.540767 3.636459 4.934430 2.362199 -1.958730 -2.117460 -3.643960 3.125849 4.288473 2.705143 0.712701 2.979055 1.535626 1.453076 2.632561 -3.078752 -2.759484 -2.725469 0.179568 2.534556
wb_dma_ch_sel/assign_8_pri2 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -1.234676 1.984483 -1.257074 -1.635955 -1.020310 0.178588 -1.991757 0.474701 -0.970481 -0.850465 0.176532 0.314184 -1.600776 0.520277 -0.215069 2.139626 -1.263967 2.264254 2.232619 -1.351518
wb_dma_wb_mast/wire_wb_cyc_o 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 0.566567 -1.034432 -2.034271 -0.700957 1.880640 0.845623 0.562713 2.353695 0.934100 -1.564185 2.740826 0.665575 0.406658 -1.859132 -0.489552 -0.584029 -0.199758 0.085153 2.874062 -1.747759
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma/wire_paused -0.416444 0.883815 -1.786435 -0.685494 -0.798419 -0.670806 -1.362223 0.141722 0.721134 0.046261 -0.542303 1.173664 0.759023 2.012720 -1.526350 2.053331 -2.280758 -1.528466 3.958376 0.830177
wb_dma_ch_rf/always_8/stmt_1/expr_1 -4.195461 0.064327 1.315822 -1.791961 -2.010028 0.116761 -0.574200 -1.466894 -1.338124 -1.743155 2.321723 -0.166820 -4.778981 1.907116 -0.707610 0.819390 -0.182008 1.872122 2.475704 -2.568335
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_de/assign_67_dma_done_all 2.685662 0.650665 -2.208226 -2.310312 -0.206840 0.906868 -0.505061 -1.178187 -1.729468 2.212754 -2.469893 -0.028817 -2.052353 -2.023749 0.169596 1.486568 -0.943778 1.922646 0.071597 -1.551058
wb_dma_ch_rf/always_6/if_1/if_1/block_1 0.274860 0.237928 0.708356 0.910187 0.143368 -0.610919 2.310031 -5.931401 0.074623 3.635570 -2.862842 -1.337439 0.563072 1.484516 -0.406687 -0.242565 0.002873 -0.876097 -1.767241 1.401213
wb_dma_ch_arb/always_2/block_1/case_1/if_3 1.931855 -1.801094 -0.107787 -0.132980 3.156538 1.712860 3.699771 -1.847370 0.338404 0.476882 -0.772353 1.735327 -0.030850 -2.844877 0.801563 -2.740155 1.558383 -0.469823 1.840033 -3.144278
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.468361 0.634990 -0.235841 -1.235037 -2.233296 -0.772564 0.109104 -0.315146 1.549856 4.151410 -1.757909 -2.394235 2.390224 -1.594226 -0.709963 -2.782261 -0.832747 0.042988 1.174840 -1.571977
wb_dma_ch_arb/always_2/block_1/case_1/if_1 0.014627 -1.413391 -0.182719 -0.609160 0.029765 1.355291 2.054280 -1.322154 0.337903 4.356056 -2.863270 -1.839807 1.545295 -3.666492 0.407396 -3.786214 1.406507 -1.558192 0.297125 -2.444920
wb_dma_ch_arb/always_2/block_1/case_1/if_4 1.891704 -1.923428 0.364163 -1.095093 2.694499 -0.742191 3.491915 -0.872479 0.798276 0.167331 -0.439069 3.100030 -0.715778 -2.225843 2.206850 -2.106654 2.079388 0.080627 2.675128 -1.986011
wb_dma_ch_sel/always_39/case_1/stmt_4 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.468361 0.634990 -0.235841 -1.235037 -2.233296 -0.772564 0.109104 -0.315146 1.549856 4.151410 -1.757909 -2.394235 2.390224 -1.594226 -0.709963 -2.782261 -0.832747 0.042988 1.174840 -1.571977
wb_dma_ch_pri_enc/wire_pri14_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_sel/always_39/case_1/stmt_1 -0.574744 0.359897 -0.254750 -2.214759 -0.225237 -0.116468 1.141539 -2.776909 -0.550773 3.088365 -2.840108 -1.199691 -0.829584 -2.010833 -0.029684 -2.046829 -2.304011 2.072665 1.927648 -3.706121
wb_dma_rf/wire_ch6_csr 2.416760 0.327288 -0.352886 -0.229687 0.744729 -0.412198 0.590096 -2.568275 -0.753537 3.331513 -2.494493 -0.411606 0.095643 -0.763888 1.605760 -0.278127 1.867190 1.835999 -2.955161 0.270920
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 -1.651834 1.658857 0.468993 -1.336052 -1.482353 -1.280074 -1.922726 0.815873 0.783925 2.900575 -1.250054 -1.233260 -0.403695 -1.078136 0.617413 -1.060891 -3.561084 0.539484 2.072818 -1.381623
wb_dma_wb_if/input_wb_we_i -0.472978 1.725628 -1.077263 -1.887511 0.944646 -5.921039 -3.622346 2.339970 -1.724050 2.415381 -0.923501 -0.027057 3.214142 1.378899 0.233602 -3.010959 -3.857391 -1.092079 0.411479 1.031529
wb_dma_ch_sel/assign_141_req_p0 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.533705 -1.870181 1.804544 -2.124567 -2.070767 -3.574347 1.397385 -1.330030 2.524146 3.822160 -0.569174 -2.441008 0.207539 -0.866705 1.065067 -2.231357 -3.041822 2.868076 0.497623 -0.965949
wb_dma_ch_sel_checker 2.263345 -0.120892 -0.384773 -0.026889 0.951541 -0.454674 -0.698613 2.624824 1.557437 0.619327 -0.162471 3.438720 0.436625 -0.838484 0.690180 -0.625170 -0.271053 -2.311034 2.381304 0.057525
wb_dma_ch_rf/reg_ch_dis 2.568650 2.303659 0.383625 -1.417205 -2.580162 -0.985912 0.312691 -1.534303 -1.512824 1.582096 -4.811198 3.690133 -0.889784 -0.521646 0.147989 -0.671731 1.996482 0.620569 -2.153085 0.523688
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 2.870465 -4.156179 -0.682655 0.344135 3.725491 2.058323 0.646813 -0.817156 -0.793487 0.293998 -1.238467 2.521195 -1.978953 0.542755 -1.277019 -0.325204 -0.293260 -0.778995 0.931771 -3.471634
wb_dma_rf/wire_ch0_am1 -0.897632 2.142436 0.150588 -0.067977 -0.891633 0.660003 0.799134 0.530804 1.440254 -3.068064 0.667871 2.835150 2.286368 0.759197 -2.082932 -1.105695 -0.235721 3.211409 1.199811 -2.477796
wb_dma_ch_rf/wire_pointer_we 0.566567 -1.034432 -2.034271 -0.700957 1.880640 0.845623 0.562713 2.353695 0.934100 -1.564185 2.740826 0.665575 0.406658 -1.859132 -0.489552 -0.584029 -0.199758 0.085153 2.874062 -1.747759
wb_dma_ch_sel/always_46/case_1/stmt_1 -1.136487 0.260842 -1.400126 -1.467590 1.669556 -2.755588 -2.335045 0.390092 1.423924 2.944686 2.011447 -0.847482 -0.021755 1.292991 0.773361 0.432861 -2.335319 2.152213 2.615394 -0.995639
wb_dma_wb_slv/always_3/stmt_1 1.376563 0.207041 2.596328 1.265068 0.407301 -1.330832 2.401796 -0.010989 1.813623 1.958784 1.096819 1.882114 0.566140 -2.079193 0.130852 -6.206927 3.036097 -0.981897 -3.586883 -0.060254
wb_dma_ch_rf/always_2/if_1/if_1 2.870465 -4.156179 -0.682655 0.344135 3.725491 2.058323 0.646813 -0.817156 -0.793487 0.293998 -1.238467 2.521195 -1.978953 0.542755 -1.277019 -0.325204 -0.293260 -0.778995 0.931771 -3.471634
wb_dma_pri_enc_sub/assign_1_pri_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_sel/input_ch0_adr0 0.477738 -0.426835 0.162629 0.483500 -0.632447 -1.963699 -0.412297 2.407170 4.513286 1.769165 -0.249559 3.145742 2.090929 1.339184 -0.024884 -0.435408 0.980258 1.333220 1.981440 -0.543706
wb_dma_ch_sel/input_ch0_adr1 -2.290853 1.037523 -1.805971 -0.925730 -1.569394 1.202814 -0.487867 1.089495 0.778356 1.163993 -0.534537 -1.044732 2.371208 -1.244247 -1.813571 -1.116975 -0.365104 -0.824272 2.835015 -1.855504
wb_dma_wb_slv/assign_4 -2.934516 -2.453893 -0.413667 0.634357 -1.062152 -2.203431 1.648209 1.789646 3.082276 1.217873 2.985966 -2.727891 0.261407 -0.301690 -2.361834 -0.134479 -2.961555 -1.783009 3.859837 -1.176386
wb_dma_wb_mast/input_wb_data_i 4.750210 -4.288808 -0.594887 -1.692919 0.588172 -2.514929 -0.457766 3.575027 1.649388 3.526587 -0.994439 1.977931 -0.500625 -1.675959 0.368712 -0.085737 -1.245888 -1.461542 -1.412775 0.854219
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 1.931855 -1.801094 -0.107787 -0.132980 3.156538 1.712860 3.699771 -1.847370 0.338404 0.476882 -0.772353 1.735327 -0.030850 -2.844877 0.801563 -2.740155 1.558383 -0.469823 1.840033 -3.144278
wb_dma_de/wire_adr1_cnt_next1 0.899005 1.255349 -0.915214 0.813689 0.776451 2.198953 0.655666 -1.727038 1.572874 -0.146743 1.535700 -1.548175 2.894615 -0.153511 -2.473281 -1.210923 -3.707850 3.712302 0.035387 -3.318506
wb_dma_ch_sel/inst_u2 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_sel/inst_u1 2.454108 -3.677103 0.273764 -0.572151 0.531459 1.313398 3.491157 -2.098023 1.196148 3.524614 -2.087320 -0.422290 1.569136 -2.569942 -0.745929 -3.142315 1.480837 1.745724 -3.015399 -3.019825
wb_dma_ch_sel/inst_u0 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma/wire_adr0 -1.491127 -2.356333 0.961839 0.483222 1.136477 -1.772750 1.980822 1.477157 4.156106 1.341198 0.161911 2.573676 1.652980 0.229536 1.276692 -1.455502 3.100587 -0.910873 3.103305 -0.632557
wb_dma/wire_adr1 -1.621963 0.697306 -1.812325 0.242676 -0.079863 3.819330 0.577249 -0.316413 -0.341259 0.170699 -0.862790 -1.042305 1.941876 -1.792485 -2.576405 -1.607267 0.052173 -1.800983 2.220932 -2.959292
wb_dma_ch_sel/assign_131_req_p0/expr_1 -2.275461 -0.691371 0.026093 -1.491097 -1.275450 1.465589 1.105199 -2.020128 -1.392307 4.073246 -3.554663 -2.616508 -0.610662 -3.018286 1.132741 -2.168199 2.869894 -0.473608 0.252341 -2.625331
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.891704 -1.923428 0.364163 -1.095093 2.694499 -0.742191 3.491915 -0.872479 0.798276 0.167331 -0.439069 3.100030 -0.715778 -2.225843 2.206850 -2.106654 2.079388 0.080627 2.675128 -1.986011
wb_dma_ch_rf/assign_18_pointer_we 0.566567 -1.034432 -2.034271 -0.700957 1.880640 0.845623 0.562713 2.353695 0.934100 -1.564185 2.740826 0.665575 0.406658 -1.859132 -0.489552 -0.584029 -0.199758 0.085153 2.874062 -1.747759
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -1.136487 0.260842 -1.400126 -1.467590 1.669556 -2.755588 -2.335045 0.390092 1.423924 2.944686 2.011447 -0.847482 -0.021755 1.292991 0.773361 0.432861 -2.335319 2.152213 2.615394 -0.995639
wb_dma_ch_sel/wire_req_p0 1.655134 -4.979619 -0.135027 -1.757830 -0.081653 0.988445 3.763751 -2.332050 -0.342363 3.685181 -2.257299 -1.694550 -0.787757 -3.153354 -0.390786 -2.295782 1.705972 -1.039874 -1.567891 -1.750096
wb_dma_ch_sel/wire_req_p1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma/wire_ndnr 3.485702 -0.729053 -1.927551 -1.239912 1.588316 2.182099 2.037136 -2.405160 -0.864139 2.804041 -2.247396 -0.938173 -0.550134 -3.717454 -0.202475 -1.026869 -0.776586 1.001305 -0.370988 -2.635308
wb_dma_de/reg_mast0_drdy_r 4.712921 -0.875882 -1.938662 -2.441409 -1.065298 -1.532141 1.315170 1.715991 1.776652 3.038264 -1.180125 1.732550 0.813903 -3.672521 0.825335 -0.366682 -0.183319 -1.207769 0.986935 1.296937
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -2.307661 -1.877554 0.504152 -1.026785 1.763771 -4.015543 0.418580 0.521015 3.042377 2.406470 1.210081 1.841183 0.061440 1.688148 1.912349 -0.729030 2.434066 2.202324 2.453177 -1.015633
wb_dma_ch_sel/assign_137_req_p0 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_rf/wire_pointer2 2.263345 -0.120892 -0.384773 -0.026889 0.951541 -0.454674 -0.698613 2.624824 1.557437 0.619327 -0.162471 3.438720 0.436625 -0.838484 0.690180 -0.625170 -0.271053 -2.311034 2.381304 0.057525
wb_dma_rf/wire_pointer3 3.261146 -3.721356 -0.467086 -0.885451 2.096435 -0.718304 0.632388 0.733101 0.219736 0.229502 -0.895719 3.912640 -1.862111 0.492446 0.187381 0.262214 0.563374 -0.754245 1.690447 -1.200066
wb_dma_rf/wire_pointer0 -0.501465 -1.283183 -0.153380 2.300021 4.506580 4.499118 -1.896833 0.834415 -0.116895 1.366984 -3.125622 1.046904 -1.127463 -0.504100 2.947503 2.128744 0.793650 -2.406542 2.573020 -2.417913
wb_dma_rf/wire_pointer1 3.020713 -0.856756 -0.741766 -1.584326 1.002553 0.114958 1.162703 -0.341473 0.020813 1.324162 -2.218551 3.131961 -1.216139 -1.896618 0.390689 -1.010637 -0.612823 -0.621835 2.595268 -2.050698
wb_dma_rf/wire_sw_pointer0 -1.158460 0.581302 1.026029 -0.167132 -0.743989 0.583531 0.739138 1.950153 1.047687 -3.265188 0.640395 2.493891 1.063555 -0.230167 -1.096561 -1.572739 -0.699041 0.994555 2.111878 -2.289292
wb_dma_de/always_21/stmt_1 4.712921 -0.875882 -1.938662 -2.441409 -1.065298 -1.532141 1.315170 1.715991 1.776652 3.038264 -1.180125 1.732550 0.813903 -3.672521 0.825335 -0.366682 -0.183319 -1.207769 0.986935 1.296937
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 5.290803 2.146288 -3.247686 -0.180406 1.281887 3.705648 2.406506 -1.916411 0.521461 2.425496 -1.977231 1.002437 0.038565 -4.977075 -0.658778 -0.134152 0.725651 -0.623068 0.145003 -0.722322
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 0.414500 2.625201 -0.454868 -1.023026 -0.947555 -0.347267 -4.210991 2.596811 -0.183239 2.634344 -1.697324 1.589420 -1.496656 -0.598051 1.272012 0.887341 -1.719443 -0.376205 1.471779 -0.667363
wb_dma_ch_arb/input_advance -0.574744 0.359897 -0.254750 -2.214759 -0.225237 -0.116468 1.141539 -2.776909 -0.550773 3.088365 -2.840108 -1.199691 -0.829584 -2.010833 -0.029684 -2.046829 -2.304011 2.072665 1.927648 -3.706121
wb_dma_de/always_7/stmt_1 1.279472 1.027202 -2.511882 -2.760493 -1.276776 0.934692 -0.527261 -1.645883 -1.971930 1.414043 -1.460257 -2.089160 -2.019283 -1.725134 -0.655031 2.221293 -2.139084 3.337243 -0.010068 -1.570511
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 1.891704 -1.923428 0.364163 -1.095093 2.694499 -0.742191 3.491915 -0.872479 0.798276 0.167331 -0.439069 3.100030 -0.715778 -2.225843 2.206850 -2.106654 2.079388 0.080627 2.675128 -1.986011
wb_dma_de/always_3/if_1/cond -2.290853 1.037523 -1.805971 -0.925730 -1.569394 1.202814 -0.487867 1.089495 0.778356 1.163993 -0.534537 -1.044732 2.371208 -1.244247 -1.813571 -1.116975 -0.365104 -0.824272 2.835015 -1.855504
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond -0.533705 -1.870181 1.804544 -2.124567 -2.070767 -3.574347 1.397385 -1.330030 2.524146 3.822160 -0.569174 -2.441008 0.207539 -0.866705 1.065067 -2.231357 -3.041822 2.868076 0.497623 -0.965949
wb_dma_ch_sel/assign_101_valid -2.685864 1.930711 -0.759408 -0.275591 -0.310590 -0.342620 1.123028 -2.629599 1.283795 4.344931 -2.374859 0.255880 1.918640 -0.274210 0.224546 -1.949987 5.202480 1.086165 0.015394 -1.269365
wb_dma_ch_sel/assign_98_valid -2.685864 1.930711 -0.759408 -0.275591 -0.310590 -0.342620 1.123028 -2.629599 1.283795 4.344931 -2.374859 0.255880 1.918640 -0.274210 0.224546 -1.949987 5.202480 1.086165 0.015394 -1.269365
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.887801 0.406920 0.993334 -2.282751 -1.269726 -3.811244 0.087526 -1.107832 1.796694 3.911119 -1.836744 0.150642 -0.357592 0.313244 1.017249 -1.901435 -0.827965 2.394554 2.535526 -1.852298
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.468361 0.634990 -0.235841 -1.235037 -2.233296 -0.772564 0.109104 -0.315146 1.549856 4.151410 -1.757909 -2.394235 2.390224 -1.594226 -0.709963 -2.782261 -0.832747 0.042988 1.174840 -1.571977
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_rf/wire_ch7_csr 2.416760 0.327288 -0.352886 -0.229687 0.744729 -0.412198 0.590096 -2.568275 -0.753537 3.331513 -2.494493 -0.411606 0.095643 -0.763888 1.605760 -0.278127 1.867190 1.835999 -2.955161 0.270920
wb_dma_ch_sel/reg_csr 3.168067 -1.122435 1.637893 -0.868723 0.326340 -3.099304 -3.336428 -0.118339 -0.580036 4.205697 -1.313010 -1.588066 -1.938954 0.908746 4.355231 0.755958 -3.262056 4.003831 -2.568055 0.428922
wb_dma_de/reg_next_state 0.417871 3.030111 1.715771 0.661371 -1.193069 -0.521555 -0.744125 -5.344996 -2.490981 3.009372 -4.209232 -0.018385 -2.567807 2.124719 -0.700309 -0.130918 -1.226411 -0.923437 -3.693944 1.593664
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 1.056677 -2.790129 0.430728 1.875233 7.179709 -0.337430 -4.048737 0.626931 0.489500 6.149949 -1.360046 0.301504 -3.341616 1.467785 2.396711 -0.068253 -1.146006 1.704546 -1.366337 -3.749175
wb_dma_de/always_11/stmt_1/expr_1 -2.290853 1.037523 -1.805971 -0.925730 -1.569394 1.202814 -0.487867 1.089495 0.778356 1.163993 -0.534537 -1.044732 2.371208 -1.244247 -1.813571 -1.116975 -0.365104 -0.824272 2.835015 -1.855504
wb_dma_ch_rf/input_ptr_set 3.020713 -0.856756 -0.741766 -1.584326 1.002553 0.114958 1.162703 -0.341473 0.020813 1.324162 -2.218551 3.131961 -1.216139 -1.896618 0.390689 -1.010637 -0.612823 -0.621835 2.595268 -2.050698
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -1.621963 0.697306 -1.812325 0.242676 -0.079863 3.819330 0.577249 -0.316413 -0.341259 0.170699 -0.862790 -1.042305 1.941876 -1.792485 -2.576405 -1.607267 0.052173 -1.800983 2.220932 -2.959292
wb_dma_ch_sel/assign_12_pri3 3.020713 -0.856756 -0.741766 -1.584326 1.002553 0.114958 1.162703 -0.341473 0.020813 1.324162 -2.218551 3.131961 -1.216139 -1.896618 0.390689 -1.010637 -0.612823 -0.621835 2.595268 -2.050698
wb_dma_de/assign_65_done/expr_1/expr_1 0.108700 2.475541 1.211233 -1.161794 -0.811663 -0.139142 -0.645657 -2.165389 -2.123834 0.354144 -3.393752 1.627998 -2.593252 -0.135219 0.609169 -0.586886 -2.684761 0.413967 1.600780 -1.726342
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 3.020713 -0.856756 -0.741766 -1.584326 1.002553 0.114958 1.162703 -0.341473 0.020813 1.324162 -2.218551 3.131961 -1.216139 -1.896618 0.390689 -1.010637 -0.612823 -0.621835 2.595268 -2.050698
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.533705 -1.870181 1.804544 -2.124567 -2.070767 -3.574347 1.397385 -1.330030 2.524146 3.822160 -0.569174 -2.441008 0.207539 -0.866705 1.065067 -2.231357 -3.041822 2.868076 0.497623 -0.965949
assert_wb_dma_ch_sel/input_valid 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma/input_wb0_stb_i -2.726800 1.754554 -0.292931 -1.509475 -3.076547 -1.628405 -1.634056 1.909248 1.857636 3.488348 -1.892194 0.264309 1.616118 -0.763885 -0.380097 -1.664695 -0.421138 -1.174670 2.755336 -0.599459
wb_dma/wire_ch1_csr 3.921578 2.962851 -1.362893 -1.478685 -0.816669 -2.428129 -2.171800 -0.422822 -0.843823 4.103629 -2.620189 0.780703 -0.254823 -0.732656 2.831980 1.026839 1.374936 3.207838 -2.743074 1.785770
wb_dma_rf/assign_5_pause_req -1.154815 -1.415736 3.757675 -0.084145 -1.324895 -2.223851 -0.424469 -1.819390 -1.445162 -0.497735 -2.734583 3.013964 -3.674860 3.645465 0.443685 -0.290073 -1.011827 -2.233275 0.786348 0.576669
wb_dma_de/always_12/stmt_1 0.108700 2.475541 1.211233 -1.161794 -0.811663 -0.139142 -0.645657 -2.165389 -2.123834 0.354144 -3.393752 1.627998 -2.593252 -0.135219 0.609169 -0.586886 -2.684761 0.413967 1.600780 -1.726342
wb_dma_wb_if/wire_wb_ack_o -0.424892 -0.970909 -0.491065 -0.681493 -1.401588 0.020525 0.006761 2.265531 0.110404 -1.688012 0.391243 -0.315610 -0.694358 -1.089399 -1.473039 0.528930 -3.413839 -2.115778 3.197200 -0.625726
wb_dma_ch_rf/always_5/if_1/block_1 0.566567 -1.034432 -2.034271 -0.700957 1.880640 0.845623 0.562713 2.353695 0.934100 -1.564185 2.740826 0.665575 0.406658 -1.859132 -0.489552 -0.584029 -0.199758 0.085153 2.874062 -1.747759
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_ch_arb/assign_1_gnt 2.035863 -2.493246 2.030192 0.688071 1.178887 0.796030 3.818020 -2.976297 0.297326 2.304680 -2.442122 -0.291121 1.406728 -2.210947 0.310084 -4.465659 0.614130 -0.444385 -2.643800 -1.862692
wb_dma_rf/input_dma_err 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma/wire_wb0_addr_o -2.290853 1.037523 -1.805971 -0.925730 -1.569394 1.202814 -0.487867 1.089495 0.778356 1.163993 -0.534537 -1.044732 2.371208 -1.244247 -1.813571 -1.116975 -0.365104 -0.824272 2.835015 -1.855504
wb_dma_de/assign_73_dma_busy/expr_1 -2.188189 -1.028635 1.235822 -1.730724 -1.568934 1.069484 0.581422 -1.865319 -1.539899 -1.729922 1.696876 2.115679 -7.201312 1.314712 -0.399617 1.916698 2.032592 0.104735 2.469040 -1.923452
wb_dma/input_dma_nd_i -0.574744 0.359897 -0.254750 -2.214759 -0.225237 -0.116468 1.141539 -2.776909 -0.550773 3.088365 -2.840108 -1.199691 -0.829584 -2.010833 -0.029684 -2.046829 -2.304011 2.072665 1.927648 -3.706121
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -1.651876 1.318545 -1.414314 -2.969552 -2.685076 -2.407631 -1.588283 1.636594 0.817472 0.790710 -0.775204 3.278400 -0.887933 1.171332 0.227053 1.848013 2.399381 2.067530 3.155562 -0.453225
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -1.651876 1.318545 -1.414314 -2.969552 -2.685076 -2.407631 -1.588283 1.636594 0.817472 0.790710 -0.775204 3.278400 -0.887933 1.171332 0.227053 1.848013 2.399381 2.067530 3.155562 -0.453225
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_de/always_14/stmt_1/expr_1/expr_1 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_ch_sel/assign_3_pri0 -0.574744 0.359897 -0.254750 -2.214759 -0.225237 -0.116468 1.141539 -2.776909 -0.550773 3.088365 -2.840108 -1.199691 -0.829584 -2.010833 -0.029684 -2.046829 -2.304011 2.072665 1.927648 -3.706121
wb_dma_de/always_23/block_1/stmt_8 -2.290853 1.037523 -1.805971 -0.925730 -1.569394 1.202814 -0.487867 1.089495 0.778356 1.163993 -0.534537 -1.044732 2.371208 -1.244247 -1.813571 -1.116975 -0.365104 -0.824272 2.835015 -1.855504
wb_dma_ch_arb/always_2/block_1/stmt_1 2.035863 -2.493246 2.030192 0.688071 1.178887 0.796030 3.818020 -2.976297 0.297326 2.304680 -2.442122 -0.291121 1.406728 -2.210947 0.310084 -4.465659 0.614130 -0.444385 -2.643800 -1.862692
wb_dma_de/always_23/block_1/stmt_1 0.417871 3.030111 1.715771 0.661371 -1.193069 -0.521555 -0.744125 -5.344996 -2.490981 3.009372 -4.209232 -0.018385 -2.567807 2.124719 -0.700309 -0.130918 -1.226411 -0.923437 -3.693944 1.593664
wb_dma_de/always_23/block_1/stmt_2 2.685662 0.650665 -2.208226 -2.310312 -0.206840 0.906868 -0.505061 -1.178187 -1.729468 2.212754 -2.469893 -0.028817 -2.052353 -2.023749 0.169596 1.486568 -0.943778 1.922646 0.071597 -1.551058
wb_dma_de/always_23/block_1/stmt_4 3.187636 -0.787251 -1.603267 -2.155449 -1.277950 -0.226740 -0.125560 0.137275 -0.162831 2.185791 -2.582910 3.437510 -2.302817 -0.627886 -0.106826 1.847632 2.534154 0.832949 -0.450439 -0.055460
wb_dma_de/always_23/block_1/stmt_5 1.693615 -2.340131 -0.136066 -0.932000 3.197324 -1.714646 -3.185987 2.010820 -0.952911 5.494344 -2.240908 -2.397666 -1.969523 -2.001970 2.924683 -0.631411 -3.375125 0.084410 -0.788649 -1.729030
wb_dma_de/always_23/block_1/stmt_6 -1.651834 1.658857 0.468993 -1.336052 -1.482353 -1.280074 -1.922726 0.815873 0.783925 2.900575 -1.250054 -1.233260 -0.403695 -1.078136 0.617413 -1.060891 -3.561084 0.539484 2.072818 -1.381623
wb_dma_rf/inst_u25 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_wb_mast/input_mast_go 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -2.067454 2.952358 -0.364127 -1.740539 -2.379172 -0.890157 -3.318812 1.371369 -0.134490 1.588422 -0.731438 -0.668517 -1.265118 -0.112959 0.424398 1.092693 -2.651666 1.554337 1.997659 -0.893745
wb_dma_ch_sel/assign_125_de_start/expr_1 0.027302 4.837072 -0.167645 -0.410089 -2.665700 0.198881 -0.578833 -2.775720 -1.181181 0.527624 -4.253700 2.484987 0.292032 1.063612 -0.837551 0.796098 -0.000622 0.203518 0.101269 0.824334
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -3.723688 -0.724838 0.881561 -0.565141 -1.105340 -1.231088 -0.111583 -1.359915 0.815275 -1.246948 1.237182 1.319597 -1.437607 3.882933 -1.647497 0.785966 -1.014861 -0.860869 4.167849 -0.570527
wb_dma_ch_sel/assign_151_req_p0 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 4.009946 0.686764 0.361859 -1.138212 -0.365219 -0.931347 1.714376 -1.309415 0.068785 2.883066 -3.436223 1.590663 -0.084437 -3.071332 1.091600 -2.370166 -1.677440 -1.478342 0.096788 0.232490
wb_dma_wb_mast/reg_mast_dout 4.750210 -4.288808 -0.594887 -1.692919 0.588172 -2.514929 -0.457766 3.575027 1.649388 3.526587 -0.994439 1.977931 -0.500625 -1.675959 0.368712 -0.085737 -1.245888 -1.461542 -1.412775 0.854219
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -2.307661 -1.877554 0.504152 -1.026785 1.763771 -4.015543 0.418580 0.521015 3.042377 2.406470 1.210081 1.841183 0.061440 1.688148 1.912349 -0.729030 2.434066 2.202324 2.453177 -1.015633
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_sel/assign_100_valid -2.685864 1.930711 -0.759408 -0.275591 -0.310590 -0.342620 1.123028 -2.629599 1.283795 4.344931 -2.374859 0.255880 1.918640 -0.274210 0.224546 -1.949987 5.202480 1.086165 0.015394 -1.269365
wb_dma_ch_sel/assign_131_req_p0 -2.275461 -0.691371 0.026093 -1.491097 -1.275450 1.465589 1.105199 -2.020128 -1.392307 4.073246 -3.554663 -2.616508 -0.610662 -3.018286 1.132741 -2.168199 2.869894 -0.473608 0.252341 -2.625331
wb_dma_ch_sel/assign_135_req_p0/expr_1 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.887801 0.406920 0.993334 -2.282751 -1.269726 -3.811244 0.087526 -1.107832 1.796694 3.911119 -1.836744 0.150642 -0.357592 0.313244 1.017249 -1.901435 -0.827965 2.394554 2.535526 -1.852298
wb_dma_ch_rf/input_dma_done_all 2.685662 0.650665 -2.208226 -2.310312 -0.206840 0.906868 -0.505061 -1.178187 -1.729468 2.212754 -2.469893 -0.028817 -2.052353 -2.023749 0.169596 1.486568 -0.943778 1.922646 0.071597 -1.551058
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 5.420170 -3.293890 -1.597739 -1.718451 1.824151 -0.902143 -0.829623 0.242692 -0.226355 4.680174 -1.302862 -1.059286 -2.212950 -1.940777 0.727552 0.665982 -2.933719 1.274353 -1.973029 -0.652364
wb_dma_pri_enc_sub/wire_pri_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_rf/input_wb_rf_din 0.798692 4.312490 -0.844745 1.086450 0.716755 1.389627 -4.234157 3.199111 2.253450 5.841548 1.160558 0.186437 1.054522 -2.825785 3.231474 -0.434675 1.702866 -1.630193 0.896165 -0.572295
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 2.660372 1.658901 0.272009 -1.178867 -0.450576 0.590542 -0.212360 -1.860859 -2.485142 0.284579 -3.124924 1.102354 -2.559256 -1.286381 0.500414 0.158933 -2.907645 0.151873 0.143218 -0.825031
wb_dma_ch_sel/assign_157_req_p0/expr_1 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_ch_sel/assign_139_req_p0 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_sel/always_38/case_1 0.027302 4.837072 -0.167645 -0.410089 -2.665700 0.198881 -0.578833 -2.775720 -1.181181 0.527624 -4.253700 2.484987 0.292032 1.063612 -0.837551 0.796098 -0.000622 0.203518 0.101269 0.824334
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 1.213033 -1.465091 0.118017 1.662934 1.327470 -0.421572 4.391796 -5.460930 1.885748 1.780060 -1.408410 1.288218 2.079814 2.113588 -0.856714 -0.570480 2.153991 -2.523238 0.758044 1.821286
wb_dma/constraint_wb0_cyc_o 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma/input_wb0_addr_i -1.310441 3.242146 4.961461 2.894919 -3.069452 -3.575000 -2.078746 3.935499 4.098066 1.434280 -0.309484 1.994082 1.189463 0.392450 2.130612 -1.998689 -3.294036 -3.357750 0.014857 3.260195
wb_dma_de/input_mast1_drdy -0.785793 2.403661 2.831727 0.797890 0.018625 -1.841951 -1.337215 -0.062048 0.131777 0.932664 -1.487003 -0.429807 -0.014567 -0.113463 1.409044 -2.543628 -4.945209 -0.960905 0.723215 -0.005677
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -1.234676 1.984483 -1.257074 -1.635955 -1.020310 0.178588 -1.991757 0.474701 -0.970481 -0.850465 0.176532 0.314184 -1.600776 0.520277 -0.215069 2.139626 -1.263967 2.264254 2.232619 -1.351518
wb_dma_wb_if/input_wb_ack_i 6.021528 -2.132982 -2.295144 -0.544576 0.762014 -2.892501 1.319981 0.583235 -0.560146 3.168149 -2.178955 0.501591 -2.051715 -2.343616 -0.217754 1.055577 -0.755638 -4.589823 -0.927742 3.544454
wb_dma_ch_sel/wire_pri_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_rf/assign_3_ch_am0 -1.136487 0.260842 -1.400126 -1.467590 1.669556 -2.755588 -2.335045 0.390092 1.423924 2.944686 2.011447 -0.847482 -0.021755 1.292991 0.773361 0.432861 -2.335319 2.152213 2.615394 -0.995639
wb_dma_rf/input_ch_sel 2.609622 -3.223609 1.316251 -2.910385 -4.345611 -1.018874 0.007137 -0.476666 1.234702 1.751918 3.030252 3.147308 -7.241621 1.387036 -0.204960 1.877167 1.154218 0.110587 0.603626 0.779719
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -3.018146 -1.299117 -0.548214 -2.256828 1.769259 -4.940965 1.586446 -0.633107 0.656626 0.222553 0.289068 1.590876 -1.969654 1.627445 1.675344 1.221938 2.696932 2.193132 3.160614 0.260304
wb_dma_de/always_23/block_1/case_1 0.417871 3.030111 1.715771 0.661371 -1.193069 -0.521555 -0.744125 -5.344996 -2.490981 3.009372 -4.209232 -0.018385 -2.567807 2.124719 -0.700309 -0.130918 -1.226411 -0.923437 -3.693944 1.593664
wb_dma/wire_pause_req -1.154815 -1.415736 3.757675 -0.084145 -1.324895 -2.223851 -0.424469 -1.819390 -1.445162 -0.497735 -2.734583 3.013964 -3.674860 3.645465 0.443685 -0.290073 -1.011827 -2.233275 0.786348 0.576669
wb_dma_wb_if/input_mast_go 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_rf/input_de_csr 5.209008 -2.679469 -1.800634 -1.316423 1.605699 0.241411 0.951183 0.106662 0.029270 0.769210 -0.420402 2.458022 -1.507207 -1.099003 0.206727 1.021479 -0.058462 0.144149 0.677780 -0.448762
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_de/input_mast0_din 6.070083 -3.033864 -0.739327 -1.065090 0.501120 -2.109085 -0.551598 2.026022 2.721663 4.672519 0.057971 1.688412 -0.032692 -1.356347 1.234751 -0.583752 -1.658768 -0.860899 -0.385499 1.356278
wb_dma_pri_enc_sub/always_3 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_pri_enc_sub/always_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_sel/reg_adr0 -1.491127 -2.356333 0.961839 0.483222 1.136477 -1.772750 1.980822 1.477157 4.156106 1.341198 0.161911 2.573676 1.652980 0.229536 1.276692 -1.455502 3.100587 -0.910873 3.103305 -0.632557
wb_dma_ch_sel/reg_adr1 -1.621963 0.697306 -1.812325 0.242676 -0.079863 3.819330 0.577249 -0.316413 -0.341259 0.170699 -0.862790 -1.042305 1.941876 -1.792485 -2.576405 -1.607267 0.052173 -1.800983 2.220932 -2.959292
wb_dma_ch_sel/assign_1_pri0 -0.574744 0.359897 -0.254750 -2.214759 -0.225237 -0.116468 1.141539 -2.776909 -0.550773 3.088365 -2.840108 -1.199691 -0.829584 -2.010833 -0.029684 -2.046829 -2.304011 2.072665 1.927648 -3.706121
wb_dma_ch_pri_enc/wire_pri26_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.887801 0.406920 0.993334 -2.282751 -1.269726 -3.811244 0.087526 -1.107832 1.796694 3.911119 -1.836744 0.150642 -0.357592 0.313244 1.017249 -1.901435 -0.827965 2.394554 2.535526 -1.852298
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 0.108700 2.475541 1.211233 -1.161794 -0.811663 -0.139142 -0.645657 -2.165389 -2.123834 0.354144 -3.393752 1.627998 -2.593252 -0.135219 0.609169 -0.586886 -2.684761 0.413967 1.600780 -1.726342
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 1.406064 0.375900 0.524985 -0.954118 -0.593103 -0.430983 -4.414587 1.046376 1.452705 5.094195 0.919866 2.328076 1.611972 2.012570 0.269940 -0.942915 -1.527463 0.468323 -1.184058 -1.967975
wb_dma/wire_ptr_set 3.020713 -0.856756 -0.741766 -1.584326 1.002553 0.114958 1.162703 -0.341473 0.020813 1.324162 -2.218551 3.131961 -1.216139 -1.896618 0.390689 -1.010637 -0.612823 -0.621835 2.595268 -2.050698
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 2.660372 1.658901 0.272009 -1.178867 -0.450576 0.590542 -0.212360 -1.860859 -2.485142 0.284579 -3.124924 1.102354 -2.559256 -1.286381 0.500414 0.158933 -2.907645 0.151873 0.143218 -0.825031
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.887801 0.406920 0.993334 -2.282751 -1.269726 -3.811244 0.087526 -1.107832 1.796694 3.911119 -1.836744 0.150642 -0.357592 0.313244 1.017249 -1.901435 -0.827965 2.394554 2.535526 -1.852298
wb_dma_ch_arb/inst_check_wb_dma_ch_arb -2.291412 1.084321 0.364890 -1.856204 -0.723371 -1.266845 -0.034161 -1.814748 0.258537 3.106431 -1.869815 -2.030007 -0.289249 -1.062885 0.208758 -1.974934 -3.158970 2.363107 2.084185 -3.026091
wb_dma_de/reg_ptr_set 3.453059 3.667078 -2.681756 -1.619658 -1.895022 0.297857 1.186734 -0.940330 2.037123 -0.192891 -0.282737 6.184474 1.146335 -0.007002 -1.219004 1.962726 2.966735 2.212492 1.666750 0.401809
wb_dma/wire_dma_nd -0.574744 0.359897 -0.254750 -2.214759 -0.225237 -0.116468 1.141539 -2.776909 -0.550773 3.088365 -2.840108 -1.199691 -0.829584 -2.010833 -0.029684 -2.046829 -2.304011 2.072665 1.927648 -3.706121
wb_dma_rf/assign_3_csr -0.416444 0.883815 -1.786435 -0.685494 -0.798419 -0.670806 -1.362223 0.141722 0.721134 0.046261 -0.542303 1.173664 0.759023 2.012720 -1.526350 2.053331 -2.280758 -1.528466 3.958376 0.830177
wb_dma_rf/assign_4_dma_abort 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_ch_sel/assign_123_valid -0.003476 1.093158 -0.447523 -2.364673 -0.967018 -1.622309 -0.317445 -1.542661 -0.121282 3.412925 -3.199621 2.039984 -1.775684 -0.236756 0.899088 -0.024028 1.015265 1.887878 1.393385 -1.581397
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond -0.739710 -0.702309 0.910302 -1.559966 -0.451168 -1.622020 0.706458 -2.023180 0.916533 3.023360 -0.050859 -4.121275 0.037035 -1.339828 0.903288 -1.708832 -4.186460 3.557419 0.213549 -2.100105
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -1.234676 1.984483 -1.257074 -1.635955 -1.020310 0.178588 -1.991757 0.474701 -0.970481 -0.850465 0.176532 0.314184 -1.600776 0.520277 -0.215069 2.139626 -1.263967 2.264254 2.232619 -1.351518
wb_dma_rf/wire_ch4_csr 2.416760 0.327288 -0.352886 -0.229687 0.744729 -0.412198 0.590096 -2.568275 -0.753537 3.331513 -2.494493 -0.411606 0.095643 -0.763888 1.605760 -0.278127 1.867190 1.835999 -2.955161 0.270920
wb_dma_ch_rf/always_1/stmt_1/expr_1 -1.651876 1.318545 -1.414314 -2.969552 -2.685076 -2.407631 -1.588283 1.636594 0.817472 0.790710 -0.775204 3.278400 -0.887933 1.171332 0.227053 1.848013 2.399381 2.067530 3.155562 -0.453225
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -2.307661 -1.877554 0.504152 -1.026785 1.763771 -4.015543 0.418580 0.521015 3.042377 2.406470 1.210081 1.841183 0.061440 1.688148 1.912349 -0.729030 2.434066 2.202324 2.453177 -1.015633
wb_dma_ch_pri_enc/wire_pri0_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_rf/assign_10_ch_enable 1.213033 -1.465091 0.118017 1.662934 1.327470 -0.421572 4.391796 -5.460930 1.885748 1.780060 -1.408410 1.288218 2.079814 2.113588 -0.856714 -0.570480 2.153991 -2.523238 0.758044 1.821286
wb_dma_wb_slv/reg_slv_we 1.376563 0.207041 2.596328 1.265068 0.407301 -1.330832 2.401796 -0.010989 1.813623 1.958784 1.096819 1.882114 0.566140 -2.079193 0.130852 -6.206927 3.036097 -0.981897 -3.586883 -0.060254
wb_dma_de/input_txsz 2.328247 3.405735 -0.934526 0.305367 0.334791 3.427232 0.089950 -2.119363 -2.616977 -0.621310 -1.967547 0.489827 -2.089774 -2.306951 -0.014613 0.691718 -0.921328 -1.192585 0.128852 -0.452570
wb_dma_wb_if/wire_mast_dout 4.750210 -4.288808 -0.594887 -1.692919 0.588172 -2.514929 -0.457766 3.575027 1.649388 3.526587 -0.994439 1.977931 -0.500625 -1.675959 0.368712 -0.085737 -1.245888 -1.461542 -1.412775 0.854219
wb_dma_ch_rf/wire_ch_enable 1.213033 -1.465091 0.118017 1.662934 1.327470 -0.421572 4.391796 -5.460930 1.885748 1.780060 -1.408410 1.288218 2.079814 2.113588 -0.856714 -0.570480 2.153991 -2.523238 0.758044 1.821286
wb_dma_rf/wire_csr_we -0.360658 -1.308900 3.292064 -0.691504 -0.575621 -2.450849 -1.803460 1.773007 -1.359409 0.578063 -3.192933 3.686336 -3.664668 0.928726 1.886663 -1.518668 0.743714 -0.811050 -0.704012 -0.784169
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_sel_checker/input_dma_busy 2.263345 -0.120892 -0.384773 -0.026889 0.951541 -0.454674 -0.698613 2.624824 1.557437 0.619327 -0.162471 3.438720 0.436625 -0.838484 0.690180 -0.625170 -0.271053 -2.311034 2.381304 0.057525
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_rf/assign_9_ch_txsz 2.081152 5.315763 0.434729 1.576905 1.722044 3.721918 -1.508718 -0.531497 -1.935354 0.234690 -0.712465 0.826524 -2.989969 -3.522760 1.429035 -0.911414 -1.080360 -2.338209 -0.284352 -0.570090
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.891704 -1.923428 0.364163 -1.095093 2.694499 -0.742191 3.491915 -0.872479 0.798276 0.167331 -0.439069 3.100030 -0.715778 -2.225843 2.206850 -2.106654 2.079388 0.080627 2.675128 -1.986011
wb_dma_de/assign_65_done 2.660372 1.658901 0.272009 -1.178867 -0.450576 0.590542 -0.212360 -1.860859 -2.485142 0.284579 -3.124924 1.102354 -2.559256 -1.286381 0.500414 0.158933 -2.907645 0.151873 0.143218 -0.825031
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 4.276888 0.777778 -0.437527 0.021258 -1.441166 -0.713115 1.432463 -0.289748 1.172089 1.261970 -3.649036 4.652470 3.187387 -0.187819 -2.384792 -2.605068 0.077323 -1.612081 -0.968183 0.560362
wb_dma_de/always_2/if_1/if_1 -0.103646 -0.408711 -1.029477 -1.236869 1.857496 -2.076117 1.773887 -1.676930 2.414666 -0.171624 2.989157 1.604218 2.635278 1.684797 -0.634367 -1.206150 0.400736 4.903574 1.641324 -2.342805
wb_dma_ch_sel/assign_154_req_p0/expr_1 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_ch_sel/assign_156_req_p0/expr_1 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_rf/always_9/stmt_1/expr_1 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_ch_sel/assign_112_valid -0.003476 1.093158 -0.447523 -2.364673 -0.967018 -1.622309 -0.317445 -1.542661 -0.121282 3.412925 -3.199621 2.039984 -1.775684 -0.236756 0.899088 -0.024028 1.015265 1.887878 1.393385 -1.581397
wb_dma_de/always_23/block_1/case_1/block_8 4.251553 1.725665 -2.432671 -1.600568 -1.773203 -0.125010 0.578673 1.889186 1.769920 1.418746 -1.351404 4.034339 0.938590 -2.715078 -0.129327 0.540547 1.460004 -1.673218 1.714973 1.653415
wb_dma_de/always_23/block_1/case_1/block_9 4.251553 1.725665 -2.432671 -1.600568 -1.773203 -0.125010 0.578673 1.889186 1.769920 1.418746 -1.351404 4.034339 0.938590 -2.715078 -0.129327 0.540547 1.460004 -1.673218 1.714973 1.653415
wb_dma_ch_rf/assign_28_this_ptr_set 3.261146 -3.721356 -0.467086 -0.885451 2.096435 -0.718304 0.632388 0.733101 0.219736 0.229502 -0.895719 3.912640 -1.862111 0.492446 0.187381 0.262214 0.563374 -0.754245 1.690447 -1.200066
wb_dma_ch_rf/always_22 -1.136487 0.260842 -1.400126 -1.467590 1.669556 -2.755588 -2.335045 0.390092 1.423924 2.944686 2.011447 -0.847482 -0.021755 1.292991 0.773361 0.432861 -2.335319 2.152213 2.615394 -0.995639
wb_dma_de/always_23/block_1/case_1/block_1 1.281251 3.043669 0.628514 0.707150 0.247673 -0.926556 -0.249261 -4.613796 -1.423862 4.180964 -5.834811 -0.356797 0.183521 0.689874 -0.176956 -0.231589 -1.615724 0.505490 -4.312129 1.299811
wb_dma_de/always_23/block_1/case_1/block_2 -3.723688 -0.724838 0.881561 -0.565141 -1.105340 -1.231088 -0.111583 -1.359915 0.815275 -1.246948 1.237182 1.319597 -1.437607 3.882933 -1.647497 0.785966 -1.014861 -0.860869 4.167849 -0.570527
wb_dma_de/always_23/block_1/case_1/block_3 -0.306861 3.390530 1.793991 1.829357 3.241439 0.837136 -1.012347 -3.484742 -0.790727 2.603176 -0.561678 -2.581414 -0.334711 -0.274807 0.993366 -1.799155 -4.139106 3.693427 -3.673535 -2.661694
wb_dma_de/always_23/block_1/case_1/block_4 0.670646 3.867532 1.839097 1.374576 3.874466 -0.729424 -0.254706 -3.958386 -0.080377 1.962099 0.643534 -1.510326 -1.464474 -0.136008 2.068995 -0.952716 -4.183376 4.281353 -2.721724 -1.342810
wb_dma_ch_rf/always_27 2.568650 2.303659 0.383625 -1.417205 -2.580162 -0.985912 0.312691 -1.534303 -1.512824 1.582096 -4.811198 3.690133 -0.889784 -0.521646 0.147989 -0.671731 1.996482 0.620569 -2.153085 0.523688
wb_dma_de/always_23/block_1/case_1/block_7 5.454423 -0.197238 -4.060844 -0.813223 0.962523 -0.307491 0.251107 0.023202 1.371704 2.926148 -0.543606 3.590646 0.323626 -0.371451 -0.814280 1.219625 2.479629 -2.603407 2.059039 1.976646
wb_dma/assign_4_dma_rest 2.861464 -3.526340 -0.507206 0.029809 1.887439 -0.511172 0.210235 0.008271 1.578463 -0.332193 1.850859 2.535389 -0.890944 2.424301 -0.899345 0.681878 -1.333988 0.372698 2.173076 -0.850886
wb_dma_ch_rf/always_23/if_1 -1.621963 0.697306 -1.812325 0.242676 -0.079863 3.819330 0.577249 -0.316413 -0.341259 0.170699 -0.862790 -1.042305 1.941876 -1.792485 -2.576405 -1.607267 0.052173 -1.800983 2.220932 -2.959292
wb_dma_ch_sel/reg_ndr_r -0.574744 0.359897 -0.254750 -2.214759 -0.225237 -0.116468 1.141539 -2.776909 -0.550773 3.088365 -2.840108 -1.199691 -0.829584 -2.010833 -0.029684 -2.046829 -2.304011 2.072665 1.927648 -3.706121
wb_dma_de/assign_66_dma_done/expr_1 3.137992 1.946366 0.492035 -1.019651 -0.899938 -1.249827 0.727914 -1.969404 -0.985771 -0.035543 -2.860126 4.089186 -1.380906 0.398299 0.501321 0.198098 0.894137 1.881892 -1.347931 0.408455
wb_dma_ch_sel/reg_req_r 4.879538 -0.752200 -1.689370 -1.141474 -0.874423 -0.129491 0.543406 1.390561 1.825659 1.352236 -1.079924 5.093349 -0.175139 -0.801640 -0.432964 0.720668 2.121574 -1.101069 0.922404 1.007042
wb_dma_ch_rf/reg_pointer_r -0.762821 -1.256760 -2.339465 -0.042365 3.036012 0.433996 -0.757738 2.731429 1.766117 -1.631939 3.467610 1.075920 0.057937 0.198763 0.411263 1.145668 -0.269072 -0.062337 4.778934 -1.192791
wb_dma_ch_sel/assign_105_valid -0.003476 1.093158 -0.447523 -2.364673 -0.967018 -1.622309 -0.317445 -1.542661 -0.121282 3.412925 -3.199621 2.039984 -1.775684 -0.236756 0.899088 -0.024028 1.015265 1.887878 1.393385 -1.581397
wb_dma_ch_pri_enc/wire_pri5_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_sel/always_39/case_1 -0.574744 0.359897 -0.254750 -2.214759 -0.225237 -0.116468 1.141539 -2.776909 -0.550773 3.088365 -2.840108 -1.199691 -0.829584 -2.010833 -0.029684 -2.046829 -2.304011 2.072665 1.927648 -3.706121
wb_dma_ch_sel/always_6 4.251553 1.725665 -2.432671 -1.600568 -1.773203 -0.125010 0.578673 1.889186 1.769920 1.418746 -1.351404 4.034339 0.938590 -2.715078 -0.129327 0.540547 1.460004 -1.673218 1.714973 1.653415
wb_dma_ch_sel/always_7 4.720139 -0.214909 -2.458786 -1.597482 0.753196 1.391951 0.590914 0.386426 -0.619440 0.844304 -1.294909 1.426507 -0.863088 -3.091686 0.035383 0.753490 -1.167534 -0.410565 1.157240 -0.748719
wb_dma_ch_sel/always_4 0.502701 4.320016 0.021635 -1.185284 -2.428313 -0.335738 0.235625 -2.186258 -1.068869 1.199078 -3.921401 2.841865 -0.182316 -0.539140 -0.078781 -0.769080 1.687024 1.444655 -0.720383 -0.294867
wb_dma_ch_sel/always_5 0.875684 4.911497 -0.233655 -0.191971 -1.101573 -0.502763 -0.159996 -3.209020 -0.614545 -0.704895 -2.746836 3.488405 -0.422991 1.849615 -0.098414 1.870118 -0.350489 1.226934 0.960496 1.270659
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -1.241243 -0.046344 4.188628 -0.285578 -1.964823 -1.346767 2.202878 -4.344370 -0.641870 2.024859 -2.381854 1.285625 -3.401888 0.582840 1.897462 -1.974090 2.892606 1.099610 -2.503017 -0.407861
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -2.468361 0.634990 -0.235841 -1.235037 -2.233296 -0.772564 0.109104 -0.315146 1.549856 4.151410 -1.757909 -2.394235 2.390224 -1.594226 -0.709963 -2.782261 -0.832747 0.042988 1.174840 -1.571977
wb_dma_ch_sel/always_1 4.879538 -0.752200 -1.689370 -1.141474 -0.874423 -0.129491 0.543406 1.390561 1.825659 1.352236 -1.079924 5.093349 -0.175139 -0.801640 -0.432964 0.720668 2.121574 -1.101069 0.922404 1.007042
wb_dma_ch_arb/always_2/block_1/case_1/cond 3.020713 -0.856756 -0.741766 -1.584326 1.002553 0.114958 1.162703 -0.341473 0.020813 1.324162 -2.218551 3.131961 -1.216139 -1.896618 0.390689 -1.010637 -0.612823 -0.621835 2.595268 -2.050698
wb_dma_ch_sel/always_8 3.261146 -3.721356 -0.467086 -0.885451 2.096435 -0.718304 0.632388 0.733101 0.219736 0.229502 -0.895719 3.912640 -1.862111 0.492446 0.187381 0.262214 0.563374 -0.754245 1.690447 -1.200066
wb_dma_ch_sel/always_9 3.020713 -0.856756 -0.741766 -1.584326 1.002553 0.114958 1.162703 -0.341473 0.020813 1.324162 -2.218551 3.131961 -1.216139 -1.896618 0.390689 -1.010637 -0.612823 -0.621835 2.595268 -2.050698
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma/wire_ch1_adr1 -0.103940 -0.913756 -0.659306 0.353168 1.827043 2.355452 1.067946 -0.956383 -0.026609 -0.583455 0.770976 -1.062233 0.286081 -0.952987 -1.281616 -0.966907 -1.850532 0.301582 1.589588 -2.979275
wb_dma_ch_rf/wire_ch_txsz 2.081152 5.315763 0.434729 1.576905 1.722044 3.721918 -1.508718 -0.531497 -1.935354 0.234690 -0.712465 0.826524 -2.989969 -3.522760 1.429035 -0.911414 -1.080360 -2.338209 -0.284352 -0.570090
wb_dma_ch_sel/assign_99_valid -2.685864 1.930711 -0.759408 -0.275591 -0.310590 -0.342620 1.123028 -2.629599 1.283795 4.344931 -2.374859 0.255880 1.918640 -0.274210 0.224546 -1.949987 5.202480 1.086165 0.015394 -1.269365
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -1.621963 0.697306 -1.812325 0.242676 -0.079863 3.819330 0.577249 -0.316413 -0.341259 0.170699 -0.862790 -1.042305 1.941876 -1.792485 -2.576405 -1.607267 0.052173 -1.800983 2.220932 -2.959292
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 0.441510 0.279690 2.288129 1.071059 -0.786075 -1.477128 2.252951 -3.293061 1.607447 5.672436 -1.153845 -2.392461 0.676170 -1.614403 1.304370 -3.545662 0.904200 0.589669 -3.416871 0.282603
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -0.102582 3.090586 0.459422 -1.432069 -3.362859 -1.369798 -2.991142 1.924888 -1.635585 0.651554 -1.688504 2.208211 2.283865 0.271295 0.644617 -2.460979 -1.040850 -1.765710 1.866339 -0.512473
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 1.931855 -1.801094 -0.107787 -0.132980 3.156538 1.712860 3.699771 -1.847370 0.338404 0.476882 -0.772353 1.735327 -0.030850 -2.844877 0.801563 -2.740155 1.558383 -0.469823 1.840033 -3.144278
wb_dma/wire_ch2_txsz 4.720139 -0.214909 -2.458786 -1.597482 0.753196 1.391951 0.590914 0.386426 -0.619440 0.844304 -1.294909 1.426507 -0.863088 -3.091686 0.035383 0.753490 -1.167534 -0.410565 1.157240 -0.748719
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 0.670646 3.867532 1.839097 1.374576 3.874466 -0.729424 -0.254706 -3.958386 -0.080377 1.962099 0.643534 -1.510326 -1.464474 -0.136008 2.068995 -0.952716 -4.183376 4.281353 -2.721724 -1.342810
wb_dma_de/always_23/block_1 0.417871 3.030111 1.715771 0.661371 -1.193069 -0.521555 -0.744125 -5.344996 -2.490981 3.009372 -4.209232 -0.018385 -2.567807 2.124719 -0.700309 -0.130918 -1.226411 -0.923437 -3.693944 1.593664
wb_dma_ch_rf/always_22/if_1 -1.136487 0.260842 -1.400126 -1.467590 1.669556 -2.755588 -2.335045 0.390092 1.423924 2.944686 2.011447 -0.847482 -0.021755 1.292991 0.773361 0.432861 -2.335319 2.152213 2.615394 -0.995639
wb_dma_de/wire_mast1_dout 3.777034 0.653202 -2.409361 -0.646272 0.865227 0.358209 -1.727299 1.574699 1.084892 2.323555 1.432146 -0.969474 0.025382 -1.741778 -0.850127 1.058833 -4.442593 0.648479 -0.127442 -0.080701
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 0.566567 -1.034432 -2.034271 -0.700957 1.880640 0.845623 0.562713 2.353695 0.934100 -1.564185 2.740826 0.665575 0.406658 -1.859132 -0.489552 -0.584029 -0.199758 0.085153 2.874062 -1.747759
wb_dma_de/always_8/stmt_1 0.108700 2.475541 1.211233 -1.161794 -0.811663 -0.139142 -0.645657 -2.165389 -2.123834 0.354144 -3.393752 1.627998 -2.593252 -0.135219 0.609169 -0.586886 -2.684761 0.413967 1.600780 -1.726342
wb_dma_ch_rf/assign_18_pointer_we/expr_1 0.566567 -1.034432 -2.034271 -0.700957 1.880640 0.845623 0.562713 2.353695 0.934100 -1.564185 2.740826 0.665575 0.406658 -1.859132 -0.489552 -0.584029 -0.199758 0.085153 2.874062 -1.747759
wb_dma_ch_rf/wire_ch_done_we 2.359439 1.362537 0.779849 -1.608490 -0.923033 -0.934235 0.459531 -2.457283 -1.535069 2.583056 -4.224371 1.445474 -2.074056 -1.443109 1.173684 -0.990213 -1.429638 0.296903 -0.350017 -0.569808
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.887801 0.406920 0.993334 -2.282751 -1.269726 -3.811244 0.087526 -1.107832 1.796694 3.911119 -1.836744 0.150642 -0.357592 0.313244 1.017249 -1.901435 -0.827965 2.394554 2.535526 -1.852298
wb_dma_wb_slv/wire_wb_ack_o -0.424892 -0.970909 -0.491065 -0.681493 -1.401588 0.020525 0.006761 2.265531 0.110404 -1.688012 0.391243 -0.315610 -0.694358 -1.089399 -1.473039 0.528930 -3.413839 -2.115778 3.197200 -0.625726
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 1.931855 -1.801094 -0.107787 -0.132980 3.156538 1.712860 3.699771 -1.847370 0.338404 0.476882 -0.772353 1.735327 -0.030850 -2.844877 0.801563 -2.740155 1.558383 -0.469823 1.840033 -3.144278
wb_dma_de/reg_ld_desc_sel -5.054853 -0.750814 -0.567629 -1.466022 2.666384 -1.678475 -0.594651 -3.572765 -1.636873 3.443122 -2.380665 -1.423894 -5.057097 1.996909 -0.032288 1.647506 1.287291 3.562529 0.212715 -2.974300
wb_dma_wb_mast/assign_2_mast_pt_out -0.424892 -0.970909 -0.491065 -0.681493 -1.401588 0.020525 0.006761 2.265531 0.110404 -1.688012 0.391243 -0.315610 -0.694358 -1.089399 -1.473039 0.528930 -3.413839 -2.115778 3.197200 -0.625726
wb_dma_de/assign_83_wr_ack 2.660372 1.658901 0.272009 -1.178867 -0.450576 0.590542 -0.212360 -1.860859 -2.485142 0.284579 -3.124924 1.102354 -2.559256 -1.286381 0.500414 0.158933 -2.907645 0.151873 0.143218 -0.825031
wb_dma/wire_dma_done_all 2.685662 0.650665 -2.208226 -2.310312 -0.206840 0.906868 -0.505061 -1.178187 -1.729468 2.212754 -2.469893 -0.028817 -2.052353 -2.023749 0.169596 1.486568 -0.943778 1.922646 0.071597 -1.551058
assert_wb_dma_rf/input_ch0_am1 -1.158460 0.581302 1.026029 -0.167132 -0.743989 0.583531 0.739138 1.950153 1.047687 -3.265188 0.640395 2.493891 1.063555 -0.230167 -1.096561 -1.572739 -0.699041 0.994555 2.111878 -2.289292
wb_dma_ch_arb/reg_state 2.035863 -2.493246 2.030192 0.688071 1.178887 0.796030 3.818020 -2.976297 0.297326 2.304680 -2.442122 -0.291121 1.406728 -2.210947 0.310084 -4.465659 0.614130 -0.444385 -2.643800 -1.862692
wb_dma_ch_sel/input_ch0_csr 2.120666 1.614401 1.984780 -0.482614 -2.170542 -1.902368 -2.742147 -1.199607 -0.735180 2.194680 -4.838916 0.521023 1.160610 2.040563 2.274420 1.677925 -3.431284 4.507534 -3.676875 1.006645
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 4.251553 1.725665 -2.432671 -1.600568 -1.773203 -0.125010 0.578673 1.889186 1.769920 1.418746 -1.351404 4.034339 0.938590 -2.715078 -0.129327 0.540547 1.460004 -1.673218 1.714973 1.653415
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 -0.306861 3.390530 1.793991 1.829357 3.241439 0.837136 -1.012347 -3.484742 -0.790727 2.603176 -0.561678 -2.581414 -0.334711 -0.274807 0.993366 -1.799155 -4.139106 3.693427 -3.673535 -2.661694
wb_dma_ch_sel/assign_153_req_p0/expr_1 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_wb_mast 4.852530 -1.864312 -2.117144 -0.670462 -0.813440 -2.272552 0.797598 0.916489 -0.184411 4.142443 -3.333031 -0.664931 1.401122 -2.353162 -1.329629 -0.851609 -1.498624 -4.352688 -1.748939 2.568346
wb_dma_ch_sel/assign_124_valid -0.003476 1.093158 -0.447523 -2.364673 -0.967018 -1.622309 -0.317445 -1.542661 -0.121282 3.412925 -3.199621 2.039984 -1.775684 -0.236756 0.899088 -0.024028 1.015265 1.887878 1.393385 -1.581397
wb_dma_de/always_18/stmt_1 0.135590 -0.195271 -5.533249 -1.465571 0.349474 1.166706 -0.220088 0.447561 0.625639 2.971492 0.127594 -1.811917 2.559595 -1.363554 -2.324398 0.893982 1.329463 -1.854805 3.597417 -0.568180
wb_dma_ch_rf/wire_ch_csr_dewe 5.420170 -3.293890 -1.597739 -1.718451 1.824151 -0.902143 -0.829623 0.242692 -0.226355 4.680174 -1.302862 -1.059286 -2.212950 -1.940777 0.727552 0.665982 -2.933719 1.274353 -1.973029 -0.652364
wb_dma_ch_pri_enc/input_pri2 3.020713 -0.856756 -0.741766 -1.584326 1.002553 0.114958 1.162703 -0.341473 0.020813 1.324162 -2.218551 3.131961 -1.216139 -1.896618 0.390689 -1.010637 -0.612823 -0.621835 2.595268 -2.050698
wb_dma_ch_pri_enc/input_pri3 3.020713 -0.856756 -0.741766 -1.584326 1.002553 0.114958 1.162703 -0.341473 0.020813 1.324162 -2.218551 3.131961 -1.216139 -1.896618 0.390689 -1.010637 -0.612823 -0.621835 2.595268 -2.050698
wb_dma_ch_pri_enc/input_pri0 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_ch_pri_enc/input_pri1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_wb_if/input_slv_pt_in -0.424892 -0.970909 -0.491065 -0.681493 -1.401588 0.020525 0.006761 2.265531 0.110404 -1.688012 0.391243 -0.315610 -0.694358 -1.089399 -1.473039 0.528930 -3.413839 -2.115778 3.197200 -0.625726
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -1.385935 -0.618496 0.143641 -1.523829 -1.135103 -2.812297 0.061334 1.227632 2.372854 2.055107 -0.630344 2.171028 0.588907 0.447775 0.275434 -1.158770 0.774610 -0.185394 3.030785 -0.508958
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma/wire_de_adr1_we -2.290853 1.037523 -1.805971 -0.925730 -1.569394 1.202814 -0.487867 1.089495 0.778356 1.163993 -0.534537 -1.044732 2.371208 -1.244247 -1.813571 -1.116975 -0.365104 -0.824272 2.835015 -1.855504
wb_dma_ch_sel/assign_6_pri1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_ch_sel/assign_129_req_p0/expr_1 -0.692684 1.200506 -0.375424 -1.911412 -1.531265 0.461365 -1.138761 -2.036868 -1.446468 4.104229 -2.635045 -4.517470 0.277620 -2.178115 0.628094 -1.424232 -3.342324 2.400380 -0.141782 -2.700884
wb_dma_rf/wire_csr -0.416444 0.883815 -1.786435 -0.685494 -0.798419 -0.670806 -1.362223 0.141722 0.721134 0.046261 -0.542303 1.173664 0.759023 2.012720 -1.526350 2.053331 -2.280758 -1.528466 3.958376 0.830177
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -1.385935 -0.618496 0.143641 -1.523829 -1.135103 -2.812297 0.061334 1.227632 2.372854 2.055107 -0.630344 2.171028 0.588907 0.447775 0.275434 -1.158770 0.774610 -0.185394 3.030785 -0.508958
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 4.294567 2.822664 -0.741665 -0.557490 -1.455153 -0.749671 1.067502 1.039856 1.199646 0.121106 -1.328215 4.139600 1.227940 -2.375553 0.552215 -0.923180 -0.076485 -3.098139 1.860193 2.568092
wb_dma_ch_sel/always_37/if_1 0.608445 -0.399125 4.535150 0.442410 -0.332348 -1.543147 2.954523 -4.970511 0.466906 1.128792 -0.577258 2.618157 -4.245037 1.158452 2.583437 -1.378713 2.576885 1.415658 -1.987055 0.191990
wb_dma_de/always_6/if_1/cond 3.111817 2.973713 -2.670666 -1.544633 -1.819224 1.589776 -2.720322 1.974553 -0.608685 1.738136 -1.750668 1.742501 -1.319035 -2.221748 -0.110940 2.331145 -0.748142 -0.487690 0.844086 0.305176
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 -0.306861 3.390530 1.793991 1.829357 3.241439 0.837136 -1.012347 -3.484742 -0.790727 2.603176 -0.561678 -2.581414 -0.334711 -0.274807 0.993366 -1.799155 -4.139106 3.693427 -3.673535 -2.661694
wb_dma_ch_rf/always_8/stmt_1 -4.195461 0.064327 1.315822 -1.791961 -2.010028 0.116761 -0.574200 -1.466894 -1.338124 -1.743155 2.321723 -0.166820 -4.778981 1.907116 -0.707610 0.819390 -0.182008 1.872122 2.475704 -2.568335
wb_dma_ch_sel/assign_108_valid -0.003476 1.093158 -0.447523 -2.364673 -0.967018 -1.622309 -0.317445 -1.542661 -0.121282 3.412925 -3.199621 2.039984 -1.775684 -0.236756 0.899088 -0.024028 1.015265 1.887878 1.393385 -1.581397
wb_dma_ch_pri_enc/wire_pri9_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.891704 -1.923428 0.364163 -1.095093 2.694499 -0.742191 3.491915 -0.872479 0.798276 0.167331 -0.439069 3.100030 -0.715778 -2.225843 2.206850 -2.106654 2.079388 0.080627 2.675128 -1.986011
wb_dma_ch_sel/wire_pri2 3.020713 -0.856756 -0.741766 -1.584326 1.002553 0.114958 1.162703 -0.341473 0.020813 1.324162 -2.218551 3.131961 -1.216139 -1.896618 0.390689 -1.010637 -0.612823 -0.621835 2.595268 -2.050698
wb_dma_ch_sel/wire_pri3 3.020713 -0.856756 -0.741766 -1.584326 1.002553 0.114958 1.162703 -0.341473 0.020813 1.324162 -2.218551 3.131961 -1.216139 -1.896618 0.390689 -1.010637 -0.612823 -0.621835 2.595268 -2.050698
wb_dma_ch_sel/wire_pri0 -0.574744 0.359897 -0.254750 -2.214759 -0.225237 -0.116468 1.141539 -2.776909 -0.550773 3.088365 -2.840108 -1.199691 -0.829584 -2.010833 -0.029684 -2.046829 -2.304011 2.072665 1.927648 -3.706121
wb_dma_ch_sel/wire_pri1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_de/always_4/if_1/if_1/cond/expr_1 0.774395 1.662534 -1.084356 -2.351424 -0.348657 0.425117 -0.678236 -1.836877 -1.679231 2.317135 -3.543925 1.524870 -2.590464 -1.169088 0.481705 0.446773 -0.590371 1.747541 1.859407 -2.775984
wb_dma_rf/input_ptr_set 3.020713 -0.856756 -0.741766 -1.584326 1.002553 0.114958 1.162703 -0.341473 0.020813 1.324162 -2.218551 3.131961 -1.216139 -1.896618 0.390689 -1.010637 -0.612823 -0.621835 2.595268 -2.050698
wb_dma_rf/always_2/if_1/if_1 -0.476205 -1.077784 2.472497 -0.022533 0.181117 -2.748448 -2.823367 1.141666 -1.361400 0.752101 -4.939608 3.995174 -1.721167 3.126170 1.041176 -0.343280 -0.939296 -2.204979 0.332742 0.388346
wb_dma_de/assign_77_read_hold 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_pri_enc_sub/input_valid 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 1.297034 -1.415010 0.540600 -1.949842 0.120065 -1.601987 1.198962 -2.588183 0.527292 4.117111 -0.897325 -3.841494 0.014721 -2.150344 1.629368 -2.000321 -3.735639 3.507576 -0.317808 -2.121502
wb_dma_ch_rf/always_27/stmt_1 2.568650 2.303659 0.383625 -1.417205 -2.580162 -0.985912 0.312691 -1.534303 -1.512824 1.582096 -4.811198 3.690133 -0.889784 -0.521646 0.147989 -0.671731 1.996482 0.620569 -2.153085 0.523688
wb_dma_wb_slv/assign_2_pt_sel/expr_1 2.787908 -0.299424 1.396536 0.146806 -2.599595 -0.254335 0.636943 -0.882810 0.990585 0.435846 2.966020 -5.319498 -0.360300 -1.886080 0.304773 -0.200071 -8.081511 -0.326545 0.325125 1.854993
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 4.251553 1.725665 -2.432671 -1.600568 -1.773203 -0.125010 0.578673 1.889186 1.769920 1.418746 -1.351404 4.034339 0.938590 -2.715078 -0.129327 0.540547 1.460004 -1.673218 1.714973 1.653415
wb_dma_ch_sel/wire_valid 1.213033 -1.465091 0.118017 1.662934 1.327470 -0.421572 4.391796 -5.460930 1.885748 1.780060 -1.408410 1.288218 2.079814 2.113588 -0.856714 -0.570480 2.153991 -2.523238 0.758044 1.821286
wb_dma_ch_sel/assign_162_req_p1/expr_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_de/wire_chunk_cnt_is_0_d 0.108700 2.475541 1.211233 -1.161794 -0.811663 -0.139142 -0.645657 -2.165389 -2.123834 0.354144 -3.393752 1.627998 -2.593252 -0.135219 0.609169 -0.586886 -2.684761 0.413967 1.600780 -1.726342
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 1.891704 -1.923428 0.364163 -1.095093 2.694499 -0.742191 3.491915 -0.872479 0.798276 0.167331 -0.439069 3.100030 -0.715778 -2.225843 2.206850 -2.106654 2.079388 0.080627 2.675128 -1.986011
wb_dma_ch_sel/assign_109_valid -0.003476 1.093158 -0.447523 -2.364673 -0.967018 -1.622309 -0.317445 -1.542661 -0.121282 3.412925 -3.199621 2.039984 -1.775684 -0.236756 0.899088 -0.024028 1.015265 1.887878 1.393385 -1.581397
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -5.294885 0.589963 2.055766 -1.585545 -3.852129 -2.123015 -1.444631 2.026188 1.420475 2.036701 -1.420702 1.338259 -0.065312 0.501041 -0.827655 -3.371671 0.641713 -1.581207 2.494195 -1.668745
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.468361 0.634990 -0.235841 -1.235037 -2.233296 -0.772564 0.109104 -0.315146 1.549856 4.151410 -1.757909 -2.394235 2.390224 -1.594226 -0.709963 -2.782261 -0.832747 0.042988 1.174840 -1.571977
wb_dma_de/assign_75_mast1_dout 3.777034 0.653202 -2.409361 -0.646272 0.865227 0.358209 -1.727299 1.574699 1.084892 2.323555 1.432146 -0.969474 0.025382 -1.741778 -0.850127 1.058833 -4.442593 0.648479 -0.127442 -0.080701
wb_dma/constraint_csr -1.234676 1.984483 -1.257074 -1.635955 -1.020310 0.178588 -1.991757 0.474701 -0.970481 -0.850465 0.176532 0.314184 -1.600776 0.520277 -0.215069 2.139626 -1.263967 2.264254 2.232619 -1.351518
wb_dma_ch_rf/always_5/if_1 0.566567 -1.034432 -2.034271 -0.700957 1.880640 0.845623 0.562713 2.353695 0.934100 -1.564185 2.740826 0.665575 0.406658 -1.859132 -0.489552 -0.584029 -0.199758 0.085153 2.874062 -1.747759
wb_dma_ch_pri_enc/wire_pri21_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_sel/assign_157_req_p0 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_wb_mast/assign_1/expr_1 3.862791 1.737425 -1.269136 0.703662 -0.145867 0.070505 -1.389717 0.797115 1.042225 2.259119 -0.082518 -1.183971 4.918808 -0.675311 -2.487865 -2.632835 -6.966136 -1.201729 -0.935728 -0.069451
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.887801 0.406920 0.993334 -2.282751 -1.269726 -3.811244 0.087526 -1.107832 1.796694 3.911119 -1.836744 0.150642 -0.357592 0.313244 1.017249 -1.901435 -0.827965 2.394554 2.535526 -1.852298
wb_dma_de/reg_mast1_adr 0.588191 -1.554372 0.689245 -1.717368 -3.296772 -3.496851 3.320344 -1.946171 3.892358 0.296613 0.526205 1.068040 3.048316 1.785179 -3.773309 -2.048282 -3.044666 2.850784 0.109533 -0.075744
wb_dma_ch_pri_enc/wire_pri17_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_sel/assign_141_req_p0/expr_1 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_ch_sel/input_ch2_csr 3.921578 2.962851 -1.362893 -1.478685 -0.816669 -2.428129 -2.171800 -0.422822 -0.843823 4.103629 -2.620189 0.780703 -0.254823 -0.732656 2.831980 1.026839 1.374936 3.207838 -2.743074 1.785770
wb_dma_ch_rf/assign_13_ch_txsz_we 2.530333 2.176864 -2.931564 -1.012622 0.137101 4.229016 0.223638 -1.759343 -1.870833 0.783682 -1.805287 0.609604 -2.386753 -2.910317 -0.647142 2.128776 1.423854 0.840936 0.082429 -1.689327
wb_dma_ch_sel/assign_130_req_p0 -0.692684 1.200506 -0.375424 -1.911412 -1.531265 0.461365 -1.138761 -2.036868 -1.446468 4.104229 -2.635045 -4.517470 0.277620 -2.178115 0.628094 -1.424232 -3.342324 2.400380 -0.141782 -2.700884
wb_dma_ch_arb/always_1/if_1/stmt_2 2.035863 -2.493246 2.030192 0.688071 1.178887 0.796030 3.818020 -2.976297 0.297326 2.304680 -2.442122 -0.291121 1.406728 -2.210947 0.310084 -4.465659 0.614130 -0.444385 -2.643800 -1.862692
wb_dma_ch_sel/assign_106_valid -0.003476 1.093158 -0.447523 -2.364673 -0.967018 -1.622309 -0.317445 -1.542661 -0.121282 3.412925 -3.199621 2.039984 -1.775684 -0.236756 0.899088 -0.024028 1.015265 1.887878 1.393385 -1.581397
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -2.067454 2.952358 -0.364127 -1.740539 -2.379172 -0.890157 -3.318812 1.371369 -0.134490 1.588422 -0.731438 -0.668517 -1.265118 -0.112959 0.424398 1.092693 -2.651666 1.554337 1.997659 -0.893745
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_ch_rf/always_10/if_1/if_1/block_1 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_ch_rf/always_11/if_1/if_1 -1.193127 0.881170 1.982416 -0.995135 -0.606758 -0.675915 1.231439 -3.050996 -1.181219 0.870266 -2.374496 -1.767740 -0.853011 -1.077088 0.115511 -2.902986 -4.714599 0.790703 1.406826 -2.431813
wb_dma_wb_if/wire_slv_adr -0.540767 3.636459 4.934430 2.362199 -1.958730 -2.117460 -3.643960 3.125849 4.288473 2.705143 0.712701 2.979055 1.535626 1.453076 2.632561 -3.078752 -2.759484 -2.725469 0.179568 2.534556
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -1.136487 0.260842 -1.400126 -1.467590 1.669556 -2.755588 -2.335045 0.390092 1.423924 2.944686 2.011447 -0.847482 -0.021755 1.292991 0.773361 0.432861 -2.335319 2.152213 2.615394 -0.995639
wb_dma_ch_sel/input_ch1_csr 3.921578 2.962851 -1.362893 -1.478685 -0.816669 -2.428129 -2.171800 -0.422822 -0.843823 4.103629 -2.620189 0.780703 -0.254823 -0.732656 2.831980 1.026839 1.374936 3.207838 -2.743074 1.785770
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma/wire_pt1_sel_i 4.257975 -0.453188 -1.789533 -0.557640 0.504569 -0.011182 -0.367876 1.082282 2.533682 3.570244 1.666523 -1.894348 1.630387 -2.370724 -1.116525 -0.505103 -4.797675 1.864346 -1.369705 -0.868719
wb_dma_ch_sel/always_47/case_1/stmt_1 0.175689 1.595723 -1.363349 -0.530980 -0.181040 0.021382 1.168216 -1.580755 1.538020 -1.051472 0.484709 2.066608 2.375529 1.346647 -2.177490 -0.121941 -0.455592 3.247471 1.765503 -1.871774
wb_dma/wire_pt1_sel_o 1.308714 0.733188 1.010557 -0.205549 1.582368 0.903479 -0.485661 -0.598937 -1.161538 -3.430229 1.461539 -0.306878 -0.019095 0.092683 1.458459 -0.439571 -4.550493 0.276379 2.502393 -0.082037
wb_dma_ch_sel/assign_127_req_p0/expr_1 -0.574744 0.359897 -0.254750 -2.214759 -0.225237 -0.116468 1.141539 -2.776909 -0.550773 3.088365 -2.840108 -1.199691 -0.829584 -2.010833 -0.029684 -2.046829 -2.304011 2.072665 1.927648 -3.706121
wb_dma_ch_pri_enc/inst_u16 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -1.621963 0.697306 -1.812325 0.242676 -0.079863 3.819330 0.577249 -0.316413 -0.341259 0.170699 -0.862790 -1.042305 1.941876 -1.792485 -2.576405 -1.607267 0.052173 -1.800983 2.220932 -2.959292
wb_dma_ch_sel/always_48/case_1 2.035863 -2.493246 2.030192 0.688071 1.178887 0.796030 3.818020 -2.976297 0.297326 2.304680 -2.442122 -0.291121 1.406728 -2.210947 0.310084 -4.465659 0.614130 -0.444385 -2.643800 -1.862692
wb_dma_ch_sel/input_ch7_csr 2.416760 0.327288 -0.352886 -0.229687 0.744729 -0.412198 0.590096 -2.568275 -0.753537 3.331513 -2.494493 -0.411606 0.095643 -0.763888 1.605760 -0.278127 1.867190 1.835999 -2.955161 0.270920
assert_wb_dma_rf/input_ch0_txsz -0.505022 2.643200 -0.725666 -0.470371 -0.257484 1.423972 -1.213299 3.137662 0.951081 -0.206980 1.349697 0.656862 0.641767 -3.033996 -0.571420 -2.020199 -0.983256 -1.747203 2.542929 -1.417804
assert_wb_dma_rf -1.023950 2.715418 0.484127 -0.073092 -1.181339 1.226592 -0.507233 3.237987 1.362387 -2.066571 0.577554 2.462541 1.643918 -1.743147 -1.085272 -2.334707 -0.423968 -0.321455 2.066433 -1.937888
wb_dma_ch_rf/reg_ch_am0_r -1.136487 0.260842 -1.400126 -1.467590 1.669556 -2.755588 -2.335045 0.390092 1.423924 2.944686 2.011447 -0.847482 -0.021755 1.292991 0.773361 0.432861 -2.335319 2.152213 2.615394 -0.995639
wb_dma_ch_rf/always_4/if_1 -0.762821 -1.256760 -2.339465 -0.042365 3.036012 0.433996 -0.757738 2.731429 1.766117 -1.631939 3.467610 1.075920 0.057937 0.198763 0.411263 1.145668 -0.269072 -0.062337 4.778934 -1.192791
wb_dma_de/always_4/if_1/if_1/stmt_1 0.774395 1.662534 -1.084356 -2.351424 -0.348657 0.425117 -0.678236 -1.836877 -1.679231 2.317135 -3.543925 1.524870 -2.590464 -1.169088 0.481705 0.446773 -0.590371 1.747541 1.859407 -2.775984
wb_dma_de/always_14/stmt_1/expr_1 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_de/wire_use_ed 1.786505 -2.560781 0.466363 0.568798 6.232964 -2.749772 -3.537133 0.345207 1.199066 6.455092 -0.415317 0.310871 -3.672631 1.641169 2.657030 0.316565 -2.264062 2.623430 -1.354212 -2.373389
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -3.723688 -0.724838 0.881561 -0.565141 -1.105340 -1.231088 -0.111583 -1.359915 0.815275 -1.246948 1.237182 1.319597 -1.437607 3.882933 -1.647497 0.785966 -1.014861 -0.860869 4.167849 -0.570527
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.887801 0.406920 0.993334 -2.282751 -1.269726 -3.811244 0.087526 -1.107832 1.796694 3.911119 -1.836744 0.150642 -0.357592 0.313244 1.017249 -1.901435 -0.827965 2.394554 2.535526 -1.852298
wb_dma_ch_sel/always_7/stmt_1/expr_1 4.720139 -0.214909 -2.458786 -1.597482 0.753196 1.391951 0.590914 0.386426 -0.619440 0.844304 -1.294909 1.426507 -0.863088 -3.091686 0.035383 0.753490 -1.167534 -0.410565 1.157240 -0.748719
wb_dma_ch_sel/input_nd_i -0.574744 0.359897 -0.254750 -2.214759 -0.225237 -0.116468 1.141539 -2.776909 -0.550773 3.088365 -2.840108 -1.199691 -0.829584 -2.010833 -0.029684 -2.046829 -2.304011 2.072665 1.927648 -3.706121
assert_wb_dma_ch_sel/input_req_i 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_ch_rf/reg_ch_rl -1.651876 1.318545 -1.414314 -2.969552 -2.685076 -2.407631 -1.588283 1.636594 0.817472 0.790710 -0.775204 3.278400 -0.887933 1.171332 0.227053 1.848013 2.399381 2.067530 3.155562 -0.453225
wb_dma_de/reg_paused -0.416444 0.883815 -1.786435 -0.685494 -0.798419 -0.670806 -1.362223 0.141722 0.721134 0.046261 -0.542303 1.173664 0.759023 2.012720 -1.526350 2.053331 -2.280758 -1.528466 3.958376 0.830177
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 2.660372 1.658901 0.272009 -1.178867 -0.450576 0.590542 -0.212360 -1.860859 -2.485142 0.284579 -3.124924 1.102354 -2.559256 -1.286381 0.500414 0.158933 -2.907645 0.151873 0.143218 -0.825031
wb_dma_wb_if/wire_mast_drdy 2.691404 1.189926 -3.079716 -0.950385 3.338837 -3.331628 1.372664 -3.002540 -1.870308 3.092711 -1.644438 -2.002759 -0.505339 -1.754511 2.650854 -0.289837 -0.134050 -4.071874 3.232395 3.520427
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 0.104747 -2.007165 -0.895981 -2.704226 -0.776895 -2.006943 2.044258 -0.618603 1.511025 2.528565 -1.852137 2.503333 -0.265581 -0.680739 -0.205558 -1.178734 1.860076 0.562714 3.082897 -1.792017
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 4.720139 -0.214909 -2.458786 -1.597482 0.753196 1.391951 0.590914 0.386426 -0.619440 0.844304 -1.294909 1.426507 -0.863088 -3.091686 0.035383 0.753490 -1.167534 -0.410565 1.157240 -0.748719
wb_dma_ch_sel/assign_100_valid/expr_1 -2.685864 1.930711 -0.759408 -0.275591 -0.310590 -0.342620 1.123028 -2.629599 1.283795 4.344931 -2.374859 0.255880 1.918640 -0.274210 0.224546 -1.949987 5.202480 1.086165 0.015394 -1.269365
wb_dma_wb_if/inst_u1 0.667897 1.324934 2.251834 2.968422 0.352506 1.274257 2.187613 -1.935758 2.080617 0.933796 0.825647 -0.243487 1.788575 -1.038747 0.193698 -3.934716 0.275922 -3.045232 -1.254048 1.467512
wb_dma_wb_if/inst_u0 4.852530 -1.864312 -2.117144 -0.670462 -0.813440 -2.272552 0.797598 0.916489 -0.184411 4.142443 -3.333031 -0.664931 1.401122 -2.353162 -1.329629 -0.851609 -1.498624 -4.352688 -1.748939 2.568346
wb_dma_ch_sel -0.067711 0.681436 1.208324 -0.132864 -0.592768 -1.209752 0.149074 -4.159898 -1.463474 2.413435 -2.845982 0.340774 -1.955624 2.068338 1.032520 0.643782 1.907959 1.207705 -2.537239 0.932635
wb_dma_rf/input_de_csr_we 5.420170 -3.293890 -1.597739 -1.718451 1.824151 -0.902143 -0.829623 0.242692 -0.226355 4.680174 -1.302862 -1.059286 -2.212950 -1.940777 0.727552 0.665982 -2.933719 1.274353 -1.973029 -0.652364
wb_dma_rf/wire_ch0_adr0 -1.797202 0.624445 -0.403933 -1.113939 1.035827 -4.599937 -2.402951 1.460665 3.641815 4.143112 1.069500 1.879142 0.536635 2.390931 1.650628 0.125214 0.440280 2.969006 2.630042 -0.588393
wb_dma_rf/wire_ch0_adr1 -1.594952 2.848272 -1.768666 -0.651649 -0.987264 2.473736 -1.193410 2.582290 0.483550 0.563632 -0.104472 -0.331589 2.193906 -3.146914 -1.498186 -2.144079 0.089633 -1.597228 2.049634 -1.990272
wb_dma_de/always_9/stmt_1/expr_1 0.433532 2.479528 -2.569404 -2.639269 -2.389526 0.834342 -1.269246 -0.943138 -1.227839 1.021037 -0.473175 -2.569439 -1.502549 -1.505820 -1.301128 2.575983 -3.209169 3.606080 0.125458 -0.978008
wb_dma_ch_sel/always_42/case_1/cond 2.690640 -1.417049 1.639327 -1.325364 -0.032621 -1.986069 0.481535 -1.745634 -1.626861 1.705814 -3.502047 2.056870 -2.950482 0.064503 1.540372 -0.486639 -0.888487 0.119902 -1.081281 -0.087318
wb_dma_wb_slv/input_wb_cyc_i 2.558976 -1.397035 0.341841 -2.402432 -5.796117 -0.726412 1.097578 0.569262 2.803158 2.680028 1.040353 -4.008079 2.530962 -3.224389 0.633861 -1.080871 -3.714436 -0.393112 0.533215 3.117236
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 1.891704 -1.923428 0.364163 -1.095093 2.694499 -0.742191 3.491915 -0.872479 0.798276 0.167331 -0.439069 3.100030 -0.715778 -2.225843 2.206850 -2.106654 2.079388 0.080627 2.675128 -1.986011
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 2.870465 -4.156179 -0.682655 0.344135 3.725491 2.058323 0.646813 -0.817156 -0.793487 0.293998 -1.238467 2.521195 -1.978953 0.542755 -1.277019 -0.325204 -0.293260 -0.778995 0.931771 -3.471634
wb_dma_de/reg_tsz_cnt 2.328247 3.405735 -0.934526 0.305367 0.334791 3.427232 0.089950 -2.119363 -2.616977 -0.621310 -1.967547 0.489827 -2.089774 -2.306951 -0.014613 0.691718 -0.921328 -1.192585 0.128852 -0.452570
wb_dma_ch_sel/reg_ndr -0.574744 0.359897 -0.254750 -2.214759 -0.225237 -0.116468 1.141539 -2.776909 -0.550773 3.088365 -2.840108 -1.199691 -0.829584 -2.010833 -0.029684 -2.046829 -2.304011 2.072665 1.927648 -3.706121
wb_dma_de/assign_83_wr_ack/expr_1 2.660372 1.658901 0.272009 -1.178867 -0.450576 0.590542 -0.212360 -1.860859 -2.485142 0.284579 -3.124924 1.102354 -2.559256 -1.286381 0.500414 0.158933 -2.907645 0.151873 0.143218 -0.825031
wb_dma_de/reg_de_txsz_we 2.098559 1.148644 -2.199533 -2.262693 -1.769788 1.487167 -2.066143 0.976009 -1.412887 1.533444 -1.228732 -0.798629 -2.153162 -2.306461 -0.300542 2.228804 -2.557332 0.731471 0.586656 -0.802921
wb_dma_ch_rf/reg_pointer_sr 0.566567 -1.034432 -2.034271 -0.700957 1.880640 0.845623 0.562713 2.353695 0.934100 -1.564185 2.740826 0.665575 0.406658 -1.859132 -0.489552 -0.584029 -0.199758 0.085153 2.874062 -1.747759
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_rf/input_de_adr1_we -2.290853 1.037523 -1.805971 -0.925730 -1.569394 1.202814 -0.487867 1.089495 0.778356 1.163993 -0.534537 -1.044732 2.371208 -1.244247 -1.813571 -1.116975 -0.365104 -0.824272 2.835015 -1.855504
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 0.670646 3.867532 1.839097 1.374576 3.874466 -0.729424 -0.254706 -3.958386 -0.080377 1.962099 0.643534 -1.510326 -1.464474 -0.136008 2.068995 -0.952716 -4.183376 4.281353 -2.721724 -1.342810
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_sel/always_43/case_1/cond 2.328247 3.405735 -0.934526 0.305367 0.334791 3.427232 0.089950 -2.119363 -2.616977 -0.621310 -1.967547 0.489827 -2.089774 -2.306951 -0.014613 0.691718 -0.921328 -1.192585 0.128852 -0.452570
wb_dma_ch_rf/reg_ch_adr0_r -2.307661 -1.877554 0.504152 -1.026785 1.763771 -4.015543 0.418580 0.521015 3.042377 2.406470 1.210081 1.841183 0.061440 1.688148 1.912349 -0.729030 2.434066 2.202324 2.453177 -1.015633
wb_dma_ch_pri_enc/input_valid 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_pri_enc/reg_pri_out1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 1.761785 -0.925138 -4.978583 -1.013143 2.035899 -0.058038 0.205520 -0.102439 1.308969 2.764582 1.284928 -0.704273 1.215599 -0.484019 -1.447593 1.525777 0.737859 -1.764439 3.772494 0.307924
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -1.385935 -0.618496 0.143641 -1.523829 -1.135103 -2.812297 0.061334 1.227632 2.372854 2.055107 -0.630344 2.171028 0.588907 0.447775 0.275434 -1.158770 0.774610 -0.185394 3.030785 -0.508958
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 2.861464 -3.526340 -0.507206 0.029809 1.887439 -0.511172 0.210235 0.008271 1.578463 -0.332193 1.850859 2.535389 -0.890944 2.424301 -0.899345 0.681878 -1.333988 0.372698 2.173076 -0.850886
wb_dma_ch_arb/always_2/block_1/case_1/if_2 0.802179 -0.646262 2.212065 0.861254 2.696108 1.212323 3.665386 -2.112805 -0.460824 -1.894456 -0.501567 1.775459 -0.473177 -2.016459 1.479989 -3.479594 -0.114592 -1.561497 1.969011 -2.178006
wb_dma_ch_sel/input_req_i 4.879538 -0.752200 -1.689370 -1.141474 -0.874423 -0.129491 0.543406 1.390561 1.825659 1.352236 -1.079924 5.093349 -0.175139 -0.801640 -0.432964 0.720668 2.121574 -1.101069 0.922404 1.007042
wb_dma_rf/assign_4_dma_abort/expr_1 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_rf/always_1/case_1/stmt_8 -1.734886 0.346712 0.606719 1.272534 2.265586 -0.719228 -0.202675 0.657168 1.494867 -0.582746 -0.653629 0.951693 -1.087916 1.431100 0.670784 1.384504 -0.457973 2.791925 1.689931 -1.770384
wb_dma_ch_rf/wire_ptr_inv 1.333692 -1.529536 -0.971801 -0.662262 2.276089 2.707655 2.400865 -2.456418 -1.046320 -0.221007 -0.663447 -0.337291 -0.973089 -2.044031 -0.896437 -1.147656 -1.255199 0.945886 1.627208 -3.952194
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 1.774885 0.679062 1.430674 0.552866 0.616850 -1.299097 -0.640558 1.943954 0.855266 -0.840549 -0.062711 2.971999 0.378493 -0.135132 1.004376 -1.638870 -2.603227 -2.608798 2.161522 0.611086
wb_dma_ch_sel/assign_138_req_p0 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_rf/always_1/case_1/stmt_1 -0.416444 0.883815 -1.786435 -0.685494 -0.798419 -0.670806 -1.362223 0.141722 0.721134 0.046261 -0.542303 1.173664 0.759023 2.012720 -1.526350 2.053331 -2.280758 -1.528466 3.958376 0.830177
wb_dma_rf/always_1/case_1/stmt_6 -4.679676 -0.311618 1.846448 -0.440399 -1.822834 -2.135080 -0.955530 1.454894 2.287909 0.741643 3.546720 -2.185596 -0.624176 0.660245 0.126436 -2.106093 -2.618620 0.065962 4.605050 -1.478590
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.468361 0.634990 -0.235841 -1.235037 -2.233296 -0.772564 0.109104 -0.315146 1.549856 4.151410 -1.757909 -2.394235 2.390224 -1.594226 -0.709963 -2.782261 -0.832747 0.042988 1.174840 -1.571977
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_ch_sel/always_43/case_1 2.328247 3.405735 -0.934526 0.305367 0.334791 3.427232 0.089950 -2.119363 -2.616977 -0.621310 -1.967547 0.489827 -2.089774 -2.306951 -0.014613 0.691718 -0.921328 -1.192585 0.128852 -0.452570
wb_dma_ch_sel/assign_9_pri2 3.020713 -0.856756 -0.741766 -1.584326 1.002553 0.114958 1.162703 -0.341473 0.020813 1.324162 -2.218551 3.131961 -1.216139 -1.896618 0.390689 -1.010637 -0.612823 -0.621835 2.595268 -2.050698
wb_dma_pri_enc_sub/always_1/case_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_rf/always_2/if_1 -0.476205 -1.077784 2.472497 -0.022533 0.181117 -2.748448 -2.823367 1.141666 -1.361400 0.752101 -4.939608 3.995174 -1.721167 3.126170 1.041176 -0.343280 -0.939296 -2.204979 0.332742 0.388346
wb_dma/wire_dma_abort 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 4.251553 1.725665 -2.432671 -1.600568 -1.773203 -0.125010 0.578673 1.889186 1.769920 1.418746 -1.351404 4.034339 0.938590 -2.715078 -0.129327 0.540547 1.460004 -1.673218 1.714973 1.653415
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.891704 -1.923428 0.364163 -1.095093 2.694499 -0.742191 3.491915 -0.872479 0.798276 0.167331 -0.439069 3.100030 -0.715778 -2.225843 2.206850 -2.106654 2.079388 0.080627 2.675128 -1.986011
wb_dma_wb_if/input_wb_stb_i -2.726800 1.754554 -0.292931 -1.509475 -3.076547 -1.628405 -1.634056 1.909248 1.857636 3.488348 -1.892194 0.264309 1.616118 -0.763885 -0.380097 -1.664695 -0.421138 -1.174670 2.755336 -0.599459
wb_dma_rf/input_de_txsz 1.279472 1.027202 -2.511882 -2.760493 -1.276776 0.934692 -0.527261 -1.645883 -1.971930 1.414043 -1.460257 -2.089160 -2.019283 -1.725134 -0.655031 2.221293 -2.139084 3.337243 -0.010068 -1.570511
wb_dma_ch_pri_enc/wire_pri3_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_sel/wire_gnt_p1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_sel/wire_gnt_p0 2.454108 -3.677103 0.273764 -0.572151 0.531459 1.313398 3.491157 -2.098023 1.196148 3.524614 -2.087320 -0.422290 1.569136 -2.569942 -0.745929 -3.142315 1.480837 1.745724 -3.015399 -3.019825
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.468361 0.634990 -0.235841 -1.235037 -2.233296 -0.772564 0.109104 -0.315146 1.549856 4.151410 -1.757909 -2.394235 2.390224 -1.594226 -0.709963 -2.782261 -0.832747 0.042988 1.174840 -1.571977
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -0.416444 0.883815 -1.786435 -0.685494 -0.798419 -0.670806 -1.362223 0.141722 0.721134 0.046261 -0.542303 1.173664 0.759023 2.012720 -1.526350 2.053331 -2.280758 -1.528466 3.958376 0.830177
wb_dma/input_wb0_err_i 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_ch_sel/always_44/case_1/stmt_4 -1.443333 -3.844518 1.021595 -1.015669 1.590204 -2.074505 3.215100 -0.901005 1.938782 -0.561336 1.763388 0.595881 0.146279 0.591691 -0.058465 -1.859349 -0.097675 1.236788 2.596293 -2.137006
wb_dma_ch_sel/always_44/case_1/stmt_1 0.477738 -0.426835 0.162629 0.483500 -0.632447 -1.963699 -0.412297 2.407170 4.513286 1.769165 -0.249559 3.145742 2.090929 1.339184 -0.024884 -0.435408 0.980258 1.333220 1.981440 -0.543706
wb_dma_wb_mast/wire_wb_data_o 3.777034 0.653202 -2.409361 -0.646272 0.865227 0.358209 -1.727299 1.574699 1.084892 2.323555 1.432146 -0.969474 0.025382 -1.741778 -0.850127 1.058833 -4.442593 0.648479 -0.127442 -0.080701
wb_dma_de/always_6/if_1/if_1/stmt_1 0.238837 2.398266 -0.552447 -0.314401 0.002515 2.304728 -0.163138 -3.064169 -2.817942 -0.426690 -0.816404 -2.441562 -2.552246 -0.985135 -1.538583 0.726192 -4.428139 2.279636 -0.717913 -2.556515
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_ch_sel/always_38/case_1/cond 0.502701 4.320016 0.021635 -1.185284 -2.428313 -0.335738 0.235625 -2.186258 -1.068869 1.199078 -3.921401 2.841865 -0.182316 -0.539140 -0.078781 -0.769080 1.687024 1.444655 -0.720383 -0.294867
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 4.533735 1.959085 -3.170937 -0.787893 -0.153786 2.113354 0.203997 1.138232 0.364815 0.195124 -0.923400 3.054129 0.429463 -2.725171 -0.716838 1.111125 0.603975 -1.614220 1.776261 0.515642
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 1.279472 1.027202 -2.511882 -2.760493 -1.276776 0.934692 -0.527261 -1.645883 -1.971930 1.414043 -1.460257 -2.089160 -2.019283 -1.725134 -0.655031 2.221293 -2.139084 3.337243 -0.010068 -1.570511
wb_dma_de/assign_4_use_ed 1.786505 -2.560781 0.466363 0.568798 6.232964 -2.749772 -3.537133 0.345207 1.199066 6.455092 -0.415317 0.310871 -3.672631 1.641169 2.657030 0.316565 -2.264062 2.623430 -1.354212 -2.373389
assert_wb_dma_wb_if/assert_a_wb_stb 0.991995 -1.306768 -0.373371 -0.834818 1.640023 1.203820 -0.000169 -0.235254 0.026138 -2.118981 2.051489 -1.381631 0.844774 -0.111262 0.756340 0.281260 -3.596997 0.721294 3.258125 -0.800038
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 -0.931592 1.687369 -0.993608 -2.535557 -1.094934 0.288926 -0.435888 -2.445730 -1.704568 1.778414 -2.591649 -0.590471 -2.216052 -0.788433 -0.174424 0.552787 -1.538436 2.950514 1.702873 -2.964881
wb_dma_ch_sel/assign_132_req_p0 -2.275461 -0.691371 0.026093 -1.491097 -1.275450 1.465589 1.105199 -2.020128 -1.392307 4.073246 -3.554663 -2.616508 -0.610662 -3.018286 1.132741 -2.168199 2.869894 -0.473608 0.252341 -2.625331
wb_dma_ch_rf/always_25/if_1 -0.897632 2.142436 0.150588 -0.067977 -0.891633 0.660003 0.799134 0.530804 1.440254 -3.068064 0.667871 2.835150 2.286368 0.759197 -2.082932 -1.105695 -0.235721 3.211409 1.199811 -2.477796
wb_dma_de/wire_rd_ack 2.660372 1.658901 0.272009 -1.178867 -0.450576 0.590542 -0.212360 -1.860859 -2.485142 0.284579 -3.124924 1.102354 -2.559256 -1.286381 0.500414 0.158933 -2.907645 0.151873 0.143218 -0.825031
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.887801 0.406920 0.993334 -2.282751 -1.269726 -3.811244 0.087526 -1.107832 1.796694 3.911119 -1.836744 0.150642 -0.357592 0.313244 1.017249 -1.901435 -0.827965 2.394554 2.535526 -1.852298
wb_dma/wire_slv0_adr -1.012539 4.180833 4.796253 2.046813 -1.927780 -0.370927 -4.936971 3.189873 3.213933 2.455515 1.325118 2.947785 0.288734 1.396017 2.718526 -2.159845 -2.347259 -1.946083 -0.363036 1.172191
wb_dma_rf/input_dma_busy -4.195461 0.064327 1.315822 -1.791961 -2.010028 0.116761 -0.574200 -1.466894 -1.338124 -1.743155 2.321723 -0.166820 -4.778981 1.907116 -0.707610 0.819390 -0.182008 1.872122 2.475704 -2.568335
wb_dma_ch_sel/assign_96_valid/expr_1 0.598341 1.694777 -1.167493 0.535856 0.836342 -3.158611 -3.976418 -0.309492 -2.124105 4.095496 -4.387168 2.050927 1.573765 3.544139 -0.063251 -3.838731 3.530350 0.312064 -0.041061 -1.568503
wb_dma_ch_sel/always_4/stmt_1 0.502701 4.320016 0.021635 -1.185284 -2.428313 -0.335738 0.235625 -2.186258 -1.068869 1.199078 -3.921401 2.841865 -0.182316 -0.539140 -0.078781 -0.769080 1.687024 1.444655 -0.720383 -0.294867
wb_dma_rf/wire_pointer2_s 0.566567 -1.034432 -2.034271 -0.700957 1.880640 0.845623 0.562713 2.353695 0.934100 -1.564185 2.740826 0.665575 0.406658 -1.859132 -0.489552 -0.584029 -0.199758 0.085153 2.874062 -1.747759
wb_dma_de/reg_chunk_dec 0.108700 2.475541 1.211233 -1.161794 -0.811663 -0.139142 -0.645657 -2.165389 -2.123834 0.354144 -3.393752 1.627998 -2.593252 -0.135219 0.609169 -0.586886 -2.684761 0.413967 1.600780 -1.726342
wb_dma_de/reg_chunk_cnt_is_0_r 0.774395 1.662534 -1.084356 -2.351424 -0.348657 0.425117 -0.678236 -1.836877 -1.679231 2.317135 -3.543925 1.524870 -2.590464 -1.169088 0.481705 0.446773 -0.590371 1.747541 1.859407 -2.775984
wb_dma_ch_sel/assign_158_req_p1/expr_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma/wire_wb0_cyc_o 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 1.891704 -1.923428 0.364163 -1.095093 2.694499 -0.742191 3.491915 -0.872479 0.798276 0.167331 -0.439069 3.100030 -0.715778 -2.225843 2.206850 -2.106654 2.079388 0.080627 2.675128 -1.986011
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 2.707681 -3.302389 1.905426 1.272249 0.885229 -1.065622 4.395429 -4.675195 1.826520 3.328242 -0.357623 0.381567 -0.198751 0.790535 -0.281535 -2.029547 1.291980 -1.218673 -2.300876 0.578416
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 2.336932 -3.226941 3.032379 -0.665569 0.512293 0.109137 2.759144 -3.228692 -0.516155 3.103040 -1.991256 -0.472904 -3.398927 -2.537319 4.271306 -1.734691 2.241306 0.106436 -1.768504 -0.780980
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -1.621963 0.697306 -1.812325 0.242676 -0.079863 3.819330 0.577249 -0.316413 -0.341259 0.170699 -0.862790 -1.042305 1.941876 -1.792485 -2.576405 -1.607267 0.052173 -1.800983 2.220932 -2.959292
wb_dma_ch_rf/reg_ch_adr1_r -1.621963 0.697306 -1.812325 0.242676 -0.079863 3.819330 0.577249 -0.316413 -0.341259 0.170699 -0.862790 -1.042305 1.941876 -1.792485 -2.576405 -1.607267 0.052173 -1.800983 2.220932 -2.959292
wb_dma/input_wb0_cyc_i 2.183716 -0.789363 -0.285566 -0.195326 -5.636272 -2.228832 0.645993 2.088571 3.567776 4.908970 1.289483 -2.071678 -0.479652 -2.230467 -2.724375 -0.178653 -3.944761 -0.557565 -0.951253 0.814706
wb_dma_ch_sel/always_8/stmt_1 3.261146 -3.721356 -0.467086 -0.885451 2.096435 -0.718304 0.632388 0.733101 0.219736 0.229502 -0.895719 3.912640 -1.862111 0.492446 0.187381 0.262214 0.563374 -0.754245 1.690447 -1.200066
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 5.209008 -2.679469 -1.800634 -1.316423 1.605699 0.241411 0.951183 0.106662 0.029270 0.769210 -0.420402 2.458022 -1.507207 -1.099003 0.206727 1.021479 -0.058462 0.144149 0.677780 -0.448762
wb_dma_wb_slv 0.667897 1.324934 2.251834 2.968422 0.352506 1.274257 2.187613 -1.935758 2.080617 0.933796 0.825647 -0.243487 1.788575 -1.038747 0.193698 -3.934716 0.275922 -3.045232 -1.254048 1.467512
wb_dma_de/inst_u0 -0.103646 -0.408711 -1.029477 -1.236869 1.857496 -2.076117 1.773887 -1.676930 2.414666 -0.171624 2.989157 1.604218 2.635278 1.684797 -0.634367 -1.206150 0.400736 4.903574 1.641324 -2.342805
wb_dma_de/inst_u1 0.899005 1.255349 -0.915214 0.813689 0.776451 2.198953 0.655666 -1.727038 1.572874 -0.146743 1.535700 -1.548175 2.894615 -0.153511 -2.473281 -1.210923 -3.707850 3.712302 0.035387 -3.318506
wb_dma_pri_enc_sub/input_pri_in 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 2.098559 1.148644 -2.199533 -2.262693 -1.769788 1.487167 -2.066143 0.976009 -1.412887 1.533444 -1.228732 -0.798629 -2.153162 -2.306461 -0.300542 2.228804 -2.557332 0.731471 0.586656 -0.802921
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 1.891704 -1.923428 0.364163 -1.095093 2.694499 -0.742191 3.491915 -0.872479 0.798276 0.167331 -0.439069 3.100030 -0.715778 -2.225843 2.206850 -2.106654 2.079388 0.080627 2.675128 -1.986011
wb_dma_ch_sel/assign_146_req_p0/expr_1 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_ch_sel/assign_101_valid/expr_1 -2.685864 1.930711 -0.759408 -0.275591 -0.310590 -0.342620 1.123028 -2.629599 1.283795 4.344931 -2.374859 0.255880 1.918640 -0.274210 0.224546 -1.949987 5.202480 1.086165 0.015394 -1.269365
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_de/reg_de_adr1_we -2.290853 1.037523 -1.805971 -0.925730 -1.569394 1.202814 -0.487867 1.089495 0.778356 1.163993 -0.534537 -1.044732 2.371208 -1.244247 -1.813571 -1.116975 -0.365104 -0.824272 2.835015 -1.855504
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 4.276888 0.777778 -0.437527 0.021258 -1.441166 -0.713115 1.432463 -0.289748 1.172089 1.261970 -3.649036 4.652470 3.187387 -0.187819 -2.384792 -2.605068 0.077323 -1.612081 -0.968183 0.560362
wb_dma_ch_sel/always_46/case_1 -1.136487 0.260842 -1.400126 -1.467590 1.669556 -2.755588 -2.335045 0.390092 1.423924 2.944686 2.011447 -0.847482 -0.021755 1.292991 0.773361 0.432861 -2.335319 2.152213 2.615394 -0.995639
wb_dma_ch_rf/assign_11_ch_csr_we 0.441510 0.279690 2.288129 1.071059 -0.786075 -1.477128 2.252951 -3.293061 1.607447 5.672436 -1.153845 -2.392461 0.676170 -1.614403 1.304370 -3.545662 0.904200 0.589669 -3.416871 0.282603
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 2.804771 0.572359 -2.951211 -2.402958 -0.069743 2.152405 -0.584010 -0.710589 -2.519300 -1.175547 -0.418689 0.283852 -3.101461 -1.350620 -0.803840 3.438164 -1.821290 2.383236 1.160562 -1.654762
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.891704 -1.923428 0.364163 -1.095093 2.694499 -0.742191 3.491915 -0.872479 0.798276 0.167331 -0.439069 3.100030 -0.715778 -2.225843 2.206850 -2.106654 2.079388 0.080627 2.675128 -1.986011
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -2.468361 0.634990 -0.235841 -1.235037 -2.233296 -0.772564 0.109104 -0.315146 1.549856 4.151410 -1.757909 -2.394235 2.390224 -1.594226 -0.709963 -2.782261 -0.832747 0.042988 1.174840 -1.571977
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.887801 0.406920 0.993334 -2.282751 -1.269726 -3.811244 0.087526 -1.107832 1.796694 3.911119 -1.836744 0.150642 -0.357592 0.313244 1.017249 -1.901435 -0.827965 2.394554 2.535526 -1.852298
wb_dma/wire_de_adr0_we -1.385935 -0.618496 0.143641 -1.523829 -1.135103 -2.812297 0.061334 1.227632 2.372854 2.055107 -0.630344 2.171028 0.588907 0.447775 0.275434 -1.158770 0.774610 -0.185394 3.030785 -0.508958
wb_dma_wb_slv/wire_rf_sel -5.307917 -2.786615 1.431940 -2.526020 -5.216298 -1.965489 0.424624 1.420800 0.032996 0.789245 -2.559476 -1.283078 -0.703544 -0.054946 -1.827868 -1.247241 -0.437926 -2.901152 2.474576 -0.862917
assert_wb_dma_wb_if 0.991995 -1.306768 -0.373371 -0.834818 1.640023 1.203820 -0.000169 -0.235254 0.026138 -2.118981 2.051489 -1.381631 0.844774 -0.111262 0.756340 0.281260 -3.596997 0.721294 3.258125 -0.800038
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_ch_sel/assign_120_valid -0.003476 1.093158 -0.447523 -2.364673 -0.967018 -1.622309 -0.317445 -1.542661 -0.121282 3.412925 -3.199621 2.039984 -1.775684 -0.236756 0.899088 -0.024028 1.015265 1.887878 1.393385 -1.581397
wb_dma/wire_wb1s_data_o 3.777034 0.653202 -2.409361 -0.646272 0.865227 0.358209 -1.727299 1.574699 1.084892 2.323555 1.432146 -0.969474 0.025382 -1.741778 -0.850127 1.058833 -4.442593 0.648479 -0.127442 -0.080701
wb_dma_de/wire_adr0_cnt_next1 -0.103646 -0.408711 -1.029477 -1.236869 1.857496 -2.076117 1.773887 -1.676930 2.414666 -0.171624 2.989157 1.604218 2.635278 1.684797 -0.634367 -1.206150 0.400736 4.903574 1.641324 -2.342805
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma/wire_pt0_sel_o 4.257975 -0.453188 -1.789533 -0.557640 0.504569 -0.011182 -0.367876 1.082282 2.533682 3.570244 1.666523 -1.894348 1.630387 -2.370724 -1.116525 -0.505103 -4.797675 1.864346 -1.369705 -0.868719
wb_dma/wire_pt0_sel_i 1.308714 0.733188 1.010557 -0.205549 1.582368 0.903479 -0.485661 -0.598937 -1.161538 -3.430229 1.461539 -0.306878 -0.019095 0.092683 1.458459 -0.439571 -4.550493 0.276379 2.502393 -0.082037
wb_dma_ch_rf/always_11 -1.193127 0.881170 1.982416 -0.995135 -0.606758 -0.675915 1.231439 -3.050996 -1.181219 0.870266 -2.374496 -1.767740 -0.853011 -1.077088 0.115511 -2.902986 -4.714599 0.790703 1.406826 -2.431813
wb_dma_ch_rf/always_10 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_ch_rf/always_17 2.328247 3.405735 -0.934526 0.305367 0.334791 3.427232 0.089950 -2.119363 -2.616977 -0.621310 -1.967547 0.489827 -2.089774 -2.306951 -0.014613 0.691718 -0.921328 -1.192585 0.128852 -0.452570
wb_dma_ch_rf/always_19 -1.234676 1.984483 -1.257074 -1.635955 -1.020310 0.178588 -1.991757 0.474701 -0.970481 -0.850465 0.176532 0.314184 -1.600776 0.520277 -0.215069 2.139626 -1.263967 2.264254 2.232619 -1.351518
wb_dma_ch_rf/input_de_csr_we 5.420170 -3.293890 -1.597739 -1.718451 1.824151 -0.902143 -0.829623 0.242692 -0.226355 4.680174 -1.302862 -1.059286 -2.212950 -1.940777 0.727552 0.665982 -2.933719 1.274353 -1.973029 -0.652364
wb_dma_ch_sel/assign_147_req_p0 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.468361 0.634990 -0.235841 -1.235037 -2.233296 -0.772564 0.109104 -0.315146 1.549856 4.151410 -1.757909 -2.394235 2.390224 -1.594226 -0.709963 -2.782261 -0.832747 0.042988 1.174840 -1.571977
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 -1.651834 1.658857 0.468993 -1.336052 -1.482353 -1.280074 -1.922726 0.815873 0.783925 2.900575 -1.250054 -1.233260 -0.403695 -1.078136 0.617413 -1.060891 -3.561084 0.539484 2.072818 -1.381623
wb_dma_wb_if/wire_slv_dout 0.102373 1.453200 -0.445205 0.709892 -1.351389 -1.196423 -4.151439 3.763316 3.712556 6.488794 -0.526836 1.319308 2.255017 -0.187850 1.038768 -1.581711 1.040636 -5.176966 1.572248 2.434469
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 1.609849 3.655239 -0.317598 -0.818964 -1.928514 -1.025949 -1.679897 -1.136208 -1.229397 0.694637 -3.535856 2.547595 -1.500047 0.865456 0.437827 2.085690 -1.748096 -1.288501 1.222986 2.243744
wb_dma/wire_pointer 2.870465 -4.156179 -0.682655 0.344135 3.725491 2.058323 0.646813 -0.817156 -0.793487 0.293998 -1.238467 2.521195 -1.978953 0.542755 -1.277019 -0.325204 -0.293260 -0.778995 0.931771 -3.471634
wb_dma_de/assign_75_mast1_dout/expr_1 3.777034 0.653202 -2.409361 -0.646272 0.865227 0.358209 -1.727299 1.574699 1.084892 2.323555 1.432146 -0.969474 0.025382 -1.741778 -0.850127 1.058833 -4.442593 0.648479 -0.127442 -0.080701
wb_dma/wire_ch3_csr 3.921578 2.962851 -1.362893 -1.478685 -0.816669 -2.428129 -2.171800 -0.422822 -0.843823 4.103629 -2.620189 0.780703 -0.254823 -0.732656 2.831980 1.026839 1.374936 3.207838 -2.743074 1.785770
wb_dma_ch_rf/assign_27_ptr_inv 1.333692 -1.529536 -0.971801 -0.662262 2.276089 2.707655 2.400865 -2.456418 -1.046320 -0.221007 -0.663447 -0.337291 -0.973089 -2.044031 -0.896437 -1.147656 -1.255199 0.945886 1.627208 -3.952194
wb_dma_de/reg_adr1_inc -2.290853 1.037523 -1.805971 -0.925730 -1.569394 1.202814 -0.487867 1.089495 0.778356 1.163993 -0.534537 -1.044732 2.371208 -1.244247 -1.813571 -1.116975 -0.365104 -0.824272 2.835015 -1.855504
wb_dma_ch_sel/input_ch6_csr 2.416760 0.327288 -0.352886 -0.229687 0.744729 -0.412198 0.590096 -2.568275 -0.753537 3.331513 -2.494493 -0.411606 0.095643 -0.763888 1.605760 -0.278127 1.867190 1.835999 -2.955161 0.270920
wb_dma_de/input_mast0_err 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_de/assign_68_de_txsz/expr_1 1.115456 3.921010 -3.560006 -2.398796 -2.336538 2.080547 -1.045519 -1.332817 -1.679510 0.269600 -1.073588 -0.338220 -2.182441 -1.560858 -1.592727 3.495717 -0.514846 2.866566 0.639780 -0.598682
wb_dma/wire_ch2_csr 3.921578 2.962851 -1.362893 -1.478685 -0.816669 -2.428129 -2.171800 -0.422822 -0.843823 4.103629 -2.620189 0.780703 -0.254823 -0.732656 2.831980 1.026839 1.374936 3.207838 -2.743074 1.785770
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_rf/input_ndnr 3.485702 -0.729053 -1.927551 -1.239912 1.588316 2.182099 2.037136 -2.405160 -0.864139 2.804041 -2.247396 -0.938173 -0.550134 -3.717454 -0.202475 -1.026869 -0.776586 1.001305 -0.370988 -2.635308
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_de/always_19/stmt_1 0.588191 -1.554372 0.689245 -1.717368 -3.296772 -3.496851 3.320344 -1.946171 3.892358 0.296613 0.526205 1.068040 3.048316 1.785179 -3.773309 -2.048282 -3.044666 2.850784 0.109533 -0.075744
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 0.686737 1.767458 -0.535164 -1.298452 -0.130699 -1.036304 -3.206912 2.456985 -0.393806 0.288233 -0.684710 3.759092 -2.000026 0.698145 1.472909 1.695614 0.209725 0.353537 2.190132 -0.464998
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 1.781635 2.913146 0.002767 1.462429 3.640080 1.130908 -4.541679 -0.412891 -0.475701 2.107828 1.527477 2.905692 1.814854 2.436706 0.220840 -1.515932 -2.054282 1.002006 -0.820686 -3.359781
wb_dma_ch_sel/assign_139_req_p0/expr_1 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_de/assign_78_mast0_go/expr_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma/assign_6_pt1_sel_i 4.257975 -0.453188 -1.789533 -0.557640 0.504569 -0.011182 -0.367876 1.082282 2.533682 3.570244 1.666523 -1.894348 1.630387 -2.370724 -1.116525 -0.505103 -4.797675 1.864346 -1.369705 -0.868719
wb_dma/wire_mast1_adr 0.588191 -1.554372 0.689245 -1.717368 -3.296772 -3.496851 3.320344 -1.946171 3.892358 0.296613 0.526205 1.068040 3.048316 1.785179 -3.773309 -2.048282 -3.044666 2.850784 0.109533 -0.075744
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_wb_slv/input_wb_stb_i -2.726800 1.754554 -0.292931 -1.509475 -3.076547 -1.628405 -1.634056 1.909248 1.857636 3.488348 -1.892194 0.264309 1.616118 -0.763885 -0.380097 -1.664695 -0.421138 -1.174670 2.755336 -0.599459
wb_dma_de/reg_adr1_cnt -0.709408 1.540031 -1.904101 0.558690 -0.427951 3.067415 0.729095 -1.418449 1.271512 0.221879 0.477366 -1.606985 4.110074 -0.436169 -3.522197 -1.427471 -1.818855 1.590739 0.918719 -3.048798
wb_dma_ch_sel/always_42/case_1/stmt_4 5.209008 -2.679469 -1.800634 -1.316423 1.605699 0.241411 0.951183 0.106662 0.029270 0.769210 -0.420402 2.458022 -1.507207 -1.099003 0.206727 1.021479 -0.058462 0.144149 0.677780 -0.448762
wb_dma_ch_sel/always_42/case_1/stmt_2 4.265033 0.814211 -0.388448 -0.527612 0.520925 1.340493 0.444483 -0.116573 -1.550052 -1.410863 -1.285559 1.643815 -1.443925 -2.184083 0.147751 0.109968 -3.527557 -1.502895 1.128873 -0.134887
wb_dma_ch_sel/always_42/case_1/stmt_3 4.720139 -0.214909 -2.458786 -1.597482 0.753196 1.391951 0.590914 0.386426 -0.619440 0.844304 -1.294909 1.426507 -0.863088 -3.091686 0.035383 0.753490 -1.167534 -0.410565 1.157240 -0.748719
wb_dma_ch_sel/always_42/case_1/stmt_1 1.865910 0.087064 0.202126 -2.262522 0.446499 -2.858231 -2.461869 -0.488055 -0.027528 5.175975 -1.175144 -2.637400 -1.851584 -1.091954 4.907598 1.873290 -1.910988 6.420427 -2.282775 -0.537608
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -0.762821 -1.256760 -2.339465 -0.042365 3.036012 0.433996 -0.757738 2.731429 1.766117 -1.631939 3.467610 1.075920 0.057937 0.198763 0.411263 1.145668 -0.269072 -0.062337 4.778934 -1.192791
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 -1.021765 -1.402132 0.034859 -1.543748 -3.134921 2.145270 -2.506031 1.184409 2.005492 3.497139 0.027245 0.694413 1.357270 0.802299 -1.128536 0.068428 0.759753 1.765445 -0.531249 -3.336198
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 2.521780 2.260566 0.980039 1.474162 1.810487 2.012417 -4.396003 -1.215193 0.172251 2.453690 2.093531 1.915915 2.283731 2.540720 1.032492 -1.721865 -2.293247 1.048760 -0.500046 -3.244623
wb_dma_ch_sel/always_3/stmt_1/expr_1 3.485702 -0.729053 -1.927551 -1.239912 1.588316 2.182099 2.037136 -2.405160 -0.864139 2.804041 -2.247396 -0.938173 -0.550134 -3.717454 -0.202475 -1.026869 -0.776586 1.001305 -0.370988 -2.635308
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.891704 -1.923428 0.364163 -1.095093 2.694499 -0.742191 3.491915 -0.872479 0.798276 0.167331 -0.439069 3.100030 -0.715778 -2.225843 2.206850 -2.106654 2.079388 0.080627 2.675128 -1.986011
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond -0.739710 -0.702309 0.910302 -1.559966 -0.451168 -1.622020 0.706458 -2.023180 0.916533 3.023360 -0.050859 -4.121275 0.037035 -1.339828 0.903288 -1.708832 -4.186460 3.557419 0.213549 -2.100105
wb_dma/wire_txsz 2.328247 3.405735 -0.934526 0.305367 0.334791 3.427232 0.089950 -2.119363 -2.616977 -0.621310 -1.967547 0.489827 -2.089774 -2.306951 -0.014613 0.691718 -0.921328 -1.192585 0.128852 -0.452570
wb_dma_de/always_14/stmt_1 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_wb_slv/reg_rf_ack -2.726800 1.754554 -0.292931 -1.509475 -3.076547 -1.628405 -1.634056 1.909248 1.857636 3.488348 -1.892194 0.264309 1.616118 -0.763885 -0.380097 -1.664695 -0.421138 -1.174670 2.755336 -0.599459
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 0.502701 4.320016 0.021635 -1.185284 -2.428313 -0.335738 0.235625 -2.186258 -1.068869 1.199078 -3.921401 2.841865 -0.182316 -0.539140 -0.078781 -0.769080 1.687024 1.444655 -0.720383 -0.294867
wb_dma/wire_de_csr_we 5.420170 -3.293890 -1.597739 -1.718451 1.824151 -0.902143 -0.829623 0.242692 -0.226355 4.680174 -1.302862 -1.059286 -2.212950 -1.940777 0.727552 0.665982 -2.933719 1.274353 -1.973029 -0.652364
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.468361 0.634990 -0.235841 -1.235037 -2.233296 -0.772564 0.109104 -0.315146 1.549856 4.151410 -1.757909 -2.394235 2.390224 -1.594226 -0.709963 -2.782261 -0.832747 0.042988 1.174840 -1.571977
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -5.307917 -2.786615 1.431940 -2.526020 -5.216298 -1.965489 0.424624 1.420800 0.032996 0.789245 -2.559476 -1.283078 -0.703544 -0.054946 -1.827868 -1.247241 -0.437926 -2.901152 2.474576 -0.862917
wb_dma/wire_ch1_txsz 4.493051 1.690722 -0.185992 0.254287 0.191735 0.031802 -0.844124 1.948285 0.595061 -1.208084 0.764174 2.394277 0.256883 -1.187311 0.024852 -0.105270 -4.494754 -1.678578 1.181206 1.125257
wb_dma_rf/inst_u9 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_rf/inst_u8 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_rf/inst_u7 2.416760 0.327288 -0.352886 -0.229687 0.744729 -0.412198 0.590096 -2.568275 -0.753537 3.331513 -2.494493 -0.411606 0.095643 -0.763888 1.605760 -0.278127 1.867190 1.835999 -2.955161 0.270920
wb_dma_rf/inst_u6 2.416760 0.327288 -0.352886 -0.229687 0.744729 -0.412198 0.590096 -2.568275 -0.753537 3.331513 -2.494493 -0.411606 0.095643 -0.763888 1.605760 -0.278127 1.867190 1.835999 -2.955161 0.270920
wb_dma_rf/inst_u5 2.416760 0.327288 -0.352886 -0.229687 0.744729 -0.412198 0.590096 -2.568275 -0.753537 3.331513 -2.494493 -0.411606 0.095643 -0.763888 1.605760 -0.278127 1.867190 1.835999 -2.955161 0.270920
wb_dma_rf/inst_u4 2.416760 0.327288 -0.352886 -0.229687 0.744729 -0.412198 0.590096 -2.568275 -0.753537 3.331513 -2.494493 -0.411606 0.095643 -0.763888 1.605760 -0.278127 1.867190 1.835999 -2.955161 0.270920
wb_dma_rf/inst_u3 2.416760 0.327288 -0.352886 -0.229687 0.744729 -0.412198 0.590096 -2.568275 -0.753537 3.331513 -2.494493 -0.411606 0.095643 -0.763888 1.605760 -0.278127 1.867190 1.835999 -2.955161 0.270920
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.887801 0.406920 0.993334 -2.282751 -1.269726 -3.811244 0.087526 -1.107832 1.796694 3.911119 -1.836744 0.150642 -0.357592 0.313244 1.017249 -1.901435 -0.827965 2.394554 2.535526 -1.852298
wb_dma_rf/inst_u1 2.416760 0.327288 -0.352886 -0.229687 0.744729 -0.412198 0.590096 -2.568275 -0.753537 3.331513 -2.494493 -0.411606 0.095643 -0.763888 1.605760 -0.278127 1.867190 1.835999 -2.955161 0.270920
wb_dma_rf/inst_u0 -1.604835 2.719841 1.380549 0.964644 -1.123349 -0.664123 -1.429587 -2.217191 0.131976 2.769686 -2.335813 0.405433 0.222321 2.241083 1.012170 0.125106 2.303816 1.209938 -2.355602 0.969658
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 -0.306861 3.390530 1.793991 1.829357 3.241439 0.837136 -1.012347 -3.484742 -0.790727 2.603176 -0.561678 -2.581414 -0.334711 -0.274807 0.993366 -1.799155 -4.139106 3.693427 -3.673535 -2.661694
wb_dma_inc30r/assign_2_out -1.628221 1.822407 -0.772995 1.431318 0.893753 2.158440 -0.381683 -1.671618 1.322961 -0.795580 1.426312 -2.429376 2.056704 1.492751 -2.381424 0.355502 -3.711180 5.374525 0.800059 -4.065776
wb_dma/wire_mast1_din 3.777034 0.653202 -2.409361 -0.646272 0.865227 0.358209 -1.727299 1.574699 1.084892 2.323555 1.432146 -0.969474 0.025382 -1.741778 -0.850127 1.058833 -4.442593 0.648479 -0.127442 -0.080701
wb_dma_ch_sel/assign_2_pri0 -0.574744 0.359897 -0.254750 -2.214759 -0.225237 -0.116468 1.141539 -2.776909 -0.550773 3.088365 -2.840108 -1.199691 -0.829584 -2.010833 -0.029684 -2.046829 -2.304011 2.072665 1.927648 -3.706121
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.468361 0.634990 -0.235841 -1.235037 -2.233296 -0.772564 0.109104 -0.315146 1.549856 4.151410 -1.757909 -2.394235 2.390224 -1.594226 -0.709963 -2.782261 -0.832747 0.042988 1.174840 -1.571977
wb_dma_rf/input_de_adr0_we -1.385935 -0.618496 0.143641 -1.523829 -1.135103 -2.812297 0.061334 1.227632 2.372854 2.055107 -0.630344 2.171028 0.588907 0.447775 0.275434 -1.158770 0.774610 -0.185394 3.030785 -0.508958
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.891704 -1.923428 0.364163 -1.095093 2.694499 -0.742191 3.491915 -0.872479 0.798276 0.167331 -0.439069 3.100030 -0.715778 -2.225843 2.206850 -2.106654 2.079388 0.080627 2.675128 -1.986011
wb_dma_wb_mast/always_1/if_1/stmt_1 4.750210 -4.288808 -0.594887 -1.692919 0.588172 -2.514929 -0.457766 3.575027 1.649388 3.526587 -0.994439 1.977931 -0.500625 -1.675959 0.368712 -0.085737 -1.245888 -1.461542 -1.412775 0.854219
wb_dma_ch_sel/always_48/case_1/cond 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.468361 0.634990 -0.235841 -1.235037 -2.233296 -0.772564 0.109104 -0.315146 1.549856 4.151410 -1.757909 -2.394235 2.390224 -1.594226 -0.709963 -2.782261 -0.832747 0.042988 1.174840 -1.571977
wb_dma_rf/input_wb_rf_we -0.287163 1.905030 2.442801 0.876436 -0.100161 -0.102500 1.728292 -0.548881 0.356248 1.986588 -0.354991 0.858187 -0.181826 -2.874255 0.168420 -5.546767 3.300260 -0.101171 -4.645660 -0.786797
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma/assign_7_pt0_sel_i 1.308714 0.733188 1.010557 -0.205549 1.582368 0.903479 -0.485661 -0.598937 -1.161538 -3.430229 1.461539 -0.306878 -0.019095 0.092683 1.458459 -0.439571 -4.550493 0.276379 2.502393 -0.082037
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 1.333692 -1.529536 -0.971801 -0.662262 2.276089 2.707655 2.400865 -2.456418 -1.046320 -0.221007 -0.663447 -0.337291 -0.973089 -2.044031 -0.896437 -1.147656 -1.255199 0.945886 1.627208 -3.952194
wb_dma_wb_mast/wire_mast_pt_out -0.424892 -0.970909 -0.491065 -0.681493 -1.401588 0.020525 0.006761 2.265531 0.110404 -1.688012 0.391243 -0.315610 -0.694358 -1.089399 -1.473039 0.528930 -3.413839 -2.115778 3.197200 -0.625726
assert_wb_dma_ch_arb/input_state -2.291412 1.084321 0.364890 -1.856204 -0.723371 -1.266845 -0.034161 -1.814748 0.258537 3.106431 -1.869815 -2.030007 -0.289249 -1.062885 0.208758 -1.974934 -3.158970 2.363107 2.084185 -3.026091
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma/wire_ch0_csr 3.998875 2.636327 1.416231 -1.512834 -3.790316 -1.143003 -2.216538 -2.779530 -0.882466 2.273547 -0.431841 1.222960 -0.128249 2.313719 0.496004 -0.029595 -3.043706 3.595658 -3.665521 1.320788
wb_dma_de/assign_69_de_adr0/expr_1 -2.307661 -1.877554 0.504152 -1.026785 1.763771 -4.015543 0.418580 0.521015 3.042377 2.406470 1.210081 1.841183 0.061440 1.688148 1.912349 -0.729030 2.434066 2.202324 2.453177 -1.015633
wb_dma_wb_slv/wire_pt_sel 2.787908 -0.299424 1.396536 0.146806 -2.599595 -0.254335 0.636943 -0.882810 0.990585 0.435846 2.966020 -5.319498 -0.360300 -1.886080 0.304773 -0.200071 -8.081511 -0.326545 0.325125 1.854993
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 0.170643 -1.746241 0.613809 -0.039059 1.140626 -2.307251 -1.512998 -1.676359 -1.289639 1.427639 -5.366569 2.788107 -0.271601 4.227391 0.398835 1.431278 -1.217590 -1.647074 1.477298 0.594620
wb_dma_ch_sel/wire_de_start 0.027302 4.837072 -0.167645 -0.410089 -2.665700 0.198881 -0.578833 -2.775720 -1.181181 0.527624 -4.253700 2.484987 0.292032 1.063612 -0.837551 0.796098 -0.000622 0.203518 0.101269 0.824334
wb_dma_wb_mast/assign_3_mast_drdy 2.691404 1.189926 -3.079716 -0.950385 3.338837 -3.331628 1.372664 -3.002540 -1.870308 3.092711 -1.644438 -2.002759 -0.505339 -1.754511 2.650854 -0.289837 -0.134050 -4.071874 3.232395 3.520427
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 2.685662 0.650665 -2.208226 -2.310312 -0.206840 0.906868 -0.505061 -1.178187 -1.729468 2.212754 -2.469893 -0.028817 -2.052353 -2.023749 0.169596 1.486568 -0.943778 1.922646 0.071597 -1.551058
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.887801 0.406920 0.993334 -2.282751 -1.269726 -3.811244 0.087526 -1.107832 1.796694 3.911119 -1.836744 0.150642 -0.357592 0.313244 1.017249 -1.901435 -0.827965 2.394554 2.535526 -1.852298
wb_dma_de/always_5/stmt_1 0.774395 1.662534 -1.084356 -2.351424 -0.348657 0.425117 -0.678236 -1.836877 -1.679231 2.317135 -3.543925 1.524870 -2.590464 -1.169088 0.481705 0.446773 -0.590371 1.747541 1.859407 -2.775984
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_de/input_mast1_err 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_de/reg_mast0_adr 0.135590 -0.195271 -5.533249 -1.465571 0.349474 1.166706 -0.220088 0.447561 0.625639 2.971492 0.127594 -1.811917 2.559595 -1.363554 -2.324398 0.893982 1.329463 -1.854805 3.597417 -0.568180
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 4.712921 -0.875882 -1.938662 -2.441409 -1.065298 -1.532141 1.315170 1.715991 1.776652 3.038264 -1.180125 1.732550 0.813903 -3.672521 0.825335 -0.366682 -0.183319 -1.207769 0.986935 1.296937
wb_dma_ch_rf/assign_15_ch_am0_we -1.136487 0.260842 -1.400126 -1.467590 1.669556 -2.755588 -2.335045 0.390092 1.423924 2.944686 2.011447 -0.847482 -0.021755 1.292991 0.773361 0.432861 -2.335319 2.152213 2.615394 -0.995639
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 3.020713 -0.856756 -0.741766 -1.584326 1.002553 0.114958 1.162703 -0.341473 0.020813 1.324162 -2.218551 3.131961 -1.216139 -1.896618 0.390689 -1.010637 -0.612823 -0.621835 2.595268 -2.050698
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_rf/inst_u2 2.957071 0.473532 -1.102466 0.401971 2.859815 0.421204 1.510302 -2.680023 -0.959833 2.567798 -1.180232 0.197991 -0.321189 -1.863511 1.982658 -1.192584 3.307666 1.587920 -2.928971 -0.196416
wb_dma_ch_rf/wire_ch_adr1_dewe -2.290853 1.037523 -1.805971 -0.925730 -1.569394 1.202814 -0.487867 1.089495 0.778356 1.163993 -0.534537 -1.044732 2.371208 -1.244247 -1.813571 -1.116975 -0.365104 -0.824272 2.835015 -1.855504
wb_dma_ch_rf/always_17/if_1 2.328247 3.405735 -0.934526 0.305367 0.334791 3.427232 0.089950 -2.119363 -2.616977 -0.621310 -1.967547 0.489827 -2.089774 -2.306951 -0.014613 0.691718 -0.921328 -1.192585 0.128852 -0.452570
wb_dma_de/assign_71_de_csr 5.209008 -2.679469 -1.800634 -1.316423 1.605699 0.241411 0.951183 0.106662 0.029270 0.769210 -0.420402 2.458022 -1.507207 -1.099003 0.206727 1.021479 -0.058462 0.144149 0.677780 -0.448762
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_sel/always_42/case_1 3.168067 -1.122435 1.637893 -0.868723 0.326340 -3.099304 -3.336428 -0.118339 -0.580036 4.205697 -1.313010 -1.588066 -1.938954 0.908746 4.355231 0.755958 -3.262056 4.003831 -2.568055 0.428922
wb_dma_ch_sel/always_1/stmt_1/expr_1 4.879538 -0.752200 -1.689370 -1.141474 -0.874423 -0.129491 0.543406 1.390561 1.825659 1.352236 -1.079924 5.093349 -0.175139 -0.801640 -0.432964 0.720668 2.121574 -1.101069 0.922404 1.007042
wb_dma_ch_sel/always_6/stmt_1 4.251553 1.725665 -2.432671 -1.600568 -1.773203 -0.125010 0.578673 1.889186 1.769920 1.418746 -1.351404 4.034339 0.938590 -2.715078 -0.129327 0.540547 1.460004 -1.673218 1.714973 1.653415
wb_dma_ch_rf/reg_ch_chk_sz_r 0.108700 2.475541 1.211233 -1.161794 -0.811663 -0.139142 -0.645657 -2.165389 -2.123834 0.354144 -3.393752 1.627998 -2.593252 -0.135219 0.609169 -0.586886 -2.684761 0.413967 1.600780 -1.726342
wb_dma_ch_sel/always_3/stmt_1 3.485702 -0.729053 -1.927551 -1.239912 1.588316 2.182099 2.037136 -2.405160 -0.864139 2.804041 -2.247396 -0.938173 -0.550134 -3.717454 -0.202475 -1.026869 -0.776586 1.001305 -0.370988 -2.635308
wb_dma/wire_pointer2_s 0.566567 -1.034432 -2.034271 -0.700957 1.880640 0.845623 0.562713 2.353695 0.934100 -1.564185 2.740826 0.665575 0.406658 -1.859132 -0.489552 -0.584029 -0.199758 0.085153 2.874062 -1.747759
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -1.980238 -3.241656 0.068463 -0.377193 -0.984238 -1.117944 1.575856 0.123630 0.576452 -1.096249 0.548380 -1.255547 -1.239015 0.892647 -2.203422 1.180331 -3.528673 -1.859786 3.584542 -1.075418
wb_dma_ch_rf/input_de_txsz 1.279472 1.027202 -2.511882 -2.760493 -1.276776 0.934692 -0.527261 -1.645883 -1.971930 1.414043 -1.460257 -2.089160 -2.019283 -1.725134 -0.655031 2.221293 -2.139084 3.337243 -0.010068 -1.570511
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.891704 -1.923428 0.364163 -1.095093 2.694499 -0.742191 3.491915 -0.872479 0.798276 0.167331 -0.439069 3.100030 -0.715778 -2.225843 2.206850 -2.106654 2.079388 0.080627 2.675128 -1.986011
wb_dma_wb_if/input_pt_sel_i 4.232230 1.331559 -0.176372 -0.941692 0.972940 0.288077 -0.871836 -1.042239 0.820697 0.395471 1.501534 -2.515904 3.924463 -1.012920 1.110114 -1.925694 -6.763735 1.341914 -0.015855 1.346491
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.887801 0.406920 0.993334 -2.282751 -1.269726 -3.811244 0.087526 -1.107832 1.796694 3.911119 -1.836744 0.150642 -0.357592 0.313244 1.017249 -1.901435 -0.827965 2.394554 2.535526 -1.852298
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 3.020713 -0.856756 -0.741766 -1.584326 1.002553 0.114958 1.162703 -0.341473 0.020813 1.324162 -2.218551 3.131961 -1.216139 -1.896618 0.390689 -1.010637 -0.612823 -0.621835 2.595268 -2.050698
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 4.356163 -0.204245 -5.380935 -1.346215 3.850358 -0.170423 0.300663 -0.711131 -0.749728 3.747273 -0.239870 -1.184720 -0.011896 -2.842206 1.279698 1.284120 0.865263 -2.716338 3.031435 1.213280
wb_dma/wire_mast0_go 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_rf/always_1/stmt_1 -1.651876 1.318545 -1.414314 -2.969552 -2.685076 -2.407631 -1.588283 1.636594 0.817472 0.790710 -0.775204 3.278400 -0.887933 1.171332 0.227053 1.848013 2.399381 2.067530 3.155562 -0.453225
wb_dma_ch_rf/always_10/if_1 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_ch_sel/assign_165_req_p1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 0.108700 2.475541 1.211233 -1.161794 -0.811663 -0.139142 -0.645657 -2.165389 -2.123834 0.354144 -3.393752 1.627998 -2.593252 -0.135219 0.609169 -0.586886 -2.684761 0.413967 1.600780 -1.726342
wb_dma_de/always_23/block_1/case_1/block_8/if_2 3.873808 -0.569440 -3.003098 -2.217115 0.328389 1.774719 0.865427 -0.579146 -1.291837 0.018244 -0.462676 -0.557637 -1.299503 -2.797257 -0.872125 1.605875 -2.375173 1.456436 1.048143 -1.467974
wb_dma_de/always_23/block_1/case_1/block_8/if_3 4.251553 1.725665 -2.432671 -1.600568 -1.773203 -0.125010 0.578673 1.889186 1.769920 1.418746 -1.351404 4.034339 0.938590 -2.715078 -0.129327 0.540547 1.460004 -1.673218 1.714973 1.653415
wb_dma_de/always_23/block_1/case_1/block_8/if_1 4.720139 -0.214909 -2.458786 -1.597482 0.753196 1.391951 0.590914 0.386426 -0.619440 0.844304 -1.294909 1.426507 -0.863088 -3.091686 0.035383 0.753490 -1.167534 -0.410565 1.157240 -0.748719
wb_dma_ch_sel/always_2/stmt_1 -0.574744 0.359897 -0.254750 -2.214759 -0.225237 -0.116468 1.141539 -2.776909 -0.550773 3.088365 -2.840108 -1.199691 -0.829584 -2.010833 -0.029684 -2.046829 -2.304011 2.072665 1.927648 -3.706121
wb_dma_ch_sel/assign_115_valid -0.003476 1.093158 -0.447523 -2.364673 -0.967018 -1.622309 -0.317445 -1.542661 -0.121282 3.412925 -3.199621 2.039984 -1.775684 -0.236756 0.899088 -0.024028 1.015265 1.887878 1.393385 -1.581397
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 1.036070 2.021704 0.959808 0.833568 5.501805 -2.141988 0.483208 -2.776757 -1.500237 -0.582045 -0.357203 1.156371 -3.706185 0.813499 0.949947 0.874533 -3.103271 3.006808 -2.410275 -0.329893
wb_dma/wire_de_txsz 1.115456 3.921010 -3.560006 -2.398796 -2.336538 2.080547 -1.045519 -1.332817 -1.679510 0.269600 -1.073588 -0.338220 -2.182441 -1.560858 -1.592727 3.495717 -0.514846 2.866566 0.639780 -0.598682
wb_dma_wb_slv/input_slv_pt_in -0.424892 -0.970909 -0.491065 -0.681493 -1.401588 0.020525 0.006761 2.265531 0.110404 -1.688012 0.391243 -0.315610 -0.694358 -1.089399 -1.473039 0.528930 -3.413839 -2.115778 3.197200 -0.625726
assert_wb_dma_ch_sel/input_ch0_csr 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_de/always_23/block_1/case_1/block_7/if_1 4.797906 2.352939 -5.335198 -0.545372 2.017390 1.459100 0.293846 -0.645340 0.154920 1.986120 -0.031244 1.289289 0.787134 -2.234451 -0.435767 1.817389 1.341367 -2.601094 2.970508 1.605224
wb_dma_ch_sel/assign_149_req_p0 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_de/wire_adr0_cnt_next -0.103646 -0.408711 -1.029477 -1.236869 1.857496 -2.076117 1.773887 -1.676930 2.414666 -0.171624 2.989157 1.604218 2.635278 1.684797 -0.634367 -1.206150 0.400736 4.903574 1.641324 -2.342805
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 1.281251 3.043669 0.628514 0.707150 0.247673 -0.926556 -0.249261 -4.613796 -1.423862 4.180964 -5.834811 -0.356797 0.183521 0.689874 -0.176956 -0.231589 -1.615724 0.505490 -4.312129 1.299811
wb_dma_ch_rf/always_23/if_1/block_1 -1.621963 0.697306 -1.812325 0.242676 -0.079863 3.819330 0.577249 -0.316413 -0.341259 0.170699 -0.862790 -1.042305 1.941876 -1.792485 -2.576405 -1.607267 0.052173 -1.800983 2.220932 -2.959292
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.891704 -1.923428 0.364163 -1.095093 2.694499 -0.742191 3.491915 -0.872479 0.798276 0.167331 -0.439069 3.100030 -0.715778 -2.225843 2.206850 -2.106654 2.079388 0.080627 2.675128 -1.986011
wb_dma_rf/wire_ch0_txsz 1.740588 5.202038 -1.550650 -1.505992 -1.269948 2.662782 -3.061542 2.898091 -1.231437 1.165417 -0.787867 1.033866 -3.665704 -4.800076 1.027109 1.221576 0.572256 1.006043 -0.674003 -0.959100
wb_dma_ch_sel/assign_134_req_p0/expr_1 -2.275461 -0.691371 0.026093 -1.491097 -1.275450 1.465589 1.105199 -2.020128 -1.392307 4.073246 -3.554663 -2.616508 -0.610662 -3.018286 1.132741 -2.168199 2.869894 -0.473608 0.252341 -2.625331
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 2.580232 -0.744006 -1.150119 -0.663302 -0.335102 -1.013849 -0.440077 1.941347 1.531164 0.786566 -1.553733 6.509896 -0.339970 1.191686 -0.721247 0.192929 3.510619 -1.667055 2.093272 0.203541
wb_dma_de/always_6/if_1/if_1 2.328247 3.405735 -0.934526 0.305367 0.334791 3.427232 0.089950 -2.119363 -2.616977 -0.621310 -1.967547 0.489827 -2.089774 -2.306951 -0.014613 0.691718 -0.921328 -1.192585 0.128852 -0.452570
wb_dma_ch_sel/assign_128_req_p0 -0.692684 1.200506 -0.375424 -1.911412 -1.531265 0.461365 -1.138761 -2.036868 -1.446468 4.104229 -2.635045 -4.517470 0.277620 -2.178115 0.628094 -1.424232 -3.342324 2.400380 -0.141782 -2.700884
wb_dma_de/assign_77_read_hold/expr_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_de/wire_de_adr0 -2.307661 -1.877554 0.504152 -1.026785 1.763771 -4.015543 0.418580 0.521015 3.042377 2.406470 1.210081 1.841183 0.061440 1.688148 1.912349 -0.729030 2.434066 2.202324 2.453177 -1.015633
wb_dma_de/wire_de_adr1 -0.103940 -0.913756 -0.659306 0.353168 1.827043 2.355452 1.067946 -0.956383 -0.026609 -0.583455 0.770976 -1.062233 0.286081 -0.952987 -1.281616 -0.966907 -1.850532 0.301582 1.589588 -2.979275
wb_dma_wb_mast/always_4 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_wb_mast/always_1 4.750210 -4.288808 -0.594887 -1.692919 0.588172 -2.514929 -0.457766 3.575027 1.649388 3.526587 -0.994439 1.977931 -0.500625 -1.675959 0.368712 -0.085737 -1.245888 -1.461542 -1.412775 0.854219
wb_dma_rf/wire_ch3_csr 3.921578 2.962851 -1.362893 -1.478685 -0.816669 -2.428129 -2.171800 -0.422822 -0.843823 4.103629 -2.620189 0.780703 -0.254823 -0.732656 2.831980 1.026839 1.374936 3.207838 -2.743074 1.785770
wb_dma_ch_rf/reg_ptr_valid 2.870465 -4.156179 -0.682655 0.344135 3.725491 2.058323 0.646813 -0.817156 -0.793487 0.293998 -1.238467 2.521195 -1.978953 0.542755 -1.277019 -0.325204 -0.293260 -0.778995 0.931771 -3.471634
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.468361 0.634990 -0.235841 -1.235037 -2.233296 -0.772564 0.109104 -0.315146 1.549856 4.151410 -1.757909 -2.394235 2.390224 -1.594226 -0.709963 -2.782261 -0.832747 0.042988 1.174840 -1.571977
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -2.468361 0.634990 -0.235841 -1.235037 -2.233296 -0.772564 0.109104 -0.315146 1.549856 4.151410 -1.757909 -2.394235 2.390224 -1.594226 -0.709963 -2.782261 -0.832747 0.042988 1.174840 -1.571977
wb_dma_ch_sel/always_9/stmt_1 3.020713 -0.856756 -0.741766 -1.584326 1.002553 0.114958 1.162703 -0.341473 0.020813 1.324162 -2.218551 3.131961 -1.216139 -1.896618 0.390689 -1.010637 -0.612823 -0.621835 2.595268 -2.050698
wb_dma_rf/assign_6_csr_we/expr_1 -0.360658 -1.308900 3.292064 -0.691504 -0.575621 -2.450849 -1.803460 1.773007 -1.359409 0.578063 -3.192933 3.686336 -3.664668 0.928726 1.886663 -1.518668 0.743714 -0.811050 -0.704012 -0.784169
wb_dma_ch_sel/assign_154_req_p0 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 2.098559 1.148644 -2.199533 -2.262693 -1.769788 1.487167 -2.066143 0.976009 -1.412887 1.533444 -1.228732 -0.798629 -2.153162 -2.306461 -0.300542 2.228804 -2.557332 0.731471 0.586656 -0.802921
wb_dma/wire_ch5_csr 2.416760 0.327288 -0.352886 -0.229687 0.744729 -0.412198 0.590096 -2.568275 -0.753537 3.331513 -2.494493 -0.411606 0.095643 -0.763888 1.605760 -0.278127 1.867190 1.835999 -2.955161 0.270920
wb_dma_ch_pri_enc/wire_pri10_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_rf/assign_20_ch_done_we 2.359439 1.362537 0.779849 -1.608490 -0.923033 -0.934235 0.459531 -2.457283 -1.535069 2.583056 -4.224371 1.445474 -2.074056 -1.443109 1.173684 -0.990213 -1.429638 0.296903 -0.350017 -0.569808
wb_dma_wb_mast/input_wb_ack_i 6.021528 -2.132982 -2.295144 -0.544576 0.762014 -2.892501 1.319981 0.583235 -0.560146 3.168149 -2.178955 0.501591 -2.051715 -2.343616 -0.217754 1.055577 -0.755638 -4.589823 -0.927742 3.544454
wb_dma_ch_rf/always_17/if_1/block_1/if_1 2.328247 3.405735 -0.934526 0.305367 0.334791 3.427232 0.089950 -2.119363 -2.616977 -0.621310 -1.967547 0.489827 -2.089774 -2.306951 -0.014613 0.691718 -0.921328 -1.192585 0.128852 -0.452570
wb_dma_rf/input_dma_rest 2.861464 -3.526340 -0.507206 0.029809 1.887439 -0.511172 0.210235 0.008271 1.578463 -0.332193 1.850859 2.535389 -0.890944 2.424301 -0.899345 0.681878 -1.333988 0.372698 2.173076 -0.850886
wb_dma_ch_sel/always_5/stmt_1 0.875684 4.911497 -0.233655 -0.191971 -1.101573 -0.502763 -0.159996 -3.209020 -0.614545 -0.704895 -2.746836 3.488405 -0.422991 1.849615 -0.098414 1.870118 -0.350489 1.226934 0.960496 1.270659
wb_dma_ch_sel/always_40/case_1 2.870465 -4.156179 -0.682655 0.344135 3.725491 2.058323 0.646813 -0.817156 -0.793487 0.293998 -1.238467 2.521195 -1.978953 0.542755 -1.277019 -0.325204 -0.293260 -0.778995 0.931771 -3.471634
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.103940 -0.913756 -0.659306 0.353168 1.827043 2.355452 1.067946 -0.956383 -0.026609 -0.583455 0.770976 -1.062233 0.286081 -0.952987 -1.281616 -0.966907 -1.850532 0.301582 1.589588 -2.979275
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.887801 0.406920 0.993334 -2.282751 -1.269726 -3.811244 0.087526 -1.107832 1.796694 3.911119 -1.836744 0.150642 -0.357592 0.313244 1.017249 -1.901435 -0.827965 2.394554 2.535526 -1.852298
wb_dma/wire_de_csr 5.209008 -2.679469 -1.800634 -1.316423 1.605699 0.241411 0.951183 0.106662 0.029270 0.769210 -0.420402 2.458022 -1.507207 -1.099003 0.206727 1.021479 -0.058462 0.144149 0.677780 -0.448762
wb_dma_de/always_23/block_1/case_1/block_1/if_1 1.281251 3.043669 0.628514 0.707150 0.247673 -0.926556 -0.249261 -4.613796 -1.423862 4.180964 -5.834811 -0.356797 0.183521 0.689874 -0.176956 -0.231589 -1.615724 0.505490 -4.312129 1.299811
wb_dma_ch_sel/always_37/if_1/if_1 0.608445 -0.399125 4.535150 0.442410 -0.332348 -1.543147 2.954523 -4.970511 0.466906 1.128792 -0.577258 2.618157 -4.245037 1.158452 2.583437 -1.378713 2.576885 1.415658 -1.987055 0.191990
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 3.020713 -0.856756 -0.741766 -1.584326 1.002553 0.114958 1.162703 -0.341473 0.020813 1.324162 -2.218551 3.131961 -1.216139 -1.896618 0.390689 -1.010637 -0.612823 -0.621835 2.595268 -2.050698
wb_dma_de/always_23/block_1/case_1/block_9/if_2 4.251553 1.725665 -2.432671 -1.600568 -1.773203 -0.125010 0.578673 1.889186 1.769920 1.418746 -1.351404 4.034339 0.938590 -2.715078 -0.129327 0.540547 1.460004 -1.673218 1.714973 1.653415
wb_dma_ch_rf/always_10/if_1/if_1 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_sel/input_ch3_adr0 -1.443333 -3.844518 1.021595 -1.015669 1.590204 -2.074505 3.215100 -0.901005 1.938782 -0.561336 1.763388 0.595881 0.146279 0.591691 -0.058465 -1.859349 -0.097675 1.236788 2.596293 -2.137006
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 4.879538 -0.752200 -1.689370 -1.141474 -0.874423 -0.129491 0.543406 1.390561 1.825659 1.352236 -1.079924 5.093349 -0.175139 -0.801640 -0.432964 0.720668 2.121574 -1.101069 0.922404 1.007042
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 3.020713 -0.856756 -0.741766 -1.584326 1.002553 0.114958 1.162703 -0.341473 0.020813 1.324162 -2.218551 3.131961 -1.216139 -1.896618 0.390689 -1.010637 -0.612823 -0.621835 2.595268 -2.050698
wb_dma_de/wire_de_txsz 1.115456 3.921010 -3.560006 -2.398796 -2.336538 2.080547 -1.045519 -1.332817 -1.679510 0.269600 -1.073588 -0.338220 -2.182441 -1.560858 -1.592727 3.495717 -0.514846 2.866566 0.639780 -0.598682
wb_dma_rf/input_de_adr1 -0.103940 -0.913756 -0.659306 0.353168 1.827043 2.355452 1.067946 -0.956383 -0.026609 -0.583455 0.770976 -1.062233 0.286081 -0.952987 -1.281616 -0.966907 -1.850532 0.301582 1.589588 -2.979275
wb_dma_rf/input_de_adr0 -3.018146 -1.299117 -0.548214 -2.256828 1.769259 -4.940965 1.586446 -0.633107 0.656626 0.222553 0.289068 1.590876 -1.969654 1.627445 1.675344 1.221938 2.696932 2.193132 3.160614 0.260304
wb_dma_de/always_2/if_1 -1.948713 -0.115373 0.245644 -0.651742 1.483518 -3.029621 1.400226 -0.670320 3.186537 0.728831 1.065206 3.535611 1.289490 2.199885 0.653605 -0.866560 3.214937 3.842528 2.000133 -1.693445
wb_dma_ch_sel/assign_102_valid -0.003476 1.093158 -0.447523 -2.364673 -0.967018 -1.622309 -0.317445 -1.542661 -0.121282 3.412925 -3.199621 2.039984 -1.775684 -0.236756 0.899088 -0.024028 1.015265 1.887878 1.393385 -1.581397
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 2.588096 -1.027141 2.276801 1.694497 -0.328298 -2.005926 2.892840 -2.468870 3.132763 5.206504 0.054564 -0.783780 1.437501 -1.008844 1.266913 -3.375006 0.605117 -0.555645 -2.270860 1.182161
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.891704 -1.923428 0.364163 -1.095093 2.694499 -0.742191 3.491915 -0.872479 0.798276 0.167331 -0.439069 3.100030 -0.715778 -2.225843 2.206850 -2.106654 2.079388 0.080627 2.675128 -1.986011
wb_dma_wb_mast/assign_4_mast_err 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 4.712921 -0.875882 -1.938662 -2.441409 -1.065298 -1.532141 1.315170 1.715991 1.776652 3.038264 -1.180125 1.732550 0.813903 -3.672521 0.825335 -0.366682 -0.183319 -1.207769 0.986935 1.296937
wb_dma_ch_rf/always_2/if_1 2.870465 -4.156179 -0.682655 0.344135 3.725491 2.058323 0.646813 -0.817156 -0.793487 0.293998 -1.238467 2.521195 -1.978953 0.542755 -1.277019 -0.325204 -0.293260 -0.778995 0.931771 -3.471634
wb_dma/input_wb1_err_i 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_ch_sel/assign_133_req_p0/expr_1 -2.275461 -0.691371 0.026093 -1.491097 -1.275450 1.465589 1.105199 -2.020128 -1.392307 4.073246 -3.554663 -2.616508 -0.610662 -3.018286 1.132741 -2.168199 2.869894 -0.473608 0.252341 -2.625331
wb_dma_ch_sel/assign_136_req_p0/expr_1 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.887801 0.406920 0.993334 -2.282751 -1.269726 -3.811244 0.087526 -1.107832 1.796694 3.911119 -1.836744 0.150642 -0.357592 0.313244 1.017249 -1.901435 -0.827965 2.394554 2.535526 -1.852298
wb_dma_ch_sel/assign_121_valid -0.003476 1.093158 -0.447523 -2.364673 -0.967018 -1.622309 -0.317445 -1.542661 -0.121282 3.412925 -3.199621 2.039984 -1.775684 -0.236756 0.899088 -0.024028 1.015265 1.887878 1.393385 -1.581397
wb_dma_ch_sel/assign_4_pri1 0.709909 0.302647 1.037630 -0.841078 0.408488 0.718734 1.068245 -1.994215 -2.091922 -2.256613 -1.145004 0.446592 -2.263470 -0.623005 -0.183297 -0.708811 -4.220372 0.227148 2.252598 -2.122226
wb_dma_de/always_2/if_1/cond -0.356513 1.279774 -0.443302 -1.013033 -1.796605 -1.869411 1.485153 -1.047295 2.892712 -0.060570 -0.826202 4.357938 2.885417 2.184562 -2.562559 -1.246675 0.761541 2.626410 2.048406 -1.401813
wb_dma_ch_rf/reg_ch_csr_r 2.126862 -1.988340 0.331190 1.745837 1.896615 -1.000803 2.785146 -4.726954 1.837977 3.044594 -1.118214 0.530514 1.642772 2.528018 -0.961535 -0.607021 -0.288321 -2.673822 -0.408595 1.956474
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.468361 0.634990 -0.235841 -1.235037 -2.233296 -0.772564 0.109104 -0.315146 1.549856 4.151410 -1.757909 -2.394235 2.390224 -1.594226 -0.709963 -2.782261 -0.832747 0.042988 1.174840 -1.571977
wb_dma_wb_if/wire_slv_we 1.376563 0.207041 2.596328 1.265068 0.407301 -1.330832 2.401796 -0.010989 1.813623 1.958784 1.096819 1.882114 0.566140 -2.079193 0.130852 -6.206927 3.036097 -0.981897 -3.586883 -0.060254
wb_dma_de/assign_70_de_adr1 -0.103940 -0.913756 -0.659306 0.353168 1.827043 2.355452 1.067946 -0.956383 -0.026609 -0.583455 0.770976 -1.062233 0.286081 -0.952987 -1.281616 -0.966907 -1.850532 0.301582 1.589588 -2.979275
wb_dma_ch_sel/always_38/case_1/stmt_4 4.720139 -0.214909 -2.458786 -1.597482 0.753196 1.391951 0.590914 0.386426 -0.619440 0.844304 -1.294909 1.426507 -0.863088 -3.091686 0.035383 0.753490 -1.167534 -0.410565 1.157240 -0.748719
wb_dma_ch_sel/reg_ch_sel_r 0.608445 -0.399125 4.535150 0.442410 -0.332348 -1.543147 2.954523 -4.970511 0.466906 1.128792 -0.577258 2.618157 -4.245037 1.158452 2.583437 -1.378713 2.576885 1.415658 -1.987055 0.191990
wb_dma_ch_sel/always_38/case_1/stmt_1 -0.310805 2.378553 -1.490466 -1.540897 -4.482226 1.569970 -0.437687 -1.690560 0.543078 1.174432 -3.743542 2.995237 0.276020 1.374360 -2.944193 2.821438 1.278365 1.435064 0.167252 -0.251843
wb_dma_ch_sel/always_38/case_1/stmt_3 4.720139 -0.214909 -2.458786 -1.597482 0.753196 1.391951 0.590914 0.386426 -0.619440 0.844304 -1.294909 1.426507 -0.863088 -3.091686 0.035383 0.753490 -1.167534 -0.410565 1.157240 -0.748719
wb_dma_ch_sel/always_38/case_1/stmt_2 4.265033 0.814211 -0.388448 -0.527612 0.520925 1.340493 0.444483 -0.116573 -1.550052 -1.410863 -1.285559 1.643815 -1.443925 -2.184083 0.147751 0.109968 -3.527557 -1.502895 1.128873 -0.134887
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_pri_enc/wire_pri30_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_sel/reg_ch_sel_d 2.035863 -2.493246 2.030192 0.688071 1.178887 0.796030 3.818020 -2.976297 0.297326 2.304680 -2.442122 -0.291121 1.406728 -2.210947 0.310084 -4.465659 0.614130 -0.444385 -2.643800 -1.862692
wb_dma_ch_rf/assign_14_ch_adr0_we -2.307661 -1.877554 0.504152 -1.026785 1.763771 -4.015543 0.418580 0.521015 3.042377 2.406470 1.210081 1.841183 0.061440 1.688148 1.912349 -0.729030 2.434066 2.202324 2.453177 -1.015633
wb_dma_rf/wire_ch1_csr 3.921578 2.962851 -1.362893 -1.478685 -0.816669 -2.428129 -2.171800 -0.422822 -0.843823 4.103629 -2.620189 0.780703 -0.254823 -0.732656 2.831980 1.026839 1.374936 3.207838 -2.743074 1.785770
wb_dma_inc30r/always_1/stmt_1/expr_1 1.311796 2.357400 -1.449389 2.683544 3.212434 3.448172 -1.172493 0.127584 4.108618 1.225232 1.829614 3.024655 4.032407 0.884796 -0.646399 -0.887005 0.724086 2.586375 2.283778 -3.833368
wb_dma_rf/wire_pause_req -1.154815 -1.415736 3.757675 -0.084145 -1.324895 -2.223851 -0.424469 -1.819390 -1.445162 -0.497735 -2.734583 3.013964 -3.674860 3.645465 0.443685 -0.290073 -1.011827 -2.233275 0.786348 0.576669
wb_dma_ch_sel/assign_95_valid -0.498852 6.649435 -1.391063 -1.024084 -0.909575 -2.235936 -1.603474 -2.598413 -1.091250 4.578044 -3.365132 0.623753 -0.286953 -0.560208 2.260100 -0.735551 3.552370 1.965060 -0.305770 0.867753
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 1.333692 -1.529536 -0.971801 -0.662262 2.276089 2.707655 2.400865 -2.456418 -1.046320 -0.221007 -0.663447 -0.337291 -0.973089 -2.044031 -0.896437 -1.147656 -1.255199 0.945886 1.627208 -3.952194
wb_dma_ch_rf/reg_ch_stop 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_ch_sel/assign_146_req_p0 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_ch_sel/always_45/case_1/stmt_1 -2.290853 1.037523 -1.805971 -0.925730 -1.569394 1.202814 -0.487867 1.089495 0.778356 1.163993 -0.534537 -1.044732 2.371208 -1.244247 -1.813571 -1.116975 -0.365104 -0.824272 2.835015 -1.855504
wb_dma_de/input_dma_abort 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_de/input_adr1 -2.290853 1.037523 -1.805971 -0.925730 -1.569394 1.202814 -0.487867 1.089495 0.778356 1.163993 -0.534537 -1.044732 2.371208 -1.244247 -1.813571 -1.116975 -0.365104 -0.824272 2.835015 -1.855504
wb_dma_de/input_adr0 -1.491127 -2.356333 0.961839 0.483222 1.136477 -1.772750 1.980822 1.477157 4.156106 1.341198 0.161911 2.573676 1.652980 0.229536 1.276692 -1.455502 3.100587 -0.910873 3.103305 -0.632557
wb_dma_ch_arb/reg_next_state 2.035863 -2.493246 2.030192 0.688071 1.178887 0.796030 3.818020 -2.976297 0.297326 2.304680 -2.442122 -0.291121 1.406728 -2.210947 0.310084 -4.465659 0.614130 -0.444385 -2.643800 -1.862692
wb_dma_wb_mast/input_wb_err_i 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_wb_if/wire_wbs_data_o 3.777034 0.653202 -2.409361 -0.646272 0.865227 0.358209 -1.727299 1.574699 1.084892 2.323555 1.432146 -0.969474 0.025382 -1.741778 -0.850127 1.058833 -4.442593 0.648479 -0.127442 -0.080701
wb_dma_de/assign_73_dma_busy -2.188189 -1.028635 1.235822 -1.730724 -1.568934 1.069484 0.581422 -1.865319 -1.539899 -1.729922 1.696876 2.115679 -7.201312 1.314712 -0.399617 1.916698 2.032592 0.104735 2.469040 -1.923452
wb_dma_de/always_22/if_1 0.417871 3.030111 1.715771 0.661371 -1.193069 -0.521555 -0.744125 -5.344996 -2.490981 3.009372 -4.209232 -0.018385 -2.567807 2.124719 -0.700309 -0.130918 -1.226411 -0.923437 -3.693944 1.593664
wb_dma_rf/wire_ch2_csr 3.921578 2.962851 -1.362893 -1.478685 -0.816669 -2.428129 -2.171800 -0.422822 -0.843823 4.103629 -2.620189 0.780703 -0.254823 -0.732656 2.831980 1.026839 1.374936 3.207838 -2.743074 1.785770
wb_dma_de/input_de_start 0.027302 4.837072 -0.167645 -0.410089 -2.665700 0.198881 -0.578833 -2.775720 -1.181181 0.527624 -4.253700 2.484987 0.292032 1.063612 -0.837551 0.796098 -0.000622 0.203518 0.101269 0.824334
wb_dma_pri_enc_sub/always_3/if_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc/wire_pri28_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.468361 0.634990 -0.235841 -1.235037 -2.233296 -0.772564 0.109104 -0.315146 1.549856 4.151410 -1.757909 -2.394235 2.390224 -1.594226 -0.709963 -2.782261 -0.832747 0.042988 1.174840 -1.571977
wb_dma_ch_sel/assign_132_req_p0/expr_1 -2.275461 -0.691371 0.026093 -1.491097 -1.275450 1.465589 1.105199 -2.020128 -1.392307 4.073246 -3.554663 -2.616508 -0.610662 -3.018286 1.132741 -2.168199 2.869894 -0.473608 0.252341 -2.625331
wb_dma_ch_rf/always_25/if_1/if_1 -0.897632 2.142436 0.150588 -0.067977 -0.891633 0.660003 0.799134 0.530804 1.440254 -3.068064 0.667871 2.835150 2.286368 0.759197 -2.082932 -1.105695 -0.235721 3.211409 1.199811 -2.477796
wb_dma_ch_sel/assign_98_valid/expr_1 -2.685864 1.930711 -0.759408 -0.275591 -0.310590 -0.342620 1.123028 -2.629599 1.283795 4.344931 -2.374859 0.255880 1.918640 -0.274210 0.224546 -1.949987 5.202480 1.086165 0.015394 -1.269365
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 0.274860 0.237928 0.708356 0.910187 0.143368 -0.610919 2.310031 -5.931401 0.074623 3.635570 -2.862842 -1.337439 0.563072 1.484516 -0.406687 -0.242565 0.002873 -0.876097 -1.767241 1.401213
wb_dma_ch_sel/reg_pointer 2.870465 -4.156179 -0.682655 0.344135 3.725491 2.058323 0.646813 -0.817156 -0.793487 0.293998 -1.238467 2.521195 -1.978953 0.542755 -1.277019 -0.325204 -0.293260 -0.778995 0.931771 -3.471634
wb_dma_wb_if/input_wb_err_i 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_rf/input_de_csr 5.209008 -2.679469 -1.800634 -1.316423 1.605699 0.241411 0.951183 0.106662 0.029270 0.769210 -0.420402 2.458022 -1.507207 -1.099003 0.206727 1.021479 -0.058462 0.144149 0.677780 -0.448762
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_rf/always_5/if_1/block_1/if_1 0.566567 -1.034432 -2.034271 -0.700957 1.880640 0.845623 0.562713 2.353695 0.934100 -1.564185 2.740826 0.665575 0.406658 -1.859132 -0.489552 -0.584029 -0.199758 0.085153 2.874062 -1.747759
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_sel/assign_165_req_p1/expr_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_rf/input_de_adr0_we -1.385935 -0.618496 0.143641 -1.523829 -1.135103 -2.812297 0.061334 1.227632 2.372854 2.055107 -0.630344 2.171028 0.588907 0.447775 0.275434 -1.158770 0.774610 -0.185394 3.030785 -0.508958
wb_dma_ch_sel/assign_161_req_p1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 2.126862 -1.988340 0.331190 1.745837 1.896615 -1.000803 2.785146 -4.726954 1.837977 3.044594 -1.118214 0.530514 1.642772 2.528018 -0.961535 -0.607021 -0.288321 -2.673822 -0.408595 1.956474
wb_dma_ch_sel/assign_129_req_p0 -0.692684 1.200506 -0.375424 -1.911412 -1.531265 0.461365 -1.138761 -2.036868 -1.446468 4.104229 -2.635045 -4.517470 0.277620 -2.178115 0.628094 -1.424232 -3.342324 2.400380 -0.141782 -2.700884
wb_dma_de/wire_de_ack 4.879538 -0.752200 -1.689370 -1.141474 -0.874423 -0.129491 0.543406 1.390561 1.825659 1.352236 -1.079924 5.093349 -0.175139 -0.801640 -0.432964 0.720668 2.121574 -1.101069 0.922404 1.007042
wb_dma_ch_arb 0.846713 -1.995145 2.208196 -0.289095 0.036503 0.473821 2.952495 -3.679568 -0.939433 3.299117 -3.874525 -0.666322 0.042138 -1.933990 0.922537 -3.900423 1.597813 0.457559 -3.034981 -2.290306
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 1.891704 -1.923428 0.364163 -1.095093 2.694499 -0.742191 3.491915 -0.872479 0.798276 0.167331 -0.439069 3.100030 -0.715778 -2.225843 2.206850 -2.106654 2.079388 0.080627 2.675128 -1.986011
wb_dma_pri_enc_sub/always_3/if_1/cond 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 1.333692 -1.529536 -0.971801 -0.662262 2.276089 2.707655 2.400865 -2.456418 -1.046320 -0.221007 -0.663447 -0.337291 -0.973089 -2.044031 -0.896437 -1.147656 -1.255199 0.945886 1.627208 -3.952194
wb_dma/wire_de_txsz_we 2.098559 1.148644 -2.199533 -2.262693 -1.769788 1.487167 -2.066143 0.976009 -1.412887 1.533444 -1.228732 -0.798629 -2.153162 -2.306461 -0.300542 2.228804 -2.557332 0.731471 0.586656 -0.802921
wb_dma_ch_pri_enc/wire_pri16_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_ch_rf/always_11/if_1/if_1/cond -1.193127 0.881170 1.982416 -0.995135 -0.606758 -0.675915 1.231439 -3.050996 -1.181219 0.870266 -2.374496 -1.767740 -0.853011 -1.077088 0.115511 -2.902986 -4.714599 0.790703 1.406826 -2.431813
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.468361 0.634990 -0.235841 -1.235037 -2.233296 -0.772564 0.109104 -0.315146 1.549856 4.151410 -1.757909 -2.394235 2.390224 -1.594226 -0.709963 -2.782261 -0.832747 0.042988 1.174840 -1.571977
wb_dma_ch_pri_enc/wire_pri7_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_sel/always_6/stmt_1/expr_1 4.251553 1.725665 -2.432671 -1.600568 -1.773203 -0.125010 0.578673 1.889186 1.769920 1.418746 -1.351404 4.034339 0.938590 -2.715078 -0.129327 0.540547 1.460004 -1.673218 1.714973 1.653415
wb_dma_wb_if/wire_mast_err 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 2.530333 2.176864 -2.931564 -1.012622 0.137101 4.229016 0.223638 -1.759343 -1.870833 0.783682 -1.805287 0.609604 -2.386753 -2.910317 -0.647142 2.128776 1.423854 0.840936 0.082429 -1.689327
wb_dma_wb_if/input_wb_cyc_i 2.558976 -1.397035 0.341841 -2.402432 -5.796117 -0.726412 1.097578 0.569262 2.803158 2.680028 1.040353 -4.008079 2.530962 -3.224389 0.633861 -1.080871 -3.714436 -0.393112 0.533215 3.117236
wb_dma_ch_sel/assign_97_valid -2.042712 4.733664 -2.437367 -1.068400 -0.564252 -2.159180 -2.682974 -1.428903 0.472782 6.156857 -3.281370 0.601828 1.285227 0.925055 0.558364 -0.487400 3.769927 2.244585 0.580556 -0.695799
wb_dma/wire_mast0_drdy 1.911338 1.317179 -2.773308 -2.475494 1.844956 -4.049192 0.780534 -2.189072 -3.148031 0.483222 0.362186 -0.230531 -2.239999 -0.427925 2.845062 1.061612 1.333732 -2.675709 3.514566 3.376917
wb_dma_ch_pri_enc/wire_pri8_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_wb_if/wire_pt_sel_o 4.232230 1.331559 -0.176372 -0.941692 0.972940 0.288077 -0.871836 -1.042239 0.820697 0.395471 1.501534 -2.515904 3.924463 -1.012920 1.110114 -1.925694 -6.763735 1.341914 -0.015855 1.346491
wb_dma_de/assign_77_read_hold/expr_1/expr_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.891704 -1.923428 0.364163 -1.095093 2.694499 -0.742191 3.491915 -0.872479 0.798276 0.167331 -0.439069 3.100030 -0.715778 -2.225843 2.206850 -2.106654 2.079388 0.080627 2.675128 -1.986011
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -1.621963 0.697306 -1.812325 0.242676 -0.079863 3.819330 0.577249 -0.316413 -0.341259 0.170699 -0.862790 -1.042305 1.941876 -1.792485 -2.576405 -1.607267 0.052173 -1.800983 2.220932 -2.959292
wb_dma_ch_pri_enc/wire_pri22_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.891704 -1.923428 0.364163 -1.095093 2.694499 -0.742191 3.491915 -0.872479 0.798276 0.167331 -0.439069 3.100030 -0.715778 -2.225843 2.206850 -2.106654 2.079388 0.080627 2.675128 -1.986011
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.887801 0.406920 0.993334 -2.282751 -1.269726 -3.811244 0.087526 -1.107832 1.796694 3.911119 -1.836744 0.150642 -0.357592 0.313244 1.017249 -1.901435 -0.827965 2.394554 2.535526 -1.852298
wb_dma_ch_sel/assign_143_req_p0/expr_1 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_ch_sel/assign_135_req_p0 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_ch_sel/wire_gnt_p0_d 2.454108 -3.677103 0.273764 -0.572151 0.531459 1.313398 3.491157 -2.098023 1.196148 3.524614 -2.087320 -0.422290 1.569136 -2.569942 -0.745929 -3.142315 1.480837 1.745724 -3.015399 -3.019825
wb_dma_de/assign_20_adr0_cnt_next -1.136487 0.260842 -1.400126 -1.467590 1.669556 -2.755588 -2.335045 0.390092 1.423924 2.944686 2.011447 -0.847482 -0.021755 1.292991 0.773361 0.432861 -2.335319 2.152213 2.615394 -0.995639
wb_dma_wb_if/inst_check_wb_dma_wb_if 0.991995 -1.306768 -0.373371 -0.834818 1.640023 1.203820 -0.000169 -0.235254 0.026138 -2.118981 2.051489 -1.381631 0.844774 -0.111262 0.756340 0.281260 -3.596997 0.721294 3.258125 -0.800038
wb_dma_ch_sel/assign_153_req_p0 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_de/assign_82_rd_ack/expr_1 2.660372 1.658901 0.272009 -1.178867 -0.450576 0.590542 -0.212360 -1.860859 -2.485142 0.284579 -3.124924 1.102354 -2.559256 -1.286381 0.500414 0.158933 -2.907645 0.151873 0.143218 -0.825031
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 2.359439 1.362537 0.779849 -1.608490 -0.923033 -0.934235 0.459531 -2.457283 -1.535069 2.583056 -4.224371 1.445474 -2.074056 -1.443109 1.173684 -0.990213 -1.429638 0.296903 -0.350017 -0.569808
wb_dma_de/reg_de_csr_we 5.420170 -3.293890 -1.597739 -1.718451 1.824151 -0.902143 -0.829623 0.242692 -0.226355 4.680174 -1.302862 -1.059286 -2.212950 -1.940777 0.727552 0.665982 -2.933719 1.274353 -1.973029 -0.652364
wb_dma/wire_wb0_ack_o -0.424892 -0.970909 -0.491065 -0.681493 -1.401588 0.020525 0.006761 2.265531 0.110404 -1.688012 0.391243 -0.315610 -0.694358 -1.089399 -1.473039 0.528930 -3.413839 -2.115778 3.197200 -0.625726
wb_dma_ch_sel/always_9/stmt_1/expr_1 3.020713 -0.856756 -0.741766 -1.584326 1.002553 0.114958 1.162703 -0.341473 0.020813 1.324162 -2.218551 3.131961 -1.216139 -1.896618 0.390689 -1.010637 -0.612823 -0.621835 2.595268 -2.050698
wb_dma_ch_pri_enc/wire_pri23_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_sel/assign_103_valid -0.003476 1.093158 -0.447523 -2.364673 -0.967018 -1.622309 -0.317445 -1.542661 -0.121282 3.412925 -3.199621 2.039984 -1.775684 -0.236756 0.899088 -0.024028 1.015265 1.887878 1.393385 -1.581397
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -1.651876 1.318545 -1.414314 -2.969552 -2.685076 -2.407631 -1.588283 1.636594 0.817472 0.790710 -0.775204 3.278400 -0.887933 1.171332 0.227053 1.848013 2.399381 2.067530 3.155562 -0.453225
wb_dma_rf/wire_ch1_txsz 4.493051 1.690722 -0.185992 0.254287 0.191735 0.031802 -0.844124 1.948285 0.595061 -1.208084 0.764174 2.394277 0.256883 -1.187311 0.024852 -0.105270 -4.494754 -1.678578 1.181206 1.125257
wb_dma_de/always_23/block_1/stmt_13 3.366483 3.687192 -2.138129 -1.770649 -3.029784 -0.800907 -0.075488 0.294516 3.074310 0.886715 0.856419 5.438876 1.335774 0.315258 -1.862807 1.538846 0.980492 2.642593 0.643108 0.661259
wb_dma_de/always_23/block_1/stmt_14 -3.150838 -0.074720 -0.329607 -0.813877 4.675372 -1.120313 -0.497533 -3.876990 -1.717220 2.122342 0.047289 -1.722806 -5.569039 1.512686 1.601631 2.216764 -0.136864 4.229877 0.434399 -2.724837
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 1.565583 1.307364 0.391827 -0.379475 0.612595 2.119738 0.955735 -3.160118 -2.703674 -0.034929 -2.395838 -0.459376 -2.176643 -1.784946 0.324079 -0.552423 -1.946782 0.558492 -0.440412 -1.892067
wb_dma_ch_rf/assign_25_ch_adr0_dewe -1.385935 -0.618496 0.143641 -1.523829 -1.135103 -2.812297 0.061334 1.227632 2.372854 2.055107 -0.630344 2.171028 0.588907 0.447775 0.275434 -1.158770 0.774610 -0.185394 3.030785 -0.508958
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -2.290853 1.037523 -1.805971 -0.925730 -1.569394 1.202814 -0.487867 1.089495 0.778356 1.163993 -0.534537 -1.044732 2.371208 -1.244247 -1.813571 -1.116975 -0.365104 -0.824272 2.835015 -1.855504
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 0.774395 1.662534 -1.084356 -2.351424 -0.348657 0.425117 -0.678236 -1.836877 -1.679231 2.317135 -3.543925 1.524870 -2.590464 -1.169088 0.481705 0.446773 -0.590371 1.747541 1.859407 -2.775984
wb_dma_ch_rf/input_ch_sel 2.609622 -3.223609 1.316251 -2.910385 -4.345611 -1.018874 0.007137 -0.476666 1.234702 1.751918 3.030252 3.147308 -7.241621 1.387036 -0.204960 1.877167 1.154218 0.110587 0.603626 0.779719
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.103940 -0.913756 -0.659306 0.353168 1.827043 2.355452 1.067946 -0.956383 -0.026609 -0.583455 0.770976 -1.062233 0.286081 -0.952987 -1.281616 -0.966907 -1.850532 0.301582 1.589588 -2.979275
wb_dma_wb_if/wire_wb_addr_o -1.659123 -0.344436 -1.635389 -1.028887 -0.845857 0.422361 -0.025617 0.527322 1.805055 2.542973 0.454579 -3.072043 3.430460 -1.423982 -1.425221 -1.762598 -1.763816 0.733568 1.795539 -2.107422
wb_dma_ch_rf/wire_ch_txsz_we 2.530333 2.176864 -2.931564 -1.012622 0.137101 4.229016 0.223638 -1.759343 -1.870833 0.783682 -1.805287 0.609604 -2.386753 -2.910317 -0.647142 2.128776 1.423854 0.840936 0.082429 -1.689327
wb_dma_de/assign_70_de_adr1/expr_1 -0.103940 -0.913756 -0.659306 0.353168 1.827043 2.355452 1.067946 -0.956383 -0.026609 -0.583455 0.770976 -1.062233 0.286081 -0.952987 -1.281616 -0.966907 -1.850532 0.301582 1.589588 -2.979275
wb_dma_ch_sel/assign_116_valid -0.003476 1.093158 -0.447523 -2.364673 -0.967018 -1.622309 -0.317445 -1.542661 -0.121282 3.412925 -3.199621 2.039984 -1.775684 -0.236756 0.899088 -0.024028 1.015265 1.887878 1.393385 -1.581397
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 1.817897 1.917039 -1.556579 -0.721146 -0.719123 -0.365602 0.324764 1.382708 1.666894 0.776284 -1.570864 5.482187 0.609434 -0.801563 0.039364 -0.104907 3.430357 -2.142572 3.044188 0.715399
wb_dma_ch_rf/always_22/if_1/if_1/cond -1.136487 0.260842 -1.400126 -1.467590 1.669556 -2.755588 -2.335045 0.390092 1.423924 2.944686 2.011447 -0.847482 -0.021755 1.292991 0.773361 0.432861 -2.335319 2.152213 2.615394 -0.995639
wb_dma_wb_mast/wire_wb_addr_o -1.659123 -0.344436 -1.635389 -1.028887 -0.845857 0.422361 -0.025617 0.527322 1.805055 2.542973 0.454579 -3.072043 3.430460 -1.423982 -1.425221 -1.762598 -1.763816 0.733568 1.795539 -2.107422
wb_dma_ch_rf/reg_ch_csr_r2 -1.193127 0.881170 1.982416 -0.995135 -0.606758 -0.675915 1.231439 -3.050996 -1.181219 0.870266 -2.374496 -1.767740 -0.853011 -1.077088 0.115511 -2.902986 -4.714599 0.790703 1.406826 -2.431813
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -0.897632 2.142436 0.150588 -0.067977 -0.891633 0.660003 0.799134 0.530804 1.440254 -3.068064 0.667871 2.835150 2.286368 0.759197 -2.082932 -1.105695 -0.235721 3.211409 1.199811 -2.477796
wb_dma_ch_sel/assign_11_pri3 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_de -0.518069 1.023693 2.007800 0.312168 -0.801810 -1.439384 0.621524 -4.244320 -0.938170 3.321764 -3.553903 0.444359 -1.527872 1.529547 0.250489 -0.995377 1.187296 -0.843235 -2.861913 1.157772
wb_dma_wb_slv/wire_wb_data_o -3.298762 -0.470239 0.499173 0.733324 -0.097294 -0.567500 0.178716 0.348033 3.248963 0.676006 4.910976 -2.721621 0.896379 0.819262 -0.805152 -1.319168 -3.398443 -0.212710 5.133458 -1.618896
wb_dma_inc30r/always_1/stmt_1 0.227023 2.457889 -0.860408 2.451304 1.200155 3.730218 -0.363853 -0.704776 4.154338 0.370759 2.096246 -0.677558 3.831371 0.287039 -0.041996 0.304989 -0.776384 4.754017 2.407446 -3.590522
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_sel/assign_127_req_p0 -0.574744 0.359897 -0.254750 -2.214759 -0.225237 -0.116468 1.141539 -2.776909 -0.550773 3.088365 -2.840108 -1.199691 -0.829584 -2.010833 -0.029684 -2.046829 -2.304011 2.072665 1.927648 -3.706121
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_sel/assign_94_valid 0.027302 4.837072 -0.167645 -0.410089 -2.665700 0.198881 -0.578833 -2.775720 -1.181181 0.527624 -4.253700 2.484987 0.292032 1.063612 -0.837551 0.796098 -0.000622 0.203518 0.101269 0.824334
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 2.328247 3.405735 -0.934526 0.305367 0.334791 3.427232 0.089950 -2.119363 -2.616977 -0.621310 -1.967547 0.489827 -2.089774 -2.306951 -0.014613 0.691718 -0.921328 -1.192585 0.128852 -0.452570
wb_dma_ch_pri_enc/wire_pri12_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_rf/always_20/if_1/block_1 -2.307661 -1.877554 0.504152 -1.026785 1.763771 -4.015543 0.418580 0.521015 3.042377 2.406470 1.210081 1.841183 0.061440 1.688148 1.912349 -0.729030 2.434066 2.202324 2.453177 -1.015633
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.891704 -1.923428 0.364163 -1.095093 2.694499 -0.742191 3.491915 -0.872479 0.798276 0.167331 -0.439069 3.100030 -0.715778 -2.225843 2.206850 -2.106654 2.079388 0.080627 2.675128 -1.986011
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 1.613268 0.803946 1.561015 -0.873186 0.360290 -0.174050 1.147554 -2.505587 -1.240619 1.536775 -3.720318 1.339770 -1.512369 -1.685741 0.762838 -2.761573 -3.183173 -0.597452 1.404627 -2.235514
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -1.234676 1.984483 -1.257074 -1.635955 -1.020310 0.178588 -1.991757 0.474701 -0.970481 -0.850465 0.176532 0.314184 -1.600776 0.520277 -0.215069 2.139626 -1.263967 2.264254 2.232619 -1.351518
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 3.261146 -3.721356 -0.467086 -0.885451 2.096435 -0.718304 0.632388 0.733101 0.219736 0.229502 -0.895719 3.912640 -1.862111 0.492446 0.187381 0.262214 0.563374 -0.754245 1.690447 -1.200066
wb_dma_wb_if/input_slv_din -3.298762 -0.470239 0.499173 0.733324 -0.097294 -0.567500 0.178716 0.348033 3.248963 0.676006 4.910976 -2.721621 0.896379 0.819262 -0.805152 -1.319168 -3.398443 -0.212710 5.133458 -1.618896
wb_dma_ch_sel/assign_94_valid/expr_1 0.027302 4.837072 -0.167645 -0.410089 -2.665700 0.198881 -0.578833 -2.775720 -1.181181 0.527624 -4.253700 2.484987 0.292032 1.063612 -0.837551 0.796098 -0.000622 0.203518 0.101269 0.824334
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 0.414500 2.625201 -0.454868 -1.023026 -0.947555 -0.347267 -4.210991 2.596811 -0.183239 2.634344 -1.697324 1.589420 -1.496656 -0.598051 1.272012 0.887341 -1.719443 -0.376205 1.471779 -0.667363
wb_dma_de/always_21 4.712921 -0.875882 -1.938662 -2.441409 -1.065298 -1.532141 1.315170 1.715991 1.776652 3.038264 -1.180125 1.732550 0.813903 -3.672521 0.825335 -0.366682 -0.183319 -1.207769 0.986935 1.296937
wb_dma_de/always_22 0.417871 3.030111 1.715771 0.661371 -1.193069 -0.521555 -0.744125 -5.344996 -2.490981 3.009372 -4.209232 -0.018385 -2.567807 2.124719 -0.700309 -0.130918 -1.226411 -0.923437 -3.693944 1.593664
wb_dma_de/always_23 0.417871 3.030111 1.715771 0.661371 -1.193069 -0.521555 -0.744125 -5.344996 -2.490981 3.009372 -4.209232 -0.018385 -2.567807 2.124719 -0.700309 -0.130918 -1.226411 -0.923437 -3.693944 1.593664
wb_dma_ch_pri_enc/wire_pri1_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_de/assign_78_mast0_go 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -2.290853 1.037523 -1.805971 -0.925730 -1.569394 1.202814 -0.487867 1.089495 0.778356 1.163993 -0.534537 -1.044732 2.371208 -1.244247 -1.813571 -1.116975 -0.365104 -0.824272 2.835015 -1.855504
wb_dma_de/wire_dma_done 3.137992 1.946366 0.492035 -1.019651 -0.899938 -1.249827 0.727914 -1.969404 -0.985771 -0.035543 -2.860126 4.089186 -1.380906 0.398299 0.501321 0.198098 0.894137 1.881892 -1.347931 0.408455
wb_dma_ch_sel/assign_150_req_p0/expr_1 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_rf/input_wb_rf_adr -1.012539 4.180833 4.796253 2.046813 -1.927780 -0.370927 -4.936971 3.189873 3.213933 2.455515 1.325118 2.947785 0.288734 1.396017 2.718526 -2.159845 -2.347259 -1.946083 -0.363036 1.172191
wb_dma_wb_if 0.361495 -0.565367 2.452068 2.057401 0.423607 -0.100388 2.176272 -0.536461 1.424217 0.826420 -0.465683 0.588764 1.282676 -0.868526 -0.473343 -3.535923 0.547765 -3.733175 -2.233084 1.370813
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 5.420170 -3.293890 -1.597739 -1.718451 1.824151 -0.902143 -0.829623 0.242692 -0.226355 4.680174 -1.302862 -1.059286 -2.212950 -1.940777 0.727552 0.665982 -2.933719 1.274353 -1.973029 -0.652364
wb_dma_ch_pri_enc/wire_pri25_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_wb_mast/reg_mast_cyc 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_rf/input_wb_rf_we 0.111565 2.196582 1.069254 2.071271 0.950814 1.419859 3.079959 -2.463636 1.277264 2.980884 -0.154235 -0.561925 1.238745 -2.994990 -0.595771 -4.364536 2.619989 -0.170772 -4.087956 -0.994145
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -2.307661 -1.877554 0.504152 -1.026785 1.763771 -4.015543 0.418580 0.521015 3.042377 2.406470 1.210081 1.841183 0.061440 1.688148 1.912349 -0.729030 2.434066 2.202324 2.453177 -1.015633
wb_dma_ch_rf/always_20 -2.307661 -1.877554 0.504152 -1.026785 1.763771 -4.015543 0.418580 0.521015 3.042377 2.406470 1.210081 1.841183 0.061440 1.688148 1.912349 -0.729030 2.434066 2.202324 2.453177 -1.015633
wb_dma_de/always_6/if_1 2.328247 3.405735 -0.934526 0.305367 0.334791 3.427232 0.089950 -2.119363 -2.616977 -0.621310 -1.967547 0.489827 -2.089774 -2.306951 -0.014613 0.691718 -0.921328 -1.192585 0.128852 -0.452570
wb_dma_wb_slv/always_4/stmt_1 0.102373 1.453200 -0.445205 0.709892 -1.351389 -1.196423 -4.151439 3.763316 3.712556 6.488794 -0.526836 1.319308 2.255017 -0.187850 1.038768 -1.581711 1.040636 -5.176966 1.572248 2.434469
wb_dma_de/assign_3_ptr_valid 2.870465 -4.156179 -0.682655 0.344135 3.725491 2.058323 0.646813 -0.817156 -0.793487 0.293998 -1.238467 2.521195 -1.978953 0.542755 -1.277019 -0.325204 -0.293260 -0.778995 0.931771 -3.471634
wb_dma_wb_mast/input_pt_sel 4.180668 1.629439 -0.157358 0.997384 0.622108 -0.684791 -0.912813 0.411715 1.986886 2.119383 1.328516 -1.034073 2.509760 -0.750525 -1.416919 -1.839011 -7.372066 0.807293 -1.483644 -0.311910
wb_dma_ch_pri_enc/wire_pri15_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_wb_slv/input_wb_we_i -0.472978 1.725628 -1.077263 -1.887511 0.944646 -5.921039 -3.622346 2.339970 -1.724050 2.415381 -0.923501 -0.027057 3.214142 1.378899 0.233602 -3.010959 -3.857391 -1.092079 0.411479 1.031529
wb_dma_de/reg_tsz_cnt_is_0_r 1.279472 1.027202 -2.511882 -2.760493 -1.276776 0.934692 -0.527261 -1.645883 -1.971930 1.414043 -1.460257 -2.089160 -2.019283 -1.725134 -0.655031 2.221293 -2.139084 3.337243 -0.010068 -1.570511
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 0.218343 5.308513 1.053459 1.628574 4.848727 -0.379597 -2.246152 -2.496125 -1.788107 0.021826 0.159236 0.337632 -3.163758 0.930097 1.640949 0.694578 -4.011270 3.877059 -1.882224 -1.454007
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma/wire_mast1_drdy -0.785793 2.403661 2.831727 0.797890 0.018625 -1.841951 -1.337215 -0.062048 0.131777 0.932664 -1.487003 -0.429807 -0.014567 -0.113463 1.409044 -2.543628 -4.945209 -0.960905 0.723215 -0.005677
wb_dma_ch_rf/wire_ch_csr_we 0.441510 0.279690 2.288129 1.071059 -0.786075 -1.477128 2.252951 -3.293061 1.607447 5.672436 -1.153845 -2.392461 0.676170 -1.614403 1.304370 -3.545662 0.904200 0.589669 -3.416871 0.282603
wb_dma_ch_pri_enc/inst_u9 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_rf/assign_8_ch_csr -1.471664 0.120486 1.563397 0.215337 -0.993507 -2.332860 0.524591 -3.991720 0.129254 4.142334 -1.395784 -1.675824 -0.865117 1.926994 0.950892 -0.407818 1.582793 1.620817 -2.468353 0.781321
wb_dma_ch_rf/wire_this_ptr_set 3.261146 -3.721356 -0.467086 -0.885451 2.096435 -0.718304 0.632388 0.733101 0.219736 0.229502 -0.895719 3.912640 -1.862111 0.492446 0.187381 0.262214 0.563374 -0.754245 1.690447 -1.200066
wb_dma_ch_pri_enc/inst_u5 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc/inst_u4 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc/inst_u7 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc/inst_u6 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc/inst_u1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc/inst_u0 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc/inst_u3 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc/inst_u2 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma/wire_de_start 0.027302 4.837072 -0.167645 -0.410089 -2.665700 0.198881 -0.578833 -2.775720 -1.181181 0.527624 -4.253700 2.484987 0.292032 1.063612 -0.837551 0.796098 -0.000622 0.203518 0.101269 0.824334
wb_dma_ch_sel/assign_130_req_p0/expr_1 -0.692684 1.200506 -0.375424 -1.911412 -1.531265 0.461365 -1.138761 -2.036868 -1.446468 4.104229 -2.635045 -4.517470 0.277620 -2.178115 0.628094 -1.424232 -3.342324 2.400380 -0.141782 -2.700884
wb_dma_rf/wire_ch_stop 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_ch_rf/input_de_adr0 -3.018146 -1.299117 -0.548214 -2.256828 1.769259 -4.940965 1.586446 -0.633107 0.656626 0.222553 0.289068 1.590876 -1.969654 1.627445 1.675344 1.221938 2.696932 2.193132 3.160614 0.260304
wb_dma_ch_rf/input_de_adr1 -0.103940 -0.913756 -0.659306 0.353168 1.827043 2.355452 1.067946 -0.956383 -0.026609 -0.583455 0.770976 -1.062233 0.286081 -0.952987 -1.281616 -0.966907 -1.850532 0.301582 1.589588 -2.979275
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_wb_if/input_wbs_data_i 4.750210 -4.288808 -0.594887 -1.692919 0.588172 -2.514929 -0.457766 3.575027 1.649388 3.526587 -0.994439 1.977931 -0.500625 -1.675959 0.368712 -0.085737 -1.245888 -1.461542 -1.412775 0.854219
wb_dma_de/reg_tsz_dec 0.433532 2.479528 -2.569404 -2.639269 -2.389526 0.834342 -1.269246 -0.943138 -1.227839 1.021037 -0.473175 -2.569439 -1.502549 -1.505820 -1.301128 2.575983 -3.209169 3.606080 0.125458 -0.978008
wb_dma_ch_sel/input_ch0_am0 -1.136487 0.260842 -1.400126 -1.467590 1.669556 -2.755588 -2.335045 0.390092 1.423924 2.944686 2.011447 -0.847482 -0.021755 1.292991 0.773361 0.432861 -2.335319 2.152213 2.615394 -0.995639
wb_dma_ch_sel/input_ch0_am1 0.175689 1.595723 -1.363349 -0.530980 -0.181040 0.021382 1.168216 -1.580755 1.538020 -1.051472 0.484709 2.066608 2.375529 1.346647 -2.177490 -0.121941 -0.455592 3.247471 1.765503 -1.871774
wb_dma_ch_sel/assign_162_req_p1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 3.873808 -0.569440 -3.003098 -2.217115 0.328389 1.774719 0.865427 -0.579146 -1.291837 0.018244 -0.462676 -0.557637 -1.299503 -2.797257 -0.872125 1.605875 -2.375173 1.456436 1.048143 -1.467974
wb_dma_rf/wire_ch5_csr 2.416760 0.327288 -0.352886 -0.229687 0.744729 -0.412198 0.590096 -2.568275 -0.753537 3.331513 -2.494493 -0.411606 0.095643 -0.763888 1.605760 -0.278127 1.867190 1.835999 -2.955161 0.270920
wb_dma_ch_rf/wire_ch_am1_we -0.897632 2.142436 0.150588 -0.067977 -0.891633 0.660003 0.799134 0.530804 1.440254 -3.068064 0.667871 2.835150 2.286368 0.759197 -2.082932 -1.105695 -0.235721 3.211409 1.199811 -2.477796
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_rf/always_2/if_1/if_1/block_1 2.870465 -4.156179 -0.682655 0.344135 3.725491 2.058323 0.646813 -0.817156 -0.793487 0.293998 -1.238467 2.521195 -1.978953 0.542755 -1.277019 -0.325204 -0.293260 -0.778995 0.931771 -3.471634
wb_dma_inc30r/wire_out -0.589753 -1.525519 -0.711741 -0.315014 2.619769 -0.169592 2.378273 -2.779356 2.166491 0.858564 2.954664 -1.580577 3.156851 0.524034 -0.549272 -2.053732 -0.468219 4.260585 1.143052 -3.379114
wb_dma_ch_pri_enc/reg_pri_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma/input_wb0_we_i -0.472978 1.725628 -1.077263 -1.887511 0.944646 -5.921039 -3.622346 2.339970 -1.724050 2.415381 -0.923501 -0.027057 3.214142 1.378899 0.233602 -3.010959 -3.857391 -1.092079 0.411479 1.031529
wb_dma_de/always_2/if_1/if_1/stmt_1 -0.103646 -0.408711 -1.029477 -1.236869 1.857496 -2.076117 1.773887 -1.676930 2.414666 -0.171624 2.989157 1.604218 2.635278 1.684797 -0.634367 -1.206150 0.400736 4.903574 1.641324 -2.342805
wb_dma_ch_rf/wire_ch_txsz_dewe 2.098559 1.148644 -2.199533 -2.262693 -1.769788 1.487167 -2.066143 0.976009 -1.412887 1.533444 -1.228732 -0.798629 -2.153162 -2.306461 -0.300542 2.228804 -2.557332 0.731471 0.586656 -0.802921
wb_dma_de/always_22/if_1/stmt_2 0.417871 3.030111 1.715771 0.661371 -1.193069 -0.521555 -0.744125 -5.344996 -2.490981 3.009372 -4.209232 -0.018385 -2.567807 2.124719 -0.700309 -0.130918 -1.226411 -0.923437 -3.693944 1.593664
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 -1.651834 1.658857 0.468993 -1.336052 -1.482353 -1.280074 -1.922726 0.815873 0.783925 2.900575 -1.250054 -1.233260 -0.403695 -1.078136 0.617413 -1.060891 -3.561084 0.539484 2.072818 -1.381623
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -0.897632 2.142436 0.150588 -0.067977 -0.891633 0.660003 0.799134 0.530804 1.440254 -3.068064 0.667871 2.835150 2.286368 0.759197 -2.082932 -1.105695 -0.235721 3.211409 1.199811 -2.477796
wb_dma_ch_sel/assign_149_req_p0/expr_1 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma/wire_de_ack 4.879538 -0.752200 -1.689370 -1.141474 -0.874423 -0.129491 0.543406 1.390561 1.825659 1.352236 -1.079924 5.093349 -0.175139 -0.801640 -0.432964 0.720668 2.121574 -1.101069 0.922404 1.007042
wb_dma_wb_mast/always_1/if_1 4.750210 -4.288808 -0.594887 -1.692919 0.588172 -2.514929 -0.457766 3.575027 1.649388 3.526587 -0.994439 1.977931 -0.500625 -1.675959 0.368712 -0.085737 -1.245888 -1.461542 -1.412775 0.854219
wb_dma_wb_if/wire_wb_cyc_o 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_sel/assign_143_req_p0 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_wb_mast/wire_mast_err 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma/wire_slv0_dout -0.116817 3.163221 -1.164012 0.770009 -1.254988 0.631857 -5.309916 3.078262 2.739511 6.198028 0.047843 1.481998 1.751057 0.002353 0.778057 -0.260067 1.367740 -4.591584 1.477172 1.399560
wb_dma_ch_sel/reg_am1 0.175689 1.595723 -1.363349 -0.530980 -0.181040 0.021382 1.168216 -1.580755 1.538020 -1.051472 0.484709 2.066608 2.375529 1.346647 -2.177490 -0.121941 -0.455592 3.247471 1.765503 -1.871774
wb_dma_ch_sel/input_next_ch 3.137992 1.946366 0.492035 -1.019651 -0.899938 -1.249827 0.727914 -1.969404 -0.985771 -0.035543 -2.860126 4.089186 -1.380906 0.398299 0.501321 0.198098 0.894137 1.881892 -1.347931 0.408455
wb_dma_de/always_9 0.433532 2.479528 -2.569404 -2.639269 -2.389526 0.834342 -1.269246 -0.943138 -1.227839 1.021037 -0.473175 -2.569439 -1.502549 -1.505820 -1.301128 2.575983 -3.209169 3.606080 0.125458 -0.978008
wb_dma_de/always_8 0.108700 2.475541 1.211233 -1.161794 -0.811663 -0.139142 -0.645657 -2.165389 -2.123834 0.354144 -3.393752 1.627998 -2.593252 -0.135219 0.609169 -0.586886 -2.684761 0.413967 1.600780 -1.726342
wb_dma_wb_mast/always_1/if_1/cond 4.750210 -4.288808 -0.594887 -1.692919 0.588172 -2.514929 -0.457766 3.575027 1.649388 3.526587 -0.994439 1.977931 -0.500625 -1.675959 0.368712 -0.085737 -1.245888 -1.461542 -1.412775 0.854219
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.468361 0.634990 -0.235841 -1.235037 -2.233296 -0.772564 0.109104 -0.315146 1.549856 4.151410 -1.757909 -2.394235 2.390224 -1.594226 -0.709963 -2.782261 -0.832747 0.042988 1.174840 -1.571977
wb_dma_rf/always_1/case_1/stmt_12 -0.460374 -0.645311 -1.481295 -0.433982 1.388132 -0.029776 -2.292502 3.026639 1.086211 -0.890026 1.305232 0.737890 0.128673 0.786176 0.669028 2.060038 -2.076954 -0.145203 4.202192 -0.675562
wb_dma_rf/always_1/case_1/stmt_13 -1.158460 0.581302 1.026029 -0.167132 -0.743989 0.583531 0.739138 1.950153 1.047687 -3.265188 0.640395 2.493891 1.063555 -0.230167 -1.096561 -1.572739 -0.699041 0.994555 2.111878 -2.289292
wb_dma_de/always_3 -0.709408 1.540031 -1.904101 0.558690 -0.427951 3.067415 0.729095 -1.418449 1.271512 0.221879 0.477366 -1.606985 4.110074 -0.436169 -3.522197 -1.427471 -1.818855 1.590739 0.918719 -3.048798
wb_dma_de/always_2 -1.948713 -0.115373 0.245644 -0.651742 1.483518 -3.029621 1.400226 -0.670320 3.186537 0.728831 1.065206 3.535611 1.289490 2.199885 0.653605 -0.866560 3.214937 3.842528 2.000133 -1.693445
wb_dma_de/always_5 0.774395 1.662534 -1.084356 -2.351424 -0.348657 0.425117 -0.678236 -1.836877 -1.679231 2.317135 -3.543925 1.524870 -2.590464 -1.169088 0.481705 0.446773 -0.590371 1.747541 1.859407 -2.775984
wb_dma_de/always_4 0.108700 2.475541 1.211233 -1.161794 -0.811663 -0.139142 -0.645657 -2.165389 -2.123834 0.354144 -3.393752 1.627998 -2.593252 -0.135219 0.609169 -0.586886 -2.684761 0.413967 1.600780 -1.726342
wb_dma_de/always_7 1.279472 1.027202 -2.511882 -2.760493 -1.276776 0.934692 -0.527261 -1.645883 -1.971930 1.414043 -1.460257 -2.089160 -2.019283 -1.725134 -0.655031 2.221293 -2.139084 3.337243 -0.010068 -1.570511
wb_dma_de/always_6 2.328247 3.405735 -0.934526 0.305367 0.334791 3.427232 0.089950 -2.119363 -2.616977 -0.621310 -1.967547 0.489827 -2.089774 -2.306951 -0.014613 0.691718 -0.921328 -1.192585 0.128852 -0.452570
wb_dma_ch_sel/input_ch3_txsz 3.020713 -0.856756 -0.741766 -1.584326 1.002553 0.114958 1.162703 -0.341473 0.020813 1.324162 -2.218551 3.131961 -1.216139 -1.896618 0.390689 -1.010637 -0.612823 -0.621835 2.595268 -2.050698
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -1.234676 1.984483 -1.257074 -1.635955 -1.020310 0.178588 -1.991757 0.474701 -0.970481 -0.850465 0.176532 0.314184 -1.600776 0.520277 -0.215069 2.139626 -1.263967 2.264254 2.232619 -1.351518
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_rf/always_11/if_1 -1.193127 0.881170 1.982416 -0.995135 -0.606758 -0.675915 1.231439 -3.050996 -1.181219 0.870266 -2.374496 -1.767740 -0.853011 -1.077088 0.115511 -2.902986 -4.714599 0.790703 1.406826 -2.431813
wb_dma_ch_sel/assign_147_req_p0/expr_1 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_ch_sel/always_45/case_1/cond -1.621963 0.697306 -1.812325 0.242676 -0.079863 3.819330 0.577249 -0.316413 -0.341259 0.170699 -0.862790 -1.042305 1.941876 -1.792485 -2.576405 -1.607267 0.052173 -1.800983 2.220932 -2.959292
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -2.290853 1.037523 -1.805971 -0.925730 -1.569394 1.202814 -0.487867 1.089495 0.778356 1.163993 -0.534537 -1.044732 2.371208 -1.244247 -1.813571 -1.116975 -0.365104 -0.824272 2.835015 -1.855504
wb_dma_de/assign_68_de_txsz 1.115456 3.921010 -3.560006 -2.398796 -2.336538 2.080547 -1.045519 -1.332817 -1.679510 0.269600 -1.073588 -0.338220 -2.182441 -1.560858 -1.592727 3.495717 -0.514846 2.866566 0.639780 -0.598682
wb_dma_de/always_23/block_1/case_1/block_10/if_2 4.251553 1.725665 -2.432671 -1.600568 -1.773203 -0.125010 0.578673 1.889186 1.769920 1.418746 -1.351404 4.034339 0.938590 -2.715078 -0.129327 0.540547 1.460004 -1.673218 1.714973 1.653415
wb_dma_ch_rf/always_20/if_1 -2.307661 -1.877554 0.504152 -1.026785 1.763771 -4.015543 0.418580 0.521015 3.042377 2.406470 1.210081 1.841183 0.061440 1.688148 1.912349 -0.729030 2.434066 2.202324 2.453177 -1.015633
wb_dma/input_wb0s_data_i 4.750210 -4.288808 -0.594887 -1.692919 0.588172 -2.514929 -0.457766 3.575027 1.649388 3.526587 -0.994439 1.977931 -0.500625 -1.675959 0.368712 -0.085737 -1.245888 -1.461542 -1.412775 0.854219
wb_dma_de/reg_dma_done_d 3.684126 0.823521 0.417106 -0.920856 -0.833416 -0.549573 -0.038971 -1.016263 -1.801208 0.852465 -3.507308 2.924496 -2.495117 -0.711389 0.944004 0.408836 -0.159003 -1.141262 -0.877453 1.112376
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -1.385935 -0.618496 0.143641 -1.523829 -1.135103 -2.812297 0.061334 1.227632 2.372854 2.055107 -0.630344 2.171028 0.588907 0.447775 0.275434 -1.158770 0.774610 -0.185394 3.030785 -0.508958
wb_dma_wb_slv/assign_1_rf_sel -5.307917 -2.786615 1.431940 -2.526020 -5.216298 -1.965489 0.424624 1.420800 0.032996 0.789245 -2.559476 -1.283078 -0.703544 -0.054946 -1.827868 -1.247241 -0.437926 -2.901152 2.474576 -0.862917
wb_dma_ch_rf/assign_23_ch_csr_dewe 5.420170 -3.293890 -1.597739 -1.718451 1.824151 -0.902143 -0.829623 0.242692 -0.226355 4.680174 -1.302862 -1.059286 -2.212950 -1.940777 0.727552 0.665982 -2.933719 1.274353 -1.973029 -0.652364
wb_dma_de/always_4/if_1/if_1/cond 0.108700 2.475541 1.211233 -1.161794 -0.811663 -0.139142 -0.645657 -2.165389 -2.123834 0.354144 -3.393752 1.627998 -2.593252 -0.135219 0.609169 -0.586886 -2.684761 0.413967 1.600780 -1.726342
wb_dma_ch_sel/assign_376_gnt_p1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_de/wire_wr_ack 2.660372 1.658901 0.272009 -1.178867 -0.450576 0.590542 -0.212360 -1.860859 -2.485142 0.284579 -3.124924 1.102354 -2.559256 -1.286381 0.500414 0.158933 -2.907645 0.151873 0.143218 -0.825031
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 3.873808 -0.569440 -3.003098 -2.217115 0.328389 1.774719 0.865427 -0.579146 -1.291837 0.018244 -0.462676 -0.557637 -1.299503 -2.797257 -0.872125 1.605875 -2.375173 1.456436 1.048143 -1.467974
wb_dma_ch_arb/always_1 2.035863 -2.493246 2.030192 0.688071 1.178887 0.796030 3.818020 -2.976297 0.297326 2.304680 -2.442122 -0.291121 1.406728 -2.210947 0.310084 -4.465659 0.614130 -0.444385 -2.643800 -1.862692
wb_dma_ch_arb/always_2 2.035863 -2.493246 2.030192 0.688071 1.178887 0.796030 3.818020 -2.976297 0.297326 2.304680 -2.442122 -0.291121 1.406728 -2.210947 0.310084 -4.465659 0.614130 -0.444385 -2.643800 -1.862692
wb_dma/wire_ch0_txsz 2.968561 2.771463 -3.256506 -1.859239 -0.968523 2.072735 -1.250114 -0.412658 -1.652153 1.145998 -2.089739 1.043503 -1.788582 -2.024527 -0.528301 2.726365 0.168309 1.412862 0.195150 -0.537152
wb_dma_de/always_19 0.588191 -1.554372 0.689245 -1.717368 -3.296772 -3.496851 3.320344 -1.946171 3.892358 0.296613 0.526205 1.068040 3.048316 1.785179 -3.773309 -2.048282 -3.044666 2.850784 0.109533 -0.075744
wb_dma_de/always_18 0.135590 -0.195271 -5.533249 -1.465571 0.349474 1.166706 -0.220088 0.447561 0.625639 2.971492 0.127594 -1.811917 2.559595 -1.363554 -2.324398 0.893982 1.329463 -1.854805 3.597417 -0.568180
wb_dma_de/always_15 2.685662 0.650665 -2.208226 -2.310312 -0.206840 0.906868 -0.505061 -1.178187 -1.729468 2.212754 -2.469893 -0.028817 -2.052353 -2.023749 0.169596 1.486568 -0.943778 1.922646 0.071597 -1.551058
wb_dma_de/always_14 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_de/always_11 -2.290853 1.037523 -1.805971 -0.925730 -1.569394 1.202814 -0.487867 1.089495 0.778356 1.163993 -0.534537 -1.044732 2.371208 -1.244247 -1.813571 -1.116975 -0.365104 -0.824272 2.835015 -1.855504
wb_dma_de/always_13 3.137992 1.946366 0.492035 -1.019651 -0.899938 -1.249827 0.727914 -1.969404 -0.985771 -0.035543 -2.860126 4.089186 -1.380906 0.398299 0.501321 0.198098 0.894137 1.881892 -1.347931 0.408455
wb_dma_de/always_12 0.108700 2.475541 1.211233 -1.161794 -0.811663 -0.139142 -0.645657 -2.165389 -2.123834 0.354144 -3.393752 1.627998 -2.593252 -0.135219 0.609169 -0.586886 -2.684761 0.413967 1.600780 -1.726342
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 -1.239147 2.636054 2.777704 -1.762034 -3.011465 -4.140262 -3.071992 2.574485 0.057294 0.778396 -0.272745 3.373574 -2.513081 0.735271 2.345732 -1.540310 -1.032686 -0.180675 1.674421 0.404134
wb_dma_ch_sel/assign_155_req_p0/expr_1 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_ch_pri_enc/wire_pri13_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_de/reg_read_r 2.685662 0.650665 -2.208226 -2.310312 -0.206840 0.906868 -0.505061 -1.178187 -1.729468 2.212754 -2.469893 -0.028817 -2.052353 -2.023749 0.169596 1.486568 -0.943778 1.922646 0.071597 -1.551058
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 4.401433 0.475635 0.167054 -1.035789 0.296178 0.410631 1.288656 -1.650845 -1.308152 1.634750 -3.391985 0.934722 -1.099507 -3.060136 0.596802 -1.750128 -3.345913 -1.086600 0.145277 -0.810381
wb_dma/assign_9_slv0_pt_in -0.424892 -0.970909 -0.491065 -0.681493 -1.401588 0.020525 0.006761 2.265531 0.110404 -1.688012 0.391243 -0.315610 -0.694358 -1.089399 -1.473039 0.528930 -3.413839 -2.115778 3.197200 -0.625726
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 4.251553 1.725665 -2.432671 -1.600568 -1.773203 -0.125010 0.578673 1.889186 1.769920 1.418746 -1.351404 4.034339 0.938590 -2.715078 -0.129327 0.540547 1.460004 -1.673218 1.714973 1.653415
wb_dma_ch_rf/always_17/if_1/block_1 2.328247 3.405735 -0.934526 0.305367 0.334791 3.427232 0.089950 -2.119363 -2.616977 -0.621310 -1.967547 0.489827 -2.089774 -2.306951 -0.014613 0.691718 -0.921328 -1.192585 0.128852 -0.452570
wb_dma_ch_rf/assign_10_ch_enable/expr_1 1.213033 -1.465091 0.118017 1.662934 1.327470 -0.421572 4.391796 -5.460930 1.885748 1.780060 -1.408410 1.288218 2.079814 2.113588 -0.856714 -0.570480 2.153991 -2.523238 0.758044 1.821286
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 0.774395 1.662534 -1.084356 -2.351424 -0.348657 0.425117 -0.678236 -1.836877 -1.679231 2.317135 -3.543925 1.524870 -2.590464 -1.169088 0.481705 0.446773 -0.590371 1.747541 1.859407 -2.775984
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -1.136487 0.260842 -1.400126 -1.467590 1.669556 -2.755588 -2.335045 0.390092 1.423924 2.944686 2.011447 -0.847482 -0.021755 1.292991 0.773361 0.432861 -2.335319 2.152213 2.615394 -0.995639
wb_dma_ch_pri_enc/wire_pri2_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_de/always_11/stmt_1 -2.290853 1.037523 -1.805971 -0.925730 -1.569394 1.202814 -0.487867 1.089495 0.778356 1.163993 -0.534537 -1.044732 2.371208 -1.244247 -1.813571 -1.116975 -0.365104 -0.824272 2.835015 -1.855504
wb_dma_ch_rf/wire_ch_adr1_we -1.621963 0.697306 -1.812325 0.242676 -0.079863 3.819330 0.577249 -0.316413 -0.341259 0.170699 -0.862790 -1.042305 1.941876 -1.792485 -2.576405 -1.607267 0.052173 -1.800983 2.220932 -2.959292
wb_dma_ch_sel_checker/input_ch_sel 2.263345 -0.120892 -0.384773 -0.026889 0.951541 -0.454674 -0.698613 2.624824 1.557437 0.619327 -0.162471 3.438720 0.436625 -0.838484 0.690180 -0.625170 -0.271053 -2.311034 2.381304 0.057525
wb_dma_ch_sel/input_ch1_adr1 -0.103940 -0.913756 -0.659306 0.353168 1.827043 2.355452 1.067946 -0.956383 -0.026609 -0.583455 0.770976 -1.062233 0.286081 -0.952987 -1.281616 -0.966907 -1.850532 0.301582 1.589588 -2.979275
wb_dma/wire_slv0_pt_in -0.424892 -0.970909 -0.491065 -0.681493 -1.401588 0.020525 0.006761 2.265531 0.110404 -1.688012 0.391243 -0.315610 -0.694358 -1.089399 -1.473039 0.528930 -3.413839 -2.115778 3.197200 -0.625726
wb_dma_rf/always_2/if_1/if_1/cond -0.360658 -1.308900 3.292064 -0.691504 -0.575621 -2.450849 -1.803460 1.773007 -1.359409 0.578063 -3.192933 3.686336 -3.664668 0.928726 1.886663 -1.518668 0.743714 -0.811050 -0.704012 -0.784169
wb_dma_pri_enc_sub/reg_pri_out_d 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc/always_4/case_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc/wire_pri29_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 4.720139 -0.214909 -2.458786 -1.597482 0.753196 1.391951 0.590914 0.386426 -0.619440 0.844304 -1.294909 1.426507 -0.863088 -3.091686 0.035383 0.753490 -1.167534 -0.410565 1.157240 -0.748719
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 2.328247 3.405735 -0.934526 0.305367 0.334791 3.427232 0.089950 -2.119363 -2.616977 -0.621310 -1.967547 0.489827 -2.089774 -2.306951 -0.014613 0.691718 -0.921328 -1.192585 0.128852 -0.452570
wb_dma_de/wire_read_hold 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -1.621963 0.697306 -1.812325 0.242676 -0.079863 3.819330 0.577249 -0.316413 -0.341259 0.170699 -0.862790 -1.042305 1.941876 -1.792485 -2.576405 -1.607267 0.052173 -1.800983 2.220932 -2.959292
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_ch_rf/wire_sw_pointer 2.354297 2.298424 1.141823 -1.154861 -3.438925 -0.329599 0.498197 0.903969 -1.323569 -1.087483 -4.096132 4.151609 0.262460 -1.338990 -0.529787 -1.885785 1.642868 1.321698 -2.858363 -0.177868
wb_dma/wire_slv0_din -3.893517 0.018312 0.925787 2.467602 0.462221 -0.604658 -0.349215 0.930442 2.187312 -0.405341 -1.018688 -1.638521 -0.426983 1.545541 0.739837 2.155831 -1.818718 1.890326 3.586172 -0.878098
wb_dma_ch_rf/input_dma_err 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_ch_sel/assign_158_req_p1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_rf/assign_17_ch_am1_we -0.897632 2.142436 0.150588 -0.067977 -0.891633 0.660003 0.799134 0.530804 1.440254 -3.068064 0.667871 2.835150 2.286368 0.759197 -2.082932 -1.105695 -0.235721 3.211409 1.199811 -2.477796
wb_dma_ch_rf/assign_7_pointer_s 0.566567 -1.034432 -2.034271 -0.700957 1.880640 0.845623 0.562713 2.353695 0.934100 -1.564185 2.740826 0.665575 0.406658 -1.859132 -0.489552 -0.584029 -0.199758 0.085153 2.874062 -1.747759
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_wb_slv/always_5/stmt_1 -2.726800 1.754554 -0.292931 -1.509475 -3.076547 -1.628405 -1.634056 1.909248 1.857636 3.488348 -1.892194 0.264309 1.616118 -0.763885 -0.380097 -1.664695 -0.421138 -1.174670 2.755336 -0.599459
wb_dma_ch_sel/assign_161_req_p1/expr_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_rf/input_dma_rest 2.861464 -3.526340 -0.507206 0.029809 1.887439 -0.511172 0.210235 0.008271 1.578463 -0.332193 1.850859 2.535389 -0.890944 2.424301 -0.899345 0.681878 -1.333988 0.372698 2.173076 -0.850886
wb_dma_ch_sel/input_de_ack 4.879538 -0.752200 -1.689370 -1.141474 -0.874423 -0.129491 0.543406 1.390561 1.825659 1.352236 -1.079924 5.093349 -0.175139 -0.801640 -0.432964 0.720668 2.121574 -1.101069 0.922404 1.007042
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.468361 0.634990 -0.235841 -1.235037 -2.233296 -0.772564 0.109104 -0.315146 1.549856 4.151410 -1.757909 -2.394235 2.390224 -1.594226 -0.709963 -2.782261 -0.832747 0.042988 1.174840 -1.571977
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 -0.574744 0.359897 -0.254750 -2.214759 -0.225237 -0.116468 1.141539 -2.776909 -0.550773 3.088365 -2.840108 -1.199691 -0.829584 -2.010833 -0.029684 -2.046829 -2.304011 2.072665 1.927648 -3.706121
wb_dma_ch_sel/reg_valid_sel 0.027302 4.837072 -0.167645 -0.410089 -2.665700 0.198881 -0.578833 -2.775720 -1.181181 0.527624 -4.253700 2.484987 0.292032 1.063612 -0.837551 0.796098 -0.000622 0.203518 0.101269 0.824334
wb_dma_de/assign_63_chunk_cnt_is_0_d 0.108700 2.475541 1.211233 -1.161794 -0.811663 -0.139142 -0.645657 -2.165389 -2.123834 0.354144 -3.393752 1.627998 -2.593252 -0.135219 0.609169 -0.586886 -2.684761 0.413967 1.600780 -1.726342
wb_dma_de/assign_64_tsz_cnt_is_0_d 1.565583 1.307364 0.391827 -0.379475 0.612595 2.119738 0.955735 -3.160118 -2.703674 -0.034929 -2.395838 -0.459376 -2.176643 -1.784946 0.324079 -0.552423 -1.946782 0.558492 -0.440412 -1.892067
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond 0.566567 -1.034432 -2.034271 -0.700957 1.880640 0.845623 0.562713 2.353695 0.934100 -1.564185 2.740826 0.665575 0.406658 -1.859132 -0.489552 -0.584029 -0.199758 0.085153 2.874062 -1.747759
wb_dma_wb_mast/always_4/stmt_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_sel/assign_375_gnt_p0 2.454108 -3.677103 0.273764 -0.572151 0.531459 1.313398 3.491157 -2.098023 1.196148 3.524614 -2.087320 -0.422290 1.569136 -2.569942 -0.745929 -3.142315 1.480837 1.745724 -3.015399 -3.019825
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.468361 0.634990 -0.235841 -1.235037 -2.233296 -0.772564 0.109104 -0.315146 1.549856 4.151410 -1.757909 -2.394235 2.390224 -1.594226 -0.709963 -2.782261 -0.832747 0.042988 1.174840 -1.571977
wb_dma/inst_u2 -0.518069 1.023693 2.007800 0.312168 -0.801810 -1.439384 0.621524 -4.244320 -0.938170 3.321764 -3.553903 0.444359 -1.527872 1.529547 0.250489 -0.995377 1.187296 -0.843235 -2.861913 1.157772
wb_dma/inst_u1 -0.067711 0.681436 1.208324 -0.132864 -0.592768 -1.209752 0.149074 -4.159898 -1.463474 2.413435 -2.845982 0.340774 -1.955624 2.068338 1.032520 0.643782 1.907959 1.207705 -2.537239 0.932635
wb_dma/inst_u0 -1.550884 3.017846 0.744010 1.110479 -0.178038 -0.228068 -0.078193 -1.768227 0.557553 2.083709 -0.666341 0.884937 0.465504 0.611087 0.967022 -1.464808 4.321518 1.506733 -2.535345 0.358541
wb_dma/inst_u4 2.576714 -1.053782 0.705793 -2.125397 -1.687949 -1.368399 0.886022 -1.432670 -0.643806 1.730658 -2.517332 -3.902814 2.854527 -2.581799 2.482274 -2.094693 -3.969409 -1.465690 -0.169986 3.068526
wb_dma_ch_rf/assign_2_ch_adr1 -1.525141 2.424223 -1.013875 1.264689 0.801179 4.671459 -0.729972 0.950776 0.099775 0.451909 -0.215832 -0.631502 1.660539 -2.668731 -1.931046 -2.372221 -0.387176 -3.038757 1.983952 -2.951110
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.891704 -1.923428 0.364163 -1.095093 2.694499 -0.742191 3.491915 -0.872479 0.798276 0.167331 -0.439069 3.100030 -0.715778 -2.225843 2.206850 -2.106654 2.079388 0.080627 2.675128 -1.986011
wb_dma_de/wire_de_csr 5.209008 -2.679469 -1.800634 -1.316423 1.605699 0.241411 0.951183 0.106662 0.029270 0.769210 -0.420402 2.458022 -1.507207 -1.099003 0.206727 1.021479 -0.058462 0.144149 0.677780 -0.448762
wb_dma_ch_sel/always_40/case_1/stmt_1 2.644297 -1.407946 -0.854254 -0.033311 3.044899 2.833456 2.143203 -1.820908 -0.528267 0.677221 -1.484544 1.601351 -0.748249 -2.280236 -0.443754 -1.749416 -0.262944 -0.613963 1.622638 -3.663212
wb_dma_ch_sel/always_40/case_1/stmt_2 3.020713 -0.856756 -0.741766 -1.584326 1.002553 0.114958 1.162703 -0.341473 0.020813 1.324162 -2.218551 3.131961 -1.216139 -1.896618 0.390689 -1.010637 -0.612823 -0.621835 2.595268 -2.050698
wb_dma_ch_sel/always_40/case_1/stmt_3 2.263345 -0.120892 -0.384773 -0.026889 0.951541 -0.454674 -0.698613 2.624824 1.557437 0.619327 -0.162471 3.438720 0.436625 -0.838484 0.690180 -0.625170 -0.271053 -2.311034 2.381304 0.057525
wb_dma_ch_sel/always_40/case_1/stmt_4 3.261146 -3.721356 -0.467086 -0.885451 2.096435 -0.718304 0.632388 0.733101 0.219736 0.229502 -0.895719 3.912640 -1.862111 0.492446 0.187381 0.262214 0.563374 -0.754245 1.690447 -1.200066
wb_dma_pri_enc_sub 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_rf/reg_ch_am1_r -0.897632 2.142436 0.150588 -0.067977 -0.891633 0.660003 0.799134 0.530804 1.440254 -3.068064 0.667871 2.835150 2.286368 0.759197 -2.082932 -1.105695 -0.235721 3.211409 1.199811 -2.477796
wb_dma_de/assign_72_dma_err 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_de/reg_ptr_adr_low 1.761785 -0.925138 -4.978583 -1.013143 2.035899 -0.058038 0.205520 -0.102439 1.308969 2.764582 1.284928 -0.704273 1.215599 -0.484019 -1.447593 1.525777 0.737859 -1.764439 3.772494 0.307924
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.891704 -1.923428 0.364163 -1.095093 2.694499 -0.742191 3.491915 -0.872479 0.798276 0.167331 -0.439069 3.100030 -0.715778 -2.225843 2.206850 -2.106654 2.079388 0.080627 2.675128 -1.986011
wb_dma_de/reg_state 0.417871 3.030111 1.715771 0.661371 -1.193069 -0.521555 -0.744125 -5.344996 -2.490981 3.009372 -4.209232 -0.018385 -2.567807 2.124719 -0.700309 -0.130918 -1.226411 -0.923437 -3.693944 1.593664
wb_dma_ch_rf/always_26/if_1 2.354297 2.298424 1.141823 -1.154861 -3.438925 -0.329599 0.498197 0.903969 -1.323569 -1.087483 -4.096132 4.151609 0.262460 -1.338990 -0.529787 -1.885785 1.642868 1.321698 -2.858363 -0.177868
wb_dma_de/always_23/block_1/case_1/block_5/if_1 1.036070 2.021704 0.959808 0.833568 5.501805 -2.141988 0.483208 -2.776757 -1.500237 -0.582045 -0.357203 1.156371 -3.706185 0.813499 0.949947 0.874533 -3.103271 3.006808 -2.410275 -0.329893
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 4.251553 1.725665 -2.432671 -1.600568 -1.773203 -0.125010 0.578673 1.889186 1.769920 1.418746 -1.351404 4.034339 0.938590 -2.715078 -0.129327 0.540547 1.460004 -1.673218 1.714973 1.653415
wb_dma_ch_sel/assign_113_valid -0.003476 1.093158 -0.447523 -2.364673 -0.967018 -1.622309 -0.317445 -1.542661 -0.121282 3.412925 -3.199621 2.039984 -1.775684 -0.236756 0.899088 -0.024028 1.015265 1.887878 1.393385 -1.581397
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -1.385935 -0.618496 0.143641 -1.523829 -1.135103 -2.812297 0.061334 1.227632 2.372854 2.055107 -0.630344 2.171028 0.588907 0.447775 0.275434 -1.158770 0.774610 -0.185394 3.030785 -0.508958
wb_dma_inc30r/always_1 0.227023 2.457889 -0.860408 2.451304 1.200155 3.730218 -0.363853 -0.704776 4.154338 0.370759 2.096246 -0.677558 3.831371 0.287039 -0.041996 0.304989 -0.776384 4.754017 2.407446 -3.590522
wb_dma_de/always_23/block_1/case_1/cond 0.417871 3.030111 1.715771 0.661371 -1.193069 -0.521555 -0.744125 -5.344996 -2.490981 3.009372 -4.209232 -0.018385 -2.567807 2.124719 -0.700309 -0.130918 -1.226411 -0.923437 -3.693944 1.593664
wb_dma_ch_sel/assign_128_req_p0/expr_1 -0.692684 1.200506 -0.375424 -1.911412 -1.531265 0.461365 -1.138761 -2.036868 -1.446468 4.104229 -2.635045 -4.517470 0.277620 -2.178115 0.628094 -1.424232 -3.342324 2.400380 -0.141782 -2.700884
wb_dma_de/always_8/stmt_1/expr_1/expr_1 0.774395 1.662534 -1.084356 -2.351424 -0.348657 0.425117 -0.678236 -1.836877 -1.679231 2.317135 -3.543925 1.524870 -2.590464 -1.169088 0.481705 0.446773 -0.590371 1.747541 1.859407 -2.775984
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 3.020713 -0.856756 -0.741766 -1.584326 1.002553 0.114958 1.162703 -0.341473 0.020813 1.324162 -2.218551 3.131961 -1.216139 -1.896618 0.390689 -1.010637 -0.612823 -0.621835 2.595268 -2.050698
wb_dma_de/always_9/stmt_1/expr_1/expr_1 1.135012 1.086156 -3.041802 -2.537569 -1.060215 0.880587 0.418938 -1.865877 -1.308255 -0.225761 0.153438 -1.776476 -1.233273 -0.969173 -2.011676 2.475451 -2.280958 3.894120 0.317096 -1.409427
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 0.014627 -1.413391 -0.182719 -0.609160 0.029765 1.355291 2.054280 -1.322154 0.337903 4.356056 -2.863270 -1.839807 1.545295 -3.666492 0.407396 -3.786214 1.406507 -1.558192 0.297125 -2.444920
wb_dma_ch_sel/assign_148_req_p0 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma/wire_ndr -0.574744 0.359897 -0.254750 -2.214759 -0.225237 -0.116468 1.141539 -2.776909 -0.550773 3.088365 -2.840108 -1.199691 -0.829584 -2.010833 -0.029684 -2.046829 -2.304011 2.072665 1.927648 -3.706121
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 3.020713 -0.856756 -0.741766 -1.584326 1.002553 0.114958 1.162703 -0.341473 0.020813 1.324162 -2.218551 3.131961 -1.216139 -1.896618 0.390689 -1.010637 -0.612823 -0.621835 2.595268 -2.050698
wb_dma_pri_enc_sub/always_3/if_1/if_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_sel/always_8/stmt_1/expr_1 3.261146 -3.721356 -0.467086 -0.885451 2.096435 -0.718304 0.632388 0.733101 0.219736 0.229502 -0.895719 3.912640 -1.862111 0.492446 0.187381 0.262214 0.563374 -0.754245 1.690447 -1.200066
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 1.931855 -1.801094 -0.107787 -0.132980 3.156538 1.712860 3.699771 -1.847370 0.338404 0.476882 -0.772353 1.735327 -0.030850 -2.844877 0.801563 -2.740155 1.558383 -0.469823 1.840033 -3.144278
wb_dma_rf/input_dma_done_all 2.685662 0.650665 -2.208226 -2.310312 -0.206840 0.906868 -0.505061 -1.178187 -1.729468 2.212754 -2.469893 -0.028817 -2.052353 -2.023749 0.169596 1.486568 -0.943778 1.922646 0.071597 -1.551058
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 0.566567 -1.034432 -2.034271 -0.700957 1.880640 0.845623 0.562713 2.353695 0.934100 -1.564185 2.740826 0.665575 0.406658 -1.859132 -0.489552 -0.584029 -0.199758 0.085153 2.874062 -1.747759
wb_dma_de/assign_66_dma_done 3.137992 1.946366 0.492035 -1.019651 -0.899938 -1.249827 0.727914 -1.969404 -0.985771 -0.035543 -2.860126 4.089186 -1.380906 0.398299 0.501321 0.198098 0.894137 1.881892 -1.347931 0.408455
wb_dma/wire_ch4_csr 2.416760 0.327288 -0.352886 -0.229687 0.744729 -0.412198 0.590096 -2.568275 -0.753537 3.331513 -2.494493 -0.411606 0.095643 -0.763888 1.605760 -0.278127 1.867190 1.835999 -2.955161 0.270920
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_sel/input_ch3_csr 3.921578 2.962851 -1.362893 -1.478685 -0.816669 -2.428129 -2.171800 -0.422822 -0.843823 4.103629 -2.620189 0.780703 -0.254823 -0.732656 2.831980 1.026839 1.374936 3.207838 -2.743074 1.785770
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.891704 -1.923428 0.364163 -1.095093 2.694499 -0.742191 3.491915 -0.872479 0.798276 0.167331 -0.439069 3.100030 -0.715778 -2.225843 2.206850 -2.106654 2.079388 0.080627 2.675128 -1.986011
wb_dma_de/wire_adr1_cnt_next 0.899005 1.255349 -0.915214 0.813689 0.776451 2.198953 0.655666 -1.727038 1.572874 -0.146743 1.535700 -1.548175 2.894615 -0.153511 -2.473281 -1.210923 -3.707850 3.712302 0.035387 -3.318506
wb_dma/wire_de_adr0 -2.307661 -1.877554 0.504152 -1.026785 1.763771 -4.015543 0.418580 0.521015 3.042377 2.406470 1.210081 1.841183 0.061440 1.688148 1.912349 -0.729030 2.434066 2.202324 2.453177 -1.015633
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_de/reg_adr0_cnt -1.948713 -0.115373 0.245644 -0.651742 1.483518 -3.029621 1.400226 -0.670320 3.186537 0.728831 1.065206 3.535611 1.289490 2.199885 0.653605 -0.866560 3.214937 3.842528 2.000133 -1.693445
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma/wire_am0 -1.136487 0.260842 -1.400126 -1.467590 1.669556 -2.755588 -2.335045 0.390092 1.423924 2.944686 2.011447 -0.847482 -0.021755 1.292991 0.773361 0.432861 -2.335319 2.152213 2.615394 -0.995639
wb_dma/wire_am1 0.175689 1.595723 -1.363349 -0.530980 -0.181040 0.021382 1.168216 -1.580755 1.538020 -1.051472 0.484709 2.066608 2.375529 1.346647 -2.177490 -0.121941 -0.455592 3.247471 1.765503 -1.871774
wb_dma_ch_sel/assign_137_req_p0/expr_1 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_ch_sel/assign_140_req_p0/expr_1 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_ch_rf/always_22/if_1/if_1 -1.136487 0.260842 -1.400126 -1.467590 1.669556 -2.755588 -2.335045 0.390092 1.423924 2.944686 2.011447 -0.847482 -0.021755 1.292991 0.773361 0.432861 -2.335319 2.152213 2.615394 -0.995639
wb_dma_de/assign_69_de_adr0 -2.307661 -1.877554 0.504152 -1.026785 1.763771 -4.015543 0.418580 0.521015 3.042377 2.406470 1.210081 1.841183 0.061440 1.688148 1.912349 -0.729030 2.434066 2.202324 2.453177 -1.015633
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.887801 0.406920 0.993334 -2.282751 -1.269726 -3.811244 0.087526 -1.107832 1.796694 3.911119 -1.836744 0.150642 -0.357592 0.313244 1.017249 -1.901435 -0.827965 2.394554 2.535526 -1.852298
wb_dma_de/wire_mast0_go 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_wb_slv/input_slv_din -3.298762 -0.470239 0.499173 0.733324 -0.097294 -0.567500 0.178716 0.348033 3.248963 0.676006 4.910976 -2.721621 0.896379 0.819262 -0.805152 -1.319168 -3.398443 -0.212710 5.133458 -1.618896
wb_dma_de/always_3/if_1/if_1 -0.709408 1.540031 -1.904101 0.558690 -0.427951 3.067415 0.729095 -1.418449 1.271512 0.221879 0.477366 -1.606985 4.110074 -0.436169 -3.522197 -1.427471 -1.818855 1.590739 0.918719 -3.048798
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.891704 -1.923428 0.364163 -1.095093 2.694499 -0.742191 3.491915 -0.872479 0.798276 0.167331 -0.439069 3.100030 -0.715778 -2.225843 2.206850 -2.106654 2.079388 0.080627 2.675128 -1.986011
wb_dma_ch_sel/always_47/case_1 0.175689 1.595723 -1.363349 -0.530980 -0.181040 0.021382 1.168216 -1.580755 1.538020 -1.051472 0.484709 2.066608 2.375529 1.346647 -2.177490 -0.121941 -0.455592 3.247471 1.765503 -1.871774
wb_dma_ch_sel/assign_152_req_p0 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 4.251553 1.725665 -2.432671 -1.600568 -1.773203 -0.125010 0.578673 1.889186 1.769920 1.418746 -1.351404 4.034339 0.938590 -2.715078 -0.129327 0.540547 1.460004 -1.673218 1.714973 1.653415
wb_dma_de/reg_de_adr0_we -1.385935 -0.618496 0.143641 -1.523829 -1.135103 -2.812297 0.061334 1.227632 2.372854 2.055107 -0.630344 2.171028 0.588907 0.447775 0.275434 -1.158770 0.774610 -0.185394 3.030785 -0.508958
wb_dma_ch_sel/assign_114_valid -0.003476 1.093158 -0.447523 -2.364673 -0.967018 -1.622309 -0.317445 -1.542661 -0.121282 3.412925 -3.199621 2.039984 -1.775684 -0.236756 0.899088 -0.024028 1.015265 1.887878 1.393385 -1.581397
wb_dma_ch_rf/assign_4_ch_am1 -0.897632 2.142436 0.150588 -0.067977 -0.891633 0.660003 0.799134 0.530804 1.440254 -3.068064 0.667871 2.835150 2.286368 0.759197 -2.082932 -1.105695 -0.235721 3.211409 1.199811 -2.477796
wb_dma_de/wire_dma_done_all 2.685662 0.650665 -2.208226 -2.310312 -0.206840 0.906868 -0.505061 -1.178187 -1.729468 2.212754 -2.469893 -0.028817 -2.052353 -2.023749 0.169596 1.486568 -0.943778 1.922646 0.071597 -1.551058
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.468361 0.634990 -0.235841 -1.235037 -2.233296 -0.772564 0.109104 -0.315146 1.549856 4.151410 -1.757909 -2.394235 2.390224 -1.594226 -0.709963 -2.782261 -0.832747 0.042988 1.174840 -1.571977
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 0.027302 4.837072 -0.167645 -0.410089 -2.665700 0.198881 -0.578833 -2.775720 -1.181181 0.527624 -4.253700 2.484987 0.292032 1.063612 -0.837551 0.796098 -0.000622 0.203518 0.101269 0.824334
wb_dma_wb_slv/input_wb_data_i 0.102373 1.453200 -0.445205 0.709892 -1.351389 -1.196423 -4.151439 3.763316 3.712556 6.488794 -0.526836 1.319308 2.255017 -0.187850 1.038768 -1.581711 1.040636 -5.176966 1.572248 2.434469
wb_dma_de/input_nd -0.574744 0.359897 -0.254750 -2.214759 -0.225237 -0.116468 1.141539 -2.776909 -0.550773 3.088365 -2.840108 -1.199691 -0.829584 -2.010833 -0.029684 -2.046829 -2.304011 2.072665 1.927648 -3.706121
wb_dma_ch_sel/assign_126_ch_sel -1.241243 -0.046344 4.188628 -0.285578 -1.964823 -1.346767 2.202878 -4.344370 -0.641870 2.024859 -2.381854 1.285625 -3.401888 0.582840 1.897462 -1.974090 2.892606 1.099610 -2.503017 -0.407861
wb_dma/wire_mast1_err 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_de/wire_ptr_valid 2.870465 -4.156179 -0.682655 0.344135 3.725491 2.058323 0.646813 -0.817156 -0.793487 0.293998 -1.238467 2.521195 -1.978953 0.542755 -1.277019 -0.325204 -0.293260 -0.778995 0.931771 -3.471634
wb_dma/wire_ch_sel 2.609622 -3.223609 1.316251 -2.910385 -4.345611 -1.018874 0.007137 -0.476666 1.234702 1.751918 3.030252 3.147308 -7.241621 1.387036 -0.204960 1.877167 1.154218 0.110587 0.603626 0.779719
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 1.931855 -1.801094 -0.107787 -0.132980 3.156538 1.712860 3.699771 -1.847370 0.338404 0.476882 -0.772353 1.735327 -0.030850 -2.844877 0.801563 -2.740155 1.558383 -0.469823 1.840033 -3.144278
wb_dma_de/always_12/stmt_1/expr_1 0.108700 2.475541 1.211233 -1.161794 -0.811663 -0.139142 -0.645657 -2.165389 -2.123834 0.354144 -3.393752 1.627998 -2.593252 -0.135219 0.609169 -0.586886 -2.684761 0.413967 1.600780 -1.726342
wb_dma/wire_dma_req 4.879538 -0.752200 -1.689370 -1.141474 -0.874423 -0.129491 0.543406 1.390561 1.825659 1.352236 -1.079924 5.093349 -0.175139 -0.801640 -0.432964 0.720668 2.121574 -1.101069 0.922404 1.007042
wb_dma_ch_sel/assign_136_req_p0 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_ch_rf/assign_5_sw_pointer 2.354297 2.298424 1.141823 -1.154861 -3.438925 -0.329599 0.498197 0.903969 -1.323569 -1.087483 -4.096132 4.151609 0.262460 -1.338990 -0.529787 -1.885785 1.642868 1.321698 -2.858363 -0.177868
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 4.720139 -0.214909 -2.458786 -1.597482 0.753196 1.391951 0.590914 0.386426 -0.619440 0.844304 -1.294909 1.426507 -0.863088 -3.091686 0.035383 0.753490 -1.167534 -0.410565 1.157240 -0.748719
wb_dma_ch_rf/always_25/if_1/if_1/cond -0.897632 2.142436 0.150588 -0.067977 -0.891633 0.660003 0.799134 0.530804 1.440254 -3.068064 0.667871 2.835150 2.286368 0.759197 -2.082932 -1.105695 -0.235721 3.211409 1.199811 -2.477796
wb_dma_ch_sel/assign_97_valid/expr_1 -2.042712 4.733664 -2.437367 -1.068400 -0.564252 -2.159180 -2.682974 -1.428903 0.472782 6.156857 -3.281370 0.601828 1.285227 0.925055 0.558364 -0.487400 3.769927 2.244585 0.580556 -0.695799
wb_dma_de/always_9/stmt_1 0.433532 2.479528 -2.569404 -2.639269 -2.389526 0.834342 -1.269246 -0.943138 -1.227839 1.021037 -0.473175 -2.569439 -1.502549 -1.505820 -1.301128 2.575983 -3.209169 3.606080 0.125458 -0.978008
wb_dma_de/input_pause_req -1.154815 -1.415736 3.757675 -0.084145 -1.324895 -2.223851 -0.424469 -1.819390 -1.445162 -0.497735 -2.734583 3.013964 -3.674860 3.645465 0.443685 -0.290073 -1.011827 -2.233275 0.786348 0.576669
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 4.251553 1.725665 -2.432671 -1.600568 -1.773203 -0.125010 0.578673 1.889186 1.769920 1.418746 -1.351404 4.034339 0.938590 -2.715078 -0.129327 0.540547 1.460004 -1.673218 1.714973 1.653415
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 5.209008 -2.679469 -1.800634 -1.316423 1.605699 0.241411 0.951183 0.106662 0.029270 0.769210 -0.420402 2.458022 -1.507207 -1.099003 0.206727 1.021479 -0.058462 0.144149 0.677780 -0.448762
wb_dma_de/wire_dma_busy -2.188189 -1.028635 1.235822 -1.730724 -1.568934 1.069484 0.581422 -1.865319 -1.539899 -1.729922 1.696876 2.115679 -7.201312 1.314712 -0.399617 1.916698 2.032592 0.104735 2.469040 -1.923452
wb_dma_ch_sel/always_37/if_1/if_1/cond 4.720139 -0.214909 -2.458786 -1.597482 0.753196 1.391951 0.590914 0.386426 -0.619440 0.844304 -1.294909 1.426507 -0.863088 -3.091686 0.035383 0.753490 -1.167534 -0.410565 1.157240 -0.748719
wb_dma_ch_pri_enc/always_2/if_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_de/always_6/if_1/stmt_1 0.412700 3.450370 -3.239751 -1.103683 -1.179694 4.839719 -0.585042 -2.284805 -2.094787 -0.127840 -0.446877 -1.279959 -3.327782 -2.054107 -1.974004 3.551361 -0.133793 1.979368 0.480740 -1.804240
wb_dma_ch_rf/input_de_txsz_we 2.098559 1.148644 -2.199533 -2.262693 -1.769788 1.487167 -2.066143 0.976009 -1.412887 1.533444 -1.228732 -0.798629 -2.153162 -2.306461 -0.300542 2.228804 -2.557332 0.731471 0.586656 -0.802921
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_wb_if/input_wb_addr_i -1.310441 3.242146 4.961461 2.894919 -3.069452 -3.575000 -2.078746 3.935499 4.098066 1.434280 -0.309484 1.994082 1.189463 0.392450 2.130612 -1.998689 -3.294036 -3.357750 0.014857 3.260195
wb_dma_ch_sel/always_7/stmt_1 4.720139 -0.214909 -2.458786 -1.597482 0.753196 1.391951 0.590914 0.386426 -0.619440 0.844304 -1.294909 1.426507 -0.863088 -3.091686 0.035383 0.753490 -1.167534 -0.410565 1.157240 -0.748719
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 1.213033 -1.465091 0.118017 1.662934 1.327470 -0.421572 4.391796 -5.460930 1.885748 1.780060 -1.408410 1.288218 2.079814 2.113588 -0.856714 -0.570480 2.153991 -2.523238 0.758044 1.821286
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 5.223603 -1.635570 0.755521 -0.374271 1.845089 -1.598785 -0.669237 -0.098013 -0.904837 2.488989 -1.591588 -0.394363 -1.705796 -1.364207 1.755837 -0.748730 -4.798205 -0.292246 -1.814722 0.543115
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.468361 0.634990 -0.235841 -1.235037 -2.233296 -0.772564 0.109104 -0.315146 1.549856 4.151410 -1.757909 -2.394235 2.390224 -1.594226 -0.709963 -2.782261 -0.832747 0.042988 1.174840 -1.571977
wb_dma_ch_rf/always_4/if_1/block_1 -0.762821 -1.256760 -2.339465 -0.042365 3.036012 0.433996 -0.757738 2.731429 1.766117 -1.631939 3.467610 1.075920 0.057937 0.198763 0.411263 1.145668 -0.269072 -0.062337 4.778934 -1.192791
wb_dma_de/reg_dma_abort_r 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_ch_sel/input_ch2_txsz 4.720139 -0.214909 -2.458786 -1.597482 0.753196 1.391951 0.590914 0.386426 -0.619440 0.844304 -1.294909 1.426507 -0.863088 -3.091686 0.035383 0.753490 -1.167534 -0.410565 1.157240 -0.748719
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_sel/input_ch5_csr 2.416760 0.327288 -0.352886 -0.229687 0.744729 -0.412198 0.590096 -2.568275 -0.753537 3.331513 -2.494493 -0.411606 0.095643 -0.763888 1.605760 -0.278127 1.867190 1.835999 -2.955161 0.270920
wb_dma_ch_sel/assign_150_req_p0 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -1.385935 -0.618496 0.143641 -1.523829 -1.135103 -2.812297 0.061334 1.227632 2.372854 2.055107 -0.630344 2.171028 0.588907 0.447775 0.275434 -1.158770 0.774610 -0.185394 3.030785 -0.508958
wb_dma_ch_sel/assign_155_req_p0 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_ch_sel/always_43/case_1/stmt_4 3.020713 -0.856756 -0.741766 -1.584326 1.002553 0.114958 1.162703 -0.341473 0.020813 1.324162 -2.218551 3.131961 -1.216139 -1.896618 0.390689 -1.010637 -0.612823 -0.621835 2.595268 -2.050698
wb_dma_ch_sel/always_43/case_1/stmt_3 4.720139 -0.214909 -2.458786 -1.597482 0.753196 1.391951 0.590914 0.386426 -0.619440 0.844304 -1.294909 1.426507 -0.863088 -3.091686 0.035383 0.753490 -1.167534 -0.410565 1.157240 -0.748719
wb_dma_ch_sel/always_43/case_1/stmt_2 4.493051 1.690722 -0.185992 0.254287 0.191735 0.031802 -0.844124 1.948285 0.595061 -1.208084 0.764174 2.394277 0.256883 -1.187311 0.024852 -0.105270 -4.494754 -1.678578 1.181206 1.125257
wb_dma_ch_sel/always_43/case_1/stmt_1 2.968561 2.771463 -3.256506 -1.859239 -0.968523 2.072735 -1.250114 -0.412658 -1.652153 1.145998 -2.089739 1.043503 -1.788582 -2.024527 -0.528301 2.726365 0.168309 1.412862 0.195150 -0.537152
wb_dma_de/always_19/stmt_1/expr_1 0.588191 -1.554372 0.689245 -1.717368 -3.296772 -3.496851 3.320344 -1.946171 3.892358 0.296613 0.526205 1.068040 3.048316 1.785179 -3.773309 -2.048282 -3.044666 2.850784 0.109533 -0.075744
wb_dma_ch_rf/wire_ch_err_we 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -3.787688 -1.631371 2.188247 -0.673650 -0.623167 -0.950420 0.293078 -0.672059 0.531021 -1.605598 2.578185 0.651696 -2.782216 2.440120 -0.865192 -0.973571 -1.231858 -0.162136 3.368178 -2.081482
wb_dma_rf/wire_ch1_adr1 -0.103940 -0.913756 -0.659306 0.353168 1.827043 2.355452 1.067946 -0.956383 -0.026609 -0.583455 0.770976 -1.062233 0.286081 -0.952987 -1.281616 -0.966907 -1.850532 0.301582 1.589588 -2.979275
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 -0.936897 -0.380321 -1.083167 0.951505 5.921608 -2.162301 -4.678467 -0.402181 -4.219607 4.735335 -3.401060 0.043224 -2.331262 2.803145 1.061179 -1.506371 0.971516 -1.537713 -0.763147 -2.310431
assert_wb_dma_wb_if/input_pt_sel_i 0.991995 -1.306768 -0.373371 -0.834818 1.640023 1.203820 -0.000169 -0.235254 0.026138 -2.118981 2.051489 -1.381631 0.844774 -0.111262 0.756340 0.281260 -3.596997 0.721294 3.258125 -0.800038
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond -0.533705 -1.870181 1.804544 -2.124567 -2.070767 -3.574347 1.397385 -1.330030 2.524146 3.822160 -0.569174 -2.441008 0.207539 -0.866705 1.065067 -2.231357 -3.041822 2.868076 0.497623 -0.965949
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 3.020713 -0.856756 -0.741766 -1.584326 1.002553 0.114958 1.162703 -0.341473 0.020813 1.324162 -2.218551 3.131961 -1.216139 -1.896618 0.390689 -1.010637 -0.612823 -0.621835 2.595268 -2.050698
wb_dma_rf/input_paused -0.416444 0.883815 -1.786435 -0.685494 -0.798419 -0.670806 -1.362223 0.141722 0.721134 0.046261 -0.542303 1.173664 0.759023 2.012720 -1.526350 2.053331 -2.280758 -1.528466 3.958376 0.830177
wb_dma/wire_mast0_adr 0.135590 -0.195271 -5.533249 -1.465571 0.349474 1.166706 -0.220088 0.447561 0.625639 2.971492 0.127594 -1.811917 2.559595 -1.363554 -2.324398 0.893982 1.329463 -1.854805 3.597417 -0.568180
wb_dma_ch_pri_enc/inst_u8 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_sel/assign_148_req_p0/expr_1 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -2.067454 2.952358 -0.364127 -1.740539 -2.379172 -0.890157 -3.318812 1.371369 -0.134490 1.588422 -0.731438 -0.668517 -1.265118 -0.112959 0.424398 1.092693 -2.651666 1.554337 1.997659 -0.893745
wb_dma_ch_arb/always_2/block_1 2.035863 -2.493246 2.030192 0.688071 1.178887 0.796030 3.818020 -2.976297 0.297326 2.304680 -2.442122 -0.291121 1.406728 -2.210947 0.310084 -4.465659 0.614130 -0.444385 -2.643800 -1.862692
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 2.685662 0.650665 -2.208226 -2.310312 -0.206840 0.906868 -0.505061 -1.178187 -1.729468 2.212754 -2.469893 -0.028817 -2.052353 -2.023749 0.169596 1.486568 -0.943778 1.922646 0.071597 -1.551058
wb_dma_ch_sel/always_40/case_1/cond 2.870465 -4.156179 -0.682655 0.344135 3.725491 2.058323 0.646813 -0.817156 -0.793487 0.293998 -1.238467 2.521195 -1.978953 0.542755 -1.277019 -0.325204 -0.293260 -0.778995 0.931771 -3.471634
wb_dma_ch_rf/assign_22_ch_err_we 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.468361 0.634990 -0.235841 -1.235037 -2.233296 -0.772564 0.109104 -0.315146 1.549856 4.151410 -1.757909 -2.394235 2.390224 -1.594226 -0.709963 -2.782261 -0.832747 0.042988 1.174840 -1.571977
wb_dma_ch_rf/wire_pointer 1.249615 -3.029699 0.227878 2.597428 4.236320 4.351827 -2.644864 1.385793 0.683396 1.792204 -2.232660 2.531709 -1.546792 1.225065 1.368611 1.561201 0.640417 -1.958832 1.426028 -2.900496
wb_dma_ch_pri_enc/always_2/if_1/if_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc/wire_pri19_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_sel/assign_5_pri1 0.709909 0.302647 1.037630 -0.841078 0.408488 0.718734 1.068245 -1.994215 -2.091922 -2.256613 -1.145004 0.446592 -2.263470 -0.623005 -0.183297 -0.708811 -4.220372 0.227148 2.252598 -2.122226
wb_dma_rf/inst_u26 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_rf/inst_u27 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_de/always_23/block_1/case_1/block_10 4.251553 1.725665 -2.432671 -1.600568 -1.773203 -0.125010 0.578673 1.889186 1.769920 1.418746 -1.351404 4.034339 0.938590 -2.715078 -0.129327 0.540547 1.460004 -1.673218 1.714973 1.653415
wb_dma_de/always_23/block_1/case_1/block_11 4.712921 -0.875882 -1.938662 -2.441409 -1.065298 -1.532141 1.315170 1.715991 1.776652 3.038264 -1.180125 1.732550 0.813903 -3.672521 0.825335 -0.366682 -0.183319 -1.207769 0.986935 1.296937
wb_dma_rf/inst_u22 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_rf/inst_u23 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_rf/inst_u20 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_de/assign_86_de_ack 4.879538 -0.752200 -1.689370 -1.141474 -0.874423 -0.129491 0.543406 1.390561 1.825659 1.352236 -1.079924 5.093349 -0.175139 -0.801640 -0.432964 0.720668 2.121574 -1.101069 0.922404 1.007042
wb_dma_rf/inst_u28 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_rf/inst_u29 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_ch_sel/always_1/stmt_1 4.879538 -0.752200 -1.689370 -1.141474 -0.874423 -0.129491 0.543406 1.390561 1.825659 1.352236 -1.079924 5.093349 -0.175139 -0.801640 -0.432964 0.720668 2.121574 -1.101069 0.922404 1.007042
wb_dma_de/always_6/if_1/if_1/cond/expr_1 1.896966 1.934777 -2.906004 -1.945077 -1.033519 1.819106 -1.665924 0.285184 -1.303920 -0.482446 0.561589 -0.624024 -1.831327 -1.155385 -1.517654 3.107174 -3.119546 2.194054 0.848179 -1.007395
wb_dma_ch_sel/assign_142_req_p0/expr_1 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_rf/inst_check_wb_dma_rf -1.023950 2.715418 0.484127 -0.073092 -1.181339 1.226592 -0.507233 3.237987 1.362387 -2.066571 0.577554 2.462541 1.643918 -1.743147 -1.085272 -2.334707 -0.423968 -0.321455 2.066433 -1.937888
wb_dma_rf/reg_wb_rf_dout -4.316325 1.855576 1.281891 2.698809 1.653942 0.325465 -1.207908 2.410651 2.044715 -2.150769 -1.133561 -0.178841 0.547253 1.384402 -0.121389 1.689376 -2.405323 2.217895 2.191663 -1.796480
wb_dma/input_dma_req_i 4.879538 -0.752200 -1.689370 -1.141474 -0.874423 -0.129491 0.543406 1.390561 1.825659 1.352236 -1.079924 5.093349 -0.175139 -0.801640 -0.432964 0.720668 2.121574 -1.101069 0.922404 1.007042
wb_dma_de/input_am1 0.175689 1.595723 -1.363349 -0.530980 -0.181040 0.021382 1.168216 -1.580755 1.538020 -1.051472 0.484709 2.066608 2.375529 1.346647 -2.177490 -0.121941 -0.455592 3.247471 1.765503 -1.871774
wb_dma_de/input_am0 -1.136487 0.260842 -1.400126 -1.467590 1.669556 -2.755588 -2.335045 0.390092 1.423924 2.944686 2.011447 -0.847482 -0.021755 1.292991 0.773361 0.432861 -2.335319 2.152213 2.615394 -0.995639
wb_dma_ch_sel/reg_next_start 0.875684 4.911497 -0.233655 -0.191971 -1.101573 -0.502763 -0.159996 -3.209020 -0.614545 -0.704895 -2.746836 3.488405 -0.422991 1.849615 -0.098414 1.870118 -0.350489 1.226934 0.960496 1.270659
wb_dma_ch_sel/input_ch4_csr 2.416760 0.327288 -0.352886 -0.229687 0.744729 -0.412198 0.590096 -2.568275 -0.753537 3.331513 -2.494493 -0.411606 0.095643 -0.763888 1.605760 -0.278127 1.867190 1.835999 -2.955161 0.270920
wb_dma/wire_mast0_dout 4.750210 -4.288808 -0.594887 -1.692919 0.588172 -2.514929 -0.457766 3.575027 1.649388 3.526587 -0.994439 1.977931 -0.500625 -1.675959 0.368712 -0.085737 -1.245888 -1.461542 -1.412775 0.854219
wb_dma_ch_sel/assign_107_valid -0.003476 1.093158 -0.447523 -2.364673 -0.967018 -1.622309 -0.317445 -1.542661 -0.121282 3.412925 -3.199621 2.039984 -1.775684 -0.236756 0.899088 -0.024028 1.015265 1.887878 1.393385 -1.581397
wb_dma/wire_next_ch 3.137992 1.946366 0.492035 -1.019651 -0.899938 -1.249827 0.727914 -1.969404 -0.985771 -0.035543 -2.860126 4.089186 -1.380906 0.398299 0.501321 0.198098 0.894137 1.881892 -1.347931 0.408455
wb_dma_rf/wire_ch2_txsz 4.720139 -0.214909 -2.458786 -1.597482 0.753196 1.391951 0.590914 0.386426 -0.619440 0.844304 -1.294909 1.426507 -0.863088 -3.091686 0.035383 0.753490 -1.167534 -0.410565 1.157240 -0.748719
wb_dma_ch_rf/wire_ch_am0 -1.136487 0.260842 -1.400126 -1.467590 1.669556 -2.755588 -2.335045 0.390092 1.423924 2.944686 2.011447 -0.847482 -0.021755 1.292991 0.773361 0.432861 -2.335319 2.152213 2.615394 -0.995639
wb_dma_ch_rf/wire_ch_am1 -0.897632 2.142436 0.150588 -0.067977 -0.891633 0.660003 0.799134 0.530804 1.440254 -3.068064 0.667871 2.835150 2.286368 0.759197 -2.082932 -1.105695 -0.235721 3.211409 1.199811 -2.477796
wb_dma/wire_ch6_csr 2.416760 0.327288 -0.352886 -0.229687 0.744729 -0.412198 0.590096 -2.568275 -0.753537 3.331513 -2.494493 -0.411606 0.095643 -0.763888 1.605760 -0.278127 1.867190 1.835999 -2.955161 0.270920
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_de/input_csr 3.677877 -0.413733 1.937845 0.829089 2.848071 -4.054323 -2.183378 0.088821 2.131285 5.232354 -0.554384 0.180924 -0.672934 0.913033 2.581216 -1.219612 -4.917954 0.831801 -2.177532 1.252404
wb_dma_de/reg_read 2.660372 1.658901 0.272009 -1.178867 -0.450576 0.590542 -0.212360 -1.860859 -2.485142 0.284579 -3.124924 1.102354 -2.559256 -1.286381 0.500414 0.158933 -2.907645 0.151873 0.143218 -0.825031
wb_dma/input_wb1_cyc_i 0.991995 -1.306768 -0.373371 -0.834818 1.640023 1.203820 -0.000169 -0.235254 0.026138 -2.118981 2.051489 -1.381631 0.844774 -0.111262 0.756340 0.281260 -3.596997 0.721294 3.258125 -0.800038
wb_dma_ch_rf/wire_ch_adr0_we -2.307661 -1.877554 0.504152 -1.026785 1.763771 -4.015543 0.418580 0.521015 3.042377 2.406470 1.210081 1.841183 0.061440 1.688148 1.912349 -0.729030 2.434066 2.202324 2.453177 -1.015633
wb_dma_ch_sel/assign_140_req_p0 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_rf/wire_ch3_txsz 3.020713 -0.856756 -0.741766 -1.584326 1.002553 0.114958 1.162703 -0.341473 0.020813 1.324162 -2.218551 3.131961 -1.216139 -1.896618 0.390689 -1.010637 -0.612823 -0.621835 2.595268 -2.050698
wb_dma_rf/input_wb_rf_din -0.116817 3.163221 -1.164012 0.770009 -1.254988 0.631857 -5.309916 3.078262 2.739511 6.198028 0.047843 1.481998 1.751057 0.002353 0.778057 -0.260067 1.367740 -4.591584 1.477172 1.399560
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -2.307661 -1.877554 0.504152 -1.026785 1.763771 -4.015543 0.418580 0.521015 3.042377 2.406470 1.210081 1.841183 0.061440 1.688148 1.912349 -0.729030 2.434066 2.202324 2.453177 -1.015633
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -2.290853 1.037523 -1.805971 -0.925730 -1.569394 1.202814 -0.487867 1.089495 0.778356 1.163993 -0.534537 -1.044732 2.371208 -1.244247 -1.813571 -1.116975 -0.365104 -0.824272 2.835015 -1.855504
wb_dma_pri_enc_sub/reg_pri_out_d1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_rf/always_19/if_1/block_1 -1.234676 1.984483 -1.257074 -1.635955 -1.020310 0.178588 -1.991757 0.474701 -0.970481 -0.850465 0.176532 0.314184 -1.600776 0.520277 -0.215069 2.139626 -1.263967 2.264254 2.232619 -1.351518
wb_dma_ch_rf/always_2 2.870465 -4.156179 -0.682655 0.344135 3.725491 2.058323 0.646813 -0.817156 -0.793487 0.293998 -1.238467 2.521195 -1.978953 0.542755 -1.277019 -0.325204 -0.293260 -0.778995 0.931771 -3.471634
wb_dma_ch_rf/always_1 -1.651876 1.318545 -1.414314 -2.969552 -2.685076 -2.407631 -1.588283 1.636594 0.817472 0.790710 -0.775204 3.278400 -0.887933 1.171332 0.227053 1.848013 2.399381 2.067530 3.155562 -0.453225
wb_dma_de/input_mast0_drdy 1.911338 1.317179 -2.773308 -2.475494 1.844956 -4.049192 0.780534 -2.189072 -3.148031 0.483222 0.362186 -0.230531 -2.239999 -0.427925 2.845062 1.061612 1.333732 -2.675709 3.514566 3.376917
wb_dma_ch_rf/always_6 2.126862 -1.988340 0.331190 1.745837 1.896615 -1.000803 2.785146 -4.726954 1.837977 3.044594 -1.118214 0.530514 1.642772 2.528018 -0.961535 -0.607021 -0.288321 -2.673822 -0.408595 1.956474
wb_dma_ch_rf/always_5 0.566567 -1.034432 -2.034271 -0.700957 1.880640 0.845623 0.562713 2.353695 0.934100 -1.564185 2.740826 0.665575 0.406658 -1.859132 -0.489552 -0.584029 -0.199758 0.085153 2.874062 -1.747759
wb_dma_ch_rf/always_4 -0.762821 -1.256760 -2.339465 -0.042365 3.036012 0.433996 -0.757738 2.731429 1.766117 -1.631939 3.467610 1.075920 0.057937 0.198763 0.411263 1.145668 -0.269072 -0.062337 4.778934 -1.192791
wb_dma_ch_rf/always_9 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_ch_rf/always_8 -4.195461 0.064327 1.315822 -1.791961 -2.010028 0.116761 -0.574200 -1.466894 -1.338124 -1.743155 2.321723 -0.166820 -4.778981 1.907116 -0.707610 0.819390 -0.182008 1.872122 2.475704 -2.568335
assert_wb_dma_rf/input_wb_rf_dout -1.023950 2.715418 0.484127 -0.073092 -1.181339 1.226592 -0.507233 3.237987 1.362387 -2.066571 0.577554 2.462541 1.643918 -1.743147 -1.085272 -2.334707 -0.423968 -0.321455 2.066433 -1.937888
wb_dma/wire_wb1_addr_o -0.326546 -1.577520 -0.119350 -0.819730 0.168774 -0.775854 0.665893 -0.236125 2.200325 2.149921 1.583551 -3.285267 1.934029 -1.086662 -0.137396 -1.719706 -3.522350 2.047081 1.248099 -1.932428
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.887801 0.406920 0.993334 -2.282751 -1.269726 -3.811244 0.087526 -1.107832 1.796694 3.911119 -1.836744 0.150642 -0.357592 0.313244 1.017249 -1.901435 -0.827965 2.394554 2.535526 -1.852298
wb_dma_wb_slv/always_5/stmt_1/expr_1 -2.726800 1.754554 -0.292931 -1.509475 -3.076547 -1.628405 -1.634056 1.909248 1.857636 3.488348 -1.892194 0.264309 1.616118 -0.763885 -0.380097 -1.664695 -0.421138 -1.174670 2.755336 -0.599459
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 1.376563 0.207041 2.596328 1.265068 0.407301 -1.330832 2.401796 -0.010989 1.813623 1.958784 1.096819 1.882114 0.566140 -2.079193 0.130852 -6.206927 3.036097 -0.981897 -3.586883 -0.060254
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -2.458114 2.602930 2.017591 -0.400256 -3.088049 -2.192179 -0.728461 1.134553 0.920311 1.286455 -2.200797 0.281143 2.648202 -0.603346 -0.060078 -4.060160 -3.066269 -2.749092 2.538921 0.097286
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.891704 -1.923428 0.364163 -1.095093 2.694499 -0.742191 3.491915 -0.872479 0.798276 0.167331 -0.439069 3.100030 -0.715778 -2.225843 2.206850 -2.106654 2.079388 0.080627 2.675128 -1.986011
wb_dma_wb_slv/reg_slv_dout 0.102373 1.453200 -0.445205 0.709892 -1.351389 -1.196423 -4.151439 3.763316 3.712556 6.488794 -0.526836 1.319308 2.255017 -0.187850 1.038768 -1.581711 1.040636 -5.176966 1.572248 2.434469
wb_dma_ch_pri_enc/always_2 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc/always_4 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma/inst_u3 0.361495 -0.565367 2.452068 2.057401 0.423607 -0.100388 2.176272 -0.536461 1.424217 0.826420 -0.465683 0.588764 1.282676 -0.868526 -0.473343 -3.535923 0.547765 -3.733175 -2.233084 1.370813
wb_dma_wb_slv/always_1/stmt_1 -0.540767 3.636459 4.934430 2.362199 -1.958730 -2.117460 -3.643960 3.125849 4.288473 2.705143 0.712701 2.979055 1.535626 1.453076 2.632561 -3.078752 -2.759484 -2.725469 0.179568 2.534556
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.468361 0.634990 -0.235841 -1.235037 -2.233296 -0.772564 0.109104 -0.315146 1.549856 4.151410 -1.757909 -2.394235 2.390224 -1.594226 -0.709963 -2.782261 -0.832747 0.042988 1.174840 -1.571977
wb_dma_rf/wire_ch0_am0 -1.136487 0.260842 -1.400126 -1.467590 1.669556 -2.755588 -2.335045 0.390092 1.423924 2.944686 2.011447 -0.847482 -0.021755 1.292991 0.773361 0.432861 -2.335319 2.152213 2.615394 -0.995639
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.468361 0.634990 -0.235841 -1.235037 -2.233296 -0.772564 0.109104 -0.315146 1.549856 4.151410 -1.757909 -2.394235 2.390224 -1.594226 -0.709963 -2.782261 -0.832747 0.042988 1.174840 -1.571977
wb_dma_wb_mast/wire_mast_drdy 2.691404 1.189926 -3.079716 -0.950385 3.338837 -3.331628 1.372664 -3.002540 -1.870308 3.092711 -1.644438 -2.002759 -0.505339 -1.754511 2.650854 -0.289837 -0.134050 -4.071874 3.232395 3.520427
wb_dma_wb_if/wire_mast_pt_out -0.424892 -0.970909 -0.491065 -0.681493 -1.401588 0.020525 0.006761 2.265531 0.110404 -1.688012 0.391243 -0.315610 -0.694358 -1.089399 -1.473039 0.528930 -3.413839 -2.115778 3.197200 -0.625726
wb_dma_ch_sel/assign_95_valid/expr_1 -0.498852 6.649435 -1.391063 -1.024084 -0.909575 -2.235936 -1.603474 -2.598413 -1.091250 4.578044 -3.365132 0.623753 -0.286953 -0.560208 2.260100 -0.735551 3.552370 1.965060 -0.305770 0.867753
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 0.014627 -1.413391 -0.182719 -0.609160 0.029765 1.355291 2.054280 -1.322154 0.337903 4.356056 -2.863270 -1.839807 1.545295 -3.666492 0.407396 -3.786214 1.406507 -1.558192 0.297125 -2.444920
wb_dma/constraint_slv0_din -2.219471 1.926048 -0.271076 -1.057536 -1.770607 -1.578510 -2.303127 1.863580 0.814633 -0.890974 -0.049865 3.885117 -0.678982 2.375817 -1.936075 0.068423 -0.771971 -1.802870 3.989309 0.006790
wb_dma_de/always_4/if_1/if_1 0.108700 2.475541 1.211233 -1.161794 -0.811663 -0.139142 -0.645657 -2.165389 -2.123834 0.354144 -3.393752 1.627998 -2.593252 -0.135219 0.609169 -0.586886 -2.684761 0.413967 1.600780 -1.726342
wb_dma_rf/always_2 -0.476205 -1.077784 2.472497 -0.022533 0.181117 -2.748448 -2.823367 1.141666 -1.361400 0.752101 -4.939608 3.995174 -1.721167 3.126170 1.041176 -0.343280 -0.939296 -2.204979 0.332742 0.388346
wb_dma_rf/inst_u24 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_rf/always_1 -4.316325 1.855576 1.281891 2.698809 1.653942 0.325465 -1.207908 2.410651 2.044715 -2.150769 -1.133561 -0.178841 0.547253 1.384402 -0.121389 1.689376 -2.405323 2.217895 2.191663 -1.796480
wb_dma_ch_sel/always_38 0.027302 4.837072 -0.167645 -0.410089 -2.665700 0.198881 -0.578833 -2.775720 -1.181181 0.527624 -4.253700 2.484987 0.292032 1.063612 -0.837551 0.796098 -0.000622 0.203518 0.101269 0.824334
wb_dma_ch_sel/always_39 -0.574744 0.359897 -0.254750 -2.214759 -0.225237 -0.116468 1.141539 -2.776909 -0.550773 3.088365 -2.840108 -1.199691 -0.829584 -2.010833 -0.029684 -2.046829 -2.304011 2.072665 1.927648 -3.706121
wb_dma_ch_sel/always_37 0.608445 -0.399125 4.535150 0.442410 -0.332348 -1.543147 2.954523 -4.970511 0.466906 1.128792 -0.577258 2.618157 -4.245037 1.158452 2.583437 -1.378713 2.576885 1.415658 -1.987055 0.191990
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.887801 0.406920 0.993334 -2.282751 -1.269726 -3.811244 0.087526 -1.107832 1.796694 3.911119 -1.836744 0.150642 -0.357592 0.313244 1.017249 -1.901435 -0.827965 2.394554 2.535526 -1.852298
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 0.670646 3.867532 1.839097 1.374576 3.874466 -0.729424 -0.254706 -3.958386 -0.080377 1.962099 0.643534 -1.510326 -1.464474 -0.136008 2.068995 -0.952716 -4.183376 4.281353 -2.721724 -1.342810
wb_dma_ch_sel/assign_10_pri3 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_rf/inst_u21 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_rf/wire_ch3_adr0 -1.443333 -3.844518 1.021595 -1.015669 1.590204 -2.074505 3.215100 -0.901005 1.938782 -0.561336 1.763388 0.595881 0.146279 0.591691 -0.058465 -1.859349 -0.097675 1.236788 2.596293 -2.137006
wb_dma_ch_rf/input_dma_busy -4.195461 0.064327 1.315822 -1.791961 -2.010028 0.116761 -0.574200 -1.466894 -1.338124 -1.743155 2.321723 -0.166820 -4.778981 1.907116 -0.707610 0.819390 -0.182008 1.872122 2.475704 -2.568335
wb_dma_ch_sel/assign_134_req_p0 -2.275461 -0.691371 0.026093 -1.491097 -1.275450 1.465589 1.105199 -2.020128 -1.392307 4.073246 -3.554663 -2.616508 -0.610662 -3.018286 1.132741 -2.168199 2.869894 -0.473608 0.252341 -2.625331
wb_dma/wire_wb0m_data_o -3.298762 -0.470239 0.499173 0.733324 -0.097294 -0.567500 0.178716 0.348033 3.248963 0.676006 4.910976 -2.721621 0.896379 0.819262 -0.805152 -1.319168 -3.398443 -0.212710 5.133458 -1.618896
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.887801 0.406920 0.993334 -2.282751 -1.269726 -3.811244 0.087526 -1.107832 1.796694 3.911119 -1.836744 0.150642 -0.357592 0.313244 1.017249 -1.901435 -0.827965 2.394554 2.535526 -1.852298
wb_dma_ch_rf/always_6/if_1 2.126862 -1.988340 0.331190 1.745837 1.896615 -1.000803 2.785146 -4.726954 1.837977 3.044594 -1.118214 0.530514 1.642772 2.528018 -0.961535 -0.607021 -0.288321 -2.673822 -0.408595 1.956474
wb_dma -0.014045 0.474232 0.357482 0.809745 -0.434640 0.000443 -0.129658 -0.899081 -0.582916 0.584566 -0.387411 -0.947143 0.137715 0.569376 0.288745 0.530790 1.860472 0.250582 -3.076894 1.612132
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 1.565583 1.307364 0.391827 -0.379475 0.612595 2.119738 0.955735 -3.160118 -2.703674 -0.034929 -2.395838 -0.459376 -2.176643 -1.784946 0.324079 -0.552423 -1.946782 0.558492 -0.440412 -1.892067
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -1.234676 1.984483 -1.257074 -1.635955 -1.020310 0.178588 -1.991757 0.474701 -0.970481 -0.850465 0.176532 0.314184 -1.600776 0.520277 -0.215069 2.139626 -1.263967 2.264254 2.232619 -1.351518
assert_wb_dma_rf/input_wb_rf_adr -1.023950 2.715418 0.484127 -0.073092 -1.181339 1.226592 -0.507233 3.237987 1.362387 -2.066571 0.577554 2.462541 1.643918 -1.743147 -1.085272 -2.334707 -0.423968 -0.321455 2.066433 -1.937888
wb_dma_ch_rf/always_6/if_1/if_1 2.126862 -1.988340 0.331190 1.745837 1.896615 -1.000803 2.785146 -4.726954 1.837977 3.044594 -1.118214 0.530514 1.642772 2.528018 -0.961535 -0.607021 -0.288321 -2.673822 -0.408595 1.956474
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_arb/wire_gnt 2.035863 -2.493246 2.030192 0.688071 1.178887 0.796030 3.818020 -2.976297 0.297326 2.304680 -2.442122 -0.291121 1.406728 -2.210947 0.310084 -4.465659 0.614130 -0.444385 -2.643800 -1.862692
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -0.416444 0.883815 -1.786435 -0.685494 -0.798419 -0.670806 -1.362223 0.141722 0.721134 0.046261 -0.542303 1.173664 0.759023 2.012720 -1.526350 2.053331 -2.280758 -1.528466 3.958376 0.830177
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 -0.574744 0.359897 -0.254750 -2.214759 -0.225237 -0.116468 1.141539 -2.776909 -0.550773 3.088365 -2.840108 -1.199691 -0.829584 -2.010833 -0.029684 -2.046829 -2.304011 2.072665 1.927648 -3.706121
wb_dma_rf/always_1/case_1/cond -4.316325 1.855576 1.281891 2.698809 1.653942 0.325465 -1.207908 2.410651 2.044715 -2.150769 -1.133561 -0.178841 0.547253 1.384402 -0.121389 1.689376 -2.405323 2.217895 2.191663 -1.796480
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_wb_slv/assign_4/expr_1 -2.934516 -2.453893 -0.413667 0.634357 -1.062152 -2.203431 1.648209 1.789646 3.082276 1.217873 2.985966 -2.727891 0.261407 -0.301690 -2.361834 -0.134479 -2.961555 -1.783009 3.859837 -1.176386
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 4.720139 -0.214909 -2.458786 -1.597482 0.753196 1.391951 0.590914 0.386426 -0.619440 0.844304 -1.294909 1.426507 -0.863088 -3.091686 0.035383 0.753490 -1.167534 -0.410565 1.157240 -0.748719
wb_dma_de/always_3/if_1/stmt_1 -2.290853 1.037523 -1.805971 -0.925730 -1.569394 1.202814 -0.487867 1.089495 0.778356 1.163993 -0.534537 -1.044732 2.371208 -1.244247 -1.813571 -1.116975 -0.365104 -0.824272 2.835015 -1.855504
wb_dma_ch_sel/assign_104_valid -0.003476 1.093158 -0.447523 -2.364673 -0.967018 -1.622309 -0.317445 -1.542661 -0.121282 3.412925 -3.199621 2.039984 -1.775684 -0.236756 0.899088 -0.024028 1.015265 1.887878 1.393385 -1.581397
wb_dma_ch_rf/always_9/stmt_1 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_wb_if/input_mast_adr -1.659123 -0.344436 -1.635389 -1.028887 -0.845857 0.422361 -0.025617 0.527322 1.805055 2.542973 0.454579 -3.072043 3.430460 -1.423982 -1.425221 -1.762598 -1.763816 0.733568 1.795539 -2.107422
assert_wb_dma_ch_arb/input_req -2.291412 1.084321 0.364890 -1.856204 -0.723371 -1.266845 -0.034161 -1.814748 0.258537 3.106431 -1.869815 -2.030007 -0.289249 -1.062885 0.208758 -1.974934 -3.158970 2.363107 2.084185 -3.026091
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.891704 -1.923428 0.364163 -1.095093 2.694499 -0.742191 3.491915 -0.872479 0.798276 0.167331 -0.439069 3.100030 -0.715778 -2.225843 2.206850 -2.106654 2.079388 0.080627 2.675128 -1.986011
wb_dma_wb_if/input_wbm_data_i 0.102373 1.453200 -0.445205 0.709892 -1.351389 -1.196423 -4.151439 3.763316 3.712556 6.488794 -0.526836 1.319308 2.255017 -0.187850 1.038768 -1.581711 1.040636 -5.176966 1.572248 2.434469
wb_dma_de/wire_tsz_cnt_is_0_d 1.565583 1.307364 0.391827 -0.379475 0.612595 2.119738 0.955735 -3.160118 -2.703674 -0.034929 -2.395838 -0.459376 -2.176643 -1.784946 0.324079 -0.552423 -1.946782 0.558492 -0.440412 -1.892067
wb_dma/wire_dma_err 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_ch_sel_checker/input_ch_sel_r 2.263345 -0.120892 -0.384773 -0.026889 0.951541 -0.454674 -0.698613 2.624824 1.557437 0.619327 -0.162471 3.438720 0.436625 -0.838484 0.690180 -0.625170 -0.271053 -2.311034 2.381304 0.057525
wb_dma_ch_sel/assign_119_valid -0.003476 1.093158 -0.447523 -2.364673 -0.967018 -1.622309 -0.317445 -1.542661 -0.121282 3.412925 -3.199621 2.039984 -1.775684 -0.236756 0.899088 -0.024028 1.015265 1.887878 1.393385 -1.581397
wb_dma_inc30r/input_in -0.124632 -1.442694 -0.441189 1.048739 2.989141 1.047384 3.465262 -1.625340 3.623223 0.007864 1.429912 2.886214 3.666145 0.589345 -0.679841 -2.183585 3.025496 1.305846 2.964942 -3.239208
wb_dma_ch_pri_enc/inst_u15 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc/inst_u14 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc/inst_u17 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_de/wire_dma_err 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_ch_pri_enc/inst_u11 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc/inst_u10 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc/inst_u13 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc/inst_u12 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc/inst_u19 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc/inst_u18 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_sel/assign_110_valid -0.003476 1.093158 -0.447523 -2.364673 -0.967018 -1.622309 -0.317445 -1.542661 -0.121282 3.412925 -3.199621 2.039984 -1.775684 -0.236756 0.899088 -0.024028 1.015265 1.887878 1.393385 -1.581397
wb_dma_rf/inst_u30 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 1.817897 1.917039 -1.556579 -0.721146 -0.719123 -0.365602 0.324764 1.382708 1.666894 0.776284 -1.570864 5.482187 0.609434 -0.801563 0.039364 -0.104907 3.430357 -2.142572 3.044188 0.715399
wb_dma_ch_pri_enc/wire_pri6_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_rf/assign_6_csr_we -0.360658 -1.308900 3.292064 -0.691504 -0.575621 -2.450849 -1.803460 1.773007 -1.359409 0.578063 -3.192933 3.686336 -3.664668 0.928726 1.886663 -1.518668 0.743714 -0.811050 -0.704012 -0.784169
wb_dma_de/assign_82_rd_ack 2.660372 1.658901 0.272009 -1.178867 -0.450576 0.590542 -0.212360 -1.860859 -2.485142 0.284579 -3.124924 1.102354 -2.559256 -1.286381 0.500414 0.158933 -2.907645 0.151873 0.143218 -0.825031
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 3.261146 -3.721356 -0.467086 -0.885451 2.096435 -0.718304 0.632388 0.733101 0.219736 0.229502 -0.895719 3.912640 -1.862111 0.492446 0.187381 0.262214 0.563374 -0.754245 1.690447 -1.200066
wb_dma_ch_sel/assign_96_valid 0.598341 1.694777 -1.167493 0.535856 0.836342 -3.158611 -3.976418 -0.309492 -2.124105 4.095496 -4.387168 2.050927 1.573765 3.544139 -0.063251 -3.838731 3.530350 0.312064 -0.041061 -1.568503
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_de/reg_next_ch 3.137992 1.946366 0.492035 -1.019651 -0.899938 -1.249827 0.727914 -1.969404 -0.985771 -0.035543 -2.860126 4.089186 -1.380906 0.398299 0.501321 0.198098 0.894137 1.881892 -1.347931 0.408455
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 3.261146 -3.721356 -0.467086 -0.885451 2.096435 -0.718304 0.632388 0.733101 0.219736 0.229502 -0.895719 3.912640 -1.862111 0.492446 0.187381 0.262214 0.563374 -0.754245 1.690447 -1.200066
wb_dma_ch_rf/assign_24_ch_txsz_dewe 2.098559 1.148644 -2.199533 -2.262693 -1.769788 1.487167 -2.066143 0.976009 -1.412887 1.533444 -1.228732 -0.798629 -2.153162 -2.306461 -0.300542 2.228804 -2.557332 0.731471 0.586656 -0.802921
assert_wb_dma_ch_arb -2.291412 1.084321 0.364890 -1.856204 -0.723371 -1.266845 -0.034161 -1.814748 0.258537 3.106431 -1.869815 -2.030007 -0.289249 -1.062885 0.208758 -1.974934 -3.158970 2.363107 2.084185 -3.026091
wb_dma/wire_csr 3.168067 -1.122435 1.637893 -0.868723 0.326340 -3.099304 -3.336428 -0.118339 -0.580036 4.205697 -1.313010 -1.588066 -1.938954 0.908746 4.355231 0.755958 -3.262056 4.003831 -2.568055 0.428922
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_wb_if/input_mast_din 3.777034 0.653202 -2.409361 -0.646272 0.865227 0.358209 -1.727299 1.574699 1.084892 2.323555 1.432146 -0.969474 0.025382 -1.741778 -0.850127 1.058833 -4.442593 0.648479 -0.127442 -0.080701
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -1.385935 -0.618496 0.143641 -1.523829 -1.135103 -2.812297 0.061334 1.227632 2.372854 2.055107 -0.630344 2.171028 0.588907 0.447775 0.275434 -1.158770 0.774610 -0.185394 3.030785 -0.508958
wb_dma_ch_rf/reg_sw_pointer_r 2.354297 2.298424 1.141823 -1.154861 -3.438925 -0.329599 0.498197 0.903969 -1.323569 -1.087483 -4.096132 4.151609 0.262460 -1.338990 -0.529787 -1.885785 1.642868 1.321698 -2.858363 -0.177868
wb_dma_ch_sel/assign_142_req_p0 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.468361 0.634990 -0.235841 -1.235037 -2.233296 -0.772564 0.109104 -0.315146 1.549856 4.151410 -1.757909 -2.394235 2.390224 -1.594226 -0.709963 -2.782261 -0.832747 0.042988 1.174840 -1.571977
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_rf -1.550884 3.017846 0.744010 1.110479 -0.178038 -0.228068 -0.078193 -1.768227 0.557553 2.083709 -0.666341 0.884937 0.465504 0.611087 0.967022 -1.464808 4.321518 1.506733 -2.535345 0.358541
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -2.141742 0.365667 0.241307 0.007418 2.105258 -0.588827 -0.006820 -0.424961 0.496873 -2.159488 1.420554 0.007470 -1.077276 1.694718 0.356118 1.274690 -1.560818 4.818222 2.044014 -2.747199
wb_dma_de/reg_chunk_cnt 0.108700 2.475541 1.211233 -1.161794 -0.811663 -0.139142 -0.645657 -2.165389 -2.123834 0.354144 -3.393752 1.627998 -2.593252 -0.135219 0.609169 -0.586886 -2.684761 0.413967 1.600780 -1.726342
wb_dma_de/always_23/block_1/case_1/block_4/if_1 0.670646 3.867532 1.839097 1.374576 3.874466 -0.729424 -0.254706 -3.958386 -0.080377 1.962099 0.643534 -1.510326 -1.464474 -0.136008 2.068995 -0.952716 -4.183376 4.281353 -2.721724 -1.342810
wb_dma_de/always_23/block_1/case_1/block_3/if_1 -0.306861 3.390530 1.793991 1.829357 3.241439 0.837136 -1.012347 -3.484742 -0.790727 2.603176 -0.561678 -2.581414 -0.334711 -0.274807 0.993366 -1.799155 -4.139106 3.693427 -3.673535 -2.661694
wb_dma/input_wb0m_data_i 0.102373 1.453200 -0.445205 0.709892 -1.351389 -1.196423 -4.151439 3.763316 3.712556 6.488794 -0.526836 1.319308 2.255017 -0.187850 1.038768 -1.581711 1.040636 -5.176966 1.572248 2.434469
wb_dma_de/always_15/stmt_1 2.685662 0.650665 -2.208226 -2.310312 -0.206840 0.906868 -0.505061 -1.178187 -1.729468 2.212754 -2.469893 -0.028817 -2.052353 -2.023749 0.169596 1.486568 -0.943778 1.922646 0.071597 -1.551058
wb_dma/wire_ch7_csr 2.416760 0.327288 -0.352886 -0.229687 0.744729 -0.412198 0.590096 -2.568275 -0.753537 3.331513 -2.494493 -0.411606 0.095643 -0.763888 1.605760 -0.278127 1.867190 1.835999 -2.955161 0.270920
wb_dma/input_wb0_ack_i 6.961284 -1.318782 -2.735038 -0.639894 2.551409 -2.006782 0.888375 -0.372438 -0.445282 2.213453 -1.384867 2.600176 -0.703699 -0.714403 -0.508886 0.743948 -0.345195 -3.231449 -0.610592 2.922637
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.468361 0.634990 -0.235841 -1.235037 -2.233296 -0.772564 0.109104 -0.315146 1.549856 4.151410 -1.757909 -2.394235 2.390224 -1.594226 -0.709963 -2.782261 -0.832747 0.042988 1.174840 -1.571977
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -2.468361 0.634990 -0.235841 -1.235037 -2.233296 -0.772564 0.109104 -0.315146 1.549856 4.151410 -1.757909 -2.394235 2.390224 -1.594226 -0.709963 -2.782261 -0.832747 0.042988 1.174840 -1.571977
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.468361 0.634990 -0.235841 -1.235037 -2.233296 -0.772564 0.109104 -0.315146 1.549856 4.151410 -1.757909 -2.394235 2.390224 -1.594226 -0.709963 -2.782261 -0.832747 0.042988 1.174840 -1.571977
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 -1.651834 1.658857 0.468993 -1.336052 -1.482353 -1.280074 -1.922726 0.815873 0.783925 2.900575 -1.250054 -1.233260 -0.403695 -1.078136 0.617413 -1.060891 -3.561084 0.539484 2.072818 -1.381623
wb_dma_ch_sel/assign_125_de_start 0.027302 4.837072 -0.167645 -0.410089 -2.665700 0.198881 -0.578833 -2.775720 -1.181181 0.527624 -4.253700 2.484987 0.292032 1.063612 -0.837551 0.796098 -0.000622 0.203518 0.101269 0.824334
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 3.261146 -3.721356 -0.467086 -0.885451 2.096435 -0.718304 0.632388 0.733101 0.219736 0.229502 -0.895719 3.912640 -1.862111 0.492446 0.187381 0.262214 0.563374 -0.754245 1.690447 -1.200066
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -3.787688 -1.631371 2.188247 -0.673650 -0.623167 -0.950420 0.293078 -0.672059 0.531021 -1.605598 2.578185 0.651696 -2.782216 2.440120 -0.865192 -0.973571 -1.231858 -0.162136 3.368178 -2.081482
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 4.251553 1.725665 -2.432671 -1.600568 -1.773203 -0.125010 0.578673 1.889186 1.769920 1.418746 -1.351404 4.034339 0.938590 -2.715078 -0.129327 0.540547 1.460004 -1.673218 1.714973 1.653415
wb_dma_ch_sel/input_dma_busy 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_inc30r -0.589753 -1.525519 -0.711741 -0.315014 2.619769 -0.169592 2.378273 -2.779356 2.166491 0.858564 2.954664 -1.580577 3.156851 0.524034 -0.549272 -2.053732 -0.468219 4.260585 1.143052 -3.379114
wb_dma_ch_sel/always_45/case_1 -1.621963 0.697306 -1.812325 0.242676 -0.079863 3.819330 0.577249 -0.316413 -0.341259 0.170699 -0.862790 -1.042305 1.941876 -1.792485 -2.576405 -1.607267 0.052173 -1.800983 2.220932 -2.959292
wb_dma_ch_sel/assign_117_valid -0.003476 1.093158 -0.447523 -2.364673 -0.967018 -1.622309 -0.317445 -1.542661 -0.121282 3.412925 -3.199621 2.039984 -1.775684 -0.236756 0.899088 -0.024028 1.015265 1.887878 1.393385 -1.581397
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 4.251553 1.725665 -2.432671 -1.600568 -1.773203 -0.125010 0.578673 1.889186 1.769920 1.418746 -1.351404 4.034339 0.938590 -2.715078 -0.129327 0.540547 1.460004 -1.673218 1.714973 1.653415
wb_dma/wire_ch3_adr0 -1.443333 -3.844518 1.021595 -1.015669 1.590204 -2.074505 3.215100 -0.901005 1.938782 -0.561336 1.763388 0.595881 0.146279 0.591691 -0.058465 -1.859349 -0.097675 1.236788 2.596293 -2.137006
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -2.290853 1.037523 -1.805971 -0.925730 -1.569394 1.202814 -0.487867 1.089495 0.778356 1.163993 -0.534537 -1.044732 2.371208 -1.244247 -1.813571 -1.116975 -0.365104 -0.824272 2.835015 -1.855504
wb_dma_de/always_6/if_1/if_1/cond 0.433532 2.479528 -2.569404 -2.639269 -2.389526 0.834342 -1.269246 -0.943138 -1.227839 1.021037 -0.473175 -2.569439 -1.502549 -1.505820 -1.301128 2.575983 -3.209169 3.606080 0.125458 -0.978008
wb_dma/wire_mast1_pt_out -0.424892 -0.970909 -0.491065 -0.681493 -1.401588 0.020525 0.006761 2.265531 0.110404 -1.688012 0.391243 -0.315610 -0.694358 -1.089399 -1.473039 0.528930 -3.413839 -2.115778 3.197200 -0.625726
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.887801 0.406920 0.993334 -2.282751 -1.269726 -3.811244 0.087526 -1.107832 1.796694 3.911119 -1.836744 0.150642 -0.357592 0.313244 1.017249 -1.901435 -0.827965 2.394554 2.535526 -1.852298
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -1.385935 -0.618496 0.143641 -1.523829 -1.135103 -2.812297 0.061334 1.227632 2.372854 2.055107 -0.630344 2.171028 0.588907 0.447775 0.275434 -1.158770 0.774610 -0.185394 3.030785 -0.508958
wb_dma_ch_sel/always_48 2.035863 -2.493246 2.030192 0.688071 1.178887 0.796030 3.818020 -2.976297 0.297326 2.304680 -2.442122 -0.291121 1.406728 -2.210947 0.310084 -4.465659 0.614130 -0.444385 -2.643800 -1.862692
wb_dma_ch_sel/always_43 2.328247 3.405735 -0.934526 0.305367 0.334791 3.427232 0.089950 -2.119363 -2.616977 -0.621310 -1.967547 0.489827 -2.089774 -2.306951 -0.014613 0.691718 -0.921328 -1.192585 0.128852 -0.452570
wb_dma_ch_sel/always_42 3.168067 -1.122435 1.637893 -0.868723 0.326340 -3.099304 -3.336428 -0.118339 -0.580036 4.205697 -1.313010 -1.588066 -1.938954 0.908746 4.355231 0.755958 -3.262056 4.003831 -2.568055 0.428922
wb_dma_ch_sel/always_40 2.870465 -4.156179 -0.682655 0.344135 3.725491 2.058323 0.646813 -0.817156 -0.793487 0.293998 -1.238467 2.521195 -1.978953 0.542755 -1.277019 -0.325204 -0.293260 -0.778995 0.931771 -3.471634
wb_dma_ch_sel/always_47 0.175689 1.595723 -1.363349 -0.530980 -0.181040 0.021382 1.168216 -1.580755 1.538020 -1.051472 0.484709 2.066608 2.375529 1.346647 -2.177490 -0.121941 -0.455592 3.247471 1.765503 -1.871774
wb_dma_ch_sel/always_46 -1.136487 0.260842 -1.400126 -1.467590 1.669556 -2.755588 -2.335045 0.390092 1.423924 2.944686 2.011447 -0.847482 -0.021755 1.292991 0.773361 0.432861 -2.335319 2.152213 2.615394 -0.995639
wb_dma_ch_sel/always_45 -1.621963 0.697306 -1.812325 0.242676 -0.079863 3.819330 0.577249 -0.316413 -0.341259 0.170699 -0.862790 -1.042305 1.941876 -1.792485 -2.576405 -1.607267 0.052173 -1.800983 2.220932 -2.959292
wb_dma_ch_sel/always_44 -1.491127 -2.356333 0.961839 0.483222 1.136477 -1.772750 1.980822 1.477157 4.156106 1.341198 0.161911 2.573676 1.652980 0.229536 1.276692 -1.455502 3.100587 -0.910873 3.103305 -0.632557
wb_dma_ch_sel/assign_152_req_p0/expr_1 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_ch_rf/input_ndnr 3.485702 -0.729053 -1.927551 -1.239912 1.588316 2.182099 2.037136 -2.405160 -0.864139 2.804041 -2.247396 -0.938173 -0.550134 -3.717454 -0.202475 -1.026869 -0.776586 1.001305 -0.370988 -2.635308
wb_dma_de/always_4/if_1/stmt_1 0.774395 1.662534 -1.084356 -2.351424 -0.348657 0.425117 -0.678236 -1.836877 -1.679231 2.317135 -3.543925 1.524870 -2.590464 -1.169088 0.481705 0.446773 -0.590371 1.747541 1.859407 -2.775984
wb_dma_ch_pri_enc/wire_pri4_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -2.290853 1.037523 -1.805971 -0.925730 -1.569394 1.202814 -0.487867 1.089495 0.778356 1.163993 -0.534537 -1.044732 2.371208 -1.244247 -1.813571 -1.116975 -0.365104 -0.824272 2.835015 -1.855504
wb_dma_ch_sel/assign_111_valid -0.003476 1.093158 -0.447523 -2.364673 -0.967018 -1.622309 -0.317445 -1.542661 -0.121282 3.412925 -3.199621 2.039984 -1.775684 -0.236756 0.899088 -0.024028 1.015265 1.887878 1.393385 -1.581397
wb_dma_wb_slv/assign_2_pt_sel 2.787908 -0.299424 1.396536 0.146806 -2.599595 -0.254335 0.636943 -0.882810 0.990585 0.435846 2.966020 -5.319498 -0.360300 -1.886080 0.304773 -0.200071 -8.081511 -0.326545 0.325125 1.854993
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 0.958667 2.937446 -1.882147 -1.921099 -2.809353 0.822803 0.455173 -1.009488 0.032992 1.416653 -2.988307 2.743001 0.684801 -1.112167 -1.482126 0.349700 2.670465 2.486844 -0.522416 -1.134964
wb_dma_ch_sel/assign_144_req_p0 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_de/input_pointer 2.870465 -4.156179 -0.682655 0.344135 3.725491 2.058323 0.646813 -0.817156 -0.793487 0.293998 -1.238467 2.521195 -1.978953 0.542755 -1.277019 -0.325204 -0.293260 -0.778995 0.931771 -3.471634
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 4.712921 -0.875882 -1.938662 -2.441409 -1.065298 -1.532141 1.315170 1.715991 1.776652 3.038264 -1.180125 1.732550 0.813903 -3.672521 0.825335 -0.366682 -0.183319 -1.207769 0.986935 1.296937
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 2.580232 -0.744006 -1.150119 -0.663302 -0.335102 -1.013849 -0.440077 1.941347 1.531164 0.786566 -1.553733 6.509896 -0.339970 1.191686 -0.721247 0.192929 3.510619 -1.667055 2.093272 0.203541
wb_dma_ch_rf/input_wb_rf_adr 1.414277 2.517946 0.943071 -5.126973 -1.109554 0.979459 -3.804665 -1.660438 -0.951213 2.241025 5.297325 2.147630 2.447062 1.149216 1.858402 -3.882807 -0.545093 -2.111233 -0.789256 -0.075007
wb_dma_ch_sel/input_pointer0 2.644297 -1.407946 -0.854254 -0.033311 3.044899 2.833456 2.143203 -1.820908 -0.528267 0.677221 -1.484544 1.601351 -0.748249 -2.280236 -0.443754 -1.749416 -0.262944 -0.613963 1.622638 -3.663212
wb_dma_ch_sel/input_pointer1 3.020713 -0.856756 -0.741766 -1.584326 1.002553 0.114958 1.162703 -0.341473 0.020813 1.324162 -2.218551 3.131961 -1.216139 -1.896618 0.390689 -1.010637 -0.612823 -0.621835 2.595268 -2.050698
wb_dma_ch_sel/input_pointer2 2.263345 -0.120892 -0.384773 -0.026889 0.951541 -0.454674 -0.698613 2.624824 1.557437 0.619327 -0.162471 3.438720 0.436625 -0.838484 0.690180 -0.625170 -0.271053 -2.311034 2.381304 0.057525
wb_dma_ch_sel/input_pointer3 3.261146 -3.721356 -0.467086 -0.885451 2.096435 -0.718304 0.632388 0.733101 0.219736 0.229502 -0.895719 3.912640 -1.862111 0.492446 0.187381 0.262214 0.563374 -0.754245 1.690447 -1.200066
wb_dma_de/reg_chunk_0 0.108700 2.475541 1.211233 -1.161794 -0.811663 -0.139142 -0.645657 -2.165389 -2.123834 0.354144 -3.393752 1.627998 -2.593252 -0.135219 0.609169 -0.586886 -2.684761 0.413967 1.600780 -1.726342
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_ch_sel/assign_151_req_p0/expr_1 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_ch_sel/assign_138_req_p0/expr_1 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_ch_sel/reg_am0 -1.136487 0.260842 -1.400126 -1.467590 1.669556 -2.755588 -2.335045 0.390092 1.423924 2.944686 2.011447 -0.847482 -0.021755 1.292991 0.773361 0.432861 -2.335319 2.152213 2.615394 -0.995639
wb_dma/assign_2_dma_req 4.879538 -0.752200 -1.689370 -1.141474 -0.874423 -0.129491 0.543406 1.390561 1.825659 1.352236 -1.079924 5.093349 -0.175139 -0.801640 -0.432964 0.720668 2.121574 -1.101069 0.922404 1.007042
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 0.802179 -0.646262 2.212065 0.861254 2.696108 1.212323 3.665386 -2.112805 -0.460824 -1.894456 -0.501567 1.775459 -0.473177 -2.016459 1.479989 -3.479594 -0.114592 -1.561497 1.969011 -2.178006
wb_dma_ch_rf/wire_ch_csr -1.471664 0.120486 1.563397 0.215337 -0.993507 -2.332860 0.524591 -3.991720 0.129254 4.142334 -1.395784 -1.675824 -0.865117 1.926994 0.950892 -0.407818 1.582793 1.620817 -2.468353 0.781321
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 0.932592 -0.498621 -1.511276 0.354253 1.034548 -0.397274 -0.542425 2.544687 4.893706 1.688805 2.145892 1.993882 4.348060 0.476299 -0.744177 -1.263433 0.115099 2.042546 2.490654 -2.032288
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_sel/assign_118_valid -0.003476 1.093158 -0.447523 -2.364673 -0.967018 -1.622309 -0.317445 -1.542661 -0.121282 3.412925 -3.199621 2.039984 -1.775684 -0.236756 0.899088 -0.024028 1.015265 1.887878 1.393385 -1.581397
wb_dma_ch_rf/input_de_adr1_we -2.290853 1.037523 -1.805971 -0.925730 -1.569394 1.202814 -0.487867 1.089495 0.778356 1.163993 -0.534537 -1.044732 2.371208 -1.244247 -1.813571 -1.116975 -0.365104 -0.824272 2.835015 -1.855504
wb_dma_de/always_8/stmt_1/expr_1 0.108700 2.475541 1.211233 -1.161794 -0.811663 -0.139142 -0.645657 -2.165389 -2.123834 0.354144 -3.393752 1.627998 -2.593252 -0.135219 0.609169 -0.586886 -2.684761 0.413967 1.600780 -1.726342
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 0.855111 -0.780780 1.268583 -0.042913 -1.417690 -0.219648 1.986805 0.760614 3.707631 3.954199 2.327709 1.769703 -0.613832 -2.388896 -2.017184 -4.829732 3.796209 -0.115309 -3.853322 -0.835940
wb_dma_de/always_2/if_1/stmt_1 -1.491127 -2.356333 0.961839 0.483222 1.136477 -1.772750 1.980822 1.477157 4.156106 1.341198 0.161911 2.573676 1.652980 0.229536 1.276692 -1.455502 3.100587 -0.910873 3.103305 -0.632557
wb_dma_de/assign_65_done/expr_1 2.660372 1.658901 0.272009 -1.178867 -0.450576 0.590542 -0.212360 -1.860859 -2.485142 0.284579 -3.124924 1.102354 -2.559256 -1.286381 0.500414 0.158933 -2.907645 0.151873 0.143218 -0.825031
wb_dma_ch_sel/reg_de_start_r 0.502701 4.320016 0.021635 -1.185284 -2.428313 -0.335738 0.235625 -2.186258 -1.068869 1.199078 -3.921401 2.841865 -0.182316 -0.539140 -0.078781 -0.769080 1.687024 1.444655 -0.720383 -0.294867
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_wb_mast/assign_1 3.862791 1.737425 -1.269136 0.703662 -0.145867 0.070505 -1.389717 0.797115 1.042225 2.259119 -0.082518 -1.183971 4.918808 -0.675311 -2.487865 -2.632835 -6.966136 -1.201729 -0.935728 -0.069451
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 2.870465 -4.156179 -0.682655 0.344135 3.725491 2.058323 0.646813 -0.817156 -0.793487 0.293998 -1.238467 2.521195 -1.978953 0.542755 -1.277019 -0.325204 -0.293260 -0.778995 0.931771 -3.471634
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 1.891704 -1.923428 0.364163 -1.095093 2.694499 -0.742191 3.491915 -0.872479 0.798276 0.167331 -0.439069 3.100030 -0.715778 -2.225843 2.206850 -2.106654 2.079388 0.080627 2.675128 -1.986011
wb_dma_ch_rf/wire_pointer_s 0.566567 -1.034432 -2.034271 -0.700957 1.880640 0.845623 0.562713 2.353695 0.934100 -1.564185 2.740826 0.665575 0.406658 -1.859132 -0.489552 -0.584029 -0.199758 0.085153 2.874062 -1.747759
wb_dma_ch_sel/reg_ndnr 3.485702 -0.729053 -1.927551 -1.239912 1.588316 2.182099 2.037136 -2.405160 -0.864139 2.804041 -2.247396 -0.938173 -0.550134 -3.717454 -0.202475 -1.026869 -0.776586 1.001305 -0.370988 -2.635308
wb_dma_ch_rf/assign_26_ch_adr1_dewe -2.290853 1.037523 -1.805971 -0.925730 -1.569394 1.202814 -0.487867 1.089495 0.778356 1.163993 -0.534537 -1.044732 2.371208 -1.244247 -1.813571 -1.116975 -0.365104 -0.824272 2.835015 -1.855504
wb_dma_ch_sel/reg_txsz 2.328247 3.405735 -0.934526 0.305367 0.334791 3.427232 0.089950 -2.119363 -2.616977 -0.621310 -1.967547 0.489827 -2.089774 -2.306951 -0.014613 0.691718 -0.921328 -1.192585 0.128852 -0.452570
wb_dma_rf/always_1/case_1/stmt_10 -0.505022 2.643200 -0.725666 -0.470371 -0.257484 1.423972 -1.213299 3.137662 0.951081 -0.206980 1.349697 0.656862 0.641767 -3.033996 -0.571420 -2.020199 -0.983256 -1.747203 2.542929 -1.417804
wb_dma_ch_pri_enc/inst_u28 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc/inst_u29 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma/wire_de_adr1 -0.103940 -0.913756 -0.659306 0.353168 1.827043 2.355452 1.067946 -0.956383 -0.026609 -0.583455 0.770976 -1.062233 0.286081 -0.952987 -1.281616 -0.966907 -1.850532 0.301582 1.589588 -2.979275
wb_dma_ch_arb/always_2/block_1/case_1 2.035863 -2.493246 2.030192 0.688071 1.178887 0.796030 3.818020 -2.976297 0.297326 2.304680 -2.442122 -0.291121 1.406728 -2.210947 0.310084 -4.465659 0.614130 -0.444385 -2.643800 -1.862692
wb_dma_de/always_18/stmt_1/expr_1 0.135590 -0.195271 -5.533249 -1.465571 0.349474 1.166706 -0.220088 0.447561 0.625639 2.971492 0.127594 -1.811917 2.559595 -1.363554 -2.324398 0.893982 1.329463 -1.854805 3.597417 -0.568180
wb_dma_ch_arb/always_1/if_1 2.035863 -2.493246 2.030192 0.688071 1.178887 0.796030 3.818020 -2.976297 0.297326 2.304680 -2.442122 -0.291121 1.406728 -2.210947 0.310084 -4.465659 0.614130 -0.444385 -2.643800 -1.862692
wb_dma_ch_pri_enc/inst_u20 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc/inst_u21 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc/inst_u22 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc/inst_u23 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc/inst_u24 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc/inst_u25 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc/inst_u26 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_pri_enc/inst_u27 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma/wire_dma_busy -2.188189 -1.028635 1.235822 -1.730724 -1.568934 1.069484 0.581422 -1.865319 -1.539899 -1.729922 1.696876 2.115679 -7.201312 1.314712 -0.399617 1.916698 2.032592 0.104735 2.469040 -1.923452
wb_dma_ch_sel/reg_ack_o 4.879538 -0.752200 -1.689370 -1.141474 -0.874423 -0.129491 0.543406 1.390561 1.825659 1.352236 -1.079924 5.093349 -0.175139 -0.801640 -0.432964 0.720668 2.121574 -1.101069 0.922404 1.007042
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_rf/reg_csr_r -0.476205 -1.077784 2.472497 -0.022533 0.181117 -2.748448 -2.823367 1.141666 -1.361400 0.752101 -4.939608 3.995174 -1.721167 3.126170 1.041176 -0.343280 -0.939296 -2.204979 0.332742 0.388346
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.887801 0.406920 0.993334 -2.282751 -1.269726 -3.811244 0.087526 -1.107832 1.796694 3.911119 -1.836744 0.150642 -0.357592 0.313244 1.017249 -1.901435 -0.827965 2.394554 2.535526 -1.852298
assert_wb_dma_ch_sel 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_ch_rf/always_27/stmt_1/expr_1 2.568650 2.303659 0.383625 -1.417205 -2.580162 -0.985912 0.312691 -1.534303 -1.512824 1.582096 -4.811198 3.690133 -0.889784 -0.521646 0.147989 -0.671731 1.996482 0.620569 -2.153085 0.523688
wb_dma_ch_sel/inst_ch2 2.263345 -0.120892 -0.384773 -0.026889 0.951541 -0.454674 -0.698613 2.624824 1.557437 0.619327 -0.162471 3.438720 0.436625 -0.838484 0.690180 -0.625170 -0.271053 -2.311034 2.381304 0.057525
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_ch_sel/assign_122_valid -0.003476 1.093158 -0.447523 -2.364673 -0.967018 -1.622309 -0.317445 -1.542661 -0.121282 3.412925 -3.199621 2.039984 -1.775684 -0.236756 0.899088 -0.024028 1.015265 1.887878 1.393385 -1.581397
wb_dma_rf/wire_dma_abort 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_de/assign_67_dma_done_all/expr_1 2.685662 0.650665 -2.208226 -2.310312 -0.206840 0.906868 -0.505061 -1.178187 -1.729468 2.212754 -2.469893 -0.028817 -2.052353 -2.023749 0.169596 1.486568 -0.943778 1.922646 0.071597 -1.551058
wb_dma_de/always_4/if_1/cond 0.108700 2.475541 1.211233 -1.161794 -0.811663 -0.139142 -0.645657 -2.165389 -2.123834 0.354144 -3.393752 1.627998 -2.593252 -0.135219 0.609169 -0.586886 -2.684761 0.413967 1.600780 -1.726342
wb_dma_de/always_3/if_1/if_1/stmt_1 0.899005 1.255349 -0.915214 0.813689 0.776451 2.198953 0.655666 -1.727038 1.572874 -0.146743 1.535700 -1.548175 2.894615 -0.153511 -2.473281 -1.210923 -3.707850 3.712302 0.035387 -3.318506
wb_dma_wb_slv/always_3/stmt_1/expr_1 1.376563 0.207041 2.596328 1.265068 0.407301 -1.330832 2.401796 -0.010989 1.813623 1.958784 1.096819 1.882114 0.566140 -2.079193 0.130852 -6.206927 3.036097 -0.981897 -3.586883 -0.060254
wb_dma_ch_sel/assign_156_req_p0 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
assert_wb_dma_ch_arb/input_advance -2.291412 1.084321 0.364890 -1.856204 -0.723371 -1.266845 -0.034161 -1.814748 0.258537 3.106431 -1.869815 -2.030007 -0.289249 -1.062885 0.208758 -1.974934 -3.158970 2.363107 2.084185 -3.026091
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -1.385935 -0.618496 0.143641 -1.523829 -1.135103 -2.812297 0.061334 1.227632 2.372854 2.055107 -0.630344 2.171028 0.588907 0.447775 0.275434 -1.158770 0.774610 -0.185394 3.030785 -0.508958
wb_dma_ch_rf/reg_ch_tot_sz_r 0.412700 3.450370 -3.239751 -1.103683 -1.179694 4.839719 -0.585042 -2.284805 -2.094787 -0.127840 -0.446877 -1.279959 -3.327782 -2.054107 -1.974004 3.551361 -0.133793 1.979368 0.480740 -1.804240
wb_dma_ch_rf/wire_ch_adr0 -2.307661 -1.877554 0.504152 -1.026785 1.763771 -4.015543 0.418580 0.521015 3.042377 2.406470 1.210081 1.841183 0.061440 1.688148 1.912349 -0.729030 2.434066 2.202324 2.453177 -1.015633
wb_dma_ch_rf/wire_ch_adr1 -1.525141 2.424223 -1.013875 1.264689 0.801179 4.671459 -0.729972 0.950776 0.099775 0.451909 -0.215832 -0.631502 1.660539 -2.668731 -1.931046 -2.372221 -0.387176 -3.038757 1.983952 -2.951110
wb_dma/wire_ch0_adr0 0.265225 -0.607200 -0.663613 -1.049328 0.869334 -4.146892 -1.671019 2.342395 4.371208 4.777931 1.090112 2.381522 1.665937 0.966471 1.522069 -1.029468 0.731487 0.818957 2.456334 0.042126
wb_dma/wire_ch0_adr1 -2.290853 1.037523 -1.805971 -0.925730 -1.569394 1.202814 -0.487867 1.089495 0.778356 1.163993 -0.534537 -1.044732 2.371208 -1.244247 -1.813571 -1.116975 -0.365104 -0.824272 2.835015 -1.855504
wb_dma_ch_pri_enc/wire_pri24_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma/input_dma_rest_i 2.861464 -3.526340 -0.507206 0.029809 1.887439 -0.511172 0.210235 0.008271 1.578463 -0.332193 1.850859 2.535389 -0.890944 2.424301 -0.899345 0.681878 -1.333988 0.372698 2.173076 -0.850886
wb_dma_inc30r/assign_1_out -1.136487 0.260842 -1.400126 -1.467590 1.669556 -2.755588 -2.335045 0.390092 1.423924 2.944686 2.011447 -0.847482 -0.021755 1.292991 0.773361 0.432861 -2.335319 2.152213 2.615394 -0.995639
wb_dma_ch_sel/assign_133_req_p0 -2.275461 -0.691371 0.026093 -1.491097 -1.275450 1.465589 1.105199 -2.020128 -1.392307 4.073246 -3.554663 -2.616508 -0.610662 -3.018286 1.132741 -2.168199 2.869894 -0.473608 0.252341 -2.625331
wb_dma_ch_rf/always_23 -1.621963 0.697306 -1.812325 0.242676 -0.079863 3.819330 0.577249 -0.316413 -0.341259 0.170699 -0.862790 -1.042305 1.941876 -1.792485 -2.576405 -1.607267 0.052173 -1.800983 2.220932 -2.959292
wb_dma_inc30r/reg_out_r 0.227023 2.457889 -0.860408 2.451304 1.200155 3.730218 -0.363853 -0.704776 4.154338 0.370759 2.096246 -0.677558 3.831371 0.287039 -0.041996 0.304989 -0.776384 4.754017 2.407446 -3.590522
wb_dma/wire_pointer2 2.263345 -0.120892 -0.384773 -0.026889 0.951541 -0.454674 -0.698613 2.624824 1.557437 0.619327 -0.162471 3.438720 0.436625 -0.838484 0.690180 -0.625170 -0.271053 -2.311034 2.381304 0.057525
wb_dma/wire_pointer3 3.261146 -3.721356 -0.467086 -0.885451 2.096435 -0.718304 0.632388 0.733101 0.219736 0.229502 -0.895719 3.912640 -1.862111 0.492446 0.187381 0.262214 0.563374 -0.754245 1.690447 -1.200066
wb_dma/wire_pointer0 2.644297 -1.407946 -0.854254 -0.033311 3.044899 2.833456 2.143203 -1.820908 -0.528267 0.677221 -1.484544 1.601351 -0.748249 -2.280236 -0.443754 -1.749416 -0.262944 -0.613963 1.622638 -3.663212
wb_dma/wire_pointer1 3.020713 -0.856756 -0.741766 -1.584326 1.002553 0.114958 1.162703 -0.341473 0.020813 1.324162 -2.218551 3.131961 -1.216139 -1.896618 0.390689 -1.010637 -0.612823 -0.621835 2.595268 -2.050698
wb_dma/wire_mast0_err 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_ch_rf/always_26 2.354297 2.298424 1.141823 -1.154861 -3.438925 -0.329599 0.498197 0.903969 -1.323569 -1.087483 -4.096132 4.151609 0.262460 -1.338990 -0.529787 -1.885785 1.642868 1.321698 -2.858363 -0.177868
wb_dma_de/always_23/block_1/case_1/block_5 1.036070 2.021704 0.959808 0.833568 5.501805 -2.141988 0.483208 -2.776757 -1.500237 -0.582045 -0.357203 1.156371 -3.706185 0.813499 0.949947 0.874533 -3.103271 3.006808 -2.410275 -0.329893
wb_dma_ch_sel/assign_144_req_p0/expr_1 -1.156326 1.721274 -0.618939 -2.038913 -2.088213 -0.906476 -0.462653 -1.124265 -0.032614 4.287022 -4.001040 0.990197 -0.143662 -0.980851 0.149476 -1.206100 1.505854 0.409492 1.133143 -1.506589
wb_dma_ch_rf/wire_ch_am0_we -1.136487 0.260842 -1.400126 -1.467590 1.669556 -2.755588 -2.335045 0.390092 1.423924 2.944686 2.011447 -0.847482 -0.021755 1.292991 0.773361 0.432861 -2.335319 2.152213 2.615394 -0.995639
wb_dma_ch_rf/always_25 -0.897632 2.142436 0.150588 -0.067977 -0.891633 0.660003 0.799134 0.530804 1.440254 -3.068064 0.667871 2.835150 2.286368 0.759197 -2.082932 -1.105695 -0.235721 3.211409 1.199811 -2.477796
wb_dma/wire_dma_rest 2.861464 -3.526340 -0.507206 0.029809 1.887439 -0.511172 0.210235 0.008271 1.578463 -0.332193 1.850859 2.535389 -0.890944 2.424301 -0.899345 0.681878 -1.333988 0.372698 2.173076 -0.850886
wb_dma_wb_mast/input_mast_adr -1.659123 -0.344436 -1.635389 -1.028887 -0.845857 0.422361 -0.025617 0.527322 1.805055 2.542973 0.454579 -3.072043 3.430460 -1.423982 -1.425221 -1.762598 -1.763816 0.733568 1.795539 -2.107422
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.891704 -1.923428 0.364163 -1.095093 2.694499 -0.742191 3.491915 -0.872479 0.798276 0.167331 -0.439069 3.100030 -0.715778 -2.225843 2.206850 -2.106654 2.079388 0.080627 2.675128 -1.986011
wb_dma_ch_sel/always_44/case_1 -1.491127 -2.356333 0.961839 0.483222 1.136477 -1.772750 1.980822 1.477157 4.156106 1.341198 0.161911 2.573676 1.652980 0.229536 1.276692 -1.455502 3.100587 -0.910873 3.103305 -0.632557
wb_dma/wire_ch0_am0 -1.136487 0.260842 -1.400126 -1.467590 1.669556 -2.755588 -2.335045 0.390092 1.423924 2.944686 2.011447 -0.847482 -0.021755 1.292991 0.773361 0.432861 -2.335319 2.152213 2.615394 -0.995639
wb_dma/wire_ch0_am1 0.175689 1.595723 -1.363349 -0.530980 -0.181040 0.021382 1.168216 -1.580755 1.538020 -1.051472 0.484709 2.066608 2.375529 1.346647 -2.177490 -0.121941 -0.455592 3.247471 1.765503 -1.871774
wb_dma_ch_rf/always_19/if_1 -1.234676 1.984483 -1.257074 -1.635955 -1.020310 0.178588 -1.991757 0.474701 -0.970481 -0.850465 0.176532 0.314184 -1.600776 0.520277 -0.215069 2.139626 -1.263967 2.264254 2.232619 -1.351518
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -2.307661 -1.877554 0.504152 -1.026785 1.763771 -4.015543 0.418580 0.521015 3.042377 2.406470 1.210081 1.841183 0.061440 1.688148 1.912349 -0.729030 2.434066 2.202324 2.453177 -1.015633
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 -0.936897 -0.380321 -1.083167 0.951505 5.921608 -2.162301 -4.678467 -0.402181 -4.219607 4.735335 -3.401060 0.043224 -2.331262 2.803145 1.061179 -1.506371 0.971516 -1.537713 -0.763147 -2.310431
wb_dma_de/always_18/stmt_1/expr_1/expr_1 1.761785 -0.925138 -4.978583 -1.013143 2.035899 -0.058038 0.205520 -0.102439 1.308969 2.764582 1.284928 -0.704273 1.215599 -0.484019 -1.447593 1.525777 0.737859 -1.764439 3.772494 0.307924
wb_dma_de/always_3/if_1 -0.709408 1.540031 -1.904101 0.558690 -0.427951 3.067415 0.729095 -1.418449 1.271512 0.221879 0.477366 -1.606985 4.110074 -0.436169 -3.522197 -1.427471 -1.818855 1.590739 0.918719 -3.048798
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_rf/assign_16_ch_adr1_we -1.621963 0.697306 -1.812325 0.242676 -0.079863 3.819330 0.577249 -0.316413 -0.341259 0.170699 -0.862790 -1.042305 1.941876 -1.792485 -2.576405 -1.607267 0.052173 -1.800983 2.220932 -2.959292
wb_dma_wb_if/wire_wbm_data_o -3.298762 -0.470239 0.499173 0.733324 -0.097294 -0.567500 0.178716 0.348033 3.248963 0.676006 4.910976 -2.721621 0.896379 0.819262 -0.805152 -1.319168 -3.398443 -0.212710 5.133458 -1.618896
wb_dma_ch_pri_enc/wire_pri_out_tmp 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_ch_sel/always_2/stmt_1/expr_1 -0.574744 0.359897 -0.254750 -2.214759 -0.225237 -0.116468 1.141539 -2.776909 -0.550773 3.088365 -2.840108 -1.199691 -0.829584 -2.010833 -0.029684 -2.046829 -2.304011 2.072665 1.927648 -3.706121
wb_dma_ch_sel/always_48/case_1/stmt_1 2.454108 -3.677103 0.273764 -0.572151 0.531459 1.313398 3.491157 -2.098023 1.196148 3.524614 -2.087320 -0.422290 1.569136 -2.569942 -0.745929 -3.142315 1.480837 1.745724 -3.015399 -3.019825
wb_dma_ch_sel/always_48/case_1/stmt_2 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
assert_wb_dma_ch_arb/input_grant0 -2.291412 1.084321 0.364890 -1.856204 -0.723371 -1.266845 -0.034161 -1.814748 0.258537 3.106431 -1.869815 -2.030007 -0.289249 -1.062885 0.208758 -1.974934 -3.158970 2.363107 2.084185 -3.026091
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_pri_enc/wire_pri18_out 2.338955 0.164200 1.219990 -0.409962 0.760794 0.075457 0.723410 -0.643908 -1.058682 -1.167285 -1.888770 2.990857 -1.825385 -0.750996 0.544428 -1.207798 -2.778332 -1.592595 2.248040 -1.120571
wb_dma_de/assign_6_adr0_cnt_next -2.141742 0.365667 0.241307 0.007418 2.105258 -0.588827 -0.006820 -0.424961 0.496873 -2.159488 1.420554 0.007470 -1.077276 1.694718 0.356118 1.274690 -1.560818 4.818222 2.044014 -2.747199
wb_dma_ch_rf/reg_ch_err 1.112567 0.148855 2.002882 -0.610220 -0.006179 -1.695433 1.496310 -1.823042 0.260406 2.352858 -3.370262 2.366124 -0.522750 -0.891794 1.136235 -3.223631 -0.896279 -1.156753 1.027927 -0.984983
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 1.307370 -0.672115 -0.789065 -2.144627 0.673237 0.546738 1.478364 -1.589525 -0.772825 0.616150 -1.857676 1.202197 -1.675187 -1.807815 -0.191904 -0.867276 -1.928403 0.994946 3.122980 -3.358745
wb_dma_wb_slv/input_wb_addr_i -1.310441 3.242146 4.961461 2.894919 -3.069452 -3.575000 -2.078746 3.935499 4.098066 1.434280 -0.309484 1.994082 1.189463 0.392450 2.130612 -1.998689 -3.294036 -3.357750 0.014857 3.260195
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.102960 1.008558 1.374162 0.210265 0.365284 -0.092713 -0.393018 0.239070 -0.616544 -2.418794 0.343864 0.813483 -0.716185 0.231029 0.087136 -0.822980 -4.254524 -0.748260 2.302472 -0.729643
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 2.685662 0.650665 -2.208226 -2.310312 -0.206840 0.906868 -0.505061 -1.178187 -1.729468 2.212754 -2.469893 -0.028817 -2.052353 -2.023749 0.169596 1.486568 -0.943778 1.922646 0.071597 -1.551058
