# MIPS-processor-pipeline
Implementation of MIPS processor using pipeline in Verilog. <br />
Supported instructions are:<br />
Arithmetic/Logical instructions: add, sub, and, or, addi, andi<br />
Memory Reference Instruction: lw, sw<br />
Control Flow Instructions: j, beq, bne<br />
Next to this file a 8-bit instruction memory (txt) and a 32-bit data memory (txt) is required.<br />
