--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml uart.twx uart.ncd -o uart.twr uart.pcf -ucf uart_port.ucf

Design file:              uart.ncd
Physical constraint file: uart.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 27 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2147 paths analyzed, 600 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.045ns.
--------------------------------------------------------------------------------

Paths for end point uart_tx_unit/b_reg_3 (SLICE_X50Y14.D2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_gen_unit/r_reg_1 (FF)
  Destination:          uart_tx_unit/b_reg_3 (FF)
  Requirement:          37.037ns
  Data Path Delay:      5.010ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_gen_unit/r_reg_1 to uart_tx_unit/b_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y27.BQ      Tcko                  0.525   baud_gen_unit/r_reg<3>
                                                       baud_gen_unit/r_reg_1
    SLICE_X46Y28.A2      net (fanout=15)       0.789   baud_gen_unit/r_reg<1>
    SLICE_X46Y28.A       Tilo                  0.235   baud_gen_unit/r_reg_5_1
                                                       baud_gen_unit/max_tick<7>_SW4
    SLICE_X49Y21.D1      net (fanout=2)        1.382   N45
    SLICE_X49Y21.D       Tilo                  0.259   uart_tx_unit/b_reg<7>
                                                       uart_tx_unit/_n0122_inv1
    SLICE_X50Y14.D2      net (fanout=8)        1.471   uart_tx_unit/_n0122_inv
    SLICE_X50Y14.CLK     Tas                   0.349   uart_tx_unit/b_reg<3>
                                                       uart_tx_unit/b_reg_3_rstpot
                                                       uart_tx_unit/b_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.010ns (1.368ns logic, 3.642ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_gen_unit/r_reg_7_1 (FF)
  Destination:          uart_tx_unit/b_reg_3 (FF)
  Requirement:          37.037ns
  Data Path Delay:      4.994ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.622 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_gen_unit/r_reg_7_1 to uart_tx_unit/b_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y28.AQ      Tcko                  0.476   baud_gen_unit/r_reg_5_1
                                                       baud_gen_unit/r_reg_7_1
    SLICE_X46Y28.A5      net (fanout=1)        0.822   baud_gen_unit/r_reg_7_1
    SLICE_X46Y28.A       Tilo                  0.235   baud_gen_unit/r_reg_5_1
                                                       baud_gen_unit/max_tick<7>_SW4
    SLICE_X49Y21.D1      net (fanout=2)        1.382   N45
    SLICE_X49Y21.D       Tilo                  0.259   uart_tx_unit/b_reg<7>
                                                       uart_tx_unit/_n0122_inv1
    SLICE_X50Y14.D2      net (fanout=8)        1.471   uart_tx_unit/_n0122_inv
    SLICE_X50Y14.CLK     Tas                   0.349   uart_tx_unit/b_reg<3>
                                                       uart_tx_unit/b_reg_3_rstpot
                                                       uart_tx_unit/b_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      4.994ns (1.319ns logic, 3.675ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_tx_unit/s_reg_2 (FF)
  Destination:          uart_tx_unit/b_reg_3 (FF)
  Requirement:          37.037ns
  Data Path Delay:      4.965ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.622 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_tx_unit/s_reg_2 to uart_tx_unit/b_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y32.DQ      Tcko                  0.430   uart_tx_unit/s_reg<2>
                                                       uart_tx_unit/s_reg_2
    SLICE_X49Y33.A3      net (fanout=3)        0.560   uart_tx_unit/s_reg<2>
    SLICE_X49Y33.A       Tilo                  0.259   uart_tx_unit/s_reg<3>
                                                       uart_tx_unit/s_reg[3]_PWR_9_o_equal_30_o<3>1
    SLICE_X49Y21.D3      net (fanout=14)       1.637   uart_tx_unit/s_reg[3]_PWR_9_o_equal_30_o
    SLICE_X49Y21.D       Tilo                  0.259   uart_tx_unit/b_reg<7>
                                                       uart_tx_unit/_n0122_inv1
    SLICE_X50Y14.D2      net (fanout=8)        1.471   uart_tx_unit/_n0122_inv
    SLICE_X50Y14.CLK     Tas                   0.349   uart_tx_unit/b_reg<3>
                                                       uart_tx_unit/b_reg_3_rstpot
                                                       uart_tx_unit/b_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      4.965ns (1.297ns logic, 3.668ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point uart_tx_unit/b_reg_6 (SLICE_X49Y11.C1), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_gen_unit/r_reg_1 (FF)
  Destination:          uart_tx_unit/b_reg_6 (FF)
  Requirement:          37.037ns
  Data Path Delay:      4.989ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.617 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_gen_unit/r_reg_1 to uart_tx_unit/b_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y27.BQ      Tcko                  0.525   baud_gen_unit/r_reg<3>
                                                       baud_gen_unit/r_reg_1
    SLICE_X46Y28.A2      net (fanout=15)       0.789   baud_gen_unit/r_reg<1>
    SLICE_X46Y28.A       Tilo                  0.235   baud_gen_unit/r_reg_5_1
                                                       baud_gen_unit/max_tick<7>_SW4
    SLICE_X49Y21.D1      net (fanout=2)        1.382   N45
    SLICE_X49Y21.D       Tilo                  0.259   uart_tx_unit/b_reg<7>
                                                       uart_tx_unit/_n0122_inv1
    SLICE_X49Y11.C1      net (fanout=8)        1.426   uart_tx_unit/_n0122_inv
    SLICE_X49Y11.CLK     Tas                   0.373   uart_tx_unit/b_reg<6>
                                                       uart_tx_unit/b_reg_6_rstpot
                                                       uart_tx_unit/b_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      4.989ns (1.392ns logic, 3.597ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_gen_unit/r_reg_7_1 (FF)
  Destination:          uart_tx_unit/b_reg_6 (FF)
  Requirement:          37.037ns
  Data Path Delay:      4.973ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.617 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_gen_unit/r_reg_7_1 to uart_tx_unit/b_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y28.AQ      Tcko                  0.476   baud_gen_unit/r_reg_5_1
                                                       baud_gen_unit/r_reg_7_1
    SLICE_X46Y28.A5      net (fanout=1)        0.822   baud_gen_unit/r_reg_7_1
    SLICE_X46Y28.A       Tilo                  0.235   baud_gen_unit/r_reg_5_1
                                                       baud_gen_unit/max_tick<7>_SW4
    SLICE_X49Y21.D1      net (fanout=2)        1.382   N45
    SLICE_X49Y21.D       Tilo                  0.259   uart_tx_unit/b_reg<7>
                                                       uart_tx_unit/_n0122_inv1
    SLICE_X49Y11.C1      net (fanout=8)        1.426   uart_tx_unit/_n0122_inv
    SLICE_X49Y11.CLK     Tas                   0.373   uart_tx_unit/b_reg<6>
                                                       uart_tx_unit/b_reg_6_rstpot
                                                       uart_tx_unit/b_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      4.973ns (1.343ns logic, 3.630ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_tx_unit/s_reg_2 (FF)
  Destination:          uart_tx_unit/b_reg_6 (FF)
  Requirement:          37.037ns
  Data Path Delay:      4.944ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.617 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_tx_unit/s_reg_2 to uart_tx_unit/b_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y32.DQ      Tcko                  0.430   uart_tx_unit/s_reg<2>
                                                       uart_tx_unit/s_reg_2
    SLICE_X49Y33.A3      net (fanout=3)        0.560   uart_tx_unit/s_reg<2>
    SLICE_X49Y33.A       Tilo                  0.259   uart_tx_unit/s_reg<3>
                                                       uart_tx_unit/s_reg[3]_PWR_9_o_equal_30_o<3>1
    SLICE_X49Y21.D3      net (fanout=14)       1.637   uart_tx_unit/s_reg[3]_PWR_9_o_equal_30_o
    SLICE_X49Y21.D       Tilo                  0.259   uart_tx_unit/b_reg<7>
                                                       uart_tx_unit/_n0122_inv1
    SLICE_X49Y11.C1      net (fanout=8)        1.426   uart_tx_unit/_n0122_inv
    SLICE_X49Y11.CLK     Tas                   0.373   uart_tx_unit/b_reg<6>
                                                       uart_tx_unit/b_reg_6_rstpot
                                                       uart_tx_unit/b_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      4.944ns (1.321ns logic, 3.623ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point uart_tx_unit/b_reg_5 (SLICE_X49Y11.B3), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_gen_unit/r_reg_1 (FF)
  Destination:          uart_tx_unit/b_reg_5 (FF)
  Requirement:          37.037ns
  Data Path Delay:      4.839ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.617 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_gen_unit/r_reg_1 to uart_tx_unit/b_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y27.BQ      Tcko                  0.525   baud_gen_unit/r_reg<3>
                                                       baud_gen_unit/r_reg_1
    SLICE_X46Y28.A2      net (fanout=15)       0.789   baud_gen_unit/r_reg<1>
    SLICE_X46Y28.A       Tilo                  0.235   baud_gen_unit/r_reg_5_1
                                                       baud_gen_unit/max_tick<7>_SW4
    SLICE_X49Y21.D1      net (fanout=2)        1.382   N45
    SLICE_X49Y21.D       Tilo                  0.259   uart_tx_unit/b_reg<7>
                                                       uart_tx_unit/_n0122_inv1
    SLICE_X49Y11.B3      net (fanout=8)        1.276   uart_tx_unit/_n0122_inv
    SLICE_X49Y11.CLK     Tas                   0.373   uart_tx_unit/b_reg<6>
                                                       uart_tx_unit/b_reg_5_rstpot
                                                       uart_tx_unit/b_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      4.839ns (1.392ns logic, 3.447ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_gen_unit/r_reg_7_1 (FF)
  Destination:          uart_tx_unit/b_reg_5 (FF)
  Requirement:          37.037ns
  Data Path Delay:      4.823ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.617 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_gen_unit/r_reg_7_1 to uart_tx_unit/b_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y28.AQ      Tcko                  0.476   baud_gen_unit/r_reg_5_1
                                                       baud_gen_unit/r_reg_7_1
    SLICE_X46Y28.A5      net (fanout=1)        0.822   baud_gen_unit/r_reg_7_1
    SLICE_X46Y28.A       Tilo                  0.235   baud_gen_unit/r_reg_5_1
                                                       baud_gen_unit/max_tick<7>_SW4
    SLICE_X49Y21.D1      net (fanout=2)        1.382   N45
    SLICE_X49Y21.D       Tilo                  0.259   uart_tx_unit/b_reg<7>
                                                       uart_tx_unit/_n0122_inv1
    SLICE_X49Y11.B3      net (fanout=8)        1.276   uart_tx_unit/_n0122_inv
    SLICE_X49Y11.CLK     Tas                   0.373   uart_tx_unit/b_reg<6>
                                                       uart_tx_unit/b_reg_5_rstpot
                                                       uart_tx_unit/b_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      4.823ns (1.343ns logic, 3.480ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_tx_unit/s_reg_2 (FF)
  Destination:          uart_tx_unit/b_reg_5 (FF)
  Requirement:          37.037ns
  Data Path Delay:      4.794ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.617 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_tx_unit/s_reg_2 to uart_tx_unit/b_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y32.DQ      Tcko                  0.430   uart_tx_unit/s_reg<2>
                                                       uart_tx_unit/s_reg_2
    SLICE_X49Y33.A3      net (fanout=3)        0.560   uart_tx_unit/s_reg<2>
    SLICE_X49Y33.A       Tilo                  0.259   uart_tx_unit/s_reg<3>
                                                       uart_tx_unit/s_reg[3]_PWR_9_o_equal_30_o<3>1
    SLICE_X49Y21.D3      net (fanout=14)       1.637   uart_tx_unit/s_reg[3]_PWR_9_o_equal_30_o
    SLICE_X49Y21.D       Tilo                  0.259   uart_tx_unit/b_reg<7>
                                                       uart_tx_unit/_n0122_inv1
    SLICE_X49Y11.B3      net (fanout=8)        1.276   uart_tx_unit/_n0122_inv
    SLICE_X49Y11.CLK     Tas                   0.373   uart_tx_unit/b_reg<6>
                                                       uart_tx_unit/b_reg_5_rstpot
                                                       uart_tx_unit/b_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      4.794ns (1.321ns logic, 3.473ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 27 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo_rx_unit/array_reg_0_4 (SLICE_X46Y16.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_rx_unit/array_reg_0_4 (FF)
  Destination:          fifo_rx_unit/array_reg_0_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 37.037ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo_rx_unit/array_reg_0_4 to fifo_rx_unit/array_reg_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y16.AQ      Tcko                  0.200   fifo_rx_unit/array_reg_0<7>
                                                       fifo_rx_unit/array_reg_0_4
    SLICE_X46Y16.A6      net (fanout=2)        0.025   fifo_rx_unit/array_reg_0<4>
    SLICE_X46Y16.CLK     Tah         (-Th)    -0.190   fifo_rx_unit/array_reg_0<7>
                                                       fifo_rx_unit/array_reg_0_4_dpot1
                                                       fifo_rx_unit/array_reg_0_4
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point uart_tx_unit/b_reg_3 (SLICE_X50Y14.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_tx_unit/b_reg_3 (FF)
  Destination:          uart_tx_unit/b_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 37.037ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_tx_unit/b_reg_3 to uart_tx_unit/b_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y14.DQ      Tcko                  0.200   uart_tx_unit/b_reg<3>
                                                       uart_tx_unit/b_reg_3
    SLICE_X50Y14.D6      net (fanout=2)        0.025   uart_tx_unit/b_reg<3>
    SLICE_X50Y14.CLK     Tah         (-Th)    -0.190   uart_tx_unit/b_reg<3>
                                                       uart_tx_unit/b_reg_3_rstpot
                                                       uart_tx_unit/b_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point fifo_rx_unit/array_reg_3_0 (SLICE_X50Y19.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_rx_unit/array_reg_3_0 (FF)
  Destination:          fifo_rx_unit/array_reg_3_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 37.037ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo_rx_unit/array_reg_3_0 to fifo_rx_unit/array_reg_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y19.AQ      Tcko                  0.200   fifo_rx_unit/array_reg_3<3>
                                                       fifo_rx_unit/array_reg_3_0
    SLICE_X50Y19.A6      net (fanout=2)        0.025   fifo_rx_unit/array_reg_3<0>
    SLICE_X50Y19.CLK     Tah         (-Th)    -0.190   fifo_rx_unit/array_reg_3<3>
                                                       fifo_rx_unit/array_reg_3_0_dpot1
                                                       fifo_rx_unit/array_reg_3_0
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 27 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 34.371ns (period - min period limit)
  Period: 37.037ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 36.557ns (period - (min high pulse limit / (high pulse / period)))
  Period: 37.037ns
  High pulse: 18.518ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: baud_gen_unit/r_reg<3>/SR
  Logical resource: baud_gen_unit/r_reg_0/SR
  Location pin: SLICE_X48Y27.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 36.557ns (period - (min high pulse limit / (high pulse / period)))
  Period: 37.037ns
  High pulse: 18.518ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: baud_gen_unit/r_reg<3>/SR
  Logical resource: baud_gen_unit/r_reg_1/SR
  Location pin: SLICE_X48Y27.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.045|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2147 paths, 0 nets, and 898 connections

Design statistics:
   Minimum period:   5.045ns{1}   (Maximum frequency: 198.216MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 27 12:04:23 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4627 MB



