<div id="pf22c" class="pf w0 h0" data-page-no="22c"><div class="pc pc22c w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg22c.png"/><div class="t m0 xb9 h72 y1d03 ff2 fsd fc0 sc0 ls0 ws253">Bit <span class="ws24f v0">15 14 13 12 11 10<span class="_ _142"> </span>9<span class="_ _163"> </span>8<span class="_ _163"> </span>7<span class="_ _5b"> </span>6<span class="_ _163"> </span>5<span class="_ _5b"> </span>4<span class="_ _163"> </span>3<span class="_ _163"> </span>2<span class="_ _5b"> </span>1<span class="_ _163"> </span>0</span></div><div class="t m0 x50 h71 y3118 ff2 fsd fc0 sc0 ls1b5">R<span class="fs4 ls0 ws314 v11">0<span class="_ _169"> </span>CHF <span class="ws3e0 v15">CHIE<span class="_ _1a"> </span>MSB<span class="_ _18d"> </span>MSA<span class="_ _110"> </span>ELSB ELSA<span class="_ _1b4"> </span></span><span class="ls232">0<span class="ls0 v15">DMA</span></span></span></div><div class="t m0 x91 hdd y1d04 ff2 fsd fc0 sc0 ls233">W<span class="fs10 ls0 v1b">w1c</span></div><div class="t m0 x2c h7 y1577 ff2 fs4 fc0 sc0 ls0 ws251">Reset <span class="ws252 v1b">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 xf5 h9 y3119 ff1 fs2 fc0 sc0 ls0 ws20b">TPM<span class="ff7">x</span>_C<span class="ff7">n</span><span class="ws0">SC field descriptions</span></div><div class="t m0 x12c h10 y311a ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x3a h7 y311b ff2 fs4 fc0 sc0 ls0">31â€“8</div><div class="t m0 x91 h7 y311c ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y311b ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y311c ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y311d ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x12c h7 y115a ff2 fs4 fc0 sc0 ls0">CHF</div><div class="t m0 x83 h7 y311d ff2 fs4 fc0 sc0 ls0 ws0">Channel Flag</div><div class="t m0 x83 h7 yd34 ff2 fs4 fc0 sc0 ls0 ws0">Set by hardware when an event occurs on the channel. CHF is cleared by writing a 1 to the CHF bit.</div><div class="t m0 x83 h7 yd35 ff2 fs4 fc0 sc0 ls0 ws0">Writing a 0 to CHF has no effect.</div><div class="t m0 x83 h7 y311e ff2 fs4 fc0 sc0 ls0 ws0">If another event occurs between the CHF sets and the write operation, the write operation has no effect;</div><div class="t m0 x83 h7 y311f ff2 fs4 fc0 sc0 ls0 ws0">therefore, CHF remains set indicating another event has occurred. In this case a CHF interrupt request is</div><div class="t m0 x83 h7 y3120 ff2 fs4 fc0 sc0 ls0 ws0">not lost due to the delay in clearing the previous CHF.</div><div class="t m0 x83 h7 y3121 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>No channel event has occurred.</div><div class="t m0 x83 h7 y3122 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>A channel event has occurred.</div><div class="t m0 x97 h7 y3123 ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x3a h7 y3124 ff2 fs4 fc0 sc0 ls0">CHIE</div><div class="t m0 x83 h7 y3123 ff2 fs4 fc0 sc0 ls0 ws0">Channel Interrupt Enable</div><div class="t m0 x83 h7 y3125 ff2 fs4 fc0 sc0 ls0 ws0">Enables channel interrupts.</div><div class="t m0 x83 h7 y3126 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Disable channel interrupts.</div><div class="t m0 x83 h7 y3127 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Enable channel interrupts.</div><div class="t m0 x97 h7 y3128 ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x3a h7 y3129 ff2 fs4 fc0 sc0 ls0">MSB</div><div class="t m0 x83 h7 y3128 ff2 fs4 fc0 sc0 ls0 ws0">Channel Mode Select</div><div class="t m0 x83 h7 y312a ff2 fs4 fc0 sc0 ls0 ws0">Used for further selections in the channel logic. Its functionality is dependent on the channel mode. When</div><div class="t m0 x83 h7 y312b ff2 fs4 fc0 sc0 ls0 ws0">a channel is disabled, this bit will not change state until acknowledged in the LPTPM counter clock</div><div class="t m0 x83 h7 y312c ff2 fs4 fc0 sc0 ls0">domain.</div><div class="t m0 x97 h7 y2d79 ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 x3a h7 y312d ff2 fs4 fc0 sc0 ls0">MSA</div><div class="t m0 x83 h7 y2d79 ff2 fs4 fc0 sc0 ls0 ws0">Channel Mode Select</div><div class="t m0 x83 h7 y312e ff2 fs4 fc0 sc0 ls0 ws0">Used for further selections in the channel logic. Its functionality is dependent on the channel mode. When</div><div class="t m0 x83 h7 y312f ff2 fs4 fc0 sc0 ls0 ws0">a channel is disabled, this bit will not change state until acknowledged in the LPTPM counter clock</div><div class="t m0 x83 h7 y3130 ff2 fs4 fc0 sc0 ls0">domain.</div><div class="t m0 x97 h7 y3131 ff2 fs4 fc0 sc0 ls0">3</div><div class="t m0 x3a h7 y2fd2 ff2 fs4 fc0 sc0 ls0">ELSB</div><div class="t m0 x83 h7 y3131 ff2 fs4 fc0 sc0 ls0 ws0">Edge or Level Select</div><div class="t m0 x83 h7 y3132 ff2 fs4 fc0 sc0 ls0 ws0">The functionality of ELSB and ELSA depends on the channel mode. When a channel is disabled, this bit</div><div class="t m0 x83 h7 y3133 ff2 fs4 fc0 sc0 ls0 ws0">will not change state until acknowledged in the LPTPM counter clock domain.</div><div class="t m0 x97 h7 y3134 ff2 fs4 fc0 sc0 ls0">2</div><div class="t m0 x3a h7 y3135 ff2 fs4 fc0 sc0 ls0">ELSA</div><div class="t m0 x83 h7 y3134 ff2 fs4 fc0 sc0 ls0 ws0">Edge or Level Select</div><div class="t m0 x83 h7 y3136 ff2 fs4 fc0 sc0 ls0 ws0">The functionality of ELSB and ELSA depends on the channel mode. When a channel is disabled, this bit</div><div class="t m0 x83 h7 y3137 ff2 fs4 fc0 sc0 ls0 ws0">will not change state until acknowledged in the LPTPM counter clock domain.</div><div class="t m0 x97 h7 y3138 ff2 fs4 fc0 sc0 ls0">1</div><div class="t m0 x91 h7 y3139 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y3138 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y3139 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y313a ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x3a h7 y313b ff2 fs4 fc0 sc0 ls0">DMA</div><div class="t m0 x83 h7 y313a ff2 fs4 fc0 sc0 ls0 ws0">DMA Enable</div><div class="t m0 x83 h7 y313c ff2 fs4 fc0 sc0 ls0 ws0">Enables DMA transfers for the channel.</div><div class="t m0 x83 h7 y313d ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Disable DMA transfers.</div><div class="t m0 x83 h7 y313e ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Enable DMA transfers.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory Map and Register Definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">556<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf22c" data-dest-detail='[556,"XYZ",null,605.35,null]'><div class="d m1" style="border-style:none;position:absolute;left:199.733000px;bottom:689.100000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf22c" data-dest-detail='[556,"XYZ",null,578.85,null]'><div class="d m1" style="border-style:none;position:absolute;left:326.400000px;bottom:689.100000px;width:18.495000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf22c" data-dest-detail='[556,"XYZ",null,460.95,null]'><div class="d m1" style="border-style:none;position:absolute;left:354.544000px;bottom:680.100000px;width:21.501000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf22c" data-dest-detail='[556,"XYZ",null,390.45,null]'><div class="d m1" style="border-style:none;position:absolute;left:385.190000px;bottom:680.100000px;width:19.503000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf22c" data-dest-detail='[556,"XYZ",null,333.95,null]'><div class="d m1" style="border-style:none;position:absolute;left:414.837000px;bottom:680.100000px;width:19.503000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf22c" data-dest-detail='[556,"XYZ",null,277.45,null]'><div class="d m1" style="border-style:none;position:absolute;left:442.729000px;bottom:680.100000px;width:23.013000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf22c" data-dest-detail='[556,"XYZ",null,231.95,null]'><div class="d m1" style="border-style:none;position:absolute;left:472.376000px;bottom:680.100000px;width:23.013000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf22c" data-dest-detail='[556,"XYZ",null,186.45,null]'><div class="d m1" style="border-style:none;position:absolute;left:511.027000px;bottom:689.100000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf22c" data-dest-detail='[556,"XYZ",null,159.95,null]'><div class="d m1" style="border-style:none;position:absolute;left:533.178000px;bottom:680.100000px;width:19.998000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf22c" data-dest-detail='[556,"XYZ",null,578.85,null]'><div class="d m1" style="border-style:none;position:absolute;left:328.535000px;bottom:671.600000px;width:14.224000px;height:8.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
