{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "q_sys.qsys q_sys.BAK.qsys " "Backing up file \"q_sys.qsys\" to \"q_sys.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1565879717359 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "q_sys/synthesis/q_sys.v q_sys.BAK.v " "Backing up file \"q_sys/synthesis/q_sys.v\" to \"q_sys.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1565879717360 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys q_sys.qsys " "Started upgrading IP component Qsys with file \"q_sys.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1565879717360 ""}
{ "Info" "" "" "2019.08.15.16:35:35 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2019.08.15.16:35:35 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1565879735432 ""}
{ "Info" "" "" "2019.08.15.16:35:35 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2019.08.15.16:35:35 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1565879735449 ""}
{ "Info" "q_sys_generation.rpt" "" "2019.08.15.16:35:55 Info: Saving generation log to /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys" {  } {  } 0 0 "2019.08.15.16:35:55 Info: Saving generation log to /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys" 0 0 "Shell" 0 -1 1565879755158 ""}
{ "Info" "" "" "2019.08.15.16:35:55 Info: Starting: Create simulation model" {  } {  } 0 0 "2019.08.15.16:35:55 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1565879755159 ""}
{ "Info" "simulation" --family="Cyclone V" --part=5CGXFC9D6F27C7" "" "2019.08.15.16:35:55 Info: qsys-generate \"/home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"/home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys" {  } {  } 0 0 "2019.08.15.16:35:55 Info: qsys-generate \"/home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"/home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys" 0 0 "Shell" 0 -1 1565879755168 ""}
{ "Info" "q_sys.qsys" "" "2019.08.15.16:35:55 Info: Loading PCIe_Fundamental" {  } {  } 0 0 "2019.08.15.16:35:55 Info: Loading PCIe_Fundamental" 0 0 "Shell" 0 -1 1565879755218 ""}
{ "Info" "" "" "2019.08.15.16:35:55 Info: Reading input file" {  } {  } 0 0 "2019.08.15.16:35:55 Info: Reading input file" 0 0 "Shell" 0 -1 1565879755243 ""}
{ "Info" "" "" "2019.08.15.16:35:55 Info: Adding alt_xcvr_reconfig_0 \[alt_xcvr_reconfig 18.1\]" {  } {  } 0 0 "2019.08.15.16:35:55 Info: Adding alt_xcvr_reconfig_0 \[alt_xcvr_reconfig 18.1\]" 0 0 "Shell" 0 -1 1565879755256 ""}
{ "Info" "" "" "2019.08.15.16:35:55 Info: Parameterizing module alt_xcvr_reconfig_0" {  } {  } 0 0 "2019.08.15.16:35:55 Info: Parameterizing module alt_xcvr_reconfig_0" 0 0 "Shell" 0 -1 1565879755257 ""}
{ "Info" "" "" "2019.08.15.16:35:55 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2019.08.15.16:35:55 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1565879755258 ""}
{ "Info" "" "" "2019.08.15.16:35:55 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.08.15.16:35:55 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1565879755259 ""}
{ "Info" "" "" "2019.08.15.16:35:55 Info: Adding ctl_0 \[msgdma_ctl 1.0\]" {  } {  } 0 0 "2019.08.15.16:35:55 Info: Adding ctl_0 \[msgdma_ctl 1.0\]" 0 0 "Shell" 0 -1 1565879755260 ""}
{ "Info" "" "" "2019.08.15.16:35:55 Info: Parameterizing module ctl_0" {  } {  } 0 0 "2019.08.15.16:35:55 Info: Parameterizing module ctl_0" 0 0 "Shell" 0 -1 1565879755292 ""}
{ "Info" "" "" "2019.08.15.16:35:55 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2019.08.15.16:35:55 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1565879755293 ""}
{ "Info" "" "" "2019.08.15.16:35:55 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2019.08.15.16:35:55 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1565879755294 ""}
{ "Info" "" "" "2019.08.15.16:35:55 Info: Adding pcie_cv_hip_avmm_0 \[altera_pcie_cv_hip_avmm 18.1\]" {  } {  } 0 0 "2019.08.15.16:35:55 Info: Adding pcie_cv_hip_avmm_0 \[altera_pcie_cv_hip_avmm 18.1\]" 0 0 "Shell" 0 -1 1565879755296 ""}
{ "Info" "" "" "2019.08.15.16:35:55 Info: Parameterizing module pcie_cv_hip_avmm_0" {  } {  } 0 0 "2019.08.15.16:35:55 Info: Parameterizing module pcie_cv_hip_avmm_0" 0 0 "Shell" 0 -1 1565879755299 ""}
{ "Info" "" "" "2019.08.15.16:35:55 Info: Adding pio_key \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.08.15.16:35:55 Info: Adding pio_key \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1565879755304 ""}
{ "Info" "" "" "2019.08.15.16:35:55 Info: Parameterizing module pio_key" {  } {  } 0 0 "2019.08.15.16:35:55 Info: Parameterizing module pio_key" 0 0 "Shell" 0 -1 1565879755305 ""}
{ "Info" "" "" "2019.08.15.16:35:55 Info: Adding pio_led \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.08.15.16:35:55 Info: Adding pio_led \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1565879755306 ""}
{ "Info" "" "" "2019.08.15.16:35:55 Info: Parameterizing module pio_led" {  } {  } 0 0 "2019.08.15.16:35:55 Info: Parameterizing module pio_led" 0 0 "Shell" 0 -1 1565879755307 ""}
{ "Info" "" "" "2019.08.15.16:35:55 Info: Building connections" {  } {  } 0 0 "2019.08.15.16:35:55 Info: Building connections" 0 0 "Shell" 0 -1 1565879755308 ""}
{ "Info" "" "" "2019.08.15.16:35:55 Info: Parameterizing connections" {  } {  } 0 0 "2019.08.15.16:35:55 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1565879755314 ""}
{ "Info" "" "" "2019.08.15.16:35:55 Info: Validating" {  } {  } 0 0 "2019.08.15.16:35:55 Info: Validating" 0 0 "Shell" 0 -1 1565879755316 ""}
{ "Info" "" "" "2019.08.15.16:35:55 Info: Done reading input file" {  } {  } 0 0 "2019.08.15.16:35:55 Info: Done reading input file" 0 0 "Shell" 0 -1 1565879755683 ""}
{ "Info" "" "" "2019.08.15.16:35:56 Info: q_sys.alt_xcvr_reconfig_0: reconfig_from_xcvr port width is 5*46 bits" {  } {  } 0 0 "2019.08.15.16:35:56 Info: q_sys.alt_xcvr_reconfig_0: reconfig_from_xcvr port width is 5*46 bits" 0 0 "Shell" 0 -1 1565879756192 ""}
{ "Info" "" "" "2019.08.15.16:35:56 Info: q_sys.alt_xcvr_reconfig_0: reconfig_to_xcvr port width is 5*70 bits" {  } {  } 0 0 "2019.08.15.16:35:56 Info: q_sys.alt_xcvr_reconfig_0: reconfig_to_xcvr port width is 5*70 bits" 0 0 "Shell" 0 -1 1565879756192 ""}
{ "Warning" "" "" "2019.08.15.16:35:56 Warning: q_sys.ctl_0.dma_read_master_0: If you connect the read master to a burst wrapping slave like SDRAM your system may experience data corruption without the Forced Burst Alignment setting enabled." {  } {  } 0 0 "2019.08.15.16:35:56 Warning: q_sys.ctl_0.dma_read_master_0: If you connect the read master to a burst wrapping slave like SDRAM your system may experience data corruption without the Forced Burst Alignment setting enabled." 0 0 "Shell" 0 -1 1565879756202 ""}
{ "Warning" "" "" "2019.08.15.16:35:56 Warning: q_sys.ctl_0.dma_write_master_0: If you connect the read master to a burst wrapping slave like SDRAM your system may experience data corruption without the Forced Burst Alignment setting enabled." {  } {  } 0 0 "2019.08.15.16:35:56 Warning: q_sys.ctl_0.dma_write_master_0: If you connect the read master to a burst wrapping slave like SDRAM your system may experience data corruption without the Forced Burst Alignment setting enabled." 0 0 "Shell" 0 -1 1565879756203 ""}
{ "Info" "" "" "2019.08.15.16:35:56 Info: q_sys.pcie_cv_hip_avmm_0: The application clock frequency (pld_clk) is 125 Mhz" {  } {  } 0 0 "2019.08.15.16:35:56 Info: q_sys.pcie_cv_hip_avmm_0: The application clock frequency (pld_clk) is 125 Mhz" 0 0 "Shell" 0 -1 1565879756205 ""}
{ "Info" "" "" "2019.08.15.16:35:56 Info: q_sys.pcie_cv_hip_avmm_0: 5 reconfiguration interfaces are required for connection to the external reconfiguration controller" {  } {  } 0 0 "2019.08.15.16:35:56 Info: q_sys.pcie_cv_hip_avmm_0: 5 reconfiguration interfaces are required for connection to the external reconfiguration controller" 0 0 "Shell" 0 -1 1565879756206 ""}
{ "Info" "" "" "2019.08.15.16:35:56 Info: q_sys.pcie_cv_hip_avmm_0: Family: Cyclone V" {  } {  } 0 0 "2019.08.15.16:35:56 Info: q_sys.pcie_cv_hip_avmm_0: Family: Cyclone V" 0 0 "Shell" 0 -1 1565879756206 ""}
{ "Info" "" "" "2019.08.15.16:35:56 Info: q_sys.pcie_cv_hip_avmm_0: Credit allocation in the 6K bytes receive buffer:" {  } {  } 0 0 "2019.08.15.16:35:56 Info: q_sys.pcie_cv_hip_avmm_0: Credit allocation in the 6K bytes receive buffer:" 0 0 "Shell" 0 -1 1565879756207 ""}
{ "Info" "" "" "2019.08.15.16:35:56 Info: q_sys.pcie_cv_hip_avmm_0: Posted    : header=1  data=16" {  } {  } 0 0 "2019.08.15.16:35:56 Info: q_sys.pcie_cv_hip_avmm_0: Posted    : header=1  data=16" 0 0 "Shell" 0 -1 1565879756207 ""}
{ "Info" "" "" "2019.08.15.16:35:56 Info: q_sys.pcie_cv_hip_avmm_0: Non posted: header=1  data=0" {  } {  } 0 0 "2019.08.15.16:35:56 Info: q_sys.pcie_cv_hip_avmm_0: Non posted: header=1  data=0" 0 0 "Shell" 0 -1 1565879756208 ""}
{ "Info" "" "" "2019.08.15.16:35:56 Info: q_sys.pcie_cv_hip_avmm_0: Completion: header=73 data=293" {  } {  } 0 0 "2019.08.15.16:35:56 Info: q_sys.pcie_cv_hip_avmm_0: Completion: header=73 data=293" 0 0 "Shell" 0 -1 1565879756208 ""}
{ "Info" "" "" "2019.08.15.16:35:56 Info: q_sys.pcie_cv_hip_avmm_0: TXS ADDRESS WIDTH is 32" {  } {  } 0 0 "2019.08.15.16:35:56 Info: q_sys.pcie_cv_hip_avmm_0: TXS ADDRESS WIDTH is 32" 0 0 "Shell" 0 -1 1565879756209 ""}
{ "Info" "" "" "2019.08.15.16:35:56 Info: q_sys.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.08.15.16:35:56 Info: q_sys.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1565879756209 ""}
{ "Warning" "" "" "2019.08.15.16:35:56 Warning: q_sys.ctl_0: Interrupt sender ctl_0.modular_sgdma_dispatcher_0_csr_irq is not connected to an interrupt receiver" {  } {  } 0 0 "2019.08.15.16:35:56 Warning: q_sys.ctl_0: Interrupt sender ctl_0.modular_sgdma_dispatcher_0_csr_irq is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1565879756215 ""}
{ "Warning" "" "" "2019.08.15.16:35:56 Warning: q_sys.pcie_cv_hip_avmm_0: Interrupt sender pcie_cv_hip_avmm_0.CraIrq is not connected to an interrupt receiver" {  } {  } 0 0 "2019.08.15.16:35:56 Warning: q_sys.pcie_cv_hip_avmm_0: Interrupt sender pcie_cv_hip_avmm_0.CraIrq is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1565879756217 ""}
{ "Info" "" "" "2019.08.15.16:35:56 Info: q_sys: Generating q_sys \"q_sys\" for SIM_VERILOG" {  } {  } 0 0 "2019.08.15.16:35:56 Info: q_sys: Generating q_sys \"q_sys\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1565879756773 ""}
{ "Warning" "altera_merlin_arbitrator.sv\n2019.08.15.16:36:27 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"\n2019.08.15.16:36:27 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"\n2019.08.15.16:36:27 Info: alt_xcvr_reconfig_cpu: Done "alt_xcvr_reconfig_cpu" with 22 modules, 34 files" "" "run_tclsh_script result:2019.08.15.16:36:06 Info: \n********************************************************************************************************************\n\nUse qsys-generate for a simpler command-line interface for generating IP.\n\nRun ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs.\n\n********************************************************************************************************************\n2019.08.15.16:36:14 Progress: Loading alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu.qsys\n2019.08.15.16:36:15 Progress: Reading input file\n2019.08.15.16:36:15 Warning: Invalid device family name in input file: Stratix V\n2019.08.15.16:36:15 Progress: Adding clk_0 \[clock_source 12.0\]\n2019.08.15.16:36:17 Warning: clk_0: Used clock_source 18.1 (instead of 12.0)\n2019.08.15.16:36:17 Progress: Parameterizing module clk_0\n2019.08.15.16:36:17 Progress: Adding reconfig_cpu \[altera_nios2_qsys 12.0\]\n2019.08.15.16:36:17 Warning: reconfig_cpu: Used altera_nios2_qsys 16.1 (instead of 12.0)\n2019.08.15.16:36:17 Progress: Parameterizing module reconfig_cpu\n2019.08.15.16:36:17 Progress: Adding reconfig_mem \[alt_xcvr_reconfig_cpu_ram_if 11.0\]\n2019.08.15.16:36:18 Progress: Parameterizing module reconfig_mem\n2019.08.15.16:36:18 Progress: Adding reconfig_ctrl \[alt_xcvr_reconfig_cpu_ctrl_if 11.0\]\n2019.08.15.16:36:18 Progress: Parameterizing module reconfig_ctrl\n2019.08.15.16:36:18 Progress: Building connections\n2019.08.15.16:36:18 Progress: Parameterizing connections\n2019.08.15.16:36:18 Progress: Validating\n2019.08.15.16:36:19 Progress: Done reading input file\n2019.08.15.16:36:20 Warning: alt_xcvr_reconfig_cpu.reconfig_cpu: Nios II Classic cores are no longer recommended for new projects\n2019.08.15.16:36:20 Warning: alt_xcvr_reconfig_cpu.reconfig_cpu: No Debugger.  You will not be able to download or debug programs\n2019.08.15.16:36:20 Info: alt_xcvr_reconfig_cpu: Generating alt_xcvr_reconfig_cpu \"alt_xcvr_reconfig_cpu\" for SIM_VERILOG\n2019.08.15.16:36:23 Info: reconfig_cpu: Starting RTL generation for module 'alt_xcvr_reconfig_cpu_reconfig_cpu'\n2019.08.15.16:36:23 Info: reconfig_cpu:   Generation command is \[exec /home/daniel/intelFPGA_lite/18.1/quartus/linux64/eperlcmd -I /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=alt_xcvr_reconfig_cpu_reconfig_cpu --dir=/tmp/alt8123_401492462818863003.dir/0002_reconfig_cpu_gen/ --quartus_bindir=/home/daniel/intelFPGA_lite/18.1/quartus/linux64 --verilog --config=/tmp/alt8123_401492462818863003.dir/0002_reconfig_cpu_gen//alt_xcvr_reconfig_cpu_reconfig_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8123_401492462818863003.dir/0002_reconfig_cpu_gen/  \]\n2019.08.15.16:36:25 Info: reconfig_cpu: # 2019.08.15 16:36:23 (*) Starting Nios II generation\n2019.08.15.16:36:25 Info: reconfig_cpu: # 2019.08.15 16:36:23 (*)   Checking for plaintext license.\n2019.08.15.16:36:25 Info: reconfig_cpu: # 2019.08.15 16:36:24 (*)   Couldn't query license setup in Quartus directory /home/daniel/intelFPGA_lite/18.1/quartus/linux64\n2019.08.15.16:36:25 Info: reconfig_cpu: # 2019.08.15 16:36:24 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable\n2019.08.15.16:36:25 Info: reconfig_cpu: # 2019.08.15 16:36:24 (*)   LM_LICENSE_FILE environment variable is empty\n2019.08.15.16:36:25 Info: reconfig_cpu: # 2019.08.15 16:36:24 (*)   Plaintext license not found.\n2019.08.15.16:36:25 Info: reconfig_cpu: # 2019.08.15 16:36:24 (*)   No license required to generate encrypted Nios II/e.\n2019.08.15.16:36:25 Info: reconfig_cpu: # 2019.08.15 16:36:24 (*)   Elaborating CPU configuration settings\n2019.08.15.16:36:25 Info: reconfig_cpu: # 2019.08.15 16:36:24 (*)   Creating all objects for CPU\n2019.08.15.16:36:25 Info: reconfig_cpu: # 2019.08.15 16:36:25 (*)   Creating '/tmp/alt8123_401492462818863003.dir/0002_reconfig_cpu_gen//alt_xcvr_reconfig_cpu_reconfig_cpu_nios2_waves.do'\n2019.08.15.16:36:25 Info: reconfig_cpu: # 2019.08.15 16:36:25 (*)   Generating RTL from CPU objects\n2019.08.15.16:36:25 Info: reconfig_cpu: # 2019.08.15 16:36:25 (*)   Creating plain-text RTL\n2019.08.15.16:36:25 Info: reconfig_cpu: # 2019.08.15 16:36:25 (*) Done Nios II generation\n2019.08.15.16:36:25 Info: reconfig_cpu: Done RTL generation for module 'alt_xcvr_reconfig_cpu_reconfig_cpu'\n2019.08.15.16:36:25 Info: reconfig_cpu: \"alt_xcvr_reconfig_cpu\" instantiated altera_nios2_qsys \"reconfig_cpu\"\n2019.08.15.16:36:26 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0\n2019.08.15.16:36:26 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0\n2019.08.15.16:36:26 Info: mm_interconnect_0: \"alt_xcvr_reconfig_cpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\"\n2019.08.15.16:36:26 Info: irq_mapper: \"alt_xcvr_reconfig_cpu\" instantiated altera_irq_mapper \"irq_mapper\"\n2019.08.15.16:36:26 Info: rst_controller: \"alt_xcvr_reconfig_cpu\" instantiated altera_reset_controller \"rst_controller\"\n2019.08.15.16:36:26 Info: reconfig_cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"reconfig_cpu_data_master_translator\"\n2019.08.15.16:36:26 Info: reconfig_mem_mem_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"reconfig_mem_mem_translator\"\n2019.08.15.16:36:26 Info: reconfig_cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"reconfig_cpu_data_master_agent\"\n2019.08.15.16:36:26 Info: reconfig_mem_mem_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"reconfig_mem_mem_agent\"\n2019.08.15.16:36:26 Info: reconfig_mem_mem_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"reconfig_mem_mem_agent_rsp_fifo\"\n2019.08.15.16:36:26 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"\n2019.08.15.16:36:26 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"\n2019.08.15.16:36:26 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"\n2019.08.15.16:36:26 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"\n2019.08.15.16:36:27 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"\n2019.08.15.16:36:27 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"\n2019.08.15.16:36:27 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"\n2019.08.15.16:36:27 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"\n2019.08.15.16:36:27 Info: Reusing file /tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_merlin_arbitrator.sv\n2019.08.15.16:36:27 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"\n2019.08.15.16:36:27 Info: Reusing file /tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_merlin_arbitrator.sv\n2019.08.15.16:36:27 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"\n2019.08.15.16:36:27 Info: Reusing file /tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "run_tclsh_script result:2019.08.15.16:36:06 Info: \n********************************************************************************************************************\n\nUse qsys-generate for a simpler command-line interface for generating IP.\n\nRun ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs.\n\n********************************************************************************************************************\n2019.08.15.16:36:14 Progress: Loading alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu.qsys\n2019.08.15.16:36:15 Progress: Reading input file\n2019.08.15.16:36:15 Warning: Invalid device family name in input file: Stratix V\n2019.08.15.16:36:15 Progress: Adding clk_0 \[clock_source 12.0\]\n2019.08.15.16:36:17 Warning: clk_0: Used clock_source 18.1 (instead of 12.0)\n2019.08.15.16:36:17 Progress: Parameterizing module clk_0\n2019.08.15.16:36:17 Progress: Adding reconfig_cpu \[altera_nios2_qsys 12.0\]\n2019.08.15.16:36:17 Warning: reconfig_cpu: Used altera_nios2_qsys 16.1 (instead of 12.0)\n2019.08.15.16:36:17 Progress: Parameterizing module reconfig_cpu\n2019.08.15.16:36:17 Progress: Adding reconfig_mem \[alt_xcvr_reconfig_cpu_ram_if 11.0\]\n2019.08.15.16:36:18 Progress: Parameterizing module reconfig_mem\n2019.08.15.16:36:18 Progress: Adding reconfig_ctrl \[alt_xcvr_reconfig_cpu_ctrl_if 11.0\]\n2019.08.15.16:36:18 Progress: Parameterizing module reconfig_ctrl\n2019.08.15.16:36:18 Progress: Building connections\n2019.08.15.16:36:18 Progress: Parameterizing connections\n2019.08.15.16:36:18 Progress: Validating\n2019.08.15.16:36:19 Progress: Done reading input file\n2019.08.15.16:36:20 Warning: alt_xcvr_reconfig_cpu.reconfig_cpu: Nios II Classic cores are no longer recommended for new projects\n2019.08.15.16:36:20 Warning: alt_xcvr_reconfig_cpu.reconfig_cpu: No Debugger.  You will not be able to download or debug programs\n2019.08.15.16:36:20 Info: alt_xcvr_reconfig_cpu: Generating alt_xcvr_reconfig_cpu \"alt_xcvr_reconfig_cpu\" for SIM_VERILOG\n2019.08.15.16:36:23 Info: reconfig_cpu: Starting RTL generation for module 'alt_xcvr_reconfig_cpu_reconfig_cpu'\n2019.08.15.16:36:23 Info: reconfig_cpu:   Generation command is \[exec /home/daniel/intelFPGA_lite/18.1/quartus/linux64/eperlcmd -I /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=alt_xcvr_reconfig_cpu_reconfig_cpu --dir=/tmp/alt8123_401492462818863003.dir/0002_reconfig_cpu_gen/ --quartus_bindir=/home/daniel/intelFPGA_lite/18.1/quartus/linux64 --verilog --config=/tmp/alt8123_401492462818863003.dir/0002_reconfig_cpu_gen//alt_xcvr_reconfig_cpu_reconfig_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8123_401492462818863003.dir/0002_reconfig_cpu_gen/  \]\n2019.08.15.16:36:25 Info: reconfig_cpu: # 2019.08.15 16:36:23 (*) Starting Nios II generation\n2019.08.15.16:36:25 Info: reconfig_cpu: # 2019.08.15 16:36:23 (*)   Checking for plaintext license.\n2019.08.15.16:36:25 Info: reconfig_cpu: # 2019.08.15 16:36:24 (*)   Couldn't query license setup in Quartus directory /home/daniel/intelFPGA_lite/18.1/quartus/linux64\n2019.08.15.16:36:25 Info: reconfig_cpu: # 2019.08.15 16:36:24 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable\n2019.08.15.16:36:25 Info: reconfig_cpu: # 2019.08.15 16:36:24 (*)   LM_LICENSE_FILE environment variable is empty\n2019.08.15.16:36:25 Info: reconfig_cpu: # 2019.08.15 16:36:24 (*)   Plaintext license not found.\n2019.08.15.16:36:25 Info: reconfig_cpu: # 2019.08.15 16:36:24 (*)   No license required to generate encrypted Nios II/e.\n2019.08.15.16:36:25 Info: reconfig_cpu: # 2019.08.15 16:36:24 (*)   Elaborating CPU configuration settings\n2019.08.15.16:36:25 Info: reconfig_cpu: # 2019.08.15 16:36:24 (*)   Creating all objects for CPU\n2019.08.15.16:36:25 Info: reconfig_cpu: # 2019.08.15 16:36:25 (*)   Creating '/tmp/alt8123_401492462818863003.dir/0002_reconfig_cpu_gen//alt_xcvr_reconfig_cpu_reconfig_cpu_nios2_waves.do'\n2019.08.15.16:36:25 Info: reconfig_cpu: # 2019.08.15 16:36:25 (*)   Generating RTL from CPU objects\n2019.08.15.16:36:25 Info: reconfig_cpu: # 2019.08.15 16:36:25 (*)   Creating plain-text RTL\n2019.08.15.16:36:25 Info: reconfig_cpu: # 2019.08.15 16:36:25 (*) Done Nios II generation\n2019.08.15.16:36:25 Info: reconfig_cpu: Done RTL generation for module 'alt_xcvr_reconfig_cpu_reconfig_cpu'\n2019.08.15.16:36:25 Info: reconfig_cpu: \"alt_xcvr_reconfig_cpu\" instantiated altera_nios2_qsys \"reconfig_cpu\"\n2019.08.15.16:36:26 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0\n2019.08.15.16:36:26 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0\n2019.08.15.16:36:26 Info: mm_interconnect_0: \"alt_xcvr_reconfig_cpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\"\n2019.08.15.16:36:26 Info: irq_mapper: \"alt_xcvr_reconfig_cpu\" instantiated altera_irq_mapper \"irq_mapper\"\n2019.08.15.16:36:26 Info: rst_controller: \"alt_xcvr_reconfig_cpu\" instantiated altera_reset_controller \"rst_controller\"\n2019.08.15.16:36:26 Info: reconfig_cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"reconfig_cpu_data_master_translator\"\n2019.08.15.16:36:26 Info: reconfig_mem_mem_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"reconfig_mem_mem_translator\"\n2019.08.15.16:36:26 Info: reconfig_cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"reconfig_cpu_data_master_agent\"\n2019.08.15.16:36:26 Info: reconfig_mem_mem_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"reconfig_mem_mem_agent\"\n2019.08.15.16:36:26 Info: reconfig_mem_mem_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"reconfig_mem_mem_agent_rsp_fifo\"\n2019.08.15.16:36:26 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"\n2019.08.15.16:36:26 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"\n2019.08.15.16:36:26 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"\n2019.08.15.16:36:26 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"\n2019.08.15.16:36:27 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"\n2019.08.15.16:36:27 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"\n2019.08.15.16:36:27 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"\n2019.08.15.16:36:27 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"\n2019.08.15.16:36:27 Info: Reusing file /tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_merlin_arbitrator.sv\n2019.08.15.16:36:27 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"\n2019.08.15.16:36:27 Info: Reusing file /tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_merlin_arbitrator.sv\n2019.08.15.16:36:27 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"\n2019.08.15.16:36:27 Info: Reusing file /tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787281 ""}
{ "Info" "altera_xcvr_functions.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic" 0 0 "Shell" 0 -1 1565879787356 ""}
{ "Info" "altera_xcvr_functions.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/altera_xcvr_functions.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/altera_xcvr_functions.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor" 0 0 "Shell" 0 -1 1565879787362 ""}
{ "Info" "av_xcvr_h.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879787367 ""}
{ "Info" "av_xcvr_h.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xcvr_h.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/av" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xcvr_h.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/av" 0 0 "Shell" 0 -1 1565879787372 ""}
{ "Info" "alt_xcvr_resync.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1565879787373 ""}
{ "Info" "alt_xcvr_resync.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/ctrl" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/ctrl" 0 0 "Shell" 0 -1 1565879787374 ""}
{ "Info" "alt_xcvr_reconfig_h.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH ./" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH ./" 0 0 "Shell" 0 -1 1565879787376 ""}
{ "Info" "alt_xcvr_reconfig_h.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_h.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_h.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor" 0 0 "Shell" 0 -1 1565879787378 ""}
{ "Info" "alt_xcvr_reconfig.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH ./" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH ./" 0 0 "Shell" 0 -1 1565879787380 ""}
{ "Info" "alt_xcvr_reconfig.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor" 0 0 "Shell" 0 -1 1565879787382 ""}
{ "Info" "alt_xcvr_reconfig_cal_seq.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH ./" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH ./" 0 0 "Shell" 0 -1 1565879787386 ""}
{ "Info" "alt_xcvr_reconfig_cal_seq.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor" 0 0 "Shell" 0 -1 1565879787388 ""}
{ "Info" "alt_xreconf_cif.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_cif.sv SYSTEM_VERILOG PATH ./" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_cif.sv SYSTEM_VERILOG PATH ./" 0 0 "Shell" 0 -1 1565879787394 ""}
{ "Info" "alt_xreconf_cif.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_cif.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_cif.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor" 0 0 "Shell" 0 -1 1565879787397 ""}
{ "Info" "alt_xreconf_uif.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_uif.sv SYSTEM_VERILOG PATH ./" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_uif.sv SYSTEM_VERILOG PATH ./" 0 0 "Shell" 0 -1 1565879787398 ""}
{ "Info" "alt_xreconf_uif.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_uif.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_uif.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor" 0 0 "Shell" 0 -1 1565879787401 ""}
{ "Info" "alt_xreconf_basic_acq.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH ./" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH ./" 0 0 "Shell" 0 -1 1565879787405 ""}
{ "Info" "alt_xreconf_basic_acq.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_basic_acq.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_basic_acq.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor" 0 0 "Shell" 0 -1 1565879787408 ""}
{ "Info" "alt_xcvr_reconfig_analog.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog" 0 0 "Shell" 0 -1 1565879787410 ""}
{ "Info" "alt_xcvr_reconfig_analog.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_analog/mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_analog/mentor" 0 0 "Shell" 0 -1 1565879787412 ""}
{ "Info" "alt_xcvr_reconfig_analog_av.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog" 0 0 "Shell" 0 -1 1565879787414 ""}
{ "Info" "alt_xcvr_reconfig_analog_av.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_analog_av.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_analog/mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_analog_av.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_analog/mentor" 0 0 "Shell" 0 -1 1565879787421 ""}
{ "Info" "alt_xreconf_analog_datactrl_av.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_datactrl_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_datactrl_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog" 0 0 "Shell" 0 -1 1565879787425 ""}
{ "Info" "alt_xreconf_analog_datactrl_av.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_analog_datactrl_av.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_analog/mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_analog_datactrl_av.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_analog/mentor" 0 0 "Shell" 0 -1 1565879787429 ""}
{ "Info" "alt_xreconf_analog_rmw_av.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_rmw_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_rmw_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog" 0 0 "Shell" 0 -1 1565879787432 ""}
{ "Info" "alt_xreconf_analog_rmw_av.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_analog_rmw_av.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_analog/mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_analog_rmw_av.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_analog/mentor" 0 0 "Shell" 0 -1 1565879787437 ""}
{ "Info" "alt_xreconf_analog_ctrlsm.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog" 0 0 "Shell" 0 -1 1565879787440 ""}
{ "Info" "alt_xreconf_analog_ctrlsm.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_analog/mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_analog/mentor" 0 0 "Shell" 0 -1 1565879787443 ""}
{ "Info" "alt_xcvr_reconfig_offset_cancellation.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation" 0 0 "Shell" 0 -1 1565879787447 ""}
{ "Info" "alt_xcvr_reconfig_offset_cancellation.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_offset_cancellation/mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_offset_cancellation/mentor" 0 0 "Shell" 0 -1 1565879787451 ""}
{ "Info" "alt_xcvr_reconfig_offset_cancellation_av.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation" 0 0 "Shell" 0 -1 1565879787454 ""}
{ "Info" "alt_xcvr_reconfig_offset_cancellation_av.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_offset_cancellation_av.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_offset_cancellation/mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_offset_cancellation_av.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_offset_cancellation/mentor" 0 0 "Shell" 0 -1 1565879787459 ""}
{ "Info" "alt_xcvr_reconfig_eyemon.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon" 0 0 "Shell" 0 -1 1565879787463 ""}
{ "Info" "alt_xcvr_reconfig_eyemon.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_eyemon/mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_eyemon/mentor" 0 0 "Shell" 0 -1 1565879787465 ""}
{ "Info" "alt_xcvr_reconfig_dfe.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe" 0 0 "Shell" 0 -1 1565879787468 ""}
{ "Info" "alt_xcvr_reconfig_dfe.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor" 0 0 "Shell" 0 -1 1565879787471 ""}
{ "Info" "alt_xcvr_reconfig_adce.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce" 0 0 "Shell" 0 -1 1565879787479 ""}
{ "Info" "alt_xcvr_reconfig_adce.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_adce/mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_adce/mentor" 0 0 "Shell" 0 -1 1565879787481 ""}
{ "Info" "alt_xcvr_reconfig_dcd.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd" 0 0 "Shell" 0 -1 1565879787490 ""}
{ "Info" "alt_xcvr_reconfig_dcd.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor" 0 0 "Shell" 0 -1 1565879787494 ""}
{ "Info" "alt_xcvr_reconfig_dcd_av.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd" 0 0 "Shell" 0 -1 1565879787499 ""}
{ "Info" "alt_xcvr_reconfig_dcd_cal_av.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_cal_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_cal_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd" 0 0 "Shell" 0 -1 1565879787509 ""}
{ "Info" "alt_xcvr_reconfig_dcd_control_av.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_control_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_control_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd" 0 0 "Shell" 0 -1 1565879787512 ""}
{ "Info" "alt_xcvr_reconfig_dcd_av.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_av.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_av.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor" 0 0 "Shell" 0 -1 1565879787516 ""}
{ "Info" "alt_xcvr_reconfig_dcd_cal_av.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_cal_av.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_cal_av.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor" 0 0 "Shell" 0 -1 1565879787523 ""}
{ "Info" "alt_xcvr_reconfig_dcd_control_av.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_control_av.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_control_av.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor" 0 0 "Shell" 0 -1 1565879787526 ""}
{ "Info" "alt_xcvr_reconfig_mif.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif" 0 0 "Shell" 0 -1 1565879787528 ""}
{ "Info" "alt_xcvr_reconfig_mif.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_mif/mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_mif/mentor" 0 0 "Shell" 0 -1 1565879787530 ""}
{ "Info" "av_xcvr_reconfig_mif.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif" 0 0 "Shell" 0 -1 1565879787535 ""}
{ "Info" "av_xcvr_reconfig_mif_ctrl.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif" 0 0 "Shell" 0 -1 1565879787537 ""}
{ "Info" "av_xcvr_reconfig_mif_avmm.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif" 0 0 "Shell" 0 -1 1565879787540 ""}
{ "Info" "av_xcvr_reconfig_mif.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xcvr_reconfig_mif.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_mif/mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xcvr_reconfig_mif.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_mif/mentor" 0 0 "Shell" 0 -1 1565879787544 ""}
{ "Info" "av_xcvr_reconfig_mif_ctrl.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_mif/mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_mif/mentor" 0 0 "Shell" 0 -1 1565879787546 ""}
{ "Info" "av_xcvr_reconfig_mif_avmm.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_mif/mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_mif/mentor" 0 0 "Shell" 0 -1 1565879787548 ""}
{ "Info" "alt_xcvr_reconfig_pll.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll" 0 0 "Shell" 0 -1 1565879787555 ""}
{ "Info" "alt_xcvr_reconfig_pll.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_pll/mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_pll/mentor" 0 0 "Shell" 0 -1 1565879787557 ""}
{ "Info" "av_xcvr_reconfig_pll.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll" 0 0 "Shell" 0 -1 1565879787562 ""}
{ "Info" "av_xcvr_reconfig_pll_ctrl.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll" 0 0 "Shell" 0 -1 1565879787569 ""}
{ "Info" "av_xcvr_reconfig_pll.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xcvr_reconfig_pll.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_pll/mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xcvr_reconfig_pll.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_pll/mentor" 0 0 "Shell" 0 -1 1565879787574 ""}
{ "Info" "av_xcvr_reconfig_pll_ctrl.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_pll/mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_pll/mentor" 0 0 "Shell" 0 -1 1565879787577 ""}
{ "Info" "alt_xcvr_reconfig_soc.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc" 0 0 "Shell" 0 -1 1565879787580 ""}
{ "Info" "alt_xcvr_reconfig_cpu_ram.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc" 0 0 "Shell" 0 -1 1565879787582 ""}
{ "Info" "alt_xcvr_reconfig_cpu_ram.hex" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.hex OTHER PATH ../alt_xcvr_reconfig_soc/software/alt_xcvr_reconfig_av/mem_init" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.hex OTHER PATH ../alt_xcvr_reconfig_soc/software/alt_xcvr_reconfig_av/mem_init" 0 0 "Shell" 0 -1 1565879787585 ""}
{ "Info" "alt_xcvr_reconfig_direct.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_direct" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_direct" 0 0 "Shell" 0 -1 1565879787587 ""}
{ "Info" "alt_arbiter_acq.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_arbiter_acq.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_arbiter_acq.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" 0 0 "Shell" 0 -1 1565879787593 ""}
{ "Info" "alt_xcvr_reconfig_basic.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" 0 0 "Shell" 0 -1 1565879787596 ""}
{ "Info" "alt_arbiter_acq.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_arbiter_acq.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_arbiter_acq.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor" 0 0 "Shell" 0 -1 1565879787601 ""}
{ "Info" "alt_xcvr_reconfig_basic.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor" 0 0 "Shell" 0 -1 1565879787602 ""}
{ "Info" "av_xrbasic_l2p_addr.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" 0 0 "Shell" 0 -1 1565879787604 ""}
{ "Info" "av_xrbasic_l2p_ch.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" 0 0 "Shell" 0 -1 1565879787606 ""}
{ "Info" "av_xrbasic_l2p_rom.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" 0 0 "Shell" 0 -1 1565879787608 ""}
{ "Info" "av_xrbasic_lif_csr.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" 0 0 "Shell" 0 -1 1565879787610 ""}
{ "Info" "av_xrbasic_lif.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_lif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_lif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" 0 0 "Shell" 0 -1 1565879787612 ""}
{ "Info" "av_xcvr_reconfig_basic.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" 0 0 "Shell" 0 -1 1565879787613 ""}
{ "Info" "av_xrbasic_l2p_addr.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xrbasic_l2p_addr.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xrbasic_l2p_addr.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor" 0 0 "Shell" 0 -1 1565879787615 ""}
{ "Info" "av_xrbasic_l2p_ch.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xrbasic_l2p_ch.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xrbasic_l2p_ch.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor" 0 0 "Shell" 0 -1 1565879787617 ""}
{ "Info" "av_xrbasic_l2p_rom.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xrbasic_l2p_rom.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xrbasic_l2p_rom.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor" 0 0 "Shell" 0 -1 1565879787619 ""}
{ "Info" "av_xrbasic_lif_csr.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xrbasic_lif_csr.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xrbasic_lif_csr.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor" 0 0 "Shell" 0 -1 1565879787623 ""}
{ "Info" "av_xrbasic_lif.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xrbasic_lif.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xrbasic_lif.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor" 0 0 "Shell" 0 -1 1565879787625 ""}
{ "Info" "av_xcvr_reconfig_basic.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xcvr_reconfig_basic.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xcvr_reconfig_basic.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor" 0 0 "Shell" 0 -1 1565879787627 ""}
{ "Info" "alt_xcvr_arbiter.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1565879787629 ""}
{ "Info" "alt_xcvr_m2s.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1565879787631 ""}
{ "Info" "altera_wait_generate.v" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1565879787635 ""}
{ "Info" "alt_xcvr_csr_selector.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1565879787637 ""}
{ "Info" "alt_xcvr_arbiter.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_arbiter.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/ctrl" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_arbiter.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/ctrl" 0 0 "Shell" 0 -1 1565879787643 ""}
{ "Info" "alt_xcvr_m2s.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_m2s.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/ctrl" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_m2s.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/ctrl" 0 0 "Shell" 0 -1 1565879787651 ""}
{ "Info" "altera_wait_generate.v MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/altera_wait_generate.v VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/ctrl" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/altera_wait_generate.v VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/ctrl" 0 0 "Shell" 0 -1 1565879787652 ""}
{ "Info" "alt_xcvr_csr_selector.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_csr_selector.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/ctrl" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_csr_selector.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/ctrl" 0 0 "Shell" 0 -1 1565879787654 ""}
{ "Info" "sv_reconfig_bundle_to_basic.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv" 0 0 "Shell" 0 -1 1565879787655 ""}
{ "Info" "sv_reconfig_bundle_to_basic.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/sv" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/sv" 0 0 "Shell" 0 -1 1565879787657 ""}
{ "Info" "av_reconfig_bundle_to_basic.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879787658 ""}
{ "Info" "av_reconfig_bundle_to_xcvr.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879787660 ""}
{ "Info" "av_reconfig_bundle_to_basic.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/av" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/av" 0 0 "Shell" 0 -1 1565879787662 ""}
{ "Info" "av_reconfig_bundle_to_xcvr.sv MENTOR_SPECIFIC" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/av" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/av" 0 0 "Shell" 0 -1 1565879787665 ""}
{ "Info" "alt_xcvr_reconfig_cpu.v" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG" 0 0 "Shell" 0 -1 1565879787666 ""}
{ "Info" "alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787668 ""}
{ "Info" "alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787672 ""}
{ "Info" "alt_xcvr_reconfig_cpu_reconfig_cpu_nios2_waves.do" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_nios2_waves.do OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_nios2_waves.do OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787677 ""}
{ "Info" "alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.hex" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.hex OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.hex OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787679 ""}
{ "Info" "alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.dat" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.dat OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.dat OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787681 ""}
{ "Info" "alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787683 ""}
{ "Info" "alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.hex" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.hex OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.hex OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787695 ""}
{ "Info" "alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.dat" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.dat OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.dat OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787698 ""}
{ "Info" "alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787705 ""}
{ "Info" "alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787708 ""}
{ "Info" "alt_xcvr_reconfig_cpu_irq_mapper.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787715 ""}
{ "Info" "altera_reset_controller.v" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787721 ""}
{ "Info" "altera_reset_synchronizer.v" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_synchronizer.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_synchronizer.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787727 ""}
{ "Info" "altera_reset_controller.sdc" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.sdc OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.sdc OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787730 ""}
{ "Info" "altera_merlin_master_translator.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_translator.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_translator.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787736 ""}
{ "Info" "altera_merlin_slave_translator.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787739 ""}
{ "Info" "altera_merlin_master_agent.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_agent.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_agent.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787746 ""}
{ "Info" "altera_merlin_slave_agent.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787750 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787755 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_avalon_sc_fifo.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_avalon_sc_fifo.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787760 ""}
{ "Info" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787763 ""}
{ "Info" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787764 ""}
{ "Info" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787768 ""}
{ "Info" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787773 ""}
{ "Info" "alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787775 ""}
{ "Info" "alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787778 ""}
{ "Info" "alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787786 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787793 ""}
{ "Info" "alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787796 ""}
{ "Info" "alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787803 ""}
{ "Info" "alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787811 ""}
{ "Info" "alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787817 ""}
{ "Info" "alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules" 0 0 "Shell" 0 -1 1565879787820 ""}
{ "Info" "" "" "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: \"q_sys\" instantiated alt_xcvr_reconfig \"alt_xcvr_reconfig_0\"" {  } {  } 0 0 "2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: \"q_sys\" instantiated alt_xcvr_reconfig \"alt_xcvr_reconfig_0\"" 0 0 "Shell" 0 -1 1565879787891 ""}
{ "Info" "" "" "2019.08.15.16:36:28 Info: ctl_0: \"q_sys\" instantiated msgdma_ctl \"ctl_0\"" {  } {  } 0 0 "2019.08.15.16:36:28 Info: ctl_0: \"q_sys\" instantiated msgdma_ctl \"ctl_0\"" 0 0 "Shell" 0 -1 1565879788011 ""}
{ "Info" "" "" "2019.08.15.16:36:28 Info: onchip_memory2_0: Starting RTL generation for module 'q_sys_onchip_memory2_0'" {  } {  } 0 0 "2019.08.15.16:36:28 Info: onchip_memory2_0: Starting RTL generation for module 'q_sys_onchip_memory2_0'" 0 0 "Shell" 0 -1 1565879788020 ""}
{ "Info" "  ]" "" "2019.08.15.16:36:28 Info: onchip_memory2_0:   Generation command is \[exec /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=q_sys_onchip_memory2_0 --dir=/tmp/alt8123_5214709751103173295.dir/0005_onchip_memory2_0_gen/ --quartus_dir=/home/daniel/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8123_5214709751103173295.dir/0005_onchip_memory2_0_gen//q_sys_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8123_5214709751103173295.dir/0005_onchip_memory2_0_gen" {  } {  } 0 0 "2019.08.15.16:36:28 Info: onchip_memory2_0:   Generation command is \[exec /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=q_sys_onchip_memory2_0 --dir=/tmp/alt8123_5214709751103173295.dir/0005_onchip_memory2_0_gen/ --quartus_dir=/home/daniel/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8123_5214709751103173295.dir/0005_onchip_memory2_0_gen//q_sys_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8123_5214709751103173295.dir/0005_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1565879788021 ""}
{ "Info" "" "" "2019.08.15.16:36:30 Info: onchip_memory2_0: Done RTL generation for module 'q_sys_onchip_memory2_0'" {  } {  } 0 0 "2019.08.15.16:36:30 Info: onchip_memory2_0: Done RTL generation for module 'q_sys_onchip_memory2_0'" 0 0 "Shell" 0 -1 1565879790155 ""}
{ "Info" "" "" "2019.08.15.16:36:30 Info: onchip_memory2_0: \"q_sys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2019.08.15.16:36:30 Info: onchip_memory2_0: \"q_sys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1565879790165 ""}
{ "Info" "altera_xcvr_functions.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic" 0 0 "Shell" 0 -1 1565879790213 ""}
{ "Info" "sv_reconfig_bundle_to_xcvr.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv" 0 0 "Shell" 0 -1 1565879790214 ""}
{ "Info" "sv_reconfig_bundle_to_ip.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv" 0 0 "Shell" 0 -1 1565879790216 ""}
{ "Info" "sv_reconfig_bundle_merger.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv" 0 0 "Shell" 0 -1 1565879790220 ""}
{ "Info" "av_xcvr_h.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879790222 ""}
{ "Info" "av_xcvr_avmm_csr.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879790222 ""}
{ "Info" "av_tx_pma_ch.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879790223 ""}
{ "Info" "av_tx_pma.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879790225 ""}
{ "Info" "av_rx_pma.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879790227 ""}
{ "Info" "av_pma.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879790228 ""}
{ "Info" "av_pcs_ch.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879790229 ""}
{ "Info" "av_pcs.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879790234 ""}
{ "Info" "av_xcvr_avmm.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879790236 ""}
{ "Info" "av_xcvr_native.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879790238 ""}
{ "Info" "av_xcvr_plls.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879790239 ""}
{ "Info" "av_xcvr_data_adapter.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879790240 ""}
{ "Info" "av_reconfig_bundle_to_basic.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879790241 ""}
{ "Info" "av_reconfig_bundle_to_xcvr.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879790242 ""}
{ "Info" "av_hssi_8g_rx_pcs_rbc.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" 0 0 "Shell" 0 -1 1565879790244 ""}
{ "Info" "av_hssi_8g_tx_pcs_rbc.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" 0 0 "Shell" 0 -1 1565879790246 ""}
{ "Info" "av_hssi_common_pcs_pma_interface_rbc.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" 0 0 "Shell" 0 -1 1565879790247 ""}
{ "Info" "av_hssi_common_pld_pcs_interface_rbc.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" 0 0 "Shell" 0 -1 1565879790250 ""}
{ "Info" "av_hssi_pipe_gen1_2_rbc.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" 0 0 "Shell" 0 -1 1565879790255 ""}
{ "Info" "av_hssi_rx_pcs_pma_interface_rbc.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" 0 0 "Shell" 0 -1 1565879790257 ""}
{ "Info" "av_hssi_rx_pld_pcs_interface_rbc.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" 0 0 "Shell" 0 -1 1565879790259 ""}
{ "Info" "av_hssi_tx_pcs_pma_interface_rbc.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" 0 0 "Shell" 0 -1 1565879790260 ""}
{ "Info" "av_hssi_tx_pld_pcs_interface_rbc.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" 0 0 "Shell" 0 -1 1565879790262 ""}
{ "Info" "alt_reset_ctrl_lego.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_reset_ctrl_lego.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_reset_ctrl_lego.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1565879790264 ""}
{ "Info" "alt_reset_ctrl_tgx_cdrauto.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_reset_ctrl_tgx_cdrauto.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_reset_ctrl_tgx_cdrauto.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1565879790265 ""}
{ "Info" "alt_xcvr_resync.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1565879790266 ""}
{ "Info" "alt_xcvr_csr_common_h.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_common_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_common_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1565879790269 ""}
{ "Info" "alt_xcvr_csr_common.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_common.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_common.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1565879790270 ""}
{ "Info" "alt_xcvr_csr_pcs8g_h.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_pcs8g_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_pcs8g_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1565879790271 ""}
{ "Info" "alt_xcvr_csr_pcs8g.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_pcs8g.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_pcs8g.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1565879790272 ""}
{ "Info" "alt_xcvr_csr_selector.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1565879790273 ""}
{ "Info" "alt_xcvr_mgmt2dec.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_mgmt2dec.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_mgmt2dec.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1565879790274 ""}
{ "Info" "altera_wait_generate.v" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1565879790275 ""}
{ "Info" "av_xcvr_emsip_adapter.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_emsip_adapter.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_emsip_adapter.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av" 0 0 "Shell" 0 -1 1565879790276 ""}
{ "Info" "av_xcvr_pipe_native_hip.sv" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_pipe_native_hip.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_pipe_native_hip.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av" 0 0 "Shell" 0 -1 1565879790278 ""}
{ "Info" "" "" "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: \"q_sys\" instantiated altera_pcie_cv_hip_avmm \"pcie_cv_hip_avmm_0\"" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: \"q_sys\" instantiated altera_pcie_cv_hip_avmm \"pcie_cv_hip_avmm_0\"" 0 0 "Shell" 0 -1 1565879790287 ""}
{ "Info" "altera_xcvr_functions.sv" "" "2019.08.15.16:36:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" {  } {  } 0 0 "2019.08.15.16:36:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" 0 0 "Shell" 0 -1 1565879790301 ""}
{ "Info" "av_xcvr_h.sv" "" "2019.08.15.16:36:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" {  } {  } 0 0 "2019.08.15.16:36:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" 0 0 "Shell" 0 -1 1565879790303 ""}
{ "Info" "av_reconfig_bundle_to_basic.sv" "" "2019.08.15.16:36:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" {  } {  } 0 0 "2019.08.15.16:36:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" 0 0 "Shell" 0 -1 1565879790307 ""}
{ "Info" "av_reconfig_bundle_to_xcvr.sv" "" "2019.08.15.16:36:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" {  } {  } 0 0 "2019.08.15.16:36:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" 0 0 "Shell" 0 -1 1565879790308 ""}
{ "Info" "alt_xcvr_resync.sv" "" "2019.08.15.16:36:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" {  } {  } 0 0 "2019.08.15.16:36:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" 0 0 "Shell" 0 -1 1565879790311 ""}
{ "Info" "alt_xcvr_csr_selector.sv" "" "2019.08.15.16:36:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" {  } {  } 0 0 "2019.08.15.16:36:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" 0 0 "Shell" 0 -1 1565879790312 ""}
{ "Info" "altera_wait_generate.v" "" "2019.08.15.16:36:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" {  } {  } 0 0 "2019.08.15.16:36:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" 0 0 "Shell" 0 -1 1565879790313 ""}
{ "Warning" "plain_files.txt" "" "2019.08.15.16:36:30 Warning: Overwriting different file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" {  } {  } 0 0 "2019.08.15.16:36:30 Warning: Overwriting different file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" 0 0 "Shell" 0 -1 1565879790314 ""}
{ "Info" "" "" "2019.08.15.16:36:30 Info: pio_key: Starting RTL generation for module 'q_sys_pio_key'" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pio_key: Starting RTL generation for module 'q_sys_pio_key'" 0 0 "Shell" 0 -1 1565879790318 ""}
{ "Info" "  ]" "" "2019.08.15.16:36:30 Info: pio_key:   Generation command is \[exec /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_pio_key --dir=/tmp/alt8123_5214709751103173295.dir/0007_pio_key_gen/ --quartus_dir=/home/daniel/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8123_5214709751103173295.dir/0007_pio_key_gen//q_sys_pio_key_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8123_5214709751103173295.dir/0007_pio_key_gen" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pio_key:   Generation command is \[exec /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_pio_key --dir=/tmp/alt8123_5214709751103173295.dir/0007_pio_key_gen/ --quartus_dir=/home/daniel/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8123_5214709751103173295.dir/0007_pio_key_gen//q_sys_pio_key_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8123_5214709751103173295.dir/0007_pio_key_gen" 0 0 "Shell" 0 -1 1565879790318 ""}
{ "Info" "" "" "2019.08.15.16:36:30 Info: pio_key: Done RTL generation for module 'q_sys_pio_key'" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pio_key: Done RTL generation for module 'q_sys_pio_key'" 0 0 "Shell" 0 -1 1565879790467 ""}
{ "Info" "" "" "2019.08.15.16:36:30 Info: pio_key: \"q_sys\" instantiated altera_avalon_pio \"pio_key\"" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pio_key: \"q_sys\" instantiated altera_avalon_pio \"pio_key\"" 0 0 "Shell" 0 -1 1565879790469 ""}
{ "Info" "" "" "2019.08.15.16:36:30 Info: pio_led: Starting RTL generation for module 'q_sys_pio_led'" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pio_led: Starting RTL generation for module 'q_sys_pio_led'" 0 0 "Shell" 0 -1 1565879790471 ""}
{ "Info" "  ]" "" "2019.08.15.16:36:30 Info: pio_led:   Generation command is \[exec /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_pio_led --dir=/tmp/alt8123_5214709751103173295.dir/0008_pio_led_gen/ --quartus_dir=/home/daniel/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8123_5214709751103173295.dir/0008_pio_led_gen//q_sys_pio_led_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8123_5214709751103173295.dir/0008_pio_led_gen" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pio_led:   Generation command is \[exec /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_pio_led --dir=/tmp/alt8123_5214709751103173295.dir/0008_pio_led_gen/ --quartus_dir=/home/daniel/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8123_5214709751103173295.dir/0008_pio_led_gen//q_sys_pio_led_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8123_5214709751103173295.dir/0008_pio_led_gen" 0 0 "Shell" 0 -1 1565879790472 ""}
{ "Info" "" "" "2019.08.15.16:36:30 Info: pio_led: Done RTL generation for module 'q_sys_pio_led'" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pio_led: Done RTL generation for module 'q_sys_pio_led'" 0 0 "Shell" 0 -1 1565879790639 ""}
{ "Info" "" "" "2019.08.15.16:36:30 Info: pio_led: \"q_sys\" instantiated altera_avalon_pio \"pio_led\"" {  } {  } 0 0 "2019.08.15.16:36:30 Info: pio_led: \"q_sys\" instantiated altera_avalon_pio \"pio_led\"" 0 0 "Shell" 0 -1 1565879790640 ""}
{ "Info" "" "" "2019.08.15.16:36:31 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.08.15.16:36:31 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1565879791325 ""}
{ "Info" "" "" "2019.08.15.16:36:31 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.08.15.16:36:31 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1565879791430 ""}
{ "Info" "" "" "2019.08.15.16:36:32 Info: mm_interconnect_0: \"q_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.08.15.16:36:32 Info: mm_interconnect_0: \"q_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1565879792065 ""}
{ "Info" "" "" "2019.08.15.16:36:32 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.08.15.16:36:32 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1565879792561 ""}
{ "Info" "" "" "2019.08.15.16:36:32 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.08.15.16:36:32 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1565879792667 ""}
{ "Info" "" "" "2019.08.15.16:36:32 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.08.15.16:36:32 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1565879792736 ""}
{ "Info" "" "" "2019.08.15.16:36:33 Info: mm_interconnect_1: \"q_sys\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2019.08.15.16:36:33 Info: mm_interconnect_1: \"q_sys\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1565879793239 ""}
{ "Info" "" "" "2019.08.15.16:36:33 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.08.15.16:36:33 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1565879793600 ""}
{ "Info" "" "" "2019.08.15.16:36:33 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.08.15.16:36:33 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1565879793691 ""}
{ "Info" "" "" "2019.08.15.16:36:34 Info: mm_interconnect_2: \"q_sys\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2019.08.15.16:36:34 Info: mm_interconnect_2: \"q_sys\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1565879794144 ""}
{ "Info" "" "" "2019.08.15.16:36:34 Info: irq_mapper: \"q_sys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.08.15.16:36:34 Info: irq_mapper: \"q_sys\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1565879794152 ""}
{ "Info" "" "" "2019.08.15.16:36:34 Info: rst_controller: \"q_sys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.08.15.16:36:34 Info: rst_controller: \"q_sys\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1565879794158 ""}
{ "Info" "altera_reset_controller.v" "" "2019.08.15.16:36:34 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" {  } {  } 0 0 "2019.08.15.16:36:34 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" 0 0 "Shell" 0 -1 1565879794159 ""}
{ "Info" "altera_reset_synchronizer.v" "" "2019.08.15.16:36:34 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" {  } {  } 0 0 "2019.08.15.16:36:34 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" 0 0 "Shell" 0 -1 1565879794159 ""}
{ "Info" "altera_reset_controller.sdc" "" "2019.08.15.16:36:34 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" {  } {  } 0 0 "2019.08.15.16:36:34 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" 0 0 "Shell" 0 -1 1565879794160 ""}
{ "Info" "" "" "2019.08.15.16:36:36 Info: modular_sgdma_dispatcher_0: \"ctl_0\" instantiated modular_sgdma_dispatcher \"modular_sgdma_dispatcher_0\"" {  } {  } 0 0 "2019.08.15.16:36:36 Info: modular_sgdma_dispatcher_0: \"ctl_0\" instantiated modular_sgdma_dispatcher \"modular_sgdma_dispatcher_0\"" 0 0 "Shell" 0 -1 1565879796853 ""}
{ "Info" "" "" "2019.08.15.16:36:41 Info: dma_read_master_0: \"ctl_0\" instantiated dma_read_master \"dma_read_master_0\"" {  } {  } 0 0 "2019.08.15.16:36:41 Info: dma_read_master_0: \"ctl_0\" instantiated dma_read_master \"dma_read_master_0\"" 0 0 "Shell" 0 -1 1565879801019 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: dma_write_master_0: \"ctl_0\" instantiated dma_write_master \"dma_write_master_0\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: dma_write_master_0: \"ctl_0\" instantiated dma_write_master \"dma_write_master_0\"" 0 0 "Shell" 0 -1 1565879805165 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: pcie_cv_hip_avmm_0_Rxm_BAR0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"pcie_cv_hip_avmm_0_Rxm_BAR0_translator\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: pcie_cv_hip_avmm_0_Rxm_BAR0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"pcie_cv_hip_avmm_0_Rxm_BAR0_translator\"" 0 0 "Shell" 0 -1 1565879805168 ""}
{ "Info" "altera_merlin_master_translator.sv" "" "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" {  } {  } 0 0 "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" 0 0 "Shell" 0 -1 1565879805168 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1565879805171 ""}
{ "Info" "altera_merlin_slave_translator.sv" "" "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" {  } {  } 0 0 "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" 0 0 "Shell" 0 -1 1565879805172 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: pcie_cv_hip_avmm_0_Rxm_BAR0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"pcie_cv_hip_avmm_0_Rxm_BAR0_agent\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: pcie_cv_hip_avmm_0_Rxm_BAR0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"pcie_cv_hip_avmm_0_Rxm_BAR0_agent\"" 0 0 "Shell" 0 -1 1565879805173 ""}
{ "Info" "altera_merlin_master_agent.sv" "" "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" {  } {  } 0 0 "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" 0 0 "Shell" 0 -1 1565879805173 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1565879805175 ""}
{ "Info" "altera_merlin_slave_agent.sv" "" "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" {  } {  } 0 0 "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" 0 0 "Shell" 0 -1 1565879805177 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" {  } {  } 0 0 "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" 0 0 "Shell" 0 -1 1565879805185 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: onchip_memory2_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_memory2_0_s1_agent_rsp_fifo\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: onchip_memory2_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_memory2_0_s1_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1565879805186 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" {  } {  } 0 0 "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" 0 0 "Shell" 0 -1 1565879805187 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1565879805196 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1565879805203 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1565879805212 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1565879805221 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: ctl_0_dma_read_master_0_data_read_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ctl_0_dma_read_master_0_data_read_master_limiter\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: ctl_0_dma_read_master_0_data_read_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ctl_0_dma_read_master_0_data_read_master_limiter\"" 0 0 "Shell" 0 -1 1565879805225 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" {  } {  } 0 0 "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" 0 0 "Shell" 0 -1 1565879805226 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1565879805233 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" {  } {  } 0 0 "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" 0 0 "Shell" 0 -1 1565879805237 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1565879805242 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1565879805251 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1565879805270 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" {  } {  } 0 0 "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" 0 0 "Shell" 0 -1 1565879805270 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1565879805289 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" {  } {  } 0 0 "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" 0 0 "Shell" 0 -1 1565879805290 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1565879805309 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1565879805322 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1565879805342 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" {  } {  } 0 0 "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" 0 0 "Shell" 0 -1 1565879805343 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1565879805370 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" {  } {  } 0 0 "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" 0 0 "Shell" 0 -1 1565879805372 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: pcie_cv_hip_avmm_0_Rxm_BAR0_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"pcie_cv_hip_avmm_0_Rxm_BAR0_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: pcie_cv_hip_avmm_0_Rxm_BAR0_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"pcie_cv_hip_avmm_0_Rxm_BAR0_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1565879805375 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" {  } {  } 0 0 "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" 0 0 "Shell" 0 -1 1565879805377 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" {  } {  } 0 0 "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" 0 0 "Shell" 0 -1 1565879805378 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: limiter_pipeline: \"mm_interconnect_0\" instantiated altera_avalon_st_pipeline_stage \"limiter_pipeline\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: limiter_pipeline: \"mm_interconnect_0\" instantiated altera_avalon_st_pipeline_stage \"limiter_pipeline\"" 0 0 "Shell" 0 -1 1565879805381 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" {  } {  } 0 0 "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" 0 0 "Shell" 0 -1 1565879805382 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" {  } {  } 0 0 "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" 0 0 "Shell" 0 -1 1565879805384 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1565879805436 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1565879805486 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1565879805507 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1565879805518 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1565879805533 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1565879805541 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1565879805566 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" {  } {  } 0 0 "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" 0 0 "Shell" 0 -1 1565879805567 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1565879805572 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1565879805600 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" {  } {  } 0 0 "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" 0 0 "Shell" 0 -1 1565879805602 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1565879805658 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1565879805684 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1565879805691 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1565879805695 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1565879805707 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" {  } {  } 0 0 "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" 0 0 "Shell" 0 -1 1565879805708 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1565879805715 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1565879805733 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" {  } {  } 0 0 "2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules" 0 0 "Shell" 0 -1 1565879805734 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1565879805740 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.08.15.16:36:45 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1565879805755 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"\n2019.08.15.16:36:45 Info: q_sys: Done \"q_sys\" with 55 modules, 284 files" {  } {  } 0 0 "2019.08.15.16:36:45 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"\n2019.08.15.16:36:45 Info: q_sys: Done \"q_sys\" with 55 modules, 284 files" 0 0 "Shell" 0 -1 1565879805765 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.08.15.16:36:45 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1565879805858 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: Finished: Create simulation model" {  } {  } 0 0 "2019.08.15.16:36:45 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1565879805859 ""}
{ "Info" "" "" "2019.08.15.16:36:45 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2019.08.15.16:36:45 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1565879805859 ""}
{ "Info" "" --use-relative-paths=true" "" "2019.08.15.16:36:45 Info: sim-script-gen --spd=\"/home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/q_sys.spd\" --output-directory=\"/home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation" {  } {  } 0 0 "2019.08.15.16:36:45 Info: sim-script-gen --spd=\"/home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/q_sys.spd\" --output-directory=\"/home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation" 0 0 "Shell" 0 -1 1565879805859 ""}
{ "Info" " --use-relative-paths=true" "" "2019.08.15.16:36:45 Info: Doing: ip-make-simscript --spd=/home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/q_sys.spd --output-directory=/home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation" {  } {  } 0 0 "2019.08.15.16:36:45 Info: Doing: ip-make-simscript --spd=/home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/q_sys.spd --output-directory=/home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation" 0 0 "Shell" 0 -1 1565879805866 ""}
{ "Info" " directory:" "" "2019.08.15.16:36:47 Info: Generating the following file(s) for MODELSIM simulator in /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation" {  } {  } 0 0 "2019.08.15.16:36:47 Info: Generating the following file(s) for MODELSIM simulator in /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation" 0 0 "Shell" 0 -1 1565879807063 ""}
{ "Info" "msim_setup.tcl" "" "2019.08.15.16:36:47 Info:     mentor" {  } {  } 0 0 "2019.08.15.16:36:47 Info:     mentor" 0 0 "Shell" 0 -1 1565879807064 ""}
{ "Info" " directory:" "" "2019.08.15.16:36:47 Info: Generating the following file(s) for VCS simulator in /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation" {  } {  } 0 0 "2019.08.15.16:36:47 Info: Generating the following file(s) for VCS simulator in /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation" 0 0 "Shell" 0 -1 1565879807073 ""}
{ "Info" "vcs_setup.sh" "" "2019.08.15.16:36:47 Info:     synopsys/vcs" {  } {  } 0 0 "2019.08.15.16:36:47 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1565879807074 ""}
{ "Info" " directory:" "" "2019.08.15.16:36:47 Info: Generating the following file(s) for VCSMX simulator in /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation" {  } {  } 0 0 "2019.08.15.16:36:47 Info: Generating the following file(s) for VCSMX simulator in /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation" 0 0 "Shell" 0 -1 1565879807101 ""}
{ "Info" "synopsys_sim.setup" "" "2019.08.15.16:36:47 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.08.15.16:36:47 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1565879807101 ""}
{ "Info" "vcsmx_setup.sh" "" "2019.08.15.16:36:47 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.08.15.16:36:47 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1565879807102 ""}
{ "Info" " directory:" "" "2019.08.15.16:36:47 Info: Generating the following file(s) for NCSIM simulator in /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation" {  } {  } 0 0 "2019.08.15.16:36:47 Info: Generating the following file(s) for NCSIM simulator in /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation" 0 0 "Shell" 0 -1 1565879807160 ""}
{ "Info" "cds.lib" "" "2019.08.15.16:36:47 Info:     cadence" {  } {  } 0 0 "2019.08.15.16:36:47 Info:     cadence" 0 0 "Shell" 0 -1 1565879807161 ""}
{ "Info" "hdl.var" "" "2019.08.15.16:36:47 Info:     cadence" {  } {  } 0 0 "2019.08.15.16:36:47 Info:     cadence" 0 0 "Shell" 0 -1 1565879807168 ""}
{ "Info" "ncsim_setup.sh" "" "2019.08.15.16:36:47 Info:     cadence" {  } {  } 0 0 "2019.08.15.16:36:47 Info:     cadence" 0 0 "Shell" 0 -1 1565879807169 ""}
{ "Info" " directory" "" "2019.08.15.16:36:47 Info:     38 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2019.08.15.16:36:47 Info:     38 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1565879807169 ""}
{ "Info" " directory:" "" "2019.08.15.16:36:47 Info: Generating the following file(s) for RIVIERA simulator in /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation" {  } {  } 0 0 "2019.08.15.16:36:47 Info: Generating the following file(s) for RIVIERA simulator in /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation" 0 0 "Shell" 0 -1 1565879807187 ""}
{ "Info" "rivierapro_setup.tcl" "" "2019.08.15.16:36:47 Info:     aldec" {  } {  } 0 0 "2019.08.15.16:36:47 Info:     aldec" 0 0 "Shell" 0 -1 1565879807188 ""}
{ "Info" "." "" "2019.08.15.16:36:47 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation" {  } {  } 0 0 "2019.08.15.16:36:47 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation" 0 0 "Shell" 0 -1 1565879807188 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2019.08.15.16:36:47 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1565879807188 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2019.08.15.16:36:47 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1565879807188 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.08.15.16:36:47 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1565879807188 ""}
{ "Info" "q_sys" --family="Cyclone V" --part=5CGXFC9D6F27C7" "" "2019.08.15.16:36:47 Info: qsys-generate \"/home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys.qsys\" --block-symbol-file --output-directory=\"/home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental" {  } {  } 0 0 "2019.08.15.16:36:47 Info: qsys-generate \"/home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys.qsys\" --block-symbol-file --output-directory=\"/home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental" 0 0 "Shell" 0 -1 1565879807188 ""}
{ "Info" "q_sys.qsys" "" "2019.08.15.16:36:47 Info: Loading PCIe_Fundamental" {  } {  } 0 0 "2019.08.15.16:36:47 Info: Loading PCIe_Fundamental" 0 0 "Shell" 0 -1 1565879807192 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: Reading input file" {  } {  } 0 0 "2019.08.15.16:36:47 Info: Reading input file" 0 0 "Shell" 0 -1 1565879807207 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: Adding alt_xcvr_reconfig_0 \[alt_xcvr_reconfig 18.1\]" {  } {  } 0 0 "2019.08.15.16:36:47 Info: Adding alt_xcvr_reconfig_0 \[alt_xcvr_reconfig 18.1\]" 0 0 "Shell" 0 -1 1565879807213 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: Parameterizing module alt_xcvr_reconfig_0" {  } {  } 0 0 "2019.08.15.16:36:47 Info: Parameterizing module alt_xcvr_reconfig_0" 0 0 "Shell" 0 -1 1565879807216 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2019.08.15.16:36:47 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1565879807217 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.08.15.16:36:47 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1565879807217 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: Adding ctl_0 \[msgdma_ctl 1.0\]" {  } {  } 0 0 "2019.08.15.16:36:47 Info: Adding ctl_0 \[msgdma_ctl 1.0\]" 0 0 "Shell" 0 -1 1565879807218 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: Parameterizing module ctl_0" {  } {  } 0 0 "2019.08.15.16:36:47 Info: Parameterizing module ctl_0" 0 0 "Shell" 0 -1 1565879807254 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2019.08.15.16:36:47 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1565879807255 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2019.08.15.16:36:47 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1565879807256 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: Adding pcie_cv_hip_avmm_0 \[altera_pcie_cv_hip_avmm 18.1\]" {  } {  } 0 0 "2019.08.15.16:36:47 Info: Adding pcie_cv_hip_avmm_0 \[altera_pcie_cv_hip_avmm 18.1\]" 0 0 "Shell" 0 -1 1565879807256 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: Parameterizing module pcie_cv_hip_avmm_0" {  } {  } 0 0 "2019.08.15.16:36:47 Info: Parameterizing module pcie_cv_hip_avmm_0" 0 0 "Shell" 0 -1 1565879807257 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: Adding pio_key \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.08.15.16:36:47 Info: Adding pio_key \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1565879807262 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: Parameterizing module pio_key" {  } {  } 0 0 "2019.08.15.16:36:47 Info: Parameterizing module pio_key" 0 0 "Shell" 0 -1 1565879807263 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: Adding pio_led \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.08.15.16:36:47 Info: Adding pio_led \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1565879807263 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: Parameterizing module pio_led" {  } {  } 0 0 "2019.08.15.16:36:47 Info: Parameterizing module pio_led" 0 0 "Shell" 0 -1 1565879807264 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: Building connections" {  } {  } 0 0 "2019.08.15.16:36:47 Info: Building connections" 0 0 "Shell" 0 -1 1565879807265 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: Parameterizing connections" {  } {  } 0 0 "2019.08.15.16:36:47 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1565879807268 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: Validating" {  } {  } 0 0 "2019.08.15.16:36:47 Info: Validating" 0 0 "Shell" 0 -1 1565879807268 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: Done reading input file" {  } {  } 0 0 "2019.08.15.16:36:47 Info: Done reading input file" 0 0 "Shell" 0 -1 1565879807535 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: q_sys.alt_xcvr_reconfig_0: reconfig_from_xcvr port width is 5*46 bits" {  } {  } 0 0 "2019.08.15.16:36:47 Info: q_sys.alt_xcvr_reconfig_0: reconfig_from_xcvr port width is 5*46 bits" 0 0 "Shell" 0 -1 1565879807861 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: q_sys.alt_xcvr_reconfig_0: reconfig_to_xcvr port width is 5*70 bits" {  } {  } 0 0 "2019.08.15.16:36:47 Info: q_sys.alt_xcvr_reconfig_0: reconfig_to_xcvr port width is 5*70 bits" 0 0 "Shell" 0 -1 1565879807862 ""}
{ "Warning" "" "" "2019.08.15.16:36:47 Warning: q_sys.ctl_0.dma_read_master_0: If you connect the read master to a burst wrapping slave like SDRAM your system may experience data corruption without the Forced Burst Alignment setting enabled." {  } {  } 0 0 "2019.08.15.16:36:47 Warning: q_sys.ctl_0.dma_read_master_0: If you connect the read master to a burst wrapping slave like SDRAM your system may experience data corruption without the Forced Burst Alignment setting enabled." 0 0 "Shell" 0 -1 1565879807867 ""}
{ "Warning" "" "" "2019.08.15.16:36:47 Warning: q_sys.ctl_0.dma_write_master_0: If you connect the read master to a burst wrapping slave like SDRAM your system may experience data corruption without the Forced Burst Alignment setting enabled." {  } {  } 0 0 "2019.08.15.16:36:47 Warning: q_sys.ctl_0.dma_write_master_0: If you connect the read master to a burst wrapping slave like SDRAM your system may experience data corruption without the Forced Burst Alignment setting enabled." 0 0 "Shell" 0 -1 1565879807867 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: q_sys.pcie_cv_hip_avmm_0: The application clock frequency (pld_clk) is 125 Mhz" {  } {  } 0 0 "2019.08.15.16:36:47 Info: q_sys.pcie_cv_hip_avmm_0: The application clock frequency (pld_clk) is 125 Mhz" 0 0 "Shell" 0 -1 1565879807868 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: q_sys.pcie_cv_hip_avmm_0: 5 reconfiguration interfaces are required for connection to the external reconfiguration controller" {  } {  } 0 0 "2019.08.15.16:36:47 Info: q_sys.pcie_cv_hip_avmm_0: 5 reconfiguration interfaces are required for connection to the external reconfiguration controller" 0 0 "Shell" 0 -1 1565879807868 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: q_sys.pcie_cv_hip_avmm_0: Family: Cyclone V" {  } {  } 0 0 "2019.08.15.16:36:47 Info: q_sys.pcie_cv_hip_avmm_0: Family: Cyclone V" 0 0 "Shell" 0 -1 1565879807868 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: q_sys.pcie_cv_hip_avmm_0: Credit allocation in the 6K bytes receive buffer:" {  } {  } 0 0 "2019.08.15.16:36:47 Info: q_sys.pcie_cv_hip_avmm_0: Credit allocation in the 6K bytes receive buffer:" 0 0 "Shell" 0 -1 1565879807868 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: q_sys.pcie_cv_hip_avmm_0: Posted    : header=1  data=16" {  } {  } 0 0 "2019.08.15.16:36:47 Info: q_sys.pcie_cv_hip_avmm_0: Posted    : header=1  data=16" 0 0 "Shell" 0 -1 1565879807868 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: q_sys.pcie_cv_hip_avmm_0: Non posted: header=1  data=0" {  } {  } 0 0 "2019.08.15.16:36:47 Info: q_sys.pcie_cv_hip_avmm_0: Non posted: header=1  data=0" 0 0 "Shell" 0 -1 1565879807868 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: q_sys.pcie_cv_hip_avmm_0: Completion: header=73 data=293" {  } {  } 0 0 "2019.08.15.16:36:47 Info: q_sys.pcie_cv_hip_avmm_0: Completion: header=73 data=293" 0 0 "Shell" 0 -1 1565879807868 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: q_sys.pcie_cv_hip_avmm_0: TXS ADDRESS WIDTH is 32" {  } {  } 0 0 "2019.08.15.16:36:47 Info: q_sys.pcie_cv_hip_avmm_0: TXS ADDRESS WIDTH is 32" 0 0 "Shell" 0 -1 1565879807869 ""}
{ "Info" "" "" "2019.08.15.16:36:47 Info: q_sys.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.08.15.16:36:47 Info: q_sys.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1565879807869 ""}
{ "Warning" "" "" "2019.08.15.16:36:47 Warning: q_sys.ctl_0: Interrupt sender ctl_0.modular_sgdma_dispatcher_0_csr_irq is not connected to an interrupt receiver" {  } {  } 0 0 "2019.08.15.16:36:47 Warning: q_sys.ctl_0: Interrupt sender ctl_0.modular_sgdma_dispatcher_0_csr_irq is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1565879807872 ""}
{ "Warning" "" "" "2019.08.15.16:36:47 Warning: q_sys.pcie_cv_hip_avmm_0: Interrupt sender pcie_cv_hip_avmm_0.CraIrq is not connected to an interrupt receiver" {  } {  } 0 0 "2019.08.15.16:36:47 Warning: q_sys.pcie_cv_hip_avmm_0: Interrupt sender pcie_cv_hip_avmm_0.CraIrq is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1565879807872 ""}
{ "Info" "" "" "2019.08.15.16:36:48 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.08.15.16:36:48 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1565879808622 ""}
{ "Info" "" "" "2019.08.15.16:36:48 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.08.15.16:36:48 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1565879808622 ""}
{ "Info" "" "" "2019.08.15.16:36:48 Info:" {  } {  } 0 0 "2019.08.15.16:36:48 Info:" 0 0 "Shell" 0 -1 1565879808622 ""}
{ "Info" "" "" "2019.08.15.16:36:48 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2019.08.15.16:36:48 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1565879808623 ""}
{ "Info" "synthesis" --family="Cyclone V" --part=5CGXFC9D6F27C7" "" "2019.08.15.16:36:48 Info: qsys-generate \"/home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys.qsys\" --synthesis=VERILOG --output-directory=\"/home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys" {  } {  } 0 0 "2019.08.15.16:36:48 Info: qsys-generate \"/home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys.qsys\" --synthesis=VERILOG --output-directory=\"/home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys" 0 0 "Shell" 0 -1 1565879808623 ""}
{ "Info" "q_sys.qsys" "" "2019.08.15.16:36:48 Info: Loading PCIe_Fundamental" {  } {  } 0 0 "2019.08.15.16:36:48 Info: Loading PCIe_Fundamental" 0 0 "Shell" 0 -1 1565879808627 ""}
{ "Info" "" "" "2019.08.15.16:36:48 Info: Reading input file" {  } {  } 0 0 "2019.08.15.16:36:48 Info: Reading input file" 0 0 "Shell" 0 -1 1565879808639 ""}
{ "Info" "" "" "2019.08.15.16:36:48 Info: Adding alt_xcvr_reconfig_0 \[alt_xcvr_reconfig 18.1\]" {  } {  } 0 0 "2019.08.15.16:36:48 Info: Adding alt_xcvr_reconfig_0 \[alt_xcvr_reconfig 18.1\]" 0 0 "Shell" 0 -1 1565879808641 ""}
{ "Info" "" "" "2019.08.15.16:36:48 Info: Parameterizing module alt_xcvr_reconfig_0" {  } {  } 0 0 "2019.08.15.16:36:48 Info: Parameterizing module alt_xcvr_reconfig_0" 0 0 "Shell" 0 -1 1565879808641 ""}
{ "Info" "" "" "2019.08.15.16:36:48 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2019.08.15.16:36:48 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1565879808643 ""}
{ "Info" "" "" "2019.08.15.16:36:48 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.08.15.16:36:48 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1565879808644 ""}
{ "Info" "" "" "2019.08.15.16:36:48 Info: Adding ctl_0 \[msgdma_ctl 1.0\]" {  } {  } 0 0 "2019.08.15.16:36:48 Info: Adding ctl_0 \[msgdma_ctl 1.0\]" 0 0 "Shell" 0 -1 1565879808645 ""}
{ "Info" "" "" "2019.08.15.16:36:48 Info: Parameterizing module ctl_0" {  } {  } 0 0 "2019.08.15.16:36:48 Info: Parameterizing module ctl_0" 0 0 "Shell" 0 -1 1565879808666 ""}
{ "Info" "" "" "2019.08.15.16:36:48 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2019.08.15.16:36:48 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1565879808666 ""}
{ "Info" "" "" "2019.08.15.16:36:48 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2019.08.15.16:36:48 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1565879808667 ""}
{ "Info" "" "" "2019.08.15.16:36:48 Info: Adding pcie_cv_hip_avmm_0 \[altera_pcie_cv_hip_avmm 18.1\]" {  } {  } 0 0 "2019.08.15.16:36:48 Info: Adding pcie_cv_hip_avmm_0 \[altera_pcie_cv_hip_avmm 18.1\]" 0 0 "Shell" 0 -1 1565879808668 ""}
{ "Info" "" "" "2019.08.15.16:36:48 Info: Parameterizing module pcie_cv_hip_avmm_0" {  } {  } 0 0 "2019.08.15.16:36:48 Info: Parameterizing module pcie_cv_hip_avmm_0" 0 0 "Shell" 0 -1 1565879808668 ""}
{ "Info" "" "" "2019.08.15.16:36:48 Info: Adding pio_key \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.08.15.16:36:48 Info: Adding pio_key \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1565879808672 ""}
{ "Info" "" "" "2019.08.15.16:36:48 Info: Parameterizing module pio_key" {  } {  } 0 0 "2019.08.15.16:36:48 Info: Parameterizing module pio_key" 0 0 "Shell" 0 -1 1565879808672 ""}
{ "Info" "" "" "2019.08.15.16:36:48 Info: Adding pio_led \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.08.15.16:36:48 Info: Adding pio_led \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1565879808672 ""}
{ "Info" "" "" "2019.08.15.16:36:48 Info: Parameterizing module pio_led" {  } {  } 0 0 "2019.08.15.16:36:48 Info: Parameterizing module pio_led" 0 0 "Shell" 0 -1 1565879808673 ""}
{ "Info" "" "" "2019.08.15.16:36:48 Info: Building connections" {  } {  } 0 0 "2019.08.15.16:36:48 Info: Building connections" 0 0 "Shell" 0 -1 1565879808673 ""}
{ "Info" "" "" "2019.08.15.16:36:48 Info: Parameterizing connections" {  } {  } 0 0 "2019.08.15.16:36:48 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1565879808681 ""}
{ "Info" "" "" "2019.08.15.16:36:48 Info: Validating" {  } {  } 0 0 "2019.08.15.16:36:48 Info: Validating" 0 0 "Shell" 0 -1 1565879808682 ""}
{ "Info" "" "" "2019.08.15.16:36:48 Info: Done reading input file" {  } {  } 0 0 "2019.08.15.16:36:48 Info: Done reading input file" 0 0 "Shell" 0 -1 1565879808957 ""}
{ "Info" "" "" "2019.08.15.16:36:49 Info: q_sys.alt_xcvr_reconfig_0: reconfig_from_xcvr port width is 5*46 bits" {  } {  } 0 0 "2019.08.15.16:36:49 Info: q_sys.alt_xcvr_reconfig_0: reconfig_from_xcvr port width is 5*46 bits" 0 0 "Shell" 0 -1 1565879809308 ""}
{ "Info" "" "" "2019.08.15.16:36:49 Info: q_sys.alt_xcvr_reconfig_0: reconfig_to_xcvr port width is 5*70 bits" {  } {  } 0 0 "2019.08.15.16:36:49 Info: q_sys.alt_xcvr_reconfig_0: reconfig_to_xcvr port width is 5*70 bits" 0 0 "Shell" 0 -1 1565879809308 ""}
{ "Warning" "" "" "2019.08.15.16:36:49 Warning: q_sys.ctl_0.dma_read_master_0: If you connect the read master to a burst wrapping slave like SDRAM your system may experience data corruption without the Forced Burst Alignment setting enabled." {  } {  } 0 0 "2019.08.15.16:36:49 Warning: q_sys.ctl_0.dma_read_master_0: If you connect the read master to a burst wrapping slave like SDRAM your system may experience data corruption without the Forced Burst Alignment setting enabled." 0 0 "Shell" 0 -1 1565879809322 ""}
{ "Warning" "" "" "2019.08.15.16:36:49 Warning: q_sys.ctl_0.dma_write_master_0: If you connect the read master to a burst wrapping slave like SDRAM your system may experience data corruption without the Forced Burst Alignment setting enabled." {  } {  } 0 0 "2019.08.15.16:36:49 Warning: q_sys.ctl_0.dma_write_master_0: If you connect the read master to a burst wrapping slave like SDRAM your system may experience data corruption without the Forced Burst Alignment setting enabled." 0 0 "Shell" 0 -1 1565879809322 ""}
{ "Info" "" "" "2019.08.15.16:36:49 Info: q_sys.pcie_cv_hip_avmm_0: The application clock frequency (pld_clk) is 125 Mhz" {  } {  } 0 0 "2019.08.15.16:36:49 Info: q_sys.pcie_cv_hip_avmm_0: The application clock frequency (pld_clk) is 125 Mhz" 0 0 "Shell" 0 -1 1565879809323 ""}
{ "Info" "" "" "2019.08.15.16:36:49 Info: q_sys.pcie_cv_hip_avmm_0: 5 reconfiguration interfaces are required for connection to the external reconfiguration controller" {  } {  } 0 0 "2019.08.15.16:36:49 Info: q_sys.pcie_cv_hip_avmm_0: 5 reconfiguration interfaces are required for connection to the external reconfiguration controller" 0 0 "Shell" 0 -1 1565879809323 ""}
{ "Info" "" "" "2019.08.15.16:36:49 Info: q_sys.pcie_cv_hip_avmm_0: Family: Cyclone V" {  } {  } 0 0 "2019.08.15.16:36:49 Info: q_sys.pcie_cv_hip_avmm_0: Family: Cyclone V" 0 0 "Shell" 0 -1 1565879809323 ""}
{ "Info" "" "" "2019.08.15.16:36:49 Info: q_sys.pcie_cv_hip_avmm_0: Credit allocation in the 6K bytes receive buffer:" {  } {  } 0 0 "2019.08.15.16:36:49 Info: q_sys.pcie_cv_hip_avmm_0: Credit allocation in the 6K bytes receive buffer:" 0 0 "Shell" 0 -1 1565879809324 ""}
{ "Info" "" "" "2019.08.15.16:36:49 Info: q_sys.pcie_cv_hip_avmm_0: Posted    : header=1  data=16" {  } {  } 0 0 "2019.08.15.16:36:49 Info: q_sys.pcie_cv_hip_avmm_0: Posted    : header=1  data=16" 0 0 "Shell" 0 -1 1565879809324 ""}
{ "Info" "" "" "2019.08.15.16:36:49 Info: q_sys.pcie_cv_hip_avmm_0: Non posted: header=1  data=0" {  } {  } 0 0 "2019.08.15.16:36:49 Info: q_sys.pcie_cv_hip_avmm_0: Non posted: header=1  data=0" 0 0 "Shell" 0 -1 1565879809324 ""}
{ "Info" "" "" "2019.08.15.16:36:49 Info: q_sys.pcie_cv_hip_avmm_0: Completion: header=73 data=293" {  } {  } 0 0 "2019.08.15.16:36:49 Info: q_sys.pcie_cv_hip_avmm_0: Completion: header=73 data=293" 0 0 "Shell" 0 -1 1565879809324 ""}
{ "Info" "" "" "2019.08.15.16:36:49 Info: q_sys.pcie_cv_hip_avmm_0: TXS ADDRESS WIDTH is 32" {  } {  } 0 0 "2019.08.15.16:36:49 Info: q_sys.pcie_cv_hip_avmm_0: TXS ADDRESS WIDTH is 32" 0 0 "Shell" 0 -1 1565879809325 ""}
{ "Info" "" "" "2019.08.15.16:36:49 Info: q_sys.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.08.15.16:36:49 Info: q_sys.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1565879809327 ""}
{ "Warning" "" "" "2019.08.15.16:36:49 Warning: q_sys.ctl_0: Interrupt sender ctl_0.modular_sgdma_dispatcher_0_csr_irq is not connected to an interrupt receiver" {  } {  } 0 0 "2019.08.15.16:36:49 Warning: q_sys.ctl_0: Interrupt sender ctl_0.modular_sgdma_dispatcher_0_csr_irq is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1565879809333 ""}
{ "Warning" "" "" "2019.08.15.16:36:49 Warning: q_sys.pcie_cv_hip_avmm_0: Interrupt sender pcie_cv_hip_avmm_0.CraIrq is not connected to an interrupt receiver" {  } {  } 0 0 "2019.08.15.16:36:49 Warning: q_sys.pcie_cv_hip_avmm_0: Interrupt sender pcie_cv_hip_avmm_0.CraIrq is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1565879809334 ""}
{ "Info" "" "" "2019.08.15.16:36:50 Info: q_sys: Generating q_sys \"q_sys\" for QUARTUS_SYNTH" {  } {  } 0 0 "2019.08.15.16:36:50 Info: q_sys: Generating q_sys \"q_sys\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1565879810200 ""}
{ "Warning" "altera_merlin_arbitrator.sv\n2019.08.15.16:37:23 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"\n2019.08.15.16:37:23 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"\n2019.08.15.16:37:23 Info: alt_xcvr_reconfig_cpu: Done "alt_xcvr_reconfig_cpu" with 22 modules, 29 files" "" "run_tclsh_script result:2019.08.15.16:36:56 Info: \n********************************************************************************************************************\n\nUse qsys-generate for a simpler command-line interface for generating IP.\n\nRun ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs.\n\n********************************************************************************************************************\n2019.08.15.16:37:06 Progress: Loading alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu.qsys\n2019.08.15.16:37:07 Progress: Reading input file\n2019.08.15.16:37:07 Warning: Invalid device family name in input file: Stratix V\n2019.08.15.16:37:07 Progress: Adding clk_0 \[clock_source 12.0\]\n2019.08.15.16:37:09 Warning: clk_0: Used clock_source 18.1 (instead of 12.0)\n2019.08.15.16:37:09 Progress: Parameterizing module clk_0\n2019.08.15.16:37:09 Progress: Adding reconfig_cpu \[altera_nios2_qsys 12.0\]\n2019.08.15.16:37:10 Warning: reconfig_cpu: Used altera_nios2_qsys 16.1 (instead of 12.0)\n2019.08.15.16:37:10 Progress: Parameterizing module reconfig_cpu\n2019.08.15.16:37:10 Progress: Adding reconfig_mem \[alt_xcvr_reconfig_cpu_ram_if 11.0\]\n2019.08.15.16:37:11 Progress: Parameterizing module reconfig_mem\n2019.08.15.16:37:11 Progress: Adding reconfig_ctrl \[alt_xcvr_reconfig_cpu_ctrl_if 11.0\]\n2019.08.15.16:37:11 Progress: Parameterizing module reconfig_ctrl\n2019.08.15.16:37:11 Progress: Building connections\n2019.08.15.16:37:11 Progress: Parameterizing connections\n2019.08.15.16:37:11 Progress: Validating\n2019.08.15.16:37:12 Progress: Done reading input file\n2019.08.15.16:37:12 Warning: alt_xcvr_reconfig_cpu.reconfig_cpu: Nios II Classic cores are no longer recommended for new projects\n2019.08.15.16:37:12 Warning: alt_xcvr_reconfig_cpu.reconfig_cpu: No Debugger.  You will not be able to download or debug programs\n2019.08.15.16:37:12 Info: alt_xcvr_reconfig_cpu: Generating alt_xcvr_reconfig_cpu \"alt_xcvr_reconfig_cpu\" for QUARTUS_SYNTH\n2019.08.15.16:37:18 Info: reconfig_cpu: Starting RTL generation for module 'alt_xcvr_reconfig_cpu_reconfig_cpu'\n2019.08.15.16:37:18 Info: reconfig_cpu:   Generation command is \[exec /home/daniel/intelFPGA_lite/18.1/quartus/linux64/eperlcmd -I /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=alt_xcvr_reconfig_cpu_reconfig_cpu --dir=/tmp/alt8123_6132379305915599256.dir/0002_reconfig_cpu_gen/ --quartus_bindir=/home/daniel/intelFPGA_lite/18.1/quartus/linux64 --verilog --config=/tmp/alt8123_6132379305915599256.dir/0002_reconfig_cpu_gen//alt_xcvr_reconfig_cpu_reconfig_cpu_processor_configuration.pl  --do_build_sim=0  \]\n2019.08.15.16:37:22 Info: reconfig_cpu: # 2019.08.15 16:37:19 (*) Starting Nios II generation\n2019.08.15.16:37:22 Info: reconfig_cpu: # 2019.08.15 16:37:19 (*)   Checking for plaintext license.\n2019.08.15.16:37:22 Info: reconfig_cpu: # 2019.08.15 16:37:20 (*)   Couldn't query license setup in Quartus directory /home/daniel/intelFPGA_lite/18.1/quartus/linux64\n2019.08.15.16:37:22 Info: reconfig_cpu: # 2019.08.15 16:37:20 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable\n2019.08.15.16:37:22 Info: reconfig_cpu: # 2019.08.15 16:37:20 (*)   LM_LICENSE_FILE environment variable is empty\n2019.08.15.16:37:22 Info: reconfig_cpu: # 2019.08.15 16:37:20 (*)   Plaintext license not found.\n2019.08.15.16:37:22 Info: reconfig_cpu: # 2019.08.15 16:37:20 (*)   No license required to generate encrypted Nios II/e.\n2019.08.15.16:37:22 Info: reconfig_cpu: # 2019.08.15 16:37:20 (*)   Elaborating CPU configuration settings\n2019.08.15.16:37:22 Info: reconfig_cpu: # 2019.08.15 16:37:20 (*)   Creating all objects for CPU\n2019.08.15.16:37:22 Info: reconfig_cpu: # 2019.08.15 16:37:21 (*)   Generating RTL from CPU objects\n2019.08.15.16:37:22 Info: reconfig_cpu: # 2019.08.15 16:37:21 (*)   Creating plain-text RTL\n2019.08.15.16:37:22 Info: reconfig_cpu: # 2019.08.15 16:37:22 (*) Done Nios II generation\n2019.08.15.16:37:22 Info: reconfig_cpu: Done RTL generation for module 'alt_xcvr_reconfig_cpu_reconfig_cpu'\n2019.08.15.16:37:22 Info: reconfig_cpu: \"alt_xcvr_reconfig_cpu\" instantiated altera_nios2_qsys \"reconfig_cpu\"\n2019.08.15.16:37:22 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0\n2019.08.15.16:37:22 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0\n2019.08.15.16:37:23 Info: mm_interconnect_0: \"alt_xcvr_reconfig_cpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\"\n2019.08.15.16:37:23 Info: irq_mapper: \"alt_xcvr_reconfig_cpu\" instantiated altera_irq_mapper \"irq_mapper\"\n2019.08.15.16:37:23 Info: rst_controller: \"alt_xcvr_reconfig_cpu\" instantiated altera_reset_controller \"rst_controller\"\n2019.08.15.16:37:23 Info: reconfig_cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"reconfig_cpu_data_master_translator\"\n2019.08.15.16:37:23 Info: reconfig_mem_mem_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"reconfig_mem_mem_translator\"\n2019.08.15.16:37:23 Info: reconfig_cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"reconfig_cpu_data_master_agent\"\n2019.08.15.16:37:23 Info: reconfig_mem_mem_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"reconfig_mem_mem_agent\"\n2019.08.15.16:37:23 Info: reconfig_mem_mem_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"reconfig_mem_mem_agent_rsp_fifo\"\n2019.08.15.16:37:23 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"\n2019.08.15.16:37:23 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"\n2019.08.15.16:37:23 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"\n2019.08.15.16:37:23 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"\n2019.08.15.16:37:23 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"\n2019.08.15.16:37:23 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"\n2019.08.15.16:37:23 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"\n2019.08.15.16:37:23 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"\n2019.08.15.16:37:23 Info: Reusing file /tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv\n2019.08.15.16:37:23 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"\n2019.08.15.16:37:23 Info: Reusing file /tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv\n2019.08.15.16:37:23 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"\n2019.08.15.16:37:23 Info: Reusing file /tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" {  } {  } 0 0 "run_tclsh_script result:2019.08.15.16:36:56 Info: \n********************************************************************************************************************\n\nUse qsys-generate for a simpler command-line interface for generating IP.\n\nRun ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs.\n\n********************************************************************************************************************\n2019.08.15.16:37:06 Progress: Loading alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu.qsys\n2019.08.15.16:37:07 Progress: Reading input file\n2019.08.15.16:37:07 Warning: Invalid device family name in input file: Stratix V\n2019.08.15.16:37:07 Progress: Adding clk_0 \[clock_source 12.0\]\n2019.08.15.16:37:09 Warning: clk_0: Used clock_source 18.1 (instead of 12.0)\n2019.08.15.16:37:09 Progress: Parameterizing module clk_0\n2019.08.15.16:37:09 Progress: Adding reconfig_cpu \[altera_nios2_qsys 12.0\]\n2019.08.15.16:37:10 Warning: reconfig_cpu: Used altera_nios2_qsys 16.1 (instead of 12.0)\n2019.08.15.16:37:10 Progress: Parameterizing module reconfig_cpu\n2019.08.15.16:37:10 Progress: Adding reconfig_mem \[alt_xcvr_reconfig_cpu_ram_if 11.0\]\n2019.08.15.16:37:11 Progress: Parameterizing module reconfig_mem\n2019.08.15.16:37:11 Progress: Adding reconfig_ctrl \[alt_xcvr_reconfig_cpu_ctrl_if 11.0\]\n2019.08.15.16:37:11 Progress: Parameterizing module reconfig_ctrl\n2019.08.15.16:37:11 Progress: Building connections\n2019.08.15.16:37:11 Progress: Parameterizing connections\n2019.08.15.16:37:11 Progress: Validating\n2019.08.15.16:37:12 Progress: Done reading input file\n2019.08.15.16:37:12 Warning: alt_xcvr_reconfig_cpu.reconfig_cpu: Nios II Classic cores are no longer recommended for new projects\n2019.08.15.16:37:12 Warning: alt_xcvr_reconfig_cpu.reconfig_cpu: No Debugger.  You will not be able to download or debug programs\n2019.08.15.16:37:12 Info: alt_xcvr_reconfig_cpu: Generating alt_xcvr_reconfig_cpu \"alt_xcvr_reconfig_cpu\" for QUARTUS_SYNTH\n2019.08.15.16:37:18 Info: reconfig_cpu: Starting RTL generation for module 'alt_xcvr_reconfig_cpu_reconfig_cpu'\n2019.08.15.16:37:18 Info: reconfig_cpu:   Generation command is \[exec /home/daniel/intelFPGA_lite/18.1/quartus/linux64/eperlcmd -I /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=alt_xcvr_reconfig_cpu_reconfig_cpu --dir=/tmp/alt8123_6132379305915599256.dir/0002_reconfig_cpu_gen/ --quartus_bindir=/home/daniel/intelFPGA_lite/18.1/quartus/linux64 --verilog --config=/tmp/alt8123_6132379305915599256.dir/0002_reconfig_cpu_gen//alt_xcvr_reconfig_cpu_reconfig_cpu_processor_configuration.pl  --do_build_sim=0  \]\n2019.08.15.16:37:22 Info: reconfig_cpu: # 2019.08.15 16:37:19 (*) Starting Nios II generation\n2019.08.15.16:37:22 Info: reconfig_cpu: # 2019.08.15 16:37:19 (*)   Checking for plaintext license.\n2019.08.15.16:37:22 Info: reconfig_cpu: # 2019.08.15 16:37:20 (*)   Couldn't query license setup in Quartus directory /home/daniel/intelFPGA_lite/18.1/quartus/linux64\n2019.08.15.16:37:22 Info: reconfig_cpu: # 2019.08.15 16:37:20 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable\n2019.08.15.16:37:22 Info: reconfig_cpu: # 2019.08.15 16:37:20 (*)   LM_LICENSE_FILE environment variable is empty\n2019.08.15.16:37:22 Info: reconfig_cpu: # 2019.08.15 16:37:20 (*)   Plaintext license not found.\n2019.08.15.16:37:22 Info: reconfig_cpu: # 2019.08.15 16:37:20 (*)   No license required to generate encrypted Nios II/e.\n2019.08.15.16:37:22 Info: reconfig_cpu: # 2019.08.15 16:37:20 (*)   Elaborating CPU configuration settings\n2019.08.15.16:37:22 Info: reconfig_cpu: # 2019.08.15 16:37:20 (*)   Creating all objects for CPU\n2019.08.15.16:37:22 Info: reconfig_cpu: # 2019.08.15 16:37:21 (*)   Generating RTL from CPU objects\n2019.08.15.16:37:22 Info: reconfig_cpu: # 2019.08.15 16:37:21 (*)   Creating plain-text RTL\n2019.08.15.16:37:22 Info: reconfig_cpu: # 2019.08.15 16:37:22 (*) Done Nios II generation\n2019.08.15.16:37:22 Info: reconfig_cpu: Done RTL generation for module 'alt_xcvr_reconfig_cpu_reconfig_cpu'\n2019.08.15.16:37:22 Info: reconfig_cpu: \"alt_xcvr_reconfig_cpu\" instantiated altera_nios2_qsys \"reconfig_cpu\"\n2019.08.15.16:37:22 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0\n2019.08.15.16:37:22 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0\n2019.08.15.16:37:23 Info: mm_interconnect_0: \"alt_xcvr_reconfig_cpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\"\n2019.08.15.16:37:23 Info: irq_mapper: \"alt_xcvr_reconfig_cpu\" instantiated altera_irq_mapper \"irq_mapper\"\n2019.08.15.16:37:23 Info: rst_controller: \"alt_xcvr_reconfig_cpu\" instantiated altera_reset_controller \"rst_controller\"\n2019.08.15.16:37:23 Info: reconfig_cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"reconfig_cpu_data_master_translator\"\n2019.08.15.16:37:23 Info: reconfig_mem_mem_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"reconfig_mem_mem_translator\"\n2019.08.15.16:37:23 Info: reconfig_cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"reconfig_cpu_data_master_agent\"\n2019.08.15.16:37:23 Info: reconfig_mem_mem_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"reconfig_mem_mem_agent\"\n2019.08.15.16:37:23 Info: reconfig_mem_mem_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"reconfig_mem_mem_agent_rsp_fifo\"\n2019.08.15.16:37:23 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"\n2019.08.15.16:37:23 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"\n2019.08.15.16:37:23 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"\n2019.08.15.16:37:23 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"\n2019.08.15.16:37:23 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"\n2019.08.15.16:37:23 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"\n2019.08.15.16:37:23 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"\n2019.08.15.16:37:23 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"\n2019.08.15.16:37:23 Info: Reusing file /tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv\n2019.08.15.16:37:23 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"\n2019.08.15.16:37:23 Info: Reusing file /tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv\n2019.08.15.16:37:23 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"\n2019.08.15.16:37:23 Info: Reusing file /tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" 0 0 "Shell" 0 -1 1565879843788 ""}
{ "Info" "altera_xcvr_functions.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic" 0 0 "Shell" 0 -1 1565879843854 ""}
{ "Info" "av_xcvr_h.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879843857 ""}
{ "Info" "alt_xcvr_resync.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1565879843858 ""}
{ "Info" "alt_xcvr_reconfig_h.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH ./" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH ./" 0 0 "Shell" 0 -1 1565879843859 ""}
{ "Info" "alt_xcvr_reconfig.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH ./" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH ./" 0 0 "Shell" 0 -1 1565879843860 ""}
{ "Info" "alt_xcvr_reconfig_cal_seq.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH ./" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH ./" 0 0 "Shell" 0 -1 1565879843861 ""}
{ "Info" "alt_xreconf_cif.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_cif.sv SYSTEM_VERILOG PATH ./" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_cif.sv SYSTEM_VERILOG PATH ./" 0 0 "Shell" 0 -1 1565879843862 ""}
{ "Info" "alt_xreconf_uif.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_uif.sv SYSTEM_VERILOG PATH ./" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_uif.sv SYSTEM_VERILOG PATH ./" 0 0 "Shell" 0 -1 1565879843865 ""}
{ "Info" "alt_xreconf_basic_acq.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH ./" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH ./" 0 0 "Shell" 0 -1 1565879843866 ""}
{ "Info" "alt_xcvr_reconfig_analog.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog" 0 0 "Shell" 0 -1 1565879843868 ""}
{ "Info" "alt_xcvr_reconfig_analog_av.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog" 0 0 "Shell" 0 -1 1565879843870 ""}
{ "Info" "alt_xreconf_analog_datactrl_av.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_datactrl_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_datactrl_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog" 0 0 "Shell" 0 -1 1565879843872 ""}
{ "Info" "alt_xreconf_analog_rmw_av.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_rmw_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_rmw_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog" 0 0 "Shell" 0 -1 1565879843873 ""}
{ "Info" "alt_xreconf_analog_ctrlsm.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog" 0 0 "Shell" 0 -1 1565879843874 ""}
{ "Info" "alt_xcvr_reconfig_offset_cancellation.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation" 0 0 "Shell" 0 -1 1565879843875 ""}
{ "Info" "alt_xcvr_reconfig_offset_cancellation_av.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation" 0 0 "Shell" 0 -1 1565879843876 ""}
{ "Info" "alt_xcvr_reconfig_eyemon.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon" 0 0 "Shell" 0 -1 1565879843877 ""}
{ "Info" "alt_xcvr_reconfig_dfe.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe" 0 0 "Shell" 0 -1 1565879843879 ""}
{ "Info" "alt_xcvr_reconfig_adce.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce" 0 0 "Shell" 0 -1 1565879843884 ""}
{ "Info" "alt_xcvr_reconfig_dcd.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd" 0 0 "Shell" 0 -1 1565879843885 ""}
{ "Info" "alt_xcvr_reconfig_dcd_av.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd" 0 0 "Shell" 0 -1 1565879843890 ""}
{ "Info" "alt_xcvr_reconfig_dcd_cal_av.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_cal_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_cal_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd" 0 0 "Shell" 0 -1 1565879843894 ""}
{ "Info" "alt_xcvr_reconfig_dcd_control_av.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_control_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_control_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd" 0 0 "Shell" 0 -1 1565879843895 ""}
{ "Info" "alt_xcvr_reconfig_mif.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif" 0 0 "Shell" 0 -1 1565879843896 ""}
{ "Info" "av_xcvr_reconfig_mif.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif" 0 0 "Shell" 0 -1 1565879843898 ""}
{ "Info" "av_xcvr_reconfig_mif_ctrl.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif" 0 0 "Shell" 0 -1 1565879843900 ""}
{ "Info" "av_xcvr_reconfig_mif_avmm.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif" 0 0 "Shell" 0 -1 1565879843901 ""}
{ "Info" "alt_xcvr_reconfig_pll.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll" 0 0 "Shell" 0 -1 1565879843903 ""}
{ "Info" "av_xcvr_reconfig_pll.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll" 0 0 "Shell" 0 -1 1565879843905 ""}
{ "Info" "av_xcvr_reconfig_pll_ctrl.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll" 0 0 "Shell" 0 -1 1565879843906 ""}
{ "Info" "alt_xcvr_reconfig_soc.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc" 0 0 "Shell" 0 -1 1565879843907 ""}
{ "Info" "alt_xcvr_reconfig_cpu_ram.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc" 0 0 "Shell" 0 -1 1565879843908 ""}
{ "Info" "alt_xcvr_reconfig_cpu_ram.hex" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.hex OTHER PATH ../alt_xcvr_reconfig_soc/software/alt_xcvr_reconfig_av/mem_init" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.hex OTHER PATH ../alt_xcvr_reconfig_soc/software/alt_xcvr_reconfig_av/mem_init" 0 0 "Shell" 0 -1 1565879843909 ""}
{ "Info" "alt_xcvr_reconfig_direct.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_direct" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_direct" 0 0 "Shell" 0 -1 1565879843910 ""}
{ "Info" "alt_arbiter_acq.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_arbiter_acq.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_arbiter_acq.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" 0 0 "Shell" 0 -1 1565879843912 ""}
{ "Info" "alt_xcvr_reconfig_basic.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" 0 0 "Shell" 0 -1 1565879843913 ""}
{ "Info" "av_xrbasic_l2p_addr.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" 0 0 "Shell" 0 -1 1565879843917 ""}
{ "Info" "av_xrbasic_l2p_ch.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" 0 0 "Shell" 0 -1 1565879843918 ""}
{ "Info" "av_xrbasic_l2p_rom.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" 0 0 "Shell" 0 -1 1565879843919 ""}
{ "Info" "av_xrbasic_lif_csr.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" 0 0 "Shell" 0 -1 1565879843921 ""}
{ "Info" "av_xrbasic_lif.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_lif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_lif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" 0 0 "Shell" 0 -1 1565879843923 ""}
{ "Info" "av_xcvr_reconfig_basic.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic" 0 0 "Shell" 0 -1 1565879843924 ""}
{ "Info" "av_xcvr_reconfig.sdc" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig.sdc OTHER PATH ./" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig.sdc OTHER PATH ./" 0 0 "Shell" 0 -1 1565879843927 ""}
{ "Info" "alt_xcvr_arbiter.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1565879843928 ""}
{ "Info" "alt_xcvr_m2s.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1565879843929 ""}
{ "Info" "altera_wait_generate.v" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1565879843930 ""}
{ "Info" "alt_xcvr_csr_selector.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1565879843931 ""}
{ "Info" "sv_reconfig_bundle_to_basic.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv" 0 0 "Shell" 0 -1 1565879843933 ""}
{ "Info" "av_reconfig_bundle_to_basic.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879843935 ""}
{ "Info" "av_reconfig_bundle_to_xcvr.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879843936 ""}
{ "Info" "alt_xcvr_reconfig_cpu.v" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1565879843939 ""}
{ "Info" "alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" 0 0 "Shell" 0 -1 1565879843940 ""}
{ "Info" "alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" 0 0 "Shell" 0 -1 1565879843941 ""}
{ "Info" "alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" 0 0 "Shell" 0 -1 1565879843942 ""}
{ "Info" "alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" 0 0 "Shell" 0 -1 1565879843944 ""}
{ "Info" "alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" 0 0 "Shell" 0 -1 1565879843948 ""}
{ "Info" "alt_xcvr_reconfig_cpu_irq_mapper.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" 0 0 "Shell" 0 -1 1565879843948 ""}
{ "Info" "altera_reset_controller.v" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" 0 0 "Shell" 0 -1 1565879843950 ""}
{ "Info" "altera_reset_synchronizer.v" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_synchronizer.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_synchronizer.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" 0 0 "Shell" 0 -1 1565879843951 ""}
{ "Info" "altera_reset_controller.sdc" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.sdc OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.sdc OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" 0 0 "Shell" 0 -1 1565879843953 ""}
{ "Info" "altera_merlin_master_translator.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_translator.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_translator.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" 0 0 "Shell" 0 -1 1565879843955 ""}
{ "Info" "altera_merlin_slave_translator.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" 0 0 "Shell" 0 -1 1565879843957 ""}
{ "Info" "altera_merlin_master_agent.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_agent.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_agent.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" 0 0 "Shell" 0 -1 1565879843958 ""}
{ "Info" "altera_merlin_slave_agent.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" 0 0 "Shell" 0 -1 1565879843960 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" 0 0 "Shell" 0 -1 1565879843961 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_avalon_sc_fifo.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_avalon_sc_fifo.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" 0 0 "Shell" 0 -1 1565879843963 ""}
{ "Info" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" 0 0 "Shell" 0 -1 1565879843964 ""}
{ "Info" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" 0 0 "Shell" 0 -1 1565879843966 ""}
{ "Info" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" 0 0 "Shell" 0 -1 1565879843968 ""}
{ "Info" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" 0 0 "Shell" 0 -1 1565879843969 ""}
{ "Info" "alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" 0 0 "Shell" 0 -1 1565879843970 ""}
{ "Info" "alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" 0 0 "Shell" 0 -1 1565879843972 ""}
{ "Info" "alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" 0 0 "Shell" 0 -1 1565879843973 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" 0 0 "Shell" 0 -1 1565879843974 ""}
{ "Info" "alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" 0 0 "Shell" 0 -1 1565879843976 ""}
{ "Info" "alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" 0 0 "Shell" 0 -1 1565879843977 ""}
{ "Info" "alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" 0 0 "Shell" 0 -1 1565879843978 ""}
{ "Info" "alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" 0 0 "Shell" 0 -1 1565879843981 ""}
{ "Info" "alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" {  } {  } 0 0 "2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules" 0 0 "Shell" 0 -1 1565879843983 ""}
{ "Info" "" "" "2019.08.15.16:37:24 Info: alt_xcvr_reconfig_0: \"q_sys\" instantiated alt_xcvr_reconfig \"alt_xcvr_reconfig_0\"" {  } {  } 0 0 "2019.08.15.16:37:24 Info: alt_xcvr_reconfig_0: \"q_sys\" instantiated alt_xcvr_reconfig \"alt_xcvr_reconfig_0\"" 0 0 "Shell" 0 -1 1565879844003 ""}
{ "Info" "" "" "2019.08.15.16:37:24 Info: ctl_0: \"q_sys\" instantiated msgdma_ctl \"ctl_0\"" {  } {  } 0 0 "2019.08.15.16:37:24 Info: ctl_0: \"q_sys\" instantiated msgdma_ctl \"ctl_0\"" 0 0 "Shell" 0 -1 1565879844093 ""}
{ "Info" "" "" "2019.08.15.16:37:24 Info: onchip_memory2_0: Starting RTL generation for module 'q_sys_onchip_memory2_0'" {  } {  } 0 0 "2019.08.15.16:37:24 Info: onchip_memory2_0: Starting RTL generation for module 'q_sys_onchip_memory2_0'" 0 0 "Shell" 0 -1 1565879844098 ""}
{ "Info" "q_sys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2019.08.15.16:37:24 Info: onchip_memory2_0:   Generation command is \[exec /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=q_sys_onchip_memory2_0 --dir=/tmp/alt8123_5214709751103173295.dir/0055_onchip_memory2_0_gen/ --quartus_dir=/home/daniel/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8123_5214709751103173295.dir/0055_onchip_memory2_0_gen/" {  } {  } 0 0 "2019.08.15.16:37:24 Info: onchip_memory2_0:   Generation command is \[exec /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=q_sys_onchip_memory2_0 --dir=/tmp/alt8123_5214709751103173295.dir/0055_onchip_memory2_0_gen/ --quartus_dir=/home/daniel/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8123_5214709751103173295.dir/0055_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1565879844099 ""}
{ "Info" "" "" "2019.08.15.16:37:26 Info: onchip_memory2_0: Done RTL generation for module 'q_sys_onchip_memory2_0'" {  } {  } 0 0 "2019.08.15.16:37:26 Info: onchip_memory2_0: Done RTL generation for module 'q_sys_onchip_memory2_0'" 0 0 "Shell" 0 -1 1565879846431 ""}
{ "Info" "" "" "2019.08.15.16:37:26 Info: onchip_memory2_0: \"q_sys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2019.08.15.16:37:26 Info: onchip_memory2_0: \"q_sys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1565879846439 ""}
{ "Info" "altera_xcvr_functions.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic" 0 0 "Shell" 0 -1 1565879846471 ""}
{ "Info" "sv_reconfig_bundle_to_xcvr.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv" 0 0 "Shell" 0 -1 1565879846471 ""}
{ "Info" "sv_reconfig_bundle_to_ip.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv" 0 0 "Shell" 0 -1 1565879846475 ""}
{ "Info" "sv_reconfig_bundle_merger.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv" 0 0 "Shell" 0 -1 1565879846476 ""}
{ "Info" "av_xcvr_h.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879846477 ""}
{ "Info" "av_xcvr_avmm_csr.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879846486 ""}
{ "Info" "av_tx_pma_ch.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879846487 ""}
{ "Info" "av_tx_pma.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879846489 ""}
{ "Info" "av_rx_pma.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879846490 ""}
{ "Info" "av_pma.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879846491 ""}
{ "Info" "av_pcs_ch.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879846496 ""}
{ "Info" "av_pcs.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879846499 ""}
{ "Info" "av_xcvr_avmm.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879846502 ""}
{ "Info" "av_xcvr_native.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879846503 ""}
{ "Info" "av_xcvr_plls.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879846505 ""}
{ "Info" "av_xcvr_data_adapter.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879846506 ""}
{ "Info" "av_reconfig_bundle_to_basic.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879846507 ""}
{ "Info" "av_reconfig_bundle_to_xcvr.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av" 0 0 "Shell" 0 -1 1565879846507 ""}
{ "Info" "av_hssi_8g_rx_pcs_rbc.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" 0 0 "Shell" 0 -1 1565879846509 ""}
{ "Info" "av_hssi_8g_tx_pcs_rbc.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" 0 0 "Shell" 0 -1 1565879846510 ""}
{ "Info" "av_hssi_common_pcs_pma_interface_rbc.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" 0 0 "Shell" 0 -1 1565879846511 ""}
{ "Info" "av_hssi_common_pld_pcs_interface_rbc.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" 0 0 "Shell" 0 -1 1565879846513 ""}
{ "Info" "av_hssi_pipe_gen1_2_rbc.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" 0 0 "Shell" 0 -1 1565879846515 ""}
{ "Info" "av_hssi_rx_pcs_pma_interface_rbc.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" 0 0 "Shell" 0 -1 1565879846517 ""}
{ "Info" "av_hssi_rx_pld_pcs_interface_rbc.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" 0 0 "Shell" 0 -1 1565879846517 ""}
{ "Info" "av_hssi_tx_pcs_pma_interface_rbc.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" 0 0 "Shell" 0 -1 1565879846518 ""}
{ "Info" "av_hssi_tx_pld_pcs_interface_rbc.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc" 0 0 "Shell" 0 -1 1565879846519 ""}
{ "Info" "alt_reset_ctrl_lego.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_reset_ctrl_lego.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_reset_ctrl_lego.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1565879846520 ""}
{ "Info" "alt_reset_ctrl_tgx_cdrauto.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_reset_ctrl_tgx_cdrauto.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_reset_ctrl_tgx_cdrauto.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1565879846520 ""}
{ "Info" "alt_xcvr_resync.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1565879846521 ""}
{ "Info" "alt_xcvr_csr_common_h.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_common_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_common_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1565879846523 ""}
{ "Info" "alt_xcvr_csr_common.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_common.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_common.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1565879846524 ""}
{ "Info" "alt_xcvr_csr_pcs8g_h.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_pcs8g_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_pcs8g_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1565879846525 ""}
{ "Info" "alt_xcvr_csr_pcs8g.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_pcs8g.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_pcs8g.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1565879846526 ""}
{ "Info" "alt_xcvr_csr_selector.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1565879846527 ""}
{ "Info" "alt_xcvr_mgmt2dec.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_mgmt2dec.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_mgmt2dec.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1565879846527 ""}
{ "Info" "altera_wait_generate.v" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1565879846528 ""}
{ "Info" "av_xcvr_emsip_adapter.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_emsip_adapter.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_emsip_adapter.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av" 0 0 "Shell" 0 -1 1565879846529 ""}
{ "Info" "av_xcvr_pipe_native_hip.sv" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_pipe_native_hip.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_pipe_native_hip.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av" 0 0 "Shell" 0 -1 1565879846530 ""}
{ "Info" "" "" "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: \"q_sys\" instantiated altera_pcie_cv_hip_avmm \"pcie_cv_hip_avmm_0\"" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: \"q_sys\" instantiated altera_pcie_cv_hip_avmm \"pcie_cv_hip_avmm_0\"" 0 0 "Shell" 0 -1 1565879846534 ""}
{ "Info" "altera_xcvr_functions.sv" "" "2019.08.15.16:37:26 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" {  } {  } 0 0 "2019.08.15.16:37:26 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1565879846549 ""}
{ "Info" "av_xcvr_h.sv" "" "2019.08.15.16:37:26 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" {  } {  } 0 0 "2019.08.15.16:37:26 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1565879846551 ""}
{ "Info" "av_reconfig_bundle_to_basic.sv" "" "2019.08.15.16:37:26 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" {  } {  } 0 0 "2019.08.15.16:37:26 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1565879846561 ""}
{ "Info" "av_reconfig_bundle_to_xcvr.sv" "" "2019.08.15.16:37:26 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" {  } {  } 0 0 "2019.08.15.16:37:26 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1565879846561 ""}
{ "Info" "alt_xcvr_resync.sv" "" "2019.08.15.16:37:26 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" {  } {  } 0 0 "2019.08.15.16:37:26 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1565879846565 ""}
{ "Info" "alt_xcvr_csr_selector.sv" "" "2019.08.15.16:37:26 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" {  } {  } 0 0 "2019.08.15.16:37:26 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1565879846567 ""}
{ "Info" "altera_wait_generate.v" "" "2019.08.15.16:37:26 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" {  } {  } 0 0 "2019.08.15.16:37:26 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1565879846568 ""}
{ "Warning" "plain_files.txt" "" "2019.08.15.16:37:26 Warning: Overwriting different file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" {  } {  } 0 0 "2019.08.15.16:37:26 Warning: Overwriting different file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1565879846570 ""}
{ "Info" "" "" "2019.08.15.16:37:26 Info: pio_key: Starting RTL generation for module 'q_sys_pio_key'" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pio_key: Starting RTL generation for module 'q_sys_pio_key'" 0 0 "Shell" 0 -1 1565879846572 ""}
{ "Info" "q_sys_pio_key_component_configuration.pl  --do_build_sim=0  ]" "" "2019.08.15.16:37:26 Info: pio_key:   Generation command is \[exec /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_pio_key --dir=/tmp/alt8123_5214709751103173295.dir/0057_pio_key_gen/ --quartus_dir=/home/daniel/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8123_5214709751103173295.dir/0057_pio_key_gen/" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pio_key:   Generation command is \[exec /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_pio_key --dir=/tmp/alt8123_5214709751103173295.dir/0057_pio_key_gen/ --quartus_dir=/home/daniel/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8123_5214709751103173295.dir/0057_pio_key_gen/" 0 0 "Shell" 0 -1 1565879846573 ""}
{ "Info" "" "" "2019.08.15.16:37:26 Info: pio_key: Done RTL generation for module 'q_sys_pio_key'" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pio_key: Done RTL generation for module 'q_sys_pio_key'" 0 0 "Shell" 0 -1 1565879846724 ""}
{ "Info" "" "" "2019.08.15.16:37:26 Info: pio_key: \"q_sys\" instantiated altera_avalon_pio \"pio_key\"" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pio_key: \"q_sys\" instantiated altera_avalon_pio \"pio_key\"" 0 0 "Shell" 0 -1 1565879846725 ""}
{ "Info" "" "" "2019.08.15.16:37:26 Info: pio_led: Starting RTL generation for module 'q_sys_pio_led'" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pio_led: Starting RTL generation for module 'q_sys_pio_led'" 0 0 "Shell" 0 -1 1565879846727 ""}
{ "Info" "q_sys_pio_led_component_configuration.pl  --do_build_sim=0  ]" "" "2019.08.15.16:37:26 Info: pio_led:   Generation command is \[exec /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_pio_led --dir=/tmp/alt8123_5214709751103173295.dir/0058_pio_led_gen/ --quartus_dir=/home/daniel/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8123_5214709751103173295.dir/0058_pio_led_gen/" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pio_led:   Generation command is \[exec /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_pio_led --dir=/tmp/alt8123_5214709751103173295.dir/0058_pio_led_gen/ --quartus_dir=/home/daniel/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8123_5214709751103173295.dir/0058_pio_led_gen/" 0 0 "Shell" 0 -1 1565879846727 ""}
{ "Info" "" "" "2019.08.15.16:37:26 Info: pio_led: Done RTL generation for module 'q_sys_pio_led'" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pio_led: Done RTL generation for module 'q_sys_pio_led'" 0 0 "Shell" 0 -1 1565879846886 ""}
{ "Info" "" "" "2019.08.15.16:37:26 Info: pio_led: \"q_sys\" instantiated altera_avalon_pio \"pio_led\"" {  } {  } 0 0 "2019.08.15.16:37:26 Info: pio_led: \"q_sys\" instantiated altera_avalon_pio \"pio_led\"" 0 0 "Shell" 0 -1 1565879846886 ""}
{ "Info" "" "" "2019.08.15.16:37:27 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.08.15.16:37:27 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1565879847401 ""}
{ "Info" "" "" "2019.08.15.16:37:27 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.08.15.16:37:27 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1565879847469 ""}
{ "Info" "" "" "2019.08.15.16:37:28 Info: mm_interconnect_0: \"q_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.08.15.16:37:28 Info: mm_interconnect_0: \"q_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1565879848039 ""}
{ "Info" "" "" "2019.08.15.16:37:28 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.08.15.16:37:28 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1565879848539 ""}
{ "Info" "" "" "2019.08.15.16:37:28 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.08.15.16:37:28 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1565879848625 ""}
{ "Info" "" "" "2019.08.15.16:37:28 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.08.15.16:37:28 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1565879848703 ""}
{ "Info" "" "" "2019.08.15.16:37:29 Info: mm_interconnect_1: \"q_sys\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2019.08.15.16:37:29 Info: mm_interconnect_1: \"q_sys\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1565879849258 ""}
{ "Info" "" "" "2019.08.15.16:37:29 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.08.15.16:37:29 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1565879849602 ""}
{ "Info" "" "" "2019.08.15.16:37:29 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.08.15.16:37:29 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1565879849676 ""}
{ "Info" "" "" "2019.08.15.16:37:29 Info: mm_interconnect_2: \"q_sys\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2019.08.15.16:37:29 Info: mm_interconnect_2: \"q_sys\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1565879849997 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: irq_mapper: \"q_sys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: irq_mapper: \"q_sys\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1565879850001 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: rst_controller: \"q_sys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: rst_controller: \"q_sys\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1565879850003 ""}
{ "Info" "altera_reset_controller.v" "" "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" {  } {  } 0 0 "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1565879850004 ""}
{ "Info" "altera_reset_synchronizer.v" "" "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" {  } {  } 0 0 "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1565879850004 ""}
{ "Info" "altera_reset_controller.sdc" "" "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" {  } {  } 0 0 "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1565879850004 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: modular_sgdma_dispatcher_0: \"ctl_0\" instantiated modular_sgdma_dispatcher \"modular_sgdma_dispatcher_0\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: modular_sgdma_dispatcher_0: \"ctl_0\" instantiated modular_sgdma_dispatcher \"modular_sgdma_dispatcher_0\"" 0 0 "Shell" 0 -1 1565879850026 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: dma_read_master_0: \"ctl_0\" instantiated dma_read_master \"dma_read_master_0\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: dma_read_master_0: \"ctl_0\" instantiated dma_read_master \"dma_read_master_0\"" 0 0 "Shell" 0 -1 1565879850032 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: dma_write_master_0: \"ctl_0\" instantiated dma_write_master \"dma_write_master_0\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: dma_write_master_0: \"ctl_0\" instantiated dma_write_master \"dma_write_master_0\"" 0 0 "Shell" 0 -1 1565879850036 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: pcie_cv_hip_avmm_0_Rxm_BAR0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"pcie_cv_hip_avmm_0_Rxm_BAR0_translator\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: pcie_cv_hip_avmm_0_Rxm_BAR0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"pcie_cv_hip_avmm_0_Rxm_BAR0_translator\"" 0 0 "Shell" 0 -1 1565879850039 ""}
{ "Info" "altera_merlin_master_translator.sv" "" "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" {  } {  } 0 0 "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1565879850039 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1565879850040 ""}
{ "Info" "altera_merlin_slave_translator.sv" "" "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" {  } {  } 0 0 "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1565879850041 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: pcie_cv_hip_avmm_0_Rxm_BAR0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"pcie_cv_hip_avmm_0_Rxm_BAR0_agent\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: pcie_cv_hip_avmm_0_Rxm_BAR0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"pcie_cv_hip_avmm_0_Rxm_BAR0_agent\"" 0 0 "Shell" 0 -1 1565879850042 ""}
{ "Info" "altera_merlin_master_agent.sv" "" "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" {  } {  } 0 0 "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1565879850043 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1565879850048 ""}
{ "Info" "altera_merlin_slave_agent.sv" "" "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" {  } {  } 0 0 "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1565879850048 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" {  } {  } 0 0 "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1565879850049 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: onchip_memory2_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_memory2_0_s1_agent_rsp_fifo\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: onchip_memory2_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_memory2_0_s1_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1565879850052 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" {  } {  } 0 0 "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1565879850052 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1565879850062 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1565879850072 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1565879850089 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1565879850098 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: ctl_0_dma_read_master_0_data_read_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ctl_0_dma_read_master_0_data_read_master_limiter\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: ctl_0_dma_read_master_0_data_read_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ctl_0_dma_read_master_0_data_read_master_limiter\"" 0 0 "Shell" 0 -1 1565879850100 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" {  } {  } 0 0 "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1565879850101 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1565879850103 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" {  } {  } 0 0 "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1565879850105 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1565879850108 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1565879850120 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1565879850133 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" {  } {  } 0 0 "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1565879850134 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1565879850158 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" {  } {  } 0 0 "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1565879850158 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1565879850165 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1565879850170 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1565879850199 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" {  } {  } 0 0 "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1565879850200 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1565879850222 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" {  } {  } 0 0 "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1565879850223 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: pcie_cv_hip_avmm_0_Rxm_BAR0_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"pcie_cv_hip_avmm_0_Rxm_BAR0_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: pcie_cv_hip_avmm_0_Rxm_BAR0_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"pcie_cv_hip_avmm_0_Rxm_BAR0_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1565879850224 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" {  } {  } 0 0 "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1565879850225 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" {  } {  } 0 0 "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1565879850225 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: limiter_pipeline: \"mm_interconnect_0\" instantiated altera_avalon_st_pipeline_stage \"limiter_pipeline\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: limiter_pipeline: \"mm_interconnect_0\" instantiated altera_avalon_st_pipeline_stage \"limiter_pipeline\"" 0 0 "Shell" 0 -1 1565879850226 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" {  } {  } 0 0 "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1565879850227 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" {  } {  } 0 0 "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1565879850228 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1565879850285 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1565879850323 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1565879850335 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1565879850350 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1565879850367 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1565879850371 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1565879850396 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" {  } {  } 0 0 "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1565879850397 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1565879850401 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1565879850419 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" {  } {  } 0 0 "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1565879850420 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1565879850463 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1565879850472 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1565879850492 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1565879850503 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1565879850519 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" {  } {  } 0 0 "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1565879850521 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1565879850524 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1565879850541 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" {  } {  } 0 0 "2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1565879850542 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1565879850557 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1565879850567 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.08.15.16:37:30 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1565879850571 ""}
{ "Info" "" "" "2019.08.15.16:37:30 Info: q_sys: Done \"q_sys\" with 55 modules, 233 files" {  } {  } 0 0 "2019.08.15.16:37:30 Info: q_sys: Done \"q_sys\" with 55 modules, 233 files" 0 0 "Shell" 0 -1 1565879850571 ""}
{ "Info" "" "" "2019.08.15.16:37:31 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.08.15.16:37:31 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1565879851334 ""}
{ "Info" "" "" "2019.08.15.16:37:31 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2019.08.15.16:37:31 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1565879851335 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys q_sys.qsys " "Completed upgrading IP component Qsys with file \"q_sys.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1565879862282 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/daniel/intelFPGA_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/daniel/intelFPGA_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1565879863369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 16 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1077 " "Peak virtual memory: 1077 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565879863370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 15 16:37:43 2019 " "Processing ended: Thu Aug 15 16:37:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565879863370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:41 " "Elapsed time: 00:02:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565879863370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:47 " "Total CPU time (on all processors): 00:05:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565879863370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1565879863370 ""}
