BAILEY, M.L. 1992. A time based model for investigating parallel logic-level simulation. IEEE Trans. Comput. Aid. Des. ICAS, 11, (July), 816-824.
BAKER, W. I. AND MAHMOOD, A. 1994. An analysis of parallel synchronous and conservative asynchronous logic simulation schemes. In Proceedings of the 6th IEEE Symposium on Parallel and Distributed Processing, IEEE, New York, NY.
Daniel K. Beece , George Deibert , Georgina Papp , Frank Villante, The IBM engineering verification engine, Proceedings of the 25th ACM/IEEE Design Automation Conference, p.218-224, June 12-15, 1988, Atlantic City, New Jersey, USA
L. Boianov , I. Jelly, Distributed logic circuit simulation on a network of workstations, Proceedings of the 3rd Euromicro Workshop on Parallel and Distributed Processing, p.304, January 25-27, 1995
BRGLEZ, F. AND FUJIWARA, H. 1985. A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN. Proceedings of the IEEE International Symposium on Circuits and Systems. (June), 695-698.
BRGLEZ, F., BRYAN, D. AND KOZMINSKI, K. 1989. Combinational profiles of sequential benchmark circuits. In Proceedings of the IEEE International Symposium on Circuits and Systems. 1929-1934.
Pavlos Konas , Pen-Chung Yew, Partitioning for synchronous parallel simulation, Proceedings of the ninth workshop on Parallel and distributed simulation, p.181-184, June 13-16, 1995, Lake Placid, New York, USA[doi>10.1145/214282.214340]
KORMICKI, M. 1995. Parallel logic simulation on a network of workstations using PVM. M.S. Project Rep., Washington State Univ. Dec.
A. Mahmood , W. I. Baker , J. Herath , A. Jayasumana, A logic simulation engine based on a modified data flow architecture, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.377-380, November 1992, Santa Clara, California, USA
MUELLER-THUNS, R. B., ET AL. 1993. VLSI logic and fault simulation on general-purpose parallel computers. IEEE Trans. Comput. Aided Des. ICAS 12, 3 (March), 446-460.
S. Patil , P. Banerjee , C. Polychronopoulos, Efficient circuit partitioning algorithms for parallel logic simulation, Proceedings of the 1989 ACM/IEEE conference on Supercomputing, p.361-370, November 12-17, 1989, Reno, Nevada, USA[doi>10.1145/76263.76303]
Gregory F. Pfister, The Yorktown Simulation Engine: Introduction, Proceedings of the 19th Design Automation Conference, p.51-54, January 1982
RAGHAVAN, R., HAYES, g. P., AND MARTIN, W.R. 1988. Logic simulation on vector processors, In Proceedings of the 1988 IEEE International Conference on Computer Aided Design (ICCAD) , 268-271.
Minoru Saitoh , Kenji Iwata , Akiko Nokamura , Makoto Kakegawa , Junichi Masuda , Hirofumi Hamamura , Fumiyasu Hirose , Nobuaki Kawato, Logic simulation system using simulation processor (SP), Proceedings of the 25th ACM/IEEE Design Automation Conference, p.225-230, June 12-15, 1988, Atlantic City, New Jersey, USA
SOUL~, L.P. 1992. Parallel-logic simulation: An evaluation of centralized-time and distributed-time algorithms. Tech. Rep. CSL-TR-92-527, Computer Systems Laboratory, Stanford Univ.
