The following files were generated for 'viterbi_v7_0' in directory
/home/andreas/mnt/hdd1/opt/ethz-wsec/fpga/usrp3/top/b200/coregen/

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * viterbi_v7_0.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * viterbi_v7_0.ngc
   * viterbi_v7_0.v
   * viterbi_v7_0.veo
   * viterbi_v7_0rombram.mif
   * viterbi_v7_0romlifo.mif
   * viterbi_v7_0romwe.mif

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * viterbi_v7_0.veo

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * viterbi_v7_0.asy

Generate ISE metadata:
   Create a metadata file for use when including this core in ISE designs

   * viterbi_v7_0_xmdf.tcl

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * viterbi_v7_0.gise
   * viterbi_v7_0.xise

Deliver Readme:
   Readme file for the IP.

   * viterbi_v7_0_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * viterbi_v7_0_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

