/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/qdma_v2_0_0
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap qdma_v2_0_0 /home/feilong/Storages/fpga/000_vivado_sim_linux32/qdma_v2_0_0
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 -L qdma_v2_0_0 +incdir+/home/feilong/.cxl.ip/incl -sv -work qdma_v2_0_0 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/qdma_v2_0_0/.cxl.systemverilog.qdma_v2_0_0.qdma_v2_0_0.lin64.cmf
