
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.29+11 (git sha1 , gcc 12.3.0-1ubuntu1~22.04 -Og -fPIC)

1. Executing Verilog-2005 frontend: /data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v
Parsing SystemVerilog input from `/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v' to AST representation.
Storing AST representation for module `$abstract\kronos_alu'.
Storing AST representation for module `$abstract\kronos_branch'.
Storing AST representation for module `$abstract\kronos_core'.
Storing AST representation for module `$abstract\kronos_counter64'.
Storing AST representation for module `$abstract\kronos_csr'.
Storing AST representation for module `$abstract\kronos_EX'.
Storing AST representation for module `$abstract\kronos_hcu'.
Storing AST representation for module `$abstract\kronos_ID'.
Storing AST representation for module `$abstract\kronos_IF'.
Storing AST representation for module `$abstract\kronos_lsu'.
Storing AST representation for module `$abstract\kronos_RF'.
Storing AST representation for module `$abstract\kronos_agu'.
Storing AST representation for module `$abstract\kronos_mem_top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

3. Executing AST frontend in derive mode using pre-parsed AST for module `\kronos_core'.
Generating RTLIL representation for module `\kronos_core'.

3.1. Analyzing design hierarchy..
Top module:  \kronos_core
Parameter \BOOT_ADDR = 0
Parameter \EN_COUNTERS = 1
Parameter \EN_COUNTERS64B = 1

3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\kronos_EX'.
Parameter \BOOT_ADDR = 0
Parameter \EN_COUNTERS = 1
Parameter \EN_COUNTERS64B = 1
Generating RTLIL representation for module `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX'.
Parameter \CATCH_ILLEGAL_INSTR = 1
Parameter \CATCH_MISALIGNED_JMP = 1
Parameter \CATCH_MISALIGNED_LDST = 1

3.3. Executing AST frontend in derive mode using pre-parsed AST for module `\kronos_ID'.
Parameter \CATCH_ILLEGAL_INSTR = 1
Parameter \CATCH_MISALIGNED_JMP = 1
Parameter \CATCH_MISALIGNED_LDST = 1
Generating RTLIL representation for module `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID'.
Parameter \BOOT_ADDR = 0
Parameter \FAST_BRANCH = 1

3.4. Executing AST frontend in derive mode using pre-parsed AST for module `\kronos_IF'.
Parameter \BOOT_ADDR = 0
Parameter \FAST_BRANCH = 1
Generating RTLIL representation for module `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF'.

3.5. Analyzing design hierarchy..
Top module:  \kronos_core
Used module:     $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX
Used module:     $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID
Used module:     $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF

3.6. Executing AST frontend in derive mode using pre-parsed AST for module `\kronos_RF'.
Generating RTLIL representation for module `\kronos_RF'.

3.7. Executing AST frontend in derive mode using pre-parsed AST for module `\kronos_hcu'.
Generating RTLIL representation for module `\kronos_hcu'.

3.8. Executing AST frontend in derive mode using pre-parsed AST for module `\kronos_branch'.
Generating RTLIL representation for module `\kronos_branch'.
Parameter \CATCH_MISALIGNED_JMP = 1
Parameter \CATCH_MISALIGNED_LDST = 1

3.9. Executing AST frontend in derive mode using pre-parsed AST for module `\kronos_agu'.
Parameter \CATCH_MISALIGNED_JMP = 1
Parameter \CATCH_MISALIGNED_LDST = 1
Generating RTLIL representation for module `$paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu'.
Parameter \BOOT_ADDR = 0
Parameter \EN_COUNTERS = 1
Parameter \EN_COUNTERS64B = 1

3.10. Executing AST frontend in derive mode using pre-parsed AST for module `\kronos_csr'.
Parameter \BOOT_ADDR = 0
Parameter \EN_COUNTERS = 1
Parameter \EN_COUNTERS64B = 1
Generating RTLIL representation for module `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr'.

3.11. Executing AST frontend in derive mode using pre-parsed AST for module `\kronos_lsu'.
Generating RTLIL representation for module `\kronos_lsu'.

3.12. Executing AST frontend in derive mode using pre-parsed AST for module `\kronos_alu'.
Generating RTLIL representation for module `\kronos_alu'.

3.13. Analyzing design hierarchy..
Top module:  \kronos_core
Used module:     $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX
Used module:         $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr
Used module:         \kronos_lsu
Used module:         \kronos_alu
Used module:     $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID
Used module:         \kronos_hcu
Used module:         \kronos_branch
Used module:         $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu
Used module:     $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF
Used module:         \kronos_RF
Parameter \EN_COUNTERS = 1
Parameter \EN_COUNTERS64B = 1

3.14. Executing AST frontend in derive mode using pre-parsed AST for module `\kronos_counter64'.
Parameter \EN_COUNTERS = 1
Parameter \EN_COUNTERS64B = 1
Generating RTLIL representation for module `$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64'.
Parameter \EN_COUNTERS = 1
Parameter \EN_COUNTERS64B = 1
Found cached RTLIL representation for module `$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64'.

3.15. Analyzing design hierarchy..
Top module:  \kronos_core
Used module:     $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX
Used module:         $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr
Used module:             $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64
Used module:         \kronos_lsu
Used module:         \kronos_alu
Used module:     $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID
Used module:         \kronos_hcu
Used module:         \kronos_branch
Used module:         $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu
Used module:     $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF
Used module:         \kronos_RF

3.16. Analyzing design hierarchy..
Top module:  \kronos_core
Used module:     $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX
Used module:         $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr
Used module:             $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64
Used module:         \kronos_lsu
Used module:         \kronos_alu
Used module:     $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID
Used module:         \kronos_hcu
Used module:         \kronos_branch
Used module:         $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu
Used module:     $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF
Used module:         \kronos_RF
Removing unused module `$abstract\kronos_mem_top'.
Removing unused module `$abstract\kronos_agu'.
Removing unused module `$abstract\kronos_RF'.
Removing unused module `$abstract\kronos_lsu'.
Removing unused module `$abstract\kronos_IF'.
Removing unused module `$abstract\kronos_ID'.
Removing unused module `$abstract\kronos_hcu'.
Removing unused module `$abstract\kronos_EX'.
Removing unused module `$abstract\kronos_csr'.
Removing unused module `$abstract\kronos_counter64'.
Removing unused module `$abstract\kronos_core'.
Removing unused module `$abstract\kronos_branch'.
Removing unused module `$abstract\kronos_alu'.
Removed 13 unused modules.

4. Executing PROC pass (convert processes to netlists).

4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1509$156'.
Cleaned up 1 empty switch.

4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:89$418 in module kronos_alu.
Removed 1 dead cases from process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:59$407 in module kronos_alu.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:59$407 in module kronos_alu.
Marked 2 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1715$389 in module kronos_lsu.
Marked 2 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1703$388 in module kronos_lsu.
Removed 1 dead cases from process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1696$387 in module kronos_lsu.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1696$387 in module kronos_lsu.
Marked 3 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:639$367 in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
Marked 3 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:593$359 in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:585$355 in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:554$354 in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
Marked 3 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:529$352 in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
Marked 2 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:512$333 in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
Marked 3 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:500$331 in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:495$329 in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
Marked 3 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1919$317 in module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:119$302 in module kronos_branch.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1868$248 in module kronos_RF.
Marked 7 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1836$231 in module kronos_RF.
Marked 10 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1790$193 in module kronos_RF.
Marked 2 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1585$184 in module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1579$175 in module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.
Marked 5 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1557$164 in module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.
Removed 1 dead cases from process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1533$163 in module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.
Marked 6 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1533$163 in module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.
Marked 2 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1526$161 in module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.
Marked 2 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1509$156 in module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.
Marked 3 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1426$122 in module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.
Removed 3 dead cases from process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1223$80 in module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.
Marked 33 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1223$80 in module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:999$55 in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
Marked 7 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:917$42 in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
Marked 4 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:881$24 in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
Removed 1 dead cases from process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:802$4 in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
Marked 12 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:802$4 in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:793$2 in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
Marked 3 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:343$431 in module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.
Removed a total of 7 dead cases.

4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 9 redundant assignments.
Promoted 129 assignments to connections.

4.4. Executing PROC_INIT pass (extract init attributes).

4.5. Executing PROC_ARST pass (detect async resets in processes).

4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~146 debug messages>

4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:0$425'.
Creating decoders for process `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:0$419'.
Creating decoders for process `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:89$418'.
     1/1: $1\result[31:0]
Creating decoders for process `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:59$407'.
     1/1: $1\r_lt[0:0]
Creating decoders for process `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:54$403'.
Creating decoders for process `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:49$398'.
Creating decoders for process `\kronos_lsu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1715$389'.
     1/2: $2\load_data[31:0]
     2/2: $1\load_data[31:0]
Creating decoders for process `\kronos_lsu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1703$388'.
     1/2: $1\half_data[31:0]
     2/2: $1\byte_data[31:0]
Creating decoders for process `\kronos_lsu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1696$387'.
     1/1: $1\word_data[31:0]
Creating decoders for process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:639$367'.
     1/2: $0\core_interrupt[0:0]
     2/2: $0\core_interrupt_cause[3:0]
Creating decoders for process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:593$359'.
     1/15: $0\mie[2:0] [2]
     2/15: $0\mie[2:0] [1]
     3/15: $0\mie[2:0] [0]
     4/15: $0\mip[2:0] [1]
     5/15: $0\mip[2:0] [0]
     6/15: $0\mtvec[31:0] [1:0]
     7/15: $0\mstatus[3:0] [3:2]
     8/15: $0\mstatus[3:0] [1]
     9/15: $0\mstatus[3:0] [0]
    10/15: $0\mcause[31:0]
    11/15: $0\mepc[31:0]
    12/15: $0\mscratch[31:0]
    13/15: $0\mtvec[31:0] [31:2]
    14/15: $0\mip[2:0] [2]
    15/15: $0\mtval[31:0]
Creating decoders for process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:585$355'.
     1/1: $1\csr_wr_data[31:0]
Creating decoders for process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:554$354'.
     1/8: $1\csr_rd_data[31:0] [31:13]
     2/8: $1\csr_rd_data[31:0] [2:0]
     3/8: $1\csr_rd_data[31:0] [11]
     4/8: $1\csr_rd_data[31:0] [3]
     5/8: $1\csr_rd_data[31:0] [6:4]
     6/8: $1\csr_rd_data[31:0] [12]
     7/8: $1\csr_rd_data[31:0] [10:8]
     8/8: $1\csr_rd_data[31:0] [7]
Creating decoders for process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:529$352'.
     1/2: $0\trap_jump[0:0]
     2/2: $0\trap_handle[31:0]
Creating decoders for process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:526$351'.
     1/1: $0\csr_data[31:0]
Creating decoders for process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:512$333'.
     1/2: $0\csr_wr_vld[0:0]
     2/2: $0\regwr_csr[0:0]
Creating decoders for process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:500$331'.
     1/3: $3\next_state[1:0]
     2/3: $2\next_state[1:0]
     3/3: $1\next_state[1:0]
Creating decoders for process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:495$329'.
     1/1: $0\state[1:0]
Creating decoders for process `$paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1919$317'.
     1/3: $3\misaligned_ldst[0:0]
     2/3: $2\misaligned_ldst[0:0]
     3/3: $1\misaligned_ldst[0:0]
Creating decoders for process `$paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1897$306'.
Creating decoders for process `\kronos_branch.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:119$302'.
     1/1: $1\branch[0:0]
Creating decoders for process `\kronos_hcu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1063$296'.
     1/1: $0\rpend[4:0]
Creating decoders for process `\kronos_RF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1868$248'.
     1/3: $1$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_EN[31:0]$254
     2/3: $1$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$253
     3/3: $1$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_ADDR[4:0]$252
Creating decoders for process `\kronos_RF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1836$231'.
     1/8: $0\reg_rs2[4:0]
     2/8: $0\reg_rs1[4:0]
     3/8: $0\reg_vld[0:0]
     4/8: $0\regrd_rs2_en[0:0]
     5/8: $0\regrd_rs1_en[0:0]
     6/8: $0\regrd_rs2[31:0]
     7/8: $0\regrd_rs1[31:0]
     8/8: $0\immediate[31:0]
Creating decoders for process `\kronos_RF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1790$193'.
     1/10: $1\ImmF[11:0]
     2/10: $1\ImmE[7:0]
     3/10: $3\ImmD[0:0]
     4/10: $2\ImmD[0:0]
     5/10: $1\ImmD[0:0]
     6/10: $1\ImmC[5:0]
     7/10: $2\ImmB[3:0]
     8/10: $1\ImmB[3:0]
     9/10: $2\ImmA[0:0]
    10/10: $1\ImmA[0:0]
Creating decoders for process `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1585$184'.
     1/4: $2\next_instr[31:0]
     2/4: $2\instr_vld[0:0]
     3/4: $1\next_instr[31:0]
     4/4: $1\instr_vld[0:0]
Creating decoders for process `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1579$175'.
     1/1: $1\instr_addr[31:0]
Creating decoders for process `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1557$164'.
     1/4: $0\skid_buffer[31:0]
     2/4: $0\fetch_vld[0:0]
     3/4: $0\fetch_ir[31:0]
     4/4: $0\fetch_pc[31:0]
Creating decoders for process `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1533$163'.
     1/6: $6\next_state[1:0]
     2/6: $5\next_state[1:0]
     3/6: $4\next_state[1:0]
     4/6: $3\next_state[1:0]
     5/6: $2\next_state[1:0]
     6/6: $1\next_state[1:0]
Creating decoders for process `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1526$161'.
     1/1: $0\state[1:0]
Creating decoders for process `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1509$156'.
     1/2: $0\pc_last[31:0]
     2/2: $0\pc[31:0]
Creating decoders for process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1426$122'.
     1/20: $0\decode_vld[0:0]
     2/20: $0\decode_misaligned_ldst[0:0]
     3/20: $0\decode_misaligned_jmp[0:0]
     4/20: $0\decode_illegal[0:0]
     5/20: $0\decode_sysop[1:0]
     6/20: $0\decode_system[0:0]
     7/20: $0\decode_csr[0:0]
     8/20: $0\decode_mask[3:0]
     9/20: $0\decode_store[0:0]
    10/20: $0\decode_load[0:0]
    11/20: $0\decode_branch[0:0]
    12/20: $0\decode_jump[0:0]
    13/20: $0\decode_regwr_alu[0:0]
    14/20: $0\decode_aluop[3:0]
    15/20: $0\decode_basic[0:0]
    16/20: $0\decode_addr[31:0]
    17/20: $0\decode_op2[31:0]
    18/20: $0\decode_op1[31:0]
    19/20: $0\decode_ir[31:0]
    20/20: $0\decode_pc[31:0]
Creating decoders for process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1223$80'.
     1/51: $28\instr_valid[0:0]
     2/51: $7\sysop[1:0]
     3/51: $27\instr_valid[0:0]
     4/51: $6\sysop[1:0]
     5/51: $26\instr_valid[0:0]
     6/51: $5\sysop[1:0]
     7/51: $25\instr_valid[0:0]
     8/51: $4\sysop[1:0]
     9/51: $24\instr_valid[0:0]
    10/51: $3\sysop[1:0]
    11/51: $23\instr_valid[0:0]
    12/51: $2\sysop[1:0]
    13/51: $2\csr[0:0]
    14/51: $2\op1[31:0]
    15/51: $22\instr_valid[0:0]
    16/51: $3\is_fencei[0:0]
    17/51: $21\instr_valid[0:0]
    18/51: $20\instr_valid[0:0]
    19/51: $2\is_fencei[0:0]
    20/51: $19\instr_valid[0:0]
    21/51: $18\instr_valid[0:0]
    22/51: $17\instr_valid[0:0]
    23/51: $16\instr_valid[0:0]
    24/51: $15\instr_valid[0:0]
    25/51: $14\instr_valid[0:0]
    26/51: $13\instr_valid[0:0]
    27/51: $12\instr_valid[0:0]
    28/51: $11\instr_valid[0:0]
    29/51: $10\instr_valid[0:0]
    30/51: $9\instr_valid[0:0]
    31/51: $8\instr_valid[0:0]
    32/51: $7\instr_valid[0:0]
    33/51: $6\instr_valid[0:0]
    34/51: $5\instr_valid[0:0]
    35/51: $2\aluop[3:0]
    36/51: $4\instr_valid[0:0]
    37/51: $3\instr_valid[0:0]
    38/51: $2\instr_valid[0:0]
    39/51: $1\instr_valid[0:0]
    40/51: $1\op2[31:0]
    41/51: $1\op1[31:0]
    42/51: $1\offset[31:0]
    43/51: $1\base[31:0]
    44/51: $1\is_fencei[0:0]
    45/51: $1\sysop[1:0]
    46/51: $1\csr[0:0]
    47/51: $1\aluop[3:0]
    48/51: $3\mask[3:0]
    49/51: $2\mask[3:0]
    50/51: $1\mask[3:0]
    51/51: $1\store_data[31:0]
Creating decoders for process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:999$55'.
     1/1: $0\instret[0:0]
Creating decoders for process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:917$42'.
     1/2: $0\trap_value[31:0]
     2/2: $0\trap_cause[31:0]
Creating decoders for process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:881$24'.
     1/4: $0\regwr_en[0:0]
     2/4: $0\regwr_pending_later[0:0]
     3/4: $0\regwr_sel[4:0]
     4/4: $0\regwr_data[31:0]
Creating decoders for process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:802$4'.
     1/12: $12\next_state[2:0]
     2/12: $11\next_state[2:0]
     3/12: $10\next_state[2:0]
     4/12: $9\next_state[2:0]
     5/12: $8\next_state[2:0]
     6/12: $7\next_state[2:0]
     7/12: $6\next_state[2:0]
     8/12: $5\next_state[2:0]
     9/12: $4\next_state[2:0]
    10/12: $3\next_state[2:0]
    11/12: $2\next_state[2:0]
    12/12: $1\next_state[2:0]
Creating decoders for process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:793$2'.
     1/1: $0\state[2:0]
Creating decoders for process `$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:343$431'.
     1/3: $0\incr_high[0:0]
     2/3: $0\count_high[31:0]
     3/3: $0\count_low[31:0]

4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\kronos_alu.\reverse_bits$func$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:80$393.$result' from process `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:0$425'.
No latch inferred for signal `\kronos_alu.\reverse_bits$func$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:80$395.$result' from process `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:0$425'.
No latch inferred for signal `\kronos_alu.\reverse_bits$func$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:80$395.value' from process `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:0$425'.
No latch inferred for signal `\kronos_alu.\reverse_bits$func$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:80$395.reversed_value' from process `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:0$425'.
No latch inferred for signal `\kronos_alu.\reverse_bits$func$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:80$395.i' from process `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:0$425'.
No latch inferred for signal `\kronos_alu.\reverse_bits$func$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:72$392.$result' from process `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:0$419'.
No latch inferred for signal `\kronos_alu.\reverse_bits$func$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:72$394.$result' from process `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:0$419'.
No latch inferred for signal `\kronos_alu.\reverse_bits$func$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:72$394.value' from process `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:0$419'.
No latch inferred for signal `\kronos_alu.\reverse_bits$func$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:72$394.reversed_value' from process `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:0$419'.
No latch inferred for signal `\kronos_alu.\reverse_bits$func$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:72$394.i' from process `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:0$419'.
No latch inferred for signal `\kronos_alu.\result' from process `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:89$418'.
No latch inferred for signal `\kronos_alu.\A_sign' from process `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:59$407'.
No latch inferred for signal `\kronos_alu.\B_sign' from process `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:59$407'.
No latch inferred for signal `\kronos_alu.\R_sign' from process `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:59$407'.
No latch inferred for signal `\kronos_alu.\r_lt' from process `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:59$407'.
No latch inferred for signal `\kronos_alu.\r_ltu' from process `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:59$407'.
No latch inferred for signal `\kronos_alu.\r_comp' from process `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:59$407'.
No latch inferred for signal `\kronos_alu.\r_and' from process `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:54$403'.
No latch inferred for signal `\kronos_alu.\r_or' from process `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:54$403'.
No latch inferred for signal `\kronos_alu.\r_xor' from process `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:54$403'.
No latch inferred for signal `\kronos_alu.\r_adder' from process `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:49$398'.
No latch inferred for signal `\kronos_alu.\adder_A' from process `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:49$398'.
No latch inferred for signal `\kronos_alu.\adder_B' from process `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:49$398'.
No latch inferred for signal `\kronos_alu.\cout' from process `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:49$398'.
No latch inferred for signal `\kronos_lsu.\load_data' from process `\kronos_lsu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1715$389'.
No latch inferred for signal `\kronos_lsu.\half_data' from process `\kronos_lsu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1703$388'.
No latch inferred for signal `\kronos_lsu.\byte_data' from process `\kronos_lsu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1703$388'.
No latch inferred for signal `\kronos_lsu.\word_data' from process `\kronos_lsu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1696$387'.
No latch inferred for signal `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.\csr_wr_data' from process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:585$355'.
No latch inferred for signal `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.\csr_rd_data' from process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:554$354'.
No latch inferred for signal `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.\next_state' from process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:500$331'.
No latch inferred for signal `$paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.\misaligned_ldst' from process `$paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1919$317'.
No latch inferred for signal `$paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.\addr' from process `$paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1897$306'.
No latch inferred for signal `$paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.\addr_raw' from process `$paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1897$306'.
No latch inferred for signal `\kronos_branch.\branch' from process `\kronos_branch.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:119$302'.
No latch inferred for signal `\kronos_RF.\ImmA' from process `\kronos_RF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1790$193'.
No latch inferred for signal `\kronos_RF.\ImmB' from process `\kronos_RF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1790$193'.
No latch inferred for signal `\kronos_RF.\ImmC' from process `\kronos_RF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1790$193'.
No latch inferred for signal `\kronos_RF.\ImmD' from process `\kronos_RF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1790$193'.
No latch inferred for signal `\kronos_RF.\ImmE' from process `\kronos_RF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1790$193'.
No latch inferred for signal `\kronos_RF.\ImmF' from process `\kronos_RF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1790$193'.
No latch inferred for signal `\kronos_RF.\format_I' from process `\kronos_RF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1790$193'.
No latch inferred for signal `\kronos_RF.\format_J' from process `\kronos_RF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1790$193'.
No latch inferred for signal `\kronos_RF.\format_S' from process `\kronos_RF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1790$193'.
No latch inferred for signal `\kronos_RF.\format_B' from process `\kronos_RF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1790$193'.
No latch inferred for signal `\kronos_RF.\format_U' from process `\kronos_RF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1790$193'.
No latch inferred for signal `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.\instr_vld' from process `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1585$184'.
No latch inferred for signal `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.\next_instr' from process `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1585$184'.
No latch inferred for signal `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.\instr_addr' from process `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1579$175'.
No latch inferred for signal `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.\next_state' from process `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1533$163'.
No latch inferred for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\op1' from process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1223$80'.
No latch inferred for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\op2' from process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1223$80'.
No latch inferred for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\aluop' from process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1223$80'.
No latch inferred for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\csr' from process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1223$80'.
No latch inferred for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\sysop' from process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1223$80'.
No latch inferred for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\is_fencei' from process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1223$80'.
No latch inferred for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\instr_valid' from process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1223$80'.
No latch inferred for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\base' from process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1223$80'.
No latch inferred for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\offset' from process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1223$80'.
No latch inferred for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\mask' from process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1223$80'.
No latch inferred for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\byte_addr' from process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1223$80'.
No latch inferred for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\sdata' from process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1223$80'.
No latch inferred for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\store_data' from process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1223$80'.
No latch inferred for signal `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.\next_state' from process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:802$4'.

4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.\core_interrupt' using process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:639$367'.
  created $dff cell `$procdff$2173' with positive edge clock.
Creating register for signal `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.\core_interrupt_cause' using process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:639$367'.
  created $dff cell `$procdff$2174' with positive edge clock.
Creating register for signal `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.\mstatus' using process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:593$359'.
  created $dff cell `$procdff$2175' with positive edge clock.
Creating register for signal `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.\mie' using process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:593$359'.
  created $dff cell `$procdff$2176' with positive edge clock.
Creating register for signal `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.\mip' using process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:593$359'.
  created $dff cell `$procdff$2177' with positive edge clock.
Creating register for signal `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.\mtvec' using process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:593$359'.
  created $dff cell `$procdff$2178' with positive edge clock.
Creating register for signal `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.\mscratch' using process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:593$359'.
  created $dff cell `$procdff$2179' with positive edge clock.
Creating register for signal `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.\mepc' using process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:593$359'.
  created $dff cell `$procdff$2180' with positive edge clock.
Creating register for signal `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.\mcause' using process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:593$359'.
  created $dff cell `$procdff$2181' with positive edge clock.
Creating register for signal `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.\mtval' using process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:593$359'.
  created $dff cell `$procdff$2182' with positive edge clock.
Creating register for signal `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.\trap_handle' using process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:529$352'.
  created $dff cell `$procdff$2183' with positive edge clock.
Creating register for signal `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.\trap_jump' using process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:529$352'.
  created $dff cell `$procdff$2184' with positive edge clock.
Creating register for signal `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.\csr_data' using process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:526$351'.
  created $dff cell `$procdff$2185' with positive edge clock.
Creating register for signal `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.\regwr_csr' using process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:512$333'.
  created $dff cell `$procdff$2186' with positive edge clock.
Creating register for signal `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.\csr_wr_vld' using process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:512$333'.
  created $dff cell `$procdff$2187' with positive edge clock.
Creating register for signal `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.\state' using process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:495$329'.
  created $dff cell `$procdff$2188' with positive edge clock.
Creating register for signal `\kronos_hcu.\rpend' using process `\kronos_hcu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1063$296'.
  created $dff cell `$procdff$2189' with positive edge clock.
Creating register for signal `\kronos_RF.$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_ADDR' using process `\kronos_RF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1868$248'.
  created $dff cell `$procdff$2190' with positive edge clock.
Creating register for signal `\kronos_RF.$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA' using process `\kronos_RF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1868$248'.
  created $dff cell `$procdff$2191' with positive edge clock.
Creating register for signal `\kronos_RF.$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_EN' using process `\kronos_RF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1868$248'.
  created $dff cell `$procdff$2192' with positive edge clock.
Creating register for signal `\kronos_RF.\immediate' using process `\kronos_RF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1836$231'.
  created $dff cell `$procdff$2193' with positive edge clock.
Creating register for signal `\kronos_RF.\regrd_rs1' using process `\kronos_RF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1836$231'.
  created $dff cell `$procdff$2194' with positive edge clock.
Creating register for signal `\kronos_RF.\regrd_rs2' using process `\kronos_RF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1836$231'.
  created $dff cell `$procdff$2195' with positive edge clock.
Creating register for signal `\kronos_RF.\regrd_rs1_en' using process `\kronos_RF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1836$231'.
  created $dff cell `$procdff$2196' with positive edge clock.
Creating register for signal `\kronos_RF.\regrd_rs2_en' using process `\kronos_RF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1836$231'.
  created $dff cell `$procdff$2197' with positive edge clock.
Creating register for signal `\kronos_RF.\reg_vld' using process `\kronos_RF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1836$231'.
  created $dff cell `$procdff$2198' with positive edge clock.
Creating register for signal `\kronos_RF.\reg_rs1' using process `\kronos_RF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1836$231'.
  created $dff cell `$procdff$2199' with positive edge clock.
Creating register for signal `\kronos_RF.\reg_rs2' using process `\kronos_RF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1836$231'.
  created $dff cell `$procdff$2200' with positive edge clock.
Creating register for signal `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.\fetch_pc' using process `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1557$164'.
  created $dff cell `$procdff$2201' with positive edge clock.
Creating register for signal `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.\fetch_ir' using process `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1557$164'.
  created $dff cell `$procdff$2202' with positive edge clock.
Creating register for signal `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.\fetch_vld' using process `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1557$164'.
  created $dff cell `$procdff$2203' with positive edge clock.
Creating register for signal `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.\skid_buffer' using process `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1557$164'.
  created $dff cell `$procdff$2204' with positive edge clock.
Creating register for signal `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.\state' using process `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1526$161'.
  created $dff cell `$procdff$2205' with positive edge clock.
Creating register for signal `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.\pc' using process `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1509$156'.
  created $dff cell `$procdff$2206' with positive edge clock.
Creating register for signal `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.\pc_last' using process `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1509$156'.
  created $dff cell `$procdff$2207' with positive edge clock.
Creating register for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\decode_pc' using process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1426$122'.
  created $dff cell `$procdff$2208' with positive edge clock.
Creating register for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\decode_ir' using process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1426$122'.
  created $dff cell `$procdff$2209' with positive edge clock.
Creating register for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\decode_op1' using process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1426$122'.
  created $dff cell `$procdff$2210' with positive edge clock.
Creating register for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\decode_op2' using process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1426$122'.
  created $dff cell `$procdff$2211' with positive edge clock.
Creating register for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\decode_addr' using process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1426$122'.
  created $dff cell `$procdff$2212' with positive edge clock.
Creating register for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\decode_basic' using process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1426$122'.
  created $dff cell `$procdff$2213' with positive edge clock.
Creating register for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\decode_aluop' using process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1426$122'.
  created $dff cell `$procdff$2214' with positive edge clock.
Creating register for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\decode_regwr_alu' using process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1426$122'.
  created $dff cell `$procdff$2215' with positive edge clock.
Creating register for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\decode_jump' using process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1426$122'.
  created $dff cell `$procdff$2216' with positive edge clock.
Creating register for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\decode_branch' using process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1426$122'.
  created $dff cell `$procdff$2217' with positive edge clock.
Creating register for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\decode_load' using process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1426$122'.
  created $dff cell `$procdff$2218' with positive edge clock.
Creating register for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\decode_store' using process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1426$122'.
  created $dff cell `$procdff$2219' with positive edge clock.
Creating register for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\decode_mask' using process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1426$122'.
  created $dff cell `$procdff$2220' with positive edge clock.
Creating register for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\decode_csr' using process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1426$122'.
  created $dff cell `$procdff$2221' with positive edge clock.
Creating register for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\decode_system' using process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1426$122'.
  created $dff cell `$procdff$2222' with positive edge clock.
Creating register for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\decode_sysop' using process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1426$122'.
  created $dff cell `$procdff$2223' with positive edge clock.
Creating register for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\decode_illegal' using process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1426$122'.
  created $dff cell `$procdff$2224' with positive edge clock.
Creating register for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\decode_misaligned_jmp' using process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1426$122'.
  created $dff cell `$procdff$2225' with positive edge clock.
Creating register for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\decode_misaligned_ldst' using process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1426$122'.
  created $dff cell `$procdff$2226' with positive edge clock.
Creating register for signal `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.\decode_vld' using process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1426$122'.
  created $dff cell `$procdff$2227' with positive edge clock.
Creating register for signal `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.\instret' using process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:999$55'.
  created $dff cell `$procdff$2228' with positive edge clock.
Creating register for signal `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.\trap_cause' using process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:917$42'.
  created $dff cell `$procdff$2229' with positive edge clock.
Creating register for signal `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.\trap_value' using process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:917$42'.
  created $dff cell `$procdff$2230' with positive edge clock.
Creating register for signal `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.\regwr_data' using process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:881$24'.
  created $dff cell `$procdff$2231' with positive edge clock.
Creating register for signal `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.\regwr_sel' using process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:881$24'.
  created $dff cell `$procdff$2232' with positive edge clock.
Creating register for signal `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.\regwr_en' using process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:881$24'.
  created $dff cell `$procdff$2233' with positive edge clock.
Creating register for signal `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.\regwr_pending_later' using process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:881$24'.
  created $dff cell `$procdff$2234' with positive edge clock.
Creating register for signal `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.\state' using process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:793$2'.
  created $dff cell `$procdff$2235' with positive edge clock.
Creating register for signal `$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.\count_low' using process `$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:343$431'.
  created $dff cell `$procdff$2236' with positive edge clock.
Creating register for signal `$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.\count_high' using process `$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:343$431'.
  created $dff cell `$procdff$2237' with positive edge clock.
Creating register for signal `$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.\incr_high' using process `$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:343$431'.
  created $dff cell `$procdff$2238' with positive edge clock.

4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:0$425'.
Removing empty process `kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:0$419'.
Found and cleaned up 1 empty switch in `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:89$418'.
Removing empty process `kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:89$418'.
Found and cleaned up 1 empty switch in `\kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:59$407'.
Removing empty process `kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:59$407'.
Removing empty process `kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:54$403'.
Removing empty process `kronos_alu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:49$398'.
Found and cleaned up 2 empty switches in `\kronos_lsu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1715$389'.
Removing empty process `kronos_lsu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1715$389'.
Found and cleaned up 2 empty switches in `\kronos_lsu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1703$388'.
Removing empty process `kronos_lsu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1703$388'.
Found and cleaned up 1 empty switch in `\kronos_lsu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1696$387'.
Removing empty process `kronos_lsu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1696$387'.
Found and cleaned up 4 empty switches in `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:639$367'.
Removing empty process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:639$367'.
Found and cleaned up 5 empty switches in `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:593$359'.
Removing empty process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:593$359'.
Found and cleaned up 1 empty switch in `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:585$355'.
Removing empty process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:585$355'.
Found and cleaned up 1 empty switch in `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:554$354'.
Removing empty process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:554$354'.
Found and cleaned up 3 empty switches in `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:529$352'.
Removing empty process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:529$352'.
Found and cleaned up 1 empty switch in `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:526$351'.
Removing empty process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:526$351'.
Found and cleaned up 3 empty switches in `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:512$333'.
Removing empty process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:512$333'.
Found and cleaned up 3 empty switches in `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:500$331'.
Removing empty process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:500$331'.
Found and cleaned up 1 empty switch in `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:495$329'.
Removing empty process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:495$329'.
Found and cleaned up 3 empty switches in `$paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1919$317'.
Removing empty process `$paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1919$317'.
Removing empty process `$paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1897$306'.
Found and cleaned up 1 empty switch in `\kronos_branch.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:119$302'.
Removing empty process `kronos_branch.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:119$302'.
Found and cleaned up 1 empty switch in `\kronos_hcu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1063$296'.
Removing empty process `kronos_hcu.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1063$296'.
Found and cleaned up 1 empty switch in `\kronos_RF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1868$248'.
Removing empty process `kronos_RF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1868$248'.
Found and cleaned up 10 empty switches in `\kronos_RF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1836$231'.
Removing empty process `kronos_RF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1836$231'.
Found and cleaned up 10 empty switches in `\kronos_RF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1790$193'.
Removing empty process `kronos_RF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1790$193'.
Found and cleaned up 2 empty switches in `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1585$184'.
Removing empty process `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1585$184'.
Found and cleaned up 1 empty switch in `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1579$175'.
Removing empty process `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1579$175'.
Found and cleaned up 6 empty switches in `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1557$164'.
Removing empty process `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1557$164'.
Found and cleaned up 6 empty switches in `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1533$163'.
Removing empty process `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1533$163'.
Found and cleaned up 2 empty switches in `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1526$161'.
Removing empty process `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1526$161'.
Found and cleaned up 3 empty switches in `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1509$156'.
Removing empty process `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1509$156'.
Found and cleaned up 4 empty switches in `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1426$122'.
Removing empty process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1426$122'.
Found and cleaned up 33 empty switches in `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1223$80'.
Removing empty process `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1223$80'.
Found and cleaned up 1 empty switch in `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:999$55'.
Removing empty process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:999$55'.
Found and cleaned up 10 empty switches in `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:917$42'.
Removing empty process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:917$42'.
Found and cleaned up 5 empty switches in `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:881$24'.
Removing empty process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:881$24'.
Found and cleaned up 12 empty switches in `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:802$4'.
Removing empty process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:802$4'.
Found and cleaned up 1 empty switch in `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:793$2'.
Removing empty process `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:793$2'.
Found and cleaned up 5 empty switches in `$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:343$431'.
Removing empty process `$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.$proc$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:343$431'.
Cleaned up 146 empty switches.

4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module kronos_alu.
<suppressed ~3 debug messages>
Optimizing module kronos_lsu.
<suppressed ~3 debug messages>
Optimizing module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
<suppressed ~27 debug messages>
Optimizing module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.
<suppressed ~4 debug messages>
Optimizing module kronos_branch.
<suppressed ~1 debug messages>
Optimizing module kronos_hcu.
<suppressed ~2 debug messages>
Optimizing module kronos_RF.
<suppressed ~12 debug messages>
Optimizing module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.
<suppressed ~10 debug messages>
Optimizing module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.
<suppressed ~69 debug messages>
Optimizing module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
<suppressed ~18 debug messages>
Optimizing module kronos_core.
Optimizing module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.
<suppressed ~3 debug messages>

5. Executing OPT pass (performing simple optimizations).

5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module kronos_alu.
Optimizing module kronos_lsu.
Optimizing module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
Optimizing module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.
Optimizing module kronos_branch.
Optimizing module kronos_hcu.
Optimizing module kronos_RF.
Optimizing module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.
Optimizing module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.
Optimizing module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
Optimizing module kronos_core.
Optimizing module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.

5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kronos_alu'.
Finding identical cells in module `\kronos_lsu'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr'.
<suppressed ~285 debug messages>
Finding identical cells in module `$paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu'.
<suppressed ~6 debug messages>
Finding identical cells in module `\kronos_branch'.
Finding identical cells in module `\kronos_hcu'.
Finding identical cells in module `\kronos_RF'.
<suppressed ~24 debug messages>
Finding identical cells in module `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF'.
<suppressed ~57 debug messages>
Finding identical cells in module `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID'.
<suppressed ~516 debug messages>
Finding identical cells in module `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX'.
<suppressed ~81 debug messages>
Finding identical cells in module `\kronos_core'.
Finding identical cells in module `$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64'.
Removed a total of 324 cells.

5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kronos_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_lsu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$453.
Running muxtree optimizer on module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$783.
    dead port 2/2 on $mux $procmux$775.
Running muxtree optimizer on module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$800.
    dead port 1/2 on $mux $procmux$798.
    dead port 2/2 on $mux $procmux$806.
Running muxtree optimizer on module \kronos_branch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_hcu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_RF..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$942.
    dead port 1/2 on $mux $procmux$933.
    dead port 1/2 on $mux $procmux$921.
    dead port 1/2 on $mux $procmux$915.
    dead port 1/2 on $mux $procmux$912.
Running muxtree optimizer on module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1055.
    dead port 2/2 on $mux $procmux$1053.
    dead port 2/2 on $mux $procmux$1045.
    dead port 2/2 on $mux $procmux$1039.
    dead port 2/2 on $mux $procmux$1037.
    dead port 2/2 on $mux $procmux$1030.
    dead port 1/2 on $mux $procmux$957.
    dead port 1/2 on $mux $procmux$951.
    dead port 2/2 on $mux $procmux$1062.
Running muxtree optimizer on module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1565.
    dead port 2/2 on $mux $procmux$1563.
    dead port 2/2 on $mux $procmux$1553.
    dead port 2/2 on $mux $procmux$1551.
    dead port 1/2 on $mux $procmux$1549.
    dead port 2/2 on $mux $procmux$1538.
    dead port 2/2 on $mux $procmux$1536.
    dead port 2/2 on $mux $procmux$1763.
    dead port 2/2 on $mux $procmux$1527.
    dead port 2/2 on $mux $procmux$1525.
    dead port 2/2 on $mux $procmux$1517.
    dead port 2/2 on $mux $procmux$1510.
    dead port 2/2 on $mux $procmux$1502.
    dead port 2/2 on $mux $procmux$1500.
    dead port 2/2 on $mux $procmux$1491.
    dead port 2/2 on $mux $procmux$1751.
    dead port 2/2 on $mux $procmux$1489.
    dead port 2/2 on $mux $procmux$1481.
    dead port 2/2 on $mux $procmux$1479.
    dead port 2/2 on $mux $procmux$1471.
    dead port 2/2 on $mux $procmux$1842.
    dead port 2/2 on $mux $procmux$1464.
    dead port 2/2 on $mux $procmux$1740.
    dead port 2/2 on $mux $procmux$1836.
    dead port 1/2 on $mux $procmux$1834.
    dead port 2/2 on $mux $procmux$1457.
    dead port 2/2 on $mux $procmux$1730.
    dead port 2/2 on $mux $procmux$1449.
    dead port 2/2 on $mux $procmux$1576.
    dead port 2/2 on $mux $procmux$1721.
    dead port 2/2 on $mux $procmux$1441.
    dead port 2/2 on $mux $procmux$1439.
    dead port 2/2 on $mux $procmux$1430.
    dead port 2/2 on $mux $procmux$1428.
    dead port 2/2 on $mux $procmux$1419.
    dead port 2/2 on $mux $procmux$1417.
    dead port 2/2 on $mux $procmux$1415.
    dead port 2/2 on $mux $procmux$1405.
    dead port 2/2 on $mux $procmux$1711.
    dead port 2/2 on $mux $procmux$1403.
    dead port 2/2 on $mux $procmux$1401.
    dead port 2/2 on $mux $procmux$1391.
    dead port 2/2 on $mux $procmux$1709.
    dead port 2/2 on $mux $procmux$1389.
    dead port 2/2 on $mux $procmux$1387.
    dead port 1/2 on $mux $procmux$1385.
    dead port 2/2 on $mux $procmux$1374.
    dead port 2/2 on $mux $procmux$1372.
    dead port 2/2 on $mux $procmux$1699.
    dead port 2/2 on $mux $procmux$1370.
    dead port 1/2 on $mux $procmux$1368.
    dead port 2/2 on $mux $procmux$1357.
    dead port 2/2 on $mux $procmux$1355.
    dead port 2/2 on $mux $procmux$1697.
    dead port 2/2 on $mux $procmux$1353.
    dead port 1/2 on $mux $procmux$1351.
    dead port 1/2 on $mux $procmux$1348.
    dead port 2/2 on $mux $procmux$1337.
    dead port 2/2 on $mux $procmux$1335.
    dead port 2/2 on $mux $procmux$1333.
    dead port 1/2 on $mux $procmux$1331.
    dead port 1/2 on $mux $procmux$1328.
    dead port 2/2 on $mux $procmux$1317.
    dead port 2/2 on $mux $procmux$1688.
    dead port 2/2 on $mux $procmux$1315.
    dead port 2/2 on $mux $procmux$1313.
    dead port 1/2 on $mux $procmux$1311.
    dead port 1/2 on $mux $procmux$1308.
    dead port 1/2 on $mux $procmux$1305.
    dead port 2/2 on $mux $procmux$1294.
    dead port 2/2 on $mux $procmux$1686.
    dead port 2/2 on $mux $procmux$1292.
    dead port 2/2 on $mux $procmux$1290.
    dead port 1/2 on $mux $procmux$1288.
    dead port 1/2 on $mux $procmux$1285.
    dead port 1/2 on $mux $procmux$1282.
    dead port 1/2 on $mux $procmux$1684.
    dead port 2/2 on $mux $procmux$1674.
    dead port 2/2 on $mux $procmux$1660.
    dead port 2/2 on $mux $procmux$1658.
    dead port 2/2 on $mux $procmux$1643.
    dead port 2/2 on $mux $procmux$1641.
    dead port 1/2 on $mux $procmux$1639.
    dead port 2/2 on $mux $procmux$1623.
    dead port 2/2 on $mux $procmux$1621.
    dead port 2/2 on $mux $procmux$1607.
    dead port 2/2 on $mux $procmux$1605.
    dead port 2/2 on $mux $procmux$1592.
    dead port 2/2 on $mux $procmux$1590.
    dead port 2/2 on $mux $procmux$1578.
Running muxtree optimizer on module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$2095.
    dead port 2/2 on $mux $procmux$2081.
    dead port 2/2 on $mux $procmux$2079.
    dead port 1/2 on $mux $procmux$2077.
    dead port 1/2 on $mux $procmux$2074.
    dead port 2/2 on $mux $procmux$2060.
    dead port 2/2 on $mux $procmux$2058.
    dead port 1/2 on $mux $procmux$2056.
    dead port 1/2 on $mux $procmux$2053.
    dead port 2/2 on $mux $procmux$2050.
    dead port 2/2 on $mux $procmux$2035.
    dead port 2/2 on $mux $procmux$2033.
    dead port 1/2 on $mux $procmux$2031.
    dead port 1/2 on $mux $procmux$2028.
    dead port 1/2 on $mux $procmux$2025.
    dead port 2/2 on $mux $procmux$2011.
    dead port 2/2 on $mux $procmux$2009.
    dead port 1/2 on $mux $procmux$2007.
    dead port 1/2 on $mux $procmux$2004.
    dead port 1/2 on $mux $procmux$2001.
    dead port 1/2 on $mux $procmux$1998.
    dead port 2/2 on $mux $procmux$1984.
    dead port 2/2 on $mux $procmux$1973.
    dead port 2/2 on $mux $procmux$1963.
    dead port 2/2 on $mux $procmux$1954.
    dead port 2/2 on $mux $procmux$2126.
    dead port 2/2 on $mux $procmux$2114.
    dead port 2/2 on $mux $procmux$2112.
    dead port 2/2 on $mux $procmux$2097.
    dead port 2/2 on $mux $procmux$2099.
Running muxtree optimizer on module \kronos_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 140 multiplexer ports.
<suppressed ~95 debug messages>

5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kronos_alu.
    New ctrl vector for $pmux cell $procmux$444: { $procmux$447_CMP $procmux$446_CMP $auto$opt_reduce.cc:134:opt_pmux$2241 }
  Optimizing cells in module \kronos_alu.
  Optimizing cells in module \kronos_lsu.
  Optimizing cells in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
  Optimizing cells in module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.
  Optimizing cells in module \kronos_branch.
  Optimizing cells in module \kronos_hcu.
  Optimizing cells in module \kronos_RF.
    Consolidated identical input bits for $mux cell $procmux$819:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$819_Y
      New ports: A=1'0, B=1'1, Y=$procmux$819_Y [0]
      New connections: $procmux$819_Y [31:1] = { $procmux$819_Y [0] $procmux$819_Y [0] $procmux$819_Y [0] $procmux$819_Y [0] $procmux$819_Y [0] $procmux$819_Y [0] $procmux$819_Y [0] $procmux$819_Y [0] $procmux$819_Y [0] $procmux$819_Y [0] $procmux$819_Y [0] $procmux$819_Y [0] $procmux$819_Y [0] $procmux$819_Y [0] $procmux$819_Y [0] $procmux$819_Y [0] $procmux$819_Y [0] $procmux$819_Y [0] $procmux$819_Y [0] $procmux$819_Y [0] $procmux$819_Y [0] $procmux$819_Y [0] $procmux$819_Y [0] $procmux$819_Y [0] $procmux$819_Y [0] $procmux$819_Y [0] $procmux$819_Y [0] $procmux$819_Y [0] $procmux$819_Y [0] $procmux$819_Y [0] $procmux$819_Y [0] }
  Optimizing cells in module \kronos_RF.
  Optimizing cells in module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.
  Optimizing cells in module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.
    New ctrl vector for $pmux cell $procmux$1766: { $auto$opt_reduce.cc:134:opt_pmux$2243 $procmux$1812_CMP $procmux$1801_CMP $procmux$1811_CMP $procmux$1810_CMP $procmux$1828_CMP $procmux$1827_CMP $procmux$1816_CMP $procmux$1822_CMP }
    New ctrl vector for $pmux cell $procmux$1809: $auto$opt_reduce.cc:134:opt_pmux$2245
    New ctrl vector for $pmux cell $procmux$1461: $auto$opt_reduce.cc:134:opt_pmux$2247
    New ctrl vector for $pmux cell $procmux$1445: { $procmux$1762_CMP [0] $auto$opt_reduce.cc:134:opt_pmux$2249 }
    New ctrl vector for $pmux cell $procmux$1798: $auto$opt_reduce.cc:134:opt_pmux$2251
    New ctrl vector for $pmux cell $procmux$1788: { $procmux$1792_CMP $auto$opt_reduce.cc:134:opt_pmux$2253 $procmux$1822_CMP }
    New ctrl vector for $pmux cell $procmux$1781: { $procmux$1810_CMP $auto$opt_reduce.cc:134:opt_pmux$2255 $procmux$1827_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$2246: { $procmux$1762_CMP [5:3] $procmux$1762_CMP [1] $procmux$1750_CMP [2] $procmux$1720_CMP [2] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$2248: { $procmux$1762_CMP [5:3] $procmux$1762_CMP [1] $procmux$1750_CMP [2] $procmux$1720_CMP [2] }
  Optimizing cells in module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.
  Optimizing cells in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
    New ctrl vector for $pmux cell $procmux$2129: { $procmux$2136_CMP $procmux$2135_CMP $procmux$2134_CMP $procmux$2133_CMP $auto$opt_reduce.cc:134:opt_pmux$2257 $procmux$2130_CMP }
  Optimizing cells in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
  Optimizing cells in module \kronos_core.
  Optimizing cells in module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.
Performed a total of 12 changes.

5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kronos_alu'.
Finding identical cells in module `\kronos_lsu'.
Finding identical cells in module `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr'.
Finding identical cells in module `$paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu'.
Finding identical cells in module `\kronos_branch'.
Finding identical cells in module `\kronos_hcu'.
Finding identical cells in module `\kronos_RF'.
Finding identical cells in module `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID'.
<suppressed ~36 debug messages>
Finding identical cells in module `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX'.
Finding identical cells in module `\kronos_core'.
Finding identical cells in module `$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64'.
Removed a total of 13 cells.

5.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$2187 ($dff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (D = $procmux$757_Y, Q = \csr_wr_vld, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2258 ($sdff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (D = $not$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:518$343_Y, Q = \csr_wr_vld).
Adding SRST signal on $procdff$2188 ($dff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (D = \next_state, Q = \state, rval = 2'00).
Adding SRST signal on $procdff$2173 ($dff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (D = $reduce_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:643$369_Y, Q = \core_interrupt, rval = 1'0).
Adding EN signal on $procdff$2174 ($dff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (D = $procmux$478_Y, Q = \core_interrupt_cause).
Adding SRST signal on $auto$ff.cc:266:slice$2262 ($dffe) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (D = 2'x, Q = \core_interrupt_cause [1:0], rval = 2'11).
Adding SRST signal on $auto$ff.cc:266:slice$2262 ($dffe) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (D = $procmux$472_Y [2], Q = \core_interrupt_cause [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$2262 ($dffe) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (D = $procmux$475_Y [3], Q = \core_interrupt_cause [3], rval = 1'1).
Adding SRST signal on $procdff$2175 ($dff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (D = { $procmux$548_Y $procmux$567_Y }, Q = \mstatus [1:0], rval = 2'00).
Adding EN signal on $procdff$2175 ($dff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (D = 2'11, Q = \mstatus [3:2]).
Adding EN signal on $auto$ff.cc:266:slice$2274 ($sdff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (D = { $procmux$548_Y $procmux$567_Y }, Q = \mstatus [1:0]).
Adding SRST signal on $procdff$2176 ($dff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (D = { $procmux$491_Y $procmux$504_Y $procmux$517_Y }, Q = \mie, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$2284 ($sdff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (D = \csr_wr_data [11], Q = \mie [2]).
Adding EN signal on $auto$ff.cc:266:slice$2284 ($sdff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (D = \csr_wr_data [7], Q = \mie [1]).
Adding EN signal on $auto$ff.cc:266:slice$2284 ($sdff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (D = \csr_wr_data [3], Q = \mie [0]).
Adding SRST signal on $procdff$2177 ($dff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (D = { $and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:634$366_Y $and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:633$364_Y $and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:632$362_Y }, Q = \mip, rval = 3'000).
Adding SRST signal on $procdff$2178 ($dff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (D = $procmux$615_Y, Q = \mtvec [31:2], rval = 30'000000000000000000000000000000).
Adding EN signal on $procdff$2178 ($dff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (D = 2'00, Q = \mtvec [1:0]).
Adding EN signal on $auto$ff.cc:266:slice$2295 ($sdff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (D = \csr_wr_data [31:2], Q = \mtvec [31:2]).
Adding EN signal on $procdff$2179 ($dff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (D = \csr_wr_data, Q = \mscratch).
Adding EN signal on $procdff$2180 ($dff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (D = $procmux$592_Y, Q = \mepc).
Adding EN signal on $procdff$2181 ($dff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (D = $procmux$579_Y, Q = \mcause).
Adding EN signal on $procdff$2182 ($dff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (D = $procmux$629_Y, Q = \mtval).
Adding EN signal on $procdff$2183 ($dff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (D = $procmux$749_Y, Q = \trap_handle).
Adding SRST signal on $procdff$2184 ($dff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (D = $procmux$740_Y, Q = \trap_jump, rval = 1'0).
Adding EN signal on $procdff$2185 ($dff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (D = \csr_rd_data, Q = \csr_data).
Adding SRST signal on $procdff$2186 ($dff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (D = $procmux$765_Y, Q = \regwr_csr, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2332 ($sdff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (D = $procmux$765_Y, Q = \regwr_csr).
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$2267 ($sdffce) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$2267 ($sdffce) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$2297 ($dffe) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$2297 ($dffe) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$2276 ($dffe) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$2276 ($dffe) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
Adding EN signal on $procdff$2189 ($dff) from module kronos_hcu (D = \instr [11:7], Q = \rpend).
Adding EN signal on $procdff$2194 ($dff) from module kronos_RF (D = $procmux$891_Y, Q = \regrd_rs1).
Adding EN signal on $procdff$2195 ($dff) from module kronos_RF (D = $procmux$874_Y, Q = \regrd_rs2).
Adding EN signal on $procdff$2196 ($dff) from module kronos_RF (D = $logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1833$225_Y, Q = \regrd_rs1_en).
Adding EN signal on $procdff$2197 ($dff) from module kronos_RF (D = $logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1834$230_Y, Q = \regrd_rs2_en).
Adding SRST signal on $procdff$2198 ($dff) from module kronos_RF (D = $procmux$845_Y, Q = \reg_vld, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2357 ($sdff) from module kronos_RF (D = $procmux$845_Y, Q = \reg_vld).
Adding EN signal on $procdff$2199 ($dff) from module kronos_RF (D = \instr_data [19:15], Q = \reg_rs1).
Adding EN signal on $procdff$2200 ($dff) from module kronos_RF (D = \instr_data [24:20], Q = \reg_rs2).
Adding EN signal on $procdff$2193 ($dff) from module kronos_RF (D = { \ImmF \ImmE \ImmD \ImmC \ImmB \ImmA }, Q = \immediate).
Adding SRST signal on $procdff$2207 ($dff) from module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF (D = $procmux$1078_Y, Q = \pc_last, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$2374 ($sdff) from module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF (D = $procmux$1078_Y, Q = \pc_last).
Adding SRST signal on $procdff$2206 ($dff) from module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF (D = $procmux$1086_Y, Q = \pc, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$2378 ($sdff) from module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF (D = $procmux$1086_Y, Q = \pc).
Adding SRST signal on $procdff$2203 ($dff) from module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF (D = $procmux$989_Y, Q = \fetch_vld, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2382 ($sdff) from module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF (D = $procmux$989_Y, Q = \fetch_vld).
Adding SRST signal on $procdff$2205 ($dff) from module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF (D = $procmux$1070_Y [0], Q = \state [0], rval = 1'0).
Adding SRST signal on $procdff$2205 ($dff) from module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF (D = \next_state [1], Q = \state [1], rval = 1'0).
Adding EN signal on $procdff$2201 ($dff) from module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF (D = $procmux$1019_Y, Q = \fetch_pc).
Adding EN signal on $procdff$2204 ($dff) from module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF (D = \instr_data, Q = \skid_buffer).
Adding EN signal on $procdff$2202 ($dff) from module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF (D = $procmux$1004_Y, Q = \fetch_ir).
Adding EN signal on $procdff$2208 ($dff) from module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID (D = \fetch_pc, Q = \decode_pc).
Adding EN signal on $procdff$2212 ($dff) from module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID (D = \addr, Q = \decode_addr).
Adding EN signal on $procdff$2213 ($dff) from module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID (D = $logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1435$139_Y, Q = \decode_basic).
Adding EN signal on $procdff$2214 ($dff) from module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID (D = \aluop, Q = \decode_aluop).
Adding EN signal on $procdff$2215 ($dff) from module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1198$73_Y, Q = \decode_regwr_alu).
Adding EN signal on $procdff$2216 ($dff) from module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID (D = $logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1441$143_Y, Q = \decode_jump).
Adding EN signal on $procdff$2217 ($dff) from module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1442$145_Y, Q = \decode_branch).
Adding SRST signal on $procdff$2227 ($dff) from module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID (D = $procmux$1094_Y, Q = \decode_vld, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2460 ($sdff) from module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID (D = $procmux$1094_Y, Q = \decode_vld).
Adding EN signal on $procdff$2218 ($dff) from module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID (D = $eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1443$146_Y, Q = \decode_load).
Adding EN signal on $procdff$2219 ($dff) from module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID (D = $eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1444$147_Y, Q = \decode_store).
Adding EN signal on $procdff$2220 ($dff) from module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID (D = \mask, Q = \decode_mask).
Adding EN signal on $procdff$2221 ($dff) from module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID (D = \csr, Q = \decode_csr).
Adding EN signal on $procdff$2222 ($dff) from module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1447$150_Y, Q = \decode_system).
Adding EN signal on $procdff$2223 ($dff) from module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID (D = \sysop, Q = \decode_sysop).
Adding EN signal on $procdff$2224 ($dff) from module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID (D = $or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1392$121_Y, Q = \decode_illegal).
Adding EN signal on $procdff$2225 ($dff) from module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID (D = \misaligned_jmp, Q = \decode_misaligned_jmp).
Adding EN signal on $procdff$2210 ($dff) from module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID (D = \op1, Q = \decode_op1).
Adding EN signal on $procdff$2226 ($dff) from module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID (D = \misaligned_ldst, Q = \decode_misaligned_ldst).
Adding EN signal on $procdff$2209 ($dff) from module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID (D = \fetch_ir, Q = \decode_ir).
Adding EN signal on $procdff$2211 ($dff) from module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID (D = \op2, Q = \decode_op2).
Adding SRST signal on $procdff$2233 ($dff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX (D = $procmux$1916_Y, Q = \regwr_en, rval = 1'0).
Adding EN signal on $procdff$2229 ($dff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX (D = $procmux$1907_Y, Q = \trap_cause).
Adding SRST signal on $procdff$2234 ($dff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX (D = $procmux$1930_Y, Q = \regwr_pending_later, rval = 1'0).
Adding SRST signal on $procdff$2235 ($dff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX (D = \next_state, Q = \state, rval = 3'000).
Adding EN signal on $procdff$2231 ($dff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX (D = $procmux$1945_Y, Q = \regwr_data).
Adding EN signal on $procdff$2232 ($dff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX (D = \decode_ir [11:7], Q = \regwr_sel).
Adding SRST signal on $procdff$2228 ($dff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX (D = $logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1003$59_Y, Q = \instret, rval = 1'0).
Adding EN signal on $procdff$2230 ($dff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX (D = $procmux$1880_Y, Q = \trap_value).
Adding SRST signal on $procdff$2236 ($dff) from module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64 (D = $procmux$2168_Y, Q = \count_low, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$2556 ($sdff) from module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64 (D = $procmux$2168_Y, Q = \count_low).
Adding SRST signal on $procdff$2237 ($dff) from module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64 (D = $procmux$2157_Y, Q = \count_high, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$2564 ($sdff) from module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64 (D = $procmux$2154_Y, Q = \count_high).
Adding SRST signal on $procdff$2238 ($dff) from module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64 (D = $eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:358$434_Y, Q = \incr_high, rval = 1'0).

5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kronos_alu..
Finding unused cells or wires in module \kronos_lsu..
Finding unused cells or wires in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr..
Finding unused cells or wires in module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu..
Finding unused cells or wires in module \kronos_branch..
Finding unused cells or wires in module \kronos_hcu..
Finding unused cells or wires in module \kronos_RF..
Finding unused cells or wires in module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF..
Finding unused cells or wires in module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID..
Finding unused cells or wires in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX..
Finding unused cells or wires in module \kronos_core..
Finding unused cells or wires in module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64..
Removed 175 unused cells and 1373 unused wires.
<suppressed ~239 debug messages>

5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.
Optimizing module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.
<suppressed ~5 debug messages>
Optimizing module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.
<suppressed ~1 debug messages>
Optimizing module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.
<suppressed ~2 debug messages>
Optimizing module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
<suppressed ~3 debug messages>
Optimizing module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
<suppressed ~7 debug messages>
Optimizing module kronos_RF.
<suppressed ~3 debug messages>
Optimizing module kronos_alu.
Optimizing module kronos_branch.
Optimizing module kronos_core.
Optimizing module kronos_hcu.
Optimizing module kronos_lsu.

5.9. Rerunning OPT passes. (Maybe there is more to do..)

5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_RF..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_branch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \kronos_hcu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \kronos_lsu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~77 debug messages>

5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.
  Optimizing cells in module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.
  Optimizing cells in module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.
    New ctrl vector for $pmux cell $procmux$1665: { $auto$opt_reduce.cc:134:opt_pmux$2582 $auto$opt_reduce.cc:134:opt_pmux$2580 }
  Optimizing cells in module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.
  Optimizing cells in module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.
  Optimizing cells in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
  Optimizing cells in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
  Optimizing cells in module \kronos_RF.
  Optimizing cells in module \kronos_alu.
  Optimizing cells in module \kronos_branch.
  Optimizing cells in module \kronos_core.
  Optimizing cells in module \kronos_hcu.
  Optimizing cells in module \kronos_lsu.
Performed a total of 1 changes.

5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu'.
Finding identical cells in module `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF'.
<suppressed ~27 debug messages>
Finding identical cells in module `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID'.
<suppressed ~108 debug messages>
Finding identical cells in module `$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64'.
Finding identical cells in module `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX'.
<suppressed ~12 debug messages>
Finding identical cells in module `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr'.
<suppressed ~12 debug messages>
Finding identical cells in module `\kronos_RF'.
<suppressed ~15 debug messages>
Finding identical cells in module `\kronos_alu'.
Finding identical cells in module `\kronos_branch'.
Finding identical cells in module `\kronos_core'.
Finding identical cells in module `\kronos_hcu'.
Finding identical cells in module `\kronos_lsu'.
Removed a total of 58 cells.

5.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$2493 ($dffe) from module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID (D = $6\sysop[1:0] [1], Q = \decode_sysop [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$2493 ($dffe) from module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID (D = $5\sysop[1:0] [0], Q = \decode_sysop [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$2478 ($dffe) from module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID (D = $2\mask[3:0], Q = \decode_mask, rval = 4'1111).
Adding EN signal on $auto$ff.cc:266:slice$2539 ($sdff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX (D = \next_state, Q = \state).
Adding SRST signal on $auto$ff.cc:266:slice$2325 ($dffe) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (D = $procmux$746_Y [1:0], Q = \trap_handle [1:0], rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$2260 ($sdff) from module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (D = \next_state, Q = \state).
Adding SRST signal on $auto$ff.cc:266:slice$2371 ($dffe) from module kronos_RF (D = { $2\ImmD[0:0] \instr_data [30:25] $2\ImmB[3:0] }, Q = \immediate [11:1], rval = 11'00000000000).

5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu..
Finding unused cells or wires in module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF..
Finding unused cells or wires in module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID..
Finding unused cells or wires in module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64..
Finding unused cells or wires in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX..
Finding unused cells or wires in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr..
Finding unused cells or wires in module \kronos_RF..
Finding unused cells or wires in module \kronos_alu..
Finding unused cells or wires in module \kronos_branch..
Finding unused cells or wires in module \kronos_core..
Finding unused cells or wires in module \kronos_hcu..
Finding unused cells or wires in module \kronos_lsu..
Removed 8 unused cells and 66 unused wires.
<suppressed ~18 debug messages>

5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.
Optimizing module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.
Optimizing module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.
Optimizing module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.
Optimizing module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
<suppressed ~1 debug messages>
Optimizing module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
<suppressed ~1 debug messages>
Optimizing module kronos_RF.
Optimizing module kronos_alu.
Optimizing module kronos_branch.
Optimizing module kronos_core.
Optimizing module kronos_hcu.
Optimizing module kronos_lsu.

5.16. Rerunning OPT passes. (Maybe there is more to do..)

5.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_RF..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_branch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \kronos_hcu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \kronos_lsu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~78 debug messages>

5.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.
  Optimizing cells in module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.
  Optimizing cells in module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.
  Optimizing cells in module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.
  Optimizing cells in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
  Optimizing cells in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
  Optimizing cells in module \kronos_RF.
  Optimizing cells in module \kronos_alu.
  Optimizing cells in module \kronos_branch.
  Optimizing cells in module \kronos_core.
  Optimizing cells in module \kronos_hcu.
  Optimizing cells in module \kronos_lsu.
Performed a total of 0 changes.

5.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu'.
Finding identical cells in module `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF'.
Finding identical cells in module `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID'.
<suppressed ~9 debug messages>
Finding identical cells in module `$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64'.
Finding identical cells in module `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX'.
Finding identical cells in module `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr'.
Finding identical cells in module `\kronos_RF'.
Finding identical cells in module `\kronos_alu'.
Finding identical cells in module `\kronos_branch'.
Finding identical cells in module `\kronos_core'.
Finding identical cells in module `\kronos_hcu'.
Finding identical cells in module `\kronos_lsu'.
Removed a total of 3 cells.

5.20. Executing OPT_DFF pass (perform DFF optimizations).

5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu..
Finding unused cells or wires in module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF..
Finding unused cells or wires in module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID..
Finding unused cells or wires in module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64..
Finding unused cells or wires in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX..
Finding unused cells or wires in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr..
Finding unused cells or wires in module \kronos_RF..
Finding unused cells or wires in module \kronos_alu..
Finding unused cells or wires in module \kronos_branch..
Finding unused cells or wires in module \kronos_core..
Finding unused cells or wires in module \kronos_hcu..
Finding unused cells or wires in module \kronos_lsu..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

5.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.
Optimizing module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.
Optimizing module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.
Optimizing module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.
Optimizing module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
Optimizing module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
Optimizing module kronos_RF.
Optimizing module kronos_alu.
Optimizing module kronos_branch.
Optimizing module kronos_core.
Optimizing module kronos_hcu.
Optimizing module kronos_lsu.

5.23. Rerunning OPT passes. (Maybe there is more to do..)

5.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_RF..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_branch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \kronos_hcu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \kronos_lsu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~78 debug messages>

5.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.
  Optimizing cells in module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.
  Optimizing cells in module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.
  Optimizing cells in module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.
  Optimizing cells in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
  Optimizing cells in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
  Optimizing cells in module \kronos_RF.
  Optimizing cells in module \kronos_alu.
  Optimizing cells in module \kronos_branch.
  Optimizing cells in module \kronos_core.
  Optimizing cells in module \kronos_hcu.
  Optimizing cells in module \kronos_lsu.
Performed a total of 0 changes.

5.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu'.
Finding identical cells in module `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF'.
Finding identical cells in module `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID'.
Finding identical cells in module `$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64'.
Finding identical cells in module `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX'.
Finding identical cells in module `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr'.
Finding identical cells in module `\kronos_RF'.
Finding identical cells in module `\kronos_alu'.
Finding identical cells in module `\kronos_branch'.
Finding identical cells in module `\kronos_core'.
Finding identical cells in module `\kronos_hcu'.
Finding identical cells in module `\kronos_lsu'.
Removed a total of 0 cells.

5.27. Executing OPT_DFF pass (perform DFF optimizations).

5.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu..
Finding unused cells or wires in module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF..
Finding unused cells or wires in module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID..
Finding unused cells or wires in module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64..
Finding unused cells or wires in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX..
Finding unused cells or wires in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr..
Finding unused cells or wires in module \kronos_RF..
Finding unused cells or wires in module \kronos_alu..
Finding unused cells or wires in module \kronos_branch..
Finding unused cells or wires in module \kronos_core..
Finding unused cells or wires in module \kronos_hcu..
Finding unused cells or wires in module \kronos_lsu..

5.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.
Optimizing module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.
Optimizing module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.
Optimizing module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.
Optimizing module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
Optimizing module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
Optimizing module kronos_RF.
Optimizing module kronos_alu.
Optimizing module kronos_branch.
Optimizing module kronos_core.
Optimizing module kronos_hcu.
Optimizing module kronos_lsu.

5.30. Finished OPT passes. (There is nothing left to do.)

6. Executing MEMORY pass.

6.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

6.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

6.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing kronos_RF.REG write port 0.

6.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

6.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\REG'[0] in module `\kronos_RF': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\REG'[1] in module `\kronos_RF': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port address `\REG'[0] in module `\kronos_RF': no address FF found.
Checking read port address `\REG'[1] in module `\kronos_RF': no address FF found.

6.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu..
Finding unused cells or wires in module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF..
Finding unused cells or wires in module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID..
Finding unused cells or wires in module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64..
Finding unused cells or wires in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX..
Finding unused cells or wires in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr..
Finding unused cells or wires in module \kronos_RF..
Finding unused cells or wires in module \kronos_alu..
Finding unused cells or wires in module \kronos_branch..
Finding unused cells or wires in module \kronos_core..
Finding unused cells or wires in module \kronos_hcu..
Finding unused cells or wires in module \kronos_lsu..

6.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory kronos_RF.REG by address:

6.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

6.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu..
Finding unused cells or wires in module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF..
Finding unused cells or wires in module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID..
Finding unused cells or wires in module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64..
Finding unused cells or wires in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX..
Finding unused cells or wires in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr..
Finding unused cells or wires in module \kronos_RF..
Finding unused cells or wires in module \kronos_alu..
Finding unused cells or wires in module \kronos_branch..
Finding unused cells or wires in module \kronos_core..
Finding unused cells or wires in module \kronos_hcu..
Finding unused cells or wires in module \kronos_lsu..

6.10. Executing MEMORY_COLLECT pass (generating $mem cells).

6.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \REG in module \kronos_RF:
  created 32 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 62 $mux cells.
  write interface: 32 write mux blocks.

7. Executing PROC pass (convert processes to netlists).

7.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

7.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

7.4. Executing PROC_INIT pass (extract init attributes).

7.5. Executing PROC_ARST pass (detect async resets in processes).

7.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

7.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

7.8. Executing PROC_DLATCH pass (convert process syncs to latches).

7.9. Executing PROC_DFF pass (convert process syncs to FFs).

7.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

7.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.
Optimizing module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.
Optimizing module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.
Optimizing module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.
Optimizing module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
Optimizing module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
Optimizing module kronos_RF.
<suppressed ~10 debug messages>
Optimizing module kronos_alu.
Optimizing module kronos_branch.
Optimizing module kronos_core.
Optimizing module kronos_hcu.
Optimizing module kronos_lsu.

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.
Optimizing module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.
Optimizing module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.
Optimizing module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.
Optimizing module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
Optimizing module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
Optimizing module kronos_RF.
Optimizing module kronos_alu.
Optimizing module kronos_branch.
Optimizing module kronos_core.
Optimizing module kronos_hcu.
Optimizing module kronos_lsu.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu'.
Finding identical cells in module `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF'.
Finding identical cells in module `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID'.
Finding identical cells in module `$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64'.
Finding identical cells in module `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX'.
Finding identical cells in module `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr'.
Finding identical cells in module `\kronos_RF'.
Finding identical cells in module `\kronos_alu'.
Finding identical cells in module `\kronos_branch'.
Finding identical cells in module `\kronos_core'.
Finding identical cells in module `\kronos_hcu'.
Finding identical cells in module `\kronos_lsu'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_RF..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_branch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \kronos_hcu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \kronos_lsu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~110 debug messages>

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.
  Optimizing cells in module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.
  Optimizing cells in module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.
  Optimizing cells in module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.
  Optimizing cells in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
  Optimizing cells in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
  Optimizing cells in module \kronos_RF.
  Optimizing cells in module \kronos_alu.
  Optimizing cells in module \kronos_branch.
  Optimizing cells in module \kronos_core.
  Optimizing cells in module \kronos_hcu.
  Optimizing cells in module \kronos_lsu.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu'.
Finding identical cells in module `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF'.
Finding identical cells in module `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID'.
Finding identical cells in module `$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64'.
Finding identical cells in module `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX'.
Finding identical cells in module `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr'.
Finding identical cells in module `\kronos_RF'.
Finding identical cells in module `\kronos_alu'.
Finding identical cells in module `\kronos_branch'.
Finding identical cells in module `\kronos_core'.
Finding identical cells in module `\kronos_hcu'.
Finding identical cells in module `\kronos_lsu'.
Removed a total of 0 cells.

8.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu..
Finding unused cells or wires in module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF..
Finding unused cells or wires in module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID..
Finding unused cells or wires in module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64..
Finding unused cells or wires in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX..
Finding unused cells or wires in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr..
Finding unused cells or wires in module \kronos_RF..
Finding unused cells or wires in module \kronos_alu..
Finding unused cells or wires in module \kronos_branch..
Finding unused cells or wires in module \kronos_core..
Finding unused cells or wires in module \kronos_hcu..
Finding unused cells or wires in module \kronos_lsu..
Removed 0 unused cells and 101 unused wires.
<suppressed ~1 debug messages>

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.
Optimizing module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.
Optimizing module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.
Optimizing module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.
Optimizing module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
Optimizing module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
Optimizing module kronos_RF.
Optimizing module kronos_alu.
Optimizing module kronos_branch.
Optimizing module kronos_core.
Optimizing module kronos_hcu.
Optimizing module kronos_lsu.

8.9. Rerunning OPT passes. (Maybe there is more to do..)

8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_RF..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_branch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \kronos_hcu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \kronos_lsu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~110 debug messages>

8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.
  Optimizing cells in module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.
  Optimizing cells in module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.
  Optimizing cells in module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.
  Optimizing cells in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
  Optimizing cells in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
  Optimizing cells in module \kronos_RF.
  Optimizing cells in module \kronos_alu.
  Optimizing cells in module \kronos_branch.
  Optimizing cells in module \kronos_core.
  Optimizing cells in module \kronos_hcu.
  Optimizing cells in module \kronos_lsu.
Performed a total of 0 changes.

8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu'.
Finding identical cells in module `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF'.
Finding identical cells in module `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID'.
Finding identical cells in module `$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64'.
Finding identical cells in module `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX'.
Finding identical cells in module `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr'.
Finding identical cells in module `\kronos_RF'.
Finding identical cells in module `\kronos_alu'.
Finding identical cells in module `\kronos_branch'.
Finding identical cells in module `\kronos_core'.
Finding identical cells in module `\kronos_hcu'.
Finding identical cells in module `\kronos_lsu'.
Removed a total of 0 cells.

8.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\REG[9]$2654 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[9]).
Adding EN signal on $memory\REG[8]$2652 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[8]).
Adding EN signal on $memory\REG[7]$2650 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[7]).
Adding EN signal on $memory\REG[6]$2648 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[6]).
Adding EN signal on $memory\REG[5]$2646 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[5]).
Adding EN signal on $memory\REG[4]$2644 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[4]).
Adding EN signal on $memory\REG[3]$2642 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[3]).
Adding EN signal on $memory\REG[31]$2698 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[31]).
Adding EN signal on $memory\REG[30]$2696 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[30]).
Adding EN signal on $memory\REG[2]$2640 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[2]).
Adding EN signal on $memory\REG[29]$2694 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[29]).
Adding EN signal on $memory\REG[28]$2692 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[28]).
Adding EN signal on $memory\REG[27]$2690 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[27]).
Adding EN signal on $memory\REG[26]$2688 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[26]).
Adding EN signal on $memory\REG[25]$2686 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[25]).
Adding EN signal on $memory\REG[24]$2684 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[24]).
Adding EN signal on $memory\REG[23]$2682 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[23]).
Adding EN signal on $memory\REG[22]$2680 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[22]).
Adding EN signal on $memory\REG[21]$2678 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[21]).
Adding EN signal on $memory\REG[20]$2676 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[20]).
Adding EN signal on $memory\REG[1]$2638 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[1]).
Adding EN signal on $memory\REG[19]$2674 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[19]).
Adding EN signal on $memory\REG[18]$2672 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[18]).
Adding EN signal on $memory\REG[17]$2670 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[17]).
Adding EN signal on $memory\REG[16]$2668 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[16]).
Adding EN signal on $memory\REG[15]$2666 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[15]).
Adding EN signal on $memory\REG[14]$2664 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[14]).
Adding EN signal on $memory\REG[13]$2662 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[13]).
Adding EN signal on $memory\REG[12]$2660 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[12]).
Adding EN signal on $memory\REG[11]$2658 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[11]).
Adding EN signal on $memory\REG[10]$2656 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[10]).
Adding EN signal on $memory\REG[0]$2636 ($dff) from module kronos_RF (D = $0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250, Q = \REG[0]).

8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu..
Finding unused cells or wires in module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF..
Finding unused cells or wires in module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID..
Finding unused cells or wires in module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64..
Finding unused cells or wires in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX..
Finding unused cells or wires in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr..
Finding unused cells or wires in module \kronos_RF..
Finding unused cells or wires in module \kronos_alu..
Finding unused cells or wires in module \kronos_branch..
Finding unused cells or wires in module \kronos_core..
Finding unused cells or wires in module \kronos_hcu..
Finding unused cells or wires in module \kronos_lsu..
Removed 32 unused cells and 32 unused wires.
<suppressed ~33 debug messages>

8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.
Optimizing module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.
Optimizing module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.
Optimizing module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.
Optimizing module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
Optimizing module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
Optimizing module kronos_RF.
Optimizing module kronos_alu.
Optimizing module kronos_branch.
Optimizing module kronos_core.
Optimizing module kronos_hcu.
Optimizing module kronos_lsu.

8.16. Rerunning OPT passes. (Maybe there is more to do..)

8.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_RF..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_branch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \kronos_hcu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \kronos_lsu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~78 debug messages>

8.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.
  Optimizing cells in module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.
  Optimizing cells in module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.
  Optimizing cells in module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.
  Optimizing cells in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
  Optimizing cells in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
  Optimizing cells in module \kronos_RF.
  Optimizing cells in module \kronos_alu.
  Optimizing cells in module \kronos_branch.
  Optimizing cells in module \kronos_core.
  Optimizing cells in module \kronos_hcu.
  Optimizing cells in module \kronos_lsu.
Performed a total of 0 changes.

8.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu'.
Finding identical cells in module `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF'.
Finding identical cells in module `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID'.
Finding identical cells in module `$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64'.
Finding identical cells in module `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX'.
Finding identical cells in module `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr'.
Finding identical cells in module `\kronos_RF'.
Finding identical cells in module `\kronos_alu'.
Finding identical cells in module `\kronos_branch'.
Finding identical cells in module `\kronos_core'.
Finding identical cells in module `\kronos_hcu'.
Finding identical cells in module `\kronos_lsu'.
Removed a total of 0 cells.

8.20. Executing OPT_DFF pass (perform DFF optimizations).

8.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu..
Finding unused cells or wires in module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF..
Finding unused cells or wires in module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID..
Finding unused cells or wires in module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64..
Finding unused cells or wires in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX..
Finding unused cells or wires in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr..
Finding unused cells or wires in module \kronos_RF..
Finding unused cells or wires in module \kronos_alu..
Finding unused cells or wires in module \kronos_branch..
Finding unused cells or wires in module \kronos_core..
Finding unused cells or wires in module \kronos_hcu..
Finding unused cells or wires in module \kronos_lsu..

8.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.
Optimizing module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.
Optimizing module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.
Optimizing module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.
Optimizing module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
Optimizing module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
Optimizing module kronos_RF.
Optimizing module kronos_alu.
Optimizing module kronos_branch.
Optimizing module kronos_core.
Optimizing module kronos_hcu.
Optimizing module kronos_lsu.

8.23. Finished OPT passes. (There is nothing left to do.)

9. Executing PMUXTREE pass.

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.
Optimizing module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.
Optimizing module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.
Optimizing module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.
Optimizing module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
Optimizing module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
Optimizing module kronos_RF.
Optimizing module kronos_alu.
Optimizing module kronos_branch.
Optimizing module kronos_core.
Optimizing module kronos_hcu.
Optimizing module kronos_lsu.

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu'.
Finding identical cells in module `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF'.
Finding identical cells in module `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64'.
Finding identical cells in module `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX'.
Finding identical cells in module `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr'.
<suppressed ~90 debug messages>
Finding identical cells in module `\kronos_RF'.
Finding identical cells in module `\kronos_alu'.
Finding identical cells in module `\kronos_branch'.
Finding identical cells in module `\kronos_core'.
Finding identical cells in module `\kronos_hcu'.
Finding identical cells in module `\kronos_lsu'.
Removed a total of 31 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_RF..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_branch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \kronos_hcu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \kronos_lsu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~78 debug messages>

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.
  Optimizing cells in module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.
  Optimizing cells in module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$3170: { $procmux$1447_CMP [2:1] $procmux$1446_CMP [2:1] $eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1294$88_Y $eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1294$87_Y $eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1270$86_Y }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$3192: { $eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1447$148_Y $eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1443$146_Y $eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1435$138_Y $eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1435$132_Y $eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1241$81_Y $eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1198$71_Y $eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1198$69_Y $eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1198$67_Y $eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1198$65_Y $eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1198$63_Y $eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1198$62_Y }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$3220: { $eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1241$81_Y $eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1198$71_Y $eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1198$69_Y $eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1198$63_Y $eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1198$62_Y }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$3232: { $eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1447$148_Y $eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1198$71_Y $eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1198$69_Y $eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1198$62_Y }
  Optimizing cells in module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.
  Optimizing cells in module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.
  Optimizing cells in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$3272: { $procmux$1955_CMP $eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:948$50_Y \return_trap \activate_trap }
  Optimizing cells in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
  Optimizing cells in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$3530: { $procmux$666_CMP $procmux$628_CMP $eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:667$376_Y $eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:666$374_Y $eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:652$372_Y $eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:651$370_Y }
  Optimizing cells in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
  Optimizing cells in module \kronos_RF.
  Optimizing cells in module \kronos_alu.
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$3538: { $procmux$443_CMP $procmux$442_CMP $procmux$441_CMP $procmux$440_CMP $procmux$439_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$3550: { $procmux$441_CMP $procmux$440_CMP $procmux$439_CMP }
  Optimizing cells in module \kronos_alu.
  Optimizing cells in module \kronos_branch.
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$3558: { $procmux$815_CMP $procmux$814_CMP $procmux$813_CMP }
  Optimizing cells in module \kronos_branch.
  Optimizing cells in module \kronos_core.
  Optimizing cells in module \kronos_hcu.
  Optimizing cells in module \kronos_lsu.
Performed a total of 9 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu'.
Finding identical cells in module `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF'.
Finding identical cells in module `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID'.
Finding identical cells in module `$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64'.
Finding identical cells in module `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX'.
Finding identical cells in module `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr'.
<suppressed ~3 debug messages>
Finding identical cells in module `\kronos_RF'.
Finding identical cells in module `\kronos_alu'.
Finding identical cells in module `\kronos_branch'.
Finding identical cells in module `\kronos_core'.
Finding identical cells in module `\kronos_hcu'.
Finding identical cells in module `\kronos_lsu'.
Removed a total of 1 cells.

10.6. Executing OPT_DFF pass (perform DFF optimizations).

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu..
Finding unused cells or wires in module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF..
Finding unused cells or wires in module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID..
Finding unused cells or wires in module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64..
Finding unused cells or wires in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX..
Finding unused cells or wires in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr..
Finding unused cells or wires in module \kronos_RF..
Finding unused cells or wires in module \kronos_alu..
Finding unused cells or wires in module \kronos_branch..
Finding unused cells or wires in module \kronos_core..
Finding unused cells or wires in module \kronos_hcu..
Finding unused cells or wires in module \kronos_lsu..
Removed 30 unused cells and 88 unused wires.
<suppressed ~37 debug messages>

10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.
Optimizing module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.
Optimizing module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.
Optimizing module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.
Optimizing module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
Optimizing module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
Optimizing module kronos_RF.
Optimizing module kronos_alu.
Optimizing module kronos_branch.
Optimizing module kronos_core.
Optimizing module kronos_hcu.
Optimizing module kronos_lsu.

10.9. Rerunning OPT passes. (Maybe there is more to do..)

10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_RF..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_branch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \kronos_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \kronos_hcu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \kronos_lsu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~79 debug messages>

10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.
  Optimizing cells in module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.
  Optimizing cells in module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.
  Optimizing cells in module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.
  Optimizing cells in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
  Optimizing cells in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
  Optimizing cells in module \kronos_RF.
  Optimizing cells in module \kronos_alu.
  Optimizing cells in module \kronos_branch.
  Optimizing cells in module \kronos_core.
  Optimizing cells in module \kronos_hcu.
  Optimizing cells in module \kronos_lsu.
Performed a total of 0 changes.

10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu'.
Finding identical cells in module `$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF'.
Finding identical cells in module `$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID'.
Finding identical cells in module `$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64'.
Finding identical cells in module `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX'.
Finding identical cells in module `$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr'.
Finding identical cells in module `\kronos_RF'.
Finding identical cells in module `\kronos_alu'.
Finding identical cells in module `\kronos_branch'.
Finding identical cells in module `\kronos_core'.
Finding identical cells in module `\kronos_hcu'.
Finding identical cells in module `\kronos_lsu'.
Removed a total of 0 cells.

10.13. Executing OPT_DFF pass (perform DFF optimizations).

10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu..
Finding unused cells or wires in module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF..
Finding unused cells or wires in module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID..
Finding unused cells or wires in module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64..
Finding unused cells or wires in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX..
Finding unused cells or wires in module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr..
Finding unused cells or wires in module \kronos_RF..
Finding unused cells or wires in module \kronos_alu..
Finding unused cells or wires in module \kronos_branch..
Finding unused cells or wires in module \kronos_core..
Finding unused cells or wires in module \kronos_hcu..
Finding unused cells or wires in module \kronos_lsu..

10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.
Optimizing module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.
Optimizing module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.
Optimizing module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.
Optimizing module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
Optimizing module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
Optimizing module kronos_RF.
Optimizing module kronos_alu.
Optimizing module kronos_branch.
Optimizing module kronos_core.
Optimizing module kronos_hcu.
Optimizing module kronos_lsu.

10.16. Finished OPT passes. (There is nothing left to do.)
tstpstart_before_cellift_tstpend: 1726662055129.

11. Executing CellIFT pass.
CellIFTing module \kronos_RF.
New input wire: \regwr_sel_t0.
New input wire: \regwr_en_t0.
New input wire: \regwr_data_t0.
New input wire: \instr_vld_t0.
New input wire: \instr_data_t0.
New input wire: \fetch_rdy_t0.
New output wire: \regrd_rs2_en_t0.
New output wire: \regrd_rs2_t0.
New output wire: \regrd_rs1_en_t0.
New output wire: \regrd_rs1_t0.
New output wire: \immediate_t0.
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2337)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2344)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2351)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2354)
    CellIFTing $sdffe cell ($auto$ff.cc:266:slice$2358)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2365)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2368)
    CellIFTing $sdffce cell ($auto$ff.cc:266:slice$2630)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2631)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3130)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3131)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3132)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3133)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3134)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3135)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3136)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3137)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3138)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3139)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3140)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3141)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3142)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3143)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3144)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3145)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3146)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3147)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3148)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3149)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3150)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3151)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3152)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3153)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3154)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3155)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3156)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3157)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3158)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3159)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3160)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$3161)
    CellIFTing $not cell ($auto$memory_map.cc:92:addr_decode$2886)
    CellIFTing $not cell ($auto$memory_map.cc:92:addr_decode$2888)
    CellIFTing $not cell ($auto$memory_map.cc:92:addr_decode$2892)
    CellIFTing $not cell ($auto$memory_map.cc:92:addr_decode$2894)
    CellIFTing $not cell ($auto$memory_map.cc:92:addr_decode$2896)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$2890)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$2898)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$2900)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$2902)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$2910)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$2912)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$2920)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$2922)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$2928)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$2930)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$2938)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$2940)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$2946)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$2952)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$2958)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$2966)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$2968)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$2970)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$2976)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$2982)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$2988)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$2994)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$2996)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$3002)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$3008)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$3014)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$3022)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$3024)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$3026)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$3032)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$3038)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$3044)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$3050)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$3052)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$3058)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$3064)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$3070)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$3076)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$3078)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$3080)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$3086)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$3092)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$3098)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$3104)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$3106)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$3112)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$3118)
    CellIFTing $and cell ($auto$memory_map.cc:97:addr_decode$3124)
    CellIFTing $reduce_bool cell ($auto$opt_dff.cc:195:make_patterns_logic$2339)
    CellIFTing $ne cell ($auto$opt_dff.cc:195:make_patterns_logic$2341)
    CellIFTing $ne cell ($auto$opt_dff.cc:195:make_patterns_logic$2348)
    CellIFTing $reduce_bool cell ($auto$opt_dff.cc:195:make_patterns_logic$2360)
    CellIFTing $ne cell ($auto$opt_dff.cc:195:make_patterns_logic$2362)
    CellIFTing $reduce_and cell ($auto$opt_dff.cc:220:make_patterns_logic$2343)
    CellIFTing $reduce_and cell ($auto$opt_dff.cc:220:make_patterns_logic$2350)
    CellIFTing $reduce_and cell ($auto$opt_dff.cc:220:make_patterns_logic$2353)
    CellIFTing $reduce_and cell ($auto$opt_dff.cc:220:make_patterns_logic$2364)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1792$199)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1795$202)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1795$203)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1831$207)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1831$208)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1831$209)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1831$211)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1833$214)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1833$217)
    CellIFTing $logic_not cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1833$221)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1834$226)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1834$227)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1834$229)
    CellIFTing $logic_not cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1842$234)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1844$235)
    CellIFTing $logic_not cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1848$238)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1850$239)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1860$243)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1862$244)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1831$213)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1839$233)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1844$236)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1850$240)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1859$242)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1865$245)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1791$196)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1791$198)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1795$204)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1804$205)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1820$206)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1831$210)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1831$212)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1833$216)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1833$218)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1833$220)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1833$222)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1833$224)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1833$225)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1834$228)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1834$230)
    CellIFTing $mux cell ($memory\REG$rdmux[0][0][0]$2700)
    CellIFTing $mux cell ($memory\REG$rdmux[0][1][0]$2703)
    CellIFTing $mux cell ($memory\REG$rdmux[0][1][1]$2706)
    CellIFTing $mux cell ($memory\REG$rdmux[0][2][0]$2709)
    CellIFTing $mux cell ($memory\REG$rdmux[0][2][1]$2712)
    CellIFTing $mux cell ($memory\REG$rdmux[0][2][2]$2715)
    CellIFTing $mux cell ($memory\REG$rdmux[0][2][3]$2718)
    CellIFTing $mux cell ($memory\REG$rdmux[0][3][0]$2721)
    CellIFTing $mux cell ($memory\REG$rdmux[0][3][1]$2724)
    CellIFTing $mux cell ($memory\REG$rdmux[0][3][2]$2727)
    CellIFTing $mux cell ($memory\REG$rdmux[0][3][3]$2730)
    CellIFTing $mux cell ($memory\REG$rdmux[0][3][4]$2733)
    CellIFTing $mux cell ($memory\REG$rdmux[0][3][5]$2736)
    CellIFTing $mux cell ($memory\REG$rdmux[0][3][6]$2739)
    CellIFTing $mux cell ($memory\REG$rdmux[0][3][7]$2742)
    CellIFTing $mux cell ($memory\REG$rdmux[0][4][0]$2745)
    CellIFTing $mux cell ($memory\REG$rdmux[0][4][10]$2775)
    CellIFTing $mux cell ($memory\REG$rdmux[0][4][11]$2778)
    CellIFTing $mux cell ($memory\REG$rdmux[0][4][12]$2781)
    CellIFTing $mux cell ($memory\REG$rdmux[0][4][13]$2784)
    CellIFTing $mux cell ($memory\REG$rdmux[0][4][14]$2787)
    CellIFTing $mux cell ($memory\REG$rdmux[0][4][15]$2790)
    CellIFTing $mux cell ($memory\REG$rdmux[0][4][1]$2748)
    CellIFTing $mux cell ($memory\REG$rdmux[0][4][2]$2751)
    CellIFTing $mux cell ($memory\REG$rdmux[0][4][3]$2754)
    CellIFTing $mux cell ($memory\REG$rdmux[0][4][4]$2757)
    CellIFTing $mux cell ($memory\REG$rdmux[0][4][5]$2760)
    CellIFTing $mux cell ($memory\REG$rdmux[0][4][6]$2763)
    CellIFTing $mux cell ($memory\REG$rdmux[0][4][7]$2766)
    CellIFTing $mux cell ($memory\REG$rdmux[0][4][8]$2769)
    CellIFTing $mux cell ($memory\REG$rdmux[0][4][9]$2772)
    CellIFTing $mux cell ($memory\REG$rdmux[1][0][0]$2793)
    CellIFTing $mux cell ($memory\REG$rdmux[1][1][0]$2796)
    CellIFTing $mux cell ($memory\REG$rdmux[1][1][1]$2799)
    CellIFTing $mux cell ($memory\REG$rdmux[1][2][0]$2802)
    CellIFTing $mux cell ($memory\REG$rdmux[1][2][1]$2805)
    CellIFTing $mux cell ($memory\REG$rdmux[1][2][2]$2808)
    CellIFTing $mux cell ($memory\REG$rdmux[1][2][3]$2811)
    CellIFTing $mux cell ($memory\REG$rdmux[1][3][0]$2814)
    CellIFTing $mux cell ($memory\REG$rdmux[1][3][1]$2817)
    CellIFTing $mux cell ($memory\REG$rdmux[1][3][2]$2820)
    CellIFTing $mux cell ($memory\REG$rdmux[1][3][3]$2823)
    CellIFTing $mux cell ($memory\REG$rdmux[1][3][4]$2826)
    CellIFTing $mux cell ($memory\REG$rdmux[1][3][5]$2829)
    CellIFTing $mux cell ($memory\REG$rdmux[1][3][6]$2832)
    CellIFTing $mux cell ($memory\REG$rdmux[1][3][7]$2835)
    CellIFTing $mux cell ($memory\REG$rdmux[1][4][0]$2838)
    CellIFTing $mux cell ($memory\REG$rdmux[1][4][10]$2868)
    CellIFTing $mux cell ($memory\REG$rdmux[1][4][11]$2871)
    CellIFTing $mux cell ($memory\REG$rdmux[1][4][12]$2874)
    CellIFTing $mux cell ($memory\REG$rdmux[1][4][13]$2877)
    CellIFTing $mux cell ($memory\REG$rdmux[1][4][14]$2880)
    CellIFTing $mux cell ($memory\REG$rdmux[1][4][15]$2883)
    CellIFTing $mux cell ($memory\REG$rdmux[1][4][1]$2841)
    CellIFTing $mux cell ($memory\REG$rdmux[1][4][2]$2844)
    CellIFTing $mux cell ($memory\REG$rdmux[1][4][3]$2847)
    CellIFTing $mux cell ($memory\REG$rdmux[1][4][4]$2850)
    CellIFTing $mux cell ($memory\REG$rdmux[1][4][5]$2853)
    CellIFTing $mux cell ($memory\REG$rdmux[1][4][6]$2856)
    CellIFTing $mux cell ($memory\REG$rdmux[1][4][7]$2859)
    CellIFTing $mux cell ($memory\REG$rdmux[1][4][8]$2862)
    CellIFTing $mux cell ($memory\REG$rdmux[1][4][9]$2865)
    CellIFTing $and cell ($memory\REG$wren[0][0][0]$2904)
    CellIFTing $and cell ($memory\REG$wren[10][0][0]$2984)
    CellIFTing $and cell ($memory\REG$wren[11][0][0]$2990)
    CellIFTing $and cell ($memory\REG$wren[12][0][0]$2998)
    CellIFTing $and cell ($memory\REG$wren[13][0][0]$3004)
    CellIFTing $and cell ($memory\REG$wren[14][0][0]$3010)
    CellIFTing $and cell ($memory\REG$wren[15][0][0]$3016)
    CellIFTing $and cell ($memory\REG$wren[16][0][0]$3028)
    CellIFTing $and cell ($memory\REG$wren[17][0][0]$3034)
    CellIFTing $and cell ($memory\REG$wren[18][0][0]$3040)
    CellIFTing $and cell ($memory\REG$wren[19][0][0]$3046)
    CellIFTing $and cell ($memory\REG$wren[1][0][0]$2914)
    CellIFTing $and cell ($memory\REG$wren[20][0][0]$3054)
    CellIFTing $and cell ($memory\REG$wren[21][0][0]$3060)
    CellIFTing $and cell ($memory\REG$wren[22][0][0]$3066)
    CellIFTing $and cell ($memory\REG$wren[23][0][0]$3072)
    CellIFTing $and cell ($memory\REG$wren[24][0][0]$3082)
    CellIFTing $and cell ($memory\REG$wren[25][0][0]$3088)
    CellIFTing $and cell ($memory\REG$wren[26][0][0]$3094)
    CellIFTing $and cell ($memory\REG$wren[27][0][0]$3100)
    CellIFTing $and cell ($memory\REG$wren[28][0][0]$3108)
    CellIFTing $and cell ($memory\REG$wren[29][0][0]$3114)
    CellIFTing $and cell ($memory\REG$wren[2][0][0]$2924)
    CellIFTing $and cell ($memory\REG$wren[30][0][0]$3120)
    CellIFTing $and cell ($memory\REG$wren[31][0][0]$3126)
    CellIFTing $and cell ($memory\REG$wren[3][0][0]$2932)
    CellIFTing $and cell ($memory\REG$wren[4][0][0]$2942)
    CellIFTing $and cell ($memory\REG$wren[5][0][0]$2948)
    CellIFTing $and cell ($memory\REG$wren[6][0][0]$2954)
    CellIFTing $and cell ($memory\REG$wren[7][0][0]$2960)
    CellIFTing $and cell ($memory\REG$wren[8][0][0]$2972)
    CellIFTing $and cell ($memory\REG$wren[9][0][0]$2978)
    CellIFTing $not cell ($not$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1867$246)
    CellIFTing $or cell ($or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1867$247)
    CellIFTing $mux cell ($procmux$819)
    CellIFTing $mux cell ($procmux$822)
    CellIFTing $mux cell ($procmux$825)
    CellIFTing $mux cell ($procmux$839)
    CellIFTing $mux cell ($procmux$842)
    CellIFTing $mux cell ($procmux$845)
    CellIFTing $mux cell ($procmux$863)
    CellIFTing $mux cell ($procmux$865)
    CellIFTing $mux cell ($procmux$869)
    CellIFTing $mux cell ($procmux$872)
    CellIFTing $mux cell ($procmux$874)
    CellIFTing $mux cell ($procmux$880)
    CellIFTing $mux cell ($procmux$882)
    CellIFTing $mux cell ($procmux$886)
    CellIFTing $mux cell ($procmux$889)
    CellIFTing $mux cell ($procmux$891)
    CellIFTing $mux cell ($procmux$903)
    CellIFTing $mux cell ($procmux$906)
    CellIFTing $mux cell ($procmux$909)
    CellIFTing $mux cell ($procmux$918)
    CellIFTing $mux cell ($procmux$930)
    CellIFTing $mux cell ($procmux$939)
    CellIFTing $mux cell ($procmux$945)
CellIFTing module $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF.
New input wire: \regwr_sel_t0.
New input wire: \regwr_en_t0.
New input wire: \regwr_data_t0.
New input wire: \instr_data_t0.
New input wire: \instr_ack_t0.
New input wire: \fetch_rdy_t0.
New input wire: \branch_target_t0.
New input wire: \branch_t0.
New output wire: \regrd_rs2_en_t0.
New output wire: \regrd_rs2_t0.
New output wire: \regrd_rs1_en_t0.
New output wire: \regrd_rs1_t0.
New output wire: \instr_req_t0.
New output wire: \instr_addr_t0.
New output wire: \immediate_t0.
New output wire: \fetch_vld_t0.
New output wire: \fetch_pc_t0.
New output wire: \fetch_ir_t0.
    CellIFTing $add cell ($add$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1516$158)
    CellIFTing $add cell ($add$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1523$160)
    CellIFTing $sdffe cell ($auto$ff.cc:266:slice$2375)
    CellIFTing $sdffe cell ($auto$ff.cc:266:slice$2379)
    CellIFTing $sdffe cell ($auto$ff.cc:266:slice$2387)
    CellIFTing $sdff cell ($auto$ff.cc:266:slice$2394)
    CellIFTing $sdff cell ($auto$ff.cc:266:slice$2395)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2400)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2409)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2416)
    CellIFTing $reduce_bool cell ($auto$opt_dff.cc:195:make_patterns_logic$2377)
    CellIFTing $reduce_bool cell ($auto$opt_dff.cc:195:make_patterns_logic$2389)
    CellIFTing $ne cell ($auto$opt_dff.cc:195:make_patterns_logic$2391)
    CellIFTing $reduce_bool cell ($auto$opt_dff.cc:195:make_patterns_logic$2404)
    CellIFTing $not cell ($auto$opt_dff.cc:210:make_patterns_logic$2405)
    CellIFTing $not cell ($auto$opt_dff.cc:210:make_patterns_logic$2410)
    CellIFTing $reduce_and cell ($auto$opt_dff.cc:220:make_patterns_logic$2393)
    CellIFTing $reduce_and cell ($auto$opt_dff.cc:220:make_patterns_logic$2408)
    CellIFTing $reduce_and cell ($auto$opt_dff.cc:220:make_patterns_logic$2415)
    CellIFTing $not cell ($auto$opt_dff.cc:250:combine_resets$2383)
    CellIFTing $reduce_or cell ($auto$opt_dff.cc:254:combine_resets$2386)
    CellIFTing $or cell ($auto$pmuxtree.cc:35:or_generator$3166)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3162)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3164)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3168)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1522$159)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1576$172)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1583$182)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1586$188)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1586$189)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1590$191)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1578$174)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1586$187)
    CellIFTing $not cell ($not$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1578$173)
    CellIFTing $not cell ($not$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1583$181)
    CellIFTing $mux cell ($procmux$1002)
    CellIFTing $mux cell ($procmux$1004)
    CellIFTing $mux cell ($procmux$1013)
    CellIFTing $mux cell ($procmux$1017)
    CellIFTing $mux cell ($procmux$1019)
    CellIFTing $mux cell ($procmux$1028)
    CellIFTing $mux cell ($procmux$1035)
    CellIFTing $mux cell ($procmux$1043)
    CellIFTing $mux cell ($procmux$1060)
    CellIFTing $eq cell ($procmux$1065_CMP0)
    CellIFTing $eq cell ($procmux$1066_CMP0)
    CellIFTing $eq cell ($procmux$1067_CMP0)
    CellIFTing $mux cell ($procmux$1070)
    CellIFTing $mux cell ($procmux$1075)
    CellIFTing $mux cell ($procmux$1078)
    CellIFTing $mux cell ($procmux$1083)
    CellIFTing $mux cell ($procmux$1086)
    CellIFTing $mux cell ($procmux$948)
    CellIFTing $mux cell ($procmux$954)
    CellIFTing $mux cell ($procmux$960)
    CellIFTing $mux cell ($procmux$963)
    CellIFTing $mux cell ($procmux$966)
    CellIFTing $mux cell ($procmux$980)
    CellIFTing $mux cell ($procmux$983)
    CellIFTing $mux cell ($procmux$987)
    CellIFTing $mux cell ($procmux$989)
    CellIFTing $mux cell ($procmux$998)
    CellIFTing $mux cell ($ternary$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1583$183)
    CellIFTing \kronos_RF cell (\u_rf)
CellIFTing module \kronos_branch.
New input wire: \rs2_t0.
New input wire: \rs1_t0.
New input wire: \op_t0.
New output wire: \branch_t0.
    CellIFTing $or cell ($auto$pmuxtree.cc:35:or_generator$3566)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3562)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3564)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3568)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:113$298)
    CellIFTing $lt cell ($lt$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:114$299)
    CellIFTing $lt cell ($lt$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:114$300)
    CellIFTing $not cell ($not$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:122$303)
    CellIFTing $not cell ($not$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:123$304)
    CellIFTing $reduce_or cell ($procmux$813_ANY)
    CellIFTing $eq cell ($procmux$813_CMP0)
    CellIFTing $eq cell ($procmux$813_CMP1)
    CellIFTing $eq cell ($procmux$814_CMP0)
    CellIFTing $logic_not cell ($procmux$815_CMP0)
    CellIFTing $mux cell ($ternary$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:114$301)
CellIFTing module \kronos_hcu.
New input wire: \regwr_sel_t0.
New input wire: \regwr_pending_t0.
New input wire: \regwr_en_t0.
New input wire: \regrd_rs2_en_t0.
New input wire: \regrd_rs1_en_t0.
New input wire: \instr_t0.
New input wire: \flush_t0.
New input wire: \fetch_vld_t0.
New input wire: \fetch_rdy_t0.
New input wire: \decode_vld_t0.
New input wire: \decode_rdy_t0.
New output wire: \stall_t0.
    CellIFTing $and cell ($and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1060$284)
    CellIFTing $and cell ($and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1060$286)
    CellIFTing $and cell ($and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1061$287)
    CellIFTing $and cell ($and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1061$289)
    CellIFTing $and cell ($and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1062$293)
    CellIFTing $and cell ($and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1062$295)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2336)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1060$285)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1061$288)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1062$291)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1064$297)
    CellIFTing $not cell ($not$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1062$292)
    CellIFTing $not cell ($not$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1062$294)
    CellIFTing $or cell ($or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1062$290)
CellIFTing module $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu.
New input wire: \offset_t0.
New input wire: \instr_t0.
New input wire: \base_t0.
New output wire: \misaligned_ldst_t0.
New output wire: \misaligned_jmp_t0.
New output wire: \addr_t0.
    CellIFTing $add cell ($add$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1898$307)
    CellIFTing $and cell ($and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1900$309)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1907$310)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1907$311)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1907$313)
    CellIFTing $logic_not cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1920$318)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1920$319)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1921$321)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1923$324)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1907$316)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1921$323)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1923$326)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1907$312)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1907$314)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1920$320)
    CellIFTing $reduce_bool cell ($ne$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1921$322)
    CellIFTing $not cell ($not$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1900$308)
    CellIFTing $mux cell ($procmux$795)
    CellIFTing $mux cell ($procmux$804)
    CellIFTing $mux cell ($procmux$809)
CellIFTing module $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID.
New input wire: \regwr_sel_t0.
New input wire: \regwr_pending_t0.
New input wire: \regwr_en_t0.
New input wire: \regwr_data_t0.
New input wire: \regrd_rs2_en_t0.
New input wire: \regrd_rs2_t0.
New input wire: \regrd_rs1_en_t0.
New input wire: \regrd_rs1_t0.
New input wire: \immediate_t0.
New input wire: \flush_t0.
New input wire: \fetch_vld_t0.
New input wire: \fetch_pc_t0.
New input wire: \fetch_ir_t0.
New input wire: \decode_rdy_t0.
New output wire: \fetch_rdy_t0.
New output wire: \decode_vld_t0.
New output wire: \decode_system_t0.
New output wire: \decode_sysop_t0.
New output wire: \decode_store_t0.
New output wire: \decode_regwr_alu_t0.
New output wire: \decode_pc_t0.
New output wire: \decode_op2_t0.
New output wire: \decode_op1_t0.
New output wire: \decode_misaligned_ldst_t0.
New output wire: \decode_misaligned_jmp_t0.
New output wire: \decode_mask_t0.
New output wire: \decode_load_t0.
New output wire: \decode_jump_t0.
New output wire: \decode_ir_t0.
New output wire: \decode_illegal_t0.
New output wire: \decode_csr_t0.
New output wire: \decode_branch_t0.
New output wire: \decode_basic_t0.
New output wire: \decode_aluop_t0.
New output wire: \decode_addr_t0.
    CellIFTing $and cell ($and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1199$75)
    CellIFTing $and cell ($and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1200$77)
    CellIFTing $and cell ($and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1455$155)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2425)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2430)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2435)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2440)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2445)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2450)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2455)
    CellIFTing $sdffe cell ($auto$ff.cc:266:slice$2465)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2468)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2473)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2483)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2488)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2498)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2503)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2508)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2513)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2518)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2523)
    CellIFTing $sdffce cell ($auto$ff.cc:266:slice$2583)
    CellIFTing $sdffce cell ($auto$ff.cc:266:slice$2592)
    CellIFTing $sdffce cell ($auto$ff.cc:266:slice$2601)
    CellIFTing $reduce_bool cell ($auto$opt_dff.cc:195:make_patterns_logic$2467)
    CellIFTing $not cell ($auto$opt_dff.cc:210:make_patterns_logic$2426)
    CellIFTing $reduce_and cell ($auto$opt_dff.cc:220:make_patterns_logic$2429)
    CellIFTing $not cell ($auto$opt_dff.cc:250:combine_resets$2461)
    CellIFTing $not cell ($auto$opt_dff.cc:250:combine_resets$2584)
    CellIFTing $not cell ($auto$opt_dff.cc:250:combine_resets$2586)
    CellIFTing $not cell ($auto$opt_dff.cc:250:combine_resets$2588)
    CellIFTing $reduce_or cell ($auto$opt_dff.cc:254:combine_resets$2464)
    CellIFTing $reduce_or cell ($auto$opt_dff.cc:254:combine_resets$2591)
    CellIFTing $reduce_or cell ($auto$opt_dff.cc:254:combine_resets$2600)
    CellIFTing $reduce_or cell ($auto$opt_reduce.cc:128:opt_pmux$2242)
    CellIFTing $reduce_or cell ($auto$opt_reduce.cc:128:opt_pmux$2244)
    CellIFTing $reduce_or cell ($auto$opt_reduce.cc:128:opt_pmux$2248)
    CellIFTing $reduce_or cell ($auto$opt_reduce.cc:128:opt_pmux$2250)
    CellIFTing $reduce_or cell ($auto$opt_reduce.cc:128:opt_pmux$2254)
    CellIFTing $reduce_or cell ($auto$opt_reduce.cc:128:opt_pmux$2579)
    CellIFTing $reduce_or cell ($auto$pmuxtree.cc:100:execute$3244)
    CellIFTing $or cell ($auto$pmuxtree.cc:35:or_generator$3202)
    CellIFTing $or cell ($auto$pmuxtree.cc:35:or_generator$3212)
    CellIFTing $or cell ($auto$pmuxtree.cc:35:or_generator$3228)
    CellIFTing $or cell ($auto$pmuxtree.cc:35:or_generator$3240)
    CellIFTing $or cell ($auto$pmuxtree.cc:35:or_generator$3256)
    CellIFTing $reduce_or cell ($auto$pmuxtree.cc:37:or_generator$3216)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3174)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3176)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3182)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3184)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3186)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3188)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3190)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3196)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3198)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3200)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3204)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3206)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3208)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3210)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3214)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3218)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3224)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3226)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3230)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3236)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3238)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3242)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3248)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3250)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3252)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3254)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3258)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1199$74)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1200$76)
    CellIFTing $logic_not cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1242$82)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1244$84)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1337$100)
    CellIFTing $logic_not cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1343$102)
    CellIFTing $logic_not cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1350$103)
    CellIFTing $logic_not cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1361$113)
    CellIFTing $logic_not cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1361$114)
    CellIFTing $logic_not cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1362$116)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1366$117)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1370$118)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1374$119)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1198$73)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1350$105)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1350$107)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1353$110)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1353$112)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1361$115)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1431$124)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1442$145)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1447$150)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1453$151)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1198$66)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1198$68)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1198$70)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1198$72)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1294$89)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1435$127)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1435$129)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1435$131)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1435$133)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1435$135)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1435$137)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1435$139)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1441$142)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1441$143)
    CellIFTing $ne cell ($ne$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1191$60)
    CellIFTing $reduce_bool cell ($ne$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1198$61)
    CellIFTing $not cell ($not$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1392$120)
    CellIFTing $not cell ($not$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1447$149)
    CellIFTing $not cell ($not$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1455$152)
    CellIFTing $not cell ($not$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1455$154)
    CellIFTing $or cell ($or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1392$121)
    CellIFTing $or cell ($or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1455$153)
    CellIFTing $mux cell ($procmux$1091)
    CellIFTing $mux cell ($procmux$1094)
    CellIFTing $mux cell ($procmux$1279)
    CellIFTing $mux cell ($procmux$1302)
    CellIFTing $mux cell ($procmux$1325)
    CellIFTing $mux cell ($procmux$1345)
    CellIFTing $mux cell ($procmux$1365)
    CellIFTing $mux cell ($procmux$1382)
    CellIFTing $mux cell ($procmux$1399)
    CellIFTing $mux cell ($procmux$1426)
    CellIFTing $mux cell ($procmux$1461)
    CellIFTing $mux cell ($procmux$1469)
    CellIFTing $reduce_or cell ($procmux$1470_ANY)
    CellIFTing $mux cell ($procmux$1487)
    CellIFTing $mux cell ($procmux$1498)
    CellIFTing $mux cell ($procmux$1515)
    CellIFTing $mux cell ($procmux$1534)
    CellIFTing $mux cell ($procmux$1546)
    CellIFTing $mux cell ($procmux$1561)
    CellIFTing $eq cell ($procmux$1720_CMP2)
    CellIFTing $mux cell ($procmux$1728)
    CellIFTing $mux cell ($procmux$1738)
    CellIFTing $reduce_or cell ($procmux$1739_ANY)
    CellIFTing $mux cell ($procmux$1749)
    CellIFTing $reduce_or cell ($procmux$1750_ANY)
    CellIFTing $eq cell ($procmux$1750_CMP2)
    CellIFTing $mux cell ($procmux$1761)
    CellIFTing $reduce_or cell ($procmux$1762_ANY)
    CellIFTing $logic_not cell ($procmux$1762_CMP0)
    CellIFTing $eq cell ($procmux$1762_CMP1)
    CellIFTing $eq cell ($procmux$1762_CMP2)
    CellIFTing $eq cell ($procmux$1762_CMP3)
    CellIFTing $eq cell ($procmux$1762_CMP4)
    CellIFTing $eq cell ($procmux$1762_CMP5)
    CellIFTing $eq cell ($procmux$1785_CMP0)
    CellIFTing $eq cell ($procmux$1792_CMP0)
    CellIFTing $mux cell ($procmux$1798)
    CellIFTing $eq cell ($procmux$1801_CMP0)
    CellIFTing $eq cell ($procmux$1803_CMP0)
    CellIFTing $mux cell ($procmux$1809)
    CellIFTing $eq cell ($procmux$1810_CMP0)
    CellIFTing $logic_not cell ($procmux$1811_CMP0)
    CellIFTing $eq cell ($procmux$1812_CMP0)
    CellIFTing $mux cell ($procmux$1815)
    CellIFTing $eq cell ($procmux$1816_CMP0)
    CellIFTing $mux cell ($procmux$1821)
    CellIFTing $eq cell ($procmux$1822_CMP0)
    CellIFTing $eq cell ($procmux$1827_CMP0)
    CellIFTing $eq cell ($procmux$1828_CMP0)
    CellIFTing $mux cell ($procmux$1831)
    CellIFTing $mux cell ($procmux$1840)
    CellIFTing $eq cell ($procmux$1848_CMP0)
    CellIFTing $eq cell ($procmux$1849_CMP0)
    CellIFTing $eq cell ($procmux$1850_CMP0)
    CellIFTing $shl cell ($shl$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1243$83)
    CellIFTing $mux cell ($ternary$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1201$78)
    CellIFTing $mux cell ($ternary$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1202$79)
    CellIFTing $mux cell ($ternary$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1245$85)
    CellIFTing $paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu cell (\u_agu)
    CellIFTing \kronos_branch cell (\u_branch)
    CellIFTing \kronos_hcu cell (\u_hcu)
CellIFTing module \kronos_alu.
New input wire: \op2_t0.
New input wire: \op1_t0.
New input wire: \aluop_t0.
New output wire: \result_t0.
    CellIFTing $add cell ($add$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:52$401)
    CellIFTing $add cell ($add$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:52$402)
    CellIFTing $and cell ($and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:55$404)
    CellIFTing $and cell ($and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:73$411)
    CellIFTing $reduce_or cell ($auto$opt_reduce.cc:128:opt_pmux$2240)
    CellIFTing $reduce_or cell ($auto$pmuxtree.cc:37:or_generator$3550)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3542)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3544)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3546)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3548)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3552)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3554)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3556)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:46$396)
    CellIFTing $not cell ($not$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:51$399)
    CellIFTing $not cell ($not$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:69$408)
    CellIFTing $or cell ($or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:56$405)
    CellIFTing $reduce_or cell ($procmux$439_ANY)
    CellIFTing $eq cell ($procmux$439_CMP0)
    CellIFTing $eq cell ($procmux$439_CMP1)
    CellIFTing $eq cell ($procmux$439_CMP2)
    CellIFTing $eq cell ($procmux$440_CMP0)
    CellIFTing $eq cell ($procmux$441_CMP0)
    CellIFTing $eq cell ($procmux$442_CMP0)
    CellIFTing $reduce_or cell ($procmux$443_ANY)
    CellIFTing $eq cell ($procmux$443_CMP0)
    CellIFTing $eq cell ($procmux$443_CMP1)
    CellIFTing $eq cell ($procmux$445_CMP0)
    CellIFTing $eq cell ($procmux$446_CMP0)
    CellIFTing $logic_not cell ($procmux$448_CMP0)
    CellIFTing $mux cell ($ternary$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:51$400)
    CellIFTing $mux cell ($ternary$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:70$409)
    CellIFTing $mux cell ($ternary$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:72$410)
    CellIFTing $mux cell ($ternary$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:75$412)
    CellIFTing $mux cell ($ternary$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:76$413)
    CellIFTing $mux cell ($ternary$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:77$414)
    CellIFTing $mux cell ($ternary$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:78$415)
    CellIFTing $mux cell ($ternary$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:79$416)
    CellIFTing $mux cell ($ternary$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:80$417)
    CellIFTing $xor cell ($xor$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:57$406)
CellIFTing module \kronos_lsu.
New input wire: \lsu_vld_t0.
New input wire: \decode_system_t0.
New input wire: \decode_sysop_t0.
New input wire: \decode_store_t0.
New input wire: \decode_regwr_alu_t0.
New input wire: \decode_pc_t0.
New input wire: \decode_op2_t0.
New input wire: \decode_op1_t0.
New input wire: \decode_misaligned_ldst_t0.
New input wire: \decode_misaligned_jmp_t0.
New input wire: \decode_mask_t0.
New input wire: \decode_load_t0.
New input wire: \decode_jump_t0.
New input wire: \decode_ir_t0.
New input wire: \decode_illegal_t0.
New input wire: \decode_csr_t0.
New input wire: \decode_branch_t0.
New input wire: \decode_basic_t0.
New input wire: \decode_aluop_t0.
New input wire: \decode_addr_t0.
New input wire: \data_rd_data_t0.
New input wire: \data_ack_t0.
New output wire: \regwr_lsu_t0.
New output wire: \lsu_rdy_t0.
New output wire: \load_data_t0.
New output wire: \data_wr_en_t0.
New output wire: \data_wr_data_t0.
New output wire: \data_req_t0.
New output wire: \data_mask_t0.
New output wire: \data_addr_t0.
    CellIFTing $or cell ($auto$pmuxtree.cc:35:or_generator$3574)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3570)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3572)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3576)
    CellIFTing $logic_not cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1716$390)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1718$391)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1691$378)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1691$380)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1692$382)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1692$384)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1694$386)
    CellIFTing $reduce_bool cell ($ne$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1694$385)
    CellIFTing $not cell ($not$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1692$383)
    CellIFTing $or cell ($or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1692$381)
    CellIFTing $mux cell ($procmux$450)
    CellIFTing $mux cell ($procmux$456)
    CellIFTing $mux cell ($procmux$459)
    CellIFTing $mux cell ($procmux$462)
    CellIFTing $eq cell ($procmux$465_CMP0)
    CellIFTing $eq cell ($procmux$466_CMP0)
    CellIFTing $eq cell ($procmux$467_CMP0)
CellIFTing module $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64.
New input wire: \load_low_t0.
New input wire: \load_high_t0.
New input wire: \load_data_t0.
New input wire: \incr_t0.
New output wire: \count_vld_t0.
New output wire: \count_t0.
    CellIFTing $add cell ($add$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:357$433)
    CellIFTing $add cell ($add$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:361$435)
    CellIFTing $sdffe cell ($auto$ff.cc:266:slice$2557)
    CellIFTing $sdffe cell ($auto$ff.cc:266:slice$2565)
    CellIFTing $sdff cell ($auto$ff.cc:266:slice$2572)
    CellIFTing $reduce_bool cell ($auto$opt_dff.cc:195:make_patterns_logic$2559)
    CellIFTing $ne cell ($auto$opt_dff.cc:195:make_patterns_logic$2561)
    CellIFTing $reduce_bool cell ($auto$opt_dff.cc:195:make_patterns_logic$2567)
    CellIFTing $not cell ($auto$opt_dff.cc:210:make_patterns_logic$2568)
    CellIFTing $reduce_and cell ($auto$opt_dff.cc:220:make_patterns_logic$2563)
    CellIFTing $reduce_and cell ($auto$opt_dff.cc:220:make_patterns_logic$2571)
    CellIFTing $not cell ($auto$opt_dff.cc:250:combine_resets$2573)
    CellIFTing $not cell ($auto$opt_dff.cc:250:combine_resets$2575)
    CellIFTing $reduce_or cell ($auto$opt_dff.cc:254:combine_resets$2578)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:358$434)
    CellIFTing $not cell ($not$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:368$436)
    CellIFTing $mux cell ($procmux$2151)
    CellIFTing $mux cell ($procmux$2154)
    CellIFTing $mux cell ($procmux$2162)
    CellIFTing $mux cell ($procmux$2165)
    CellIFTing $mux cell ($procmux$2168)
CellIFTing module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr.
New input wire: \trap_value_t0.
New input wire: \trap_cause_t0.
New input wire: \timer_interrupt_t0.
New input wire: \software_interrupt_t0.
New input wire: \return_trap_t0.
New input wire: \instret_t0.
New input wire: \external_interrupt_t0.
New input wire: \decode_system_t0.
New input wire: \decode_sysop_t0.
New input wire: \decode_store_t0.
New input wire: \decode_regwr_alu_t0.
New input wire: \decode_pc_t0.
New input wire: \decode_op2_t0.
New input wire: \decode_op1_t0.
New input wire: \decode_misaligned_ldst_t0.
New input wire: \decode_misaligned_jmp_t0.
New input wire: \decode_mask_t0.
New input wire: \decode_load_t0.
New input wire: \decode_jump_t0.
New input wire: \decode_ir_t0.
New input wire: \decode_illegal_t0.
New input wire: \decode_csr_t0.
New input wire: \decode_branch_t0.
New input wire: \decode_basic_t0.
New input wire: \decode_aluop_t0.
New input wire: \decode_addr_t0.
New input wire: \csr_vld_t0.
New input wire: \activate_trap_t0.
New output wire: \trap_jump_t0.
New output wire: \trap_handle_t0.
New output wire: \regwr_csr_t0.
New output wire: \csr_rdy_t0.
New output wire: \csr_data_t0.
New output wire: \core_interrupt_cause_t0.
New output wire: \core_interrupt_t0.
    CellIFTing $and cell ($and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:588$358)
    CellIFTing $and cell ($and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:632$361)
    CellIFTing $and cell ($and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:632$362)
    CellIFTing $and cell ($and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:633$363)
    CellIFTing $and cell ($and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:633$364)
    CellIFTing $and cell ($and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:634$365)
    CellIFTing $and cell ($and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:634$366)
    CellIFTing $sdffe cell ($auto$ff.cc:266:slice$2259)
    CellIFTing $sdff cell ($auto$ff.cc:266:slice$2261)
    CellIFTing $sdffce cell ($auto$ff.cc:266:slice$2270)
    CellIFTing $sdffce cell ($auto$ff.cc:266:slice$2273)
    CellIFTing $sdffe cell ($auto$ff.cc:266:slice$2277)
    CellIFTing $sdffe cell ($auto$ff.cc:266:slice$2285)
    CellIFTing $sdffe cell ($auto$ff.cc:266:slice$2288)
    CellIFTing $sdffe cell ($auto$ff.cc:266:slice$2291)
    CellIFTing $sdff cell ($auto$ff.cc:266:slice$2294)
    CellIFTing $sdffe cell ($auto$ff.cc:266:slice$2298)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2301)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2304)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2311)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2318)
    CellIFTing $sdff cell ($auto$ff.cc:266:slice$2330)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2331)
    CellIFTing $sdffe cell ($auto$ff.cc:266:slice$2333)
    CellIFTing $sdffce cell ($auto$ff.cc:266:slice$2619)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2620)
    CellIFTing $sdffe cell ($auto$ff.cc:266:slice$2621)
    CellIFTing $reduce_bool cell ($auto$opt_dff.cc:195:make_patterns_logic$2264)
    CellIFTing $reduce_bool cell ($auto$opt_dff.cc:195:make_patterns_logic$2279)
    CellIFTing $ne cell ($auto$opt_dff.cc:195:make_patterns_logic$2281)
    CellIFTing $reduce_bool cell ($auto$opt_dff.cc:195:make_patterns_logic$2306)
    CellIFTing $ne cell ($auto$opt_dff.cc:195:make_patterns_logic$2308)
    CellIFTing $ne cell ($auto$opt_dff.cc:195:make_patterns_logic$2315)
    CellIFTing $ne cell ($auto$opt_dff.cc:195:make_patterns_logic$2322)
    CellIFTing $reduce_bool cell ($auto$opt_dff.cc:195:make_patterns_logic$2327)
    CellIFTing $reduce_bool cell ($auto$opt_dff.cc:195:make_patterns_logic$2335)
    CellIFTing $reduce_bool cell ($auto$opt_dff.cc:195:make_patterns_logic$2623)
    CellIFTing $ne cell ($auto$opt_dff.cc:195:make_patterns_logic$2625)
    CellIFTing $ne cell ($auto$opt_dff.cc:195:make_patterns_logic$2627)
    CellIFTing $reduce_and cell ($auto$opt_dff.cc:220:make_patterns_logic$2266)
    CellIFTing $reduce_and cell ($auto$opt_dff.cc:220:make_patterns_logic$2283)
    CellIFTing $reduce_and cell ($auto$opt_dff.cc:220:make_patterns_logic$2287)
    CellIFTing $reduce_and cell ($auto$opt_dff.cc:220:make_patterns_logic$2300)
    CellIFTing $reduce_and cell ($auto$opt_dff.cc:220:make_patterns_logic$2303)
    CellIFTing $reduce_and cell ($auto$opt_dff.cc:220:make_patterns_logic$2310)
    CellIFTing $reduce_and cell ($auto$opt_dff.cc:220:make_patterns_logic$2317)
    CellIFTing $reduce_and cell ($auto$opt_dff.cc:220:make_patterns_logic$2324)
    CellIFTing $reduce_and cell ($auto$opt_dff.cc:220:make_patterns_logic$2329)
    CellIFTing $reduce_and cell ($auto$opt_dff.cc:220:make_patterns_logic$2629)
    CellIFTing $reduce_or cell ($auto$opt_dff.cc:254:combine_resets$2272)
    CellIFTing $or cell ($auto$pmuxtree.cc:35:or_generator$3480)
    CellIFTing $or cell ($auto$pmuxtree.cc:35:or_generator$3490)
    CellIFTing $or cell ($auto$pmuxtree.cc:35:or_generator$3522)
    CellIFTing $reduce_or cell ($auto$pmuxtree.cc:37:or_generator$3466)
    CellIFTing $reduce_or cell ($auto$pmuxtree.cc:37:or_generator$3510)
    CellIFTing $reduce_or cell ($auto$pmuxtree.cc:37:or_generator$3526)
    CellIFTing $reduce_or cell ($auto$pmuxtree.cc:37:or_generator$3530)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3280)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3282)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3288)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3290)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3292)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3296)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3298)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3300)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3302)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3306)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3310)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3316)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3318)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3320)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3324)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3326)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3328)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3330)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3334)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3338)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3344)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3346)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3348)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3350)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3354)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3356)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3358)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3360)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3366)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3370)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3374)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3380)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3382)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3384)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3386)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3390)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3392)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3394)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3396)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3398)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3402)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3406)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3410)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3416)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3418)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3420)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3424)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3426)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3428)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3430)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3434)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3438)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3444)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3446)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3448)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3452)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3454)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3456)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3458)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3460)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3464)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3468)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3474)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3476)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3478)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3482)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3484)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3486)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3488)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3492)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3496)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3502)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3504)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3506)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3508)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3512)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3514)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3516)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3518)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3520)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3524)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3528)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3532)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3534)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3536)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:518$338)
    CellIFTing $eq cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:518$339)
    CellIFTing $logic_not cell ($eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:518$341)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:504$332)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:517$336)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:517$337)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:518$342)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:523$346)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:524$348)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:525$350)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:651$371)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:652$373)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:666$375)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:667$377)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:518$340)
    CellIFTing $reduce_bool cell ($ne$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:519$344)
    CellIFTing $not cell ($not$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:518$343)
    CellIFTing $not cell ($not$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:588$357)
    CellIFTing $or cell ($or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:587$356)
    CellIFTing $mux cell ($procmux$472)
    CellIFTing $mux cell ($procmux$475)
    CellIFTing $mux cell ($procmux$534)
    CellIFTing $mux cell ($procmux$537)
    CellIFTing $mux cell ($procmux$546)
    CellIFTing $mux cell ($procmux$548)
    CellIFTing $mux cell ($procmux$553)
    CellIFTing $mux cell ($procmux$556)
    CellIFTing $mux cell ($procmux$565)
    CellIFTing $mux cell ($procmux$567)
    CellIFTing $mux cell ($procmux$573)
    CellIFTing $mux cell ($procmux$577)
    CellIFTing $mux cell ($procmux$579)
    CellIFTing $mux cell ($procmux$585)
    CellIFTing $mux cell ($procmux$590)
    CellIFTing $mux cell ($procmux$592)
    CellIFTing $mux cell ($procmux$624)
    CellIFTing $mux cell ($procmux$627)
    CellIFTing $mux cell ($procmux$629)
    CellIFTing $eq cell ($procmux$636_CMP0)
    CellIFTing $eq cell ($procmux$637_CMP0)
    CellIFTing $eq cell ($procmux$724_CMP0)
    CellIFTing $eq cell ($procmux$725_CMP0)
    CellIFTing $eq cell ($procmux$726_CMP0)
    CellIFTing $eq cell ($procmux$727_CMP0)
    CellIFTing $eq cell ($procmux$728_CMP0)
    CellIFTing $eq cell ($procmux$729_CMP0)
    CellIFTing $eq cell ($procmux$730_CMP0)
    CellIFTing $eq cell ($procmux$731_CMP0)
    CellIFTing $eq cell ($procmux$732_CMP0)
    CellIFTing $eq cell ($procmux$733_CMP0)
    CellIFTing $eq cell ($procmux$734_CMP0)
    CellIFTing $eq cell ($procmux$735_CMP0)
    CellIFTing $mux cell ($procmux$737)
    CellIFTing $mux cell ($procmux$740)
    CellIFTing $mux cell ($procmux$746)
    CellIFTing $mux cell ($procmux$749)
    CellIFTing $mux cell ($procmux$762)
    CellIFTing $mux cell ($procmux$765)
    CellIFTing $mux cell ($procmux$773)
    CellIFTing $mux cell ($procmux$781)
    CellIFTing $eq cell ($procmux$787_CMP0)
    CellIFTing $eq cell ($procmux$788_CMP0)
    CellIFTing $logic_not cell ($procmux$789_CMP0)
    CellIFTing $reduce_or cell ($reduce_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:643$369)
    CellIFTing $mux cell ($ternary$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:493$327)
    CellIFTing $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64 cell (\u_hpmcounter0)
    CellIFTing $paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64 cell (\u_hpmcounter1)
CellIFTing module $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX.
New input wire: \timer_interrupt_t0.
New input wire: \software_interrupt_t0.
New input wire: \external_interrupt_t0.
New input wire: \decode_vld_t0.
New input wire: \decode_system_t0.
New input wire: \decode_sysop_t0.
New input wire: \decode_store_t0.
New input wire: \decode_regwr_alu_t0.
New input wire: \decode_pc_t0.
New input wire: \decode_op2_t0.
New input wire: \decode_op1_t0.
New input wire: \decode_misaligned_ldst_t0.
New input wire: \decode_misaligned_jmp_t0.
New input wire: \decode_mask_t0.
New input wire: \decode_load_t0.
New input wire: \decode_jump_t0.
New input wire: \decode_ir_t0.
New input wire: \decode_illegal_t0.
New input wire: \decode_csr_t0.
New input wire: \decode_branch_t0.
New input wire: \decode_basic_t0.
New input wire: \decode_aluop_t0.
New input wire: \decode_addr_t0.
New input wire: \data_rd_data_t0.
New input wire: \data_ack_t0.
New output wire: \regwr_sel_t0.
New output wire: \regwr_pending_t0.
New output wire: \regwr_en_t0.
New output wire: \regwr_data_t0.
New output wire: \decode_rdy_t0.
New output wire: \data_wr_en_t0.
New output wire: \data_wr_data_t0.
New output wire: \data_req_t0.
New output wire: \data_mask_t0.
New output wire: \data_addr_t0.
New output wire: \branch_target_t0.
New output wire: \branch_t0.
    CellIFTing $and cell ($and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:879$19)
    CellIFTing $sdff cell ($auto$ff.cc:266:slice$2528)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2529)
    CellIFTing $sdff cell ($auto$ff.cc:266:slice$2538)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2540)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2545)
    CellIFTing $sdff cell ($auto$ff.cc:266:slice$2546)
    CellIFTing $dffe cell ($auto$ff.cc:266:slice$2547)
    CellIFTing $sdffe cell ($auto$ff.cc:266:slice$2602)
    CellIFTing $ne cell ($auto$opt_dff.cc:195:make_patterns_logic$2531)
    CellIFTing $ne cell ($auto$opt_dff.cc:195:make_patterns_logic$2533)
    CellIFTing $reduce_bool cell ($auto$opt_dff.cc:195:make_patterns_logic$2535)
    CellIFTing $reduce_bool cell ($auto$opt_dff.cc:195:make_patterns_logic$2542)
    CellIFTing $ne cell ($auto$opt_dff.cc:195:make_patterns_logic$2604)
    CellIFTing $ne cell ($auto$opt_dff.cc:195:make_patterns_logic$2606)
    CellIFTing $ne cell ($auto$opt_dff.cc:195:make_patterns_logic$2608)
    CellIFTing $ne cell ($auto$opt_dff.cc:195:make_patterns_logic$2610)
    CellIFTing $ne cell ($auto$opt_dff.cc:195:make_patterns_logic$2612)
    CellIFTing $ne cell ($auto$opt_dff.cc:195:make_patterns_logic$2614)
    CellIFTing $reduce_bool cell ($auto$opt_dff.cc:195:make_patterns_logic$2616)
    CellIFTing $reduce_and cell ($auto$opt_dff.cc:220:make_patterns_logic$2537)
    CellIFTing $reduce_and cell ($auto$opt_dff.cc:220:make_patterns_logic$2544)
    CellIFTing $reduce_and cell ($auto$opt_dff.cc:220:make_patterns_logic$2618)
    CellIFTing $reduce_or cell ($auto$opt_reduce.cc:128:opt_pmux$2256)
    CellIFTing $reduce_or cell ($auto$pmuxtree.cc:37:or_generator$3272)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3260)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3262)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3264)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3266)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3268)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3270)
    CellIFTing $mux cell ($auto$pmuxtree.cc:65:recursive_mux_generator$3274)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1003$57)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1003$58)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:837$11)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:837$9)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:838$12)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:880$22)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:889$28)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:889$30)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:890$32)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:894$33)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:899$34)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:909$37)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:918$44)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:927$45)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:931$46)
    CellIFTing $logic_and cell ($logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:935$47)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1003$59)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:817$5)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:846$15)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:908$36)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:909$38)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:910$39)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:910$41)
    CellIFTing $logic_or cell ($logic_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:953$52)
    CellIFTing $not cell ($not$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:837$10)
    CellIFTing $not cell ($not$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:837$8)
    CellIFTing $not cell ($not$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:880$21)
    CellIFTing $not cell ($not$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:889$27)
    CellIFTing $not cell ($not$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:889$29)
    CellIFTing $or cell ($or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:879$17)
    CellIFTing $or cell ($or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:879$18)
    CellIFTing $or cell ($or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:880$23)
    CellIFTing $or cell ($or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:889$31)
    CellIFTing $mux cell ($procmux$1855)
    CellIFTing $mux cell ($procmux$1857)
    CellIFTing $mux cell ($procmux$1860)
    CellIFTing $mux cell ($procmux$1863)
    CellIFTing $mux cell ($procmux$1866)
    CellIFTing $mux cell ($procmux$1869)
    CellIFTing $mux cell ($procmux$1872)
    CellIFTing $mux cell ($procmux$1875)
    CellIFTing $mux cell ($procmux$1878)
    CellIFTing $mux cell ($procmux$1880)
    CellIFTing $mux cell ($procmux$1882)
    CellIFTing $mux cell ($procmux$1884)
    CellIFTing $mux cell ($procmux$1887)
    CellIFTing $mux cell ($procmux$1890)
    CellIFTing $mux cell ($procmux$1893)
    CellIFTing $mux cell ($procmux$1896)
    CellIFTing $mux cell ($procmux$1899)
    CellIFTing $mux cell ($procmux$1902)
    CellIFTing $mux cell ($procmux$1905)
    CellIFTing $mux cell ($procmux$1907)
    CellIFTing $mux cell ($procmux$1910)
    CellIFTing $mux cell ($procmux$1913)
    CellIFTing $mux cell ($procmux$1916)
    CellIFTing $mux cell ($procmux$1921)
    CellIFTing $mux cell ($procmux$1924)
    CellIFTing $mux cell ($procmux$1927)
    CellIFTing $mux cell ($procmux$1930)
    CellIFTing $mux cell ($procmux$1939)
    CellIFTing $mux cell ($procmux$1942)
    CellIFTing $mux cell ($procmux$1945)
    CellIFTing $mux cell ($procmux$1952)
    CellIFTing $mux cell ($procmux$1961)
    CellIFTing $mux cell ($procmux$1971)
    CellIFTing $mux cell ($procmux$1982)
    CellIFTing $mux cell ($procmux$1995)
    CellIFTing $mux cell ($procmux$2022)
    CellIFTing $eq cell ($procmux$2047_CMP0)
    CellIFTing $eq cell ($procmux$2048_CMP0)
    CellIFTing $logic_not cell ($procmux$2049_CMP0)
    CellIFTing $eq cell ($procmux$2049_CMP1)
    CellIFTing $mux cell ($procmux$2071)
    CellIFTing $mux cell ($procmux$2092)
    CellIFTing $mux cell ($procmux$2110)
    CellIFTing $mux cell ($procmux$2124)
    CellIFTing $eq cell ($procmux$2130_CMP0)
    CellIFTing $eq cell ($procmux$2131_CMP0)
    CellIFTing $eq cell ($procmux$2132_CMP0)
    CellIFTing $eq cell ($procmux$2133_CMP0)
    CellIFTing $eq cell ($procmux$2134_CMP0)
    CellIFTing $eq cell ($procmux$2135_CMP0)
    CellIFTing $logic_not cell ($procmux$2136_CMP0)
    CellIFTing $reduce_or cell ($reduce_or$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:839$13)
    CellIFTing $mux cell ($ternary$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:907$35)
    CellIFTing \kronos_alu cell (\u_alu)
    CellIFTing $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr cell (\u_csr)
    CellIFTing \kronos_lsu cell (\u_lsu)
CellIFTing module \kronos_core.
New input wire: \timer_interrupt_t0.
New input wire: \software_interrupt_t0.
New input wire: \instr_data_t0.
New input wire: \instr_ack_t0.
New input wire: \external_interrupt_t0.
New input wire: \data_rd_data_t0.
New input wire: \data_ack_t0.
New output wire: \instr_req_t0.
New output wire: \instr_addr_t0.
New output wire: \data_wr_en_t0.
New output wire: \data_wr_data_t0.
New output wire: \data_req_t0.
New output wire: \data_mask_t0.
New output wire: \data_addr_t0.
    CellIFTing $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX cell (\u_ex)
    CellIFTing $paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID cell (\u_id)
    CellIFTing $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF cell (\u_if)
tstpstart_after_cellift_tstpend: 1726662055165.

12. Executing find_fwd_mux_selects pass.
Checking signal \u_ex.\regwr_data.
Precondition satisfied. Feeding into register write signal \regwr_data.
Following output \regwr_data of instance \u_ex.
Checking signal \regwr_data in top module.
Checking signal \u_id.\regwr_data.
Found mux $ternary$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1201$78 with signal \regwr_data at port B.
Checking whether \regrd_rs1 reaches a register read signal.
Checking whether \regrd_rs1 reaches a register read signal.
Signal \regrd_rs1 is an input of instance \u_id.
It is connected to \regrd_rs1.
Adding cell \u_if of type $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF to hierarchy, continuing at \regrd_rs1
Adding cell \u_rf of type \kronos_RF to hierarchy, continuing at \regrd_rs1
Checking signal \u_id.\rs1_data.
Found mux $auto$pmuxtree.cc:65:recursive_mux_generator$3236 with signal \rs1_data at port A.
Checking whether $2\op1[31:0] reaches a register read signal.
Checking whether $2\op1[31:0] reaches a register read signal.
Checking whether \fetch_pc reaches a register read signal.
Signal \fetch_pc is an input of instance \u_id.
It is connected to \fetch_pc.
Adding cell \u_if of type $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF to hierarchy, continuing at \fetch_pc
Checking whether \rs1_data reaches a register read signal.
Checking whether \regrd_rs1 reaches a register read signal.
Signal \regrd_rs1 is an input of instance \u_id.
It is connected to \regrd_rs1.
Adding cell \u_if of type $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF to hierarchy, continuing at \regrd_rs1
Adding cell \u_rf of type \kronos_RF to hierarchy, continuing at \regrd_rs1
Checking whether \regwr_data reaches a register read signal.
Signal \regwr_data is an input of instance \u_id.
It is connected to \regwr_data.
Adding cell \u_ex of type $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX to hierarchy, continuing at \regwr_data
Checking signal \u_id.$auto$rtlil.cc:2496:Mux$3237.
Found mux $auto$pmuxtree.cc:65:recursive_mux_generator$3242 with signal $auto$rtlil.cc:2496:Mux$3237 at port B.
Checking whether $auto$rtlil.cc:2496:Mux$3239 reaches a register read signal.
Checking whether $auto$rtlil.cc:2496:Mux$3239 reaches a register read signal.
Checking whether \fetch_pc reaches a register read signal.
Signal \fetch_pc is an input of instance \u_id.
It is connected to \fetch_pc.
Adding cell \u_if of type $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF to hierarchy, continuing at \fetch_pc
Checking signal \u_id.\op1.
Found mux $procmux$1469 with signal \rs1_data at port B.
Checking whether \fetch_pc reaches a register read signal.
Checking whether \fetch_pc reaches a register read signal.
Signal \fetch_pc is an input of instance \u_id.
It is connected to \fetch_pc.
Adding cell \u_if of type $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF to hierarchy, continuing at \fetch_pc
Checking signal \u_id.$2\op1[31:0].
Found mux $auto$pmuxtree.cc:65:recursive_mux_generator$3236 with signal $2\op1[31:0] at port B.
Checking whether \rs1_data reaches a register read signal.
Checking whether \rs1_data reaches a register read signal.
Checking whether \regrd_rs1 reaches a register read signal.
Signal \regrd_rs1 is an input of instance \u_id.
It is connected to \regrd_rs1.
Adding cell \u_if of type $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF to hierarchy, continuing at \regrd_rs1
Adding cell \u_rf of type \kronos_RF to hierarchy, continuing at \regrd_rs1
Checking whether \regwr_data reaches a register read signal.
Signal \regwr_data is an input of instance \u_id.
It is connected to \regwr_data.
Adding cell \u_ex of type $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX to hierarchy, continuing at \regwr_data
Signal $auto$rtlil.cc:2496:Mux$3237 already visited.
Found mux $procmux$1809 with signal \rs1_data at port B.
Checking whether \fetch_pc reaches a register read signal.
Checking whether \fetch_pc reaches a register read signal.
Signal \fetch_pc is an input of instance \u_id.
It is connected to \fetch_pc.
Adding cell \u_if of type $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF to hierarchy, continuing at \fetch_pc
Checking signal \u_id.\base.
Checking signal \u_agu.\base.
Checking signal \u_branch.\rs1.
Found mux $ternary$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1202$79 with signal \regwr_data at port B.
Checking whether \regrd_rs2 reaches a register read signal.
Checking whether \regrd_rs2 reaches a register read signal.
Signal \regrd_rs2 is an input of instance \u_id.
It is connected to \regrd_rs2.
Adding cell \u_if of type $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF to hierarchy, continuing at \regrd_rs2
Adding cell \u_rf of type \kronos_RF to hierarchy, continuing at \regrd_rs2
Checking signal \u_id.\rs2_data.
Found mux $auto$pmuxtree.cc:65:recursive_mux_generator$3224 with signal \rs2_data at port B.
Checking whether \immediate reaches a register read signal.
Checking whether \immediate reaches a register read signal.
Signal \immediate is an input of instance \u_id.
It is connected to \immediate.
Adding cell \u_if of type $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF to hierarchy, continuing at \immediate
Adding cell \u_rf of type \kronos_RF to hierarchy, continuing at \immediate
Checking signal \u_id.$auto$rtlil.cc:2496:Mux$3225.
Found mux $auto$pmuxtree.cc:65:recursive_mux_generator$3230 with signal $auto$rtlil.cc:2496:Mux$3225 at port B.
Checking whether $auto$rtlil.cc:2496:Mux$3227 reaches a register read signal.
Checking whether $auto$rtlil.cc:2496:Mux$3227 reaches a register read signal.
Checking whether \store_data reaches a register read signal.
Checking whether $auto$rtlil.cc:2496:Mux$3255 reaches a register read signal.
Checking whether \rs2_data reaches a register read signal.
Checking whether \regrd_rs2 reaches a register read signal.
Signal \regrd_rs2 is an input of instance \u_id.
It is connected to \regrd_rs2.
Adding cell \u_if of type $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF to hierarchy, continuing at \regrd_rs2
Adding cell \u_rf of type \kronos_RF to hierarchy, continuing at \regrd_rs2
Checking whether \regwr_data reaches a register read signal.
Signal \regwr_data is an input of instance \u_id.
It is connected to \regwr_data.
Adding cell \u_ex of type $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX to hierarchy, continuing at \regwr_data
Checking whether chunked signal \rs2_data reaches a register read signal.
Checking whether \regrd_rs2 reaches a register read signal.
Signal \regrd_rs2 is an input of instance \u_id.
It is connected to \regrd_rs2.
Adding cell \u_if of type $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF to hierarchy, continuing at \regrd_rs2
Adding cell \u_rf of type \kronos_RF to hierarchy, continuing at \regrd_rs2
Checking whether \regwr_data reaches a register read signal.
Signal \regwr_data is an input of instance \u_id.
It is connected to \regwr_data.
Adding cell \u_ex of type $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX to hierarchy, continuing at \regwr_data
Checking whether $auto$rtlil.cc:2496:Mux$3253 reaches a register read signal.
Checking whether chunked signal \rs2_data reaches a register read signal.
Checking whether \regrd_rs2 reaches a register read signal.
Signal \regrd_rs2 is an input of instance \u_id.
It is connected to \regrd_rs2.
Adding cell \u_if of type $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF to hierarchy, continuing at \regrd_rs2
Adding cell \u_rf of type \kronos_RF to hierarchy, continuing at \regrd_rs2
Checking whether \regwr_data reaches a register read signal.
Signal \regwr_data is an input of instance \u_id.
It is connected to \regwr_data.
Adding cell \u_ex of type $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX to hierarchy, continuing at \regwr_data
Checking whether chunked signal \rs2_data reaches a register read signal.
Checking whether \regrd_rs2 reaches a register read signal.
Signal \regrd_rs2 is an input of instance \u_id.
It is connected to \regrd_rs2.
Adding cell \u_if of type $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF to hierarchy, continuing at \regrd_rs2
Adding cell \u_rf of type \kronos_RF to hierarchy, continuing at \regrd_rs2
Checking whether \regwr_data reaches a register read signal.
Signal \regwr_data is an input of instance \u_id.
It is connected to \regwr_data.
Adding cell \u_ex of type $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX to hierarchy, continuing at \regwr_data
Checking signal \u_id.\op2.
Found mux $auto$pmuxtree.cc:65:recursive_mux_generator$3254 with signal \rs2_data at port A.
Checking whether chunked signal \rs2_data reaches a register read signal.
Checking whether \regrd_rs2 reaches a register read signal.
Signal \regrd_rs2 is an input of instance \u_id.
It is connected to \regrd_rs2.
Adding cell \u_if of type $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF to hierarchy, continuing at \regrd_rs2
Adding cell \u_rf of type \kronos_RF to hierarchy, continuing at \regrd_rs2
Checking whether \regwr_data reaches a register read signal.
Signal \regwr_data is an input of instance \u_id.
It is connected to \regwr_data.
Adding cell \u_ex of type $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX to hierarchy, continuing at \regwr_data
Checking signal \u_id.$auto$rtlil.cc:2496:Mux$3255.
Found mux $auto$pmuxtree.cc:65:recursive_mux_generator$3258 with signal $auto$rtlil.cc:2496:Mux$3255 at port A.
Checking whether $auto$rtlil.cc:2496:Mux$3253 reaches a register read signal.
Checking whether $auto$rtlil.cc:2496:Mux$3253 reaches a register read signal.
Checking whether chunked signal \rs2_data reaches a register read signal.
Checking whether \regrd_rs2 reaches a register read signal.
Signal \regrd_rs2 is an input of instance \u_id.
It is connected to \regrd_rs2.
Adding cell \u_if of type $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF to hierarchy, continuing at \regrd_rs2
Adding cell \u_rf of type \kronos_RF to hierarchy, continuing at \regrd_rs2
Checking whether \regwr_data reaches a register read signal.
Signal \regwr_data is an input of instance \u_id.
It is connected to \regwr_data.
Adding cell \u_ex of type $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX to hierarchy, continuing at \regwr_data
Checking whether chunked signal \rs2_data reaches a register read signal.
Checking whether \regrd_rs2 reaches a register read signal.
Signal \regrd_rs2 is an input of instance \u_id.
It is connected to \regrd_rs2.
Adding cell \u_if of type $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF to hierarchy, continuing at \regrd_rs2
Adding cell \u_rf of type \kronos_RF to hierarchy, continuing at \regrd_rs2
Checking whether \regwr_data reaches a register read signal.
Signal \regwr_data is an input of instance \u_id.
It is connected to \regwr_data.
Adding cell \u_ex of type $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX to hierarchy, continuing at \regwr_data
Checking signal \u_id.\store_data.
Found mux $auto$pmuxtree.cc:65:recursive_mux_generator$3226 with signal \store_data at port B.
Checking signal \u_id.$auto$rtlil.cc:2496:Mux$3227.
Found mux $auto$pmuxtree.cc:65:recursive_mux_generator$3230 with signal $auto$rtlil.cc:2496:Mux$3227 at port A.
Checking whether $auto$rtlil.cc:2496:Mux$3225 reaches a register read signal.
Checking whether $auto$rtlil.cc:2496:Mux$3225 reaches a register read signal.
Checking whether \immediate reaches a register read signal.
Signal \immediate is an input of instance \u_id.
It is connected to \immediate.
Adding cell \u_if of type $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF to hierarchy, continuing at \immediate
Adding cell \u_rf of type \kronos_RF to hierarchy, continuing at \immediate
Checking whether \rs2_data reaches a register read signal.
Checking whether \regrd_rs2 reaches a register read signal.
Signal \regrd_rs2 is an input of instance \u_id.
It is connected to \regrd_rs2.
Adding cell \u_if of type $paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF to hierarchy, continuing at \regrd_rs2
Adding cell \u_rf of type \kronos_RF to hierarchy, continuing at \regrd_rs2
Checking whether \regwr_data reaches a register read signal.
Signal \regwr_data is an input of instance \u_id.
It is connected to \regwr_data.
Adding cell \u_ex of type $paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX to hierarchy, continuing at \regwr_data
Signal \op2 already visited.
Checking signal \u_branch.\rs2.
Checking signal \u_if.\regwr_data.
Checking signal \u_rf.\regwr_data.
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Found mux $procmux$822 with signal \regwr_data at port B.
Checking signal \u_rf.$0$memwr$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1870$192_DATA[31:0]$250.
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Precondition satisfied. Feeding into register read signal \REG[1].
Found mux $procmux$863 with signal \regwr_data at port B.
Checking signal \u_rf.$procmux$863_Y.
Found mux $procmux$865 with signal $procmux$863_Y at port B.
Checking signal \u_rf.$procmux$865_Y.
Found mux $procmux$874 with signal $procmux$865_Y at port A.
Checking whether $procmux$872_Y reaches a register read signal.
Checking whether $procmux$872_Y reaches a register read signal.
Checking whether $procmux$869_Y reaches a register read signal.
Checking whether $memrd$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1853$241_DATA reaches a register read signal.
Checking whether $memory\REG$rdmux[0][0][0]$a$2701 reaches a register read signal.
Checking whether $memory\REG$rdmux[0][1][0]$a$2704 reaches a register read signal.
Checking whether $memory\REG$rdmux[0][2][0]$a$2710 reaches a register read signal.
Checking whether $memory\REG$rdmux[0][3][0]$a$2722 reaches a register read signal.
Checking whether \REG[0] reaches a register read signal.
Checking whether \REG[1] reaches a register read signal.
Found register read signal \REG[1].
FORMAL_ABSTRACT: Mux $procmux$874 with MUX_SELECT=u_if.u_rf.logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1839$233_Y
Found mux $procmux$869 with signal \regwr_data at port B.
Checking whether $memrd$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1853$241_DATA reaches a register read signal.
Checking whether $memrd$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1853$241_DATA reaches a register read signal.
Checking whether $memory\REG$rdmux[0][0][0]$a$2701 reaches a register read signal.
Checking whether $memory\REG$rdmux[0][1][0]$a$2704 reaches a register read signal.
Checking whether $memory\REG$rdmux[0][2][0]$a$2710 reaches a register read signal.
Checking whether $memory\REG$rdmux[0][3][0]$a$2722 reaches a register read signal.
Checking whether \REG[0] reaches a register read signal.
Checking whether \REG[1] reaches a register read signal.
Found register read signal \REG[1].
FORMAL_ABSTRACT: Mux $procmux$869 with MUX_SELECT=u_if.u_rf.logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1850$240_Y
Found mux $procmux$880 with signal \regwr_data at port B.
Checking signal \u_rf.$procmux$880_Y.
Found mux $procmux$882 with signal $procmux$880_Y at port B.
Checking signal \u_rf.$procmux$882_Y.
Found mux $procmux$891 with signal $procmux$882_Y at port A.
Checking whether $procmux$889_Y reaches a register read signal.
Checking whether $procmux$889_Y reaches a register read signal.
Checking whether $procmux$886_Y reaches a register read signal.
Checking whether $memrd$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1847$237_DATA reaches a register read signal.
Checking whether $memory\REG$rdmux[1][0][0]$a$2794 reaches a register read signal.
Checking whether $memory\REG$rdmux[1][1][0]$a$2797 reaches a register read signal.
Checking whether $memory\REG$rdmux[1][2][0]$a$2803 reaches a register read signal.
Checking whether $memory\REG$rdmux[1][3][0]$a$2815 reaches a register read signal.
Checking whether \REG[0] reaches a register read signal.
Checking whether \REG[1] reaches a register read signal.
Found register read signal \REG[1].
FORMAL_ABSTRACT: Mux $procmux$891 with MUX_SELECT=u_if.u_rf.logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1839$233_Y
Found mux $procmux$886 with signal \regwr_data at port B.
Checking whether $memrd$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1847$237_DATA reaches a register read signal.
Checking whether $memrd$\REG$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1847$237_DATA reaches a register read signal.
Checking whether $memory\REG$rdmux[1][0][0]$a$2794 reaches a register read signal.
Checking whether $memory\REG$rdmux[1][1][0]$a$2797 reaches a register read signal.
Checking whether $memory\REG$rdmux[1][2][0]$a$2803 reaches a register read signal.
Checking whether $memory\REG$rdmux[1][3][0]$a$2815 reaches a register read signal.
Checking whether \REG[0] reaches a register read signal.
Checking whether \REG[1] reaches a register read signal.
Found register read signal \REG[1].
FORMAL_ABSTRACT: Mux $procmux$886 with MUX_SELECT=u_if.u_rf.logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1844$236_Y
PRECONDITION_CHECK_EXTERNAL: The following multiplexers were found on the path between forwarding multiplexers and register read signals. To satisfy the preconditions, they must all be forwarding multiplexers! Please check:
\instr_data [20]
\instr_data [21]
\instr_data [22]
\instr_data [23]
\instr_data [24]
$logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1850$240_Y
$eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1848$238_Y
\instr_data [20]
\instr_data [21]
\instr_data [22]
\instr_data [23]
\instr_data [24]
\instr_data [15]
\instr_data [16]
\instr_data [17]
\instr_data [18]
\instr_data [19]
$logic_and$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1844$236_Y
$eq$/data/kceesay/workspace/mucfi/cpus/kronos_pregenerated/cellift/generated/sv2v_out.v:1842$234_Y
\instr_data [15]
\instr_data [16]
\instr_data [17]
\instr_data [18]
\instr_data [19]
tstpstart_after_find_fwd_mux_selects_tstpend: 1726662128279.

End of script. Logfile hash: fa8268a18a, CPU: user 74.20s system 0.04s, MEM: 37.86 MB peak
Yosys 0.29+11 (git sha1 , gcc 12.3.0-1ubuntu1~22.04 -Og -fPIC)
Time spent: 98% 1x find_fwd_mux_selects (73 sec), 0% 14x opt_expr (0 sec), ...
