
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.012376                       # Number of seconds simulated
sim_ticks                                 12375788550                       # Number of ticks simulated
final_tick                               577674220377                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 193231                       # Simulator instruction rate (inst/s)
host_op_rate                                   244936                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 276743                       # Simulator tick rate (ticks/s)
host_mem_usage                               67378852                       # Number of bytes of host memory used
host_seconds                                 44719.50                       # Real time elapsed on the host
sim_insts                                  8641205422                       # Number of instructions simulated
sim_ops                                   10953433308                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       197888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       407680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       407552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       123264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       406784                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       197888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       338048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       187648                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2303232                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36480                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       587392                       # Number of bytes written to this memory
system.physmem.bytes_written::total            587392                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1546                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3185                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3184                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          963                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         3178                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           31                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1546                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2641                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         1466                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 17994                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4589                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4589                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       341312                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     15989931                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       361997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     32941739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       372340                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     32931397                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       424054                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9960093                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       382683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     32869340                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       320626                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     15989931                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       361997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     27315270                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       382683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     15162509                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               186107899                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       341312                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       361997                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       372340                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       424054                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       382683                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       320626                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       361997                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       382683                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2947691                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47462996                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47462996                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47462996                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       341312                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     15989931                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       361997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     32941739                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       372340                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     32931397                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       424054                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9960093                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       382683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     32869340                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       320626                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     15989931                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       361997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     27315270                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       382683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     15162509                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              233570894                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus0.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2182513                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1952437                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       175078                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1459631                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1434594                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          128214                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5238                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     23121750                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12405670                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2182513                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1562808                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2766670                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         575701                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        521940                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1399897                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       171533                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     26810047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.517569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.755987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        24043377     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          425778      1.59%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          210669      0.79%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          420375      1.57%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          131254      0.49%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          389547      1.45%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           60276      0.22%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           96768      0.36%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1032003      3.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     26810047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073539                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.418007                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        22910614                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       738723                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2761022                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2238                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        397446                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       202960                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2211                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      13851243                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         5110                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        397446                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        22935382                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         451527                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       211202                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2737060                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        77426                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      13831049                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         10578                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        58691                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     18100822                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     62642389                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     62642389                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14646429                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3454366                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1833                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          933                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           180673                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2518101                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       398427                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         3311                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        90409                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          13759001                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1840                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12870716                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         8354                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      2506167                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      5158025                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     26810047                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.480071                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.091638                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     21168863     78.96%     78.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1753594      6.54%     85.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1912561      7.13%     92.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1102157      4.11%     96.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       561075      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       140074      0.52%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       164497      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         3931      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         3295      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     26810047                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          21087     57.21%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8579     23.28%     80.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7191     19.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10078990     78.31%     78.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        99370      0.77%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          901      0.01%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2296485     17.84%     96.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       394970      3.07%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12870716                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.433676                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              36857                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002864                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     52596688                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16267051                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12541459                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12907573                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         9608                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       515142                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10119                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        397446                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         363735                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9382                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     13760855                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1800                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2518101                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       398427                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          932                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4504                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          190                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       117619                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        67635                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       185254                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12708286                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2264115                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       162428                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   14                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2659051                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1933730                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            394936                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.428203                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12544366                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12541459                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7596435                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         16448461                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.422582                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.461833                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11236445                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2524895                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1818                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       173802                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     26412601                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.425420                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.295366                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     22237742     84.19%     84.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1633126      6.18%     90.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      1056652      4.00%     94.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       330893      1.25%     95.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       555509      2.10%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       105897      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        67546      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        61349      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       363887      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     26412601                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11236445                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2391264                       # Number of memory references committed
system.switch_cpus0.commit.loads              2002956                       # Number of loads committed
system.switch_cpus0.commit.membars                907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1725938                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9812681                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       138175                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       363887                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            39810015                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           27920478                       # The number of ROB writes
system.switch_cpus0.timesIdled                 517795                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2868104                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11236445                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.967815                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.967815                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.336948                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.336948                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59102208                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       16319118                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       14745349                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1816                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus1.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2205030                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1989383                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       117552                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       827694                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          785809                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          121446                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         5270                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     23350775                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              13861427                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2205030                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       907255                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2739369                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         369687                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1557227                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1341948                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       117899                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     27896593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.582915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.901093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        25157224     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           96829      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          199566      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           84037      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          455293      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          405242      1.45%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           78303      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          164721      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1255378      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     27896593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074298                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.467058                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        23187065                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1722700                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2729202                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         8644                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        248977                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       193659                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          246                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      16251214                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1452                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        248977                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        23213882                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1514638                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       122129                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2713138                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        83824                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      16241056                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         37882                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        29649                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          656                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     19073547                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     76485453                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     76485453                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16883558                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2189985                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         1893                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          960                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           205440                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      3830216                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      1936275                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        17880                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        94047                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          16207093                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1899                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15571333                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         8985                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1268503                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3047525                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     27896593                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.558180                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.353140                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     22338858     80.08%     80.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1677462      6.01%     86.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1370512      4.91%     91.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       591316      2.12%     93.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       744602      2.67%     95.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       714919      2.56%     98.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       406656      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        32184      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        20084      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     27896593                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          39276     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        303456     86.33%     97.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         8788      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      9770536     62.75%     62.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       135877      0.87%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          930      0.01%     63.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      3732653     23.97%     87.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      1931337     12.40%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15571333                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.524673                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             351520                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022575                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     59399764                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     17477919                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15437005                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15922853                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        27893                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       150819                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          425                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        12688                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         1373                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        248977                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1461986                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        23672                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     16209011                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          162                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      3830216                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      1936275                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          961                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         15585                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          425                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        67633                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        69937                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       137570                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15461133                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      3720070                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       110200                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   19                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             5651180                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2026044                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           1931110                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.520960                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15437544                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15437005                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8338636                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         16441494                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.520147                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.507170                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     12533914                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     14728572                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1482308                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1879                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       119912                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     27647616                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.532725                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.354632                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     22296925     80.65%     80.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1959867      7.09%     87.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       916466      3.31%     91.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       904831      3.27%     94.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       246886      0.89%     95.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1044247      3.78%     98.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        78718      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        57215      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       142461      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     27647616                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     12533914                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      14728572                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               5602983                       # Number of memory references committed
system.switch_cpus1.commit.loads              3679397                       # Number of loads committed
system.switch_cpus1.commit.membars                938                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1945200                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         13096773                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       142544                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       142461                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            43715996                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           32670773                       # The number of ROB writes
system.switch_cpus1.timesIdled                 508805                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1781558                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           12533914                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             14728572                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     12533914                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.367828                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.367828                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.422328                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.422328                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        76431523                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       17932303                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19346835                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1876                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus2.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2211122                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1994803                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       117862                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       834553                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          787865                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          122084                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         5233                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     23421148                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              13898214                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2211122                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       909949                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2747162                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         370225                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1514121                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1345928                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       118290                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     27931891                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.583813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.902422                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        25184729     90.16%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           97031      0.35%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          200306      0.72%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           84577      0.30%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          456372      1.63%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          406408      1.45%     94.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           78268      0.28%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          165095      0.59%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1259105      4.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     27931891                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.074503                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.468298                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        23260053                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      1676971                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2736994                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         8651                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        249217                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       194285                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          243                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      16297092                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1472                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        249217                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        23286946                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1470898                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       120900                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2720878                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        83047                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      16286974                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         37163                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        29672                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          399                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     19130658                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     76701209                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     76701209                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16939478                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2191174                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1895                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          961                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           204967                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      3839987                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1941040                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        17831                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        95448                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          16253030                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1901                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15617855                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         9025                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1269327                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3047123                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     27931891                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.559141                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.354293                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     22360033     80.05%     80.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1679860      6.01%     86.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1373505      4.92%     90.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       593916      2.13%     93.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       746961      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       716806      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       408512      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        32093      0.11%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        20205      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     27931891                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          39496     11.19%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        304482     86.30%     97.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         8826      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      9802450     62.76%     62.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       136322      0.87%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          934      0.01%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      3741916     23.96%     87.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      1936233     12.40%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15617855                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.526241                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             352804                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022590                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     59529430                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     17524682                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15482489                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15970659                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        27992                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       151325                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          426                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        12487                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         1375                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        249217                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1419407                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        23479                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     16254949                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          176                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      3839987                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1941040                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          961                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         15493                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           11                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          426                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        67971                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        70162                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       138133                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15506731                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      3729319                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       111124                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   18                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             5665333                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2032405                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           1936014                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.522497                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15483020                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15482489                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8363142                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         16493106                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.521680                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.507069                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     12572406                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     14774472                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1482247                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1883                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       120213                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     27682674                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.533708                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.355749                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     22315703     80.61%     80.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1965580      7.10%     87.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       919423      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       907565      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       247462      0.89%     95.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1047478      3.78%     98.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        79037      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        57517      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       142909      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     27682674                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     12572406                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      14774472                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               5617207                       # Number of memory references committed
system.switch_cpus2.commit.loads              3688659                       # Number of loads committed
system.switch_cpus2.commit.membars                940                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1951483                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         13137717                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       143146                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       142909                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            43796445                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           32762694                       # The number of ROB writes
system.switch_cpus2.timesIdled                 510497                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1746260                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           12572406                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             14774472                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     12572406                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.360578                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.360578                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.423625                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.423625                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        76649975                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       17988158                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19397031                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1880                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus3.numCycles                29678150                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2414996                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1976597                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       237719                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       991976                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          947352                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          248570                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        10810                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     23218330                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              13503425                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2414996                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1195922                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2817463                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         650598                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        613744                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1422711                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       237819                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     27059371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.612850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.955347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        24241908     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          131744      0.49%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          208269      0.77%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          281845      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          290275      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          245964      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          136031      0.50%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          204269      0.75%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1319066      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     27059371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081373                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.454996                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        22982500                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       851934                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2812141                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         3248                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        409547                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       396812                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      16568241                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1540                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        409547                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        23045637                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         166348                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       540905                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2752831                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       144100                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      16560884                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           36                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         20783                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        62145                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     23112052                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     77039081                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     77039081                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     19992051                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3120001                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4034                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2068                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           429427                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1551685                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       838861                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        10035                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       224641                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          16537930                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4047                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15691198                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         2276                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1855932                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4451728                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           87                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     27059371                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579880                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269920                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     20401326     75.39%     75.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2751230     10.17%     85.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1390911      5.14%     90.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      1037605      3.83%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       815001      3.01%     97.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       332191      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       207923      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       108638      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        14546      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     27059371                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3094     11.67%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         10061     37.96%     49.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        13349     50.37%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     13196565     84.10%     84.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       234617      1.50%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1964      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1421806      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       836246      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15691198                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.528712                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              26504                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001689                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     58470547                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     18397982                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15453091                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15717702                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        31885                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       253143                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           78                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12864                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        409547                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         131934                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        13891                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     16542001                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         7186                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1551685                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       838861                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2070                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         11781                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           78                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       137526                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       134680                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       272206                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15472800                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1337637                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       218398                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2173811                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2198796                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            836174                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.521353                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15453230                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15453091                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8874663                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         23910714                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.520689                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371158                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     11654202                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     14339992                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2202027                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       240471                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     26649824                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.538090                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.383907                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     20749472     77.86%     77.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2932771     11.00%     88.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      1100538      4.13%     92.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       524675      1.97%     94.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       452714      1.70%     96.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       253973      0.95%     97.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       216661      0.81%     98.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       100727      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       318293      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     26649824                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     11654202                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      14339992                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2124539                       # Number of memory references committed
system.switch_cpus3.commit.loads              1298542                       # Number of loads committed
system.switch_cpus3.commit.membars               1976                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           2067911                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         12920015                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       295252                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       318293                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            42873472                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           33493608                       # The number of ROB writes
system.switch_cpus3.timesIdled                 353580                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2618779                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           11654202                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             14339992                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     11654202                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.546562                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.546562                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.392686                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.392686                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        69630924                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       21530624                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       15357402                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3956                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus4.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2205394                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1989800                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       117726                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       844997                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          785990                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          121577                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         5240                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     23360254                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              13863163                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2205394                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       907567                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2740252                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         370222                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       1542191                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1342509                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       118100                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     27892284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.583161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.901451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        25152032     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           96981      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          199651      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           84043      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          455526      1.63%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          405409      1.45%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           78353      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          164288      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1256001      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     27892284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.074310                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.467117                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        23198055                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      1706129                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2730124                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         8628                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        249343                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       193631                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          244                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      16255722                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1472                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        249343                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        23224801                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1495767                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       125696                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2714185                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        82487                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      16245559                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         36918                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        29396                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents          510                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands     19079971                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     76506993                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     76506993                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     16886647                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2193324                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1896                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          964                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           204081                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      3831625                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      1936450                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        17677                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        94498                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          16211082                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1903                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         15574639                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         9092                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1270858                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3054118                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     27892284                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.558385                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.353576                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     22335685     80.08%     80.08% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1676173      6.01%     86.09% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1369106      4.91%     91.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       591485      2.12%     93.12% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       745110      2.67%     95.79% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       715408      2.56%     98.35% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       407005      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        32207      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        20105      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     27892284                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          39389     11.19%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        303742     86.31%     97.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         8783      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      9773130     62.75%     62.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       135808      0.87%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          931      0.01%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      3733276     23.97%     87.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      1931494     12.40%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      15574639                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.524785                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             351914                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022595                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     59402568                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     17484263                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     15439559                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      15926553                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        27464                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       152016                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          423                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        12733                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         1375                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        249343                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1444073                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        23555                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     16213006                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          189                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      3831625                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      1936450                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          965                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         15536                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          423                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        67804                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        70151                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       137955                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     15463773                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      3720428                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       110866                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             5651677                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         2026343                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           1931249                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.521049                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              15440087                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             15439559                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8340075                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         16444564                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520233                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.507163                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     12535715                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     14730792                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1484049                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1879                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       120088                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     27642941                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.532895                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.354855                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     22292142     80.64%     80.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1959407      7.09%     87.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       916695      3.32%     91.05% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       904574      3.27%     94.32% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       246707      0.89%     95.21% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1044891      3.78%     98.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        78940      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        57330      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       142255      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     27642941                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     12535715                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      14730792                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               5603326                       # Number of memory references committed
system.switch_cpus4.commit.loads              3679609                       # Number of loads committed
system.switch_cpus4.commit.membars                938                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1945532                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         13098753                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       142584                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       142255                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            43715488                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           32679051                       # The number of ROB writes
system.switch_cpus4.timesIdled                 509329                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1785867                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           12535715                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             14730792                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     12535715                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.367488                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.367488                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.422389                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.422389                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        76442607                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       17935662                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       19348898                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1876                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus5.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2186033                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1955685                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       175120                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      1461868                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         1436802                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          128412                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         5290                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     23150874                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              12423895                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2186033                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1565214                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2770834                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         575933                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        522214                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines          1401622                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       171569                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     26843794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.517620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.755976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        24072960     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          426300      1.59%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          211400      0.79%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          421255      1.57%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          130928      0.49%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          390535      1.45%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           60486      0.23%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           96710      0.36%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1033220      3.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     26843794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.073658                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.418621                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        22938909                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       739821                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2765194                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         2240                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        397626                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       203210                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred         2216                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      13870185                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         5123                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        397626                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        22963666                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         448084                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       215345                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2741237                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        77832                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      13850188                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         10483                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        59186                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     18127366                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     62727313                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     62727313                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     14670679                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3456651                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1835                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          934                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           180835                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      2521471                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       399082                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         3599                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        90829                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          13778645                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1840                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         12891258                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         8348                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2506096                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      5152089                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     26843794                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.480232                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.091749                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     21193862     78.95%     78.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1754742      6.54%     85.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1917466      7.14%     92.63% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      1104524      4.11%     96.75% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       560725      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       140182      0.52%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       165126      0.62%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         3890      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         3277      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     26843794                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          21176     57.35%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          8549     23.15%     80.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         7197     19.49%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     10094602     78.31%     78.31% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        99468      0.77%     79.08% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.08% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          902      0.01%     79.08% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      2300697     17.85%     96.93% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       395589      3.07%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      12891258                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.434369                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              36922                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002864                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     52671578                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     16286627                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     12562743                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      12928180                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        10357                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       514439                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        10263                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        397626                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         359796                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         9359                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     13780500                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1771                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      2521471                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       399082                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          932                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          4506                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents          182                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       117669                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        67842                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       185511                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     12729440                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      2268619                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       161816                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2664168                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1937346                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            395549                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.428916                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              12565633                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             12562743                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7610089                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         16472168                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.423299                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.461997                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10017593                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     11255685                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2525285                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1818                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       173840                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     26446168                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.425607                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.295917                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     22265605     84.19%     84.19% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1634638      6.18%     90.37% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      1058328      4.00%     94.37% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       331519      1.25%     95.63% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       556304      2.10%     97.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       105784      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        67567      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        61088      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       365335      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     26446168                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10017593                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      11255685                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2395843                       # Number of memory references committed
system.switch_cpus5.commit.loads              2007024                       # Number of loads committed
system.switch_cpus5.commit.membars                907                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1728991                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          9829297                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       138371                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       365335                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            39861764                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           27959932                       # The number of ROB writes
system.switch_cpus5.timesIdled                 518548                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2834357                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10017593                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             11255685                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10017593                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.962603                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.962603                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.337541                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.337541                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        59202941                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       16347172                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       14768637                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1816                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus6.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2294792                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1876638                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       226880                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       968490                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          905155                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          235589                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        10076                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     22298089                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              13014566                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2294792                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1140744                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2727090                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         656424                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        629659                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines          1372688                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       228271                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     26079439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.609923                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.958555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        23352349     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          147248      0.56%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          233079      0.89%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          370897      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          154764      0.59%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          174068      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          182346      0.70%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          120612      0.46%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1344076      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     26079439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.077323                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.438523                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        22095444                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       834357                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2718418                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         6916                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        424302                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       376073                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      15893881                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1664                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        424302                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        22127718                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         231058                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       509665                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2693321                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        93373                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      15882637                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents         2097                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         26918                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        35302                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         3525                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     22048679                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     73878509                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     73878509                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     18817538                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3231135                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         4075                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2255                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           287598                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1516982                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       814481                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        24151                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       184922                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          15860268                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         4088                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         15014453                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        19203                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      2003554                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4464920                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          416                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     26079439                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.575720                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.267956                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     19745541     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2543549      9.75%     85.47% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1390964      5.33%     90.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       947617      3.63%     94.43% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       884673      3.39%     97.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       255209      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       198098      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        67504      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        46284      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     26079439                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3477     12.59%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         10580     38.32%     50.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        13551     49.08%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     12577754     83.77%     83.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       236679      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1819      0.01%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1388932      9.25%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       809269      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      15014453                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.505909                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              27608                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001839                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     56155156                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     17868111                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     14771003                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      15042061                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        45081                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       275004                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          208                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        25092                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          962                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        424302                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         154320                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        13411                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     15864384                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          687                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1516982                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       814481                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2255                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          9802                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          208                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       132246                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       129428                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       261674                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     14799437                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1306440                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       215016                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2115321                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         2083092                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            808881                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.498664                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              14771228                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             14771003                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8635649                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         22557204                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.497706                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382833                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     11053176                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     13548310                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2316126                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3672                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       231427                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     25655137                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.528093                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.380732                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     20152329     78.55%     78.55% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2666076     10.39%     88.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      1038417      4.05%     92.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       557799      2.17%     95.16% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       418687      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       233413      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       144230      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       128678      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       315508      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     25655137                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     11053176                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      13548310                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               2031364                       # Number of memory references committed
system.switch_cpus6.commit.loads              1241975                       # Number of loads committed
system.switch_cpus6.commit.membars               1832                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1944699                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         12208127                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       275218                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       315508                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            41203987                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           32153217                       # The number of ROB writes
system.switch_cpus6.timesIdled                 362042                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                3598712                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           11053176                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             13548310                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     11053176                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.685034                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.685034                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.372435                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.372435                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        66737530                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       20477113                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       14823706                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3668                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2345527                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1923160                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       232320                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       956974                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          912414                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          240267                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        10304                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     22397461                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              13340301                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2345527                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1152681                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2932859                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         661518                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       1150061                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1382493                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       230769                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     26905804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.606474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.954182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        23972945     89.10%     89.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          317824      1.18%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          367921      1.37%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          201508      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          230466      0.86%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          127337      0.47%     93.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           86972      0.32%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          227550      0.85%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1373281      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     26905804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.079032                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.449499                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        22215259                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      1336055                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2907966                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        23463                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        423057                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       380889                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred         2366                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      16288625                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        12014                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        423057                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        22251244                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         406528                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       830591                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2896607                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        97773                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      16278441                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         23448                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        46173                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     22627970                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     75794011                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     75794011                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     19269460                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3358464                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         4183                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         2301                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           267268                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1556310                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       845042                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        21868                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       188333                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          16250490                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         4193                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         15343348                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        21943                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      2061942                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4779693                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          406                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     26905804                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.570262                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.261342                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     20445285     75.99%     75.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2594368      9.64%     85.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1396891      5.19%     90.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       969315      3.60%     94.43% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       844858      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       431663      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       105235      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        67416      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        50773      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     26905804                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3843     11.49%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         14716     43.99%     55.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        14894     44.52%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     12844242     83.71%     83.71% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       239711      1.56%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1877      0.01%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1418485      9.24%     94.53% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       839033      5.47%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      15343348                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.516991                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              33453                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002180                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     57647894                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     18316794                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     15082496                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      15376801                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        37592                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       279883                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           89                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          172                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        19479                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          938                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked          185                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        423057                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         352372                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        15560                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     16254710                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         5667                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1556310                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       845042                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         2302                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         11044                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          172                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       133570                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       131362                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       264932                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     15111766                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1330392                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       231580                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   27                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2169161                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         2114257                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            838769                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.509188                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              15082768                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             15082496                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8965083                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         23494528                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.508202                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381582                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     11314714                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     13881945                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2372897                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3787                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       233433                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     26482747                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.524188                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.342407                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     20811515     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2630172      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      1103101      4.17%     92.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       660598      2.49%     95.18% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       458510      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       296108      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       154503      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       123741      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       244499      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     26482747                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     11314714                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      13881945                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               2101988                       # Number of memory references committed
system.switch_cpus7.commit.loads              1276427                       # Number of loads committed
system.switch_cpus7.commit.membars               1890                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1987036                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         12514830                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       282417                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       244499                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            42493012                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           32932787                       # The number of ROB writes
system.switch_cpus7.timesIdled                 345390                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2772347                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           11314714                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             13881945                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     11314714                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.622970                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.622970                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.381247                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.381247                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        68155724                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       20940275                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       15193685                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3782                       # number of misc regfile writes
system.l20.replacements                          1579                       # number of replacements
system.l20.tagsinuse                      4095.804496                       # Cycle average of tags in use
system.l20.total_refs                          209701                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5675                       # Sample count of references to valid blocks.
system.l20.avg_refs                         36.951718                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           51.747177                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    25.486172                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   820.494851                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3198.076297                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012634                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.006222                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.200316                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.780780                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999952                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4475                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4476                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             822                       # number of Writeback hits
system.l20.Writeback_hits::total                  822                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            9                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4484                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4485                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4484                       # number of overall hits
system.l20.overall_hits::total                   4485                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           33                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1546                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1579                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           33                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1546                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1579                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           33                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1546                       # number of overall misses
system.l20.overall_misses::total                 1579                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     19021026                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    703609463                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      722630489                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     19021026                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    703609463                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       722630489                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     19021026                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    703609463                       # number of overall miss cycles
system.l20.overall_miss_latency::total      722630489                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           34                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         6021                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               6055                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          822                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              822                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            9                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           34                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         6030                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                6064                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           34                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         6030                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               6064                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.256768                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.260776                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.256385                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.260389                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.256385                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.260389                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 576394.727273                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 455116.082147                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 457650.721343                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 576394.727273                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 455116.082147                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 457650.721343                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 576394.727273                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 455116.082147                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 457650.721343                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 229                       # number of writebacks
system.l20.writebacks::total                      229                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           33                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1546                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1579                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           33                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1546                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1579                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           33                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1546                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1579                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     16651090                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    592539154                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    609190244                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     16651090                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    592539154                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    609190244                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     16651090                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    592539154                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    609190244                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.256768                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.260776                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.256385                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.260389                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.256385                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.260389                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 504578.484848                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 383272.415265                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 385807.627612                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 504578.484848                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 383272.415265                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 385807.627612                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 504578.484848                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 383272.415265                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 385807.627612                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3220                       # number of replacements
system.l21.tagsinuse                      4095.902673                       # Cycle average of tags in use
system.l21.total_refs                          353944                       # Total number of references to valid blocks.
system.l21.sampled_refs                          7316                       # Sample count of references to valid blocks.
system.l21.avg_refs                         48.379442                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           13.668805                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    26.409385                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1524.827935                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          2530.996548                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.003337                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.006448                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.372272                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.617919                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999976                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         5828                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   5829                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2434                       # number of Writeback hits
system.l21.Writeback_hits::total                 2434                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            9                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         5837                       # number of demand (read+write) hits
system.l21.demand_hits::total                    5838                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         5837                       # number of overall hits
system.l21.overall_hits::total                   5838                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3185                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3220                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3185                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3220                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3185                       # number of overall misses
system.l21.overall_misses::total                 3220                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     34314379                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1715496247                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1749810626                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     34314379                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1715496247                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1749810626                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     34314379                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1715496247                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1749810626                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           36                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         9013                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               9049                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2434                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2434                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            9                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           36                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         9022                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                9058                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           36                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         9022                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               9058                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.353378                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.355840                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.353026                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.355487                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.353026                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.355487                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 980410.828571                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 538617.345997                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 543419.449068                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 980410.828571                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 538617.345997                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 543419.449068                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 980410.828571                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 538617.345997                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 543419.449068                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 711                       # number of writebacks
system.l21.writebacks::total                      711                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3185                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3220                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3185                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3220                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3185                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3220                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     31800515                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1486646996                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1518447511                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     31800515                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1486646996                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1518447511                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     31800515                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1486646996                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1518447511                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.353378                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.355840                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.353026                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.355487                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.353026                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.355487                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 908586.142857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 466765.147881                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 471567.550000                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 908586.142857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 466765.147881                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 471567.550000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 908586.142857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 466765.147881                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 471567.550000                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3220                       # number of replacements
system.l22.tagsinuse                      4095.909120                       # Cycle average of tags in use
system.l22.total_refs                          353974                       # Total number of references to valid blocks.
system.l22.sampled_refs                          7316                       # Sample count of references to valid blocks.
system.l22.avg_refs                         48.383543                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           13.829326                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    27.166892                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1525.162640                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          2529.750263                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.003376                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.006633                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.372354                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.617615                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         5853                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   5854                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            2439                       # number of Writeback hits
system.l22.Writeback_hits::total                 2439                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            9                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         5862                       # number of demand (read+write) hits
system.l22.demand_hits::total                    5863                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         5862                       # number of overall hits
system.l22.overall_hits::total                   5863                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3184                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3220                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3184                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3220                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3184                       # number of overall misses
system.l22.overall_misses::total                 3220                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     41805294                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1646279703                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1688084997                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     41805294                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1646279703                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1688084997                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     41805294                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1646279703                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1688084997                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         9037                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               9074                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         2439                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             2439                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            9                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         9046                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                9083                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         9046                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               9083                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.352329                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.354860                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.351979                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.354508                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.351979                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.354508                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1161258.166667                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 517047.645415                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 524249.999068                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1161258.166667                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 517047.645415                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 524249.999068                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1161258.166667                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 517047.645415                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 524249.999068                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 711                       # number of writebacks
system.l22.writebacks::total                      711                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3184                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3220                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3184                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3220                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3184                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3220                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     39219344                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1417577749                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1456797093                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     39219344                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1417577749                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1456797093                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     39219344                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1417577749                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1456797093                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.352329                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.354860                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.351979                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.354508                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.351979                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.354508                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1089426.222222                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 445219.142274                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 452421.457453                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1089426.222222                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 445219.142274                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 452421.457453                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1089426.222222                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 445219.142274                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 452421.457453                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1004                       # number of replacements
system.l23.tagsinuse                      4095.290879                       # Cycle average of tags in use
system.l23.total_refs                          286692                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5098                       # Sample count of references to valid blocks.
system.l23.avg_refs                         56.236171                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           78.222745                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    31.167469                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   482.415689                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3503.484975                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019097                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.007609                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.117777                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.855343                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999827                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3634                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3636                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1121                       # number of Writeback hits
system.l23.Writeback_hits::total                 1121                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           18                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3652                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3654                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3652                       # number of overall hits
system.l23.overall_hits::total                   3654                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          964                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1005                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          964                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1005                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          964                       # number of overall misses
system.l23.overall_misses::total                 1005                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     30432159                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    440920689                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      471352848                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     30432159                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    440920689                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       471352848                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     30432159                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    440920689                       # number of overall miss cycles
system.l23.overall_miss_latency::total      471352848                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4598                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4641                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1121                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1121                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4616                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4659                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4616                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4659                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.209656                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.216548                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.208839                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.215712                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.208839                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.215712                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 742247.780488                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 457386.606846                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 469007.808955                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 742247.780488                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 457386.606846                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 469007.808955                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 742247.780488                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 457386.606846                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 469007.808955                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 534                       # number of writebacks
system.l23.writebacks::total                      534                       # number of writebacks
system.l23.ReadReq_mshr_hits::switch_cpus3.data            1                       # number of ReadReq MSHR hits
system.l23.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l23.demand_mshr_hits::switch_cpus3.data            1                       # number of demand (read+write) MSHR hits
system.l23.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l23.overall_mshr_hits::switch_cpus3.data            1                       # number of overall MSHR hits
system.l23.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          963                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1004                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          963                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1004                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          963                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1004                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     27487796                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    371070568                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    398558364                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     27487796                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    371070568                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    398558364                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     27487796                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    371070568                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    398558364                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.209439                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.216333                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.208622                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.215497                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.208622                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.215497                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 670434.048780                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 385327.692627                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 396970.482072                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 670434.048780                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 385327.692627                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 396970.482072                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 670434.048780                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 385327.692627                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 396970.482072                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          3215                       # number of replacements
system.l24.tagsinuse                      4095.906239                       # Cycle average of tags in use
system.l24.total_refs                          353935                       # Total number of references to valid blocks.
system.l24.sampled_refs                          7311                       # Sample count of references to valid blocks.
system.l24.avg_refs                         48.411298                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           13.872221                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    25.553651                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  1523.634686                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          2532.845680                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.003387                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.006239                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.371981                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.618371                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999977                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         5823                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   5824                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            2430                       # number of Writeback hits
system.l24.Writeback_hits::total                 2430                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            9                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         5832                       # number of demand (read+write) hits
system.l24.demand_hits::total                    5833                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         5832                       # number of overall hits
system.l24.overall_hits::total                   5833                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         3178                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 3215                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         3178                       # number of demand (read+write) misses
system.l24.demand_misses::total                  3215                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         3178                       # number of overall misses
system.l24.overall_misses::total                 3215                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     33106913                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   1704459674                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     1737566587                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     33106913                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   1704459674                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      1737566587                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     33106913                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   1704459674                       # number of overall miss cycles
system.l24.overall_miss_latency::total     1737566587                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           38                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         9001                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               9039                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         2430                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             2430                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            9                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           38                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         9010                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                9048                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           38                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         9010                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               9048                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.353072                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.355681                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.352719                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.355327                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.352719                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.355327                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 894781.432432                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 536330.923222                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 540456.170140                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 894781.432432                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 536330.923222                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 540456.170140                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 894781.432432                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 536330.923222                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 540456.170140                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 712                       # number of writebacks
system.l24.writebacks::total                      712                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         3178                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            3215                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         3178                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             3215                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         3178                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            3215                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     30450313                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   1476183685                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   1506633998                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     30450313                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   1476183685                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   1506633998                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     30450313                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   1476183685                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   1506633998                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.353072                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.355681                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.352719                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.355327                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.352719                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.355327                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 822981.432432                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 464500.844871                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 468626.437947                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 822981.432432                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 464500.844871                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 468626.437947                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 822981.432432                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 464500.844871                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 468626.437947                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          1577                       # number of replacements
system.l25.tagsinuse                      4095.809545                       # Cycle average of tags in use
system.l25.total_refs                          209716                       # Total number of references to valid blocks.
system.l25.sampled_refs                          5673                       # Sample count of references to valid blocks.
system.l25.avg_refs                         36.967389                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           51.752587                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    24.891452                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   822.760100                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3196.405406                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.012635                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.006077                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.200869                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.780372                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999954                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         4488                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   4489                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             824                       # number of Writeback hits
system.l25.Writeback_hits::total                  824                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            9                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         4497                       # number of demand (read+write) hits
system.l25.demand_hits::total                    4498                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         4497                       # number of overall hits
system.l25.overall_hits::total                   4498                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           31                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         1546                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 1577                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           31                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         1546                       # number of demand (read+write) misses
system.l25.demand_misses::total                  1577                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           31                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         1546                       # number of overall misses
system.l25.overall_misses::total                 1577                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     17295220                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    688245843                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      705541063                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     17295220                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    688245843                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       705541063                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     17295220                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    688245843                       # number of overall miss cycles
system.l25.overall_miss_latency::total      705541063                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           32                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         6034                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               6066                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          824                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              824                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            9                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           32                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         6043                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                6075                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           32                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         6043                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               6075                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.968750                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.256215                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.259974                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.968750                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.255833                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.259588                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.968750                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.255833                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.259588                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 557910.322581                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 445178.423674                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 447394.459734                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 557910.322581                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 445178.423674                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 447394.459734                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 557910.322581                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 445178.423674                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 447394.459734                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 229                       # number of writebacks
system.l25.writebacks::total                      229                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           31                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         1546                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            1577                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           31                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         1546                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             1577                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           31                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         1546                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            1577                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     15069420                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    577182461                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    592251881                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     15069420                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    577182461                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    592251881                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     15069420                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    577182461                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    592251881                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.968750                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.256215                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.259974                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.968750                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.255833                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.259588                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.968750                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.255833                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.259588                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 486110.322581                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 373339.237387                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 375556.043754                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 486110.322581                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 373339.237387                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 375556.043754                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 486110.322581                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 373339.237387                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 375556.043754                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          2677                       # number of replacements
system.l26.tagsinuse                      4095.526485                       # Cycle average of tags in use
system.l26.total_refs                          317813                       # Total number of references to valid blocks.
system.l26.sampled_refs                          6773                       # Sample count of references to valid blocks.
system.l26.avg_refs                         46.923520                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           36.877753                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    26.767880                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   973.433071                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3058.447781                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.009003                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.006535                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.237655                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.746691                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999884                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         5392                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   5393                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            1575                       # number of Writeback hits
system.l26.Writeback_hits::total                 1575                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           18                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         5410                       # number of demand (read+write) hits
system.l26.demand_hits::total                    5411                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         5410                       # number of overall hits
system.l26.overall_hits::total                   5411                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         2641                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 2676                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         2641                       # number of demand (read+write) misses
system.l26.demand_misses::total                  2676                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         2641                       # number of overall misses
system.l26.overall_misses::total                 2676                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     29437273                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   1374600214                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     1404037487                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     29437273                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   1374600214                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      1404037487                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     29437273                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   1374600214                       # number of overall miss cycles
system.l26.overall_miss_latency::total     1404037487                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           36                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         8033                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               8069                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         1575                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             1575                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           18                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         8051                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                8087                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         8051                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               8087                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.328769                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.331640                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.328034                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.330901                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.328034                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.330901                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 841064.942857                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 520484.745930                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 524677.685725                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 841064.942857                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 520484.745930                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 524677.685725                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 841064.942857                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 520484.745930                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 524677.685725                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 508                       # number of writebacks
system.l26.writebacks::total                      508                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         2641                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            2676                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         2641                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             2676                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         2641                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            2676                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     26922250                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   1184857164                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   1211779414                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     26922250                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   1184857164                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   1211779414                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     26922250                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   1184857164                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   1211779414                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.328769                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.331640                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.328034                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.330901                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.328034                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.330901                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 769207.142857                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 448639.592579                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 452832.366966                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 769207.142857                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 448639.592579                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 452832.366966                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 769207.142857                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 448639.592579                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 452832.366966                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          1504                       # number of replacements
system.l27.tagsinuse                      4095.452171                       # Cycle average of tags in use
system.l27.total_refs                          371063                       # Total number of references to valid blocks.
system.l27.sampled_refs                          5597                       # Sample count of references to valid blocks.
system.l27.avg_refs                         66.296766                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          146.834576                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    29.781945                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   705.209905                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3213.625745                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.035848                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.007271                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.172170                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.784577                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999866                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         4685                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   4686                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            2646                       # number of Writeback hits
system.l27.Writeback_hits::total                 2646                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           18                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         4703                       # number of demand (read+write) hits
system.l27.demand_hits::total                    4704                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         4703                       # number of overall hits
system.l27.overall_hits::total                   4704                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         1466                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 1503                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         1466                       # number of demand (read+write) misses
system.l27.demand_misses::total                  1503                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         1466                       # number of overall misses
system.l27.overall_misses::total                 1503                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     30770828                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    741267831                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      772038659                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     30770828                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    741267831                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       772038659                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     30770828                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    741267831                       # number of overall miss cycles
system.l27.overall_miss_latency::total      772038659                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         6151                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               6189                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         2646                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             2646                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           18                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         6169                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                6207                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         6169                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               6207                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.238335                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.242850                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.237640                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.242146                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.237640                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.242146                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst       831644                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 505639.721010                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 513665.109115                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst       831644                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 505639.721010                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 513665.109115                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst       831644                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 505639.721010                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 513665.109115                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 955                       # number of writebacks
system.l27.writebacks::total                      955                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         1466                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            1503                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         1466                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             1503                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         1466                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            1503                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     28114228                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    635979378                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    664093606                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     28114228                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    635979378                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    664093606                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     28114228                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    635979378                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    664093606                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.238335                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.242850                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.237640                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.242146                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.237640                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.242146                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       759844                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 433819.493861                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 441845.379907                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst       759844                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 433819.493861                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 441845.379907                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst       759844                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 433819.493861                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 441845.379907                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               552.486066                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001432120                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1785083.992870                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    26.316349                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.169717                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.042174                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.843221                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.885394                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1399851                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1399851                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1399851                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1399851                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1399851                       # number of overall hits
system.cpu0.icache.overall_hits::total        1399851                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           46                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           46                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           46                       # number of overall misses
system.cpu0.icache.overall_misses::total           46                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     24570021                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     24570021                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     24570021                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     24570021                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     24570021                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     24570021                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1399897                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1399897                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1399897                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1399897                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1399897                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1399897                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 534130.891304                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 534130.891304                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 534130.891304                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 534130.891304                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 534130.891304                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 534130.891304                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     19421845                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     19421845                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     19421845                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     19421845                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     19421845                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     19421845                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 571230.735294                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 571230.735294                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 571230.735294                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 571230.735294                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 571230.735294                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 571230.735294                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  6030                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               221205482                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  6286                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35190.181674                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   184.462267                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    71.537733                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.720556                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.279444                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2073217                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2073217                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       386426                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        386426                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          919                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          919                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          908                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          908                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2459643                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2459643                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2459643                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2459643                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        20379                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20379                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        20424                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         20424                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        20424                       # number of overall misses
system.cpu0.dcache.overall_misses::total        20424                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4663455330                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4663455330                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      3747781                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      3747781                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4667203111                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4667203111                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4667203111                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4667203111                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2093596                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2093596                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2480067                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2480067                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2480067                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2480067                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009734                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009734                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008235                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008235                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008235                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008235                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 228836.318269                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 228836.318269                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 83284.022222                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83284.022222                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 228515.624315                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 228515.624315                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 228515.624315                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 228515.624315                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          822                       # number of writebacks
system.cpu0.dcache.writebacks::total              822                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14358                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14358                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14394                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14394                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14394                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14394                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         6021                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         6021                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         6030                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         6030                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         6030                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         6030                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1009315972                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1009315972                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       582101                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       582101                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1009898073                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1009898073                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1009898073                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1009898073                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002876                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002876                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002431                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002431                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002431                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002431                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 167632.614516                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 167632.614516                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64677.888889                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64677.888889                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 167478.950746                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 167478.950746                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 167478.950746                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 167478.950746                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     2                       # number of replacements
system.cpu1.icache.tagsinuse               571.628043                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1108869216                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1915145.450777                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    30.372084                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   541.255959                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.048673                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.867397                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.916071                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1341898                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1341898                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1341898                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1341898                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1341898                       # number of overall hits
system.cpu1.icache.overall_hits::total        1341898                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total           50                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     47974346                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     47974346                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     47974346                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     47974346                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     47974346                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     47974346                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1341948                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1341948                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1341948                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1341948                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1341948                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1341948                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 959486.920000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 959486.920000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 959486.920000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 959486.920000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 959486.920000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 959486.920000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     34691891                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     34691891                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     34691891                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     34691891                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     34691891                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     34691891                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 963663.638889                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 963663.638889                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 963663.638889                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 963663.638889                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 963663.638889                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 963663.638889                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  9022                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               440639554                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  9278                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              47492.946109                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   111.109636                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   144.890364                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.434022                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.565978                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      3510611                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3510611                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      1921659                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1921659                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          940                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          940                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          938                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          938                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      5432270                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5432270                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      5432270                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5432270                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        32462                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        32462                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           30                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        32492                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         32492                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        32492                       # number of overall misses
system.cpu1.dcache.overall_misses::total        32492                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8272438169                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8272438169                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2421106                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2421106                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8274859275                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8274859275                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8274859275                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8274859275                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      3543073                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      3543073                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      1921689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1921689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          938                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          938                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      5464762                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5464762                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      5464762                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5464762                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009162                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009162                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000016                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005946                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005946                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005946                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005946                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 254834.519407                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 254834.519407                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 80703.533333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80703.533333                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 254673.743537                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 254673.743537                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 254673.743537                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 254673.743537                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2434                       # number of writebacks
system.cpu1.dcache.writebacks::total             2434                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        23449                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        23449                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           21                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        23470                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        23470                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        23470                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        23470                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         9013                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9013                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         9022                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         9022                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         9022                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         9022                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2141438595                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2141438595                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       594685                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       594685                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2142033280                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2142033280                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2142033280                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2142033280                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001651                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001651                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001651                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001651                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 237594.429713                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 237594.429713                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 66076.111111                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66076.111111                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 237423.329639                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 237423.329639                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 237423.329639                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 237423.329639                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               572.186147                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1108873193                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   580                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1911850.332759                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    30.930891                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   541.255257                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.049569                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.867396                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.916965                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1345875                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1345875                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1345875                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1345875                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1345875                       # number of overall hits
system.cpu2.icache.overall_hits::total        1345875                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           53                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           53                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           53                       # number of overall misses
system.cpu2.icache.overall_misses::total           53                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     55954595                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     55954595                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     55954595                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     55954595                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     55954595                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     55954595                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1345928                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1345928                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1345928                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1345928                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1345928                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1345928                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000039                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000039                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1055747.075472                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1055747.075472                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1055747.075472                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1055747.075472                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1055747.075472                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1055747.075472                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           16                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     42181272                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     42181272                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     42181272                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     42181272                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     42181272                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     42181272                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1140034.378378                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1140034.378378                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1140034.378378                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1140034.378378                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1140034.378378                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1140034.378378                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  9046                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               440652829                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  9302                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              47371.837132                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   111.123987                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   144.876013                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.434078                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.565922                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      3518931                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3518931                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      1926610                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1926610                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          942                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          942                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          940                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          940                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      5445541                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         5445541                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      5445541                       # number of overall hits
system.cpu2.dcache.overall_hits::total        5445541                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        32650                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        32650                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           35                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           35                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        32685                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         32685                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        32685                       # number of overall misses
system.cpu2.dcache.overall_misses::total        32685                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8066705303                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8066705303                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      2570247                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2570247                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8069275550                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8069275550                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8069275550                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8069275550                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      3551581                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3551581                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      1926645                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1926645                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          940                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          940                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      5478226                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5478226                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      5478226                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5478226                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009193                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009193                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000018                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000018                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005966                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005966                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005966                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005966                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 247066.012343                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 247066.012343                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 73435.628571                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 73435.628571                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 246880.084136                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 246880.084136                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 246880.084136                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 246880.084136                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2439                       # number of writebacks
system.cpu2.dcache.writebacks::total             2439                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        23613                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        23613                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           26                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        23639                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        23639                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        23639                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        23639                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         9037                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         9037                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         9046                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         9046                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         9046                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         9046                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2073952487                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2073952487                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       588876                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       588876                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2074541363                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2074541363                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2074541363                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2074541363                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001651                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001651                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001651                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001651                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 229495.682970                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 229495.682970                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65430.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65430.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 229332.452244                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 229332.452244                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 229332.452244                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 229332.452244                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               507.864516                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1074558192                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2074436.664093                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    32.864516                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.052667                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.813885                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1422655                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1422655                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1422655                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1422655                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1422655                       # number of overall hits
system.cpu3.icache.overall_hits::total        1422655                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           56                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           56                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           56                       # number of overall misses
system.cpu3.icache.overall_misses::total           56                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     35668207                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     35668207                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     35668207                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     35668207                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     35668207                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     35668207                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1422711                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1422711                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1422711                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1422711                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1422711                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1422711                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 636932.267857                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 636932.267857                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 636932.267857                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 636932.267857                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 636932.267857                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 636932.267857                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     30912583                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     30912583                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     30912583                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     30912583                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     30912583                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     30912583                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 718897.279070                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 718897.279070                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 718897.279070                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 718897.279070                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 718897.279070                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 718897.279070                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4616                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               163995934                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4872                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              33660.905993                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   221.719821                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    34.280179                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.866093                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.133907                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       978930                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         978930                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       822114                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        822114                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2043                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2043                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1978                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1978                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1801044                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1801044                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1801044                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1801044                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14848                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14848                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          102                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          102                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14950                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14950                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14950                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14950                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2771127897                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2771127897                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      8171892                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      8171892                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2779299789                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2779299789                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2779299789                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2779299789                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       993778                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       993778                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       822216                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       822216                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2043                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2043                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1978                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1978                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1815994                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1815994                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1815994                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1815994                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014941                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014941                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000124                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000124                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008232                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008232                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008232                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008232                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 186633.074960                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 186633.074960                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 80116.588235                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 80116.588235                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 185906.340401                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 185906.340401                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 185906.340401                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 185906.340401                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1121                       # number of writebacks
system.cpu3.dcache.writebacks::total             1121                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        10250                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        10250                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           84                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        10334                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        10334                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        10334                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        10334                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4598                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4598                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4616                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4616                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4616                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4616                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    685614768                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    685614768                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1166199                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1166199                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    686780967                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    686780967                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    686780967                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    686780967                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004627                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004627                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002542                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002542                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002542                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002542                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 149111.519791                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 149111.519791                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64788.833333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64788.833333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 148782.705156                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 148782.705156                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 148782.705156                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 148782.705156                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     3                       # number of replacements
system.cpu4.icache.tagsinuse               571.146168                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1108869767                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1908553.815835                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    29.393564                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   541.752604                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.047105                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.868193                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.915298                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1342449                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1342449                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1342449                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1342449                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1342449                       # number of overall hits
system.cpu4.icache.overall_hits::total        1342449                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           60                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           60                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           60                       # number of overall misses
system.cpu4.icache.overall_misses::total           60                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     50343645                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     50343645                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     50343645                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     50343645                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     50343645                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     50343645                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1342509                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1342509                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1342509                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1342509                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1342509                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1342509                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000045                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000045                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 839060.750000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 839060.750000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 839060.750000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 839060.750000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 839060.750000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 839060.750000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           22                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           22                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           22                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     33519720                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     33519720                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     33519720                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     33519720                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     33519720                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     33519720                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 882097.894737                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 882097.894737                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 882097.894737                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 882097.894737                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 882097.894737                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 882097.894737                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  9010                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               440640396                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  9266                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              47554.543061                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   111.124235                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   144.875765                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.434079                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.565921                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      3511319                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        3511319                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      1921792                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1921792                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          941                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          941                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          938                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          938                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      5433111                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         5433111                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      5433111                       # number of overall hits
system.cpu4.dcache.overall_hits::total        5433111                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        32461                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        32461                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           27                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        32488                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         32488                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        32488                       # number of overall misses
system.cpu4.dcache.overall_misses::total        32488                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   8230091450                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   8230091450                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      2051088                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2051088                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   8232142538                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   8232142538                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   8232142538                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   8232142538                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      3543780                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      3543780                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      1921819                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1921819                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          938                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          938                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      5465599                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      5465599                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      5465599                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      5465599                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009160                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009160                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000014                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005944                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005944                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005944                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005944                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 253537.828471                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 253537.828471                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 75966.222222                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 75966.222222                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 253390.252955                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 253390.252955                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 253390.252955                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 253390.252955                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2430                       # number of writebacks
system.cpu4.dcache.writebacks::total             2430                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        23460                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        23460                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           18                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        23478                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        23478                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        23478                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        23478                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         9001                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         9001                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         9010                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         9010                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         9010                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         9010                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   2129377076                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   2129377076                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   2129953976                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   2129953976                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   2129953976                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   2129953976                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001648                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001648                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001648                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001648                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 236571.167204                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 236571.167204                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 236398.887458                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 236398.887458                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 236398.887458                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 236398.887458                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               551.891359                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1001433851                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   559                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1791473.794275                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    25.721652                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   526.169707                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.041221                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.843221                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.884441                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1401582                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1401582                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1401582                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1401582                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1401582                       # number of overall hits
system.cpu5.icache.overall_hits::total        1401582                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           40                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           40                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           40                       # number of overall misses
system.cpu5.icache.overall_misses::total           40                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     20860410                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     20860410                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     20860410                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     20860410                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     20860410                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     20860410                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1401622                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1401622                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1401622                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1401622                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1401622                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1401622                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000029                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000029                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 521510.250000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 521510.250000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 521510.250000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 521510.250000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 521510.250000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 521510.250000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            8                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            8                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           32                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           32                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           32                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     17645566                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     17645566                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     17645566                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     17645566                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     17645566                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     17645566                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 551423.937500                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 551423.937500                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 551423.937500                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 551423.937500                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 551423.937500                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 551423.937500                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  6043                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               221209466                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  6299                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              35118.187966                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   184.480257                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    71.519743                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.720626                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.279374                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      2076691                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        2076691                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       386936                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        386936                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          919                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          919                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          908                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          908                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      2463627                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         2463627                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      2463627                       # number of overall hits
system.cpu5.dcache.overall_hits::total        2463627                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        20489                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        20489                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           45                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        20534                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         20534                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        20534                       # number of overall misses
system.cpu5.dcache.overall_misses::total        20534                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   4604947439                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   4604947439                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      3716261                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      3716261                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   4608663700                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   4608663700                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   4608663700                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   4608663700                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      2097180                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      2097180                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       386981                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       386981                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      2484161                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      2484161                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      2484161                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      2484161                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009770                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009770                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000116                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008266                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008266                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008266                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008266                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 224752.181122                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 224752.181122                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 82583.577778                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 82583.577778                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 224440.620434                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 224440.620434                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 224440.620434                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 224440.620434                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          824                       # number of writebacks
system.cpu5.dcache.writebacks::total              824                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        14455                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        14455                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           36                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        14491                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        14491                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        14491                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        14491                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         6034                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         6034                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         6043                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         6043                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         6043                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         6043                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    994816101                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    994816101                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    995393001                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    995393001                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    995393001                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    995393001                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002877                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002877                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002433                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002433                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002433                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002433                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 164868.429069                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 164868.429069                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 164718.351977                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 164718.351977                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 164718.351977                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 164718.351977                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               520.884523                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1080559115                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2054294.895437                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    30.884523                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.049494                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.834751                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1372638                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1372638                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1372638                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1372638                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1372638                       # number of overall hits
system.cpu6.icache.overall_hits::total        1372638                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           50                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           50                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           50                       # number of overall misses
system.cpu6.icache.overall_misses::total           50                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     44716491                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     44716491                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     44716491                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     44716491                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     44716491                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     44716491                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1372688                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1372688                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1372688                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1372688                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1372688                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1372688                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 894329.820000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 894329.820000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 894329.820000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 894329.820000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 894329.820000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 894329.820000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           14                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           14                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     29819879                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     29819879                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     29819879                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     29819879                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     29819879                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     29819879                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 828329.972222                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 828329.972222                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 828329.972222                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 828329.972222                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 828329.972222                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 828329.972222                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  8051                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               178859646                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  8307                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              21531.196100                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   228.633591                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    27.366409                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.893100                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.106900                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       950366                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         950366                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       785572                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        785572                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         2208                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         2208                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1834                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1834                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1735938                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1735938                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1735938                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1735938                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        20880                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        20880                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          110                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        20990                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         20990                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        20990                       # number of overall misses
system.cpu6.dcache.overall_misses::total        20990                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   4837036338                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   4837036338                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      9210761                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      9210761                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   4846247099                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   4846247099                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   4846247099                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   4846247099                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       971246                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       971246                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       785682                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       785682                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         2208                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         2208                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1834                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1834                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1756928                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1756928                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1756928                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1756928                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021498                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021498                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000140                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000140                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011947                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011947                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011947                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011947                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 231658.828448                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 231658.828448                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 83734.190909                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 83734.190909                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 230883.615960                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 230883.615960                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 230883.615960                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 230883.615960                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1575                       # number of writebacks
system.cpu6.dcache.writebacks::total             1575                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        12847                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        12847                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           92                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           92                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        12939                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        12939                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        12939                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        12939                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         8033                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         8033                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         8051                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         8051                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         8051                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         8051                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   1750993410                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   1750993410                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1168200                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1168200                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   1752161610                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   1752161610                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   1752161610                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   1752161610                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008271                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008271                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004582                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004582                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004582                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004582                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 217975.029254                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 217975.029254                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64900                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64900                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 217632.792200                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 217632.792200                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 217632.792200                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 217632.792200                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               512.648204                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1076050269                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2069327.440385                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    30.648204                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.049116                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.821552                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1382442                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1382442                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1382442                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1382442                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1382442                       # number of overall hits
system.cpu7.icache.overall_hits::total        1382442                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           51                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           51                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           51                       # number of overall misses
system.cpu7.icache.overall_misses::total           51                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     41383988                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     41383988                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     41383988                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     41383988                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     41383988                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     41383988                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1382493                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1382493                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1382493                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1382493                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1382493                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1382493                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000037                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000037                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 811450.745098                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 811450.745098                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 811450.745098                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 811450.745098                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 811450.745098                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 811450.745098                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           13                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           13                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     31183929                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     31183929                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     31183929                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     31183929                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     31183929                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     31183929                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 820629.710526                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 820629.710526                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 820629.710526                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 820629.710526                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 820629.710526                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 820629.710526                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  6169                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               170150859                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  6425                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              26482.623969                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   227.578863                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    28.421137                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.888980                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.111020                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       972706                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         972706                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       821069                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        821069                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1935                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1935                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1891                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1891                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1793775                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1793775                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1793775                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1793775                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        20996                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        20996                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          436                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          436                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        21432                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         21432                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        21432                       # number of overall misses
system.cpu7.dcache.overall_misses::total        21432                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   4789751577                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   4789751577                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    149259438                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    149259438                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   4939011015                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   4939011015                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   4939011015                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   4939011015                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       993702                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       993702                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       821505                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       821505                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1891                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1891                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1815207                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1815207                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1815207                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1815207                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021129                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021129                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000531                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000531                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011807                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011807                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011807                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011807                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 228126.861164                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 228126.861164                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 342338.160550                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 342338.160550                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 230450.308651                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 230450.308651                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 230450.308651                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 230450.308651                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets      2124395                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets       303485                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2646                       # number of writebacks
system.cpu7.dcache.writebacks::total             2646                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        14845                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        14845                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          418                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          418                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        15263                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        15263                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        15263                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        15263                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         6151                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         6151                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         6169                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         6169                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         6169                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         6169                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   1061052610                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   1061052610                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1186345                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1186345                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   1062238955                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   1062238955                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   1062238955                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   1062238955                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006190                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006190                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003399                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003399                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003399                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003399                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 172500.830759                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 172500.830759                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65908.055556                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65908.055556                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 172189.812774                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 172189.812774                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 172189.812774                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 172189.812774                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
