Analysis & Synthesis report for Cinna-BoN-FPGA
Wed Aug 07 14:34:51 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck|DRsize
 11. State Machine - |CinnaBoNFPGA|embedded_system:u0|ad9833_avalon:ad9833_comp_0|ad9833if:aif|current_node
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_01o1:auto_generated
 19. Source assignments for embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_11o1:auto_generated
 20. Source assignments for embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 21. Source assignments for embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j7g1:auto_generated
 22. Source assignments for embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 23. Source assignments for embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 24. Source assignments for embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 25. Source assignments for embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 26. Source assignments for embedded_system:u0|embedded_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_45o1:auto_generated
 27. Source assignments for embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_demux:cmd_demux
 28. Source assignments for embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 29. Source assignments for embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_rsp_demux:rsp_demux
 30. Source assignments for embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_demux_001:rsp_demux_001
 31. Source assignments for embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 32. Source assignments for embedded_system:u0|altera_reset_controller:rst_controller
 33. Source assignments for embedded_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 34. Source assignments for embedded_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 35. Parameter Settings for User Entity Instance: embedded_system:u0|ad9833_avalon:ad9833_comp_0|ad9833if:aif
 36. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a
 37. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram
 38. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b
 39. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram
 40. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 41. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram
 42. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram
 43. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 44. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 45. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 46. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 47. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy
 48. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_onchip_memory2_0:onchip_memory2_0
 49. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 50. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator
 51. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator
 52. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ad9833_comp_0_avalon_slave_0_translator
 53. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator
 54. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 55. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent
 56. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent
 57. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ad9833_comp_0_avalon_slave_0_agent
 58. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ad9833_comp_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 59. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo
 60. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent
 61. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor
 62. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo
 63. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 64. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 65. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 66. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router:router|embedded_system_mm_interconnect_0_router_default_decode:the_default_decode
 67. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router_001:router_001|embedded_system_mm_interconnect_0_router_001_default_decode:the_default_decode
 68. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router_002:router_002|embedded_system_mm_interconnect_0_router_002_default_decode:the_default_decode
 69. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router_003:router_003|embedded_system_mm_interconnect_0_router_003_default_decode:the_default_decode
 70. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router_003:router_004|embedded_system_mm_interconnect_0_router_003_default_decode:the_default_decode
 71. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
 72. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 73. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
 74. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 75. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 76. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 77. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 78. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 79. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 80. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 81. Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 82. Parameter Settings for User Entity Instance: embedded_system:u0|altera_reset_controller:rst_controller
 83. Parameter Settings for User Entity Instance: embedded_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 84. Parameter Settings for User Entity Instance: embedded_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 85. altsyncram Parameter Settings by Entity Instance
 86. Port Connectivity Checks: "embedded_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 87. Port Connectivity Checks: "embedded_system:u0|altera_reset_controller:rst_controller"
 88. Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 89. Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 90. Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 91. Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router_003:router_003|embedded_system_mm_interconnect_0_router_003_default_decode:the_default_decode"
 92. Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router_002:router_002|embedded_system_mm_interconnect_0_router_002_default_decode:the_default_decode"
 93. Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router_001:router_001|embedded_system_mm_interconnect_0_router_001_default_decode:the_default_decode"
 94. Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router:router|embedded_system_mm_interconnect_0_router_default_decode:the_default_decode"
 95. Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
 96. Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
 97. Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo"
 98. Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent"
 99. Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo"
100. Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ad9833_comp_0_avalon_slave_0_agent"
101. Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent"
102. Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent"
103. Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
104. Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator"
105. Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ad9833_comp_0_avalon_slave_0_translator"
106. Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
107. Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
108. Port Connectivity Checks: "embedded_system:u0|embedded_system_onchip_memory2_0:onchip_memory2_0"
109. Port Connectivity Checks: "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy"
110. Port Connectivity Checks: "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
111. Port Connectivity Checks: "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
112. Port Connectivity Checks: "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_pib:the_embedded_system_nios2_qsys_0_nios2_oci_pib"
113. Port Connectivity Checks: "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo|embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc"
114. Port Connectivity Checks: "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_dtrace:the_embedded_system_nios2_qsys_0_nios2_oci_dtrace|embedded_system_nios2_qsys_0_nios2_oci_td_mode:embedded_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode"
115. Port Connectivity Checks: "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_itrace:the_embedded_system_nios2_qsys_0_nios2_oci_itrace"
116. Port Connectivity Checks: "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_dbrk:the_embedded_system_nios2_qsys_0_nios2_oci_dbrk"
117. Port Connectivity Checks: "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_xbrk:the_embedded_system_nios2_qsys_0_nios2_oci_xbrk"
118. Port Connectivity Checks: "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug"
119. Port Connectivity Checks: "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci"
120. Port Connectivity Checks: "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_test_bench:the_embedded_system_nios2_qsys_0_test_bench"
121. Port Connectivity Checks: "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0"
122. Port Connectivity Checks: "embedded_system:u0"
123. Post-Synthesis Netlist Statistics for Top Partition
124. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
125. Elapsed Time Per Partition
126. Analysis & Synthesis Messages
127. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Aug 07 14:34:51 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; Cinna-BoN-FPGA                              ;
; Top-level Entity Name           ; CinnaBoNFPGA                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 807                                         ;
; Total pins                      ; 4                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 43,008                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; CinnaBoNFPGA       ; Cinna-BoN-FPGA     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------+
; File Name with User-Entered Path                                                                            ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                  ; Library         ;
+-------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------+
; embedded_system/synthesis/embedded_system.v                                                                 ; yes             ; User Verilog HDL File                        ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/embedded_system.v                                                                 ; embedded_system ;
; embedded_system/synthesis/submodules/altera_reset_controller.v                                              ; yes             ; User Verilog HDL File                        ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_reset_controller.v                                              ; embedded_system ;
; embedded_system/synthesis/submodules/altera_reset_synchronizer.v                                            ; yes             ; User Verilog HDL File                        ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_reset_synchronizer.v                                            ; embedded_system ;
; embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv                                          ; embedded_system ;
; embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v                                    ; embedded_system ;
; embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v                  ; embedded_system ;
; embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; embedded_system ;
; embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv                       ; embedded_system ;
; embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv                                            ; yes             ; User SystemVerilog HDL File                  ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv                                            ; embedded_system ;
; embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv                           ; embedded_system ;
; embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux.sv                         ; embedded_system ;
; embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv                       ; embedded_system ;
; embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux.sv                           ; embedded_system ;
; embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux_001.sv                     ; embedded_system ;
; embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux.sv                         ; embedded_system ;
; embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv                        ; embedded_system ;
; embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv                        ; embedded_system ;
; embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv                        ; embedded_system ;
; embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv                            ; embedded_system ;
; embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v                                                ; yes             ; User Verilog HDL File                        ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v                                                ; embedded_system ;
; embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv                                           ; yes             ; User SystemVerilog HDL File                  ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv                                           ; embedded_system ;
; embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                    ; yes             ; User SystemVerilog HDL File                  ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                    ; embedded_system ;
; embedded_system/synthesis/submodules/altera_merlin_master_agent.sv                                          ; yes             ; User SystemVerilog HDL File                  ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv                                          ; embedded_system ;
; embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv                                      ; yes             ; User SystemVerilog HDL File                  ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv                                      ; embedded_system ;
; embedded_system/synthesis/submodules/altera_merlin_master_translator.sv                                     ; yes             ; User SystemVerilog HDL File                  ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_master_translator.sv                                     ; embedded_system ;
; embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.hex                                   ; yes             ; User Hexadecimal (Intel-Format) File         ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.hex                                   ; embedded_system ;
; embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                        ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v                                     ; embedded_system ;
; embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v                                         ; yes             ; User Verilog HDL File                        ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v                                         ; embedded_system ;
; embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v                ; yes             ; User Verilog HDL File                        ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v                ; embedded_system ;
; embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_tck.v                   ; yes             ; User Verilog HDL File                        ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_tck.v                   ; embedded_system ;
; embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v               ; yes             ; User Verilog HDL File                        ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v               ; embedded_system ;
; embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_ociram_default_contents.mif               ; yes             ; User Memory Initialization File              ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_ociram_default_contents.mif               ; embedded_system ;
; embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_oci_test_bench.v                          ; yes             ; User Verilog HDL File                        ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_oci_test_bench.v                          ; embedded_system ;
; embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_rf_ram_a.mif                              ; yes             ; User Memory Initialization File              ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_rf_ram_a.mif                              ; embedded_system ;
; embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_rf_ram_b.mif                              ; yes             ; User Memory Initialization File              ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_rf_ram_b.mif                              ; embedded_system ;
; embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_test_bench.v                              ; yes             ; User Verilog HDL File                        ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_test_bench.v                              ; embedded_system ;
; embedded_system/synthesis/submodules/ad9833_avalon.v                                                        ; yes             ; User Verilog HDL File                        ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833_avalon.v                                                        ; embedded_system ;
; embedded_system/synthesis/submodules/ad9833if.v                                                             ; yes             ; User Verilog HDL File                        ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v                                                             ; embedded_system ;
; Cinna-BoN-FPGA.v                                                                                            ; yes             ; User Verilog HDL File                        ; D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.v                                                                                            ;                 ;
; altsyncram.tdf                                                                                              ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                         ;                 ;
; stratix_ram_block.inc                                                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                  ;                 ;
; lpm_mux.inc                                                                                                 ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                            ;                 ;
; lpm_decode.inc                                                                                              ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                         ;                 ;
; aglobal181.inc                                                                                              ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                         ;                 ;
; a_rdenreg.inc                                                                                               ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                          ;                 ;
; altrom.inc                                                                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                             ;                 ;
; altram.inc                                                                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                             ;                 ;
; altdpram.inc                                                                                                ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                           ;                 ;
; db/altsyncram_01o1.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/Cinna-BoN-FPGA/db/altsyncram_01o1.tdf                                                                                      ;                 ;
; db/altsyncram_11o1.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/Cinna-BoN-FPGA/db/altsyncram_11o1.tdf                                                                                      ;                 ;
; altera_std_synchronizer.v                                                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                              ;                 ;
; db/altsyncram_j7g1.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/Cinna-BoN-FPGA/db/altsyncram_j7g1.tdf                                                                                      ;                 ;
; sld_virtual_jtag_basic.v                                                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                               ;                 ;
; sld_jtag_endpoint_adapter.vhd                                                                               ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                          ;                 ;
; sld_jtag_endpoint_adapter_impl.sv                                                                           ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                      ;                 ;
; db/altsyncram_45o1.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/Cinna-BoN-FPGA/db/altsyncram_45o1.tdf                                                                                      ;                 ;
; sld_hub.vhd                                                                                                 ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                            ; altera_sld      ;
; db/ip/sld4ba3b029/alt_sld_fab.v                                                                             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Cinna-BoN-FPGA/db/ip/sld4ba3b029/alt_sld_fab.v                                                                             ; alt_sld_fab     ;
; db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab.v                                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Cinna-BoN-FPGA/db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab.v                                                      ; alt_sld_fab     ;
; db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/Cinna-BoN-FPGA/db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                               ; alt_sld_fab     ;
; db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Cinna-BoN-FPGA/db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                            ; alt_sld_fab     ;
; db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                          ; yes             ; Encrypted Auto-Found VHDL File               ; D:/Cinna-BoN-FPGA/db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                          ; alt_sld_fab     ;
; db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Cinna-BoN-FPGA/db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                            ; alt_sld_fab     ;
; sld_jtag_hub.vhd                                                                                            ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                       ;                 ;
; sld_rom_sr.vhd                                                                                              ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                         ;                 ;
+-------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 636       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 991       ;
;     -- 7 input functions                    ; 21        ;
;     -- 6 input functions                    ; 151       ;
;     -- 5 input functions                    ; 250       ;
;     -- 4 input functions                    ; 187       ;
;     -- <=3 input functions                  ; 382       ;
;                                             ;           ;
; Dedicated logic registers                   ; 807       ;
;                                             ;           ;
; I/O pins                                    ; 4         ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 43008     ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 811       ;
; Total fan-out                               ; 8629      ;
; Average fan-out                             ; 4.44      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Entity Name                                            ; Library Name    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-----------------+
; |CinnaBoNFPGA                                                                                                                           ; 991 (0)             ; 807 (0)                   ; 43008             ; 0          ; 4    ; 0            ; |CinnaBoNFPGA                                                                                                                                                                                                                                                                                                                                                                                                                                       ; CinnaBoNFPGA                                           ; work            ;
;    |embedded_system:u0|                                                                                                                 ; 901 (0)             ; 730 (0)                   ; 43008             ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0                                                                                                                                                                                                                                                                                                                                                                                                                    ; embedded_system                                        ; embedded_system ;
;       |ad9833_avalon:ad9833_comp_0|                                                                                                     ; 104 (0)             ; 80 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|ad9833_avalon:ad9833_comp_0                                                                                                                                                                                                                                                                                                                                                                                        ; ad9833_avalon                                          ; embedded_system ;
;          |ad9833if:aif|                                                                                                                 ; 104 (104)           ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|ad9833_avalon:ad9833_comp_0|ad9833if:aif                                                                                                                                                                                                                                                                                                                                                                           ; ad9833if                                               ; embedded_system ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                             ; altera_reset_controller                                ; embedded_system ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                              ; altera_reset_synchronizer                              ; embedded_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                              ; embedded_system ;
;       |embedded_system_mm_interconnect_0:mm_interconnect_0|                                                                             ; 207 (0)             ; 67 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                ; embedded_system_mm_interconnect_0                      ; embedded_system ;
;          |altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo|                                                            ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                  ; embedded_system ;
;          |altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|                                                          ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                  ; embedded_system ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                  ; embedded_system ;
;          |altera_merlin_master_agent:nios2_qsys_0_data_master_agent|                                                                    ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                                                                                                                                                                                                                                                      ; altera_merlin_master_agent                             ; embedded_system ;
;          |altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent                                                                                                                                                                                                                                                                                               ; altera_merlin_master_agent                             ; embedded_system ;
;          |altera_merlin_master_translator:nios2_qsys_0_data_master_translator|                                                          ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                                                                                            ; altera_merlin_master_translator                        ; embedded_system ;
;          |altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|                                                   ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                                                                                                                                                                     ; altera_merlin_master_translator                        ; embedded_system ;
;          |altera_merlin_slave_agent:ad9833_comp_0_avalon_slave_0_agent|                                                                 ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ad9833_comp_0_avalon_slave_0_agent                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                              ; embedded_system ;
;          |altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|                                                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                              ; embedded_system ;
;          |altera_merlin_slave_translator:ad9833_comp_0_avalon_slave_0_translator|                                                       ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ad9833_comp_0_avalon_slave_0_translator                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                         ; embedded_system ;
;          |altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|                                                     ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                         ; embedded_system ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                         ; embedded_system ;
;          |embedded_system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                        ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                          ; embedded_system_mm_interconnect_0_cmd_demux            ; embedded_system ;
;          |embedded_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                  ; embedded_system_mm_interconnect_0_cmd_demux_001        ; embedded_system ;
;          |embedded_system_mm_interconnect_0_cmd_demux_001:rsp_demux_001|                                                                ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                  ; embedded_system_mm_interconnect_0_cmd_demux_001        ; embedded_system ;
;          |embedded_system_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                  ; embedded_system_mm_interconnect_0_cmd_demux_001        ; embedded_system ;
;          |embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                    ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                      ; embedded_system_mm_interconnect_0_cmd_mux_001          ; embedded_system ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                         ; altera_merlin_arbitrator                               ; embedded_system ;
;          |embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                    ; 54 (50)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                      ; embedded_system_mm_interconnect_0_cmd_mux_001          ; embedded_system ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                         ; altera_merlin_arbitrator                               ; embedded_system ;
;          |embedded_system_mm_interconnect_0_router:router|                                                                              ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                ; embedded_system_mm_interconnect_0_router               ; embedded_system ;
;          |embedded_system_mm_interconnect_0_router_001:router_001|                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                        ; embedded_system_mm_interconnect_0_router_001           ; embedded_system ;
;          |embedded_system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                            ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                              ; embedded_system_mm_interconnect_0_rsp_mux              ; embedded_system ;
;          |embedded_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                    ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                      ; embedded_system_mm_interconnect_0_rsp_mux_001          ; embedded_system ;
;       |embedded_system_nios2_qsys_0:nios2_qsys_0|                                                                                       ; 583 (421)           ; 567 (299)                 ; 10240             ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                                                                                          ; embedded_system_nios2_qsys_0                           ; embedded_system ;
;          |embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|                                            ; 162 (8)             ; 268 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci                                                                                                                                                                                                                                                                                        ; embedded_system_nios2_qsys_0_nios2_oci                 ; embedded_system ;
;             |embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|         ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper                                                                                                                                                                      ; embedded_system_nios2_qsys_0_jtag_debug_module_wrapper ; embedded_system ;
;                |embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk|        ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk                                                      ; embedded_system_nios2_qsys_0_jtag_debug_module_sysclk  ; embedded_system ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                ; work            ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                ; work            ;
;                |embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck|              ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck                                                            ; embedded_system_nios2_qsys_0_jtag_debug_module_tck     ; embedded_system ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                ; work            ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                ; work            ;
;                |sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy|                                              ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy                                                                                            ; sld_virtual_jtag_basic                                 ; work            ;
;             |embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|                           ; 6 (6)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg                                                                                                                                                                                        ; embedded_system_nios2_qsys_0_nios2_avalon_reg          ; embedded_system ;
;             |embedded_system_nios2_qsys_0_nios2_oci_break:the_embedded_system_nios2_qsys_0_nios2_oci_break|                             ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_break:the_embedded_system_nios2_qsys_0_nios2_oci_break                                                                                                                                                                                          ; embedded_system_nios2_qsys_0_nios2_oci_break           ; embedded_system ;
;             |embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug|                             ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug                                                                                                                                                                                          ; embedded_system_nios2_qsys_0_nios2_oci_debug           ; embedded_system ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                      ; altera_std_synchronizer                                ; work            ;
;             |embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem|                                   ; 77 (77)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem                                                                                                                                                                                                ; embedded_system_nios2_qsys_0_nios2_ocimem              ; embedded_system ;
;                |embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram|                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram                                                                                                   ; embedded_system_nios2_qsys_0_ociram_sp_ram_module      ; embedded_system ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; altsyncram                                             ; work            ;
;                      |altsyncram_j7g1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j7g1:auto_generated                                          ; altsyncram_j7g1                                        ; work            ;
;          |embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a|                             ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a                                                                                                                                                                                                                                                                         ; embedded_system_nios2_qsys_0_register_bank_a_module    ; embedded_system ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; altsyncram                                             ; work            ;
;                |altsyncram_01o1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_01o1:auto_generated                                                                                                                                                                                                                ; altsyncram_01o1                                        ; work            ;
;          |embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b|                             ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b                                                                                                                                                                                                                                                                         ; embedded_system_nios2_qsys_0_register_bank_b_module    ; embedded_system ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; altsyncram                                             ; work            ;
;                |altsyncram_11o1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_11o1:auto_generated                                                                                                                                                                                                                ; altsyncram_11o1                                        ; work            ;
;       |embedded_system_onchip_memory2_0:onchip_memory2_0|                                                                               ; 1 (1)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                  ; embedded_system_onchip_memory2_0                       ; embedded_system ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                             ; work            ;
;             |altsyncram_45o1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_45o1:auto_generated                                                                                                                                                                                                                                                                                                         ; altsyncram_45o1                                        ; work            ;
;    |sld_hub:auto_hub|                                                                                                                   ; 90 (1)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_hub                                                ; altera_sld      ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 89 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                      ; alt_sld_fab_with_jtag_input                            ; altera_sld      ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 89 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                   ; alt_sld_fab                                            ; alt_sld_fab     ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 89 (1)              ; 77 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                               ; alt_sld_fab_alt_sld_fab                                ; alt_sld_fab     ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 88 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                   ; alt_sld_fab_alt_sld_fab_sldfabric                      ; alt_sld_fab     ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 88 (55)             ; 72 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                      ; sld_jtag_hub                                           ; work            ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                              ; sld_rom_sr                                             ; work            ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                            ; sld_shadow_jsm                                         ; altera_sld      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------------+
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j7g1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; embedded_system_nios2_qsys_0_ociram_default_contents.mif ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_01o1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; embedded_system_nios2_qsys_0_rf_ram_a.mif                ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_11o1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; embedded_system_nios2_qsys_0_rf_ram_b.mif                ;
; embedded_system:u0|embedded_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_45o1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; embedded_system_onchip_memory2_0.hex                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                   ; IP Include File      ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |CinnaBoNFPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                      ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |CinnaBoNFPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                      ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |CinnaBoNFPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                      ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |CinnaBoNFPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                      ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |CinnaBoNFPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                      ;
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0                                                                                                                                                                                                                                                  ; embedded_system.qsys ;
; Altera ; altera_irq_mapper               ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_irq_mapper:irq_mapper                                                                                                                                                                                                            ; embedded_system.qsys ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                              ; embedded_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ad9833_comp_0_avalon_slave_0_agent                                                                                                                                 ; embedded_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo                                                                                                                            ; embedded_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ad9833_comp_0_avalon_slave_0_translator                                                                                                                       ; embedded_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                        ; embedded_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                    ; embedded_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                    ; embedded_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                ; embedded_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                    ; embedded_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                ; embedded_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                        ; embedded_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                ; embedded_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                            ; embedded_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                    ; embedded_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                    ; embedded_system.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                                                                                    ; embedded_system.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                          ; embedded_system.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent                                                                                                                             ; embedded_system.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                   ; embedded_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent                                                                                                                               ; embedded_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo                                                                                                                          ; embedded_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                                                                     ; embedded_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                          ; embedded_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                     ; embedded_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                ; embedded_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router:router                                                                                                                                              ; embedded_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router_001:router_001                                                                                                                                      ; embedded_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router_002:router_002                                                                                                                                      ; embedded_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router_003:router_003                                                                                                                                      ; embedded_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router_003:router_004                                                                                                                                      ; embedded_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                        ; embedded_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                ; embedded_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                ; embedded_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                            ; embedded_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                    ; embedded_system.qsys ;
; Altera ; altera_nios2_qsys               ; 16.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                        ; embedded_system.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                ; embedded_system.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |CinnaBoNFPGA|embedded_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                           ; embedded_system.qsys ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                 ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                 ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                 ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                 ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                 ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CinnaBoNFPGA|embedded_system:u0|ad9833_avalon:ad9833_comp_0|ad9833if:aif|current_node                                                                                                                                                      ;
+--------------------------------+-------------------+----------------------------+-------------------------------+--------------------------------+------------------------------+--------------------------+-------------------------+----------------------+
; Name                           ; current_node.0000 ; current_node.SEND_COMPLETE ; current_node.FSYNC_WAIT_LOW_1 ; current_node.FSYNC_WAIT_HIGH_1 ; current_node.WORD_TRANSFER_1 ; current_node.START_FSYNC ; current_node.START_SCLK ; current_node.CLEANUP ;
+--------------------------------+-------------------+----------------------------+-------------------------------+--------------------------------+------------------------------+--------------------------+-------------------------+----------------------+
; current_node.CLEANUP           ; 0                 ; 0                          ; 0                             ; 0                              ; 0                            ; 0                        ; 0                       ; 0                    ;
; current_node.START_SCLK        ; 0                 ; 0                          ; 0                             ; 0                              ; 0                            ; 0                        ; 1                       ; 1                    ;
; current_node.START_FSYNC       ; 0                 ; 0                          ; 0                             ; 0                              ; 0                            ; 1                        ; 0                       ; 1                    ;
; current_node.WORD_TRANSFER_1   ; 0                 ; 0                          ; 0                             ; 0                              ; 1                            ; 0                        ; 0                       ; 1                    ;
; current_node.FSYNC_WAIT_HIGH_1 ; 0                 ; 0                          ; 0                             ; 1                              ; 0                            ; 0                        ; 0                       ; 1                    ;
; current_node.FSYNC_WAIT_LOW_1  ; 0                 ; 0                          ; 1                             ; 0                              ; 0                            ; 0                        ; 0                       ; 1                    ;
; current_node.SEND_COMPLETE     ; 0                 ; 1                          ; 0                             ; 0                              ; 0                            ; 0                        ; 0                       ; 1                    ;
; current_node.0000              ; 1                 ; 0                          ; 0                             ; 0                              ; 0                            ; 0                        ; 0                       ; 1                    ;
+--------------------------------+-------------------+----------------------------+-------------------------------+--------------------------------+------------------------------+--------------------------+-------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; embedded_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; embedded_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; embedded_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; embedded_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; embedded_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                       ; yes                                                              ; yes                                        ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; embedded_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; embedded_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; embedded_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; embedded_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Total number of protected registers is 19                                                                                                                                                                                                                                                                                                                                                                                                     ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ad9833_comp_0_avalon_slave_0_translator|av_readdata_pre[1,4,6,8,13,17,20,22,24,29]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[0..31]                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[0..31]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|R_ctrl_custom                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_im:the_embedded_system_nios2_qsys_0_nios2_oci_im|trc_im_addr[0..6]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_im:the_embedded_system_nios2_qsys_0_nios2_oci_im|trc_wrap                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_dbrk:the_embedded_system_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_dbrk:the_embedded_system_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_dbrk:the_embedded_system_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto0                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_xbrk:the_embedded_system_nios2_qsys_0_nios2_oci_xbrk|xbrk_break                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[1..31]                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]                                                                                                                         ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]                                                                                                                         ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]                                                                                                                         ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]                                                                                                                         ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]                                                                                                                         ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                                                         ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                                                         ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]                                                                                                                         ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]                                                                                                                         ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                                         ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                                         ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                                         ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                                         ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                                         ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                                         ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                                                         ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                                                         ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                                                        ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                                                        ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                                        ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                                        ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                                        ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                                        ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                                        ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                                        ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                                        ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                                        ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                                        ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                                        ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                                        ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                                        ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                                                        ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                                                        ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]                                                                                                                        ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]                                                                                                                        ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                                                        ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                                                        ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                                                        ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                                                        ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                                                        ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                                                        ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                                        ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                                        ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                                        ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                                        ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                                        ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                                        ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                                        ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                                        ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                                        ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                                        ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                                        ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                                        ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                                        ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                                        ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                                        ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                                        ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                                        ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                                        ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]                                                                                                                        ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]                                                                                                                        ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]                                                                                                                         ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                            ; Merged with embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                            ; Merged with embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                            ; Merged with embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                 ; Merged with embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                 ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                 ; Merged with embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                 ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                 ; Merged with embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                 ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                   ; Merged with embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                   ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                   ; Merged with embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                   ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                              ; Merged with embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                     ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ad9833_comp_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                                                              ; Merged with embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                     ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                                                            ; Merged with embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                     ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                       ; Merged with embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                     ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                 ; Merged with embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                 ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                 ; Merged with embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                 ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                 ; Merged with embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                 ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                            ; Merged with embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                            ; Merged with embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                            ; Merged with embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                   ; Merged with embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                   ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                   ; Merged with embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                   ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ad9833_comp_0_avalon_slave_0_translator|av_readdata_pre[2,3,5,7,9..12,14..16,18,19,21,23,25..28,30,31]                                                                                                                                                                          ; Merged with embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ad9833_comp_0_avalon_slave_0_translator|av_readdata_pre[0]                                                                                                                                                                                                                      ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                             ; Merged with embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                             ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                  ; Merged with embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                  ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ad9833_comp_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                    ; Merged with embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ad9833_comp_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                    ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_break:the_embedded_system_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ad9833_comp_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ad9833_comp_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_dbrk:the_embedded_system_nios2_qsys_0_nios2_oci_dbrk|dbrk_break                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_break:the_embedded_system_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|ad9833_avalon:ad9833_comp_0|ad9833if:aif|current_node~14                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|ad9833_avalon:ad9833_comp_0|ad9833if:aif|current_node~15                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|ad9833_avalon:ad9833_comp_0|ad9833if:aif|current_node~16                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|ad9833_avalon:ad9833_comp_0|ad9833if:aif|current_node~17                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.011 ; Merged with embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Total Number of Removed Registers = 249                                                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                       ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                          ; Stuck at GND              ; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][58],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                            ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                               ; Stuck at GND              ; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][58],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                 ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_dbrk:the_embedded_system_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                         ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_dbrk:the_embedded_system_nios2_qsys_0_nios2_oci_dbrk|dbrk_break,                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_break:the_embedded_system_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                                              ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                 ; Lost Fanouts              ; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo|mem[1][72],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ad9833_comp_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                               ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[27]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[27]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[26]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[26]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[25]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[25]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[24]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[24]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[23]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[23]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[22]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[22]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[21]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[21]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[20]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[20]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[19]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[19]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[18]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[18]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[17]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[17]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[16]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[16]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[15]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[15]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[14]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[14]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[13]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[13]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[12]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[12]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[11]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[11]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[10]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[10]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[9]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[9]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[8]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[8]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[7]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[7]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[6]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[6]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[5]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[5]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[4]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[4]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[3]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[3]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[2]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[2]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[1]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[1]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_dbrk:the_embedded_system_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                                               ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_break:the_embedded_system_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[31]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[31]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[30]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[30]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                 ; Lost Fanouts              ; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                   ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[29]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[29]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[28]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[28]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                 ; Stuck at GND              ; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                 ; Lost Fanouts              ; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                   ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                 ; Stuck at GND              ; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                               ; Stuck at GND              ; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                          ; Stuck at GND              ; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                              ; Stuck at VCC              ; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                              ; Stuck at VCC              ; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 807   ;
; Number of registers using Synchronous Clear  ; 220   ;
; Number of registers using Synchronous Load   ; 149   ;
; Number of registers using Asynchronous Clear ; 395   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 358   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                                                                                                               ; 16      ;
; embedded_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                   ; 1       ;
; embedded_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                ; 1       ;
; embedded_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                ; 4       ;
; embedded_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                   ; 2       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                     ; 6       ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                               ; 2       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|F_pc[10]                                                                                                                                                                                                                                                           ; 6       ;
; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                                                                                             ; 8       ;
; embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                               ; 2       ;
; embedded_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                ; 1       ;
; embedded_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                   ; 1       ;
; embedded_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                ; 1       ;
; embedded_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                    ; 1       ;
; embedded_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                     ; 1       ;
; embedded_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 18                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ad9833_comp_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                                                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|E_src1[7]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|E_src1[16]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|E_src2[15]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[8]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|d_writedata[25]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[4]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[7]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|readdata[2]                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[31]                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|E_src2[16]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem|MonDReg[30]                                                                                                                                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem|MonDReg[9]                                                                                                                                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem|MonAReg[6]                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_break:the_embedded_system_nios2_qsys_0_nios2_oci_break|break_readreg[10]                                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                                                                                                                                                                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck|sr[4]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck|sr[21] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|d_byteenable[2]                                                                                                                                                                                                                                                                                                      ;
; 7:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |CinnaBoNFPGA|embedded_system:u0|ad9833_avalon:ad9833_comp_0|ad9833if:aif|clk_ctr[2]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router:router|src_channel[0]                                                                                                                                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |CinnaBoNFPGA|embedded_system:u0|ad9833_avalon:ad9833_comp_0|ad9833if:aif|bit_ctr                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|E_logic_result[9]                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[29]                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[4]                                                                                                                                                                                                                                                                                                      ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |CinnaBoNFPGA|embedded_system:u0|ad9833_avalon:ad9833_comp_0|ad9833if:aif|current_node                                                                                                                                                                                                                                                                                                          ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |CinnaBoNFPGA|embedded_system:u0|ad9833_avalon:ad9833_comp_0|ad9833if:aif|current_node                                                                                                                                                                                                                                                                                                          ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |CinnaBoNFPGA|embedded_system:u0|ad9833_avalon:ad9833_comp_0|ad9833if:aif|current_node                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CinnaBoNFPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CinnaBoNFPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CinnaBoNFPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |CinnaBoNFPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |CinnaBoNFPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                          ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |CinnaBoNFPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                               ;
; 20:1               ; 4 bits    ; 52 LEs        ; 40 LEs               ; 12 LEs                 ; Yes        ; |CinnaBoNFPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_01o1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_11o1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j7g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for embedded_system:u0|embedded_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_45o1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                              ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                              ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for embedded_system:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-----------------------------------------------+
; Assignment        ; Value ; From ; To                                            ;
+-------------------+-------+------+-----------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]        ;
+-------------------+-------+------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for embedded_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for embedded_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|ad9833_avalon:ad9833_comp_0|ad9833if:aif ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; CLKS_PER_BIT   ; 250   ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a ;
+----------------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                     ; Type                                                                                                                                          ;
+----------------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; embedded_system_nios2_qsys_0_rf_ram_a.mif ; String                                                                                                                                        ;
+----------------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                                                                                                                                ;
+------------------------------------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                 ; Untyped                                                                                                                                             ;
; WIDTH_A                            ; 32                                        ; Signed Integer                                                                                                                                      ;
; WIDTHAD_A                          ; 5                                         ; Signed Integer                                                                                                                                      ;
; NUMWORDS_A                         ; 32                                        ; Signed Integer                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                                                                                                                             ;
; WIDTH_B                            ; 32                                        ; Signed Integer                                                                                                                                      ;
; WIDTHAD_B                          ; 5                                         ; Signed Integer                                                                                                                                      ;
; NUMWORDS_B                         ; 32                                        ; Signed Integer                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                    ; Untyped                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                    ; Untyped                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                                                                                                                             ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                                                                             ;
; INIT_FILE                          ; embedded_system_nios2_qsys_0_rf_ram_a.mif ; Untyped                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                         ; Signed Integer                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                 ; Untyped                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_01o1                           ; Untyped                                                                                                                                             ;
+------------------------------------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b ;
+----------------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                     ; Type                                                                                                                                          ;
+----------------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; embedded_system_nios2_qsys_0_rf_ram_b.mif ; String                                                                                                                                        ;
+----------------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                                                                                                                                ;
+------------------------------------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                 ; Untyped                                                                                                                                             ;
; WIDTH_A                            ; 32                                        ; Signed Integer                                                                                                                                      ;
; WIDTHAD_A                          ; 5                                         ; Signed Integer                                                                                                                                      ;
; NUMWORDS_A                         ; 32                                        ; Signed Integer                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                                                                                                                             ;
; WIDTH_B                            ; 32                                        ; Signed Integer                                                                                                                                      ;
; WIDTHAD_B                          ; 5                                         ; Signed Integer                                                                                                                                      ;
; NUMWORDS_B                         ; 32                                        ; Signed Integer                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                    ; Untyped                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                    ; Untyped                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                                                                                                                             ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                                                                             ;
; INIT_FILE                          ; embedded_system_nios2_qsys_0_rf_ram_b.mif ; Untyped                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                         ; Signed Integer                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                 ; Untyped                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_11o1                           ; Untyped                                                                                                                                             ;
+------------------------------------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram ;
+----------------+----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                    ; Type                                                                                                                                                                                                                                                                                                 ;
+----------------+----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; embedded_system_nios2_qsys_0_ociram_default_contents.mif ; String                                                                                                                                                                                                                                                                                               ;
+----------------+----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                    ; Type                                                                                                                                                                                                                                                                                                       ;
+------------------------------------+----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                        ; Untyped                                                                                                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                                       ; AUTO_CARRY                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                      ; IGNORE_CARRY                                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                                                       ; AUTO_CASCADE                                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                      ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                                                        ; Untyped                                                                                                                                                                                                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT                                              ; Untyped                                                                                                                                                                                                                                                                                                    ;
; WIDTH_A                            ; 32                                                       ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; WIDTHAD_A                          ; 8                                                        ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; NUMWORDS_A                         ; 256                                                      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                             ; Untyped                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                                                     ; Untyped                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                                                     ; Untyped                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                                     ; Untyped                                                                                                                                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                                                     ; Untyped                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                                                     ; Untyped                                                                                                                                                                                                                                                                                                    ;
; WIDTH_B                            ; 1                                                        ; Untyped                                                                                                                                                                                                                                                                                                    ;
; WIDTHAD_B                          ; 1                                                        ; Untyped                                                                                                                                                                                                                                                                                                    ;
; NUMWORDS_B                         ; 1                                                        ; Untyped                                                                                                                                                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1                                                   ; Untyped                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                   ; Untyped                                                                                                                                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                                   ; Untyped                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                                   ; Untyped                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                                             ; Untyped                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                                   ; Untyped                                                                                                                                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                                                     ; Untyped                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                                                     ; Untyped                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                                                     ; Untyped                                                                                                                                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                                                     ; Untyped                                                                                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 4                                                        ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                                        ; Untyped                                                                                                                                                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                                     ; Untyped                                                                                                                                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                                                        ; Untyped                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ; Untyped                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                                                                                                                                                                                                                                                                                                    ;
; INIT_FILE                          ; embedded_system_nios2_qsys_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                   ; Untyped                                                                                                                                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                                                        ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                   ; Untyped                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                   ; Untyped                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                   ; Untyped                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                   ; Untyped                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                          ; Untyped                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                          ; Untyped                                                                                                                                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                                                    ; Untyped                                                                                                                                                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                    ; Untyped                                                                                                                                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                                                        ; Untyped                                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V                                                ; Untyped                                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_j7g1                                          ; Untyped                                                                                                                                                                                                                                                                                                    ;
+------------------------------------+----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                               ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                               ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                               ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_onchip_memory2_0:onchip_memory2_0 ;
+----------------+--------------------------------------+-----------------------------------------------------------+
; Parameter Name ; Value                                ; Type                                                      ;
+----------------+--------------------------------------+-----------------------------------------------------------+
; INIT_FILE      ; embedded_system_onchip_memory2_0.hex ; String                                                    ;
+----------------+--------------------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                            ;
+------------------------------------+--------------------------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT                          ; Untyped                                                         ;
; WIDTH_A                            ; 32                                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 10                                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 1024                                 ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 4                                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                                    ; Signed Integer                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                         ;
; INIT_FILE                          ; embedded_system_onchip_memory2_0.hex ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 1024                                 ; Signed Integer                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_45o1                      ; Untyped                                                         ;
+------------------------------------+--------------------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 14    ; Signed Integer                                                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                    ;
; UAV_ADDRESS_W               ; 14    ; Signed Integer                                                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                    ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                     ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 14    ; Signed Integer                                                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                           ;
; UAV_ADDRESS_W               ; 14    ; Signed Integer                                                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                           ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                           ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ad9833_comp_0_avalon_slave_0_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                    ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                      ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 70    ; Signed Integer                                                                                                                            ;
; PKT_QOS_L                 ; 70    ; Signed Integer                                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 67    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 67    ; Signed Integer                                                                                                                            ;
; PKT_CACHE_H               ; 82    ; Signed Integer                                                                                                                            ;
; PKT_CACHE_L               ; 79    ; Signed Integer                                                                                                                            ;
; PKT_THREAD_ID_H           ; 75    ; Signed Integer                                                                                                                            ;
; PKT_THREAD_ID_L           ; 75    ; Signed Integer                                                                                                                            ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                            ;
; ID                        ; 0     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                            ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_ADDR_W                ; 14    ; Signed Integer                                                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 70    ; Signed Integer                                                                                                                                   ;
; PKT_QOS_L                 ; 70    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 67    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 67    ; Signed Integer                                                                                                                                   ;
; PKT_CACHE_H               ; 82    ; Signed Integer                                                                                                                                   ;
; PKT_CACHE_L               ; 79    ; Signed Integer                                                                                                                                   ;
; PKT_THREAD_ID_H           ; 75    ; Signed Integer                                                                                                                                   ;
; PKT_THREAD_ID_L           ; 75    ; Signed Integer                                                                                                                                   ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                   ;
; ID                        ; 1     ; Signed Integer                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_W                ; 14    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ad9833_comp_0_avalon_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                               ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                               ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ad9833_comp_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                          ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                                 ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                                 ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                 ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                 ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                            ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router:router|embedded_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router_001:router_001|embedded_system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router_002:router_002|embedded_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router_003:router_003|embedded_system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router_003:router_004|embedded_system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                              ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                              ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                           ;
; SCHEME         ; no-arb ; String                                                                                                                                                                   ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                   ;
; SCHEME         ; no-arb ; String                                                                                                                                                                           ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                   ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                  ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                            ;
+---------------------------+----------+-----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                  ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                  ;
+---------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; embedded_system:u0|embedded_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+---------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                           ;
+----------------+-------+----------+---------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                      ;
+----------------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                    ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                               ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router_003:router_003|embedded_system_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router_002:router_002|embedded_system_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router_001:router_001|embedded_system_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router:router|embedded_system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                           ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ad9833_comp_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                              ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                 ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                          ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ad9833_comp_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_address             ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_readdata[31..30]    ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_readdata[28..25]    ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_readdata[19..18]    ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_readdata[16..14]    ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_readdata[29]        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_readdata[24]        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_readdata[23]        ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_readdata[22]        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_readdata[21]        ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_readdata[20]        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_readdata[17]        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+----------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                              ;
+--------+-------+----------+----------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                         ;
+--------+-------+----------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                       ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_pib:the_embedded_system_nios2_qsys_0_nios2_oci_pib" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                           ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                    ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo|embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                           ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_dtrace:the_embedded_system_nios2_qsys_0_nios2_oci_dtrace|embedded_system_nios2_qsys_0_nios2_oci_td_mode:embedded_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_itrace:the_embedded_system_nios2_qsys_0_nios2_oci_itrace" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                              ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_dbrk:the_embedded_system_nios2_qsys_0_nios2_oci_dbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_xbrk:the_embedded_system_nios2_qsys_0_nios2_oci_xbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                    ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                               ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci" ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                  ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_test_bench:the_embedded_system_nios2_qsys_0_test_bench" ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                 ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                                                                                            ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0" ;
+--------------+--------+----------+-------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                               ;
+--------------+--------+----------+-------------------------------------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected                                ;
+--------------+--------+----------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:u0"                                                                                      ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; ad9833_io_readdata[31..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ad9833_io_readdata[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 730                         ;
;     CLR               ; 152                         ;
;     CLR SCLR          ; 67                          ;
;     CLR SCLR SLD      ; 16                          ;
;     CLR SLD           ; 53                          ;
;     ENA               ; 117                         ;
;     ENA CLR           ; 36                          ;
;     ENA CLR SCLR      ; 30                          ;
;     ENA CLR SLD       ; 17                          ;
;     ENA SCLR          ; 77                          ;
;     ENA SCLR SLD      ; 21                          ;
;     ENA SLD           ; 9                           ;
;     SCLR              ; 2                           ;
;     SLD               ; 33                          ;
;     plain             ; 100                         ;
; arriav_lcell_comb     ; 901                         ;
;     arith             ; 71                          ;
;         1 data inputs ; 39                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 1                           ;
;     extend            ; 20                          ;
;         7 data inputs ; 20                          ;
;     normal            ; 810                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 123                         ;
;         3 data inputs ; 141                         ;
;         4 data inputs ; 170                         ;
;         5 data inputs ; 228                         ;
;         6 data inputs ; 140                         ;
; boundary_port         ; 31                          ;
; stratixv_ram_block    ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.16                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 77                                       ;
;     CLR               ; 3                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 21                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 90                                       ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 89                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 19                                       ;
;         3 data inputs ; 16                                       ;
;         4 data inputs ; 16                                       ;
;         5 data inputs ; 22                                       ;
;         6 data inputs ; 11                                       ;
; boundary_port         ; 91                                       ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.48                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:02     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Aug 07 14:34:20 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Cinna-BoN-FPGA -c Cinna-BoN-FPGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/embedded_system.v
    Info (12023): Found entity 1: embedded_system File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/embedded_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv
    Info (12023): Found entity 1: embedded_system_irq_mapper File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0 File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_avalon_st_adapter File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_rsp_mux_001 File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_rsp_mux File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_rsp_demux File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_cmd_mux_001 File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_cmd_mux File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_cmd_demux_001 File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_cmd_demux File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_router_003_default_decode File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: embedded_system_mm_interconnect_0_router_003 File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_router_002_default_decode File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: embedded_system_mm_interconnect_0_router_002 File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_router_001_default_decode File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: embedded_system_mm_interconnect_0_router_001 File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_router_default_decode File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: embedded_system_mm_interconnect_0_router File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v
    Info (12023): Found entity 1: embedded_system_onchip_memory2_0 File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v Line: 21
Info (12021): Found 21 design units, including 21 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v
    Info (12023): Found entity 1: embedded_system_nios2_qsys_0_register_bank_a_module File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 21
    Info (12023): Found entity 2: embedded_system_nios2_qsys_0_register_bank_b_module File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 87
    Info (12023): Found entity 3: embedded_system_nios2_qsys_0_nios2_oci_debug File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 153
    Info (12023): Found entity 4: embedded_system_nios2_qsys_0_ociram_sp_ram_module File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 295
    Info (12023): Found entity 5: embedded_system_nios2_qsys_0_nios2_ocimem File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 359
    Info (12023): Found entity 6: embedded_system_nios2_qsys_0_nios2_avalon_reg File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 543
    Info (12023): Found entity 7: embedded_system_nios2_qsys_0_nios2_oci_break File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 636
    Info (12023): Found entity 8: embedded_system_nios2_qsys_0_nios2_oci_xbrk File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 931
    Info (12023): Found entity 9: embedded_system_nios2_qsys_0_nios2_oci_dbrk File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 1138
    Info (12023): Found entity 10: embedded_system_nios2_qsys_0_nios2_oci_itrace File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 1325
    Info (12023): Found entity 11: embedded_system_nios2_qsys_0_nios2_oci_td_mode File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 1649
    Info (12023): Found entity 12: embedded_system_nios2_qsys_0_nios2_oci_dtrace File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 1717
    Info (12023): Found entity 13: embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 1812
    Info (12023): Found entity 14: embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 1884
    Info (12023): Found entity 15: embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 1927
    Info (12023): Found entity 16: embedded_system_nios2_qsys_0_nios2_oci_fifo File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 1974
    Info (12023): Found entity 17: embedded_system_nios2_qsys_0_nios2_oci_pib File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2476
    Info (12023): Found entity 18: embedded_system_nios2_qsys_0_nios2_oci_im File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2545
    Info (12023): Found entity 19: embedded_system_nios2_qsys_0_nios2_performance_monitors File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2662
    Info (12023): Found entity 20: embedded_system_nios2_qsys_0_nios2_oci File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2679
    Info (12023): Found entity 21: embedded_system_nios2_qsys_0 File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 3188
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: embedded_system_nios2_qsys_0_jtag_debug_module_sysclk File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: embedded_system_nios2_qsys_0_jtag_debug_module_tck File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: embedded_system_nios2_qsys_0_jtag_debug_module_wrapper File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_oci_test_bench.v
    Info (12023): Found entity 1: embedded_system_nios2_qsys_0_oci_test_bench File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_oci_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_test_bench.v
    Info (12023): Found entity 1: embedded_system_nios2_qsys_0_test_bench File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/ad9833_avalon.v
    Info (12023): Found entity 1: ad9833_avalon File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833_avalon.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/ad9833if.v
    Info (12023): Found entity 1: ad9833if File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cinna-bon-fpga.v
    Info (12023): Found entity 1: CinnaBoNFPGA File: D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debouncer.v
    Info (12023): Found entity 1: Debouncer File: D:/Cinna-BoN-FPGA/debouncer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sevled.v
    Info (12023): Found entity 1: SevLedDecoder File: D:/Cinna-BoN-FPGA/sevled.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file seqblinker.v
    Info (12023): Found entity 1: SeqBlinker File: D:/Cinna-BoN-FPGA/SeqBlinker.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uartrxr.v
    Info (12023): Found entity 1: UartRxr File: D:/Cinna-BoN-FPGA/UartRxr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uarttxr.v
    Info (12023): Found entity 1: UartTxr File: D:/Cinna-BoN-FPGA/UartTxr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adcreceiver.v
    Info (12023): Found entity 1: AdcReceiver File: D:/Cinna-BoN-FPGA/AdcReceiver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ad9767if.v
    Info (12023): Found entity 1: ad9767if File: D:/Cinna-BoN-FPGA/ad9767if.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sinerom.v
    Info (12023): Found entity 1: sinerom File: D:/Cinna-BoN-FPGA/sinerom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ad9767sine.v
    Info (12023): Found entity 1: ad9767sine File: D:/Cinna-BoN-FPGA/ad9767sine.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ad9833if.v
    Info (12023): Found entity 1: ad9833if File: D:/Cinna-BoN-FPGA/ad9833if.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ad9833_avalon.v
    Info (12023): Found entity 1: ad9833_avalon File: D:/Cinna-BoN-FPGA/ad9833_avalon.v Line: 1
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(20): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 20
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(21): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 21
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(22): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 22
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(23): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 23
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(24): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 24
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(25): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 25
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(26): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 26
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(27): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 27
Warning (10037): Verilog HDL or VHDL warning at embedded_system_nios2_qsys_0.v(1617): conditional expression evaluates to a constant File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 1617
Warning (10037): Verilog HDL or VHDL warning at embedded_system_nios2_qsys_0.v(1619): conditional expression evaluates to a constant File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 1619
Warning (10037): Verilog HDL or VHDL warning at embedded_system_nios2_qsys_0.v(1777): conditional expression evaluates to a constant File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 1777
Warning (10037): Verilog HDL or VHDL warning at embedded_system_nios2_qsys_0.v(2607): conditional expression evaluates to a constant File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2607
Warning (10222): Verilog HDL Parameter Declaration warning at UartRxr.v(10): Parameter Declaration in module "UartRxr" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/UartRxr.v Line: 10
Warning (10222): Verilog HDL Parameter Declaration warning at UartRxr.v(11): Parameter Declaration in module "UartRxr" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/UartRxr.v Line: 11
Warning (10222): Verilog HDL Parameter Declaration warning at UartRxr.v(12): Parameter Declaration in module "UartRxr" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/UartRxr.v Line: 12
Warning (10222): Verilog HDL Parameter Declaration warning at UartRxr.v(13): Parameter Declaration in module "UartRxr" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/UartRxr.v Line: 13
Warning (10222): Verilog HDL Parameter Declaration warning at UartRxr.v(14): Parameter Declaration in module "UartRxr" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/UartRxr.v Line: 14
Warning (10222): Verilog HDL Parameter Declaration warning at UartTxr.v(11): Parameter Declaration in module "UartTxr" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/UartTxr.v Line: 11
Warning (10222): Verilog HDL Parameter Declaration warning at UartTxr.v(12): Parameter Declaration in module "UartTxr" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/UartTxr.v Line: 12
Warning (10222): Verilog HDL Parameter Declaration warning at UartTxr.v(13): Parameter Declaration in module "UartTxr" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/UartTxr.v Line: 13
Warning (10222): Verilog HDL Parameter Declaration warning at UartTxr.v(14): Parameter Declaration in module "UartTxr" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/UartTxr.v Line: 14
Warning (10222): Verilog HDL Parameter Declaration warning at UartTxr.v(15): Parameter Declaration in module "UartTxr" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/UartTxr.v Line: 15
Warning (10222): Verilog HDL Parameter Declaration warning at AdcReceiver.v(37): Parameter Declaration in module "AdcReceiver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/AdcReceiver.v Line: 37
Warning (10222): Verilog HDL Parameter Declaration warning at AdcReceiver.v(38): Parameter Declaration in module "AdcReceiver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/AdcReceiver.v Line: 38
Warning (10222): Verilog HDL Parameter Declaration warning at AdcReceiver.v(39): Parameter Declaration in module "AdcReceiver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/AdcReceiver.v Line: 39
Warning (10222): Verilog HDL Parameter Declaration warning at AdcReceiver.v(40): Parameter Declaration in module "AdcReceiver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/AdcReceiver.v Line: 40
Warning (10222): Verilog HDL Parameter Declaration warning at AdcReceiver.v(41): Parameter Declaration in module "AdcReceiver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/AdcReceiver.v Line: 41
Warning (10222): Verilog HDL Parameter Declaration warning at AdcReceiver.v(42): Parameter Declaration in module "AdcReceiver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/AdcReceiver.v Line: 42
Warning (10222): Verilog HDL Parameter Declaration warning at AdcReceiver.v(43): Parameter Declaration in module "AdcReceiver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/AdcReceiver.v Line: 43
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(20): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/ad9833if.v Line: 20
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(21): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/ad9833if.v Line: 21
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(22): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/ad9833if.v Line: 22
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(23): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/ad9833if.v Line: 23
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(24): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/ad9833if.v Line: 24
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(25): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/ad9833if.v Line: 25
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(26): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/ad9833if.v Line: 26
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(27): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/ad9833if.v Line: 27
Info (12127): Elaborating entity "CinnaBoNFPGA" for the top level hierarchy
Info (12128): Elaborating entity "embedded_system" for hierarchy "embedded_system:u0" File: D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.v Line: 16
Info (12128): Elaborating entity "ad9833_avalon" for hierarchy "embedded_system:u0|ad9833_avalon:ad9833_comp_0" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/embedded_system.v Line: 55
Warning (10034): Output port "Q_export[31..5]" at ad9833_avalon.v(10) has no driver File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833_avalon.v Line: 10
Info (12128): Elaborating entity "ad9833if" for hierarchy "embedded_system:u0|ad9833_avalon:ad9833_comp_0|ad9833if:aif" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833_avalon.v Line: 29
Warning (10230): Verilog HDL assignment warning at ad9833if.v(80): truncated value with size 32 to match size of target (16) File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 80
Warning (10230): Verilog HDL assignment warning at ad9833if.v(93): truncated value with size 32 to match size of target (16) File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 93
Warning (10230): Verilog HDL assignment warning at ad9833if.v(119): truncated value with size 32 to match size of target (6) File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 119
Warning (10230): Verilog HDL assignment warning at ad9833if.v(122): truncated value with size 32 to match size of target (16) File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 122
Warning (10230): Verilog HDL assignment warning at ad9833if.v(140): truncated value with size 32 to match size of target (16) File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 140
Warning (10230): Verilog HDL assignment warning at ad9833if.v(150): truncated value with size 32 to match size of target (3) File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 150
Warning (10230): Verilog HDL assignment warning at ad9833if.v(154): truncated value with size 32 to match size of target (16) File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 154
Info (12128): Elaborating entity "embedded_system_nios2_qsys_0" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/embedded_system.v Line: 84
Info (12128): Elaborating entity "embedded_system_nios2_qsys_0_test_bench" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_test_bench:the_embedded_system_nios2_qsys_0_test_bench" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 3856
Info (12128): Elaborating entity "embedded_system_nios2_qsys_0_register_bank_a_module" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 4341
Info (12128): Elaborating entity "altsyncram" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 58
Info (12130): Elaborated megafunction instantiation "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 58
Info (12133): Instantiated megafunction "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "embedded_system_nios2_qsys_0_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_01o1.tdf
    Info (12023): Found entity 1: altsyncram_01o1 File: D:/Cinna-BoN-FPGA/db/altsyncram_01o1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_01o1" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_01o1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "embedded_system_nios2_qsys_0_register_bank_b_module" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 4362
Info (12128): Elaborating entity "altsyncram" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 124
Info (12130): Elaborated megafunction instantiation "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 124
Info (12133): Instantiated megafunction "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter: File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 124
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "embedded_system_nios2_qsys_0_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_11o1.tdf
    Info (12023): Found entity 1: altsyncram_11o1 File: D:/Cinna-BoN-FPGA/db/altsyncram_11o1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_11o1" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_11o1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "embedded_system_nios2_qsys_0_nios2_oci" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 4831
Info (12128): Elaborating entity "embedded_system_nios2_qsys_0_nios2_oci_debug" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2860
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 220
Info (12130): Elaborated megafunction instantiation "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 220
Info (12133): Instantiated megafunction "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "embedded_system_nios2_qsys_0_nios2_ocimem" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2880
Info (12128): Elaborating entity "embedded_system_nios2_qsys_0_ociram_sp_ram_module" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 510
Info (12128): Elaborating entity "altsyncram" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 335
Info (12130): Elaborated megafunction instantiation "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 335
Info (12133): Instantiated megafunction "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 335
    Info (12134): Parameter "init_file" = "embedded_system_nios2_qsys_0_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j7g1.tdf
    Info (12023): Found entity 1: altsyncram_j7g1 File: D:/Cinna-BoN-FPGA/db/altsyncram_j7g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_j7g1" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j7g1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "embedded_system_nios2_qsys_0_nios2_avalon_reg" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2899
Info (12128): Elaborating entity "embedded_system_nios2_qsys_0_nios2_oci_break" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_break:the_embedded_system_nios2_qsys_0_nios2_oci_break" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2930
Info (12128): Elaborating entity "embedded_system_nios2_qsys_0_nios2_oci_xbrk" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_xbrk:the_embedded_system_nios2_qsys_0_nios2_oci_xbrk" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2951
Info (12128): Elaborating entity "embedded_system_nios2_qsys_0_nios2_oci_dbrk" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_dbrk:the_embedded_system_nios2_qsys_0_nios2_oci_dbrk" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2977
Info (12128): Elaborating entity "embedded_system_nios2_qsys_0_nios2_oci_itrace" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_itrace:the_embedded_system_nios2_qsys_0_nios2_oci_itrace" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2996
Info (12128): Elaborating entity "embedded_system_nios2_qsys_0_nios2_oci_dtrace" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_dtrace:the_embedded_system_nios2_qsys_0_nios2_oci_dtrace" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 3011
Info (12128): Elaborating entity "embedded_system_nios2_qsys_0_nios2_oci_td_mode" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_dtrace:the_embedded_system_nios2_qsys_0_nios2_oci_dtrace|embedded_system_nios2_qsys_0_nios2_oci_td_mode:embedded_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 1766
Info (12128): Elaborating entity "embedded_system_nios2_qsys_0_nios2_oci_fifo" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 3030
Info (12128): Elaborating entity "embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo|embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2101
Info (12128): Elaborating entity "embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo|embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2110
Info (12128): Elaborating entity "embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo|embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2119
Info (12128): Elaborating entity "embedded_system_nios2_qsys_0_oci_test_bench" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo|embedded_system_nios2_qsys_0_oci_test_bench:the_embedded_system_nios2_qsys_0_oci_test_bench" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2127
Warning (12158): Entity "embedded_system_nios2_qsys_0_oci_test_bench" contains only dangling pins File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2127
Info (12128): Elaborating entity "embedded_system_nios2_qsys_0_nios2_oci_pib" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_pib:the_embedded_system_nios2_qsys_0_nios2_oci_pib" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 3040
Info (12128): Elaborating entity "embedded_system_nios2_qsys_0_nios2_oci_im" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_im:the_embedded_system_nios2_qsys_0_nios2_oci_im" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 3061
Info (12128): Elaborating entity "embedded_system_nios2_qsys_0_jtag_debug_module_wrapper" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 3166
Info (12128): Elaborating entity "embedded_system_nios2_qsys_0_jtag_debug_module_tck" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v Line: 166
Info (12128): Elaborating entity "embedded_system_nios2_qsys_0_jtag_debug_module_sysclk" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v Line: 189
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v Line: 219
Info (12130): Elaborated megafunction instantiation "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v Line: 219
Info (12133): Instantiated megafunction "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy" with the following parameter: File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v Line: 219
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "embedded_system_onchip_memory2_0" for hierarchy "embedded_system:u0|embedded_system_onchip_memory2_0:onchip_memory2_0" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/embedded_system.v Line: 98
Info (12128): Elaborating entity "altsyncram" for hierarchy "embedded_system:u0|embedded_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "embedded_system:u0|embedded_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "embedded_system:u0|embedded_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "embedded_system_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_45o1.tdf
    Info (12023): Found entity 1: altsyncram_45o1 File: D:/Cinna-BoN-FPGA/db/altsyncram_45o1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_45o1" for hierarchy "embedded_system:u0|embedded_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_45o1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "embedded_system_mm_interconnect_0" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/embedded_system.v Line: 134
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v Line: 355
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v Line: 415
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ad9833_comp_0_avalon_slave_0_translator" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v Line: 479
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v Line: 543
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v Line: 607
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v Line: 688
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v Line: 769
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ad9833_comp_0_avalon_slave_0_agent" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v Line: 853
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ad9833_comp_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v Line: 894
Info (12128): Elaborating entity "embedded_system_mm_interconnect_0_router" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router:router" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v Line: 1160
Info (12128): Elaborating entity "embedded_system_mm_interconnect_0_router_default_decode" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router:router|embedded_system_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv Line: 186
Info (12128): Elaborating entity "embedded_system_mm_interconnect_0_router_001" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router_001:router_001" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v Line: 1176
Info (12128): Elaborating entity "embedded_system_mm_interconnect_0_router_001_default_decode" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router_001:router_001|embedded_system_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "embedded_system_mm_interconnect_0_router_002" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router_002:router_002" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v Line: 1192
Info (12128): Elaborating entity "embedded_system_mm_interconnect_0_router_002_default_decode" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router_002:router_002|embedded_system_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "embedded_system_mm_interconnect_0_router_003" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router_003:router_003" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v Line: 1208
Info (12128): Elaborating entity "embedded_system_mm_interconnect_0_router_003_default_decode" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_router_003:router_003|embedded_system_mm_interconnect_0_router_003_default_decode:the_default_decode" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "embedded_system_mm_interconnect_0_cmd_demux" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v Line: 1253
Info (12128): Elaborating entity "embedded_system_mm_interconnect_0_cmd_demux_001" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v Line: 1276
Info (12128): Elaborating entity "embedded_system_mm_interconnect_0_cmd_mux" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v Line: 1293
Info (12128): Elaborating entity "embedded_system_mm_interconnect_0_cmd_mux_001" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v Line: 1316
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "embedded_system_mm_interconnect_0_rsp_demux" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v Line: 1356
Info (12128): Elaborating entity "embedded_system_mm_interconnect_0_rsp_mux" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v Line: 1431
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "embedded_system_mm_interconnect_0_rsp_mux_001" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v Line: 1454
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "embedded_system_mm_interconnect_0_avalon_st_adapter" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v Line: 1483
Info (12128): Elaborating entity "embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "embedded_system:u0|embedded_system_mm_interconnect_0:mm_interconnect_0|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "embedded_system_irq_mapper" for hierarchy "embedded_system:u0|embedded_system_irq_mapper:irq_mapper" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/embedded_system.v Line: 140
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "embedded_system:u0|altera_reset_controller:rst_controller" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/embedded_system.v Line: 203
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "embedded_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "embedded_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_reset_controller.v Line: 220
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.08.07.14:34:38 Progress: Loading sld4ba3b029/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4ba3b029/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Cinna-BoN-FPGA/db/ip/sld4ba3b029/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Cinna-BoN-FPGA/db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Cinna-BoN-FPGA/db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Cinna-BoN-FPGA/db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Cinna-BoN-FPGA/db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Cinna-BoN-FPGA/db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Cinna-BoN-FPGA/db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 30 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file D:/Cinna-BoN-FPGA/output_files/Cinna-BoN-FPGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1472 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 1335 logic cells
    Info (21064): Implemented 128 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings
    Info: Peak virtual memory: 804 megabytes
    Info: Processing ended: Wed Aug 07 14:34:51 2019
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:55


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Cinna-BoN-FPGA/output_files/Cinna-BoN-FPGA.map.smsg.


