// Seed: 1165904416
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    output tri1 id_4
);
  initial $unsigned(32);
  ;
  logic id_6;
  ;
  wire id_7;
  wire id_8;
  ;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input wor id_2,
    output tri id_3,
    output tri0 id_4,
    output wand id_5,
    input wire id_6,
    input uwire id_7,
    input tri1 id_8,
    input tri0 id_9,
    input wand id_10,
    input supply0 id_11,
    input wor id_12,
    input tri1 id_13[-1 : 1],
    input uwire id_14,
    output wor id_15,
    output tri0 id_16,
    input wor id_17,
    input tri id_18,
    input supply0 id_19,
    input wire id_20,
    input tri0 id_21
);
  wire id_23;
  ;
  wire id_24;
  assign id_23 = id_13;
  logic id_25, id_26;
  assign id_23 = id_7;
  assign id_24 = id_18;
  wire  id_27;
  logic id_28;
  wire  id_29 = id_6;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_12,
      id_20,
      id_3
  );
endmodule
