
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004179                       # Number of seconds simulated
sim_ticks                                  4179445000                       # Number of ticks simulated
final_tick                                 4179445000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  83677                       # Simulator instruction rate (inst/s)
host_op_rate                                   129674                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               62697897                       # Simulator tick rate (ticks/s)
host_mem_usage                                 672648                       # Number of bytes of host memory used
host_seconds                                    66.66                       # Real time elapsed on the host
sim_insts                                     5577907                       # Number of instructions simulated
sim_ops                                       8644101                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4179445000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2196160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2247744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           30336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               35121                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          474                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                474                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          12342309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         525466898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             537809207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     12342309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12342309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        7258380                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7258380                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        7258380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         12342309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        525466898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            545067587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     34313.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000654152250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           28                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           28                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               65418                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                431                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35121                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        474                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35121                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      474                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2247616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   29376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2247744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                30336                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4179260000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35121                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  474                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     72.214295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.751630                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    57.546133                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29541     93.76%     93.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1699      5.39%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           83      0.26%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           42      0.13%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           37      0.12%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           24      0.08%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      0.02%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      0.03%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           66      0.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31508                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           28                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1249.464286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    393.994078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4421.207481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           25     89.29%     89.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      7.14%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      3.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            28                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           28                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.392857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.375504                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.785955                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               22     78.57%     78.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      3.57%     82.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5     17.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            28                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        51584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2196032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        29376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 12342308.607961103320                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 525436272.040904879570                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 7028684.430588271469                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          806                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34315                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          474                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25949250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1889302750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17093350500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32195.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     55057.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  36061920.89                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1256770750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1915252000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  175595000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     35786.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54536.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       537.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    537.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.56                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3689                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     369                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 10.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.85                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     117411.43                       # Average gap between requests
system.mem_ctrls.pageHitRate                    11.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                113268960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 60173520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               127092000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2244600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         118625520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            324414930                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2531520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       356032830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         4257120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        641245740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1749886740                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            418.688783                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3461455500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       976000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      50180000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2669555750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     11082250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     666769500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    780881500                       # Time in different power states
system.mem_ctrls_1.actEnergy                111783840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 59399340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               123657660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 151380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         118010880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            317276820                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3924000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       351760110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         9314400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        643772580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1739051010                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            416.096159                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3472820750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4467000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      49920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2677784000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     24259500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     651754750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    771259750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   4179445000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  530097                       # Number of BP lookups
system.cpu.branchPred.condPredicted            530097                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2682                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               527180                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1405                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                353                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          527180                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             507916                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19264                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1778                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4179445000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1604899                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       13107                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        439134                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            83                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   4179445000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   4179445000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       17071                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           120                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      4179445000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4179446                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              37859                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5656314                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      530097                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             509321                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4103849                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5454                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        108                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           411                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     17025                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1023                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4145020                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.120623                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.210311                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2600455     62.74%     62.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   217790      5.25%     67.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   100438      2.42%     70.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   101541      2.45%     72.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    89862      2.17%     75.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    88400      2.13%     77.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   102342      2.47%     79.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   102300      2.47%     82.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   741892     17.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4145020                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.126834                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.353365                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   403857                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2637449                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    274938                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                826049                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2727                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8767202                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2727                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   539758                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1493988                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2450                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    892006                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1214091                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8756427                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                332721                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 698482                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    365                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  15865                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            16307998                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20153175                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13388481                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             12307                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16177462                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   130536                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 90                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             62                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3343167                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               534046                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               15876                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               954                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              107                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8736656                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  77                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9779917                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               688                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           92631                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       135866                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             50                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4145020                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.359438                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.754333                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              846871     20.43%     20.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              476302     11.49%     31.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              863353     20.83%     52.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              980769     23.66%     76.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              570987     13.78%     90.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              203362      4.91%     95.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              118541      2.86%     97.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               56082      1.35%     99.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               28753      0.69%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4145020                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    6994      5.53%      5.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      5.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      5.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      5.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      5.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      5.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      5.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      5.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      5.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      5.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      5.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%      5.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      5.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.01%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     22      0.02%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     3      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 119035     94.08%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   417      0.33%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                17      0.01%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               22      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2212      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8153520     83.37%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1142      0.01%     83.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 149      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  414      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  827      0.01%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1049      0.01%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 614      0.01%     83.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                197      0.00%     83.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1604608     16.41%     99.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13192      0.13%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1571      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            392      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9779917                       # Type of FU issued
system.cpu.iq.rate                           2.340003                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      126528                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012938                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           23821357                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           8818783                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8690343                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               10713                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              10614                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4806                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                9898871                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    5362                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2329                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        13773                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6118                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       1076053                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2727                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   43371                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3951                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8736733                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               107                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                534046                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                15876                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 57                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    605                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3139                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             37                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            697                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2736                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3433                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9774473                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1604877                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5444                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1617980                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   518292                       # Number of branches executed
system.cpu.iew.exec_stores                      13103                       # Number of stores executed
system.cpu.iew.exec_rate                     2.338701                       # Inst execution rate
system.cpu.iew.wb_sent                        8696520                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8695149                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7737388                       # num instructions producing a value
system.cpu.iew.wb_consumers                  14258814                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.080455                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.542639                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           92735                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2701                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4131014                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.092489                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.387103                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2629044     63.64%     63.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       457667     11.08%     74.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        14118      0.34%     75.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        10254      0.25%     75.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         4807      0.12%     75.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         3116      0.08%     75.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1197      0.03%     75.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1042      0.03%     75.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1009769     24.44%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4131014                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5577907                       # Number of instructions committed
system.cpu.commit.committedOps                8644101                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         530031                       # Number of memory references committed
system.cpu.commit.loads                        520273                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     515040                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3004                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8641214                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1155      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8109862     93.82%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.01%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     93.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          519611      6.01%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9422      0.11%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          662      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8644101                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1009769                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11858081                       # The number of ROB reads
system.cpu.rob.rob_writes                    17487847                       # The number of ROB writes
system.cpu.timesIdled                             475                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           34426                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5577907                       # Number of Instructions Simulated
system.cpu.committedOps                       8644101                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.749286                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.749286                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.334604                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.334604                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 15436615                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8161491                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      7606                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4007                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5100585                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8068073                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2659175                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4179445000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1006.408105                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              531787                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            493842                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.076836                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1006.408105                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982820                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982820                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          480                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          544                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1565616                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1565616                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4179445000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        28629                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           28629                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         9316                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9316                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        37945                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            37945                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        37945                       # number of overall hits
system.cpu.dcache.overall_hits::total           37945                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       497500                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        497500                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          442                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          442                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       497942                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         497942                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       497942                       # number of overall misses
system.cpu.dcache.overall_misses::total        497942                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16767866000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16767866000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     46005000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     46005000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  16813871000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16813871000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16813871000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16813871000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       526129                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       526129                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         9758                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9758                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       535887                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       535887                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       535887                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       535887                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.945586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.945586                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.045296                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.045296                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.929192                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.929192                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.929192                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.929192                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33704.253266                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33704.253266                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 104083.710407                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 104083.710407                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33766.725844                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33766.725844                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33766.725844                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33766.725844                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3389854                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            478893                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.078521                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          556                       # number of writebacks
system.cpu.dcache.writebacks::total               556                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4095                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4095                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         4100                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4100                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4100                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4100                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       493405                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       493405                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          437                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          437                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       493842                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       493842                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       493842                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       493842                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15440130000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15440130000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     44710000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     44710000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15484840000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15484840000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15484840000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15484840000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.937802                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.937802                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.044784                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.044784                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.921541                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.921541                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.921541                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.921541                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31293.014866                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31293.014866                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102311.212815                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102311.212815                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31355.858756                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31355.858756                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31355.858756                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31355.858756                       # average overall mshr miss latency
system.cpu.dcache.replacements                 492818                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4179445000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4179445000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4179445000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           680.735669                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               16747                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               818                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.473105                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   680.735669                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.664781                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.664781                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          725                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          668                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.708008                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             34868                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            34868                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4179445000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        15929                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           15929                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        15929                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            15929                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        15929                       # number of overall hits
system.cpu.icache.overall_hits::total           15929                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1096                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1096                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1096                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1096                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1096                       # number of overall misses
system.cpu.icache.overall_misses::total          1096                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    108725998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    108725998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    108725998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    108725998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    108725998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    108725998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        17025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        17025                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17025                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        17025                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17025                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.064376                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.064376                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.064376                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.064376                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.064376                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.064376                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99202.552920                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99202.552920                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99202.552920                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99202.552920                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99202.552920                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99202.552920                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          200                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           40                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           93                       # number of writebacks
system.cpu.icache.writebacks::total                93                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          278                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          278                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          278                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          278                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          278                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          278                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          818                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          818                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          818                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          818                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          818                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          818                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     86152998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     86152998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     86152998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     86152998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     86152998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     86152998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.048047                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.048047                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.048047                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.048047                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.048047                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.048047                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 105321.513447                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 105321.513447                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 105321.513447                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 105321.513447                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 105321.513447                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 105321.513447                       # average overall mshr miss latency
system.cpu.icache.replacements                     93                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4179445000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4179445000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   4179445000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 27438.249457                       # Cycle average of tags in use
system.l2.tags.total_refs                      987562                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35143                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.101243                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.016038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       201.100877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     27237.132542                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.831211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.837349                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32611                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7935639                       # Number of tag accesses
system.l2.tags.data_accesses                  7935639                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   4179445000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks          556                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              556                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           92                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               92                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    14                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        459513                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            459513                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               459527                       # number of demand (read+write) hits
system.l2.demand_hits::total                   459539                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data              459527                       # number of overall hits
system.l2.overall_hits::total                  459539                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             423                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 423                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          806                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              806                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        33892                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           33892                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                806                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              34315                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35121                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               806                       # number of overall misses
system.l2.overall_misses::.cpu.data             34315                       # number of overall misses
system.l2.overall_misses::total                 35121                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     43076000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      43076000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     83427000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     83427000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   4303910000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4303910000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     83427000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4346986000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4430413000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     83427000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4346986000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4430413000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks          556                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          556                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           92                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           92                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           437                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               437                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          818                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            818                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       493405                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        493405                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              818                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           493842                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               494660                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             818                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          493842                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              494660                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.967963                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.967963                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985330                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985330                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068690                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068690                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.985330                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.069486                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071000                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985330                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.069486                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071000                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101834.515366                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101834.515366                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 103507.444169                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 103507.444169                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 126988.964947                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 126988.964947                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 103507.444169                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 126678.886784                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 126147.119957                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 103507.444169                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 126678.886784                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 126147.119957                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 474                       # number of writebacks
system.l2.writebacks::total                       474                       # number of writebacks
system.l2.ReadExReq_mshr_misses::.cpu.data          423                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            423                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          806                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          806                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        33892                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        33892                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         34315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35121                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        34315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35121                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     34616000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     34616000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     67307000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     67307000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3626070000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3626070000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     67307000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3660686000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3727993000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     67307000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3660686000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3727993000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.967963                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.967963                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985330                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985330                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068690                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068690                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.069486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.071000                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.069486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.071000                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81834.515366                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81834.515366                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 83507.444169                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83507.444169                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 106988.964947                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106988.964947                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 83507.444169                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 106678.886784                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106147.119957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 83507.444169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 106678.886784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106147.119957                       # average overall mshr miss latency
system.l2.replacements                           2375                       # number of replacements
system.membus.snoop_filter.tot_requests         36806                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1687                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   4179445000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              34698                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          474                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1211                       # Transaction distribution
system.membus.trans_dist::ReadExReq               423                       # Transaction distribution
system.membus.trans_dist::ReadExResp              423                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         34698                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        71927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        71927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  71927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2278080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2278080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2278080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35121                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35121    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35121                       # Request fanout histogram
system.membus.reqLayer2.occupancy            38702000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          196706000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       987571                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       492915                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            690                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          690                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   4179445000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            494223                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1030                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           93                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          494163                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              437                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             437                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           818                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       493405                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1729                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1480502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1482231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        58304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31641472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31699776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2375                       # Total snoops (count)
system.tol2bus.snoopTraffic                     30336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           497035                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001414                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037582                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 496332     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    703      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             497035                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          988869000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             23.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2455998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1481526000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            35.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
