use std::ports::new_mut_wire;
use std::ports::read_mut_wire;

struct port SdramClocks {
    clk_50e6: clock,
    clk_50e6_180deg: clock
}

#[no_mangle]
entity dram_pll(
    #[no_mangle] clk25: clock,
    #[no_mangle] rst: bool,
) -> SdramClocks __builtin__ 
