// Seed: 556120217
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(1'b0, posedge 1) begin : LABEL_0
    id_2 <= #id_1 1 == 1;
  end
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_4
  );
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
