{
    "_type": "Events",
    "timestamp": "Mon Sep 26 21:05:50 2022",
    "implementer": "A",
    "cpuid": "0x41c07",
    "cpu": "Cortex-A7",
    "architecture": "armv7-a",
    "pmu_architecture": "pmuv2",
    "counters": 4,
    "refs": [
        {
            "ref": "Cortex-A7 TRM",
            "public": true
        },
        {
            "ref": "gator events-Cortex-A7.xml",
            "url": "https://raw.githubusercontent.com/ARM-software/gator/master/daemon/events-Cortex-A7.xml",
            "public": true
        }
    ],
    "events": [
        {
            "code": 0,
            "refs": [
                0,
                1
            ],
            "name": "SW_INCR",
            "type": "UEVT",
            "description": "Software increment. The register is incremented only on writes to the Software Increment Register. See the ARM Architecture Reference Manual"
        },
        {
            "code": 1,
            "refs": [
                0,
                1
            ],
            "name": "L1I_CACHE_REFILL",
            "architectural": false,
            "type": "UEVT",
            "subtype": "REFILL",
            "component": "L1I",
            "event_bits": 1,
            "event_lsb": 0,
            "trace_lsb": 0,
            "description": "Instruction fetch that causes a refill at (at least) the lowest level of instruction or unified cache. Includes the speculative linefills in the count"
        },
        {
            "code": 2,
            "refs": [
                0,
                1
            ],
            "name": "L1I_TLB_REFILL",
            "architectural": false,
            "type": "UEVT",
            "component": "L1ITLB",
            "event_bits": 1,
            "event_lsb": 1,
            "trace_lsb": 1,
            "description": "Instruction fetch that causes a TLB refill at (at least) the lowest level of TLB. Includes the speculative requests in the count"
        },
        {
            "code": 3,
            "refs": [
                0,
                1
            ],
            "name": "L1D_CACHE_REFILL",
            "architectural": false,
            "type": "UEVT",
            "subtype": "WRITE",
            "component": "L1D",
            "event_bits": 1,
            "event_lsb": 2,
            "trace_lsb": 2,
            "description": "Data read or write operation that causes a refill at (at least) the lowest level of data or unified cache. Counts the number of allocations performed in the Data Cache because of a read or a write"
        },
        {
            "code": 4,
            "refs": [
                0,
                1
            ],
            "name": "L1D_CACHE",
            "architectural": false,
            "type": "UEVT",
            "subtype": "WRITE",
            "component": "L1D",
            "event_bits": 1,
            "event_lsb": 3,
            "trace_lsb": 3,
            "description": "Data read or write operation that causes a cache access at (at least) the lowest level of data or unified cache. This includes speculative reads"
        },
        {
            "code": 5,
            "refs": [
                0,
                1
            ],
            "name": "L1D_TLB_REFILL",
            "architectural": false,
            "type": "UEVT",
            "subtype": "WRITE",
            "component": "L1DTLB",
            "event_bits": 1,
            "event_lsb": 4,
            "trace_lsb": 4,
            "description": "Data read or write operation that causes a TLB refill at (at least) the lowest level of TLB. This does not include micro TLB misses because of PLD, PLI, CP15 Cache operation by MVA and CP15 VA to PA operations"
        },
        {
            "code": 6,
            "refs": [
                0,
                1
            ],
            "name": "LD_RETIRED",
            "architectural": false,
            "type": "INS",
            "event_bits": 1,
            "event_lsb": 5,
            "trace_lsb": 5,
            "description": "Data read architecturally executed. Counts the number of data read instructions accepted by the Load Store Unit. This includes counting the speculative and aborted LDR/LDM, and the reads because of the SWP instructions"
        },
        {
            "code": 7,
            "refs": [
                0,
                1
            ],
            "name": "ST_RETIRED",
            "architectural": false,
            "type": "INS",
            "event_bits": 1,
            "event_lsb": 6,
            "trace_lsb": 6,
            "description": "Data write architecturally executed. Counts the number of data write instructions accepted by the Load Store Unit. This includes counting the speculative and aborted STR/STM, and the writes because of the SWP instructions"
        },
        {
            "code": 8,
            "refs": [
                0,
                1
            ],
            "name": "INST_RETIRED",
            "architectural": true,
            "type": "INS",
            "event_bits": 1,
            "event_lsb": 7,
            "trace_lsb": 7,
            "description": "Instruction architecturally executed"
        },
        {
            "code": 9,
            "refs": [
                0,
                1
            ],
            "name": "EXC_TAKEN",
            "type": "EXC",
            "event_bits": 1,
            "event_lsb": 8,
            "trace_lsb": 8,
            "description": "Exception taken. Counts the number of exceptions architecturally taken"
        },
        {
            "code": 10,
            "refs": [
                0,
                1
            ],
            "name": "EXC_RETURN",
            "architectural": true,
            "type": "EXC",
            "event_bits": 1,
            "event_lsb": 9,
            "trace_lsb": 9,
            "description": "Exception return architecturally executed. The following instructions are reported on this event: LDM {..., pc}^ RFE DP S pc"
        },
        {
            "code": 11,
            "refs": [
                0,
                1
            ],
            "name": "CID_WRITE_RETIRED",
            "architectural": true,
            "type": "INS",
            "event_bits": 1,
            "event_lsb": 10,
            "trace_lsb": 10,
            "description": "Change to ContextID retired. Counts the number of instructions architecturally executed writing into the ContextID Register"
        },
        {
            "code": 12,
            "refs": [
                0,
                1
            ],
            "name": "PC_WRITE_RETIRED",
            "type": "UEVT",
            "event_bits": 1,
            "event_lsb": 11,
            "trace_lsb": 11,
            "description": "Software change of PC"
        },
        {
            "code": 13,
            "refs": [
                0,
                1
            ],
            "name": "BR_IMMED_RETIRED",
            "architectural": true,
            "type": "UEVT",
            "event_bits": 1,
            "event_lsb": 12,
            "trace_lsb": 12,
            "description": "Immediate branch architecturally executed (taken or not taken). This includes the branches which are flushed due to a previous load/store which aborts late"
        },
        {
            "code": 14,
            "refs": [
                0,
                1
            ],
            "name": "BR_RETURN_RETIRED",
            "architectural": true,
            "type": "EXC",
            "event_bits": 1,
            "event_lsb": 13,
            "trace_lsb": 13,
            "description": "Procedure return (other than exception returns) architecturally executed"
        },
        {
            "code": 15,
            "refs": [
                0,
                1
            ],
            "name": "UNALIGNED_LDST_RETIRED",
            "type": "UEVT",
            "event_bits": 1,
            "event_lsb": 14,
            "trace_lsb": 14,
            "description": "Unaligned load-store"
        },
        {
            "code": 16,
            "refs": [
                0,
                1
            ],
            "name": "BR_MIS_PRED",
            "architectural": false,
            "type": "UEVT",
            "subtype": "MISPREDICT",
            "component": "BPU",
            "event_bits": 1,
            "event_lsb": 15,
            "trace_lsb": 15,
            "description": "Branch mispredicted/not predicted. Counts the number of mispredicted or not-predicted branches executed. This includes the branches which are flushed because of a previous load/store which aborts late"
        },
        {
            "code": 17,
            "refs": [
                0
            ],
            "name": "CPU_CYCLES",
            "type": "CYCLE",
            "description": "Cycle counter"
        },
        {
            "code": 18,
            "refs": [
                0,
                1
            ],
            "name": "BR_PRED",
            "type": "UEVT",
            "component": "BPU",
            "event_bits": 1,
            "event_lsb": 16,
            "trace_lsb": 16,
            "description": "Branches or other change in program flow that could have been predicted by the branch prediction resources of the processor. This includes the branches which are flushed because of a previous load/store which aborts late"
        },
        {
            "code": 19,
            "refs": [
                0,
                1
            ],
            "name": "MEM_ACCESS",
            "type": "UEVT",
            "event_bits": 1,
            "event_lsb": 17,
            "trace_lsb": 17,
            "description": "Data memory access"
        },
        {
            "code": 20,
            "refs": [
                0,
                1
            ],
            "name": "L1I_CACHE",
            "architectural": false,
            "type": "INS",
            "subtype": "ACCESS",
            "component": "L1I",
            "event_bits": 1,
            "event_lsb": 18,
            "trace_lsb": 18,
            "description": "Instruction Cache access"
        },
        {
            "code": 21,
            "refs": [
                0,
                1
            ],
            "name": "L1D_CACHE_WB",
            "architectural": false,
            "type": "UEVT",
            "subtype": "EVICT",
            "component": "L1D",
            "event_bits": 1,
            "event_lsb": 19,
            "trace_lsb": 19,
            "description": "Data cache eviction"
        },
        {
            "code": 22,
            "refs": [
                0,
                1
            ],
            "name": "L2D_CACHE",
            "architectural": false,
            "type": "UEVT",
            "subtype": "ACCESS",
            "component": "L2",
            "description": "Level 2 data cache access"
        },
        {
            "code": 23,
            "refs": [
                0,
                1
            ],
            "name": "L2D_CACHE_REFILL",
            "architectural": false,
            "type": "UEVT",
            "subtype": "REFILL",
            "component": "L2",
            "description": "Level 2 data cache refill"
        },
        {
            "code": 24,
            "refs": [
                0,
                1
            ],
            "name": "L2D_CACHE_WB",
            "architectural": false,
            "type": "UEVT",
            "subtype": "WRITE",
            "component": "L2",
            "description": "Level 2 data cache write-back. Data transfers made as a result of a coherency request from the Level 2 caches to outside of the Level 1 and Level 2 caches are not counted. Write-backs made as a result of CP15 cache maintenance operations are counted"
        },
        {
            "code": 25,
            "refs": [
                0,
                1
            ],
            "name": "BUS_ACCESS",
            "architectural": false,
            "type": "UEVT",
            "component": "BUS",
            "description": "Bus accesses. Single transfer bus accesses on either of the ACE read or write channels might increment twice in one cycle if both the read and write channels are active simultaneously. Operations that utilise the bus that do not explicitly transfer data, such as barrier or coherency operations are counted as bus accesses"
        },
        {
            "code": 29,
            "refs": [
                0,
                1
            ],
            "name": "BUS_CYCLES",
            "architectural": false,
            "type": "UEVT",
            "component": "BUS",
            "description": "Bus cycle"
        },
        {
            "code": 96,
            "refs": [
                0,
                1
            ],
            "name": "BUS_ACCESS_RD",
            "recommended": true,
            "impdef": true,
            "type": "UEVT",
            "component": "BUS",
            "description": "Bus access, read"
        },
        {
            "code": 97,
            "refs": [
                0,
                1
            ],
            "name": "BUS_ACCESS_WR",
            "recommended": true,
            "impdef": true,
            "type": "UEVT",
            "component": "BUS",
            "description": "Bus access, write"
        },
        {
            "code": 134,
            "refs": [
                0,
                1
            ],
            "name": "EXC_IRQ",
            "recommended": true,
            "impdef": true,
            "type": "EXC",
            "event_bits": 1,
            "event_lsb": 20,
            "trace_lsb": 20,
            "description": "IRQ exception taken"
        },
        {
            "code": 135,
            "refs": [
                0,
                1
            ],
            "name": "EXC_FIQ",
            "recommended": true,
            "impdef": true,
            "type": "EXC",
            "event_bits": 1,
            "event_lsb": 21,
            "trace_lsb": 21,
            "description": "FIQ exception taken"
        },
        {
            "code": 192,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "type": "UEVT",
            "event_bits": 1,
            "event_lsb": 22,
            "trace_lsb": 22,
            "description": "External memory request"
        },
        {
            "code": 193,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "event_bits": 1,
            "event_lsb": 23,
            "trace_lsb": 23,
            "description": "Non-cacheable external memory request"
        },
        {
            "code": 194,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "type": "UEVT",
            "event_bits": 1,
            "event_lsb": 24,
            "trace_lsb": 24,
            "description": "Linefill because of prefetch"
        },
        {
            "code": 195,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "type": "UEVT",
            "event_bits": 1,
            "event_lsb": 25,
            "trace_lsb": 25,
            "description": "Prefetch linefill dropped"
        },
        {
            "code": 196,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "type": "UEVT",
            "event_bits": 1,
            "event_lsb": 26,
            "trace_lsb": 26,
            "description": "Entering read allocate mode"
        },
        {
            "code": 197,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "type": "UEVT",
            "event_bits": 1,
            "event_lsb": 27,
            "trace_lsb": 27,
            "description": "Read allocate mode"
        },
        {
            "code": 198,
            "refs": [
                0
            ],
            "impdef": true,
            "type": "UEVT",
            "event_bits": 1,
            "event_lsb": 28,
            "trace_lsb": 28,
            "description": "Reserved"
        },
        {
            "code": 199,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "type": "ETM",
            "description": "ETM Ext Out[0]"
        },
        {
            "code": 200,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "type": "ETM",
            "description": "ETM Ext Out[1]"
        },
        {
            "code": 201,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "event_bits": 1,
            "event_lsb": 29,
            "trace_lsb": 29,
            "description": "Data Write operation that stalls the pipeline because the store buffer is full"
        },
        {
            "code": 202,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "subtype": "READ",
            "component": "L2",
            "description": "Data snooped from other processor. This event counts memory-read operations that read data from another processor within the local Cortex-A7 cluster, rather than accessing the L2 cache or issuing an external read. It increments on each transaction, rather than on each beat of data"
        }
    ]
}