Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Apr 25 01:37:51 2019
| Host         : DESKTOP-KQ0V594 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_cpu_7seg_control_sets_placed.rpt
| Design       : top_cpu_7seg
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    68 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              68 |           41 |
| No           | No                    | Yes                    |              88 |           31 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2016 |          749 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------------------------------------+---------------------------------------------+------------------+----------------+
|       Clock Signal       |                Enable Signal                |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+--------------------------+---------------------------------------------+---------------------------------------------+------------------+----------------+
|  seg7x16_0/seg7_clk      |                                             | rst_IBUF                                    |                1 |              3 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/cpu_ref/array_reg[8][31]_i_2_n_1  | cpu/sccpu/cpu_ref/array_reg[8][31]_i_1_n_1  |                8 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/cpu_ref/array_reg[9][31]_i_2_n_1  | cpu/sccpu/cpu_ref/array_reg[9][31]_i_1_n_1  |               14 |             32 |
|  clk100_25/inst/clk_out1 |                                             |                                             |                9 |             32 |
| ~clk100_25/inst/clk_out1 |                                             | rst_IBUF                                    |               12 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/E[0]                        | rst_IBUF                                    |               10 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/ram_reg[10][31][0]          | rst_IBUF                                    |               13 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/ram_reg[11][31][0]          | rst_IBUF                                    |               12 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/ram_reg[12][31][0]          | rst_IBUF                                    |                9 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/ram_reg[13][31][0]          | rst_IBUF                                    |               17 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/ram_reg[14][31][0]          | rst_IBUF                                    |               11 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/ram_reg[15][31][0]          | rst_IBUF                                    |               13 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/ram_reg[16][31][0]          | rst_IBUF                                    |               12 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/ram_reg[17][31][0]          | rst_IBUF                                    |               17 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/ram_reg[18][31][0]          | rst_IBUF                                    |               18 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/ram_reg[19][31][0]          | rst_IBUF                                    |               14 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/ram_reg[1][31][0]           | rst_IBUF                                    |               12 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/ram_reg[20][31][0]          | rst_IBUF                                    |               17 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/ram_reg[21][31][0]          | rst_IBUF                                    |               13 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/ram_reg[22][31][0]          | rst_IBUF                                    |               15 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/ram_reg[23][31][0]          | rst_IBUF                                    |               21 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/ram_reg[24][31][0]          | rst_IBUF                                    |                8 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/ram_reg[25][31][0]          | rst_IBUF                                    |               11 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/ram_reg[26][31][0]          | rst_IBUF                                    |               10 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/ram_reg[27][31][0]          | rst_IBUF                                    |               10 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/ram_reg[28][31][0]          | rst_IBUF                                    |               12 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/ram_reg[29][31][0]          | rst_IBUF                                    |                9 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/ram_reg[2][31][0]           | rst_IBUF                                    |               12 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/ram_reg[30][31][0]          | rst_IBUF                                    |               12 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/ram_reg[31][31]_4[0]        | rst_IBUF                                    |               17 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/ram_reg[3][31][0]           | rst_IBUF                                    |               10 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/ram_reg[4][31][0]           | rst_IBUF                                    |               14 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/ram_reg[5][31][0]           | rst_IBUF                                    |               17 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/ram_reg[6][31][0]           | rst_IBUF                                    |               12 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/ram_reg[7][31][0]           | rst_IBUF                                    |               20 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/ram_reg[8][31][0]           | rst_IBUF                                    |               12 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/ALU_0/ram_reg[9][31][0]           | rst_IBUF                                    |               20 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/cpu_ref/array_reg[10][31]_i_2_n_1 | cpu/sccpu/cpu_ref/array_reg[10][31]_i_1_n_1 |                7 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/cpu_ref/array_reg[11][31]_i_2_n_1 | cpu/sccpu/cpu_ref/array_reg[11][31]_i_1_n_1 |                6 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/cpu_ref/array_reg[12][31]_i_2_n_1 | cpu/sccpu/cpu_ref/array_reg[12][31]_i_1_n_1 |                5 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/cpu_ref/array_reg[13][31]_i_2_n_1 | cpu/sccpu/cpu_ref/array_reg[13][31]_i_1_n_1 |                8 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/cpu_ref/array_reg[14][31]_i_2_n_1 | cpu/sccpu/cpu_ref/array_reg[14][31]_i_1_n_1 |                8 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/cpu_ref/array_reg[15][31]_i_2_n_1 | cpu/sccpu/cpu_ref/array_reg[15][31]_i_1_n_1 |                9 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/cpu_ref/array_reg[16][31]_i_2_n_1 | cpu/sccpu/cpu_ref/array_reg[16][31]_i_1_n_1 |                7 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/cpu_ref/array_reg[17][31]_i_2_n_1 | cpu/sccpu/cpu_ref/array_reg[17][31]_i_1_n_1 |                5 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/cpu_ref/array_reg[18][31]_i_2_n_1 | cpu/sccpu/cpu_ref/array_reg[18][31]_i_1_n_1 |                9 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/cpu_ref/array_reg[19][31]_i_2_n_1 | cpu/sccpu/cpu_ref/array_reg[19][31]_i_1_n_1 |                8 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/cpu_ref/array_reg[1][31]_i_2_n_1  | cpu/sccpu/cpu_ref/array_reg[1][31]_i_1_n_1  |               18 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/cpu_ref/array_reg[20][31]_i_2_n_1 | cpu/sccpu/cpu_ref/array_reg[20][31]_i_1_n_1 |                7 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/cpu_ref/array_reg[21][31]_i_2_n_1 | cpu/sccpu/cpu_ref/array_reg[21][31]_i_1_n_1 |                7 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/cpu_ref/array_reg[22][31]_i_2_n_1 | cpu/sccpu/cpu_ref/array_reg[22][31]_i_1_n_1 |                9 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/cpu_ref/array_reg[23][31]_i_2_n_1 | cpu/sccpu/cpu_ref/array_reg[23][31]_i_1_n_1 |               15 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/cpu_ref/array_reg[24][31]_i_2_n_1 | cpu/sccpu/cpu_ref/array_reg[24][31]_i_1_n_1 |               26 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/cpu_ref/array_reg[25][31]_i_2_n_1 | cpu/sccpu/cpu_ref/array_reg[25][31]_i_1_n_1 |               17 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/cpu_ref/array_reg[26][31]_i_2_n_1 | cpu/sccpu/cpu_ref/array_reg[26][31]_i_1_n_1 |                9 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/cpu_ref/array_reg[27][31]_i_2_n_1 | cpu/sccpu/cpu_ref/array_reg[27][31]_i_1_n_1 |                7 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/cpu_ref/array_reg[28][31]_i_2_n_1 | cpu/sccpu/cpu_ref/array_reg[28][31]_i_1_n_1 |                6 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/cpu_ref/array_reg[29][31]_i_2_n_1 | cpu/sccpu/cpu_ref/array_reg[29][31]_i_1_n_1 |                8 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/cpu_ref/array_reg[2][31]_i_2_n_1  | cpu/sccpu/cpu_ref/array_reg[2][31]_i_1_n_1  |               15 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/cpu_ref/array_reg[30][31]_i_2_n_1 | cpu/sccpu/cpu_ref/array_reg[30][31]_i_1_n_1 |               13 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/cpu_ref/array_reg[31][31]_i_2_n_1 | cpu/sccpu/cpu_ref/array_reg[31][31]_i_1_n_1 |               12 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/cpu_ref/array_reg[3][31]_i_2_n_1  | cpu/sccpu/cpu_ref/array_reg[3][31]_i_1_n_1  |               15 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/cpu_ref/array_reg[4][31]_i_2_n_1  | cpu/sccpu/cpu_ref/array_reg[4][31]_i_1_n_1  |               12 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/cpu_ref/array_reg[5][31]_i_2_n_1  | cpu/sccpu/cpu_ref/array_reg[5][31]_i_1_n_1  |               10 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/cpu_ref/array_reg[6][31]_i_2_n_1  | cpu/sccpu/cpu_ref/array_reg[6][31]_i_1_n_1  |               11 |             32 |
| ~clk100_25/inst/clk_out1 | cpu/sccpu/cpu_ref/array_reg[7][31]_i_2_n_1  | cpu/sccpu/cpu_ref/array_reg[7][31]_i_1_n_1  |                8 |             32 |
|  n_0_1471_BUFG           |                                             |                                             |               32 |             36 |
|  clk_IBUF_BUFG           |                                             | rst_IBUF                                    |               18 |             53 |
+--------------------------+---------------------------------------------+---------------------------------------------+------------------+----------------+


