
Flight_Computer_Template.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007f0c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c0  080080e0  080080e0  000090e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080085a0  080085a0  0000a070  2**0
                  CONTENTS
  4 .ARM          00000008  080085a0  080085a0  000095a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080085a8  080085a8  0000a070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080085a8  080085a8  000095a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080085ac  080085ac  000095ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080085b0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000042c  20000070  08008620  0000a070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000049c  08008620  0000a49c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013e19  00000000  00000000  0000a0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b77  00000000  00000000  0001deb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001340  00000000  00000000  00020a30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f22  00000000  00000000  00021d70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024778  00000000  00000000  00022c92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016a31  00000000  00000000  0004740a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d8d26  00000000  00000000  0005de3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00136b61  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e60  00000000  00000000  00136ba4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009e  00000000  00000000  0013ca04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080080c4 	.word	0x080080c4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	080080c4 	.word	0x080080c4

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2f>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b90:	bf24      	itt	cs
 8000b92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b9a:	d90d      	bls.n	8000bb8 <__aeabi_d2f+0x30>
 8000b9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ba0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ba4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ba8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bb0:	bf08      	it	eq
 8000bb2:	f020 0001 	biceq.w	r0, r0, #1
 8000bb6:	4770      	bx	lr
 8000bb8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bbc:	d121      	bne.n	8000c02 <__aeabi_d2f+0x7a>
 8000bbe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bc2:	bfbc      	itt	lt
 8000bc4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	4770      	bxlt	lr
 8000bca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bce:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bd2:	f1c2 0218 	rsb	r2, r2, #24
 8000bd6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bda:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bde:	fa20 f002 	lsr.w	r0, r0, r2
 8000be2:	bf18      	it	ne
 8000be4:	f040 0001 	orrne.w	r0, r0, #1
 8000be8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bf0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bf4:	ea40 000c 	orr.w	r0, r0, ip
 8000bf8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bfc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c00:	e7cc      	b.n	8000b9c <__aeabi_d2f+0x14>
 8000c02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c06:	d107      	bne.n	8000c18 <__aeabi_d2f+0x90>
 8000c08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c0c:	bf1e      	ittt	ne
 8000c0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c16:	4770      	bxne	lr
 8000c18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop

08000c28 <__aeabi_uldivmod>:
 8000c28:	b953      	cbnz	r3, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2a:	b94a      	cbnz	r2, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2c:	2900      	cmp	r1, #0
 8000c2e:	bf08      	it	eq
 8000c30:	2800      	cmpeq	r0, #0
 8000c32:	bf1c      	itt	ne
 8000c34:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c38:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c3c:	f000 b988 	b.w	8000f50 <__aeabi_idiv0>
 8000c40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c48:	f000 f806 	bl	8000c58 <__udivmoddi4>
 8000c4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c54:	b004      	add	sp, #16
 8000c56:	4770      	bx	lr

08000c58 <__udivmoddi4>:
 8000c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c5c:	9d08      	ldr	r5, [sp, #32]
 8000c5e:	468e      	mov	lr, r1
 8000c60:	4604      	mov	r4, r0
 8000c62:	4688      	mov	r8, r1
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d14a      	bne.n	8000cfe <__udivmoddi4+0xa6>
 8000c68:	428a      	cmp	r2, r1
 8000c6a:	4617      	mov	r7, r2
 8000c6c:	d962      	bls.n	8000d34 <__udivmoddi4+0xdc>
 8000c6e:	fab2 f682 	clz	r6, r2
 8000c72:	b14e      	cbz	r6, 8000c88 <__udivmoddi4+0x30>
 8000c74:	f1c6 0320 	rsb	r3, r6, #32
 8000c78:	fa01 f806 	lsl.w	r8, r1, r6
 8000c7c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c80:	40b7      	lsls	r7, r6
 8000c82:	ea43 0808 	orr.w	r8, r3, r8
 8000c86:	40b4      	lsls	r4, r6
 8000c88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c8c:	fa1f fc87 	uxth.w	ip, r7
 8000c90:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c94:	0c23      	lsrs	r3, r4, #16
 8000c96:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c9a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c9e:	fb01 f20c 	mul.w	r2, r1, ip
 8000ca2:	429a      	cmp	r2, r3
 8000ca4:	d909      	bls.n	8000cba <__udivmoddi4+0x62>
 8000ca6:	18fb      	adds	r3, r7, r3
 8000ca8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000cac:	f080 80ea 	bcs.w	8000e84 <__udivmoddi4+0x22c>
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	f240 80e7 	bls.w	8000e84 <__udivmoddi4+0x22c>
 8000cb6:	3902      	subs	r1, #2
 8000cb8:	443b      	add	r3, r7
 8000cba:	1a9a      	subs	r2, r3, r2
 8000cbc:	b2a3      	uxth	r3, r4
 8000cbe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cc2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cca:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cce:	459c      	cmp	ip, r3
 8000cd0:	d909      	bls.n	8000ce6 <__udivmoddi4+0x8e>
 8000cd2:	18fb      	adds	r3, r7, r3
 8000cd4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000cd8:	f080 80d6 	bcs.w	8000e88 <__udivmoddi4+0x230>
 8000cdc:	459c      	cmp	ip, r3
 8000cde:	f240 80d3 	bls.w	8000e88 <__udivmoddi4+0x230>
 8000ce2:	443b      	add	r3, r7
 8000ce4:	3802      	subs	r0, #2
 8000ce6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cea:	eba3 030c 	sub.w	r3, r3, ip
 8000cee:	2100      	movs	r1, #0
 8000cf0:	b11d      	cbz	r5, 8000cfa <__udivmoddi4+0xa2>
 8000cf2:	40f3      	lsrs	r3, r6
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d905      	bls.n	8000d0e <__udivmoddi4+0xb6>
 8000d02:	b10d      	cbz	r5, 8000d08 <__udivmoddi4+0xb0>
 8000d04:	e9c5 0100 	strd	r0, r1, [r5]
 8000d08:	2100      	movs	r1, #0
 8000d0a:	4608      	mov	r0, r1
 8000d0c:	e7f5      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000d0e:	fab3 f183 	clz	r1, r3
 8000d12:	2900      	cmp	r1, #0
 8000d14:	d146      	bne.n	8000da4 <__udivmoddi4+0x14c>
 8000d16:	4573      	cmp	r3, lr
 8000d18:	d302      	bcc.n	8000d20 <__udivmoddi4+0xc8>
 8000d1a:	4282      	cmp	r2, r0
 8000d1c:	f200 8105 	bhi.w	8000f2a <__udivmoddi4+0x2d2>
 8000d20:	1a84      	subs	r4, r0, r2
 8000d22:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d26:	2001      	movs	r0, #1
 8000d28:	4690      	mov	r8, r2
 8000d2a:	2d00      	cmp	r5, #0
 8000d2c:	d0e5      	beq.n	8000cfa <__udivmoddi4+0xa2>
 8000d2e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d32:	e7e2      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000d34:	2a00      	cmp	r2, #0
 8000d36:	f000 8090 	beq.w	8000e5a <__udivmoddi4+0x202>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	f040 80a4 	bne.w	8000e8c <__udivmoddi4+0x234>
 8000d44:	1a8a      	subs	r2, r1, r2
 8000d46:	0c03      	lsrs	r3, r0, #16
 8000d48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4c:	b280      	uxth	r0, r0
 8000d4e:	b2bc      	uxth	r4, r7
 8000d50:	2101      	movs	r1, #1
 8000d52:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d56:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d5e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d62:	429a      	cmp	r2, r3
 8000d64:	d907      	bls.n	8000d76 <__udivmoddi4+0x11e>
 8000d66:	18fb      	adds	r3, r7, r3
 8000d68:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d6c:	d202      	bcs.n	8000d74 <__udivmoddi4+0x11c>
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	f200 80e0 	bhi.w	8000f34 <__udivmoddi4+0x2dc>
 8000d74:	46c4      	mov	ip, r8
 8000d76:	1a9b      	subs	r3, r3, r2
 8000d78:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d7c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d80:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d84:	fb02 f404 	mul.w	r4, r2, r4
 8000d88:	429c      	cmp	r4, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x144>
 8000d8c:	18fb      	adds	r3, r7, r3
 8000d8e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x142>
 8000d94:	429c      	cmp	r4, r3
 8000d96:	f200 80ca 	bhi.w	8000f2e <__udivmoddi4+0x2d6>
 8000d9a:	4602      	mov	r2, r0
 8000d9c:	1b1b      	subs	r3, r3, r4
 8000d9e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000da2:	e7a5      	b.n	8000cf0 <__udivmoddi4+0x98>
 8000da4:	f1c1 0620 	rsb	r6, r1, #32
 8000da8:	408b      	lsls	r3, r1
 8000daa:	fa22 f706 	lsr.w	r7, r2, r6
 8000dae:	431f      	orrs	r7, r3
 8000db0:	fa0e f401 	lsl.w	r4, lr, r1
 8000db4:	fa20 f306 	lsr.w	r3, r0, r6
 8000db8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dbc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000dc0:	4323      	orrs	r3, r4
 8000dc2:	fa00 f801 	lsl.w	r8, r0, r1
 8000dc6:	fa1f fc87 	uxth.w	ip, r7
 8000dca:	fbbe f0f9 	udiv	r0, lr, r9
 8000dce:	0c1c      	lsrs	r4, r3, #16
 8000dd0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000dd4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000dd8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ddc:	45a6      	cmp	lr, r4
 8000dde:	fa02 f201 	lsl.w	r2, r2, r1
 8000de2:	d909      	bls.n	8000df8 <__udivmoddi4+0x1a0>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000dea:	f080 809c 	bcs.w	8000f26 <__udivmoddi4+0x2ce>
 8000dee:	45a6      	cmp	lr, r4
 8000df0:	f240 8099 	bls.w	8000f26 <__udivmoddi4+0x2ce>
 8000df4:	3802      	subs	r0, #2
 8000df6:	443c      	add	r4, r7
 8000df8:	eba4 040e 	sub.w	r4, r4, lr
 8000dfc:	fa1f fe83 	uxth.w	lr, r3
 8000e00:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e04:	fb09 4413 	mls	r4, r9, r3, r4
 8000e08:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e0c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e10:	45a4      	cmp	ip, r4
 8000e12:	d908      	bls.n	8000e26 <__udivmoddi4+0x1ce>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000e1a:	f080 8082 	bcs.w	8000f22 <__udivmoddi4+0x2ca>
 8000e1e:	45a4      	cmp	ip, r4
 8000e20:	d97f      	bls.n	8000f22 <__udivmoddi4+0x2ca>
 8000e22:	3b02      	subs	r3, #2
 8000e24:	443c      	add	r4, r7
 8000e26:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e2a:	eba4 040c 	sub.w	r4, r4, ip
 8000e2e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e32:	4564      	cmp	r4, ip
 8000e34:	4673      	mov	r3, lr
 8000e36:	46e1      	mov	r9, ip
 8000e38:	d362      	bcc.n	8000f00 <__udivmoddi4+0x2a8>
 8000e3a:	d05f      	beq.n	8000efc <__udivmoddi4+0x2a4>
 8000e3c:	b15d      	cbz	r5, 8000e56 <__udivmoddi4+0x1fe>
 8000e3e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e42:	eb64 0409 	sbc.w	r4, r4, r9
 8000e46:	fa04 f606 	lsl.w	r6, r4, r6
 8000e4a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e4e:	431e      	orrs	r6, r3
 8000e50:	40cc      	lsrs	r4, r1
 8000e52:	e9c5 6400 	strd	r6, r4, [r5]
 8000e56:	2100      	movs	r1, #0
 8000e58:	e74f      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000e5a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e5e:	0c01      	lsrs	r1, r0, #16
 8000e60:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e64:	b280      	uxth	r0, r0
 8000e66:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e6a:	463b      	mov	r3, r7
 8000e6c:	4638      	mov	r0, r7
 8000e6e:	463c      	mov	r4, r7
 8000e70:	46b8      	mov	r8, r7
 8000e72:	46be      	mov	lr, r7
 8000e74:	2620      	movs	r6, #32
 8000e76:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e7a:	eba2 0208 	sub.w	r2, r2, r8
 8000e7e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e82:	e766      	b.n	8000d52 <__udivmoddi4+0xfa>
 8000e84:	4601      	mov	r1, r0
 8000e86:	e718      	b.n	8000cba <__udivmoddi4+0x62>
 8000e88:	4610      	mov	r0, r2
 8000e8a:	e72c      	b.n	8000ce6 <__udivmoddi4+0x8e>
 8000e8c:	f1c6 0220 	rsb	r2, r6, #32
 8000e90:	fa2e f302 	lsr.w	r3, lr, r2
 8000e94:	40b7      	lsls	r7, r6
 8000e96:	40b1      	lsls	r1, r6
 8000e98:	fa20 f202 	lsr.w	r2, r0, r2
 8000e9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ea0:	430a      	orrs	r2, r1
 8000ea2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ea6:	b2bc      	uxth	r4, r7
 8000ea8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000eac:	0c11      	lsrs	r1, r2, #16
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb08 f904 	mul.w	r9, r8, r4
 8000eb6:	40b0      	lsls	r0, r6
 8000eb8:	4589      	cmp	r9, r1
 8000eba:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ebe:	b280      	uxth	r0, r0
 8000ec0:	d93e      	bls.n	8000f40 <__udivmoddi4+0x2e8>
 8000ec2:	1879      	adds	r1, r7, r1
 8000ec4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000ec8:	d201      	bcs.n	8000ece <__udivmoddi4+0x276>
 8000eca:	4589      	cmp	r9, r1
 8000ecc:	d81f      	bhi.n	8000f0e <__udivmoddi4+0x2b6>
 8000ece:	eba1 0109 	sub.w	r1, r1, r9
 8000ed2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ed6:	fb09 f804 	mul.w	r8, r9, r4
 8000eda:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ede:	b292      	uxth	r2, r2
 8000ee0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee4:	4542      	cmp	r2, r8
 8000ee6:	d229      	bcs.n	8000f3c <__udivmoddi4+0x2e4>
 8000ee8:	18ba      	adds	r2, r7, r2
 8000eea:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000eee:	d2c4      	bcs.n	8000e7a <__udivmoddi4+0x222>
 8000ef0:	4542      	cmp	r2, r8
 8000ef2:	d2c2      	bcs.n	8000e7a <__udivmoddi4+0x222>
 8000ef4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ef8:	443a      	add	r2, r7
 8000efa:	e7be      	b.n	8000e7a <__udivmoddi4+0x222>
 8000efc:	45f0      	cmp	r8, lr
 8000efe:	d29d      	bcs.n	8000e3c <__udivmoddi4+0x1e4>
 8000f00:	ebbe 0302 	subs.w	r3, lr, r2
 8000f04:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f08:	3801      	subs	r0, #1
 8000f0a:	46e1      	mov	r9, ip
 8000f0c:	e796      	b.n	8000e3c <__udivmoddi4+0x1e4>
 8000f0e:	eba7 0909 	sub.w	r9, r7, r9
 8000f12:	4449      	add	r1, r9
 8000f14:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f18:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1c:	fb09 f804 	mul.w	r8, r9, r4
 8000f20:	e7db      	b.n	8000eda <__udivmoddi4+0x282>
 8000f22:	4673      	mov	r3, lr
 8000f24:	e77f      	b.n	8000e26 <__udivmoddi4+0x1ce>
 8000f26:	4650      	mov	r0, sl
 8000f28:	e766      	b.n	8000df8 <__udivmoddi4+0x1a0>
 8000f2a:	4608      	mov	r0, r1
 8000f2c:	e6fd      	b.n	8000d2a <__udivmoddi4+0xd2>
 8000f2e:	443b      	add	r3, r7
 8000f30:	3a02      	subs	r2, #2
 8000f32:	e733      	b.n	8000d9c <__udivmoddi4+0x144>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	443b      	add	r3, r7
 8000f3a:	e71c      	b.n	8000d76 <__udivmoddi4+0x11e>
 8000f3c:	4649      	mov	r1, r9
 8000f3e:	e79c      	b.n	8000e7a <__udivmoddi4+0x222>
 8000f40:	eba1 0109 	sub.w	r1, r1, r9
 8000f44:	46c4      	mov	ip, r8
 8000f46:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4a:	fb09 f804 	mul.w	r8, r9, r4
 8000f4e:	e7c4      	b.n	8000eda <__udivmoddi4+0x282>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <SelectPage>:
 * 			[PAGE_0
 * 			 PAGE_1]
 *
 * 	 @retval None
 */
void SelectPage(uint8_t page){
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b086      	sub	sp, #24
 8000f58:	af04      	add	r7, sp, #16
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	71fb      	strb	r3, [r7, #7]

	if(HAL_I2C_Mem_Write(&bno_i2c, P_BNO055, PAGE_ID_ADDR, 1, &page, 1, 100) != HAL_OK){
 8000f5e:	2364      	movs	r3, #100	@ 0x64
 8000f60:	9302      	str	r3, [sp, #8]
 8000f62:	2301      	movs	r3, #1
 8000f64:	9301      	str	r3, [sp, #4]
 8000f66:	1dfb      	adds	r3, r7, #7
 8000f68:	9300      	str	r3, [sp, #0]
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	2207      	movs	r2, #7
 8000f6e:	2150      	movs	r1, #80	@ 0x50
 8000f70:	4807      	ldr	r0, [pc, #28]	@ (8000f90 <SelectPage+0x3c>)
 8000f72:	f002 fc77 	bl	8003864 <HAL_I2C_Mem_Write>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d002      	beq.n	8000f82 <SelectPage+0x2e>
		printf("Register page replacement could not be set\n");
 8000f7c:	4805      	ldr	r0, [pc, #20]	@ (8000f94 <SelectPage+0x40>)
 8000f7e:	f005 fadf 	bl	8006540 <puts>
	}
	HAL_Delay(50);
 8000f82:	2032      	movs	r0, #50	@ 0x32
 8000f84:	f002 f890 	bl	80030a8 <HAL_Delay>
}
 8000f88:	bf00      	nop
 8000f8a:	3708      	adds	r7, #8
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	200000e0 	.word	0x200000e0
 8000f94:	08008140 	.word	0x08008140

08000f98 <ResetBNO055>:
  *
  * @param  None
  *
  * @retval None
  */
void ResetBNO055(void){
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b086      	sub	sp, #24
 8000f9c:	af04      	add	r7, sp, #16

	uint8_t reset = 0x20;
 8000f9e:	2320      	movs	r3, #32
 8000fa0:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&bno_i2c, P_BNO055, SYS_TRIGGER_ADDR, 1, &reset, 1, 100);
 8000fa2:	2364      	movs	r3, #100	@ 0x64
 8000fa4:	9302      	str	r3, [sp, #8]
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	9301      	str	r3, [sp, #4]
 8000faa:	1dfb      	adds	r3, r7, #7
 8000fac:	9300      	str	r3, [sp, #0]
 8000fae:	2301      	movs	r3, #1
 8000fb0:	223f      	movs	r2, #63	@ 0x3f
 8000fb2:	2150      	movs	r1, #80	@ 0x50
 8000fb4:	4812      	ldr	r0, [pc, #72]	@ (8001000 <ResetBNO055+0x68>)
 8000fb6:	f002 fc55 	bl	8003864 <HAL_I2C_Mem_Write>
	HAL_Delay(500);
 8000fba:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000fbe:	f002 f873 	bl	80030a8 <HAL_Delay>

	//Checking for is reset process done
	uint8_t chip_id=0;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Mem_Read(&bno_i2c, P_BNO055, CHIP_ID_ADDR, 1, &chip_id, 1, 100);
 8000fc6:	2364      	movs	r3, #100	@ 0x64
 8000fc8:	9302      	str	r3, [sp, #8]
 8000fca:	2301      	movs	r3, #1
 8000fcc:	9301      	str	r3, [sp, #4]
 8000fce:	1dbb      	adds	r3, r7, #6
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	2150      	movs	r1, #80	@ 0x50
 8000fd8:	4809      	ldr	r0, [pc, #36]	@ (8001000 <ResetBNO055+0x68>)
 8000fda:	f002 fd3d 	bl	8003a58 <HAL_I2C_Mem_Read>

	//If value of id register is not equal to BNO055 chip id which is 0xA0, wait until equal to each other
	while(chip_id != BNO055_ID) {
 8000fde:	e006      	b.n	8000fee <ResetBNO055+0x56>
		printf("BNO055-> Undefined chip id\n");
 8000fe0:	4808      	ldr	r0, [pc, #32]	@ (8001004 <ResetBNO055+0x6c>)
 8000fe2:	f005 faad 	bl	8006540 <puts>
		HAL_Delay(500);
 8000fe6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000fea:	f002 f85d 	bl	80030a8 <HAL_Delay>
	while(chip_id != BNO055_ID) {
 8000fee:	79bb      	ldrb	r3, [r7, #6]
 8000ff0:	2ba0      	cmp	r3, #160	@ 0xa0
 8000ff2:	d1f5      	bne.n	8000fe0 <ResetBNO055+0x48>
	}
}
 8000ff4:	bf00      	nop
 8000ff6:	bf00      	nop
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	200000e0 	.word	0x200000e0
 8001004:	0800816c 	.word	0x0800816c

08001008 <ReadData>:
 *			 SENSOR_GRAVITY
 *			 SENSOR_QUATERNION]
 *
 *   @retval Structure containing the values of the read data
 */
void ReadData(BNO055_Sensors_t *sensorData,BNO055_Sensor_Type sensors){
 8001008:	b580      	push	{r7, lr}
 800100a:	b088      	sub	sp, #32
 800100c:	af04      	add	r7, sp, #16
 800100e:	6078      	str	r0, [r7, #4]
 8001010:	460b      	mov	r3, r1
 8001012:	70fb      	strb	r3, [r7, #3]


	   uint8_t buffer[8];

	    if (sensors & SENSOR_GRAVITY) {
 8001014:	78fb      	ldrb	r3, [r7, #3]
 8001016:	f003 0301 	and.w	r3, r3, #1
 800101a:	2b00      	cmp	r3, #0
 800101c:	d05f      	beq.n	80010de <ReadData+0xd6>

	    	HAL_I2C_Mem_Read(&bno_i2c, P_BNO055, BNO_GRAVITY, 1, buffer, 6, HAL_MAX_DELAY);
 800101e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001022:	9302      	str	r3, [sp, #8]
 8001024:	2306      	movs	r3, #6
 8001026:	9301      	str	r3, [sp, #4]
 8001028:	f107 0308 	add.w	r3, r7, #8
 800102c:	9300      	str	r3, [sp, #0]
 800102e:	2301      	movs	r3, #1
 8001030:	222e      	movs	r2, #46	@ 0x2e
 8001032:	2150      	movs	r1, #80	@ 0x50
 8001034:	48b7      	ldr	r0, [pc, #732]	@ (8001314 <ReadData+0x30c>)
 8001036:	f002 fd0f 	bl	8003a58 <HAL_I2C_Mem_Read>
	        sensorData->Gravity.X = (float)(((int16_t)((buffer[1] << 8) | buffer[0]))/100.0);
 800103a:	7a7b      	ldrb	r3, [r7, #9]
 800103c:	b21b      	sxth	r3, r3
 800103e:	021b      	lsls	r3, r3, #8
 8001040:	b21a      	sxth	r2, r3
 8001042:	7a3b      	ldrb	r3, [r7, #8]
 8001044:	b21b      	sxth	r3, r3
 8001046:	4313      	orrs	r3, r2
 8001048:	b21b      	sxth	r3, r3
 800104a:	4618      	mov	r0, r3
 800104c:	f7ff fa82 	bl	8000554 <__aeabi_i2d>
 8001050:	f04f 0200 	mov.w	r2, #0
 8001054:	4bb0      	ldr	r3, [pc, #704]	@ (8001318 <ReadData+0x310>)
 8001056:	f7ff fc11 	bl	800087c <__aeabi_ddiv>
 800105a:	4602      	mov	r2, r0
 800105c:	460b      	mov	r3, r1
 800105e:	4610      	mov	r0, r2
 8001060:	4619      	mov	r1, r3
 8001062:	f7ff fd91 	bl	8000b88 <__aeabi_d2f>
 8001066:	4602      	mov	r2, r0
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	63da      	str	r2, [r3, #60]	@ 0x3c
	        sensorData->Gravity.Y = (float)(((int16_t)((buffer[3] << 8) | buffer[2]))/100.0);
 800106c:	7afb      	ldrb	r3, [r7, #11]
 800106e:	b21b      	sxth	r3, r3
 8001070:	021b      	lsls	r3, r3, #8
 8001072:	b21a      	sxth	r2, r3
 8001074:	7abb      	ldrb	r3, [r7, #10]
 8001076:	b21b      	sxth	r3, r3
 8001078:	4313      	orrs	r3, r2
 800107a:	b21b      	sxth	r3, r3
 800107c:	4618      	mov	r0, r3
 800107e:	f7ff fa69 	bl	8000554 <__aeabi_i2d>
 8001082:	f04f 0200 	mov.w	r2, #0
 8001086:	4ba4      	ldr	r3, [pc, #656]	@ (8001318 <ReadData+0x310>)
 8001088:	f7ff fbf8 	bl	800087c <__aeabi_ddiv>
 800108c:	4602      	mov	r2, r0
 800108e:	460b      	mov	r3, r1
 8001090:	4610      	mov	r0, r2
 8001092:	4619      	mov	r1, r3
 8001094:	f7ff fd78 	bl	8000b88 <__aeabi_d2f>
 8001098:	4602      	mov	r2, r0
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	641a      	str	r2, [r3, #64]	@ 0x40
	        sensorData->Gravity.Z = (float)(((int16_t)((buffer[5] << 8) | buffer[4]))/100.0);
 800109e:	7b7b      	ldrb	r3, [r7, #13]
 80010a0:	b21b      	sxth	r3, r3
 80010a2:	021b      	lsls	r3, r3, #8
 80010a4:	b21a      	sxth	r2, r3
 80010a6:	7b3b      	ldrb	r3, [r7, #12]
 80010a8:	b21b      	sxth	r3, r3
 80010aa:	4313      	orrs	r3, r2
 80010ac:	b21b      	sxth	r3, r3
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff fa50 	bl	8000554 <__aeabi_i2d>
 80010b4:	f04f 0200 	mov.w	r2, #0
 80010b8:	4b97      	ldr	r3, [pc, #604]	@ (8001318 <ReadData+0x310>)
 80010ba:	f7ff fbdf 	bl	800087c <__aeabi_ddiv>
 80010be:	4602      	mov	r2, r0
 80010c0:	460b      	mov	r3, r1
 80010c2:	4610      	mov	r0, r2
 80010c4:	4619      	mov	r1, r3
 80010c6:	f7ff fd5f 	bl	8000b88 <__aeabi_d2f>
 80010ca:	4602      	mov	r2, r0
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	645a      	str	r2, [r3, #68]	@ 0x44
	        memset(buffer, 0, sizeof(buffer));
 80010d0:	f107 0308 	add.w	r3, r7, #8
 80010d4:	2208      	movs	r2, #8
 80010d6:	2100      	movs	r1, #0
 80010d8:	4618      	mov	r0, r3
 80010da:	f005 fb11 	bl	8006700 <memset>
	    }

	    if (sensors & SENSOR_QUATERNION) {
 80010de:	78fb      	ldrb	r3, [r7, #3]
 80010e0:	f003 0302 	and.w	r3, r3, #2
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d06c      	beq.n	80011c2 <ReadData+0x1ba>

	    	HAL_I2C_Mem_Read(&bno_i2c, P_BNO055, BNO_QUATERNION, 1, buffer, 8, HAL_MAX_DELAY);
 80010e8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80010ec:	9302      	str	r3, [sp, #8]
 80010ee:	2308      	movs	r3, #8
 80010f0:	9301      	str	r3, [sp, #4]
 80010f2:	f107 0308 	add.w	r3, r7, #8
 80010f6:	9300      	str	r3, [sp, #0]
 80010f8:	2301      	movs	r3, #1
 80010fa:	2220      	movs	r2, #32
 80010fc:	2150      	movs	r1, #80	@ 0x50
 80010fe:	4885      	ldr	r0, [pc, #532]	@ (8001314 <ReadData+0x30c>)
 8001100:	f002 fcaa 	bl	8003a58 <HAL_I2C_Mem_Read>
	        sensorData->Quaternion.W = (float)(((int16_t)((buffer[1] << 8) | buffer[0]))/(1<<14));
 8001104:	7a7b      	ldrb	r3, [r7, #9]
 8001106:	b21b      	sxth	r3, r3
 8001108:	021b      	lsls	r3, r3, #8
 800110a:	b21a      	sxth	r2, r3
 800110c:	7a3b      	ldrb	r3, [r7, #8]
 800110e:	b21b      	sxth	r3, r3
 8001110:	4313      	orrs	r3, r2
 8001112:	b21b      	sxth	r3, r3
 8001114:	2b00      	cmp	r3, #0
 8001116:	da02      	bge.n	800111e <ReadData+0x116>
 8001118:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 800111c:	333f      	adds	r3, #63	@ 0x3f
 800111e:	139b      	asrs	r3, r3, #14
 8001120:	b21b      	sxth	r3, r3
 8001122:	ee07 3a90 	vmov	s15, r3
 8001126:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
	        sensorData->Quaternion.X = (float)(((int16_t)((buffer[3] << 8) | buffer[2]))/(1<<14));
 8001130:	7afb      	ldrb	r3, [r7, #11]
 8001132:	b21b      	sxth	r3, r3
 8001134:	021b      	lsls	r3, r3, #8
 8001136:	b21a      	sxth	r2, r3
 8001138:	7abb      	ldrb	r3, [r7, #10]
 800113a:	b21b      	sxth	r3, r3
 800113c:	4313      	orrs	r3, r2
 800113e:	b21b      	sxth	r3, r3
 8001140:	2b00      	cmp	r3, #0
 8001142:	da02      	bge.n	800114a <ReadData+0x142>
 8001144:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8001148:	333f      	adds	r3, #63	@ 0x3f
 800114a:	139b      	asrs	r3, r3, #14
 800114c:	b21b      	sxth	r3, r3
 800114e:	ee07 3a90 	vmov	s15, r3
 8001152:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
	        sensorData->Quaternion.Y = (float)(((int16_t)((buffer[5] << 8) | buffer[4]))/(1<<14));
 800115c:	7b7b      	ldrb	r3, [r7, #13]
 800115e:	b21b      	sxth	r3, r3
 8001160:	021b      	lsls	r3, r3, #8
 8001162:	b21a      	sxth	r2, r3
 8001164:	7b3b      	ldrb	r3, [r7, #12]
 8001166:	b21b      	sxth	r3, r3
 8001168:	4313      	orrs	r3, r2
 800116a:	b21b      	sxth	r3, r3
 800116c:	2b00      	cmp	r3, #0
 800116e:	da02      	bge.n	8001176 <ReadData+0x16e>
 8001170:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8001174:	333f      	adds	r3, #63	@ 0x3f
 8001176:	139b      	asrs	r3, r3, #14
 8001178:	b21b      	sxth	r3, r3
 800117a:	ee07 3a90 	vmov	s15, r3
 800117e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
	        sensorData->Quaternion.Z = (float)(((int16_t)((buffer[7] << 8) | buffer[6]))/(1<<14));
 8001188:	7bfb      	ldrb	r3, [r7, #15]
 800118a:	b21b      	sxth	r3, r3
 800118c:	021b      	lsls	r3, r3, #8
 800118e:	b21a      	sxth	r2, r3
 8001190:	7bbb      	ldrb	r3, [r7, #14]
 8001192:	b21b      	sxth	r3, r3
 8001194:	4313      	orrs	r3, r2
 8001196:	b21b      	sxth	r3, r3
 8001198:	2b00      	cmp	r3, #0
 800119a:	da02      	bge.n	80011a2 <ReadData+0x19a>
 800119c:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 80011a0:	333f      	adds	r3, #63	@ 0x3f
 80011a2:	139b      	asrs	r3, r3, #14
 80011a4:	b21b      	sxth	r3, r3
 80011a6:	ee07 3a90 	vmov	s15, r3
 80011aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
	        memset(buffer, 0, sizeof(buffer));
 80011b4:	f107 0308 	add.w	r3, r7, #8
 80011b8:	2208      	movs	r2, #8
 80011ba:	2100      	movs	r1, #0
 80011bc:	4618      	mov	r0, r3
 80011be:	f005 fa9f 	bl	8006700 <memset>
	    }

	    if (sensors & SENSOR_LINACC) {
 80011c2:	78fb      	ldrb	r3, [r7, #3]
 80011c4:	f003 0304 	and.w	r3, r3, #4
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d05f      	beq.n	800128c <ReadData+0x284>

	    	HAL_I2C_Mem_Read(&bno_i2c, P_BNO055, BNO_LINACC, 1, buffer, 6, HAL_MAX_DELAY);
 80011cc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80011d0:	9302      	str	r3, [sp, #8]
 80011d2:	2306      	movs	r3, #6
 80011d4:	9301      	str	r3, [sp, #4]
 80011d6:	f107 0308 	add.w	r3, r7, #8
 80011da:	9300      	str	r3, [sp, #0]
 80011dc:	2301      	movs	r3, #1
 80011de:	2228      	movs	r2, #40	@ 0x28
 80011e0:	2150      	movs	r1, #80	@ 0x50
 80011e2:	484c      	ldr	r0, [pc, #304]	@ (8001314 <ReadData+0x30c>)
 80011e4:	f002 fc38 	bl	8003a58 <HAL_I2C_Mem_Read>
	        sensorData->LineerAcc.X = (float)(((int16_t)((buffer[1] << 8) | buffer[0]))/100.0);
 80011e8:	7a7b      	ldrb	r3, [r7, #9]
 80011ea:	b21b      	sxth	r3, r3
 80011ec:	021b      	lsls	r3, r3, #8
 80011ee:	b21a      	sxth	r2, r3
 80011f0:	7a3b      	ldrb	r3, [r7, #8]
 80011f2:	b21b      	sxth	r3, r3
 80011f4:	4313      	orrs	r3, r2
 80011f6:	b21b      	sxth	r3, r3
 80011f8:	4618      	mov	r0, r3
 80011fa:	f7ff f9ab 	bl	8000554 <__aeabi_i2d>
 80011fe:	f04f 0200 	mov.w	r2, #0
 8001202:	4b45      	ldr	r3, [pc, #276]	@ (8001318 <ReadData+0x310>)
 8001204:	f7ff fb3a 	bl	800087c <__aeabi_ddiv>
 8001208:	4602      	mov	r2, r0
 800120a:	460b      	mov	r3, r1
 800120c:	4610      	mov	r0, r2
 800120e:	4619      	mov	r1, r3
 8001210:	f7ff fcba 	bl	8000b88 <__aeabi_d2f>
 8001214:	4602      	mov	r2, r0
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	631a      	str	r2, [r3, #48]	@ 0x30
	        sensorData->LineerAcc.Y = (float)(((int16_t)((buffer[3] << 8) | buffer[2]))/100.0);
 800121a:	7afb      	ldrb	r3, [r7, #11]
 800121c:	b21b      	sxth	r3, r3
 800121e:	021b      	lsls	r3, r3, #8
 8001220:	b21a      	sxth	r2, r3
 8001222:	7abb      	ldrb	r3, [r7, #10]
 8001224:	b21b      	sxth	r3, r3
 8001226:	4313      	orrs	r3, r2
 8001228:	b21b      	sxth	r3, r3
 800122a:	4618      	mov	r0, r3
 800122c:	f7ff f992 	bl	8000554 <__aeabi_i2d>
 8001230:	f04f 0200 	mov.w	r2, #0
 8001234:	4b38      	ldr	r3, [pc, #224]	@ (8001318 <ReadData+0x310>)
 8001236:	f7ff fb21 	bl	800087c <__aeabi_ddiv>
 800123a:	4602      	mov	r2, r0
 800123c:	460b      	mov	r3, r1
 800123e:	4610      	mov	r0, r2
 8001240:	4619      	mov	r1, r3
 8001242:	f7ff fca1 	bl	8000b88 <__aeabi_d2f>
 8001246:	4602      	mov	r2, r0
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	635a      	str	r2, [r3, #52]	@ 0x34
	        sensorData->LineerAcc.Z = (float)(((int16_t)((buffer[5] << 8) | buffer[4]))/100.0);
 800124c:	7b7b      	ldrb	r3, [r7, #13]
 800124e:	b21b      	sxth	r3, r3
 8001250:	021b      	lsls	r3, r3, #8
 8001252:	b21a      	sxth	r2, r3
 8001254:	7b3b      	ldrb	r3, [r7, #12]
 8001256:	b21b      	sxth	r3, r3
 8001258:	4313      	orrs	r3, r2
 800125a:	b21b      	sxth	r3, r3
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff f979 	bl	8000554 <__aeabi_i2d>
 8001262:	f04f 0200 	mov.w	r2, #0
 8001266:	4b2c      	ldr	r3, [pc, #176]	@ (8001318 <ReadData+0x310>)
 8001268:	f7ff fb08 	bl	800087c <__aeabi_ddiv>
 800126c:	4602      	mov	r2, r0
 800126e:	460b      	mov	r3, r1
 8001270:	4610      	mov	r0, r2
 8001272:	4619      	mov	r1, r3
 8001274:	f7ff fc88 	bl	8000b88 <__aeabi_d2f>
 8001278:	4602      	mov	r2, r0
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	639a      	str	r2, [r3, #56]	@ 0x38
	        memset(buffer, 0, sizeof(buffer));
 800127e:	f107 0308 	add.w	r3, r7, #8
 8001282:	2208      	movs	r2, #8
 8001284:	2100      	movs	r1, #0
 8001286:	4618      	mov	r0, r3
 8001288:	f005 fa3a 	bl	8006700 <memset>
	    }

	    if (sensors & SENSOR_GYRO) {
 800128c:	78fb      	ldrb	r3, [r7, #3]
 800128e:	f003 0308 	and.w	r3, r3, #8
 8001292:	2b00      	cmp	r3, #0
 8001294:	d066      	beq.n	8001364 <ReadData+0x35c>

	    	HAL_I2C_Mem_Read(&bno_i2c, P_BNO055, BNO_GYRO, 1, buffer, 6, HAL_MAX_DELAY);
 8001296:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800129a:	9302      	str	r3, [sp, #8]
 800129c:	2306      	movs	r3, #6
 800129e:	9301      	str	r3, [sp, #4]
 80012a0:	f107 0308 	add.w	r3, r7, #8
 80012a4:	9300      	str	r3, [sp, #0]
 80012a6:	2301      	movs	r3, #1
 80012a8:	2214      	movs	r2, #20
 80012aa:	2150      	movs	r1, #80	@ 0x50
 80012ac:	4819      	ldr	r0, [pc, #100]	@ (8001314 <ReadData+0x30c>)
 80012ae:	f002 fbd3 	bl	8003a58 <HAL_I2C_Mem_Read>
	        sensorData->Gyro.X = (float)(((int16_t) ((buffer[1] << 8) | buffer[0]))/16.0);
 80012b2:	7a7b      	ldrb	r3, [r7, #9]
 80012b4:	b21b      	sxth	r3, r3
 80012b6:	021b      	lsls	r3, r3, #8
 80012b8:	b21a      	sxth	r2, r3
 80012ba:	7a3b      	ldrb	r3, [r7, #8]
 80012bc:	b21b      	sxth	r3, r3
 80012be:	4313      	orrs	r3, r2
 80012c0:	b21b      	sxth	r3, r3
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7ff f946 	bl	8000554 <__aeabi_i2d>
 80012c8:	f04f 0200 	mov.w	r2, #0
 80012cc:	4b13      	ldr	r3, [pc, #76]	@ (800131c <ReadData+0x314>)
 80012ce:	f7ff fad5 	bl	800087c <__aeabi_ddiv>
 80012d2:	4602      	mov	r2, r0
 80012d4:	460b      	mov	r3, r1
 80012d6:	4610      	mov	r0, r2
 80012d8:	4619      	mov	r1, r3
 80012da:	f7ff fc55 	bl	8000b88 <__aeabi_d2f>
 80012de:	4602      	mov	r2, r0
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	60da      	str	r2, [r3, #12]
	        sensorData->Gyro.Y = (float)(((int16_t) ((buffer[3] << 8) | buffer[2]))/16.0);
 80012e4:	7afb      	ldrb	r3, [r7, #11]
 80012e6:	b21b      	sxth	r3, r3
 80012e8:	021b      	lsls	r3, r3, #8
 80012ea:	b21a      	sxth	r2, r3
 80012ec:	7abb      	ldrb	r3, [r7, #10]
 80012ee:	b21b      	sxth	r3, r3
 80012f0:	4313      	orrs	r3, r2
 80012f2:	b21b      	sxth	r3, r3
 80012f4:	4618      	mov	r0, r3
 80012f6:	f7ff f92d 	bl	8000554 <__aeabi_i2d>
 80012fa:	f04f 0200 	mov.w	r2, #0
 80012fe:	4b07      	ldr	r3, [pc, #28]	@ (800131c <ReadData+0x314>)
 8001300:	f7ff fabc 	bl	800087c <__aeabi_ddiv>
 8001304:	4602      	mov	r2, r0
 8001306:	460b      	mov	r3, r1
 8001308:	4610      	mov	r0, r2
 800130a:	4619      	mov	r1, r3
 800130c:	f7ff fc3c 	bl	8000b88 <__aeabi_d2f>
 8001310:	4602      	mov	r2, r0
 8001312:	e005      	b.n	8001320 <ReadData+0x318>
 8001314:	200000e0 	.word	0x200000e0
 8001318:	40590000 	.word	0x40590000
 800131c:	40300000 	.word	0x40300000
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	611a      	str	r2, [r3, #16]
	        sensorData->Gyro.Z = (float)(((int16_t) ((buffer[5] << 8) | buffer[4]))/16.0);
 8001324:	7b7b      	ldrb	r3, [r7, #13]
 8001326:	b21b      	sxth	r3, r3
 8001328:	021b      	lsls	r3, r3, #8
 800132a:	b21a      	sxth	r2, r3
 800132c:	7b3b      	ldrb	r3, [r7, #12]
 800132e:	b21b      	sxth	r3, r3
 8001330:	4313      	orrs	r3, r2
 8001332:	b21b      	sxth	r3, r3
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff f90d 	bl	8000554 <__aeabi_i2d>
 800133a:	f04f 0200 	mov.w	r2, #0
 800133e:	4ba3      	ldr	r3, [pc, #652]	@ (80015cc <ReadData+0x5c4>)
 8001340:	f7ff fa9c 	bl	800087c <__aeabi_ddiv>
 8001344:	4602      	mov	r2, r0
 8001346:	460b      	mov	r3, r1
 8001348:	4610      	mov	r0, r2
 800134a:	4619      	mov	r1, r3
 800134c:	f7ff fc1c 	bl	8000b88 <__aeabi_d2f>
 8001350:	4602      	mov	r2, r0
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	615a      	str	r2, [r3, #20]
	        memset(buffer, 0, sizeof(buffer));
 8001356:	f107 0308 	add.w	r3, r7, #8
 800135a:	2208      	movs	r2, #8
 800135c:	2100      	movs	r1, #0
 800135e:	4618      	mov	r0, r3
 8001360:	f005 f9ce 	bl	8006700 <memset>
	    }
	    if (sensors & SENSOR_ACCEL) {
 8001364:	78fb      	ldrb	r3, [r7, #3]
 8001366:	f003 0310 	and.w	r3, r3, #16
 800136a:	2b00      	cmp	r3, #0
 800136c:	d05f      	beq.n	800142e <ReadData+0x426>

	    	HAL_I2C_Mem_Read(&bno_i2c, P_BNO055, BNO_ACCEL, 1, buffer, 6, HAL_MAX_DELAY);
 800136e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001372:	9302      	str	r3, [sp, #8]
 8001374:	2306      	movs	r3, #6
 8001376:	9301      	str	r3, [sp, #4]
 8001378:	f107 0308 	add.w	r3, r7, #8
 800137c:	9300      	str	r3, [sp, #0]
 800137e:	2301      	movs	r3, #1
 8001380:	2208      	movs	r2, #8
 8001382:	2150      	movs	r1, #80	@ 0x50
 8001384:	4892      	ldr	r0, [pc, #584]	@ (80015d0 <ReadData+0x5c8>)
 8001386:	f002 fb67 	bl	8003a58 <HAL_I2C_Mem_Read>
	        sensorData->Accel.X = (float)(((int16_t) ((buffer[1] << 8) | buffer[0]))/100.0);
 800138a:	7a7b      	ldrb	r3, [r7, #9]
 800138c:	b21b      	sxth	r3, r3
 800138e:	021b      	lsls	r3, r3, #8
 8001390:	b21a      	sxth	r2, r3
 8001392:	7a3b      	ldrb	r3, [r7, #8]
 8001394:	b21b      	sxth	r3, r3
 8001396:	4313      	orrs	r3, r2
 8001398:	b21b      	sxth	r3, r3
 800139a:	4618      	mov	r0, r3
 800139c:	f7ff f8da 	bl	8000554 <__aeabi_i2d>
 80013a0:	f04f 0200 	mov.w	r2, #0
 80013a4:	4b8b      	ldr	r3, [pc, #556]	@ (80015d4 <ReadData+0x5cc>)
 80013a6:	f7ff fa69 	bl	800087c <__aeabi_ddiv>
 80013aa:	4602      	mov	r2, r0
 80013ac:	460b      	mov	r3, r1
 80013ae:	4610      	mov	r0, r2
 80013b0:	4619      	mov	r1, r3
 80013b2:	f7ff fbe9 	bl	8000b88 <__aeabi_d2f>
 80013b6:	4602      	mov	r2, r0
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	601a      	str	r2, [r3, #0]
	        sensorData->Accel.Y = (float)(((int16_t) ((buffer[3] << 8) | buffer[2]))/100.0);
 80013bc:	7afb      	ldrb	r3, [r7, #11]
 80013be:	b21b      	sxth	r3, r3
 80013c0:	021b      	lsls	r3, r3, #8
 80013c2:	b21a      	sxth	r2, r3
 80013c4:	7abb      	ldrb	r3, [r7, #10]
 80013c6:	b21b      	sxth	r3, r3
 80013c8:	4313      	orrs	r3, r2
 80013ca:	b21b      	sxth	r3, r3
 80013cc:	4618      	mov	r0, r3
 80013ce:	f7ff f8c1 	bl	8000554 <__aeabi_i2d>
 80013d2:	f04f 0200 	mov.w	r2, #0
 80013d6:	4b7f      	ldr	r3, [pc, #508]	@ (80015d4 <ReadData+0x5cc>)
 80013d8:	f7ff fa50 	bl	800087c <__aeabi_ddiv>
 80013dc:	4602      	mov	r2, r0
 80013de:	460b      	mov	r3, r1
 80013e0:	4610      	mov	r0, r2
 80013e2:	4619      	mov	r1, r3
 80013e4:	f7ff fbd0 	bl	8000b88 <__aeabi_d2f>
 80013e8:	4602      	mov	r2, r0
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	605a      	str	r2, [r3, #4]
	        sensorData->Accel.Z = (float)(((int16_t) ((buffer[5] << 8) | buffer[4]))/100.0);
 80013ee:	7b7b      	ldrb	r3, [r7, #13]
 80013f0:	b21b      	sxth	r3, r3
 80013f2:	021b      	lsls	r3, r3, #8
 80013f4:	b21a      	sxth	r2, r3
 80013f6:	7b3b      	ldrb	r3, [r7, #12]
 80013f8:	b21b      	sxth	r3, r3
 80013fa:	4313      	orrs	r3, r2
 80013fc:	b21b      	sxth	r3, r3
 80013fe:	4618      	mov	r0, r3
 8001400:	f7ff f8a8 	bl	8000554 <__aeabi_i2d>
 8001404:	f04f 0200 	mov.w	r2, #0
 8001408:	4b72      	ldr	r3, [pc, #456]	@ (80015d4 <ReadData+0x5cc>)
 800140a:	f7ff fa37 	bl	800087c <__aeabi_ddiv>
 800140e:	4602      	mov	r2, r0
 8001410:	460b      	mov	r3, r1
 8001412:	4610      	mov	r0, r2
 8001414:	4619      	mov	r1, r3
 8001416:	f7ff fbb7 	bl	8000b88 <__aeabi_d2f>
 800141a:	4602      	mov	r2, r0
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	609a      	str	r2, [r3, #8]
	        memset(buffer, 0, sizeof(buffer));
 8001420:	f107 0308 	add.w	r3, r7, #8
 8001424:	2208      	movs	r2, #8
 8001426:	2100      	movs	r1, #0
 8001428:	4618      	mov	r0, r3
 800142a:	f005 f969 	bl	8006700 <memset>
	    }
	    if (sensors & SENSOR_MAG) {
 800142e:	78fb      	ldrb	r3, [r7, #3]
 8001430:	f003 0320 	and.w	r3, r3, #32
 8001434:	2b00      	cmp	r3, #0
 8001436:	d05f      	beq.n	80014f8 <ReadData+0x4f0>

	    	HAL_I2C_Mem_Read(&bno_i2c, P_BNO055, BNO_MAG, 1, buffer, 6, HAL_MAX_DELAY);
 8001438:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800143c:	9302      	str	r3, [sp, #8]
 800143e:	2306      	movs	r3, #6
 8001440:	9301      	str	r3, [sp, #4]
 8001442:	f107 0308 	add.w	r3, r7, #8
 8001446:	9300      	str	r3, [sp, #0]
 8001448:	2301      	movs	r3, #1
 800144a:	220e      	movs	r2, #14
 800144c:	2150      	movs	r1, #80	@ 0x50
 800144e:	4860      	ldr	r0, [pc, #384]	@ (80015d0 <ReadData+0x5c8>)
 8001450:	f002 fb02 	bl	8003a58 <HAL_I2C_Mem_Read>
	        sensorData->Magneto.X = (float)(((int16_t) ((buffer[1] << 8) | buffer[0]))/16.0);
 8001454:	7a7b      	ldrb	r3, [r7, #9]
 8001456:	b21b      	sxth	r3, r3
 8001458:	021b      	lsls	r3, r3, #8
 800145a:	b21a      	sxth	r2, r3
 800145c:	7a3b      	ldrb	r3, [r7, #8]
 800145e:	b21b      	sxth	r3, r3
 8001460:	4313      	orrs	r3, r2
 8001462:	b21b      	sxth	r3, r3
 8001464:	4618      	mov	r0, r3
 8001466:	f7ff f875 	bl	8000554 <__aeabi_i2d>
 800146a:	f04f 0200 	mov.w	r2, #0
 800146e:	4b57      	ldr	r3, [pc, #348]	@ (80015cc <ReadData+0x5c4>)
 8001470:	f7ff fa04 	bl	800087c <__aeabi_ddiv>
 8001474:	4602      	mov	r2, r0
 8001476:	460b      	mov	r3, r1
 8001478:	4610      	mov	r0, r2
 800147a:	4619      	mov	r1, r3
 800147c:	f7ff fb84 	bl	8000b88 <__aeabi_d2f>
 8001480:	4602      	mov	r2, r0
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	619a      	str	r2, [r3, #24]
	        sensorData->Magneto.Y = (float)(((int16_t) ((buffer[3] << 8) | buffer[2]))/16.0);
 8001486:	7afb      	ldrb	r3, [r7, #11]
 8001488:	b21b      	sxth	r3, r3
 800148a:	021b      	lsls	r3, r3, #8
 800148c:	b21a      	sxth	r2, r3
 800148e:	7abb      	ldrb	r3, [r7, #10]
 8001490:	b21b      	sxth	r3, r3
 8001492:	4313      	orrs	r3, r2
 8001494:	b21b      	sxth	r3, r3
 8001496:	4618      	mov	r0, r3
 8001498:	f7ff f85c 	bl	8000554 <__aeabi_i2d>
 800149c:	f04f 0200 	mov.w	r2, #0
 80014a0:	4b4a      	ldr	r3, [pc, #296]	@ (80015cc <ReadData+0x5c4>)
 80014a2:	f7ff f9eb 	bl	800087c <__aeabi_ddiv>
 80014a6:	4602      	mov	r2, r0
 80014a8:	460b      	mov	r3, r1
 80014aa:	4610      	mov	r0, r2
 80014ac:	4619      	mov	r1, r3
 80014ae:	f7ff fb6b 	bl	8000b88 <__aeabi_d2f>
 80014b2:	4602      	mov	r2, r0
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	61da      	str	r2, [r3, #28]
	        sensorData->Magneto.Z = (float)(((int16_t) ((buffer[5] << 8) | buffer[4]))/16.0);
 80014b8:	7b7b      	ldrb	r3, [r7, #13]
 80014ba:	b21b      	sxth	r3, r3
 80014bc:	021b      	lsls	r3, r3, #8
 80014be:	b21a      	sxth	r2, r3
 80014c0:	7b3b      	ldrb	r3, [r7, #12]
 80014c2:	b21b      	sxth	r3, r3
 80014c4:	4313      	orrs	r3, r2
 80014c6:	b21b      	sxth	r3, r3
 80014c8:	4618      	mov	r0, r3
 80014ca:	f7ff f843 	bl	8000554 <__aeabi_i2d>
 80014ce:	f04f 0200 	mov.w	r2, #0
 80014d2:	4b3e      	ldr	r3, [pc, #248]	@ (80015cc <ReadData+0x5c4>)
 80014d4:	f7ff f9d2 	bl	800087c <__aeabi_ddiv>
 80014d8:	4602      	mov	r2, r0
 80014da:	460b      	mov	r3, r1
 80014dc:	4610      	mov	r0, r2
 80014de:	4619      	mov	r1, r3
 80014e0:	f7ff fb52 	bl	8000b88 <__aeabi_d2f>
 80014e4:	4602      	mov	r2, r0
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	621a      	str	r2, [r3, #32]
	        memset(buffer, 0, sizeof(buffer));
 80014ea:	f107 0308 	add.w	r3, r7, #8
 80014ee:	2208      	movs	r2, #8
 80014f0:	2100      	movs	r1, #0
 80014f2:	4618      	mov	r0, r3
 80014f4:	f005 f904 	bl	8006700 <memset>
	    }
	    if (sensors & SENSOR_EULER) {
 80014f8:	78fb      	ldrb	r3, [r7, #3]
 80014fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d05f      	beq.n	80015c2 <ReadData+0x5ba>

	    	HAL_I2C_Mem_Read(&bno_i2c, P_BNO055, BNO_EULER, 1, buffer, 6, HAL_MAX_DELAY);
 8001502:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001506:	9302      	str	r3, [sp, #8]
 8001508:	2306      	movs	r3, #6
 800150a:	9301      	str	r3, [sp, #4]
 800150c:	f107 0308 	add.w	r3, r7, #8
 8001510:	9300      	str	r3, [sp, #0]
 8001512:	2301      	movs	r3, #1
 8001514:	221a      	movs	r2, #26
 8001516:	2150      	movs	r1, #80	@ 0x50
 8001518:	482d      	ldr	r0, [pc, #180]	@ (80015d0 <ReadData+0x5c8>)
 800151a:	f002 fa9d 	bl	8003a58 <HAL_I2C_Mem_Read>
	        sensorData->Euler.X = (float)(((int16_t) ((buffer[1] << 8) | buffer[0]))/16.0);
 800151e:	7a7b      	ldrb	r3, [r7, #9]
 8001520:	b21b      	sxth	r3, r3
 8001522:	021b      	lsls	r3, r3, #8
 8001524:	b21a      	sxth	r2, r3
 8001526:	7a3b      	ldrb	r3, [r7, #8]
 8001528:	b21b      	sxth	r3, r3
 800152a:	4313      	orrs	r3, r2
 800152c:	b21b      	sxth	r3, r3
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff f810 	bl	8000554 <__aeabi_i2d>
 8001534:	f04f 0200 	mov.w	r2, #0
 8001538:	4b24      	ldr	r3, [pc, #144]	@ (80015cc <ReadData+0x5c4>)
 800153a:	f7ff f99f 	bl	800087c <__aeabi_ddiv>
 800153e:	4602      	mov	r2, r0
 8001540:	460b      	mov	r3, r1
 8001542:	4610      	mov	r0, r2
 8001544:	4619      	mov	r1, r3
 8001546:	f7ff fb1f 	bl	8000b88 <__aeabi_d2f>
 800154a:	4602      	mov	r2, r0
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	625a      	str	r2, [r3, #36]	@ 0x24
	        sensorData->Euler.Y = (float)(((int16_t) ((buffer[3] << 8) | buffer[2]))/16.0);
 8001550:	7afb      	ldrb	r3, [r7, #11]
 8001552:	b21b      	sxth	r3, r3
 8001554:	021b      	lsls	r3, r3, #8
 8001556:	b21a      	sxth	r2, r3
 8001558:	7abb      	ldrb	r3, [r7, #10]
 800155a:	b21b      	sxth	r3, r3
 800155c:	4313      	orrs	r3, r2
 800155e:	b21b      	sxth	r3, r3
 8001560:	4618      	mov	r0, r3
 8001562:	f7fe fff7 	bl	8000554 <__aeabi_i2d>
 8001566:	f04f 0200 	mov.w	r2, #0
 800156a:	4b18      	ldr	r3, [pc, #96]	@ (80015cc <ReadData+0x5c4>)
 800156c:	f7ff f986 	bl	800087c <__aeabi_ddiv>
 8001570:	4602      	mov	r2, r0
 8001572:	460b      	mov	r3, r1
 8001574:	4610      	mov	r0, r2
 8001576:	4619      	mov	r1, r3
 8001578:	f7ff fb06 	bl	8000b88 <__aeabi_d2f>
 800157c:	4602      	mov	r2, r0
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	629a      	str	r2, [r3, #40]	@ 0x28
	        sensorData->Euler.Z = (float)(((int16_t) ((buffer[5] << 8) | buffer[4]))/16.0);
 8001582:	7b7b      	ldrb	r3, [r7, #13]
 8001584:	b21b      	sxth	r3, r3
 8001586:	021b      	lsls	r3, r3, #8
 8001588:	b21a      	sxth	r2, r3
 800158a:	7b3b      	ldrb	r3, [r7, #12]
 800158c:	b21b      	sxth	r3, r3
 800158e:	4313      	orrs	r3, r2
 8001590:	b21b      	sxth	r3, r3
 8001592:	4618      	mov	r0, r3
 8001594:	f7fe ffde 	bl	8000554 <__aeabi_i2d>
 8001598:	f04f 0200 	mov.w	r2, #0
 800159c:	4b0b      	ldr	r3, [pc, #44]	@ (80015cc <ReadData+0x5c4>)
 800159e:	f7ff f96d 	bl	800087c <__aeabi_ddiv>
 80015a2:	4602      	mov	r2, r0
 80015a4:	460b      	mov	r3, r1
 80015a6:	4610      	mov	r0, r2
 80015a8:	4619      	mov	r1, r3
 80015aa:	f7ff faed 	bl	8000b88 <__aeabi_d2f>
 80015ae:	4602      	mov	r2, r0
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	62da      	str	r2, [r3, #44]	@ 0x2c
	        memset(buffer, 0, sizeof(buffer));
 80015b4:	f107 0308 	add.w	r3, r7, #8
 80015b8:	2208      	movs	r2, #8
 80015ba:	2100      	movs	r1, #0
 80015bc:	4618      	mov	r0, r3
 80015be:	f005 f89f 	bl	8006700 <memset>
	    }
}
 80015c2:	bf00      	nop
 80015c4:	3710      	adds	r7, #16
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	40300000 	.word	0x40300000
 80015d0:	200000e0 	.word	0x200000e0
 80015d4:	40590000 	.word	0x40590000

080015d8 <Set_Operation_Mode>:
 *            NDOF_FMC_OFF
 *            NDOF]
 *
 *  @retval None
 */
void Set_Operation_Mode(Op_Modes_t Mode){
 80015d8:	b580      	push	{r7, lr}
 80015da:	b086      	sub	sp, #24
 80015dc:	af04      	add	r7, sp, #16
 80015de:	4603      	mov	r3, r0
 80015e0:	71fb      	strb	r3, [r7, #7]

	SelectPage(PAGE_0);
 80015e2:	2000      	movs	r0, #0
 80015e4:	f7ff fcb6 	bl	8000f54 <SelectPage>
	if(	HAL_I2C_Mem_Write(&bno_i2c, P_BNO055, OPR_MODE_ADDR, 1, &Mode, 1, 100) !=HAL_OK){
 80015e8:	2364      	movs	r3, #100	@ 0x64
 80015ea:	9302      	str	r3, [sp, #8]
 80015ec:	2301      	movs	r3, #1
 80015ee:	9301      	str	r3, [sp, #4]
 80015f0:	1dfb      	adds	r3, r7, #7
 80015f2:	9300      	str	r3, [sp, #0]
 80015f4:	2301      	movs	r3, #1
 80015f6:	223d      	movs	r2, #61	@ 0x3d
 80015f8:	2150      	movs	r1, #80	@ 0x50
 80015fa:	480d      	ldr	r0, [pc, #52]	@ (8001630 <Set_Operation_Mode+0x58>)
 80015fc:	f002 f932 	bl	8003864 <HAL_I2C_Mem_Write>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d003      	beq.n	800160e <Set_Operation_Mode+0x36>
		printf("Operation mode could not be set!\n");
 8001606:	480b      	ldr	r0, [pc, #44]	@ (8001634 <Set_Operation_Mode+0x5c>)
 8001608:	f004 ff9a 	bl	8006540 <puts>
 800160c:	e002      	b.n	8001614 <Set_Operation_Mode+0x3c>
	}
	else printf("Operation mode switching succeeded.\n");
 800160e:	480a      	ldr	r0, [pc, #40]	@ (8001638 <Set_Operation_Mode+0x60>)
 8001610:	f004 ff96 	bl	8006540 <puts>

	if(Mode == CONFIG_MODE) HAL_Delay(19);
 8001614:	79fb      	ldrb	r3, [r7, #7]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d103      	bne.n	8001622 <Set_Operation_Mode+0x4a>
 800161a:	2013      	movs	r0, #19
 800161c:	f001 fd44 	bl	80030a8 <HAL_Delay>

	else HAL_Delay(9);

}
 8001620:	e002      	b.n	8001628 <Set_Operation_Mode+0x50>
	else HAL_Delay(9);
 8001622:	2009      	movs	r0, #9
 8001624:	f001 fd40 	bl	80030a8 <HAL_Delay>
}
 8001628:	bf00      	nop
 800162a:	3708      	adds	r7, #8
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	200000e0 	.word	0x200000e0
 8001634:	08008188 	.word	0x08008188
 8001638:	080081ac 	.word	0x080081ac

0800163c <SetPowerMODE>:
 *            BNO055_LOWPOWER_MODE
 *            BNO055_SUSPEND_MODE]
 *
 *  @retval None
 */
void SetPowerMODE(uint8_t BNO055_){
 800163c:	b580      	push	{r7, lr}
 800163e:	b086      	sub	sp, #24
 8001640:	af04      	add	r7, sp, #16
 8001642:	4603      	mov	r3, r0
 8001644:	71fb      	strb	r3, [r7, #7]

	if(	HAL_I2C_Mem_Write(&bno_i2c, P_BNO055, PWR_MODE_ADDR, 1, &BNO055_, 1, 100) != HAL_OK)
 8001646:	2364      	movs	r3, #100	@ 0x64
 8001648:	9302      	str	r3, [sp, #8]
 800164a:	2301      	movs	r3, #1
 800164c:	9301      	str	r3, [sp, #4]
 800164e:	1dfb      	adds	r3, r7, #7
 8001650:	9300      	str	r3, [sp, #0]
 8001652:	2301      	movs	r3, #1
 8001654:	223e      	movs	r2, #62	@ 0x3e
 8001656:	2150      	movs	r1, #80	@ 0x50
 8001658:	4809      	ldr	r0, [pc, #36]	@ (8001680 <SetPowerMODE+0x44>)
 800165a:	f002 f903 	bl	8003864 <HAL_I2C_Mem_Write>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d003      	beq.n	800166c <SetPowerMODE+0x30>
	{
		printf("Power mode could not be set!\n");
 8001664:	4807      	ldr	r0, [pc, #28]	@ (8001684 <SetPowerMODE+0x48>)
 8001666:	f004 ff6b 	bl	8006540 <puts>
 800166a:	e002      	b.n	8001672 <SetPowerMODE+0x36>
	}
	else
	{
		printf("Power mode switching succeeded.\n");
 800166c:	4806      	ldr	r0, [pc, #24]	@ (8001688 <SetPowerMODE+0x4c>)
 800166e:	f004 ff67 	bl	8006540 <puts>
	}
	HAL_Delay(50);
 8001672:	2032      	movs	r0, #50	@ 0x32
 8001674:	f001 fd18 	bl	80030a8 <HAL_Delay>

}
 8001678:	bf00      	nop
 800167a:	3708      	adds	r7, #8
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	200000e0 	.word	0x200000e0
 8001684:	080081d0 	.word	0x080081d0
 8001688:	080081f0 	.word	0x080081f0

0800168c <Clock_Source>:
 *           [CLOCK_EXTERNAL
 *            CLOCK_INTERNAL]
 *
 *  @retval None
 */
void Clock_Source(uint8_t source) {
 800168c:	b580      	push	{r7, lr}
 800168e:	b086      	sub	sp, #24
 8001690:	af04      	add	r7, sp, #16
 8001692:	4603      	mov	r3, r0
 8001694:	71fb      	strb	r3, [r7, #7]

	//7th bit: External Crystal=1; Internal Crystal=0
	HAL_I2C_Mem_Write(&bno_i2c, P_BNO055, SYS_TRIGGER_ADDR, 1, &source, sizeof(source), 100);
 8001696:	2364      	movs	r3, #100	@ 0x64
 8001698:	9302      	str	r3, [sp, #8]
 800169a:	2301      	movs	r3, #1
 800169c:	9301      	str	r3, [sp, #4]
 800169e:	1dfb      	adds	r3, r7, #7
 80016a0:	9300      	str	r3, [sp, #0]
 80016a2:	2301      	movs	r3, #1
 80016a4:	223f      	movs	r2, #63	@ 0x3f
 80016a6:	2150      	movs	r1, #80	@ 0x50
 80016a8:	4803      	ldr	r0, [pc, #12]	@ (80016b8 <Clock_Source+0x2c>)
 80016aa:	f002 f8db 	bl	8003864 <HAL_I2C_Mem_Write>
}
 80016ae:	bf00      	nop
 80016b0:	3708      	adds	r7, #8
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	200000e0 	.word	0x200000e0

080016bc <BNO055_Axis>:
 *  @param  remapcode and signcode
 *         	Default Parameters:[DEFAULT_AXIS_REMAP(0x24), DEFAULT_AXIS_SIGN(0x00)]
 *
 *  @retval None
 */
void BNO055_Axis(uint8_t remap, uint8_t sign){
 80016bc:	b580      	push	{r7, lr}
 80016be:	b086      	sub	sp, #24
 80016c0:	af04      	add	r7, sp, #16
 80016c2:	4603      	mov	r3, r0
 80016c4:	460a      	mov	r2, r1
 80016c6:	71fb      	strb	r3, [r7, #7]
 80016c8:	4613      	mov	r3, r2
 80016ca:	71bb      	strb	r3, [r7, #6]

	HAL_I2C_Mem_Write(&bno_i2c,P_BNO055, AXIS_MAP_CONFIG_ADDR, 1, &remap, 1, 100);
 80016cc:	2364      	movs	r3, #100	@ 0x64
 80016ce:	9302      	str	r3, [sp, #8]
 80016d0:	2301      	movs	r3, #1
 80016d2:	9301      	str	r3, [sp, #4]
 80016d4:	1dfb      	adds	r3, r7, #7
 80016d6:	9300      	str	r3, [sp, #0]
 80016d8:	2301      	movs	r3, #1
 80016da:	2241      	movs	r2, #65	@ 0x41
 80016dc:	2150      	movs	r1, #80	@ 0x50
 80016de:	480c      	ldr	r0, [pc, #48]	@ (8001710 <BNO055_Axis+0x54>)
 80016e0:	f002 f8c0 	bl	8003864 <HAL_I2C_Mem_Write>
	HAL_Delay(20);
 80016e4:	2014      	movs	r0, #20
 80016e6:	f001 fcdf 	bl	80030a8 <HAL_Delay>
	HAL_I2C_Mem_Write(&bno_i2c, P_BNO055, AXIS_MAP_SIGN_ADDR, 1, &sign, 1, 100);
 80016ea:	2364      	movs	r3, #100	@ 0x64
 80016ec:	9302      	str	r3, [sp, #8]
 80016ee:	2301      	movs	r3, #1
 80016f0:	9301      	str	r3, [sp, #4]
 80016f2:	1dbb      	adds	r3, r7, #6
 80016f4:	9300      	str	r3, [sp, #0]
 80016f6:	2301      	movs	r3, #1
 80016f8:	2242      	movs	r2, #66	@ 0x42
 80016fa:	2150      	movs	r1, #80	@ 0x50
 80016fc:	4804      	ldr	r0, [pc, #16]	@ (8001710 <BNO055_Axis+0x54>)
 80016fe:	f002 f8b1 	bl	8003864 <HAL_I2C_Mem_Write>
	HAL_Delay(100);
 8001702:	2064      	movs	r0, #100	@ 0x64
 8001704:	f001 fcd0 	bl	80030a8 <HAL_Delay>
}
 8001708:	bf00      	nop
 800170a:	3708      	adds	r7, #8
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}
 8001710:	200000e0 	.word	0x200000e0

08001714 <SET_Accel_Range>:
 *            Range_8G
 *            Range_16G]
 *
 *  @retval None
 */
void SET_Accel_Range(uint8_t range){
 8001714:	b580      	push	{r7, lr}
 8001716:	b086      	sub	sp, #24
 8001718:	af04      	add	r7, sp, #16
 800171a:	4603      	mov	r3, r0
 800171c:	71fb      	strb	r3, [r7, #7]

	HAL_I2C_Mem_Write(&bno_i2c, P_BNO055, ACC_CONFIG_ADDR, 1, &range, 1, 100);
 800171e:	2364      	movs	r3, #100	@ 0x64
 8001720:	9302      	str	r3, [sp, #8]
 8001722:	2301      	movs	r3, #1
 8001724:	9301      	str	r3, [sp, #4]
 8001726:	1dfb      	adds	r3, r7, #7
 8001728:	9300      	str	r3, [sp, #0]
 800172a:	2301      	movs	r3, #1
 800172c:	2208      	movs	r2, #8
 800172e:	2150      	movs	r1, #80	@ 0x50
 8001730:	4804      	ldr	r0, [pc, #16]	@ (8001744 <SET_Accel_Range+0x30>)
 8001732:	f002 f897 	bl	8003864 <HAL_I2C_Mem_Write>
	HAL_Delay(100);
 8001736:	2064      	movs	r0, #100	@ 0x64
 8001738:	f001 fcb6 	bl	80030a8 <HAL_Delay>

}
 800173c:	bf00      	nop
 800173e:	3708      	adds	r7, #8
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}
 8001744:	200000e0 	.word	0x200000e0

08001748 <BNO055_Init>:
  * @param  Init argument to a BNO055_Init_t structure that contains
  *         the configuration information for the BNO055 device.
  *
  * @retval None
  */
void BNO055_Init(BNO055_Init_t Init){
 8001748:	b580      	push	{r7, lr}
 800174a:	b088      	sub	sp, #32
 800174c:	af04      	add	r7, sp, #16
 800174e:	463b      	mov	r3, r7
 8001750:	e883 0003 	stmia.w	r3, {r0, r1}

	//Set operation mode to config_mode for initialize all register
	Set_Operation_Mode(CONFIG_MODE);
 8001754:	2000      	movs	r0, #0
 8001756:	f7ff ff3f 	bl	80015d8 <Set_Operation_Mode>
	HAL_Delay(50);
 800175a:	2032      	movs	r0, #50	@ 0x32
 800175c:	f001 fca4 	bl	80030a8 <HAL_Delay>
	/*
	 * Set register page number to 1
	 * Configure Accelerometer range
	 */
	SelectPage(PAGE_1);
 8001760:	2001      	movs	r0, #1
 8001762:	f7ff fbf7 	bl	8000f54 <SelectPage>
	SET_Accel_Range(Init.ACC_Range);
 8001766:	79bb      	ldrb	r3, [r7, #6]
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff ffd3 	bl	8001714 <SET_Accel_Range>
	HAL_Delay(50);
 800176e:	2032      	movs	r0, #50	@ 0x32
 8001770:	f001 fc9a 	bl	80030a8 <HAL_Delay>

	//Set register page number to 0
	SelectPage(PAGE_0);
 8001774:	2000      	movs	r0, #0
 8001776:	f7ff fbed 	bl	8000f54 <SelectPage>
	HAL_Delay(50);
 800177a:	2032      	movs	r0, #50	@ 0x32
 800177c:	f001 fc94 	bl	80030a8 <HAL_Delay>

	//Read clock status. If status=0 then it is free to configure the clock source
	uint8_t status;
	HAL_I2C_Mem_Read(&bno_i2c, P_BNO055, SYS_CLK_STATUS_ADDR, 1, &status, 1, 100);
 8001780:	2364      	movs	r3, #100	@ 0x64
 8001782:	9302      	str	r3, [sp, #8]
 8001784:	2301      	movs	r3, #1
 8001786:	9301      	str	r3, [sp, #4]
 8001788:	f107 030f 	add.w	r3, r7, #15
 800178c:	9300      	str	r3, [sp, #0]
 800178e:	2301      	movs	r3, #1
 8001790:	2238      	movs	r2, #56	@ 0x38
 8001792:	2150      	movs	r1, #80	@ 0x50
 8001794:	481e      	ldr	r0, [pc, #120]	@ (8001810 <BNO055_Init+0xc8>)
 8001796:	f002 f95f 	bl	8003a58 <HAL_I2C_Mem_Read>
	HAL_Delay(50);
 800179a:	2032      	movs	r0, #50	@ 0x32
 800179c:	f001 fc84 	bl	80030a8 <HAL_Delay>
	//Checking if the status bit is 0
	if(status == 0)
 80017a0:	7bfb      	ldrb	r3, [r7, #15]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d106      	bne.n	80017b4 <BNO055_Init+0x6c>
	{
		//Changing clock source
		Clock_Source(Init.Clock_Source);
 80017a6:	797b      	ldrb	r3, [r7, #5]
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7ff ff6f 	bl	800168c <Clock_Source>
		HAL_Delay(100);
 80017ae:	2064      	movs	r0, #100	@ 0x64
 80017b0:	f001 fc7a 	bl	80030a8 <HAL_Delay>
	}

	//Configure axis remapping and signing
	BNO055_Axis(Init.Axis, Init.Axis_sign);
 80017b4:	787b      	ldrb	r3, [r7, #1]
 80017b6:	78ba      	ldrb	r2, [r7, #2]
 80017b8:	4611      	mov	r1, r2
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7ff ff7e 	bl	80016bc <BNO055_Axis>
	HAL_Delay(100);
 80017c0:	2064      	movs	r0, #100	@ 0x64
 80017c2:	f001 fc71 	bl	80030a8 <HAL_Delay>

	//Configure data output format and the measurement unit
	HAL_I2C_Mem_Write(&bno_i2c, P_BNO055, UNIT_SEL_ADDR, 1, &Init.Unit_Sel, sizeof(Init.Unit_Sel), 100);
 80017c6:	2364      	movs	r3, #100	@ 0x64
 80017c8:	9302      	str	r3, [sp, #8]
 80017ca:	2301      	movs	r3, #1
 80017cc:	9301      	str	r3, [sp, #4]
 80017ce:	463b      	mov	r3, r7
 80017d0:	9300      	str	r3, [sp, #0]
 80017d2:	2301      	movs	r3, #1
 80017d4:	223b      	movs	r2, #59	@ 0x3b
 80017d6:	2150      	movs	r1, #80	@ 0x50
 80017d8:	480d      	ldr	r0, [pc, #52]	@ (8001810 <BNO055_Init+0xc8>)
 80017da:	f002 f843 	bl	8003864 <HAL_I2C_Mem_Write>
	HAL_Delay(100);
 80017de:	2064      	movs	r0, #100	@ 0x64
 80017e0:	f001 fc62 	bl	80030a8 <HAL_Delay>

	//Set power mode
	SetPowerMODE(Init.Mode);
 80017e4:	78fb      	ldrb	r3, [r7, #3]
 80017e6:	4618      	mov	r0, r3
 80017e8:	f7ff ff28 	bl	800163c <SetPowerMODE>
	HAL_Delay(100);
 80017ec:	2064      	movs	r0, #100	@ 0x64
 80017ee:	f001 fc5b 	bl	80030a8 <HAL_Delay>

	//Set operation mode
	Set_Operation_Mode(Init.OP_Modes);
 80017f2:	793b      	ldrb	r3, [r7, #4]
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7ff feef 	bl	80015d8 <Set_Operation_Mode>
	HAL_Delay(100);
 80017fa:	2064      	movs	r0, #100	@ 0x64
 80017fc:	f001 fc54 	bl	80030a8 <HAL_Delay>

	printf("BNO055 Initialization process is done!\n");
 8001800:	4804      	ldr	r0, [pc, #16]	@ (8001814 <BNO055_Init+0xcc>)
 8001802:	f004 fe9d 	bl	8006540 <puts>
}
 8001806:	bf00      	nop
 8001808:	3710      	adds	r7, #16
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	200000e0 	.word	0x200000e0
 8001814:	08008210 	.word	0x08008210

08001818 <getCalibration>:
  * @param  None
  *
  * @retval Calib_status_t structure that contains
  *         the calibration status of accel, gyro, mag and system.
  */
void getCalibration(Calib_status_t *calib) {
 8001818:	b580      	push	{r7, lr}
 800181a:	b088      	sub	sp, #32
 800181c:	af04      	add	r7, sp, #16
 800181e:	6078      	str	r0, [r7, #4]
    uint8_t calData;

    // Read calibration status register using I2C
    HAL_StatusTypeDef status = HAL_I2C_Mem_Read(&hi2c2, P_BNO055, CALIB_STAT_ADDR, 1, &calData, 1, HAL_MAX_DELAY);
 8001820:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001824:	9302      	str	r3, [sp, #8]
 8001826:	2301      	movs	r3, #1
 8001828:	9301      	str	r3, [sp, #4]
 800182a:	f107 030e 	add.w	r3, r7, #14
 800182e:	9300      	str	r3, [sp, #0]
 8001830:	2301      	movs	r3, #1
 8001832:	2235      	movs	r2, #53	@ 0x35
 8001834:	2150      	movs	r1, #80	@ 0x50
 8001836:	4815      	ldr	r0, [pc, #84]	@ (800188c <getCalibration+0x74>)
 8001838:	f002 f90e 	bl	8003a58 <HAL_I2C_Mem_Read>
 800183c:	4603      	mov	r3, r0
 800183e:	73fb      	strb	r3, [r7, #15]

    // Check if read was successful
    if (status == HAL_OK) {
 8001840:	7bfb      	ldrb	r3, [r7, #15]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d11b      	bne.n	800187e <getCalibration+0x66>

        // Extract calibration status values

        	calib->System= (calData >> 6) & 0x03;
 8001846:	7bbb      	ldrb	r3, [r7, #14]
 8001848:	099b      	lsrs	r3, r3, #6
 800184a:	b2da      	uxtb	r2, r3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	701a      	strb	r2, [r3, #0]


        	calib->Gyro = (calData >> 4) & 0x03;
 8001850:	7bbb      	ldrb	r3, [r7, #14]
 8001852:	091b      	lsrs	r3, r3, #4
 8001854:	b2db      	uxtb	r3, r3
 8001856:	f003 0303 	and.w	r3, r3, #3
 800185a:	b2da      	uxtb	r2, r3
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	705a      	strb	r2, [r3, #1]


        	calib->Acc = (calData >> 2) & 0x03;
 8001860:	7bbb      	ldrb	r3, [r7, #14]
 8001862:	089b      	lsrs	r3, r3, #2
 8001864:	b2db      	uxtb	r3, r3
 8001866:	f003 0303 	and.w	r3, r3, #3
 800186a:	b2da      	uxtb	r2, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	709a      	strb	r2, [r3, #2]


        	calib->MAG = calData & 0x03;
 8001870:	7bbb      	ldrb	r3, [r7, #14]
 8001872:	f003 0303 	and.w	r3, r3, #3
 8001876:	b2da      	uxtb	r2, r3
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	70da      	strb	r2, [r3, #3]

    } else {
        printf("Failed to read calibration status register.\n");
    }
}
 800187c:	e002      	b.n	8001884 <getCalibration+0x6c>
        printf("Failed to read calibration status register.\n");
 800187e:	4804      	ldr	r0, [pc, #16]	@ (8001890 <getCalibration+0x78>)
 8001880:	f004 fe5e 	bl	8006540 <puts>
}
 8001884:	bf00      	nop
 8001886:	3710      	adds	r7, #16
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	200000e0 	.word	0x200000e0
 8001890:	08008238 	.word	0x08008238

08001894 <getSensorOffsets>:
  * @param  22 byte long buffer to hold offset data
  *
  * @retval None
  *
  */
void getSensorOffsets(uint8_t *calibData) {
 8001894:	b580      	push	{r7, lr}
 8001896:	b088      	sub	sp, #32
 8001898:	af04      	add	r7, sp, #16
 800189a:	6078      	str	r0, [r7, #4]

        // Save the current mode
        uint8_t lastMode = getCurrentMode();
 800189c:	f000 f8a2 	bl	80019e4 <getCurrentMode>
 80018a0:	4603      	mov	r3, r0
 80018a2:	73fb      	strb	r3, [r7, #15]

        // Switch to CONFIG mode
        Set_Operation_Mode(CONFIG_MODE);
 80018a4:	2000      	movs	r0, #0
 80018a6:	f7ff fe97 	bl	80015d8 <Set_Operation_Mode>
        printf("Switched to CONFIG mode.\n");
 80018aa:	480e      	ldr	r0, [pc, #56]	@ (80018e4 <getSensorOffsets+0x50>)
 80018ac:	f004 fe48 	bl	8006540 <puts>

        // Read the offset registers
        HAL_I2C_Mem_Read(&bno_i2c, P_BNO055, ACC_OFFSET_X_LSB_ADDR, 1, calibData, 22, 100);
 80018b0:	2364      	movs	r3, #100	@ 0x64
 80018b2:	9302      	str	r3, [sp, #8]
 80018b4:	2316      	movs	r3, #22
 80018b6:	9301      	str	r3, [sp, #4]
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	9300      	str	r3, [sp, #0]
 80018bc:	2301      	movs	r3, #1
 80018be:	2255      	movs	r2, #85	@ 0x55
 80018c0:	2150      	movs	r1, #80	@ 0x50
 80018c2:	4809      	ldr	r0, [pc, #36]	@ (80018e8 <getSensorOffsets+0x54>)
 80018c4:	f002 f8c8 	bl	8003a58 <HAL_I2C_Mem_Read>
        printf("Calibration data obtained.\n");
 80018c8:	4808      	ldr	r0, [pc, #32]	@ (80018ec <getSensorOffsets+0x58>)
 80018ca:	f004 fe39 	bl	8006540 <puts>

        // Restore the previous mode
        Set_Operation_Mode(lastMode);
 80018ce:	7bfb      	ldrb	r3, [r7, #15]
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7ff fe81 	bl	80015d8 <Set_Operation_Mode>
        printf("Restored to previous mode.\n");
 80018d6:	4806      	ldr	r0, [pc, #24]	@ (80018f0 <getSensorOffsets+0x5c>)
 80018d8:	f004 fe32 	bl	8006540 <puts>
}
 80018dc:	bf00      	nop
 80018de:	3710      	adds	r7, #16
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	08008264 	.word	0x08008264
 80018e8:	200000e0 	.word	0x200000e0
 80018ec:	08008280 	.word	0x08008280
 80018f0:	0800829c 	.word	0x0800829c

080018f4 <isFullyCalibrated>:
  * @param  None
  *
  * @retval True of False
  *
  */
bool isFullyCalibrated(void) {
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
//    Calib_status_t calib ={0};
    Calib_status_t calib ={0};
 80018fa:	2300      	movs	r3, #0
 80018fc:	607b      	str	r3, [r7, #4]
    getCalibration(&calib);
 80018fe:	1d3b      	adds	r3, r7, #4
 8001900:	4618      	mov	r0, r3
 8001902:	f7ff ff89 	bl	8001818 <getCalibration>


    switch (getCurrentMode()) {
 8001906:	f000 f86d 	bl	80019e4 <getCurrentMode>
 800190a:	4603      	mov	r3, r0
 800190c:	3b01      	subs	r3, #1
 800190e:	2b09      	cmp	r3, #9
 8001910:	d852      	bhi.n	80019b8 <isFullyCalibrated+0xc4>
 8001912:	a201      	add	r2, pc, #4	@ (adr r2, 8001918 <isFullyCalibrated+0x24>)
 8001914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001918:	08001941 	.word	0x08001941
 800191c:	0800194f 	.word	0x0800194f
 8001920:	0800195d 	.word	0x0800195d
 8001924:	0800196b 	.word	0x0800196b
 8001928:	08001985 	.word	0x08001985
 800192c:	0800199f 	.word	0x0800199f
 8001930:	080019b9 	.word	0x080019b9
 8001934:	08001985 	.word	0x08001985
 8001938:	0800196b 	.word	0x0800196b
 800193c:	0800195d 	.word	0x0800195d
        case ACC_ONLY:
            return (calib.Acc == 3);
 8001940:	79bb      	ldrb	r3, [r7, #6]
 8001942:	2b03      	cmp	r3, #3
 8001944:	bf0c      	ite	eq
 8001946:	2301      	moveq	r3, #1
 8001948:	2300      	movne	r3, #0
 800194a:	b2db      	uxtb	r3, r3
 800194c:	e046      	b.n	80019dc <isFullyCalibrated+0xe8>
        case MAG_ONLY:
            return (calib.MAG == 3);
 800194e:	79fb      	ldrb	r3, [r7, #7]
 8001950:	2b03      	cmp	r3, #3
 8001952:	bf0c      	ite	eq
 8001954:	2301      	moveq	r3, #1
 8001956:	2300      	movne	r3, #0
 8001958:	b2db      	uxtb	r3, r3
 800195a:	e03f      	b.n	80019dc <isFullyCalibrated+0xe8>
        case GYRO_ONLY:
        case M4G: /* No magnetometer calibration required. */
            return (calib.Gyro == 3);
 800195c:	797b      	ldrb	r3, [r7, #5]
 800195e:	2b03      	cmp	r3, #3
 8001960:	bf0c      	ite	eq
 8001962:	2301      	moveq	r3, #1
 8001964:	2300      	movne	r3, #0
 8001966:	b2db      	uxtb	r3, r3
 8001968:	e038      	b.n	80019dc <isFullyCalibrated+0xe8>
        case ACC_MAG:
        case COMPASS:
            return (calib.Acc == 3 && calib.MAG == 3);
 800196a:	79bb      	ldrb	r3, [r7, #6]
 800196c:	2b03      	cmp	r3, #3
 800196e:	d104      	bne.n	800197a <isFullyCalibrated+0x86>
 8001970:	79fb      	ldrb	r3, [r7, #7]
 8001972:	2b03      	cmp	r3, #3
 8001974:	d101      	bne.n	800197a <isFullyCalibrated+0x86>
 8001976:	2301      	movs	r3, #1
 8001978:	e000      	b.n	800197c <isFullyCalibrated+0x88>
 800197a:	2300      	movs	r3, #0
 800197c:	f003 0301 	and.w	r3, r3, #1
 8001980:	b2db      	uxtb	r3, r3
 8001982:	e02b      	b.n	80019dc <isFullyCalibrated+0xe8>
        case ACC_GYRO:
        case IMU:
            return (calib.Acc == 3 && calib.Gyro == 3);
 8001984:	79bb      	ldrb	r3, [r7, #6]
 8001986:	2b03      	cmp	r3, #3
 8001988:	d104      	bne.n	8001994 <isFullyCalibrated+0xa0>
 800198a:	797b      	ldrb	r3, [r7, #5]
 800198c:	2b03      	cmp	r3, #3
 800198e:	d101      	bne.n	8001994 <isFullyCalibrated+0xa0>
 8001990:	2301      	movs	r3, #1
 8001992:	e000      	b.n	8001996 <isFullyCalibrated+0xa2>
 8001994:	2300      	movs	r3, #0
 8001996:	f003 0301 	and.w	r3, r3, #1
 800199a:	b2db      	uxtb	r3, r3
 800199c:	e01e      	b.n	80019dc <isFullyCalibrated+0xe8>
        case MAG_GYRO:
            return (calib.MAG == 3 && calib.Gyro == 3);
 800199e:	79fb      	ldrb	r3, [r7, #7]
 80019a0:	2b03      	cmp	r3, #3
 80019a2:	d104      	bne.n	80019ae <isFullyCalibrated+0xba>
 80019a4:	797b      	ldrb	r3, [r7, #5]
 80019a6:	2b03      	cmp	r3, #3
 80019a8:	d101      	bne.n	80019ae <isFullyCalibrated+0xba>
 80019aa:	2301      	movs	r3, #1
 80019ac:	e000      	b.n	80019b0 <isFullyCalibrated+0xbc>
 80019ae:	2300      	movs	r3, #0
 80019b0:	f003 0301 	and.w	r3, r3, #1
 80019b4:	b2db      	uxtb	r3, r3
 80019b6:	e011      	b.n	80019dc <isFullyCalibrated+0xe8>
        default:
            return (calib.System == 3 && calib.Gyro == 3 && calib.Acc == 3 && calib.MAG == 3);
 80019b8:	793b      	ldrb	r3, [r7, #4]
 80019ba:	2b03      	cmp	r3, #3
 80019bc:	d10a      	bne.n	80019d4 <isFullyCalibrated+0xe0>
 80019be:	797b      	ldrb	r3, [r7, #5]
 80019c0:	2b03      	cmp	r3, #3
 80019c2:	d107      	bne.n	80019d4 <isFullyCalibrated+0xe0>
 80019c4:	79bb      	ldrb	r3, [r7, #6]
 80019c6:	2b03      	cmp	r3, #3
 80019c8:	d104      	bne.n	80019d4 <isFullyCalibrated+0xe0>
 80019ca:	79fb      	ldrb	r3, [r7, #7]
 80019cc:	2b03      	cmp	r3, #3
 80019ce:	d101      	bne.n	80019d4 <isFullyCalibrated+0xe0>
 80019d0:	2301      	movs	r3, #1
 80019d2:	e000      	b.n	80019d6 <isFullyCalibrated+0xe2>
 80019d4:	2300      	movs	r3, #0
 80019d6:	f003 0301 	and.w	r3, r3, #1
 80019da:	b2db      	uxtb	r3, r3
    }
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3708      	adds	r7, #8
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}

080019e4 <getCurrentMode>:
  * @param  None
  *
  * @retval Operating mode
  *
  */
Op_Modes_t getCurrentMode(void) {
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b086      	sub	sp, #24
 80019e8:	af04      	add	r7, sp, #16

	Op_Modes_t mode;

	HAL_I2C_Mem_Read(&bno_i2c, P_BNO055, OPR_MODE_ADDR, 1, &mode, 1, 100);
 80019ea:	2364      	movs	r3, #100	@ 0x64
 80019ec:	9302      	str	r3, [sp, #8]
 80019ee:	2301      	movs	r3, #1
 80019f0:	9301      	str	r3, [sp, #4]
 80019f2:	1dfb      	adds	r3, r7, #7
 80019f4:	9300      	str	r3, [sp, #0]
 80019f6:	2301      	movs	r3, #1
 80019f8:	223d      	movs	r2, #61	@ 0x3d
 80019fa:	2150      	movs	r1, #80	@ 0x50
 80019fc:	4803      	ldr	r0, [pc, #12]	@ (8001a0c <getCurrentMode+0x28>)
 80019fe:	f002 f82b 	bl	8003a58 <HAL_I2C_Mem_Read>

    return mode;
 8001a02:	79fb      	ldrb	r3, [r7, #7]
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3708      	adds	r7, #8
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	200000e0 	.word	0x200000e0

08001a10 <Calibrate_BNO055>:
  * @param  None
  *
  * @retval None
  *
  */
bool Calibrate_BNO055(void) {
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b084      	sub	sp, #16
 8001a14:	af02      	add	r7, sp, #8

		Calib_status_t calib={0};
 8001a16:	2300      	movs	r3, #0
 8001a18:	603b      	str	r3, [r7, #0]
        printf("Calibrating BNO055 sensor...\n");
 8001a1a:	484e      	ldr	r0, [pc, #312]	@ (8001b54 <Calibrate_BNO055+0x144>)
 8001a1c:	f004 fd90 	bl	8006540 <puts>

        // Set operation mode to FUSION_MODE or appropriate mode for calibration
        Set_Operation_Mode(NDOF);
 8001a20:	200c      	movs	r0, #12
 8001a22:	f7ff fdd9 	bl	80015d8 <Set_Operation_Mode>
    	HAL_Delay(100);
 8001a26:	2064      	movs	r0, #100	@ 0x64
 8001a28:	f001 fb3e 	bl	80030a8 <HAL_Delay>
        // Gyroscope calibration
        printf("Calibrating gyroscope...\n");
 8001a2c:	484a      	ldr	r0, [pc, #296]	@ (8001b58 <Calibrate_BNO055+0x148>)
 8001a2e:	f004 fd87 	bl	8006540 <puts>
        printf("Place the device in a single stable position\n");
 8001a32:	484a      	ldr	r0, [pc, #296]	@ (8001b5c <Calibrate_BNO055+0x14c>)
 8001a34:	f004 fd84 	bl	8006540 <puts>
        HAL_Delay(1000);  // Simulated gyroscope calibration time
 8001a38:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001a3c:	f001 fb34 	bl	80030a8 <HAL_Delay>

        do {
            getCalibration(&calib);
 8001a40:	463b      	mov	r3, r7
 8001a42:	4618      	mov	r0, r3
 8001a44:	f7ff fee8 	bl	8001818 <getCalibration>
        	HAL_Delay(500);
 8001a48:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001a4c:	f001 fb2c 	bl	80030a8 <HAL_Delay>
		} while (calib.Gyro !=3);
 8001a50:	787b      	ldrb	r3, [r7, #1]
 8001a52:	2b03      	cmp	r3, #3
 8001a54:	d1f4      	bne.n	8001a40 <Calibrate_BNO055+0x30>
        printf("Gyroscope calibration complete.\n");
 8001a56:	4842      	ldr	r0, [pc, #264]	@ (8001b60 <Calibrate_BNO055+0x150>)
 8001a58:	f004 fd72 	bl	8006540 <puts>

        // Accelerometer calibration
        printf("Calibrating accelerometer...\n");
 8001a5c:	4841      	ldr	r0, [pc, #260]	@ (8001b64 <Calibrate_BNO055+0x154>)
 8001a5e:	f004 fd6f 	bl	8006540 <puts>
        printf("Place the device in 6 different stable positions\n");
 8001a62:	4841      	ldr	r0, [pc, #260]	@ (8001b68 <Calibrate_BNO055+0x158>)
 8001a64:	f004 fd6c 	bl	8006540 <puts>
        for (int i = 0; i < 6; i++) {
 8001a68:	2300      	movs	r3, #0
 8001a6a:	607b      	str	r3, [r7, #4]
 8001a6c:	e00c      	b.n	8001a88 <Calibrate_BNO055+0x78>
            printf("Position %d\n", i + 1);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	3301      	adds	r3, #1
 8001a72:	4619      	mov	r1, r3
 8001a74:	483d      	ldr	r0, [pc, #244]	@ (8001b6c <Calibrate_BNO055+0x15c>)
 8001a76:	f004 fcfb 	bl	8006470 <iprintf>
            HAL_Delay(1500);  // Simulated accelerometer calibration time
 8001a7a:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8001a7e:	f001 fb13 	bl	80030a8 <HAL_Delay>
        for (int i = 0; i < 6; i++) {
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	3301      	adds	r3, #1
 8001a86:	607b      	str	r3, [r7, #4]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2b05      	cmp	r3, #5
 8001a8c:	ddef      	ble.n	8001a6e <Calibrate_BNO055+0x5e>
        }

        do {
            getCalibration(&calib);
 8001a8e:	463b      	mov	r3, r7
 8001a90:	4618      	mov	r0, r3
 8001a92:	f7ff fec1 	bl	8001818 <getCalibration>
        	HAL_Delay(500);
 8001a96:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001a9a:	f001 fb05 	bl	80030a8 <HAL_Delay>
		} while (calib.Acc !=3);
 8001a9e:	78bb      	ldrb	r3, [r7, #2]
 8001aa0:	2b03      	cmp	r3, #3
 8001aa2:	d1f4      	bne.n	8001a8e <Calibrate_BNO055+0x7e>
        printf("Accelerometer calibration complete.\n");
 8001aa4:	4832      	ldr	r0, [pc, #200]	@ (8001b70 <Calibrate_BNO055+0x160>)
 8001aa6:	f004 fd4b 	bl	8006540 <puts>

        // Magnetometer calibration
        printf("Calibrating magnetometer...\n");
 8001aaa:	4832      	ldr	r0, [pc, #200]	@ (8001b74 <Calibrate_BNO055+0x164>)
 8001aac:	f004 fd48 	bl	8006540 <puts>
        printf("Make some random movements\n");
 8001ab0:	4831      	ldr	r0, [pc, #196]	@ (8001b78 <Calibrate_BNO055+0x168>)
 8001ab2:	f004 fd45 	bl	8006540 <puts>
        HAL_Delay(1000);  // Simulated gyroscope calibration time
 8001ab6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001aba:	f001 faf5 	bl	80030a8 <HAL_Delay>

        do {
            getCalibration(&calib);
 8001abe:	463b      	mov	r3, r7
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7ff fea9 	bl	8001818 <getCalibration>
        	HAL_Delay(500);
 8001ac6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001aca:	f001 faed 	bl	80030a8 <HAL_Delay>
		} while (calib.MAG !=3);
 8001ace:	78fb      	ldrb	r3, [r7, #3]
 8001ad0:	2b03      	cmp	r3, #3
 8001ad2:	d1f4      	bne.n	8001abe <Calibrate_BNO055+0xae>
        printf("Magnetometer calibration complete.\n");
 8001ad4:	4829      	ldr	r0, [pc, #164]	@ (8001b7c <Calibrate_BNO055+0x16c>)
 8001ad6:	f004 fd33 	bl	8006540 <puts>

        // System calibration
        printf("Calibrating system...\n");
 8001ada:	4829      	ldr	r0, [pc, #164]	@ (8001b80 <Calibrate_BNO055+0x170>)
 8001adc:	f004 fd30 	bl	8006540 <puts>
        printf("Keep the device stationary until system calibration reaches level 3\n");
 8001ae0:	4828      	ldr	r0, [pc, #160]	@ (8001b84 <Calibrate_BNO055+0x174>)
 8001ae2:	f004 fd2d 	bl	8006540 <puts>
        do {
            getCalibration(&calib);
 8001ae6:	463b      	mov	r3, r7
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7ff fe95 	bl	8001818 <getCalibration>
        	HAL_Delay(500);
 8001aee:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001af2:	f001 fad9 	bl	80030a8 <HAL_Delay>
		} while (calib.System !=3);
 8001af6:	783b      	ldrb	r3, [r7, #0]
 8001af8:	2b03      	cmp	r3, #3
 8001afa:	d1f4      	bne.n	8001ae6 <Calibrate_BNO055+0xd6>
        HAL_Delay(500);
 8001afc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001b00:	f001 fad2 	bl	80030a8 <HAL_Delay>

        // Check calibration status
        while(!isFullyCalibrated()) HAL_Delay(500);
 8001b04:	e003      	b.n	8001b0e <Calibrate_BNO055+0xfe>
 8001b06:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001b0a:	f001 facd 	bl	80030a8 <HAL_Delay>
 8001b0e:	f7ff fef1 	bl	80018f4 <isFullyCalibrated>
 8001b12:	4603      	mov	r3, r0
 8001b14:	f083 0301 	eor.w	r3, r3, #1
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d1f3      	bne.n	8001b06 <Calibrate_BNO055+0xf6>
        printf("Sensor is fully calibrated.\n");
 8001b1e:	481a      	ldr	r0, [pc, #104]	@ (8001b88 <Calibrate_BNO055+0x178>)
 8001b20:	f004 fd0e 	bl	8006540 <puts>

        printf("System: %d      Gyro: %d       Accel: %d       MAG: %d\n",calib.System,calib.Gyro , calib.Acc, calib.MAG);
 8001b24:	783b      	ldrb	r3, [r7, #0]
 8001b26:	4619      	mov	r1, r3
 8001b28:	787b      	ldrb	r3, [r7, #1]
 8001b2a:	461a      	mov	r2, r3
 8001b2c:	78bb      	ldrb	r3, [r7, #2]
 8001b2e:	4618      	mov	r0, r3
 8001b30:	78fb      	ldrb	r3, [r7, #3]
 8001b32:	9300      	str	r3, [sp, #0]
 8001b34:	4603      	mov	r3, r0
 8001b36:	4815      	ldr	r0, [pc, #84]	@ (8001b8c <Calibrate_BNO055+0x17c>)
 8001b38:	f004 fc9a 	bl	8006470 <iprintf>
        if(isFullyCalibrated()) return true;
 8001b3c:	f7ff feda 	bl	80018f4 <isFullyCalibrated>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <Calibrate_BNO055+0x13a>
 8001b46:	2301      	movs	r3, #1
 8001b48:	e000      	b.n	8001b4c <Calibrate_BNO055+0x13c>
        else return false;
 8001b4a:	2300      	movs	r3, #0
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	3708      	adds	r7, #8
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	080082f0 	.word	0x080082f0
 8001b58:	08008310 	.word	0x08008310
 8001b5c:	0800832c 	.word	0x0800832c
 8001b60:	0800835c 	.word	0x0800835c
 8001b64:	0800837c 	.word	0x0800837c
 8001b68:	0800839c 	.word	0x0800839c
 8001b6c:	080083d0 	.word	0x080083d0
 8001b70:	080083e0 	.word	0x080083e0
 8001b74:	08008404 	.word	0x08008404
 8001b78:	08008420 	.word	0x08008420
 8001b7c:	0800843c 	.word	0x0800843c
 8001b80:	08008460 	.word	0x08008460
 8001b84:	08008478 	.word	0x08008478
 8001b88:	080084bc 	.word	0x080084bc
 8001b8c:	080084d8 	.word	0x080084d8

08001b90 <drag_parachute_open>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//paratleri aacak komutu gndermek iin kullanacamz fonksiyonlar elimde olmad iin buralara dummy kullanacam
void drag_parachute_open() {
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0

}
 8001b94:	bf00      	nop
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr

08001b9e <main_parachute_open>:

void main_parachute_open() {
 8001b9e:	b480      	push	{r7}
 8001ba0:	af00      	add	r7, sp, #0

}
 8001ba2:	bf00      	nop
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr

08001bac <BNO055Sensor_Init>:



//BNO055 konfigurasyonlar

void BNO055Sensor_Init(void) {
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0

    BNO055_Init_t BNO055_InitStruct = {0};
 8001bb2:	463b      	mov	r3, r7
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	f8c3 2003 	str.w	r2, [r3, #3]
    ResetBNO055();
 8001bbc:	f7ff f9ec 	bl	8000f98 <ResetBNO055>
    HAL_Delay(100); // sensrn kendine gelmesi iin ksa bir bekleme
 8001bc0:	2064      	movs	r0, #100	@ 0x64
 8001bc2:	f001 fa71 	bl	80030a8 <HAL_Delay>

    BNO055_InitStruct.ACC_Range = Range_16G;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	71bb      	strb	r3, [r7, #6]
    BNO055_InitStruct.OP_Modes = NDOF;
 8001bca:	230c      	movs	r3, #12
 8001bcc:	713b      	strb	r3, [r7, #4]
    BNO055_InitStruct.Unit_Sel = (UNIT_ORI_ANDROID | UNIT_EUL_DEG | UNIT_ACC_MS2);
 8001bce:	2380      	movs	r3, #128	@ 0x80
 8001bd0:	703b      	strb	r3, [r7, #0]

    BNO055_Init(BNO055_InitStruct);
 8001bd2:	463b      	mov	r3, r7
 8001bd4:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001bd8:	f7ff fdb6 	bl	8001748 <BNO055_Init>

    // Rampada beklerken kalibrasyon yapyoruz
    if(Calibrate_BNO055()) {
 8001bdc:	f7ff ff18 	bl	8001a10 <Calibrate_BNO055>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d002      	beq.n	8001bec <BNO055Sensor_Init+0x40>
        getSensorOffsets(OffsetDatas); // baarlysa ofsetleri al
 8001be6:	4803      	ldr	r0, [pc, #12]	@ (8001bf4 <BNO055Sensor_Init+0x48>)
 8001be8:	f7ff fe54 	bl	8001894 <getSensorOffsets>
    }

    else{
        //printf("kalibrasyon baarsz");
    }
}
 8001bec:	bf00      	nop
 8001bee:	3708      	adds	r7, #8
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	200002d0 	.word	0x200002d0

08001bf8 <MS5611_Ramp_Init>:




//MS5611 konfigurasyonlar
void MS5611_Ramp_Init(void) {
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b086      	sub	sp, #24
 8001bfc:	af00      	add	r7, sp, #0

    if(ms5611_init() != 0) {
 8001bfe:	f000 fb8d 	bl	800231c <ms5611_init>
        // printf("hata");
    }

    float summary = 0;
 8001c02:	f04f 0300 	mov.w	r3, #0
 8001c06:	617b      	str	r3, [r7, #20]
    float temp, press, alt; // 3l gelen verileri okumak iin bo deikenler

    for(int i = 0; i < 10; i++) {
 8001c08:	2300      	movs	r3, #0
 8001c0a:	613b      	str	r3, [r7, #16]
 8001c0c:	e015      	b.n	8001c3a <MS5611_Ramp_Init+0x42>
        // fonksiyon 3 veriyi birden okuyup deikenlerin iine atyor
        ms5611_getTemperatureAndPressure(&temp, &press, &alt);
 8001c0e:	1d3a      	adds	r2, r7, #4
 8001c10:	f107 0108 	add.w	r1, r7, #8
 8001c14:	f107 030c 	add.w	r3, r7, #12
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f000 fe77 	bl	800290c <ms5611_getTemperatureAndPressure>
        summary += alt; // biz sadece irtifay alp topluyoruz
 8001c1e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c22:	ed97 7a05 	vldr	s14, [r7, #20]
 8001c26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c2a:	edc7 7a05 	vstr	s15, [r7, #20]
        HAL_Delay(50);
 8001c2e:	2032      	movs	r0, #50	@ 0x32
 8001c30:	f001 fa3a 	bl	80030a8 <HAL_Delay>
    for(int i = 0; i < 10; i++) {
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	3301      	adds	r3, #1
 8001c38:	613b      	str	r3, [r7, #16]
 8001c3a:	693b      	ldr	r3, [r7, #16]
 8001c3c:	2b09      	cmp	r3, #9
 8001c3e:	dde6      	ble.n	8001c0e <MS5611_Ramp_Init+0x16>
    }

    groundAltitude = summary / 10.0f; // rampa yksekliini belirledik sonrasnda gerek ykseklii bulmak iin kullanacaz
 8001c40:	ed97 7a05 	vldr	s14, [r7, #20]
 8001c44:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001c48:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c4c:	4b03      	ldr	r3, [pc, #12]	@ (8001c5c <MS5611_Ramp_Init+0x64>)
 8001c4e:	edc3 7a00 	vstr	s15, [r3]
}
 8001c52:	bf00      	nop
 8001c54:	3718      	adds	r7, #24
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	20000264 	.word	0x20000264

08001c60 <Sensor_Init>:


void Sensor_Init(void) {
 8001c60:	b580      	push	{r7, lr}
 8001c62:	af00      	add	r7, sp, #0
    // MS5611 balatma (hi2c2 kullanyor)
    MS5611_Ramp_Init();
 8001c64:	f7ff ffc8 	bl	8001bf8 <MS5611_Ramp_Init>

    // BNO055 balatma
    BNO055Sensor_Init();
 8001c68:	f7ff ffa0 	bl	8001bac <BNO055Sensor_Init>
}
 8001c6c:	bf00      	nop
 8001c6e:	bd80      	pop	{r7, pc}

08001c70 <ucus_algoritmasi>:




// ana kontrol dngmz
void ucus_algoritmasi() {
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af00      	add	r7, sp, #0


	float temp, press, alt;

	    // ms5611'den irtifa verisi alyoruz
	    ms5611_getTemperatureAndPressure(&temp, &press, &alt);
 8001c76:	1d3a      	adds	r2, r7, #4
 8001c78:	f107 0108 	add.w	r1, r7, #8
 8001c7c:	f107 030c 	add.w	r3, r7, #12
 8001c80:	4618      	mov	r0, r3
 8001c82:	f000 fe43 	bl	800290c <ms5611_getTemperatureAndPressure>

	    // rampa referansn kararak gerek ykseklii buluyoruz
	    currentAltitude = alt - groundAltitude;
 8001c86:	ed97 7a01 	vldr	s14, [r7, #4]
 8001c8a:	4b49      	ldr	r3, [pc, #292]	@ (8001db0 <ucus_algoritmasi+0x140>)
 8001c8c:	edd3 7a00 	vldr	s15, [r3]
 8001c90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c94:	4b47      	ldr	r3, [pc, #284]	@ (8001db4 <ucus_algoritmasi+0x144>)
 8001c96:	edc3 7a00 	vstr	s15, [r3]


    ReadData(&bno_data, SENSOR_EULER); //bno_data.Euler.Z gibi yaplarn iini doldurmak iin kullandk. SENSOR_EULER parametresi ile spesifik olarak euler alarn istedik.
 8001c9a:	2140      	movs	r1, #64	@ 0x40
 8001c9c:	4846      	ldr	r0, [pc, #280]	@ (8001db8 <ucus_algoritmasi+0x148>)
 8001c9e:	f7ff f9b3 	bl	8001008 <ReadData>



    // Final State Machine'miz
    switch(currentState) {
 8001ca2:	4b46      	ldr	r3, [pc, #280]	@ (8001dbc <ucus_algoritmasi+0x14c>)
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	2b04      	cmp	r3, #4
 8001ca8:	d879      	bhi.n	8001d9e <ucus_algoritmasi+0x12e>
 8001caa:	a201      	add	r2, pc, #4	@ (adr r2, 8001cb0 <ucus_algoritmasi+0x40>)
 8001cac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cb0:	08001cc5 	.word	0x08001cc5
 8001cb4:	08001ce3 	.word	0x08001ce3
 8001cb8:	08001d5f 	.word	0x08001d5f
 8001cbc:	08001d81 	.word	0x08001d81
 8001cc0:	08001d9f 	.word	0x08001d9f

        case ON_RAMP:
            // irtifa kontrol, 10 m'den yksekdeysek uuyoruz demektir.
            if (currentAltitude > 10.0f) {
 8001cc4:	4b3b      	ldr	r3, [pc, #236]	@ (8001db4 <ucus_algoritmasi+0x144>)
 8001cc6:	edd3 7a00 	vldr	s15, [r3]
 8001cca:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001cce:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cd6:	dc00      	bgt.n	8001cda <ucus_algoritmasi+0x6a>
                currentState = IN_FLIGHT;
            }
            break;
 8001cd8:	e061      	b.n	8001d9e <ucus_algoritmasi+0x12e>
                currentState = IN_FLIGHT;
 8001cda:	4b38      	ldr	r3, [pc, #224]	@ (8001dbc <ucus_algoritmasi+0x14c>)
 8001cdc:	2201      	movs	r2, #1
 8001cde:	701a      	strb	r2, [r3, #0]
            break;
 8001ce0:	e05d      	b.n	8001d9e <ucus_algoritmasi+0x12e>

        case IN_FLIGHT:
            if (currentAltitude > maxAltitude) {
 8001ce2:	4b34      	ldr	r3, [pc, #208]	@ (8001db4 <ucus_algoritmasi+0x144>)
 8001ce4:	ed93 7a00 	vldr	s14, [r3]
 8001ce8:	4b35      	ldr	r3, [pc, #212]	@ (8001dc0 <ucus_algoritmasi+0x150>)
 8001cea:	edd3 7a00 	vldr	s15, [r3]
 8001cee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001cf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cf6:	dd03      	ble.n	8001d00 <ucus_algoritmasi+0x90>
                maxAltitude = currentAltitude;
 8001cf8:	4b2e      	ldr	r3, [pc, #184]	@ (8001db4 <ucus_algoritmasi+0x144>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a30      	ldr	r2, [pc, #192]	@ (8001dc0 <ucus_algoritmasi+0x150>)
 8001cfe:	6013      	str	r3, [r2, #0]
            }

            // EK KONTROL, eer roketin diklii (euler aslarna bakarak karar veriyoruz) 80 dereceden fazla saparsa acil durum kurtarmasn balatacaz. (z ekseni genelde dikeyi temsil eder bno055 ktphanelerinde ama sensrn nasl monte edildiine bal olarak da deiebilir, bu donanmla beraber ayarlanacak bir itir.)
            if (bno_data.Euler.Z > 80.0 || bno_data.Euler.Z < -80.0) {
 8001d00:	4b2d      	ldr	r3, [pc, #180]	@ (8001db8 <ucus_algoritmasi+0x148>)
 8001d02:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001d06:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8001dc4 <ucus_algoritmasi+0x154>
 8001d0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d12:	dc09      	bgt.n	8001d28 <ucus_algoritmasi+0xb8>
 8001d14:	4b28      	ldr	r3, [pc, #160]	@ (8001db8 <ucus_algoritmasi+0x148>)
 8001d16:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001d1a:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001dc8 <ucus_algoritmasi+0x158>
 8001d1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d26:	d504      	bpl.n	8001d32 <ucus_algoritmasi+0xc2>
                drag_parachute_open();
 8001d28:	f7ff ff32 	bl	8001b90 <drag_parachute_open>
                currentState = DRAG_PARACHUTE_OPEN;
 8001d2c:	4b23      	ldr	r3, [pc, #140]	@ (8001dbc <ucus_algoritmasi+0x14c>)
 8001d2e:	2202      	movs	r2, #2
 8001d30:	701a      	strb	r2, [r3, #0]
            }

            // apogee tespiti yaptk; eer irtifa dmeye baladysa apogee'ye ulamm ve hatta dmeye balamm demektir
            if (currentAltitude < (maxAltitude - 2.0f)) {
 8001d32:	4b23      	ldr	r3, [pc, #140]	@ (8001dc0 <ucus_algoritmasi+0x150>)
 8001d34:	edd3 7a00 	vldr	s15, [r3]
 8001d38:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001d3c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001d40:	4b1c      	ldr	r3, [pc, #112]	@ (8001db4 <ucus_algoritmasi+0x144>)
 8001d42:	edd3 7a00 	vldr	s15, [r3]
 8001d46:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d4e:	dc00      	bgt.n	8001d52 <ucus_algoritmasi+0xe2>
                drag_parachute_open();
                currentState = DRAG_PARACHUTE_OPEN;
            }
            break;
 8001d50:	e025      	b.n	8001d9e <ucus_algoritmasi+0x12e>
                drag_parachute_open();
 8001d52:	f7ff ff1d 	bl	8001b90 <drag_parachute_open>
                currentState = DRAG_PARACHUTE_OPEN;
 8001d56:	4b19      	ldr	r3, [pc, #100]	@ (8001dbc <ucus_algoritmasi+0x14c>)
 8001d58:	2202      	movs	r2, #2
 8001d5a:	701a      	strb	r2, [r3, #0]
            break;
 8001d5c:	e01f      	b.n	8001d9e <ucus_algoritmasi+0x12e>

        case DRAG_PARACHUTE_OPEN:
            // ana parat alma irtifas (rnekte 500 metre olsun dedim)
            if (currentAltitude < 500.0f) {
 8001d5e:	4b15      	ldr	r3, [pc, #84]	@ (8001db4 <ucus_algoritmasi+0x144>)
 8001d60:	edd3 7a00 	vldr	s15, [r3]
 8001d64:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8001dcc <ucus_algoritmasi+0x15c>
 8001d68:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d70:	d400      	bmi.n	8001d74 <ucus_algoritmasi+0x104>
                main_parachute_open();
                currentState = MAIN_PARACHUTE_OPEN;
            }
            break;
 8001d72:	e014      	b.n	8001d9e <ucus_algoritmasi+0x12e>
                main_parachute_open();
 8001d74:	f7ff ff13 	bl	8001b9e <main_parachute_open>
                currentState = MAIN_PARACHUTE_OPEN;
 8001d78:	4b10      	ldr	r3, [pc, #64]	@ (8001dbc <ucus_algoritmasi+0x14c>)
 8001d7a:	2203      	movs	r2, #3
 8001d7c:	701a      	strb	r2, [r3, #0]
            break;
 8001d7e:	e00e      	b.n	8001d9e <ucus_algoritmasi+0x12e>

        case MAIN_PARACHUTE_OPEN:
            // ini tespiti yaptk; irtifa yere yaknsa LANDED state'ine getik.
            if (currentAltitude < 10.0f) {
 8001d80:	4b0c      	ldr	r3, [pc, #48]	@ (8001db4 <ucus_algoritmasi+0x144>)
 8001d82:	edd3 7a00 	vldr	s15, [r3]
 8001d86:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001d8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d92:	d400      	bmi.n	8001d96 <ucus_algoritmasi+0x126>
                currentState = LANDED;
            }
            break;
 8001d94:	e002      	b.n	8001d9c <ucus_algoritmasi+0x12c>
                currentState = LANDED;
 8001d96:	4b09      	ldr	r3, [pc, #36]	@ (8001dbc <ucus_algoritmasi+0x14c>)
 8001d98:	2204      	movs	r2, #4
 8001d9a:	701a      	strb	r2, [r3, #0]
            break;
 8001d9c:	bf00      	nop
            // telemetri ekranna indi verisi vs gnderilebilir
            break;
    }

    // ykseklik deerini gncelliyoruz
    previousAltitude = currentAltitude;
 8001d9e:	4b05      	ldr	r3, [pc, #20]	@ (8001db4 <ucus_algoritmasi+0x144>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a0b      	ldr	r2, [pc, #44]	@ (8001dd0 <ucus_algoritmasi+0x160>)
 8001da4:	6013      	str	r3, [r2, #0]
}
 8001da6:	bf00      	nop
 8001da8:	3710      	adds	r7, #16
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	20000264 	.word	0x20000264
 8001db4:	200002c4 	.word	0x200002c4
 8001db8:	20000268 	.word	0x20000268
 8001dbc:	200002c0 	.word	0x200002c0
 8001dc0:	200002c8 	.word	0x200002c8
 8001dc4:	42a00000 	.word	0x42a00000
 8001dc8:	c2a00000 	.word	0xc2a00000
 8001dcc:	43fa0000 	.word	0x43fa0000
 8001dd0:	200002cc 	.word	0x200002cc

08001dd4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001dd8:	f001 f924 	bl	8003024 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ddc:	f000 f818 	bl	8001e10 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001de0:	f000 f9f6 	bl	80021d0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001de4:	f000 f9ca 	bl	800217c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001de8:	f000 f916 	bl	8002018 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001dec:	f000 f96c 	bl	80020c8 <MX_TIM3_Init>
  MX_SPI1_Init();
 8001df0:	f000 f8dc 	bl	8001fac <MX_SPI1_Init>
  MX_I2C1_Init();
 8001df4:	f000 f87e 	bl	8001ef4 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001df8:	f000 f8aa 	bl	8001f50 <MX_I2C2_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  Sensor_Init();
 8001dfc:	f7ff ff30 	bl	8001c60 <Sensor_Init>

  while (1)
  {
    ucus_algoritmasi();
 8001e00:	f7ff ff36 	bl	8001c70 <ucus_algoritmasi>
    HAL_Delay(20);// i2c hattn kilitlememek iin biraz bekleme
 8001e04:	2014      	movs	r0, #20
 8001e06:	f001 f94f 	bl	80030a8 <HAL_Delay>
    ucus_algoritmasi();
 8001e0a:	bf00      	nop
 8001e0c:	e7f8      	b.n	8001e00 <main+0x2c>
	...

08001e10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b094      	sub	sp, #80	@ 0x50
 8001e14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e16:	f107 031c 	add.w	r3, r7, #28
 8001e1a:	2234      	movs	r2, #52	@ 0x34
 8001e1c:	2100      	movs	r1, #0
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f004 fc6e 	bl	8006700 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e24:	f107 0308 	add.w	r3, r7, #8
 8001e28:	2200      	movs	r2, #0
 8001e2a:	601a      	str	r2, [r3, #0]
 8001e2c:	605a      	str	r2, [r3, #4]
 8001e2e:	609a      	str	r2, [r3, #8]
 8001e30:	60da      	str	r2, [r3, #12]
 8001e32:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e34:	2300      	movs	r3, #0
 8001e36:	607b      	str	r3, [r7, #4]
 8001e38:	4b2c      	ldr	r3, [pc, #176]	@ (8001eec <SystemClock_Config+0xdc>)
 8001e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e3c:	4a2b      	ldr	r2, [pc, #172]	@ (8001eec <SystemClock_Config+0xdc>)
 8001e3e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e42:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e44:	4b29      	ldr	r3, [pc, #164]	@ (8001eec <SystemClock_Config+0xdc>)
 8001e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e4c:	607b      	str	r3, [r7, #4]
 8001e4e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e50:	2300      	movs	r3, #0
 8001e52:	603b      	str	r3, [r7, #0]
 8001e54:	4b26      	ldr	r3, [pc, #152]	@ (8001ef0 <SystemClock_Config+0xe0>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a25      	ldr	r2, [pc, #148]	@ (8001ef0 <SystemClock_Config+0xe0>)
 8001e5a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001e5e:	6013      	str	r3, [r2, #0]
 8001e60:	4b23      	ldr	r3, [pc, #140]	@ (8001ef0 <SystemClock_Config+0xe0>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001e68:	603b      	str	r3, [r7, #0]
 8001e6a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e6c:	2302      	movs	r3, #2
 8001e6e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e70:	2301      	movs	r3, #1
 8001e72:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e74:	2310      	movs	r3, #16
 8001e76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e78:	2302      	movs	r3, #2
 8001e7a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001e80:	2308      	movs	r3, #8
 8001e82:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001e84:	23b4      	movs	r3, #180	@ 0xb4
 8001e86:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e88:	2302      	movs	r3, #2
 8001e8a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001e8c:	2302      	movs	r3, #2
 8001e8e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001e90:	2302      	movs	r3, #2
 8001e92:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e94:	f107 031c 	add.w	r3, r7, #28
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f002 ff8f 	bl	8004dbc <HAL_RCC_OscConfig>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001ea4:	f000 f9ca 	bl	800223c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001ea8:	f002 fbbc 	bl	8004624 <HAL_PWREx_EnableOverDrive>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d001      	beq.n	8001eb6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001eb2:	f000 f9c3 	bl	800223c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001eb6:	230f      	movs	r3, #15
 8001eb8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001eba:	2302      	movs	r3, #2
 8001ebc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001ec2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001ec6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001ec8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ecc:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001ece:	f107 0308 	add.w	r3, r7, #8
 8001ed2:	2105      	movs	r1, #5
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f002 fbf5 	bl	80046c4 <HAL_RCC_ClockConfig>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d001      	beq.n	8001ee4 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001ee0:	f000 f9ac 	bl	800223c <Error_Handler>
  }
}
 8001ee4:	bf00      	nop
 8001ee6:	3750      	adds	r7, #80	@ 0x50
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	40023800 	.word	0x40023800
 8001ef0:	40007000 	.word	0x40007000

08001ef4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ef8:	4b12      	ldr	r3, [pc, #72]	@ (8001f44 <MX_I2C1_Init+0x50>)
 8001efa:	4a13      	ldr	r2, [pc, #76]	@ (8001f48 <MX_I2C1_Init+0x54>)
 8001efc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001efe:	4b11      	ldr	r3, [pc, #68]	@ (8001f44 <MX_I2C1_Init+0x50>)
 8001f00:	4a12      	ldr	r2, [pc, #72]	@ (8001f4c <MX_I2C1_Init+0x58>)
 8001f02:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001f04:	4b0f      	ldr	r3, [pc, #60]	@ (8001f44 <MX_I2C1_Init+0x50>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001f0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001f44 <MX_I2C1_Init+0x50>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f10:	4b0c      	ldr	r3, [pc, #48]	@ (8001f44 <MX_I2C1_Init+0x50>)
 8001f12:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001f16:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f18:	4b0a      	ldr	r3, [pc, #40]	@ (8001f44 <MX_I2C1_Init+0x50>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001f1e:	4b09      	ldr	r3, [pc, #36]	@ (8001f44 <MX_I2C1_Init+0x50>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f24:	4b07      	ldr	r3, [pc, #28]	@ (8001f44 <MX_I2C1_Init+0x50>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f2a:	4b06      	ldr	r3, [pc, #24]	@ (8001f44 <MX_I2C1_Init+0x50>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001f30:	4804      	ldr	r0, [pc, #16]	@ (8001f44 <MX_I2C1_Init+0x50>)
 8001f32:	f001 fb53 	bl	80035dc <HAL_I2C_Init>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d001      	beq.n	8001f40 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001f3c:	f000 f97e 	bl	800223c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001f40:	bf00      	nop
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	2000008c 	.word	0x2000008c
 8001f48:	40005400 	.word	0x40005400
 8001f4c:	000186a0 	.word	0x000186a0

08001f50 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001f54:	4b12      	ldr	r3, [pc, #72]	@ (8001fa0 <MX_I2C2_Init+0x50>)
 8001f56:	4a13      	ldr	r2, [pc, #76]	@ (8001fa4 <MX_I2C2_Init+0x54>)
 8001f58:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001f5a:	4b11      	ldr	r3, [pc, #68]	@ (8001fa0 <MX_I2C2_Init+0x50>)
 8001f5c:	4a12      	ldr	r2, [pc, #72]	@ (8001fa8 <MX_I2C2_Init+0x58>)
 8001f5e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001f60:	4b0f      	ldr	r3, [pc, #60]	@ (8001fa0 <MX_I2C2_Init+0x50>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001f66:	4b0e      	ldr	r3, [pc, #56]	@ (8001fa0 <MX_I2C2_Init+0x50>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f6c:	4b0c      	ldr	r3, [pc, #48]	@ (8001fa0 <MX_I2C2_Init+0x50>)
 8001f6e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001f72:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f74:	4b0a      	ldr	r3, [pc, #40]	@ (8001fa0 <MX_I2C2_Init+0x50>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001f7a:	4b09      	ldr	r3, [pc, #36]	@ (8001fa0 <MX_I2C2_Init+0x50>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f80:	4b07      	ldr	r3, [pc, #28]	@ (8001fa0 <MX_I2C2_Init+0x50>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f86:	4b06      	ldr	r3, [pc, #24]	@ (8001fa0 <MX_I2C2_Init+0x50>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001f8c:	4804      	ldr	r0, [pc, #16]	@ (8001fa0 <MX_I2C2_Init+0x50>)
 8001f8e:	f001 fb25 	bl	80035dc <HAL_I2C_Init>
 8001f92:	4603      	mov	r3, r0
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d001      	beq.n	8001f9c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001f98:	f000 f950 	bl	800223c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001f9c:	bf00      	nop
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	200000e0 	.word	0x200000e0
 8001fa4:	40005800 	.word	0x40005800
 8001fa8:	000186a0 	.word	0x000186a0

08001fac <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001fb0:	4b17      	ldr	r3, [pc, #92]	@ (8002010 <MX_SPI1_Init+0x64>)
 8001fb2:	4a18      	ldr	r2, [pc, #96]	@ (8002014 <MX_SPI1_Init+0x68>)
 8001fb4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001fb6:	4b16      	ldr	r3, [pc, #88]	@ (8002010 <MX_SPI1_Init+0x64>)
 8001fb8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001fbc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001fbe:	4b14      	ldr	r3, [pc, #80]	@ (8002010 <MX_SPI1_Init+0x64>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001fc4:	4b12      	ldr	r3, [pc, #72]	@ (8002010 <MX_SPI1_Init+0x64>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001fca:	4b11      	ldr	r3, [pc, #68]	@ (8002010 <MX_SPI1_Init+0x64>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001fd0:	4b0f      	ldr	r3, [pc, #60]	@ (8002010 <MX_SPI1_Init+0x64>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001fd6:	4b0e      	ldr	r3, [pc, #56]	@ (8002010 <MX_SPI1_Init+0x64>)
 8001fd8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fdc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001fde:	4b0c      	ldr	r3, [pc, #48]	@ (8002010 <MX_SPI1_Init+0x64>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001fe4:	4b0a      	ldr	r3, [pc, #40]	@ (8002010 <MX_SPI1_Init+0x64>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001fea:	4b09      	ldr	r3, [pc, #36]	@ (8002010 <MX_SPI1_Init+0x64>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ff0:	4b07      	ldr	r3, [pc, #28]	@ (8002010 <MX_SPI1_Init+0x64>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001ff6:	4b06      	ldr	r3, [pc, #24]	@ (8002010 <MX_SPI1_Init+0x64>)
 8001ff8:	220a      	movs	r2, #10
 8001ffa:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001ffc:	4804      	ldr	r0, [pc, #16]	@ (8002010 <MX_SPI1_Init+0x64>)
 8001ffe:	f003 f97b 	bl	80052f8 <HAL_SPI_Init>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d001      	beq.n	800200c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002008:	f000 f918 	bl	800223c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800200c:	bf00      	nop
 800200e:	bd80      	pop	{r7, pc}
 8002010:	20000134 	.word	0x20000134
 8002014:	40013000 	.word	0x40013000

08002018 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b08a      	sub	sp, #40	@ 0x28
 800201c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800201e:	f107 0320 	add.w	r3, r7, #32
 8002022:	2200      	movs	r2, #0
 8002024:	601a      	str	r2, [r3, #0]
 8002026:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002028:	1d3b      	adds	r3, r7, #4
 800202a:	2200      	movs	r2, #0
 800202c:	601a      	str	r2, [r3, #0]
 800202e:	605a      	str	r2, [r3, #4]
 8002030:	609a      	str	r2, [r3, #8]
 8002032:	60da      	str	r2, [r3, #12]
 8002034:	611a      	str	r2, [r3, #16]
 8002036:	615a      	str	r2, [r3, #20]
 8002038:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800203a:	4b22      	ldr	r3, [pc, #136]	@ (80020c4 <MX_TIM2_Init+0xac>)
 800203c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002040:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002042:	4b20      	ldr	r3, [pc, #128]	@ (80020c4 <MX_TIM2_Init+0xac>)
 8002044:	2200      	movs	r2, #0
 8002046:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002048:	4b1e      	ldr	r3, [pc, #120]	@ (80020c4 <MX_TIM2_Init+0xac>)
 800204a:	2200      	movs	r2, #0
 800204c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800204e:	4b1d      	ldr	r3, [pc, #116]	@ (80020c4 <MX_TIM2_Init+0xac>)
 8002050:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002054:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002056:	4b1b      	ldr	r3, [pc, #108]	@ (80020c4 <MX_TIM2_Init+0xac>)
 8002058:	2200      	movs	r2, #0
 800205a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800205c:	4b19      	ldr	r3, [pc, #100]	@ (80020c4 <MX_TIM2_Init+0xac>)
 800205e:	2200      	movs	r2, #0
 8002060:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002062:	4818      	ldr	r0, [pc, #96]	@ (80020c4 <MX_TIM2_Init+0xac>)
 8002064:	f003 fa9a 	bl	800559c <HAL_TIM_PWM_Init>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	d001      	beq.n	8002072 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800206e:	f000 f8e5 	bl	800223c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002072:	2300      	movs	r3, #0
 8002074:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002076:	2300      	movs	r3, #0
 8002078:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800207a:	f107 0320 	add.w	r3, r7, #32
 800207e:	4619      	mov	r1, r3
 8002080:	4810      	ldr	r0, [pc, #64]	@ (80020c4 <MX_TIM2_Init+0xac>)
 8002082:	f003 fdf3 	bl	8005c6c <HAL_TIMEx_MasterConfigSynchronization>
 8002086:	4603      	mov	r3, r0
 8002088:	2b00      	cmp	r3, #0
 800208a:	d001      	beq.n	8002090 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 800208c:	f000 f8d6 	bl	800223c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002090:	2360      	movs	r3, #96	@ 0x60
 8002092:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002094:	2300      	movs	r3, #0
 8002096:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002098:	2300      	movs	r3, #0
 800209a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800209c:	2300      	movs	r3, #0
 800209e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80020a0:	1d3b      	adds	r3, r7, #4
 80020a2:	2200      	movs	r2, #0
 80020a4:	4619      	mov	r1, r3
 80020a6:	4807      	ldr	r0, [pc, #28]	@ (80020c4 <MX_TIM2_Init+0xac>)
 80020a8:	f003 fac8 	bl	800563c <HAL_TIM_PWM_ConfigChannel>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 80020b2:	f000 f8c3 	bl	800223c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80020b6:	4803      	ldr	r0, [pc, #12]	@ (80020c4 <MX_TIM2_Init+0xac>)
 80020b8:	f000 fd8a 	bl	8002bd0 <HAL_TIM_MspPostInit>

}
 80020bc:	bf00      	nop
 80020be:	3728      	adds	r7, #40	@ 0x28
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	2000018c 	.word	0x2000018c

080020c8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b08a      	sub	sp, #40	@ 0x28
 80020cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020ce:	f107 0320 	add.w	r3, r7, #32
 80020d2:	2200      	movs	r2, #0
 80020d4:	601a      	str	r2, [r3, #0]
 80020d6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020d8:	1d3b      	adds	r3, r7, #4
 80020da:	2200      	movs	r2, #0
 80020dc:	601a      	str	r2, [r3, #0]
 80020de:	605a      	str	r2, [r3, #4]
 80020e0:	609a      	str	r2, [r3, #8]
 80020e2:	60da      	str	r2, [r3, #12]
 80020e4:	611a      	str	r2, [r3, #16]
 80020e6:	615a      	str	r2, [r3, #20]
 80020e8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80020ea:	4b22      	ldr	r3, [pc, #136]	@ (8002174 <MX_TIM3_Init+0xac>)
 80020ec:	4a22      	ldr	r2, [pc, #136]	@ (8002178 <MX_TIM3_Init+0xb0>)
 80020ee:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80020f0:	4b20      	ldr	r3, [pc, #128]	@ (8002174 <MX_TIM3_Init+0xac>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020f6:	4b1f      	ldr	r3, [pc, #124]	@ (8002174 <MX_TIM3_Init+0xac>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80020fc:	4b1d      	ldr	r3, [pc, #116]	@ (8002174 <MX_TIM3_Init+0xac>)
 80020fe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002102:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002104:	4b1b      	ldr	r3, [pc, #108]	@ (8002174 <MX_TIM3_Init+0xac>)
 8002106:	2200      	movs	r2, #0
 8002108:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800210a:	4b1a      	ldr	r3, [pc, #104]	@ (8002174 <MX_TIM3_Init+0xac>)
 800210c:	2200      	movs	r2, #0
 800210e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002110:	4818      	ldr	r0, [pc, #96]	@ (8002174 <MX_TIM3_Init+0xac>)
 8002112:	f003 fa43 	bl	800559c <HAL_TIM_PWM_Init>
 8002116:	4603      	mov	r3, r0
 8002118:	2b00      	cmp	r3, #0
 800211a:	d001      	beq.n	8002120 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800211c:	f000 f88e 	bl	800223c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002120:	2300      	movs	r3, #0
 8002122:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002124:	2300      	movs	r3, #0
 8002126:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002128:	f107 0320 	add.w	r3, r7, #32
 800212c:	4619      	mov	r1, r3
 800212e:	4811      	ldr	r0, [pc, #68]	@ (8002174 <MX_TIM3_Init+0xac>)
 8002130:	f003 fd9c 	bl	8005c6c <HAL_TIMEx_MasterConfigSynchronization>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d001      	beq.n	800213e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800213a:	f000 f87f 	bl	800223c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800213e:	2360      	movs	r3, #96	@ 0x60
 8002140:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002142:	2300      	movs	r3, #0
 8002144:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002146:	2300      	movs	r3, #0
 8002148:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800214a:	2300      	movs	r3, #0
 800214c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800214e:	1d3b      	adds	r3, r7, #4
 8002150:	2200      	movs	r2, #0
 8002152:	4619      	mov	r1, r3
 8002154:	4807      	ldr	r0, [pc, #28]	@ (8002174 <MX_TIM3_Init+0xac>)
 8002156:	f003 fa71 	bl	800563c <HAL_TIM_PWM_ConfigChannel>
 800215a:	4603      	mov	r3, r0
 800215c:	2b00      	cmp	r3, #0
 800215e:	d001      	beq.n	8002164 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8002160:	f000 f86c 	bl	800223c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002164:	4803      	ldr	r0, [pc, #12]	@ (8002174 <MX_TIM3_Init+0xac>)
 8002166:	f000 fd33 	bl	8002bd0 <HAL_TIM_MspPostInit>

}
 800216a:	bf00      	nop
 800216c:	3728      	adds	r7, #40	@ 0x28
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	200001d4 	.word	0x200001d4
 8002178:	40000400 	.word	0x40000400

0800217c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002180:	4b11      	ldr	r3, [pc, #68]	@ (80021c8 <MX_USART2_UART_Init+0x4c>)
 8002182:	4a12      	ldr	r2, [pc, #72]	@ (80021cc <MX_USART2_UART_Init+0x50>)
 8002184:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002186:	4b10      	ldr	r3, [pc, #64]	@ (80021c8 <MX_USART2_UART_Init+0x4c>)
 8002188:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800218c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800218e:	4b0e      	ldr	r3, [pc, #56]	@ (80021c8 <MX_USART2_UART_Init+0x4c>)
 8002190:	2200      	movs	r2, #0
 8002192:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002194:	4b0c      	ldr	r3, [pc, #48]	@ (80021c8 <MX_USART2_UART_Init+0x4c>)
 8002196:	2200      	movs	r2, #0
 8002198:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800219a:	4b0b      	ldr	r3, [pc, #44]	@ (80021c8 <MX_USART2_UART_Init+0x4c>)
 800219c:	2200      	movs	r2, #0
 800219e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80021a0:	4b09      	ldr	r3, [pc, #36]	@ (80021c8 <MX_USART2_UART_Init+0x4c>)
 80021a2:	220c      	movs	r2, #12
 80021a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021a6:	4b08      	ldr	r3, [pc, #32]	@ (80021c8 <MX_USART2_UART_Init+0x4c>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80021ac:	4b06      	ldr	r3, [pc, #24]	@ (80021c8 <MX_USART2_UART_Init+0x4c>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80021b2:	4805      	ldr	r0, [pc, #20]	@ (80021c8 <MX_USART2_UART_Init+0x4c>)
 80021b4:	f003 fdd6 	bl	8005d64 <HAL_UART_Init>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80021be:	f000 f83d 	bl	800223c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80021c2:	bf00      	nop
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	2000021c 	.word	0x2000021c
 80021cc:	40004400 	.word	0x40004400

080021d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b085      	sub	sp, #20
 80021d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021d6:	2300      	movs	r3, #0
 80021d8:	60fb      	str	r3, [r7, #12]
 80021da:	4b17      	ldr	r3, [pc, #92]	@ (8002238 <MX_GPIO_Init+0x68>)
 80021dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021de:	4a16      	ldr	r2, [pc, #88]	@ (8002238 <MX_GPIO_Init+0x68>)
 80021e0:	f043 0301 	orr.w	r3, r3, #1
 80021e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80021e6:	4b14      	ldr	r3, [pc, #80]	@ (8002238 <MX_GPIO_Init+0x68>)
 80021e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ea:	f003 0301 	and.w	r3, r3, #1
 80021ee:	60fb      	str	r3, [r7, #12]
 80021f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021f2:	2300      	movs	r3, #0
 80021f4:	60bb      	str	r3, [r7, #8]
 80021f6:	4b10      	ldr	r3, [pc, #64]	@ (8002238 <MX_GPIO_Init+0x68>)
 80021f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021fa:	4a0f      	ldr	r2, [pc, #60]	@ (8002238 <MX_GPIO_Init+0x68>)
 80021fc:	f043 0302 	orr.w	r3, r3, #2
 8002200:	6313      	str	r3, [r2, #48]	@ 0x30
 8002202:	4b0d      	ldr	r3, [pc, #52]	@ (8002238 <MX_GPIO_Init+0x68>)
 8002204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002206:	f003 0302 	and.w	r3, r3, #2
 800220a:	60bb      	str	r3, [r7, #8]
 800220c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800220e:	2300      	movs	r3, #0
 8002210:	607b      	str	r3, [r7, #4]
 8002212:	4b09      	ldr	r3, [pc, #36]	@ (8002238 <MX_GPIO_Init+0x68>)
 8002214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002216:	4a08      	ldr	r2, [pc, #32]	@ (8002238 <MX_GPIO_Init+0x68>)
 8002218:	f043 0304 	orr.w	r3, r3, #4
 800221c:	6313      	str	r3, [r2, #48]	@ 0x30
 800221e:	4b06      	ldr	r3, [pc, #24]	@ (8002238 <MX_GPIO_Init+0x68>)
 8002220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002222:	f003 0304 	and.w	r3, r3, #4
 8002226:	607b      	str	r3, [r7, #4]
 8002228:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 800222a:	bf00      	nop
 800222c:	3714      	adds	r7, #20
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr
 8002236:	bf00      	nop
 8002238:	40023800 	.word	0x40023800

0800223c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002240:	b672      	cpsid	i
}
 8002242:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002244:	bf00      	nop
 8002246:	e7fd      	b.n	8002244 <Error_Handler+0x8>

08002248 <ms5611_i2c_write_byte>:

static int32_t temperature;
static int32_t pressure;
static float altitude_m;

void ms5611_i2c_write_byte(uint8_t reg, uint8_t data) { // send data func. to sensor register
 8002248:	b580      	push	{r7, lr}
 800224a:	b086      	sub	sp, #24
 800224c:	af04      	add	r7, sp, #16
 800224e:	4603      	mov	r3, r0
 8002250:	460a      	mov	r2, r1
 8002252:	71fb      	strb	r3, [r7, #7]
 8002254:	4613      	mov	r3, r2
 8002256:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(MS5611_I2C, MS5611_ADDRESS << 1, reg,
 8002258:	79fb      	ldrb	r3, [r7, #7]
 800225a:	b29a      	uxth	r2, r3
 800225c:	2364      	movs	r3, #100	@ 0x64
 800225e:	9302      	str	r3, [sp, #8]
 8002260:	2301      	movs	r3, #1
 8002262:	9301      	str	r3, [sp, #4]
 8002264:	1dbb      	adds	r3, r7, #6
 8002266:	9300      	str	r3, [sp, #0]
 8002268:	2301      	movs	r3, #1
 800226a:	21ee      	movs	r1, #238	@ 0xee
 800226c:	4803      	ldr	r0, [pc, #12]	@ (800227c <ms5611_i2c_write_byte+0x34>)
 800226e:	f001 faf9 	bl	8003864 <HAL_I2C_Mem_Write>
                      I2C_MEMADD_SIZE_8BIT, &data, 1, 100);
}
 8002272:	bf00      	nop
 8002274:	3708      	adds	r7, #8
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	200000e0 	.word	0x200000e0

08002280 <ms5611_i2c_read_word>:
void ms5611_i2c_read_byte(uint8_t reg, uint8_t *data) { // data read func. from sensor register
    HAL_I2C_Mem_Read(MS5611_I2C, MS5611_ADDRESS << 1, reg, I2C_MEMADD_SIZE_8BIT,
                     data, 1, 100);
}

uint16_t ms5611_i2c_read_word(uint8_t reg) {
 8002280:	b580      	push	{r7, lr}
 8002282:	b088      	sub	sp, #32
 8002284:	af04      	add	r7, sp, #16
 8002286:	4603      	mov	r3, r0
 8002288:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];
    HAL_I2C_Mem_Read(MS5611_I2C, MS5611_ADDRESS << 1, reg, I2C_MEMADD_SIZE_8BIT,
 800228a:	79fb      	ldrb	r3, [r7, #7]
 800228c:	b29a      	uxth	r2, r3
 800228e:	2364      	movs	r3, #100	@ 0x64
 8002290:	9302      	str	r3, [sp, #8]
 8002292:	2302      	movs	r3, #2
 8002294:	9301      	str	r3, [sp, #4]
 8002296:	f107 030c 	add.w	r3, r7, #12
 800229a:	9300      	str	r3, [sp, #0]
 800229c:	2301      	movs	r3, #1
 800229e:	21ee      	movs	r1, #238	@ 0xee
 80022a0:	4807      	ldr	r0, [pc, #28]	@ (80022c0 <ms5611_i2c_read_word+0x40>)
 80022a2:	f001 fbd9 	bl	8003a58 <HAL_I2C_Mem_Read>
                     data, 2, 100);
    return (data[0] << 8) | data[1];
 80022a6:	7b3b      	ldrb	r3, [r7, #12]
 80022a8:	b21b      	sxth	r3, r3
 80022aa:	021b      	lsls	r3, r3, #8
 80022ac:	b21a      	sxth	r2, r3
 80022ae:	7b7b      	ldrb	r3, [r7, #13]
 80022b0:	b21b      	sxth	r3, r3
 80022b2:	4313      	orrs	r3, r2
 80022b4:	b21b      	sxth	r3, r3
 80022b6:	b29b      	uxth	r3, r3
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3710      	adds	r7, #16
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	200000e0 	.word	0x200000e0

080022c4 <ms5611_i2c_read_24bits>:

uint32_t ms5611_i2c_read_24bits(uint8_t reg) {
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b088      	sub	sp, #32
 80022c8:	af04      	add	r7, sp, #16
 80022ca:	4603      	mov	r3, r0
 80022cc:	71fb      	strb	r3, [r7, #7]
    uint8_t data[3];
    HAL_I2C_Mem_Read(MS5611_I2C, MS5611_ADDRESS << 1, reg, I2C_MEMADD_SIZE_8BIT,
 80022ce:	79fb      	ldrb	r3, [r7, #7]
 80022d0:	b29a      	uxth	r2, r3
 80022d2:	2364      	movs	r3, #100	@ 0x64
 80022d4:	9302      	str	r3, [sp, #8]
 80022d6:	2303      	movs	r3, #3
 80022d8:	9301      	str	r3, [sp, #4]
 80022da:	f107 030c 	add.w	r3, r7, #12
 80022de:	9300      	str	r3, [sp, #0]
 80022e0:	2301      	movs	r3, #1
 80022e2:	21ee      	movs	r1, #238	@ 0xee
 80022e4:	4806      	ldr	r0, [pc, #24]	@ (8002300 <ms5611_i2c_read_24bits+0x3c>)
 80022e6:	f001 fbb7 	bl	8003a58 <HAL_I2C_Mem_Read>
                     data, 3, 100);
    return (data[0] << 16) | (data[1] << 8) | data[2];
 80022ea:	7b3b      	ldrb	r3, [r7, #12]
 80022ec:	041a      	lsls	r2, r3, #16
 80022ee:	7b7b      	ldrb	r3, [r7, #13]
 80022f0:	021b      	lsls	r3, r3, #8
 80022f2:	4313      	orrs	r3, r2
 80022f4:	7bba      	ldrb	r2, [r7, #14]
 80022f6:	4313      	orrs	r3, r2
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	3710      	adds	r7, #16
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	200000e0 	.word	0x200000e0

08002304 <ms5611_delay>:

void ms5611_delay(uint32_t time) { // set delay type by Operating System
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
// HAL_Delay or osDelay
#ifdef USE_OS_DELAY
    osDelay(time);
#else
    HAL_Delay(time);
 800230c:	6878      	ldr	r0, [r7, #4]
 800230e:	f000 fecb 	bl	80030a8 <HAL_Delay>
#endif
}
 8002312:	bf00      	nop
 8002314:	3708      	adds	r7, #8
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
	...

0800231c <ms5611_init>:

int ms5611_init() { // initialize sensor for data read
 800231c:	b580      	push	{r7, lr}
 800231e:	b082      	sub	sp, #8
 8002320:	af00      	add	r7, sp, #0
    ms5611_i2c_write_byte(CMD_RESET, CMD_RESET);
 8002322:	211e      	movs	r1, #30
 8002324:	201e      	movs	r0, #30
 8002326:	f7ff ff8f 	bl	8002248 <ms5611_i2c_write_byte>
    ms5611_delay(3);
 800232a:	2003      	movs	r0, #3
 800232c:	f7ff ffea 	bl	8002304 <ms5611_delay>
    // prom[2] = ms5611_read16bits(CMD_PROM_C3);
    // prom[3] = ms5611_read16bits(CMD_PROM_C4);
    // prom[4] = ms5611_read16bits(CMD_PROM_C5);
    // prom[5] = ms5611_read16bits(CMD_PROM_C6);

    for (int i = 0; i < 6; i++) {
 8002330:	2300      	movs	r3, #0
 8002332:	607b      	str	r3, [r7, #4]
 8002334:	e010      	b.n	8002358 <ms5611_init+0x3c>
        prom[i] = ms5611_i2c_read_word(CMD_PROM_C1 + i * 2);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	3351      	adds	r3, #81	@ 0x51
 800233a:	b2db      	uxtb	r3, r3
 800233c:	005b      	lsls	r3, r3, #1
 800233e:	b2db      	uxtb	r3, r3
 8002340:	4618      	mov	r0, r3
 8002342:	f7ff ff9d 	bl	8002280 <ms5611_i2c_read_word>
 8002346:	4603      	mov	r3, r0
 8002348:	4619      	mov	r1, r3
 800234a:	4a07      	ldr	r2, [pc, #28]	@ (8002368 <ms5611_init+0x4c>)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < 6; i++) {
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	3301      	adds	r3, #1
 8002356:	607b      	str	r3, [r7, #4]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2b05      	cmp	r3, #5
 800235c:	ddeb      	ble.n	8002336 <ms5611_init+0x1a>
    }


    return 1;
 800235e:	2301      	movs	r3, #1
}
 8002360:	4618      	mov	r0, r3
 8002362:	3708      	adds	r7, #8
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}
 8002368:	200002e8 	.word	0x200002e8

0800236c <ms5611_read_rawTemp>:

uint32_t ms5611_read_rawTemp() { // read raw temprature data from sensor registers
 800236c:	b580      	push	{r7, lr}
 800236e:	af00      	add	r7, sp, #0
    ms5611_i2c_write_byte(tempAddr, tempAddr);
 8002370:	4b09      	ldr	r3, [pc, #36]	@ (8002398 <ms5611_read_rawTemp+0x2c>)
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	4a08      	ldr	r2, [pc, #32]	@ (8002398 <ms5611_read_rawTemp+0x2c>)
 8002376:	7812      	ldrb	r2, [r2, #0]
 8002378:	4611      	mov	r1, r2
 800237a:	4618      	mov	r0, r3
 800237c:	f7ff ff64 	bl	8002248 <ms5611_i2c_write_byte>
    ms5611_delay(convDelay);
 8002380:	4b06      	ldr	r3, [pc, #24]	@ (800239c <ms5611_read_rawTemp+0x30>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4618      	mov	r0, r3
 8002386:	f7ff ffbd 	bl	8002304 <ms5611_delay>
    return ms5611_i2c_read_24bits(0x00);
 800238a:	2000      	movs	r0, #0
 800238c:	f7ff ff9a 	bl	80022c4 <ms5611_i2c_read_24bits>
 8002390:	4603      	mov	r3, r0
}
 8002392:	4618      	mov	r0, r3
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	20000001 	.word	0x20000001
 800239c:	20000004 	.word	0x20000004

080023a0 <ms5611_read_rawPress>:

uint32_t ms5611_read_rawPress() { // read raw pressure data from sensor registers
 80023a0:	b580      	push	{r7, lr}
 80023a2:	af00      	add	r7, sp, #0
    ms5611_i2c_write_byte(pressAddr, pressAddr);
 80023a4:	4b09      	ldr	r3, [pc, #36]	@ (80023cc <ms5611_read_rawPress+0x2c>)
 80023a6:	781b      	ldrb	r3, [r3, #0]
 80023a8:	4a08      	ldr	r2, [pc, #32]	@ (80023cc <ms5611_read_rawPress+0x2c>)
 80023aa:	7812      	ldrb	r2, [r2, #0]
 80023ac:	4611      	mov	r1, r2
 80023ae:	4618      	mov	r0, r3
 80023b0:	f7ff ff4a 	bl	8002248 <ms5611_i2c_write_byte>
    ms5611_delay(convDelay);
 80023b4:	4b06      	ldr	r3, [pc, #24]	@ (80023d0 <ms5611_read_rawPress+0x30>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4618      	mov	r0, r3
 80023ba:	f7ff ffa3 	bl	8002304 <ms5611_delay>
    return ms5611_i2c_read_24bits(0x00);
 80023be:	2000      	movs	r0, #0
 80023c0:	f7ff ff80 	bl	80022c4 <ms5611_i2c_read_24bits>
 80023c4:	4603      	mov	r3, r0
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	20000000 	.word	0x20000000
 80023d0:	20000004 	.word	0x20000004
 80023d4:	00000000 	.word	0x00000000

080023d8 <ms5611_calculate>:

void ms5611_calculate() { // calculate real data from raw data
 80023d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80023dc:	b0d4      	sub	sp, #336	@ 0x150
 80023de:	af00      	add	r7, sp, #0
    float press, r, c;

    // D1 = ms5611_readRawPressure();
    // D2 = ms5611_readRawTemp();

    D1 = ms5611_read_rawPress();
 80023e0:	f7ff ffde 	bl	80023a0 <ms5611_read_rawPress>
 80023e4:	f8c7 0134 	str.w	r0, [r7, #308]	@ 0x134
    D2 = ms5611_read_rawTemp();
 80023e8:	f7ff ffc0 	bl	800236c <ms5611_read_rawTemp>
 80023ec:	f8c7 0130 	str.w	r0, [r7, #304]	@ 0x130


    dT = D2 - ((long)prom[4] * 256);
 80023f0:	4b73      	ldr	r3, [pc, #460]	@ (80025c0 <ms5611_calculate+0x1e8>)
 80023f2:	891b      	ldrh	r3, [r3, #8]
 80023f4:	021b      	lsls	r3, r3, #8
 80023f6:	461a      	mov	r2, r3
 80023f8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80023fc:	1a9b      	subs	r3, r3, r2
 80023fe:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    TEMP = 2000 + ((int64_t)dT * prom[5]) / 8388608;
 8002402:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002406:	17da      	asrs	r2, r3, #31
 8002408:	469a      	mov	sl, r3
 800240a:	4693      	mov	fp, r2
 800240c:	4b6c      	ldr	r3, [pc, #432]	@ (80025c0 <ms5611_calculate+0x1e8>)
 800240e:	895b      	ldrh	r3, [r3, #10]
 8002410:	b29b      	uxth	r3, r3
 8002412:	2200      	movs	r2, #0
 8002414:	461c      	mov	r4, r3
 8002416:	4615      	mov	r5, r2
 8002418:	fb04 f20b 	mul.w	r2, r4, fp
 800241c:	fb0a f305 	mul.w	r3, sl, r5
 8002420:	4413      	add	r3, r2
 8002422:	fbaa 8904 	umull	r8, r9, sl, r4
 8002426:	444b      	add	r3, r9
 8002428:	4699      	mov	r9, r3
 800242a:	4642      	mov	r2, r8
 800242c:	464b      	mov	r3, r9
 800242e:	2b00      	cmp	r3, #0
 8002430:	da07      	bge.n	8002442 <ms5611_calculate+0x6a>
 8002432:	4964      	ldr	r1, [pc, #400]	@ (80025c4 <ms5611_calculate+0x1ec>)
 8002434:	1851      	adds	r1, r2, r1
 8002436:	6539      	str	r1, [r7, #80]	@ 0x50
 8002438:	f143 0300 	adc.w	r3, r3, #0
 800243c:	657b      	str	r3, [r7, #84]	@ 0x54
 800243e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002442:	f04f 0000 	mov.w	r0, #0
 8002446:	f04f 0100 	mov.w	r1, #0
 800244a:	0dd0      	lsrs	r0, r2, #23
 800244c:	ea40 2043 	orr.w	r0, r0, r3, lsl #9
 8002450:	15d9      	asrs	r1, r3, #23
 8002452:	4602      	mov	r2, r0
 8002454:	460b      	mov	r3, r1
 8002456:	f512 61fa 	adds.w	r1, r2, #2000	@ 0x7d0
 800245a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800245c:	f143 0300 	adc.w	r3, r3, #0
 8002460:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002462:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	@ 0x48
 8002466:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
    OFF = (int64_t)prom[1] * 65536 + ((int64_t)prom[3] * dT) / 128;
 800246a:	4b55      	ldr	r3, [pc, #340]	@ (80025c0 <ms5611_calculate+0x1e8>)
 800246c:	885b      	ldrh	r3, [r3, #2]
 800246e:	b29b      	uxth	r3, r3
 8002470:	2200      	movs	r2, #0
 8002472:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002476:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800247a:	f04f 0400 	mov.w	r4, #0
 800247e:	f04f 0500 	mov.w	r5, #0
 8002482:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002486:	4613      	mov	r3, r2
 8002488:	041d      	lsls	r5, r3, #16
 800248a:	460b      	mov	r3, r1
 800248c:	ea45 4513 	orr.w	r5, r5, r3, lsr #16
 8002490:	460b      	mov	r3, r1
 8002492:	041c      	lsls	r4, r3, #16
 8002494:	4b4a      	ldr	r3, [pc, #296]	@ (80025c0 <ms5611_calculate+0x1e8>)
 8002496:	88db      	ldrh	r3, [r3, #6]
 8002498:	b29b      	uxth	r3, r3
 800249a:	2200      	movs	r2, #0
 800249c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80024a0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80024a4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80024a8:	17da      	asrs	r2, r3, #31
 80024aa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80024ae:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80024b2:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80024b6:	464b      	mov	r3, r9
 80024b8:	e9d7 ab2c 	ldrd	sl, fp, [r7, #176]	@ 0xb0
 80024bc:	4652      	mov	r2, sl
 80024be:	fb02 f203 	mul.w	r2, r2, r3
 80024c2:	465b      	mov	r3, fp
 80024c4:	4641      	mov	r1, r8
 80024c6:	fb01 f303 	mul.w	r3, r1, r3
 80024ca:	4413      	add	r3, r2
 80024cc:	4642      	mov	r2, r8
 80024ce:	4651      	mov	r1, sl
 80024d0:	fba2 1201 	umull	r1, r2, r2, r1
 80024d4:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80024d8:	460a      	mov	r2, r1
 80024da:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 80024de:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 80024e2:	4413      	add	r3, r2
 80024e4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80024e8:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	@ 0xe8
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	da07      	bge.n	8002500 <ms5611_calculate+0x128>
 80024f0:	f112 017f 	adds.w	r1, r2, #127	@ 0x7f
 80024f4:	6439      	str	r1, [r7, #64]	@ 0x40
 80024f6:	f143 0300 	adc.w	r3, r3, #0
 80024fa:	647b      	str	r3, [r7, #68]	@ 0x44
 80024fc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002500:	f04f 0000 	mov.w	r0, #0
 8002504:	f04f 0100 	mov.w	r1, #0
 8002508:	09d0      	lsrs	r0, r2, #7
 800250a:	ea40 6043 	orr.w	r0, r0, r3, lsl #25
 800250e:	11d9      	asrs	r1, r3, #7
 8002510:	4602      	mov	r2, r0
 8002512:	460b      	mov	r3, r1
 8002514:	18a1      	adds	r1, r4, r2
 8002516:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002518:	eb45 0303 	adc.w	r3, r5, r3
 800251c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800251e:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8002522:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
    SENS = (int64_t)prom[0] * 32768 + ((int64_t)prom[2] * dT) / 256;
 8002526:	4b26      	ldr	r3, [pc, #152]	@ (80025c0 <ms5611_calculate+0x1e8>)
 8002528:	881b      	ldrh	r3, [r3, #0]
 800252a:	b29b      	uxth	r3, r3
 800252c:	2200      	movs	r2, #0
 800252e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002532:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002536:	f04f 0400 	mov.w	r4, #0
 800253a:	f04f 0500 	mov.w	r5, #0
 800253e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002542:	4613      	mov	r3, r2
 8002544:	03dd      	lsls	r5, r3, #15
 8002546:	460b      	mov	r3, r1
 8002548:	ea45 4553 	orr.w	r5, r5, r3, lsr #17
 800254c:	460b      	mov	r3, r1
 800254e:	03dc      	lsls	r4, r3, #15
 8002550:	4b1b      	ldr	r3, [pc, #108]	@ (80025c0 <ms5611_calculate+0x1e8>)
 8002552:	889b      	ldrh	r3, [r3, #4]
 8002554:	b29b      	uxth	r3, r3
 8002556:	2200      	movs	r2, #0
 8002558:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800255c:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002560:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002564:	17da      	asrs	r2, r3, #31
 8002566:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800256a:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800256e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002572:	464b      	mov	r3, r9
 8002574:	e9d7 ab26 	ldrd	sl, fp, [r7, #152]	@ 0x98
 8002578:	4652      	mov	r2, sl
 800257a:	fb02 f203 	mul.w	r2, r2, r3
 800257e:	465b      	mov	r3, fp
 8002580:	4641      	mov	r1, r8
 8002582:	fb01 f303 	mul.w	r3, r1, r3
 8002586:	4413      	add	r3, r2
 8002588:	4642      	mov	r2, r8
 800258a:	4651      	mov	r1, sl
 800258c:	fba2 1201 	umull	r1, r2, r2, r1
 8002590:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8002594:	460a      	mov	r2, r1
 8002596:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 800259a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800259e:	4413      	add	r3, r2
 80025a0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80025a4:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	@ 0xe0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	da0d      	bge.n	80025c8 <ms5611_calculate+0x1f0>
 80025ac:	f112 01ff 	adds.w	r1, r2, #255	@ 0xff
 80025b0:	6339      	str	r1, [r7, #48]	@ 0x30
 80025b2:	f143 0300 	adc.w	r3, r3, #0
 80025b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80025b8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80025bc:	e004      	b.n	80025c8 <ms5611_calculate+0x1f0>
 80025be:	bf00      	nop
 80025c0:	200002e8 	.word	0x200002e8
 80025c4:	007fffff 	.word	0x007fffff
 80025c8:	f04f 0000 	mov.w	r0, #0
 80025cc:	f04f 0100 	mov.w	r1, #0
 80025d0:	0a10      	lsrs	r0, r2, #8
 80025d2:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80025d6:	1219      	asrs	r1, r3, #8
 80025d8:	4602      	mov	r2, r0
 80025da:	460b      	mov	r3, r1
 80025dc:	18a1      	adds	r1, r4, r2
 80025de:	62b9      	str	r1, [r7, #40]	@ 0x28
 80025e0:	eb45 0303 	adc.w	r3, r5, r3
 80025e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80025e6:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 80025ea:	e9c7 344e 	strd	r3, r4, [r7, #312]	@ 0x138

    if (TEMP < 2000) {  // second order temperature compensation
 80025ee:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 80025f2:	f5b2 6ffa 	cmp.w	r2, #2000	@ 0x7d0
 80025f6:	f173 0300 	sbcs.w	r3, r3, #0
 80025fa:	f280 80d4 	bge.w	80027a6 <ms5611_calculate+0x3ce>
        int64_t T2 = (((int64_t)dT) * dT) >> 31;
 80025fe:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002602:	17da      	asrs	r2, r3, #31
 8002604:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002608:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800260c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002610:	17da      	asrs	r2, r3, #31
 8002612:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002616:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800261a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800261e:	462b      	mov	r3, r5
 8002620:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002624:	4642      	mov	r2, r8
 8002626:	fb02 f203 	mul.w	r2, r2, r3
 800262a:	464b      	mov	r3, r9
 800262c:	4621      	mov	r1, r4
 800262e:	fb01 f303 	mul.w	r3, r1, r3
 8002632:	4413      	add	r3, r2
 8002634:	4622      	mov	r2, r4
 8002636:	4641      	mov	r1, r8
 8002638:	fba2 1201 	umull	r1, r2, r2, r1
 800263c:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002640:	460a      	mov	r2, r1
 8002642:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8002646:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800264a:	4413      	add	r3, r2
 800264c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8002650:	f04f 0200 	mov.w	r2, #0
 8002654:	f04f 0300 	mov.w	r3, #0
 8002658:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 800265c:	4621      	mov	r1, r4
 800265e:	0fca      	lsrs	r2, r1, #31
 8002660:	4629      	mov	r1, r5
 8002662:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8002666:	4629      	mov	r1, r5
 8002668:	17cb      	asrs	r3, r1, #31
 800266a:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
        int64_t Aux_64 = (TEMP - 2000) * (TEMP - 2000);
 800266e:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 8002672:	f5b2 61fa 	subs.w	r1, r2, #2000	@ 0x7d0
 8002676:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 800267a:	f143 33ff 	adc.w	r3, r3, #4294967295	@ 0xffffffff
 800267e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002682:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 8002686:	f5b2 61fa 	subs.w	r1, r2, #2000	@ 0x7d0
 800268a:	67b9      	str	r1, [r7, #120]	@ 0x78
 800268c:	f143 33ff 	adc.w	r3, r3, #4294967295	@ 0xffffffff
 8002690:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002692:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8002696:	462b      	mov	r3, r5
 8002698:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800269c:	4642      	mov	r2, r8
 800269e:	fb02 f203 	mul.w	r2, r2, r3
 80026a2:	464b      	mov	r3, r9
 80026a4:	4621      	mov	r1, r4
 80026a6:	fb01 f303 	mul.w	r3, r1, r3
 80026aa:	4413      	add	r3, r2
 80026ac:	4622      	mov	r2, r4
 80026ae:	4641      	mov	r1, r8
 80026b0:	fba2 1201 	umull	r1, r2, r2, r1
 80026b4:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 80026b8:	460a      	mov	r2, r1
 80026ba:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 80026be:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 80026c2:	4413      	add	r3, r2
 80026c4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80026c8:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	@ 0xc8
 80026cc:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 80026d0:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
        int64_t OFF2 = (5 * Aux_64) >> 1;
 80026d4:	e9d7 4546 	ldrd	r4, r5, [r7, #280]	@ 0x118
 80026d8:	4622      	mov	r2, r4
 80026da:	462b      	mov	r3, r5
 80026dc:	f04f 0000 	mov.w	r0, #0
 80026e0:	f04f 0100 	mov.w	r1, #0
 80026e4:	0099      	lsls	r1, r3, #2
 80026e6:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80026ea:	0090      	lsls	r0, r2, #2
 80026ec:	4602      	mov	r2, r0
 80026ee:	460b      	mov	r3, r1
 80026f0:	1911      	adds	r1, r2, r4
 80026f2:	6739      	str	r1, [r7, #112]	@ 0x70
 80026f4:	416b      	adcs	r3, r5
 80026f6:	677b      	str	r3, [r7, #116]	@ 0x74
 80026f8:	f04f 0200 	mov.w	r2, #0
 80026fc:	f04f 0300 	mov.w	r3, #0
 8002700:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8002704:	4621      	mov	r1, r4
 8002706:	084a      	lsrs	r2, r1, #1
 8002708:	4629      	mov	r1, r5
 800270a:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 800270e:	4629      	mov	r1, r5
 8002710:	104b      	asrs	r3, r1, #1
 8002712:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
        int64_t SENS2 = (5 * Aux_64) >> 2;
 8002716:	e9d7 4546 	ldrd	r4, r5, [r7, #280]	@ 0x118
 800271a:	4622      	mov	r2, r4
 800271c:	462b      	mov	r3, r5
 800271e:	f04f 0000 	mov.w	r0, #0
 8002722:	f04f 0100 	mov.w	r1, #0
 8002726:	0099      	lsls	r1, r3, #2
 8002728:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 800272c:	0090      	lsls	r0, r2, #2
 800272e:	4602      	mov	r2, r0
 8002730:	460b      	mov	r3, r1
 8002732:	1911      	adds	r1, r2, r4
 8002734:	66b9      	str	r1, [r7, #104]	@ 0x68
 8002736:	416b      	adcs	r3, r5
 8002738:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800273a:	f04f 0200 	mov.w	r2, #0
 800273e:	f04f 0300 	mov.w	r3, #0
 8002742:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8002746:	4621      	mov	r1, r4
 8002748:	088a      	lsrs	r2, r1, #2
 800274a:	4629      	mov	r1, r5
 800274c:	ea42 7281 	orr.w	r2, r2, r1, lsl #30
 8002750:	4629      	mov	r1, r5
 8002752:	108b      	asrs	r3, r1, #2
 8002754:	e9c7 2342 	strd	r2, r3, [r7, #264]	@ 0x108
        TEMP = TEMP - T2;
 8002758:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 800275c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8002760:	1a84      	subs	r4, r0, r2
 8002762:	623c      	str	r4, [r7, #32]
 8002764:	eb61 0303 	sbc.w	r3, r1, r3
 8002768:	627b      	str	r3, [r7, #36]	@ 0x24
 800276a:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800276e:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
        OFF = OFF - OFF2;
 8002772:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
 8002776:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 800277a:	1a84      	subs	r4, r0, r2
 800277c:	61bc      	str	r4, [r7, #24]
 800277e:	eb61 0303 	sbc.w	r3, r1, r3
 8002782:	61fb      	str	r3, [r7, #28]
 8002784:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8002788:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
        SENS = SENS - SENS2;
 800278c:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	@ 0x138
 8002790:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	@ 0x108
 8002794:	1a84      	subs	r4, r0, r2
 8002796:	613c      	str	r4, [r7, #16]
 8002798:	eb61 0303 	sbc.w	r3, r1, r3
 800279c:	617b      	str	r3, [r7, #20]
 800279e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80027a2:	e9c7 344e 	strd	r3, r4, [r7, #312]	@ 0x138
    }

    P = (D1 * SENS / 2097152 - OFF) / 32768;
 80027a6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80027aa:	2200      	movs	r2, #0
 80027ac:	663b      	str	r3, [r7, #96]	@ 0x60
 80027ae:	667a      	str	r2, [r7, #100]	@ 0x64
 80027b0:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80027b4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80027b8:	462a      	mov	r2, r5
 80027ba:	fb02 f203 	mul.w	r2, r2, r3
 80027be:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80027c2:	4621      	mov	r1, r4
 80027c4:	fb01 f303 	mul.w	r3, r1, r3
 80027c8:	4413      	add	r3, r2
 80027ca:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 80027ce:	4621      	mov	r1, r4
 80027d0:	fba2 1201 	umull	r1, r2, r2, r1
 80027d4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80027d8:	460a      	mov	r2, r1
 80027da:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 80027de:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80027e2:	4413      	add	r3, r2
 80027e4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80027e8:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	@ 0xd0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	da07      	bge.n	8002800 <ms5611_calculate+0x428>
 80027f0:	493f      	ldr	r1, [pc, #252]	@ (80028f0 <ms5611_calculate+0x518>)
 80027f2:	1851      	adds	r1, r2, r1
 80027f4:	60b9      	str	r1, [r7, #8]
 80027f6:	f143 0300 	adc.w	r3, r3, #0
 80027fa:	60fb      	str	r3, [r7, #12]
 80027fc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002800:	f04f 0000 	mov.w	r0, #0
 8002804:	f04f 0100 	mov.w	r1, #0
 8002808:	0d50      	lsrs	r0, r2, #21
 800280a:	ea40 20c3 	orr.w	r0, r0, r3, lsl #11
 800280e:	1559      	asrs	r1, r3, #21
 8002810:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 8002814:	1a84      	subs	r4, r0, r2
 8002816:	65bc      	str	r4, [r7, #88]	@ 0x58
 8002818:	eb61 0303 	sbc.w	r3, r1, r3
 800281c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800281e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002822:	2b00      	cmp	r3, #0
 8002824:	da08      	bge.n	8002838 <ms5611_calculate+0x460>
 8002826:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 800282a:	1851      	adds	r1, r2, r1
 800282c:	6039      	str	r1, [r7, #0]
 800282e:	f143 0300 	adc.w	r3, r3, #0
 8002832:	607b      	str	r3, [r7, #4]
 8002834:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002838:	f04f 0000 	mov.w	r0, #0
 800283c:	f04f 0100 	mov.w	r1, #0
 8002840:	0bd0      	lsrs	r0, r2, #15
 8002842:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
 8002846:	13d9      	asrs	r1, r3, #15
 8002848:	e9c7 0140 	strd	r0, r1, [r7, #256]	@ 0x100
    temperature = TEMP;
 800284c:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8002850:	4a28      	ldr	r2, [pc, #160]	@ (80028f4 <ms5611_calculate+0x51c>)
 8002852:	6013      	str	r3, [r2, #0]
    pressure = P;
 8002854:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8002858:	4a27      	ldr	r2, [pc, #156]	@ (80028f8 <ms5611_calculate+0x520>)
 800285a:	6013      	str	r3, [r2, #0]

    press = (float)pressure;
 800285c:	4b26      	ldr	r3, [pc, #152]	@ (80028f8 <ms5611_calculate+0x520>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	ee07 3a90 	vmov	s15, r3
 8002864:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002868:	edc7 7a3f 	vstr	s15, [r7, #252]	@ 0xfc
    r = press / 101325.0;
 800286c:	ed97 7a3f 	vldr	s14, [r7, #252]	@ 0xfc
 8002870:	eddf 6a22 	vldr	s13, [pc, #136]	@ 80028fc <ms5611_calculate+0x524>
 8002874:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002878:	edc7 7a3e 	vstr	s15, [r7, #248]	@ 0xf8
    c = 1.0 / 5.255;
 800287c:	4b20      	ldr	r3, [pc, #128]	@ (8002900 <ms5611_calculate+0x528>)
 800287e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    altitude_m = (1 - pow(r, c)) * 44330.77;
 8002882:	f8d7 00f8 	ldr.w	r0, [r7, #248]	@ 0xf8
 8002886:	f7fd fe77 	bl	8000578 <__aeabi_f2d>
 800288a:	4604      	mov	r4, r0
 800288c:	460d      	mov	r5, r1
 800288e:	f8d7 00f4 	ldr.w	r0, [r7, #244]	@ 0xf4
 8002892:	f7fd fe71 	bl	8000578 <__aeabi_f2d>
 8002896:	4602      	mov	r2, r0
 8002898:	460b      	mov	r3, r1
 800289a:	ec43 2b11 	vmov	d1, r2, r3
 800289e:	ec45 4b10 	vmov	d0, r4, r5
 80028a2:	f004 fcaf 	bl	8007204 <pow>
 80028a6:	ec53 2b10 	vmov	r2, r3, d0
 80028aa:	f04f 0000 	mov.w	r0, #0
 80028ae:	4915      	ldr	r1, [pc, #84]	@ (8002904 <ms5611_calculate+0x52c>)
 80028b0:	f7fd fd02 	bl	80002b8 <__aeabi_dsub>
 80028b4:	4602      	mov	r2, r0
 80028b6:	460b      	mov	r3, r1
 80028b8:	4610      	mov	r0, r2
 80028ba:	4619      	mov	r1, r3
 80028bc:	a30a      	add	r3, pc, #40	@ (adr r3, 80028e8 <ms5611_calculate+0x510>)
 80028be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028c2:	f7fd feb1 	bl	8000628 <__aeabi_dmul>
 80028c6:	4602      	mov	r2, r0
 80028c8:	460b      	mov	r3, r1
 80028ca:	4610      	mov	r0, r2
 80028cc:	4619      	mov	r1, r3
 80028ce:	f7fe f95b 	bl	8000b88 <__aeabi_d2f>
 80028d2:	4603      	mov	r3, r0
 80028d4:	4a0c      	ldr	r2, [pc, #48]	@ (8002908 <ms5611_calculate+0x530>)
 80028d6:	6013      	str	r3, [r2, #0]
}
 80028d8:	bf00      	nop
 80028da:	f507 77a8 	add.w	r7, r7, #336	@ 0x150
 80028de:	46bd      	mov	sp, r7
 80028e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80028e4:	f3af 8000 	nop.w
 80028e8:	a3d70a3d 	.word	0xa3d70a3d
 80028ec:	40e5a558 	.word	0x40e5a558
 80028f0:	001fffff 	.word	0x001fffff
 80028f4:	200002f4 	.word	0x200002f4
 80028f8:	200002f8 	.word	0x200002f8
 80028fc:	47c5e680 	.word	0x47c5e680
 8002900:	3e42dcae 	.word	0x3e42dcae
 8002904:	3ff00000 	.word	0x3ff00000
 8002908:	200002fc 	.word	0x200002fc

0800290c <ms5611_getTemperatureAndPressure>:

void ms5611_getTemperatureAndPressure(float *temp, float *press, // get real temprature and pressure data
                                      float *alt) {
 800290c:	b580      	push	{r7, lr}
 800290e:	b084      	sub	sp, #16
 8002910:	af00      	add	r7, sp, #0
 8002912:	60f8      	str	r0, [r7, #12]
 8002914:	60b9      	str	r1, [r7, #8]
 8002916:	607a      	str	r2, [r7, #4]
    ms5611_calculate();
 8002918:	f7ff fd5e 	bl	80023d8 <ms5611_calculate>
    // *temperature = (float)temperature / 100.0;
    // *pressure = (float)pressure / 100.0;
    *temp = temperature / 100.0;
 800291c:	4b16      	ldr	r3, [pc, #88]	@ (8002978 <ms5611_getTemperatureAndPressure+0x6c>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4618      	mov	r0, r3
 8002922:	f7fd fe17 	bl	8000554 <__aeabi_i2d>
 8002926:	f04f 0200 	mov.w	r2, #0
 800292a:	4b14      	ldr	r3, [pc, #80]	@ (800297c <ms5611_getTemperatureAndPressure+0x70>)
 800292c:	f7fd ffa6 	bl	800087c <__aeabi_ddiv>
 8002930:	4602      	mov	r2, r0
 8002932:	460b      	mov	r3, r1
 8002934:	4610      	mov	r0, r2
 8002936:	4619      	mov	r1, r3
 8002938:	f7fe f926 	bl	8000b88 <__aeabi_d2f>
 800293c:	4602      	mov	r2, r0
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	601a      	str	r2, [r3, #0]
    *press = pressure / 100.0;
 8002942:	4b0f      	ldr	r3, [pc, #60]	@ (8002980 <ms5611_getTemperatureAndPressure+0x74>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4618      	mov	r0, r3
 8002948:	f7fd fe04 	bl	8000554 <__aeabi_i2d>
 800294c:	f04f 0200 	mov.w	r2, #0
 8002950:	4b0a      	ldr	r3, [pc, #40]	@ (800297c <ms5611_getTemperatureAndPressure+0x70>)
 8002952:	f7fd ff93 	bl	800087c <__aeabi_ddiv>
 8002956:	4602      	mov	r2, r0
 8002958:	460b      	mov	r3, r1
 800295a:	4610      	mov	r0, r2
 800295c:	4619      	mov	r1, r3
 800295e:	f7fe f913 	bl	8000b88 <__aeabi_d2f>
 8002962:	4602      	mov	r2, r0
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	601a      	str	r2, [r3, #0]
    *alt = altitude_m;
 8002968:	4b06      	ldr	r3, [pc, #24]	@ (8002984 <ms5611_getTemperatureAndPressure+0x78>)
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	601a      	str	r2, [r3, #0]
}
 8002970:	bf00      	nop
 8002972:	3710      	adds	r7, #16
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}
 8002978:	200002f4 	.word	0x200002f4
 800297c:	40590000 	.word	0x40590000
 8002980:	200002f8 	.word	0x200002f8
 8002984:	200002fc 	.word	0x200002fc

08002988 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002988:	b480      	push	{r7}
 800298a:	b083      	sub	sp, #12
 800298c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800298e:	2300      	movs	r3, #0
 8002990:	607b      	str	r3, [r7, #4]
 8002992:	4b10      	ldr	r3, [pc, #64]	@ (80029d4 <HAL_MspInit+0x4c>)
 8002994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002996:	4a0f      	ldr	r2, [pc, #60]	@ (80029d4 <HAL_MspInit+0x4c>)
 8002998:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800299c:	6453      	str	r3, [r2, #68]	@ 0x44
 800299e:	4b0d      	ldr	r3, [pc, #52]	@ (80029d4 <HAL_MspInit+0x4c>)
 80029a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029a6:	607b      	str	r3, [r7, #4]
 80029a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029aa:	2300      	movs	r3, #0
 80029ac:	603b      	str	r3, [r7, #0]
 80029ae:	4b09      	ldr	r3, [pc, #36]	@ (80029d4 <HAL_MspInit+0x4c>)
 80029b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b2:	4a08      	ldr	r2, [pc, #32]	@ (80029d4 <HAL_MspInit+0x4c>)
 80029b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80029ba:	4b06      	ldr	r3, [pc, #24]	@ (80029d4 <HAL_MspInit+0x4c>)
 80029bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029c2:	603b      	str	r3, [r7, #0]
 80029c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029c6:	bf00      	nop
 80029c8:	370c      	adds	r7, #12
 80029ca:	46bd      	mov	sp, r7
 80029cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d0:	4770      	bx	lr
 80029d2:	bf00      	nop
 80029d4:	40023800 	.word	0x40023800

080029d8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b08c      	sub	sp, #48	@ 0x30
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029e0:	f107 031c 	add.w	r3, r7, #28
 80029e4:	2200      	movs	r2, #0
 80029e6:	601a      	str	r2, [r3, #0]
 80029e8:	605a      	str	r2, [r3, #4]
 80029ea:	609a      	str	r2, [r3, #8]
 80029ec:	60da      	str	r2, [r3, #12]
 80029ee:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a33      	ldr	r2, [pc, #204]	@ (8002ac4 <HAL_I2C_MspInit+0xec>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d12d      	bne.n	8002a56 <HAL_I2C_MspInit+0x7e>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029fa:	2300      	movs	r3, #0
 80029fc:	61bb      	str	r3, [r7, #24]
 80029fe:	4b32      	ldr	r3, [pc, #200]	@ (8002ac8 <HAL_I2C_MspInit+0xf0>)
 8002a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a02:	4a31      	ldr	r2, [pc, #196]	@ (8002ac8 <HAL_I2C_MspInit+0xf0>)
 8002a04:	f043 0302 	orr.w	r3, r3, #2
 8002a08:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a0a:	4b2f      	ldr	r3, [pc, #188]	@ (8002ac8 <HAL_I2C_MspInit+0xf0>)
 8002a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a0e:	f003 0302 	and.w	r3, r3, #2
 8002a12:	61bb      	str	r3, [r7, #24]
 8002a14:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002a16:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002a1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a1c:	2312      	movs	r3, #18
 8002a1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a20:	2300      	movs	r3, #0
 8002a22:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a24:	2303      	movs	r3, #3
 8002a26:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002a28:	2304      	movs	r3, #4
 8002a2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a2c:	f107 031c 	add.w	r3, r7, #28
 8002a30:	4619      	mov	r1, r3
 8002a32:	4826      	ldr	r0, [pc, #152]	@ (8002acc <HAL_I2C_MspInit+0xf4>)
 8002a34:	f000 fc3e 	bl	80032b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002a38:	2300      	movs	r3, #0
 8002a3a:	617b      	str	r3, [r7, #20]
 8002a3c:	4b22      	ldr	r3, [pc, #136]	@ (8002ac8 <HAL_I2C_MspInit+0xf0>)
 8002a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a40:	4a21      	ldr	r2, [pc, #132]	@ (8002ac8 <HAL_I2C_MspInit+0xf0>)
 8002a42:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002a46:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a48:	4b1f      	ldr	r3, [pc, #124]	@ (8002ac8 <HAL_I2C_MspInit+0xf0>)
 8002a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a50:	617b      	str	r3, [r7, #20]
 8002a52:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002a54:	e031      	b.n	8002aba <HAL_I2C_MspInit+0xe2>
  else if(hi2c->Instance==I2C2)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a1d      	ldr	r2, [pc, #116]	@ (8002ad0 <HAL_I2C_MspInit+0xf8>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d12c      	bne.n	8002aba <HAL_I2C_MspInit+0xe2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a60:	2300      	movs	r3, #0
 8002a62:	613b      	str	r3, [r7, #16]
 8002a64:	4b18      	ldr	r3, [pc, #96]	@ (8002ac8 <HAL_I2C_MspInit+0xf0>)
 8002a66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a68:	4a17      	ldr	r2, [pc, #92]	@ (8002ac8 <HAL_I2C_MspInit+0xf0>)
 8002a6a:	f043 0302 	orr.w	r3, r3, #2
 8002a6e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a70:	4b15      	ldr	r3, [pc, #84]	@ (8002ac8 <HAL_I2C_MspInit+0xf0>)
 8002a72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a74:	f003 0302 	and.w	r3, r3, #2
 8002a78:	613b      	str	r3, [r7, #16]
 8002a7a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3;
 8002a7c:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 8002a80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a82:	2312      	movs	r3, #18
 8002a84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a86:	2300      	movs	r3, #0
 8002a88:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002a8e:	2304      	movs	r3, #4
 8002a90:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a92:	f107 031c 	add.w	r3, r7, #28
 8002a96:	4619      	mov	r1, r3
 8002a98:	480c      	ldr	r0, [pc, #48]	@ (8002acc <HAL_I2C_MspInit+0xf4>)
 8002a9a:	f000 fc0b 	bl	80032b4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	60fb      	str	r3, [r7, #12]
 8002aa2:	4b09      	ldr	r3, [pc, #36]	@ (8002ac8 <HAL_I2C_MspInit+0xf0>)
 8002aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa6:	4a08      	ldr	r2, [pc, #32]	@ (8002ac8 <HAL_I2C_MspInit+0xf0>)
 8002aa8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002aac:	6413      	str	r3, [r2, #64]	@ 0x40
 8002aae:	4b06      	ldr	r3, [pc, #24]	@ (8002ac8 <HAL_I2C_MspInit+0xf0>)
 8002ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ab2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ab6:	60fb      	str	r3, [r7, #12]
 8002ab8:	68fb      	ldr	r3, [r7, #12]
}
 8002aba:	bf00      	nop
 8002abc:	3730      	adds	r7, #48	@ 0x30
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	40005400 	.word	0x40005400
 8002ac8:	40023800 	.word	0x40023800
 8002acc:	40020400 	.word	0x40020400
 8002ad0:	40005800 	.word	0x40005800

08002ad4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b08a      	sub	sp, #40	@ 0x28
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002adc:	f107 0314 	add.w	r3, r7, #20
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	601a      	str	r2, [r3, #0]
 8002ae4:	605a      	str	r2, [r3, #4]
 8002ae6:	609a      	str	r2, [r3, #8]
 8002ae8:	60da      	str	r2, [r3, #12]
 8002aea:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a19      	ldr	r2, [pc, #100]	@ (8002b58 <HAL_SPI_MspInit+0x84>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d12b      	bne.n	8002b4e <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002af6:	2300      	movs	r3, #0
 8002af8:	613b      	str	r3, [r7, #16]
 8002afa:	4b18      	ldr	r3, [pc, #96]	@ (8002b5c <HAL_SPI_MspInit+0x88>)
 8002afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002afe:	4a17      	ldr	r2, [pc, #92]	@ (8002b5c <HAL_SPI_MspInit+0x88>)
 8002b00:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002b04:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b06:	4b15      	ldr	r3, [pc, #84]	@ (8002b5c <HAL_SPI_MspInit+0x88>)
 8002b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b0a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b0e:	613b      	str	r3, [r7, #16]
 8002b10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b12:	2300      	movs	r3, #0
 8002b14:	60fb      	str	r3, [r7, #12]
 8002b16:	4b11      	ldr	r3, [pc, #68]	@ (8002b5c <HAL_SPI_MspInit+0x88>)
 8002b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b1a:	4a10      	ldr	r2, [pc, #64]	@ (8002b5c <HAL_SPI_MspInit+0x88>)
 8002b1c:	f043 0301 	orr.w	r3, r3, #1
 8002b20:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b22:	4b0e      	ldr	r3, [pc, #56]	@ (8002b5c <HAL_SPI_MspInit+0x88>)
 8002b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b26:	f003 0301 	and.w	r3, r3, #1
 8002b2a:	60fb      	str	r3, [r7, #12]
 8002b2c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002b2e:	23e0      	movs	r3, #224	@ 0xe0
 8002b30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b32:	2302      	movs	r3, #2
 8002b34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b36:	2300      	movs	r3, #0
 8002b38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b3a:	2303      	movs	r3, #3
 8002b3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002b3e:	2305      	movs	r3, #5
 8002b40:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b42:	f107 0314 	add.w	r3, r7, #20
 8002b46:	4619      	mov	r1, r3
 8002b48:	4805      	ldr	r0, [pc, #20]	@ (8002b60 <HAL_SPI_MspInit+0x8c>)
 8002b4a:	f000 fbb3 	bl	80032b4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002b4e:	bf00      	nop
 8002b50:	3728      	adds	r7, #40	@ 0x28
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	40013000 	.word	0x40013000
 8002b5c:	40023800 	.word	0x40023800
 8002b60:	40020000 	.word	0x40020000

08002b64 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b085      	sub	sp, #20
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b74:	d10e      	bne.n	8002b94 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002b76:	2300      	movs	r3, #0
 8002b78:	60fb      	str	r3, [r7, #12]
 8002b7a:	4b13      	ldr	r3, [pc, #76]	@ (8002bc8 <HAL_TIM_PWM_MspInit+0x64>)
 8002b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b7e:	4a12      	ldr	r2, [pc, #72]	@ (8002bc8 <HAL_TIM_PWM_MspInit+0x64>)
 8002b80:	f043 0301 	orr.w	r3, r3, #1
 8002b84:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b86:	4b10      	ldr	r3, [pc, #64]	@ (8002bc8 <HAL_TIM_PWM_MspInit+0x64>)
 8002b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b8a:	f003 0301 	and.w	r3, r3, #1
 8002b8e:	60fb      	str	r3, [r7, #12]
 8002b90:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002b92:	e012      	b.n	8002bba <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM3)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a0c      	ldr	r2, [pc, #48]	@ (8002bcc <HAL_TIM_PWM_MspInit+0x68>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d10d      	bne.n	8002bba <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	60bb      	str	r3, [r7, #8]
 8002ba2:	4b09      	ldr	r3, [pc, #36]	@ (8002bc8 <HAL_TIM_PWM_MspInit+0x64>)
 8002ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ba6:	4a08      	ldr	r2, [pc, #32]	@ (8002bc8 <HAL_TIM_PWM_MspInit+0x64>)
 8002ba8:	f043 0302 	orr.w	r3, r3, #2
 8002bac:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bae:	4b06      	ldr	r3, [pc, #24]	@ (8002bc8 <HAL_TIM_PWM_MspInit+0x64>)
 8002bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb2:	f003 0302 	and.w	r3, r3, #2
 8002bb6:	60bb      	str	r3, [r7, #8]
 8002bb8:	68bb      	ldr	r3, [r7, #8]
}
 8002bba:	bf00      	nop
 8002bbc:	3714      	adds	r7, #20
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc4:	4770      	bx	lr
 8002bc6:	bf00      	nop
 8002bc8:	40023800 	.word	0x40023800
 8002bcc:	40000400 	.word	0x40000400

08002bd0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b08a      	sub	sp, #40	@ 0x28
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bd8:	f107 0314 	add.w	r3, r7, #20
 8002bdc:	2200      	movs	r2, #0
 8002bde:	601a      	str	r2, [r3, #0]
 8002be0:	605a      	str	r2, [r3, #4]
 8002be2:	609a      	str	r2, [r3, #8]
 8002be4:	60da      	str	r2, [r3, #12]
 8002be6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002bf0:	d11e      	bne.n	8002c30 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	613b      	str	r3, [r7, #16]
 8002bf6:	4b22      	ldr	r3, [pc, #136]	@ (8002c80 <HAL_TIM_MspPostInit+0xb0>)
 8002bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bfa:	4a21      	ldr	r2, [pc, #132]	@ (8002c80 <HAL_TIM_MspPostInit+0xb0>)
 8002bfc:	f043 0301 	orr.w	r3, r3, #1
 8002c00:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c02:	4b1f      	ldr	r3, [pc, #124]	@ (8002c80 <HAL_TIM_MspPostInit+0xb0>)
 8002c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c06:	f003 0301 	and.w	r3, r3, #1
 8002c0a:	613b      	str	r3, [r7, #16]
 8002c0c:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c12:	2302      	movs	r3, #2
 8002c14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c16:	2300      	movs	r3, #0
 8002c18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c22:	f107 0314 	add.w	r3, r7, #20
 8002c26:	4619      	mov	r1, r3
 8002c28:	4816      	ldr	r0, [pc, #88]	@ (8002c84 <HAL_TIM_MspPostInit+0xb4>)
 8002c2a:	f000 fb43 	bl	80032b4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002c2e:	e022      	b.n	8002c76 <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM3)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a14      	ldr	r2, [pc, #80]	@ (8002c88 <HAL_TIM_MspPostInit+0xb8>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d11d      	bne.n	8002c76 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	60fb      	str	r3, [r7, #12]
 8002c3e:	4b10      	ldr	r3, [pc, #64]	@ (8002c80 <HAL_TIM_MspPostInit+0xb0>)
 8002c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c42:	4a0f      	ldr	r2, [pc, #60]	@ (8002c80 <HAL_TIM_MspPostInit+0xb0>)
 8002c44:	f043 0304 	orr.w	r3, r3, #4
 8002c48:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c4a:	4b0d      	ldr	r3, [pc, #52]	@ (8002c80 <HAL_TIM_MspPostInit+0xb0>)
 8002c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c4e:	f003 0304 	and.w	r3, r3, #4
 8002c52:	60fb      	str	r3, [r7, #12]
 8002c54:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002c56:	2340      	movs	r3, #64	@ 0x40
 8002c58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c5a:	2302      	movs	r3, #2
 8002c5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c62:	2300      	movs	r3, #0
 8002c64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002c66:	2302      	movs	r3, #2
 8002c68:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c6a:	f107 0314 	add.w	r3, r7, #20
 8002c6e:	4619      	mov	r1, r3
 8002c70:	4806      	ldr	r0, [pc, #24]	@ (8002c8c <HAL_TIM_MspPostInit+0xbc>)
 8002c72:	f000 fb1f 	bl	80032b4 <HAL_GPIO_Init>
}
 8002c76:	bf00      	nop
 8002c78:	3728      	adds	r7, #40	@ 0x28
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	40023800 	.word	0x40023800
 8002c84:	40020000 	.word	0x40020000
 8002c88:	40000400 	.word	0x40000400
 8002c8c:	40020800 	.word	0x40020800

08002c90 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b08a      	sub	sp, #40	@ 0x28
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c98:	f107 0314 	add.w	r3, r7, #20
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	601a      	str	r2, [r3, #0]
 8002ca0:	605a      	str	r2, [r3, #4]
 8002ca2:	609a      	str	r2, [r3, #8]
 8002ca4:	60da      	str	r2, [r3, #12]
 8002ca6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a19      	ldr	r2, [pc, #100]	@ (8002d14 <HAL_UART_MspInit+0x84>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d12b      	bne.n	8002d0a <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	613b      	str	r3, [r7, #16]
 8002cb6:	4b18      	ldr	r3, [pc, #96]	@ (8002d18 <HAL_UART_MspInit+0x88>)
 8002cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cba:	4a17      	ldr	r2, [pc, #92]	@ (8002d18 <HAL_UART_MspInit+0x88>)
 8002cbc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cc2:	4b15      	ldr	r3, [pc, #84]	@ (8002d18 <HAL_UART_MspInit+0x88>)
 8002cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cca:	613b      	str	r3, [r7, #16]
 8002ccc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cce:	2300      	movs	r3, #0
 8002cd0:	60fb      	str	r3, [r7, #12]
 8002cd2:	4b11      	ldr	r3, [pc, #68]	@ (8002d18 <HAL_UART_MspInit+0x88>)
 8002cd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cd6:	4a10      	ldr	r2, [pc, #64]	@ (8002d18 <HAL_UART_MspInit+0x88>)
 8002cd8:	f043 0301 	orr.w	r3, r3, #1
 8002cdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cde:	4b0e      	ldr	r3, [pc, #56]	@ (8002d18 <HAL_UART_MspInit+0x88>)
 8002ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ce2:	f003 0301 	and.w	r3, r3, #1
 8002ce6:	60fb      	str	r3, [r7, #12]
 8002ce8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002cea:	230c      	movs	r3, #12
 8002cec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cee:	2302      	movs	r3, #2
 8002cf0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002cfa:	2307      	movs	r3, #7
 8002cfc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cfe:	f107 0314 	add.w	r3, r7, #20
 8002d02:	4619      	mov	r1, r3
 8002d04:	4805      	ldr	r0, [pc, #20]	@ (8002d1c <HAL_UART_MspInit+0x8c>)
 8002d06:	f000 fad5 	bl	80032b4 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002d0a:	bf00      	nop
 8002d0c:	3728      	adds	r7, #40	@ 0x28
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	bf00      	nop
 8002d14:	40004400 	.word	0x40004400
 8002d18:	40023800 	.word	0x40023800
 8002d1c:	40020000 	.word	0x40020000

08002d20 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b08c      	sub	sp, #48	@ 0x30
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002d30:	2300      	movs	r3, #0
 8002d32:	60bb      	str	r3, [r7, #8]
 8002d34:	4b2f      	ldr	r3, [pc, #188]	@ (8002df4 <HAL_InitTick+0xd4>)
 8002d36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d38:	4a2e      	ldr	r2, [pc, #184]	@ (8002df4 <HAL_InitTick+0xd4>)
 8002d3a:	f043 0301 	orr.w	r3, r3, #1
 8002d3e:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d40:	4b2c      	ldr	r3, [pc, #176]	@ (8002df4 <HAL_InitTick+0xd4>)
 8002d42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d44:	f003 0301 	and.w	r3, r3, #1
 8002d48:	60bb      	str	r3, [r7, #8]
 8002d4a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002d4c:	f107 020c 	add.w	r2, r7, #12
 8002d50:	f107 0310 	add.w	r3, r7, #16
 8002d54:	4611      	mov	r1, r2
 8002d56:	4618      	mov	r0, r3
 8002d58:	f001 fdce 	bl	80048f8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002d5c:	f001 fdb8 	bl	80048d0 <HAL_RCC_GetPCLK2Freq>
 8002d60:	4603      	mov	r3, r0
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002d66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d68:	4a23      	ldr	r2, [pc, #140]	@ (8002df8 <HAL_InitTick+0xd8>)
 8002d6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d6e:	0c9b      	lsrs	r3, r3, #18
 8002d70:	3b01      	subs	r3, #1
 8002d72:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002d74:	4b21      	ldr	r3, [pc, #132]	@ (8002dfc <HAL_InitTick+0xdc>)
 8002d76:	4a22      	ldr	r2, [pc, #136]	@ (8002e00 <HAL_InitTick+0xe0>)
 8002d78:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002d7a:	4b20      	ldr	r3, [pc, #128]	@ (8002dfc <HAL_InitTick+0xdc>)
 8002d7c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002d80:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002d82:	4a1e      	ldr	r2, [pc, #120]	@ (8002dfc <HAL_InitTick+0xdc>)
 8002d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d86:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002d88:	4b1c      	ldr	r3, [pc, #112]	@ (8002dfc <HAL_InitTick+0xdc>)
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d8e:	4b1b      	ldr	r3, [pc, #108]	@ (8002dfc <HAL_InitTick+0xdc>)
 8002d90:	2200      	movs	r2, #0
 8002d92:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d94:	4b19      	ldr	r3, [pc, #100]	@ (8002dfc <HAL_InitTick+0xdc>)
 8002d96:	2200      	movs	r2, #0
 8002d98:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8002d9a:	4818      	ldr	r0, [pc, #96]	@ (8002dfc <HAL_InitTick+0xdc>)
 8002d9c:	f002 fb35 	bl	800540a <HAL_TIM_Base_Init>
 8002da0:	4603      	mov	r3, r0
 8002da2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002da6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d11b      	bne.n	8002de6 <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002dae:	4813      	ldr	r0, [pc, #76]	@ (8002dfc <HAL_InitTick+0xdc>)
 8002db0:	f002 fb84 	bl	80054bc <HAL_TIM_Base_Start_IT>
 8002db4:	4603      	mov	r3, r0
 8002db6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002dba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d111      	bne.n	8002de6 <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002dc2:	2019      	movs	r0, #25
 8002dc4:	f000 fa68 	bl	8003298 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2b0f      	cmp	r3, #15
 8002dcc:	d808      	bhi.n	8002de0 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8002dce:	2200      	movs	r2, #0
 8002dd0:	6879      	ldr	r1, [r7, #4]
 8002dd2:	2019      	movs	r0, #25
 8002dd4:	f000 fa44 	bl	8003260 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002dd8:	4a0a      	ldr	r2, [pc, #40]	@ (8002e04 <HAL_InitTick+0xe4>)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6013      	str	r3, [r2, #0]
 8002dde:	e002      	b.n	8002de6 <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002de6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3730      	adds	r7, #48	@ 0x30
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	40023800 	.word	0x40023800
 8002df8:	431bde83 	.word	0x431bde83
 8002dfc:	20000300 	.word	0x20000300
 8002e00:	40010000 	.word	0x40010000
 8002e04:	2000000c 	.word	0x2000000c

08002e08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002e0c:	bf00      	nop
 8002e0e:	e7fd      	b.n	8002e0c <NMI_Handler+0x4>

08002e10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e10:	b480      	push	{r7}
 8002e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e14:	bf00      	nop
 8002e16:	e7fd      	b.n	8002e14 <HardFault_Handler+0x4>

08002e18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e1c:	bf00      	nop
 8002e1e:	e7fd      	b.n	8002e1c <MemManage_Handler+0x4>

08002e20 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e20:	b480      	push	{r7}
 8002e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e24:	bf00      	nop
 8002e26:	e7fd      	b.n	8002e24 <BusFault_Handler+0x4>

08002e28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e2c:	bf00      	nop
 8002e2e:	e7fd      	b.n	8002e2c <UsageFault_Handler+0x4>

08002e30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e30:	b480      	push	{r7}
 8002e32:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e34:	bf00      	nop
 8002e36:	46bd      	mov	sp, r7
 8002e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3c:	4770      	bx	lr

08002e3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e3e:	b480      	push	{r7}
 8002e40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e42:	bf00      	nop
 8002e44:	46bd      	mov	sp, r7
 8002e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4a:	4770      	bx	lr

08002e4c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e50:	bf00      	nop
 8002e52:	46bd      	mov	sp, r7
 8002e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e58:	4770      	bx	lr

08002e5a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e5a:	b580      	push	{r7, lr}
 8002e5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e5e:	f000 f903 	bl	8003068 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e62:	bf00      	nop
 8002e64:	bd80      	pop	{r7, pc}

08002e66 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002e66:	b580      	push	{r7, lr}
 8002e68:	b086      	sub	sp, #24
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	60f8      	str	r0, [r7, #12]
 8002e6e:	60b9      	str	r1, [r7, #8]
 8002e70:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e72:	2300      	movs	r3, #0
 8002e74:	617b      	str	r3, [r7, #20]
 8002e76:	e00a      	b.n	8002e8e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002e78:	f3af 8000 	nop.w
 8002e7c:	4601      	mov	r1, r0
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	1c5a      	adds	r2, r3, #1
 8002e82:	60ba      	str	r2, [r7, #8]
 8002e84:	b2ca      	uxtb	r2, r1
 8002e86:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	3301      	adds	r3, #1
 8002e8c:	617b      	str	r3, [r7, #20]
 8002e8e:	697a      	ldr	r2, [r7, #20]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	429a      	cmp	r2, r3
 8002e94:	dbf0      	blt.n	8002e78 <_read+0x12>
  }

  return len;
 8002e96:	687b      	ldr	r3, [r7, #4]
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	3718      	adds	r7, #24
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}

08002ea0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b086      	sub	sp, #24
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	60f8      	str	r0, [r7, #12]
 8002ea8:	60b9      	str	r1, [r7, #8]
 8002eaa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002eac:	2300      	movs	r3, #0
 8002eae:	617b      	str	r3, [r7, #20]
 8002eb0:	e009      	b.n	8002ec6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	1c5a      	adds	r2, r3, #1
 8002eb6:	60ba      	str	r2, [r7, #8]
 8002eb8:	781b      	ldrb	r3, [r3, #0]
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	3301      	adds	r3, #1
 8002ec4:	617b      	str	r3, [r7, #20]
 8002ec6:	697a      	ldr	r2, [r7, #20]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	dbf1      	blt.n	8002eb2 <_write+0x12>
  }
  return len;
 8002ece:	687b      	ldr	r3, [r7, #4]
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3718      	adds	r7, #24
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}

08002ed8 <_close>:

int _close(int file)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002ee0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	370c      	adds	r7, #12
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr

08002ef0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b083      	sub	sp, #12
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
 8002ef8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002f00:	605a      	str	r2, [r3, #4]
  return 0;
 8002f02:	2300      	movs	r3, #0
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	370c      	adds	r7, #12
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr

08002f10 <_isatty>:

int _isatty(int file)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b083      	sub	sp, #12
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002f18:	2301      	movs	r3, #1
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	370c      	adds	r7, #12
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f24:	4770      	bx	lr

08002f26 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002f26:	b480      	push	{r7}
 8002f28:	b085      	sub	sp, #20
 8002f2a:	af00      	add	r7, sp, #0
 8002f2c:	60f8      	str	r0, [r7, #12]
 8002f2e:	60b9      	str	r1, [r7, #8]
 8002f30:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002f32:	2300      	movs	r3, #0
}
 8002f34:	4618      	mov	r0, r3
 8002f36:	3714      	adds	r7, #20
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3e:	4770      	bx	lr

08002f40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b086      	sub	sp, #24
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f48:	4a14      	ldr	r2, [pc, #80]	@ (8002f9c <_sbrk+0x5c>)
 8002f4a:	4b15      	ldr	r3, [pc, #84]	@ (8002fa0 <_sbrk+0x60>)
 8002f4c:	1ad3      	subs	r3, r2, r3
 8002f4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f54:	4b13      	ldr	r3, [pc, #76]	@ (8002fa4 <_sbrk+0x64>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d102      	bne.n	8002f62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f5c:	4b11      	ldr	r3, [pc, #68]	@ (8002fa4 <_sbrk+0x64>)
 8002f5e:	4a12      	ldr	r2, [pc, #72]	@ (8002fa8 <_sbrk+0x68>)
 8002f60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f62:	4b10      	ldr	r3, [pc, #64]	@ (8002fa4 <_sbrk+0x64>)
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	4413      	add	r3, r2
 8002f6a:	693a      	ldr	r2, [r7, #16]
 8002f6c:	429a      	cmp	r2, r3
 8002f6e:	d207      	bcs.n	8002f80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f70:	f003 fc14 	bl	800679c <__errno>
 8002f74:	4603      	mov	r3, r0
 8002f76:	220c      	movs	r2, #12
 8002f78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f7a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002f7e:	e009      	b.n	8002f94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f80:	4b08      	ldr	r3, [pc, #32]	@ (8002fa4 <_sbrk+0x64>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f86:	4b07      	ldr	r3, [pc, #28]	@ (8002fa4 <_sbrk+0x64>)
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	4413      	add	r3, r2
 8002f8e:	4a05      	ldr	r2, [pc, #20]	@ (8002fa4 <_sbrk+0x64>)
 8002f90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f92:	68fb      	ldr	r3, [r7, #12]
}
 8002f94:	4618      	mov	r0, r3
 8002f96:	3718      	adds	r7, #24
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	20020000 	.word	0x20020000
 8002fa0:	00000400 	.word	0x00000400
 8002fa4:	20000348 	.word	0x20000348
 8002fa8:	200004a0 	.word	0x200004a0

08002fac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002fac:	b480      	push	{r7}
 8002fae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002fb0:	4b06      	ldr	r3, [pc, #24]	@ (8002fcc <SystemInit+0x20>)
 8002fb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fb6:	4a05      	ldr	r2, [pc, #20]	@ (8002fcc <SystemInit+0x20>)
 8002fb8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002fbc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002fc0:	bf00      	nop
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc8:	4770      	bx	lr
 8002fca:	bf00      	nop
 8002fcc:	e000ed00 	.word	0xe000ed00

08002fd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002fd0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003008 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002fd4:	480d      	ldr	r0, [pc, #52]	@ (800300c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002fd6:	490e      	ldr	r1, [pc, #56]	@ (8003010 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002fd8:	4a0e      	ldr	r2, [pc, #56]	@ (8003014 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002fda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002fdc:	e002      	b.n	8002fe4 <LoopCopyDataInit>

08002fde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002fde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002fe0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002fe2:	3304      	adds	r3, #4

08002fe4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002fe4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002fe6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002fe8:	d3f9      	bcc.n	8002fde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002fea:	4a0b      	ldr	r2, [pc, #44]	@ (8003018 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002fec:	4c0b      	ldr	r4, [pc, #44]	@ (800301c <LoopFillZerobss+0x26>)
  movs r3, #0
 8002fee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ff0:	e001      	b.n	8002ff6 <LoopFillZerobss>

08002ff2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ff2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ff4:	3204      	adds	r2, #4

08002ff6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ff6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ff8:	d3fb      	bcc.n	8002ff2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002ffa:	f7ff ffd7 	bl	8002fac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002ffe:	f003 fbd3 	bl	80067a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003002:	f7fe fee7 	bl	8001dd4 <main>
  bx  lr    
 8003006:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003008:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800300c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003010:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8003014:	080085b0 	.word	0x080085b0
  ldr r2, =_sbss
 8003018:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800301c:	2000049c 	.word	0x2000049c

08003020 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003020:	e7fe      	b.n	8003020 <ADC_IRQHandler>
	...

08003024 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003028:	4b0e      	ldr	r3, [pc, #56]	@ (8003064 <HAL_Init+0x40>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a0d      	ldr	r2, [pc, #52]	@ (8003064 <HAL_Init+0x40>)
 800302e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003032:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003034:	4b0b      	ldr	r3, [pc, #44]	@ (8003064 <HAL_Init+0x40>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a0a      	ldr	r2, [pc, #40]	@ (8003064 <HAL_Init+0x40>)
 800303a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800303e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003040:	4b08      	ldr	r3, [pc, #32]	@ (8003064 <HAL_Init+0x40>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a07      	ldr	r2, [pc, #28]	@ (8003064 <HAL_Init+0x40>)
 8003046:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800304a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800304c:	2003      	movs	r0, #3
 800304e:	f000 f8fc 	bl	800324a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003052:	200f      	movs	r0, #15
 8003054:	f7ff fe64 	bl	8002d20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003058:	f7ff fc96 	bl	8002988 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800305c:	2300      	movs	r3, #0
}
 800305e:	4618      	mov	r0, r3
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	40023c00 	.word	0x40023c00

08003068 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003068:	b480      	push	{r7}
 800306a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800306c:	4b06      	ldr	r3, [pc, #24]	@ (8003088 <HAL_IncTick+0x20>)
 800306e:	781b      	ldrb	r3, [r3, #0]
 8003070:	461a      	mov	r2, r3
 8003072:	4b06      	ldr	r3, [pc, #24]	@ (800308c <HAL_IncTick+0x24>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4413      	add	r3, r2
 8003078:	4a04      	ldr	r2, [pc, #16]	@ (800308c <HAL_IncTick+0x24>)
 800307a:	6013      	str	r3, [r2, #0]
}
 800307c:	bf00      	nop
 800307e:	46bd      	mov	sp, r7
 8003080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003084:	4770      	bx	lr
 8003086:	bf00      	nop
 8003088:	20000010 	.word	0x20000010
 800308c:	2000034c 	.word	0x2000034c

08003090 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003090:	b480      	push	{r7}
 8003092:	af00      	add	r7, sp, #0
  return uwTick;
 8003094:	4b03      	ldr	r3, [pc, #12]	@ (80030a4 <HAL_GetTick+0x14>)
 8003096:	681b      	ldr	r3, [r3, #0]
}
 8003098:	4618      	mov	r0, r3
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr
 80030a2:	bf00      	nop
 80030a4:	2000034c 	.word	0x2000034c

080030a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b084      	sub	sp, #16
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80030b0:	f7ff ffee 	bl	8003090 <HAL_GetTick>
 80030b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80030c0:	d005      	beq.n	80030ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80030c2:	4b0a      	ldr	r3, [pc, #40]	@ (80030ec <HAL_Delay+0x44>)
 80030c4:	781b      	ldrb	r3, [r3, #0]
 80030c6:	461a      	mov	r2, r3
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	4413      	add	r3, r2
 80030cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80030ce:	bf00      	nop
 80030d0:	f7ff ffde 	bl	8003090 <HAL_GetTick>
 80030d4:	4602      	mov	r2, r0
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	1ad3      	subs	r3, r2, r3
 80030da:	68fa      	ldr	r2, [r7, #12]
 80030dc:	429a      	cmp	r2, r3
 80030de:	d8f7      	bhi.n	80030d0 <HAL_Delay+0x28>
  {
  }
}
 80030e0:	bf00      	nop
 80030e2:	bf00      	nop
 80030e4:	3710      	adds	r7, #16
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}
 80030ea:	bf00      	nop
 80030ec:	20000010 	.word	0x20000010

080030f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b085      	sub	sp, #20
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	f003 0307 	and.w	r3, r3, #7
 80030fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003100:	4b0c      	ldr	r3, [pc, #48]	@ (8003134 <__NVIC_SetPriorityGrouping+0x44>)
 8003102:	68db      	ldr	r3, [r3, #12]
 8003104:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003106:	68ba      	ldr	r2, [r7, #8]
 8003108:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800310c:	4013      	ands	r3, r2
 800310e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003118:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800311c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003120:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003122:	4a04      	ldr	r2, [pc, #16]	@ (8003134 <__NVIC_SetPriorityGrouping+0x44>)
 8003124:	68bb      	ldr	r3, [r7, #8]
 8003126:	60d3      	str	r3, [r2, #12]
}
 8003128:	bf00      	nop
 800312a:	3714      	adds	r7, #20
 800312c:	46bd      	mov	sp, r7
 800312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003132:	4770      	bx	lr
 8003134:	e000ed00 	.word	0xe000ed00

08003138 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003138:	b480      	push	{r7}
 800313a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800313c:	4b04      	ldr	r3, [pc, #16]	@ (8003150 <__NVIC_GetPriorityGrouping+0x18>)
 800313e:	68db      	ldr	r3, [r3, #12]
 8003140:	0a1b      	lsrs	r3, r3, #8
 8003142:	f003 0307 	and.w	r3, r3, #7
}
 8003146:	4618      	mov	r0, r3
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr
 8003150:	e000ed00 	.word	0xe000ed00

08003154 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003154:	b480      	push	{r7}
 8003156:	b083      	sub	sp, #12
 8003158:	af00      	add	r7, sp, #0
 800315a:	4603      	mov	r3, r0
 800315c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800315e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003162:	2b00      	cmp	r3, #0
 8003164:	db0b      	blt.n	800317e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003166:	79fb      	ldrb	r3, [r7, #7]
 8003168:	f003 021f 	and.w	r2, r3, #31
 800316c:	4907      	ldr	r1, [pc, #28]	@ (800318c <__NVIC_EnableIRQ+0x38>)
 800316e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003172:	095b      	lsrs	r3, r3, #5
 8003174:	2001      	movs	r0, #1
 8003176:	fa00 f202 	lsl.w	r2, r0, r2
 800317a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800317e:	bf00      	nop
 8003180:	370c      	adds	r7, #12
 8003182:	46bd      	mov	sp, r7
 8003184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003188:	4770      	bx	lr
 800318a:	bf00      	nop
 800318c:	e000e100 	.word	0xe000e100

08003190 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003190:	b480      	push	{r7}
 8003192:	b083      	sub	sp, #12
 8003194:	af00      	add	r7, sp, #0
 8003196:	4603      	mov	r3, r0
 8003198:	6039      	str	r1, [r7, #0]
 800319a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800319c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	db0a      	blt.n	80031ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	b2da      	uxtb	r2, r3
 80031a8:	490c      	ldr	r1, [pc, #48]	@ (80031dc <__NVIC_SetPriority+0x4c>)
 80031aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031ae:	0112      	lsls	r2, r2, #4
 80031b0:	b2d2      	uxtb	r2, r2
 80031b2:	440b      	add	r3, r1
 80031b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031b8:	e00a      	b.n	80031d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	b2da      	uxtb	r2, r3
 80031be:	4908      	ldr	r1, [pc, #32]	@ (80031e0 <__NVIC_SetPriority+0x50>)
 80031c0:	79fb      	ldrb	r3, [r7, #7]
 80031c2:	f003 030f 	and.w	r3, r3, #15
 80031c6:	3b04      	subs	r3, #4
 80031c8:	0112      	lsls	r2, r2, #4
 80031ca:	b2d2      	uxtb	r2, r2
 80031cc:	440b      	add	r3, r1
 80031ce:	761a      	strb	r2, [r3, #24]
}
 80031d0:	bf00      	nop
 80031d2:	370c      	adds	r7, #12
 80031d4:	46bd      	mov	sp, r7
 80031d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031da:	4770      	bx	lr
 80031dc:	e000e100 	.word	0xe000e100
 80031e0:	e000ed00 	.word	0xe000ed00

080031e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b089      	sub	sp, #36	@ 0x24
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	60f8      	str	r0, [r7, #12]
 80031ec:	60b9      	str	r1, [r7, #8]
 80031ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	f003 0307 	and.w	r3, r3, #7
 80031f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031f8:	69fb      	ldr	r3, [r7, #28]
 80031fa:	f1c3 0307 	rsb	r3, r3, #7
 80031fe:	2b04      	cmp	r3, #4
 8003200:	bf28      	it	cs
 8003202:	2304      	movcs	r3, #4
 8003204:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003206:	69fb      	ldr	r3, [r7, #28]
 8003208:	3304      	adds	r3, #4
 800320a:	2b06      	cmp	r3, #6
 800320c:	d902      	bls.n	8003214 <NVIC_EncodePriority+0x30>
 800320e:	69fb      	ldr	r3, [r7, #28]
 8003210:	3b03      	subs	r3, #3
 8003212:	e000      	b.n	8003216 <NVIC_EncodePriority+0x32>
 8003214:	2300      	movs	r3, #0
 8003216:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003218:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800321c:	69bb      	ldr	r3, [r7, #24]
 800321e:	fa02 f303 	lsl.w	r3, r2, r3
 8003222:	43da      	mvns	r2, r3
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	401a      	ands	r2, r3
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800322c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	fa01 f303 	lsl.w	r3, r1, r3
 8003236:	43d9      	mvns	r1, r3
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800323c:	4313      	orrs	r3, r2
         );
}
 800323e:	4618      	mov	r0, r3
 8003240:	3724      	adds	r7, #36	@ 0x24
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr

0800324a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800324a:	b580      	push	{r7, lr}
 800324c:	b082      	sub	sp, #8
 800324e:	af00      	add	r7, sp, #0
 8003250:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	f7ff ff4c 	bl	80030f0 <__NVIC_SetPriorityGrouping>
}
 8003258:	bf00      	nop
 800325a:	3708      	adds	r7, #8
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}

08003260 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003260:	b580      	push	{r7, lr}
 8003262:	b086      	sub	sp, #24
 8003264:	af00      	add	r7, sp, #0
 8003266:	4603      	mov	r3, r0
 8003268:	60b9      	str	r1, [r7, #8]
 800326a:	607a      	str	r2, [r7, #4]
 800326c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800326e:	2300      	movs	r3, #0
 8003270:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003272:	f7ff ff61 	bl	8003138 <__NVIC_GetPriorityGrouping>
 8003276:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003278:	687a      	ldr	r2, [r7, #4]
 800327a:	68b9      	ldr	r1, [r7, #8]
 800327c:	6978      	ldr	r0, [r7, #20]
 800327e:	f7ff ffb1 	bl	80031e4 <NVIC_EncodePriority>
 8003282:	4602      	mov	r2, r0
 8003284:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003288:	4611      	mov	r1, r2
 800328a:	4618      	mov	r0, r3
 800328c:	f7ff ff80 	bl	8003190 <__NVIC_SetPriority>
}
 8003290:	bf00      	nop
 8003292:	3718      	adds	r7, #24
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}

08003298 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b082      	sub	sp, #8
 800329c:	af00      	add	r7, sp, #0
 800329e:	4603      	mov	r3, r0
 80032a0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032a6:	4618      	mov	r0, r3
 80032a8:	f7ff ff54 	bl	8003154 <__NVIC_EnableIRQ>
}
 80032ac:	bf00      	nop
 80032ae:	3708      	adds	r7, #8
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd80      	pop	{r7, pc}

080032b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b089      	sub	sp, #36	@ 0x24
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
 80032bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80032be:	2300      	movs	r3, #0
 80032c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80032c2:	2300      	movs	r3, #0
 80032c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80032c6:	2300      	movs	r3, #0
 80032c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032ca:	2300      	movs	r3, #0
 80032cc:	61fb      	str	r3, [r7, #28]
 80032ce:	e165      	b.n	800359c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80032d0:	2201      	movs	r2, #1
 80032d2:	69fb      	ldr	r3, [r7, #28]
 80032d4:	fa02 f303 	lsl.w	r3, r2, r3
 80032d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	697a      	ldr	r2, [r7, #20]
 80032e0:	4013      	ands	r3, r2
 80032e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80032e4:	693a      	ldr	r2, [r7, #16]
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	f040 8154 	bne.w	8003596 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	f003 0303 	and.w	r3, r3, #3
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d005      	beq.n	8003306 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003302:	2b02      	cmp	r3, #2
 8003304:	d130      	bne.n	8003368 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800330c:	69fb      	ldr	r3, [r7, #28]
 800330e:	005b      	lsls	r3, r3, #1
 8003310:	2203      	movs	r2, #3
 8003312:	fa02 f303 	lsl.w	r3, r2, r3
 8003316:	43db      	mvns	r3, r3
 8003318:	69ba      	ldr	r2, [r7, #24]
 800331a:	4013      	ands	r3, r2
 800331c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	68da      	ldr	r2, [r3, #12]
 8003322:	69fb      	ldr	r3, [r7, #28]
 8003324:	005b      	lsls	r3, r3, #1
 8003326:	fa02 f303 	lsl.w	r3, r2, r3
 800332a:	69ba      	ldr	r2, [r7, #24]
 800332c:	4313      	orrs	r3, r2
 800332e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	69ba      	ldr	r2, [r7, #24]
 8003334:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800333c:	2201      	movs	r2, #1
 800333e:	69fb      	ldr	r3, [r7, #28]
 8003340:	fa02 f303 	lsl.w	r3, r2, r3
 8003344:	43db      	mvns	r3, r3
 8003346:	69ba      	ldr	r2, [r7, #24]
 8003348:	4013      	ands	r3, r2
 800334a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	091b      	lsrs	r3, r3, #4
 8003352:	f003 0201 	and.w	r2, r3, #1
 8003356:	69fb      	ldr	r3, [r7, #28]
 8003358:	fa02 f303 	lsl.w	r3, r2, r3
 800335c:	69ba      	ldr	r2, [r7, #24]
 800335e:	4313      	orrs	r3, r2
 8003360:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	69ba      	ldr	r2, [r7, #24]
 8003366:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	f003 0303 	and.w	r3, r3, #3
 8003370:	2b03      	cmp	r3, #3
 8003372:	d017      	beq.n	80033a4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	68db      	ldr	r3, [r3, #12]
 8003378:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	005b      	lsls	r3, r3, #1
 800337e:	2203      	movs	r2, #3
 8003380:	fa02 f303 	lsl.w	r3, r2, r3
 8003384:	43db      	mvns	r3, r3
 8003386:	69ba      	ldr	r2, [r7, #24]
 8003388:	4013      	ands	r3, r2
 800338a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	689a      	ldr	r2, [r3, #8]
 8003390:	69fb      	ldr	r3, [r7, #28]
 8003392:	005b      	lsls	r3, r3, #1
 8003394:	fa02 f303 	lsl.w	r3, r2, r3
 8003398:	69ba      	ldr	r2, [r7, #24]
 800339a:	4313      	orrs	r3, r2
 800339c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	69ba      	ldr	r2, [r7, #24]
 80033a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	f003 0303 	and.w	r3, r3, #3
 80033ac:	2b02      	cmp	r3, #2
 80033ae:	d123      	bne.n	80033f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80033b0:	69fb      	ldr	r3, [r7, #28]
 80033b2:	08da      	lsrs	r2, r3, #3
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	3208      	adds	r2, #8
 80033b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	f003 0307 	and.w	r3, r3, #7
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	220f      	movs	r2, #15
 80033c8:	fa02 f303 	lsl.w	r3, r2, r3
 80033cc:	43db      	mvns	r3, r3
 80033ce:	69ba      	ldr	r2, [r7, #24]
 80033d0:	4013      	ands	r3, r2
 80033d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	691a      	ldr	r2, [r3, #16]
 80033d8:	69fb      	ldr	r3, [r7, #28]
 80033da:	f003 0307 	and.w	r3, r3, #7
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	fa02 f303 	lsl.w	r3, r2, r3
 80033e4:	69ba      	ldr	r2, [r7, #24]
 80033e6:	4313      	orrs	r3, r2
 80033e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80033ea:	69fb      	ldr	r3, [r7, #28]
 80033ec:	08da      	lsrs	r2, r3, #3
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	3208      	adds	r2, #8
 80033f2:	69b9      	ldr	r1, [r7, #24]
 80033f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80033fe:	69fb      	ldr	r3, [r7, #28]
 8003400:	005b      	lsls	r3, r3, #1
 8003402:	2203      	movs	r2, #3
 8003404:	fa02 f303 	lsl.w	r3, r2, r3
 8003408:	43db      	mvns	r3, r3
 800340a:	69ba      	ldr	r2, [r7, #24]
 800340c:	4013      	ands	r3, r2
 800340e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	f003 0203 	and.w	r2, r3, #3
 8003418:	69fb      	ldr	r3, [r7, #28]
 800341a:	005b      	lsls	r3, r3, #1
 800341c:	fa02 f303 	lsl.w	r3, r2, r3
 8003420:	69ba      	ldr	r2, [r7, #24]
 8003422:	4313      	orrs	r3, r2
 8003424:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	69ba      	ldr	r2, [r7, #24]
 800342a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003434:	2b00      	cmp	r3, #0
 8003436:	f000 80ae 	beq.w	8003596 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800343a:	2300      	movs	r3, #0
 800343c:	60fb      	str	r3, [r7, #12]
 800343e:	4b5d      	ldr	r3, [pc, #372]	@ (80035b4 <HAL_GPIO_Init+0x300>)
 8003440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003442:	4a5c      	ldr	r2, [pc, #368]	@ (80035b4 <HAL_GPIO_Init+0x300>)
 8003444:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003448:	6453      	str	r3, [r2, #68]	@ 0x44
 800344a:	4b5a      	ldr	r3, [pc, #360]	@ (80035b4 <HAL_GPIO_Init+0x300>)
 800344c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800344e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003452:	60fb      	str	r3, [r7, #12]
 8003454:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003456:	4a58      	ldr	r2, [pc, #352]	@ (80035b8 <HAL_GPIO_Init+0x304>)
 8003458:	69fb      	ldr	r3, [r7, #28]
 800345a:	089b      	lsrs	r3, r3, #2
 800345c:	3302      	adds	r3, #2
 800345e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003462:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003464:	69fb      	ldr	r3, [r7, #28]
 8003466:	f003 0303 	and.w	r3, r3, #3
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	220f      	movs	r2, #15
 800346e:	fa02 f303 	lsl.w	r3, r2, r3
 8003472:	43db      	mvns	r3, r3
 8003474:	69ba      	ldr	r2, [r7, #24]
 8003476:	4013      	ands	r3, r2
 8003478:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	4a4f      	ldr	r2, [pc, #316]	@ (80035bc <HAL_GPIO_Init+0x308>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d025      	beq.n	80034ce <HAL_GPIO_Init+0x21a>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	4a4e      	ldr	r2, [pc, #312]	@ (80035c0 <HAL_GPIO_Init+0x30c>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d01f      	beq.n	80034ca <HAL_GPIO_Init+0x216>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	4a4d      	ldr	r2, [pc, #308]	@ (80035c4 <HAL_GPIO_Init+0x310>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d019      	beq.n	80034c6 <HAL_GPIO_Init+0x212>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	4a4c      	ldr	r2, [pc, #304]	@ (80035c8 <HAL_GPIO_Init+0x314>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d013      	beq.n	80034c2 <HAL_GPIO_Init+0x20e>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	4a4b      	ldr	r2, [pc, #300]	@ (80035cc <HAL_GPIO_Init+0x318>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d00d      	beq.n	80034be <HAL_GPIO_Init+0x20a>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	4a4a      	ldr	r2, [pc, #296]	@ (80035d0 <HAL_GPIO_Init+0x31c>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d007      	beq.n	80034ba <HAL_GPIO_Init+0x206>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	4a49      	ldr	r2, [pc, #292]	@ (80035d4 <HAL_GPIO_Init+0x320>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d101      	bne.n	80034b6 <HAL_GPIO_Init+0x202>
 80034b2:	2306      	movs	r3, #6
 80034b4:	e00c      	b.n	80034d0 <HAL_GPIO_Init+0x21c>
 80034b6:	2307      	movs	r3, #7
 80034b8:	e00a      	b.n	80034d0 <HAL_GPIO_Init+0x21c>
 80034ba:	2305      	movs	r3, #5
 80034bc:	e008      	b.n	80034d0 <HAL_GPIO_Init+0x21c>
 80034be:	2304      	movs	r3, #4
 80034c0:	e006      	b.n	80034d0 <HAL_GPIO_Init+0x21c>
 80034c2:	2303      	movs	r3, #3
 80034c4:	e004      	b.n	80034d0 <HAL_GPIO_Init+0x21c>
 80034c6:	2302      	movs	r3, #2
 80034c8:	e002      	b.n	80034d0 <HAL_GPIO_Init+0x21c>
 80034ca:	2301      	movs	r3, #1
 80034cc:	e000      	b.n	80034d0 <HAL_GPIO_Init+0x21c>
 80034ce:	2300      	movs	r3, #0
 80034d0:	69fa      	ldr	r2, [r7, #28]
 80034d2:	f002 0203 	and.w	r2, r2, #3
 80034d6:	0092      	lsls	r2, r2, #2
 80034d8:	4093      	lsls	r3, r2
 80034da:	69ba      	ldr	r2, [r7, #24]
 80034dc:	4313      	orrs	r3, r2
 80034de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80034e0:	4935      	ldr	r1, [pc, #212]	@ (80035b8 <HAL_GPIO_Init+0x304>)
 80034e2:	69fb      	ldr	r3, [r7, #28]
 80034e4:	089b      	lsrs	r3, r3, #2
 80034e6:	3302      	adds	r3, #2
 80034e8:	69ba      	ldr	r2, [r7, #24]
 80034ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034ee:	4b3a      	ldr	r3, [pc, #232]	@ (80035d8 <HAL_GPIO_Init+0x324>)
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	43db      	mvns	r3, r3
 80034f8:	69ba      	ldr	r2, [r7, #24]
 80034fa:	4013      	ands	r3, r2
 80034fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003506:	2b00      	cmp	r3, #0
 8003508:	d003      	beq.n	8003512 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800350a:	69ba      	ldr	r2, [r7, #24]
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	4313      	orrs	r3, r2
 8003510:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003512:	4a31      	ldr	r2, [pc, #196]	@ (80035d8 <HAL_GPIO_Init+0x324>)
 8003514:	69bb      	ldr	r3, [r7, #24]
 8003516:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003518:	4b2f      	ldr	r3, [pc, #188]	@ (80035d8 <HAL_GPIO_Init+0x324>)
 800351a:	68db      	ldr	r3, [r3, #12]
 800351c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	43db      	mvns	r3, r3
 8003522:	69ba      	ldr	r2, [r7, #24]
 8003524:	4013      	ands	r3, r2
 8003526:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003530:	2b00      	cmp	r3, #0
 8003532:	d003      	beq.n	800353c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003534:	69ba      	ldr	r2, [r7, #24]
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	4313      	orrs	r3, r2
 800353a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800353c:	4a26      	ldr	r2, [pc, #152]	@ (80035d8 <HAL_GPIO_Init+0x324>)
 800353e:	69bb      	ldr	r3, [r7, #24]
 8003540:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003542:	4b25      	ldr	r3, [pc, #148]	@ (80035d8 <HAL_GPIO_Init+0x324>)
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	43db      	mvns	r3, r3
 800354c:	69ba      	ldr	r2, [r7, #24]
 800354e:	4013      	ands	r3, r2
 8003550:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d003      	beq.n	8003566 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800355e:	69ba      	ldr	r2, [r7, #24]
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	4313      	orrs	r3, r2
 8003564:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003566:	4a1c      	ldr	r2, [pc, #112]	@ (80035d8 <HAL_GPIO_Init+0x324>)
 8003568:	69bb      	ldr	r3, [r7, #24]
 800356a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800356c:	4b1a      	ldr	r3, [pc, #104]	@ (80035d8 <HAL_GPIO_Init+0x324>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	43db      	mvns	r3, r3
 8003576:	69ba      	ldr	r2, [r7, #24]
 8003578:	4013      	ands	r3, r2
 800357a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003584:	2b00      	cmp	r3, #0
 8003586:	d003      	beq.n	8003590 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003588:	69ba      	ldr	r2, [r7, #24]
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	4313      	orrs	r3, r2
 800358e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003590:	4a11      	ldr	r2, [pc, #68]	@ (80035d8 <HAL_GPIO_Init+0x324>)
 8003592:	69bb      	ldr	r3, [r7, #24]
 8003594:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003596:	69fb      	ldr	r3, [r7, #28]
 8003598:	3301      	adds	r3, #1
 800359a:	61fb      	str	r3, [r7, #28]
 800359c:	69fb      	ldr	r3, [r7, #28]
 800359e:	2b0f      	cmp	r3, #15
 80035a0:	f67f ae96 	bls.w	80032d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80035a4:	bf00      	nop
 80035a6:	bf00      	nop
 80035a8:	3724      	adds	r7, #36	@ 0x24
 80035aa:	46bd      	mov	sp, r7
 80035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b0:	4770      	bx	lr
 80035b2:	bf00      	nop
 80035b4:	40023800 	.word	0x40023800
 80035b8:	40013800 	.word	0x40013800
 80035bc:	40020000 	.word	0x40020000
 80035c0:	40020400 	.word	0x40020400
 80035c4:	40020800 	.word	0x40020800
 80035c8:	40020c00 	.word	0x40020c00
 80035cc:	40021000 	.word	0x40021000
 80035d0:	40021400 	.word	0x40021400
 80035d4:	40021800 	.word	0x40021800
 80035d8:	40013c00 	.word	0x40013c00

080035dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d101      	bne.n	80035ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e12b      	b.n	8003846 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d106      	bne.n	8003608 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2200      	movs	r2, #0
 80035fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f7ff f9e8 	bl	80029d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2224      	movs	r2, #36	@ 0x24
 800360c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f022 0201 	bic.w	r2, r2, #1
 800361e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800362e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	681a      	ldr	r2, [r3, #0]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800363e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003640:	f001 f932 	bl	80048a8 <HAL_RCC_GetPCLK1Freq>
 8003644:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	685b      	ldr	r3, [r3, #4]
 800364a:	4a81      	ldr	r2, [pc, #516]	@ (8003850 <HAL_I2C_Init+0x274>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d807      	bhi.n	8003660 <HAL_I2C_Init+0x84>
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	4a80      	ldr	r2, [pc, #512]	@ (8003854 <HAL_I2C_Init+0x278>)
 8003654:	4293      	cmp	r3, r2
 8003656:	bf94      	ite	ls
 8003658:	2301      	movls	r3, #1
 800365a:	2300      	movhi	r3, #0
 800365c:	b2db      	uxtb	r3, r3
 800365e:	e006      	b.n	800366e <HAL_I2C_Init+0x92>
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	4a7d      	ldr	r2, [pc, #500]	@ (8003858 <HAL_I2C_Init+0x27c>)
 8003664:	4293      	cmp	r3, r2
 8003666:	bf94      	ite	ls
 8003668:	2301      	movls	r3, #1
 800366a:	2300      	movhi	r3, #0
 800366c:	b2db      	uxtb	r3, r3
 800366e:	2b00      	cmp	r3, #0
 8003670:	d001      	beq.n	8003676 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	e0e7      	b.n	8003846 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	4a78      	ldr	r2, [pc, #480]	@ (800385c <HAL_I2C_Init+0x280>)
 800367a:	fba2 2303 	umull	r2, r3, r2, r3
 800367e:	0c9b      	lsrs	r3, r3, #18
 8003680:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	68ba      	ldr	r2, [r7, #8]
 8003692:	430a      	orrs	r2, r1
 8003694:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	6a1b      	ldr	r3, [r3, #32]
 800369c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	4a6a      	ldr	r2, [pc, #424]	@ (8003850 <HAL_I2C_Init+0x274>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d802      	bhi.n	80036b0 <HAL_I2C_Init+0xd4>
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	3301      	adds	r3, #1
 80036ae:	e009      	b.n	80036c4 <HAL_I2C_Init+0xe8>
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80036b6:	fb02 f303 	mul.w	r3, r2, r3
 80036ba:	4a69      	ldr	r2, [pc, #420]	@ (8003860 <HAL_I2C_Init+0x284>)
 80036bc:	fba2 2303 	umull	r2, r3, r2, r3
 80036c0:	099b      	lsrs	r3, r3, #6
 80036c2:	3301      	adds	r3, #1
 80036c4:	687a      	ldr	r2, [r7, #4]
 80036c6:	6812      	ldr	r2, [r2, #0]
 80036c8:	430b      	orrs	r3, r1
 80036ca:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	69db      	ldr	r3, [r3, #28]
 80036d2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80036d6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	495c      	ldr	r1, [pc, #368]	@ (8003850 <HAL_I2C_Init+0x274>)
 80036e0:	428b      	cmp	r3, r1
 80036e2:	d819      	bhi.n	8003718 <HAL_I2C_Init+0x13c>
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	1e59      	subs	r1, r3, #1
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	005b      	lsls	r3, r3, #1
 80036ee:	fbb1 f3f3 	udiv	r3, r1, r3
 80036f2:	1c59      	adds	r1, r3, #1
 80036f4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80036f8:	400b      	ands	r3, r1
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d00a      	beq.n	8003714 <HAL_I2C_Init+0x138>
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	1e59      	subs	r1, r3, #1
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	005b      	lsls	r3, r3, #1
 8003708:	fbb1 f3f3 	udiv	r3, r1, r3
 800370c:	3301      	adds	r3, #1
 800370e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003712:	e051      	b.n	80037b8 <HAL_I2C_Init+0x1dc>
 8003714:	2304      	movs	r3, #4
 8003716:	e04f      	b.n	80037b8 <HAL_I2C_Init+0x1dc>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d111      	bne.n	8003744 <HAL_I2C_Init+0x168>
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	1e58      	subs	r0, r3, #1
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6859      	ldr	r1, [r3, #4]
 8003728:	460b      	mov	r3, r1
 800372a:	005b      	lsls	r3, r3, #1
 800372c:	440b      	add	r3, r1
 800372e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003732:	3301      	adds	r3, #1
 8003734:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003738:	2b00      	cmp	r3, #0
 800373a:	bf0c      	ite	eq
 800373c:	2301      	moveq	r3, #1
 800373e:	2300      	movne	r3, #0
 8003740:	b2db      	uxtb	r3, r3
 8003742:	e012      	b.n	800376a <HAL_I2C_Init+0x18e>
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	1e58      	subs	r0, r3, #1
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6859      	ldr	r1, [r3, #4]
 800374c:	460b      	mov	r3, r1
 800374e:	009b      	lsls	r3, r3, #2
 8003750:	440b      	add	r3, r1
 8003752:	0099      	lsls	r1, r3, #2
 8003754:	440b      	add	r3, r1
 8003756:	fbb0 f3f3 	udiv	r3, r0, r3
 800375a:	3301      	adds	r3, #1
 800375c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003760:	2b00      	cmp	r3, #0
 8003762:	bf0c      	ite	eq
 8003764:	2301      	moveq	r3, #1
 8003766:	2300      	movne	r3, #0
 8003768:	b2db      	uxtb	r3, r3
 800376a:	2b00      	cmp	r3, #0
 800376c:	d001      	beq.n	8003772 <HAL_I2C_Init+0x196>
 800376e:	2301      	movs	r3, #1
 8003770:	e022      	b.n	80037b8 <HAL_I2C_Init+0x1dc>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d10e      	bne.n	8003798 <HAL_I2C_Init+0x1bc>
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	1e58      	subs	r0, r3, #1
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6859      	ldr	r1, [r3, #4]
 8003782:	460b      	mov	r3, r1
 8003784:	005b      	lsls	r3, r3, #1
 8003786:	440b      	add	r3, r1
 8003788:	fbb0 f3f3 	udiv	r3, r0, r3
 800378c:	3301      	adds	r3, #1
 800378e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003792:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003796:	e00f      	b.n	80037b8 <HAL_I2C_Init+0x1dc>
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	1e58      	subs	r0, r3, #1
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6859      	ldr	r1, [r3, #4]
 80037a0:	460b      	mov	r3, r1
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	440b      	add	r3, r1
 80037a6:	0099      	lsls	r1, r3, #2
 80037a8:	440b      	add	r3, r1
 80037aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80037ae:	3301      	adds	r3, #1
 80037b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037b4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80037b8:	6879      	ldr	r1, [r7, #4]
 80037ba:	6809      	ldr	r1, [r1, #0]
 80037bc:	4313      	orrs	r3, r2
 80037be:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	69da      	ldr	r2, [r3, #28]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6a1b      	ldr	r3, [r3, #32]
 80037d2:	431a      	orrs	r2, r3
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	430a      	orrs	r2, r1
 80037da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80037e6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80037ea:	687a      	ldr	r2, [r7, #4]
 80037ec:	6911      	ldr	r1, [r2, #16]
 80037ee:	687a      	ldr	r2, [r7, #4]
 80037f0:	68d2      	ldr	r2, [r2, #12]
 80037f2:	4311      	orrs	r1, r2
 80037f4:	687a      	ldr	r2, [r7, #4]
 80037f6:	6812      	ldr	r2, [r2, #0]
 80037f8:	430b      	orrs	r3, r1
 80037fa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	68db      	ldr	r3, [r3, #12]
 8003802:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	695a      	ldr	r2, [r3, #20]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	699b      	ldr	r3, [r3, #24]
 800380e:	431a      	orrs	r2, r3
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	430a      	orrs	r2, r1
 8003816:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f042 0201 	orr.w	r2, r2, #1
 8003826:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2200      	movs	r2, #0
 800382c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2220      	movs	r2, #32
 8003832:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2200      	movs	r2, #0
 800383a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2200      	movs	r2, #0
 8003840:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003844:	2300      	movs	r3, #0
}
 8003846:	4618      	mov	r0, r3
 8003848:	3710      	adds	r7, #16
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
 800384e:	bf00      	nop
 8003850:	000186a0 	.word	0x000186a0
 8003854:	001e847f 	.word	0x001e847f
 8003858:	003d08ff 	.word	0x003d08ff
 800385c:	431bde83 	.word	0x431bde83
 8003860:	10624dd3 	.word	0x10624dd3

08003864 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b088      	sub	sp, #32
 8003868:	af02      	add	r7, sp, #8
 800386a:	60f8      	str	r0, [r7, #12]
 800386c:	4608      	mov	r0, r1
 800386e:	4611      	mov	r1, r2
 8003870:	461a      	mov	r2, r3
 8003872:	4603      	mov	r3, r0
 8003874:	817b      	strh	r3, [r7, #10]
 8003876:	460b      	mov	r3, r1
 8003878:	813b      	strh	r3, [r7, #8]
 800387a:	4613      	mov	r3, r2
 800387c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800387e:	f7ff fc07 	bl	8003090 <HAL_GetTick>
 8003882:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800388a:	b2db      	uxtb	r3, r3
 800388c:	2b20      	cmp	r3, #32
 800388e:	f040 80d9 	bne.w	8003a44 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	9300      	str	r3, [sp, #0]
 8003896:	2319      	movs	r3, #25
 8003898:	2201      	movs	r2, #1
 800389a:	496d      	ldr	r1, [pc, #436]	@ (8003a50 <HAL_I2C_Mem_Write+0x1ec>)
 800389c:	68f8      	ldr	r0, [r7, #12]
 800389e:	f000 fc8b 	bl	80041b8 <I2C_WaitOnFlagUntilTimeout>
 80038a2:	4603      	mov	r3, r0
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d001      	beq.n	80038ac <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80038a8:	2302      	movs	r3, #2
 80038aa:	e0cc      	b.n	8003a46 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038b2:	2b01      	cmp	r3, #1
 80038b4:	d101      	bne.n	80038ba <HAL_I2C_Mem_Write+0x56>
 80038b6:	2302      	movs	r3, #2
 80038b8:	e0c5      	b.n	8003a46 <HAL_I2C_Mem_Write+0x1e2>
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	2201      	movs	r2, #1
 80038be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f003 0301 	and.w	r3, r3, #1
 80038cc:	2b01      	cmp	r3, #1
 80038ce:	d007      	beq.n	80038e0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	681a      	ldr	r2, [r3, #0]
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f042 0201 	orr.w	r2, r2, #1
 80038de:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80038ee:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	2221      	movs	r2, #33	@ 0x21
 80038f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	2240      	movs	r2, #64	@ 0x40
 80038fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	2200      	movs	r2, #0
 8003904:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	6a3a      	ldr	r2, [r7, #32]
 800390a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003910:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003916:	b29a      	uxth	r2, r3
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	4a4d      	ldr	r2, [pc, #308]	@ (8003a54 <HAL_I2C_Mem_Write+0x1f0>)
 8003920:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003922:	88f8      	ldrh	r0, [r7, #6]
 8003924:	893a      	ldrh	r2, [r7, #8]
 8003926:	8979      	ldrh	r1, [r7, #10]
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	9301      	str	r3, [sp, #4]
 800392c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800392e:	9300      	str	r3, [sp, #0]
 8003930:	4603      	mov	r3, r0
 8003932:	68f8      	ldr	r0, [r7, #12]
 8003934:	f000 fac2 	bl	8003ebc <I2C_RequestMemoryWrite>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	d052      	beq.n	80039e4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e081      	b.n	8003a46 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003942:	697a      	ldr	r2, [r7, #20]
 8003944:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003946:	68f8      	ldr	r0, [r7, #12]
 8003948:	f000 fd50 	bl	80043ec <I2C_WaitOnTXEFlagUntilTimeout>
 800394c:	4603      	mov	r3, r0
 800394e:	2b00      	cmp	r3, #0
 8003950:	d00d      	beq.n	800396e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003956:	2b04      	cmp	r3, #4
 8003958:	d107      	bne.n	800396a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003968:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e06b      	b.n	8003a46 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003972:	781a      	ldrb	r2, [r3, #0]
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800397e:	1c5a      	adds	r2, r3, #1
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003988:	3b01      	subs	r3, #1
 800398a:	b29a      	uxth	r2, r3
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003994:	b29b      	uxth	r3, r3
 8003996:	3b01      	subs	r3, #1
 8003998:	b29a      	uxth	r2, r3
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	695b      	ldr	r3, [r3, #20]
 80039a4:	f003 0304 	and.w	r3, r3, #4
 80039a8:	2b04      	cmp	r3, #4
 80039aa:	d11b      	bne.n	80039e4 <HAL_I2C_Mem_Write+0x180>
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d017      	beq.n	80039e4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039b8:	781a      	ldrb	r2, [r3, #0]
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039c4:	1c5a      	adds	r2, r3, #1
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039ce:	3b01      	subs	r3, #1
 80039d0:	b29a      	uxth	r2, r3
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039da:	b29b      	uxth	r3, r3
 80039dc:	3b01      	subs	r3, #1
 80039de:	b29a      	uxth	r2, r3
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d1aa      	bne.n	8003942 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039ec:	697a      	ldr	r2, [r7, #20]
 80039ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80039f0:	68f8      	ldr	r0, [r7, #12]
 80039f2:	f000 fd43 	bl	800447c <I2C_WaitOnBTFFlagUntilTimeout>
 80039f6:	4603      	mov	r3, r0
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d00d      	beq.n	8003a18 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a00:	2b04      	cmp	r3, #4
 8003a02:	d107      	bne.n	8003a14 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a12:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	e016      	b.n	8003a46 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a26:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2220      	movs	r2, #32
 8003a2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2200      	movs	r2, #0
 8003a34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003a40:	2300      	movs	r3, #0
 8003a42:	e000      	b.n	8003a46 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003a44:	2302      	movs	r3, #2
  }
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	3718      	adds	r7, #24
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}
 8003a4e:	bf00      	nop
 8003a50:	00100002 	.word	0x00100002
 8003a54:	ffff0000 	.word	0xffff0000

08003a58 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b08c      	sub	sp, #48	@ 0x30
 8003a5c:	af02      	add	r7, sp, #8
 8003a5e:	60f8      	str	r0, [r7, #12]
 8003a60:	4608      	mov	r0, r1
 8003a62:	4611      	mov	r1, r2
 8003a64:	461a      	mov	r2, r3
 8003a66:	4603      	mov	r3, r0
 8003a68:	817b      	strh	r3, [r7, #10]
 8003a6a:	460b      	mov	r3, r1
 8003a6c:	813b      	strh	r3, [r7, #8]
 8003a6e:	4613      	mov	r3, r2
 8003a70:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a72:	f7ff fb0d 	bl	8003090 <HAL_GetTick>
 8003a76:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	2b20      	cmp	r3, #32
 8003a82:	f040 8214 	bne.w	8003eae <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a88:	9300      	str	r3, [sp, #0]
 8003a8a:	2319      	movs	r3, #25
 8003a8c:	2201      	movs	r2, #1
 8003a8e:	497b      	ldr	r1, [pc, #492]	@ (8003c7c <HAL_I2C_Mem_Read+0x224>)
 8003a90:	68f8      	ldr	r0, [r7, #12]
 8003a92:	f000 fb91 	bl	80041b8 <I2C_WaitOnFlagUntilTimeout>
 8003a96:	4603      	mov	r3, r0
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d001      	beq.n	8003aa0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003a9c:	2302      	movs	r3, #2
 8003a9e:	e207      	b.n	8003eb0 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d101      	bne.n	8003aae <HAL_I2C_Mem_Read+0x56>
 8003aaa:	2302      	movs	r3, #2
 8003aac:	e200      	b.n	8003eb0 <HAL_I2C_Mem_Read+0x458>
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 0301 	and.w	r3, r3, #1
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d007      	beq.n	8003ad4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f042 0201 	orr.w	r2, r2, #1
 8003ad2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ae2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	2222      	movs	r2, #34	@ 0x22
 8003ae8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2240      	movs	r2, #64	@ 0x40
 8003af0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2200      	movs	r2, #0
 8003af8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003afe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003b04:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b0a:	b29a      	uxth	r2, r3
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	4a5b      	ldr	r2, [pc, #364]	@ (8003c80 <HAL_I2C_Mem_Read+0x228>)
 8003b14:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003b16:	88f8      	ldrh	r0, [r7, #6]
 8003b18:	893a      	ldrh	r2, [r7, #8]
 8003b1a:	8979      	ldrh	r1, [r7, #10]
 8003b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b1e:	9301      	str	r3, [sp, #4]
 8003b20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b22:	9300      	str	r3, [sp, #0]
 8003b24:	4603      	mov	r3, r0
 8003b26:	68f8      	ldr	r0, [r7, #12]
 8003b28:	f000 fa5e 	bl	8003fe8 <I2C_RequestMemoryRead>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d001      	beq.n	8003b36 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e1bc      	b.n	8003eb0 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d113      	bne.n	8003b66 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b3e:	2300      	movs	r3, #0
 8003b40:	623b      	str	r3, [r7, #32]
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	695b      	ldr	r3, [r3, #20]
 8003b48:	623b      	str	r3, [r7, #32]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	699b      	ldr	r3, [r3, #24]
 8003b50:	623b      	str	r3, [r7, #32]
 8003b52:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b62:	601a      	str	r2, [r3, #0]
 8003b64:	e190      	b.n	8003e88 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	d11b      	bne.n	8003ba6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	681a      	ldr	r2, [r3, #0]
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b7c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b7e:	2300      	movs	r3, #0
 8003b80:	61fb      	str	r3, [r7, #28]
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	695b      	ldr	r3, [r3, #20]
 8003b88:	61fb      	str	r3, [r7, #28]
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	699b      	ldr	r3, [r3, #24]
 8003b90:	61fb      	str	r3, [r7, #28]
 8003b92:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ba2:	601a      	str	r2, [r3, #0]
 8003ba4:	e170      	b.n	8003e88 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003baa:	2b02      	cmp	r3, #2
 8003bac:	d11b      	bne.n	8003be6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	681a      	ldr	r2, [r3, #0]
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bbc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003bcc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bce:	2300      	movs	r3, #0
 8003bd0:	61bb      	str	r3, [r7, #24]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	695b      	ldr	r3, [r3, #20]
 8003bd8:	61bb      	str	r3, [r7, #24]
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	699b      	ldr	r3, [r3, #24]
 8003be0:	61bb      	str	r3, [r7, #24]
 8003be2:	69bb      	ldr	r3, [r7, #24]
 8003be4:	e150      	b.n	8003e88 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003be6:	2300      	movs	r3, #0
 8003be8:	617b      	str	r3, [r7, #20]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	695b      	ldr	r3, [r3, #20]
 8003bf0:	617b      	str	r3, [r7, #20]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	699b      	ldr	r3, [r3, #24]
 8003bf8:	617b      	str	r3, [r7, #20]
 8003bfa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003bfc:	e144      	b.n	8003e88 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c02:	2b03      	cmp	r3, #3
 8003c04:	f200 80f1 	bhi.w	8003dea <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c0c:	2b01      	cmp	r3, #1
 8003c0e:	d123      	bne.n	8003c58 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c12:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003c14:	68f8      	ldr	r0, [r7, #12]
 8003c16:	f000 fc79 	bl	800450c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d001      	beq.n	8003c24 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003c20:	2301      	movs	r3, #1
 8003c22:	e145      	b.n	8003eb0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	691a      	ldr	r2, [r3, #16]
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c2e:	b2d2      	uxtb	r2, r2
 8003c30:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c36:	1c5a      	adds	r2, r3, #1
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c40:	3b01      	subs	r3, #1
 8003c42:	b29a      	uxth	r2, r3
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c4c:	b29b      	uxth	r3, r3
 8003c4e:	3b01      	subs	r3, #1
 8003c50:	b29a      	uxth	r2, r3
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003c56:	e117      	b.n	8003e88 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c5c:	2b02      	cmp	r3, #2
 8003c5e:	d14e      	bne.n	8003cfe <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c62:	9300      	str	r3, [sp, #0]
 8003c64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c66:	2200      	movs	r2, #0
 8003c68:	4906      	ldr	r1, [pc, #24]	@ (8003c84 <HAL_I2C_Mem_Read+0x22c>)
 8003c6a:	68f8      	ldr	r0, [r7, #12]
 8003c6c:	f000 faa4 	bl	80041b8 <I2C_WaitOnFlagUntilTimeout>
 8003c70:	4603      	mov	r3, r0
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d008      	beq.n	8003c88 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	e11a      	b.n	8003eb0 <HAL_I2C_Mem_Read+0x458>
 8003c7a:	bf00      	nop
 8003c7c:	00100002 	.word	0x00100002
 8003c80:	ffff0000 	.word	0xffff0000
 8003c84:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c96:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	691a      	ldr	r2, [r3, #16]
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ca2:	b2d2      	uxtb	r2, r2
 8003ca4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003caa:	1c5a      	adds	r2, r3, #1
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cb4:	3b01      	subs	r3, #1
 8003cb6:	b29a      	uxth	r2, r3
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cc0:	b29b      	uxth	r3, r3
 8003cc2:	3b01      	subs	r3, #1
 8003cc4:	b29a      	uxth	r2, r3
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	691a      	ldr	r2, [r3, #16]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cd4:	b2d2      	uxtb	r2, r2
 8003cd6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cdc:	1c5a      	adds	r2, r3, #1
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ce6:	3b01      	subs	r3, #1
 8003ce8:	b29a      	uxth	r2, r3
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cf2:	b29b      	uxth	r3, r3
 8003cf4:	3b01      	subs	r3, #1
 8003cf6:	b29a      	uxth	r2, r3
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003cfc:	e0c4      	b.n	8003e88 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d00:	9300      	str	r3, [sp, #0]
 8003d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d04:	2200      	movs	r2, #0
 8003d06:	496c      	ldr	r1, [pc, #432]	@ (8003eb8 <HAL_I2C_Mem_Read+0x460>)
 8003d08:	68f8      	ldr	r0, [r7, #12]
 8003d0a:	f000 fa55 	bl	80041b8 <I2C_WaitOnFlagUntilTimeout>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d001      	beq.n	8003d18 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	e0cb      	b.n	8003eb0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	681a      	ldr	r2, [r3, #0]
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d26:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	691a      	ldr	r2, [r3, #16]
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d32:	b2d2      	uxtb	r2, r2
 8003d34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d3a:	1c5a      	adds	r2, r3, #1
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d44:	3b01      	subs	r3, #1
 8003d46:	b29a      	uxth	r2, r3
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d50:	b29b      	uxth	r3, r3
 8003d52:	3b01      	subs	r3, #1
 8003d54:	b29a      	uxth	r2, r3
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d5c:	9300      	str	r3, [sp, #0]
 8003d5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d60:	2200      	movs	r2, #0
 8003d62:	4955      	ldr	r1, [pc, #340]	@ (8003eb8 <HAL_I2C_Mem_Read+0x460>)
 8003d64:	68f8      	ldr	r0, [r7, #12]
 8003d66:	f000 fa27 	bl	80041b8 <I2C_WaitOnFlagUntilTimeout>
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d001      	beq.n	8003d74 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003d70:	2301      	movs	r3, #1
 8003d72:	e09d      	b.n	8003eb0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d82:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	691a      	ldr	r2, [r3, #16]
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d8e:	b2d2      	uxtb	r2, r2
 8003d90:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d96:	1c5a      	adds	r2, r3, #1
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003da0:	3b01      	subs	r3, #1
 8003da2:	b29a      	uxth	r2, r3
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dac:	b29b      	uxth	r3, r3
 8003dae:	3b01      	subs	r3, #1
 8003db0:	b29a      	uxth	r2, r3
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	691a      	ldr	r2, [r3, #16]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dc0:	b2d2      	uxtb	r2, r2
 8003dc2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dc8:	1c5a      	adds	r2, r3, #1
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dd2:	3b01      	subs	r3, #1
 8003dd4:	b29a      	uxth	r2, r3
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dde:	b29b      	uxth	r3, r3
 8003de0:	3b01      	subs	r3, #1
 8003de2:	b29a      	uxth	r2, r3
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003de8:	e04e      	b.n	8003e88 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dec:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003dee:	68f8      	ldr	r0, [r7, #12]
 8003df0:	f000 fb8c 	bl	800450c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003df4:	4603      	mov	r3, r0
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d001      	beq.n	8003dfe <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e058      	b.n	8003eb0 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	691a      	ldr	r2, [r3, #16]
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e08:	b2d2      	uxtb	r2, r2
 8003e0a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e10:	1c5a      	adds	r2, r3, #1
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e1a:	3b01      	subs	r3, #1
 8003e1c:	b29a      	uxth	r2, r3
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e26:	b29b      	uxth	r3, r3
 8003e28:	3b01      	subs	r3, #1
 8003e2a:	b29a      	uxth	r2, r3
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	695b      	ldr	r3, [r3, #20]
 8003e36:	f003 0304 	and.w	r3, r3, #4
 8003e3a:	2b04      	cmp	r3, #4
 8003e3c:	d124      	bne.n	8003e88 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e42:	2b03      	cmp	r3, #3
 8003e44:	d107      	bne.n	8003e56 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e54:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	691a      	ldr	r2, [r3, #16]
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e60:	b2d2      	uxtb	r2, r2
 8003e62:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e68:	1c5a      	adds	r2, r3, #1
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e72:	3b01      	subs	r3, #1
 8003e74:	b29a      	uxth	r2, r3
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e7e:	b29b      	uxth	r3, r3
 8003e80:	3b01      	subs	r3, #1
 8003e82:	b29a      	uxth	r2, r3
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	f47f aeb6 	bne.w	8003bfe <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2220      	movs	r2, #32
 8003e96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	e000      	b.n	8003eb0 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003eae:	2302      	movs	r3, #2
  }
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	3728      	adds	r7, #40	@ 0x28
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	00010004 	.word	0x00010004

08003ebc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b088      	sub	sp, #32
 8003ec0:	af02      	add	r7, sp, #8
 8003ec2:	60f8      	str	r0, [r7, #12]
 8003ec4:	4608      	mov	r0, r1
 8003ec6:	4611      	mov	r1, r2
 8003ec8:	461a      	mov	r2, r3
 8003eca:	4603      	mov	r3, r0
 8003ecc:	817b      	strh	r3, [r7, #10]
 8003ece:	460b      	mov	r3, r1
 8003ed0:	813b      	strh	r3, [r7, #8]
 8003ed2:	4613      	mov	r3, r2
 8003ed4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ee4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee8:	9300      	str	r3, [sp, #0]
 8003eea:	6a3b      	ldr	r3, [r7, #32]
 8003eec:	2200      	movs	r2, #0
 8003eee:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003ef2:	68f8      	ldr	r0, [r7, #12]
 8003ef4:	f000 f960 	bl	80041b8 <I2C_WaitOnFlagUntilTimeout>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d00d      	beq.n	8003f1a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f08:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f0c:	d103      	bne.n	8003f16 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f14:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003f16:	2303      	movs	r3, #3
 8003f18:	e05f      	b.n	8003fda <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f1a:	897b      	ldrh	r3, [r7, #10]
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	461a      	mov	r2, r3
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003f28:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f2c:	6a3a      	ldr	r2, [r7, #32]
 8003f2e:	492d      	ldr	r1, [pc, #180]	@ (8003fe4 <I2C_RequestMemoryWrite+0x128>)
 8003f30:	68f8      	ldr	r0, [r7, #12]
 8003f32:	f000 f9bb 	bl	80042ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f36:	4603      	mov	r3, r0
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d001      	beq.n	8003f40 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e04c      	b.n	8003fda <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f40:	2300      	movs	r3, #0
 8003f42:	617b      	str	r3, [r7, #20]
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	695b      	ldr	r3, [r3, #20]
 8003f4a:	617b      	str	r3, [r7, #20]
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	699b      	ldr	r3, [r3, #24]
 8003f52:	617b      	str	r3, [r7, #20]
 8003f54:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f58:	6a39      	ldr	r1, [r7, #32]
 8003f5a:	68f8      	ldr	r0, [r7, #12]
 8003f5c:	f000 fa46 	bl	80043ec <I2C_WaitOnTXEFlagUntilTimeout>
 8003f60:	4603      	mov	r3, r0
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d00d      	beq.n	8003f82 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f6a:	2b04      	cmp	r3, #4
 8003f6c:	d107      	bne.n	8003f7e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681a      	ldr	r2, [r3, #0]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f7c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e02b      	b.n	8003fda <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003f82:	88fb      	ldrh	r3, [r7, #6]
 8003f84:	2b01      	cmp	r3, #1
 8003f86:	d105      	bne.n	8003f94 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003f88:	893b      	ldrh	r3, [r7, #8]
 8003f8a:	b2da      	uxtb	r2, r3
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	611a      	str	r2, [r3, #16]
 8003f92:	e021      	b.n	8003fd8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003f94:	893b      	ldrh	r3, [r7, #8]
 8003f96:	0a1b      	lsrs	r3, r3, #8
 8003f98:	b29b      	uxth	r3, r3
 8003f9a:	b2da      	uxtb	r2, r3
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fa4:	6a39      	ldr	r1, [r7, #32]
 8003fa6:	68f8      	ldr	r0, [r7, #12]
 8003fa8:	f000 fa20 	bl	80043ec <I2C_WaitOnTXEFlagUntilTimeout>
 8003fac:	4603      	mov	r3, r0
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d00d      	beq.n	8003fce <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fb6:	2b04      	cmp	r3, #4
 8003fb8:	d107      	bne.n	8003fca <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fc8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e005      	b.n	8003fda <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003fce:	893b      	ldrh	r3, [r7, #8]
 8003fd0:	b2da      	uxtb	r2, r3
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003fd8:	2300      	movs	r3, #0
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3718      	adds	r7, #24
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	bf00      	nop
 8003fe4:	00010002 	.word	0x00010002

08003fe8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b088      	sub	sp, #32
 8003fec:	af02      	add	r7, sp, #8
 8003fee:	60f8      	str	r0, [r7, #12]
 8003ff0:	4608      	mov	r0, r1
 8003ff2:	4611      	mov	r1, r2
 8003ff4:	461a      	mov	r2, r3
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	817b      	strh	r3, [r7, #10]
 8003ffa:	460b      	mov	r3, r1
 8003ffc:	813b      	strh	r3, [r7, #8]
 8003ffe:	4613      	mov	r3, r2
 8004000:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004010:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004020:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004024:	9300      	str	r3, [sp, #0]
 8004026:	6a3b      	ldr	r3, [r7, #32]
 8004028:	2200      	movs	r2, #0
 800402a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800402e:	68f8      	ldr	r0, [r7, #12]
 8004030:	f000 f8c2 	bl	80041b8 <I2C_WaitOnFlagUntilTimeout>
 8004034:	4603      	mov	r3, r0
 8004036:	2b00      	cmp	r3, #0
 8004038:	d00d      	beq.n	8004056 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004044:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004048:	d103      	bne.n	8004052 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004050:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004052:	2303      	movs	r3, #3
 8004054:	e0aa      	b.n	80041ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004056:	897b      	ldrh	r3, [r7, #10]
 8004058:	b2db      	uxtb	r3, r3
 800405a:	461a      	mov	r2, r3
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004064:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004068:	6a3a      	ldr	r2, [r7, #32]
 800406a:	4952      	ldr	r1, [pc, #328]	@ (80041b4 <I2C_RequestMemoryRead+0x1cc>)
 800406c:	68f8      	ldr	r0, [r7, #12]
 800406e:	f000 f91d 	bl	80042ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004072:	4603      	mov	r3, r0
 8004074:	2b00      	cmp	r3, #0
 8004076:	d001      	beq.n	800407c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	e097      	b.n	80041ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800407c:	2300      	movs	r3, #0
 800407e:	617b      	str	r3, [r7, #20]
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	695b      	ldr	r3, [r3, #20]
 8004086:	617b      	str	r3, [r7, #20]
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	699b      	ldr	r3, [r3, #24]
 800408e:	617b      	str	r3, [r7, #20]
 8004090:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004092:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004094:	6a39      	ldr	r1, [r7, #32]
 8004096:	68f8      	ldr	r0, [r7, #12]
 8004098:	f000 f9a8 	bl	80043ec <I2C_WaitOnTXEFlagUntilTimeout>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d00d      	beq.n	80040be <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040a6:	2b04      	cmp	r3, #4
 80040a8:	d107      	bne.n	80040ba <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040b8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e076      	b.n	80041ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80040be:	88fb      	ldrh	r3, [r7, #6]
 80040c0:	2b01      	cmp	r3, #1
 80040c2:	d105      	bne.n	80040d0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80040c4:	893b      	ldrh	r3, [r7, #8]
 80040c6:	b2da      	uxtb	r2, r3
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	611a      	str	r2, [r3, #16]
 80040ce:	e021      	b.n	8004114 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80040d0:	893b      	ldrh	r3, [r7, #8]
 80040d2:	0a1b      	lsrs	r3, r3, #8
 80040d4:	b29b      	uxth	r3, r3
 80040d6:	b2da      	uxtb	r2, r3
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040e0:	6a39      	ldr	r1, [r7, #32]
 80040e2:	68f8      	ldr	r0, [r7, #12]
 80040e4:	f000 f982 	bl	80043ec <I2C_WaitOnTXEFlagUntilTimeout>
 80040e8:	4603      	mov	r3, r0
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d00d      	beq.n	800410a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040f2:	2b04      	cmp	r3, #4
 80040f4:	d107      	bne.n	8004106 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	681a      	ldr	r2, [r3, #0]
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004104:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	e050      	b.n	80041ac <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800410a:	893b      	ldrh	r3, [r7, #8]
 800410c:	b2da      	uxtb	r2, r3
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004114:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004116:	6a39      	ldr	r1, [r7, #32]
 8004118:	68f8      	ldr	r0, [r7, #12]
 800411a:	f000 f967 	bl	80043ec <I2C_WaitOnTXEFlagUntilTimeout>
 800411e:	4603      	mov	r3, r0
 8004120:	2b00      	cmp	r3, #0
 8004122:	d00d      	beq.n	8004140 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004128:	2b04      	cmp	r3, #4
 800412a:	d107      	bne.n	800413c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800413a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	e035      	b.n	80041ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800414e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004152:	9300      	str	r3, [sp, #0]
 8004154:	6a3b      	ldr	r3, [r7, #32]
 8004156:	2200      	movs	r2, #0
 8004158:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800415c:	68f8      	ldr	r0, [r7, #12]
 800415e:	f000 f82b 	bl	80041b8 <I2C_WaitOnFlagUntilTimeout>
 8004162:	4603      	mov	r3, r0
 8004164:	2b00      	cmp	r3, #0
 8004166:	d00d      	beq.n	8004184 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004172:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004176:	d103      	bne.n	8004180 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800417e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004180:	2303      	movs	r3, #3
 8004182:	e013      	b.n	80041ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004184:	897b      	ldrh	r3, [r7, #10]
 8004186:	b2db      	uxtb	r3, r3
 8004188:	f043 0301 	orr.w	r3, r3, #1
 800418c:	b2da      	uxtb	r2, r3
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004196:	6a3a      	ldr	r2, [r7, #32]
 8004198:	4906      	ldr	r1, [pc, #24]	@ (80041b4 <I2C_RequestMemoryRead+0x1cc>)
 800419a:	68f8      	ldr	r0, [r7, #12]
 800419c:	f000 f886 	bl	80042ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80041a0:	4603      	mov	r3, r0
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d001      	beq.n	80041aa <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e000      	b.n	80041ac <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80041aa:	2300      	movs	r3, #0
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	3718      	adds	r7, #24
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bd80      	pop	{r7, pc}
 80041b4:	00010002 	.word	0x00010002

080041b8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b084      	sub	sp, #16
 80041bc:	af00      	add	r7, sp, #0
 80041be:	60f8      	str	r0, [r7, #12]
 80041c0:	60b9      	str	r1, [r7, #8]
 80041c2:	603b      	str	r3, [r7, #0]
 80041c4:	4613      	mov	r3, r2
 80041c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80041c8:	e048      	b.n	800425c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80041d0:	d044      	beq.n	800425c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041d2:	f7fe ff5d 	bl	8003090 <HAL_GetTick>
 80041d6:	4602      	mov	r2, r0
 80041d8:	69bb      	ldr	r3, [r7, #24]
 80041da:	1ad3      	subs	r3, r2, r3
 80041dc:	683a      	ldr	r2, [r7, #0]
 80041de:	429a      	cmp	r2, r3
 80041e0:	d302      	bcc.n	80041e8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d139      	bne.n	800425c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	0c1b      	lsrs	r3, r3, #16
 80041ec:	b2db      	uxtb	r3, r3
 80041ee:	2b01      	cmp	r3, #1
 80041f0:	d10d      	bne.n	800420e <I2C_WaitOnFlagUntilTimeout+0x56>
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	695b      	ldr	r3, [r3, #20]
 80041f8:	43da      	mvns	r2, r3
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	4013      	ands	r3, r2
 80041fe:	b29b      	uxth	r3, r3
 8004200:	2b00      	cmp	r3, #0
 8004202:	bf0c      	ite	eq
 8004204:	2301      	moveq	r3, #1
 8004206:	2300      	movne	r3, #0
 8004208:	b2db      	uxtb	r3, r3
 800420a:	461a      	mov	r2, r3
 800420c:	e00c      	b.n	8004228 <I2C_WaitOnFlagUntilTimeout+0x70>
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	699b      	ldr	r3, [r3, #24]
 8004214:	43da      	mvns	r2, r3
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	4013      	ands	r3, r2
 800421a:	b29b      	uxth	r3, r3
 800421c:	2b00      	cmp	r3, #0
 800421e:	bf0c      	ite	eq
 8004220:	2301      	moveq	r3, #1
 8004222:	2300      	movne	r3, #0
 8004224:	b2db      	uxtb	r3, r3
 8004226:	461a      	mov	r2, r3
 8004228:	79fb      	ldrb	r3, [r7, #7]
 800422a:	429a      	cmp	r2, r3
 800422c:	d116      	bne.n	800425c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	2200      	movs	r2, #0
 8004232:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	2220      	movs	r2, #32
 8004238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	2200      	movs	r2, #0
 8004240:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004248:	f043 0220 	orr.w	r2, r3, #32
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	2200      	movs	r2, #0
 8004254:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004258:	2301      	movs	r3, #1
 800425a:	e023      	b.n	80042a4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	0c1b      	lsrs	r3, r3, #16
 8004260:	b2db      	uxtb	r3, r3
 8004262:	2b01      	cmp	r3, #1
 8004264:	d10d      	bne.n	8004282 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	695b      	ldr	r3, [r3, #20]
 800426c:	43da      	mvns	r2, r3
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	4013      	ands	r3, r2
 8004272:	b29b      	uxth	r3, r3
 8004274:	2b00      	cmp	r3, #0
 8004276:	bf0c      	ite	eq
 8004278:	2301      	moveq	r3, #1
 800427a:	2300      	movne	r3, #0
 800427c:	b2db      	uxtb	r3, r3
 800427e:	461a      	mov	r2, r3
 8004280:	e00c      	b.n	800429c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	699b      	ldr	r3, [r3, #24]
 8004288:	43da      	mvns	r2, r3
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	4013      	ands	r3, r2
 800428e:	b29b      	uxth	r3, r3
 8004290:	2b00      	cmp	r3, #0
 8004292:	bf0c      	ite	eq
 8004294:	2301      	moveq	r3, #1
 8004296:	2300      	movne	r3, #0
 8004298:	b2db      	uxtb	r3, r3
 800429a:	461a      	mov	r2, r3
 800429c:	79fb      	ldrb	r3, [r7, #7]
 800429e:	429a      	cmp	r2, r3
 80042a0:	d093      	beq.n	80041ca <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80042a2:	2300      	movs	r3, #0
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	3710      	adds	r7, #16
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}

080042ac <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b084      	sub	sp, #16
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	60f8      	str	r0, [r7, #12]
 80042b4:	60b9      	str	r1, [r7, #8]
 80042b6:	607a      	str	r2, [r7, #4]
 80042b8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80042ba:	e071      	b.n	80043a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	695b      	ldr	r3, [r3, #20]
 80042c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042ca:	d123      	bne.n	8004314 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042da:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80042e4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2200      	movs	r2, #0
 80042ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	2220      	movs	r2, #32
 80042f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2200      	movs	r2, #0
 80042f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004300:	f043 0204 	orr.w	r2, r3, #4
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2200      	movs	r2, #0
 800430c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	e067      	b.n	80043e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800431a:	d041      	beq.n	80043a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800431c:	f7fe feb8 	bl	8003090 <HAL_GetTick>
 8004320:	4602      	mov	r2, r0
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	1ad3      	subs	r3, r2, r3
 8004326:	687a      	ldr	r2, [r7, #4]
 8004328:	429a      	cmp	r2, r3
 800432a:	d302      	bcc.n	8004332 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d136      	bne.n	80043a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	0c1b      	lsrs	r3, r3, #16
 8004336:	b2db      	uxtb	r3, r3
 8004338:	2b01      	cmp	r3, #1
 800433a:	d10c      	bne.n	8004356 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	695b      	ldr	r3, [r3, #20]
 8004342:	43da      	mvns	r2, r3
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	4013      	ands	r3, r2
 8004348:	b29b      	uxth	r3, r3
 800434a:	2b00      	cmp	r3, #0
 800434c:	bf14      	ite	ne
 800434e:	2301      	movne	r3, #1
 8004350:	2300      	moveq	r3, #0
 8004352:	b2db      	uxtb	r3, r3
 8004354:	e00b      	b.n	800436e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	699b      	ldr	r3, [r3, #24]
 800435c:	43da      	mvns	r2, r3
 800435e:	68bb      	ldr	r3, [r7, #8]
 8004360:	4013      	ands	r3, r2
 8004362:	b29b      	uxth	r3, r3
 8004364:	2b00      	cmp	r3, #0
 8004366:	bf14      	ite	ne
 8004368:	2301      	movne	r3, #1
 800436a:	2300      	moveq	r3, #0
 800436c:	b2db      	uxtb	r3, r3
 800436e:	2b00      	cmp	r3, #0
 8004370:	d016      	beq.n	80043a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	2200      	movs	r2, #0
 8004376:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2220      	movs	r2, #32
 800437c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	2200      	movs	r2, #0
 8004384:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800438c:	f043 0220 	orr.w	r2, r3, #32
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2200      	movs	r2, #0
 8004398:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800439c:	2301      	movs	r3, #1
 800439e:	e021      	b.n	80043e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	0c1b      	lsrs	r3, r3, #16
 80043a4:	b2db      	uxtb	r3, r3
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	d10c      	bne.n	80043c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	695b      	ldr	r3, [r3, #20]
 80043b0:	43da      	mvns	r2, r3
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	4013      	ands	r3, r2
 80043b6:	b29b      	uxth	r3, r3
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	bf14      	ite	ne
 80043bc:	2301      	movne	r3, #1
 80043be:	2300      	moveq	r3, #0
 80043c0:	b2db      	uxtb	r3, r3
 80043c2:	e00b      	b.n	80043dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	699b      	ldr	r3, [r3, #24]
 80043ca:	43da      	mvns	r2, r3
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	4013      	ands	r3, r2
 80043d0:	b29b      	uxth	r3, r3
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	bf14      	ite	ne
 80043d6:	2301      	movne	r3, #1
 80043d8:	2300      	moveq	r3, #0
 80043da:	b2db      	uxtb	r3, r3
 80043dc:	2b00      	cmp	r3, #0
 80043de:	f47f af6d 	bne.w	80042bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80043e2:	2300      	movs	r3, #0
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	3710      	adds	r7, #16
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bd80      	pop	{r7, pc}

080043ec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b084      	sub	sp, #16
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	60f8      	str	r0, [r7, #12]
 80043f4:	60b9      	str	r1, [r7, #8]
 80043f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043f8:	e034      	b.n	8004464 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80043fa:	68f8      	ldr	r0, [r7, #12]
 80043fc:	f000 f8e3 	bl	80045c6 <I2C_IsAcknowledgeFailed>
 8004400:	4603      	mov	r3, r0
 8004402:	2b00      	cmp	r3, #0
 8004404:	d001      	beq.n	800440a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e034      	b.n	8004474 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004410:	d028      	beq.n	8004464 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004412:	f7fe fe3d 	bl	8003090 <HAL_GetTick>
 8004416:	4602      	mov	r2, r0
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	1ad3      	subs	r3, r2, r3
 800441c:	68ba      	ldr	r2, [r7, #8]
 800441e:	429a      	cmp	r2, r3
 8004420:	d302      	bcc.n	8004428 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d11d      	bne.n	8004464 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	695b      	ldr	r3, [r3, #20]
 800442e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004432:	2b80      	cmp	r3, #128	@ 0x80
 8004434:	d016      	beq.n	8004464 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2200      	movs	r2, #0
 800443a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	2220      	movs	r2, #32
 8004440:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2200      	movs	r2, #0
 8004448:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004450:	f043 0220 	orr.w	r2, r3, #32
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2200      	movs	r2, #0
 800445c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	e007      	b.n	8004474 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	695b      	ldr	r3, [r3, #20]
 800446a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800446e:	2b80      	cmp	r3, #128	@ 0x80
 8004470:	d1c3      	bne.n	80043fa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004472:	2300      	movs	r3, #0
}
 8004474:	4618      	mov	r0, r3
 8004476:	3710      	adds	r7, #16
 8004478:	46bd      	mov	sp, r7
 800447a:	bd80      	pop	{r7, pc}

0800447c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b084      	sub	sp, #16
 8004480:	af00      	add	r7, sp, #0
 8004482:	60f8      	str	r0, [r7, #12]
 8004484:	60b9      	str	r1, [r7, #8]
 8004486:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004488:	e034      	b.n	80044f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800448a:	68f8      	ldr	r0, [r7, #12]
 800448c:	f000 f89b 	bl	80045c6 <I2C_IsAcknowledgeFailed>
 8004490:	4603      	mov	r3, r0
 8004492:	2b00      	cmp	r3, #0
 8004494:	d001      	beq.n	800449a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	e034      	b.n	8004504 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80044a0:	d028      	beq.n	80044f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044a2:	f7fe fdf5 	bl	8003090 <HAL_GetTick>
 80044a6:	4602      	mov	r2, r0
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	1ad3      	subs	r3, r2, r3
 80044ac:	68ba      	ldr	r2, [r7, #8]
 80044ae:	429a      	cmp	r2, r3
 80044b0:	d302      	bcc.n	80044b8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d11d      	bne.n	80044f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	695b      	ldr	r3, [r3, #20]
 80044be:	f003 0304 	and.w	r3, r3, #4
 80044c2:	2b04      	cmp	r3, #4
 80044c4:	d016      	beq.n	80044f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2200      	movs	r2, #0
 80044ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2220      	movs	r2, #32
 80044d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2200      	movs	r2, #0
 80044d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044e0:	f043 0220 	orr.w	r2, r3, #32
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	2200      	movs	r2, #0
 80044ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e007      	b.n	8004504 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	695b      	ldr	r3, [r3, #20]
 80044fa:	f003 0304 	and.w	r3, r3, #4
 80044fe:	2b04      	cmp	r3, #4
 8004500:	d1c3      	bne.n	800448a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004502:	2300      	movs	r3, #0
}
 8004504:	4618      	mov	r0, r3
 8004506:	3710      	adds	r7, #16
 8004508:	46bd      	mov	sp, r7
 800450a:	bd80      	pop	{r7, pc}

0800450c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b084      	sub	sp, #16
 8004510:	af00      	add	r7, sp, #0
 8004512:	60f8      	str	r0, [r7, #12]
 8004514:	60b9      	str	r1, [r7, #8]
 8004516:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004518:	e049      	b.n	80045ae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	695b      	ldr	r3, [r3, #20]
 8004520:	f003 0310 	and.w	r3, r3, #16
 8004524:	2b10      	cmp	r3, #16
 8004526:	d119      	bne.n	800455c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f06f 0210 	mvn.w	r2, #16
 8004530:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2200      	movs	r2, #0
 8004536:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2220      	movs	r2, #32
 800453c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2200      	movs	r2, #0
 8004544:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2200      	movs	r2, #0
 8004554:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004558:	2301      	movs	r3, #1
 800455a:	e030      	b.n	80045be <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800455c:	f7fe fd98 	bl	8003090 <HAL_GetTick>
 8004560:	4602      	mov	r2, r0
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	1ad3      	subs	r3, r2, r3
 8004566:	68ba      	ldr	r2, [r7, #8]
 8004568:	429a      	cmp	r2, r3
 800456a:	d302      	bcc.n	8004572 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d11d      	bne.n	80045ae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	695b      	ldr	r3, [r3, #20]
 8004578:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800457c:	2b40      	cmp	r3, #64	@ 0x40
 800457e:	d016      	beq.n	80045ae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2200      	movs	r2, #0
 8004584:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2220      	movs	r2, #32
 800458a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2200      	movs	r2, #0
 8004592:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800459a:	f043 0220 	orr.w	r2, r3, #32
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2200      	movs	r2, #0
 80045a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	e007      	b.n	80045be <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	695b      	ldr	r3, [r3, #20]
 80045b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045b8:	2b40      	cmp	r3, #64	@ 0x40
 80045ba:	d1ae      	bne.n	800451a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80045bc:	2300      	movs	r3, #0
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3710      	adds	r7, #16
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}

080045c6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80045c6:	b480      	push	{r7}
 80045c8:	b083      	sub	sp, #12
 80045ca:	af00      	add	r7, sp, #0
 80045cc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	695b      	ldr	r3, [r3, #20]
 80045d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045dc:	d11b      	bne.n	8004616 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80045e6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2200      	movs	r2, #0
 80045ec:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2220      	movs	r2, #32
 80045f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2200      	movs	r2, #0
 80045fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004602:	f043 0204 	orr.w	r2, r3, #4
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2200      	movs	r2, #0
 800460e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	e000      	b.n	8004618 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004616:	2300      	movs	r3, #0
}
 8004618:	4618      	mov	r0, r3
 800461a:	370c      	adds	r7, #12
 800461c:	46bd      	mov	sp, r7
 800461e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004622:	4770      	bx	lr

08004624 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b082      	sub	sp, #8
 8004628:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800462a:	2300      	movs	r3, #0
 800462c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800462e:	2300      	movs	r3, #0
 8004630:	603b      	str	r3, [r7, #0]
 8004632:	4b20      	ldr	r3, [pc, #128]	@ (80046b4 <HAL_PWREx_EnableOverDrive+0x90>)
 8004634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004636:	4a1f      	ldr	r2, [pc, #124]	@ (80046b4 <HAL_PWREx_EnableOverDrive+0x90>)
 8004638:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800463c:	6413      	str	r3, [r2, #64]	@ 0x40
 800463e:	4b1d      	ldr	r3, [pc, #116]	@ (80046b4 <HAL_PWREx_EnableOverDrive+0x90>)
 8004640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004642:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004646:	603b      	str	r3, [r7, #0]
 8004648:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800464a:	4b1b      	ldr	r3, [pc, #108]	@ (80046b8 <HAL_PWREx_EnableOverDrive+0x94>)
 800464c:	2201      	movs	r2, #1
 800464e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004650:	f7fe fd1e 	bl	8003090 <HAL_GetTick>
 8004654:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004656:	e009      	b.n	800466c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004658:	f7fe fd1a 	bl	8003090 <HAL_GetTick>
 800465c:	4602      	mov	r2, r0
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	1ad3      	subs	r3, r2, r3
 8004662:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004666:	d901      	bls.n	800466c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8004668:	2303      	movs	r3, #3
 800466a:	e01f      	b.n	80046ac <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800466c:	4b13      	ldr	r3, [pc, #76]	@ (80046bc <HAL_PWREx_EnableOverDrive+0x98>)
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004674:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004678:	d1ee      	bne.n	8004658 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800467a:	4b11      	ldr	r3, [pc, #68]	@ (80046c0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800467c:	2201      	movs	r2, #1
 800467e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004680:	f7fe fd06 	bl	8003090 <HAL_GetTick>
 8004684:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004686:	e009      	b.n	800469c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004688:	f7fe fd02 	bl	8003090 <HAL_GetTick>
 800468c:	4602      	mov	r2, r0
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	1ad3      	subs	r3, r2, r3
 8004692:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004696:	d901      	bls.n	800469c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8004698:	2303      	movs	r3, #3
 800469a:	e007      	b.n	80046ac <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800469c:	4b07      	ldr	r3, [pc, #28]	@ (80046bc <HAL_PWREx_EnableOverDrive+0x98>)
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80046a8:	d1ee      	bne.n	8004688 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80046aa:	2300      	movs	r3, #0
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	3708      	adds	r7, #8
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}
 80046b4:	40023800 	.word	0x40023800
 80046b8:	420e0040 	.word	0x420e0040
 80046bc:	40007000 	.word	0x40007000
 80046c0:	420e0044 	.word	0x420e0044

080046c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b084      	sub	sp, #16
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
 80046cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d101      	bne.n	80046d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80046d4:	2301      	movs	r3, #1
 80046d6:	e0cc      	b.n	8004872 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80046d8:	4b68      	ldr	r3, [pc, #416]	@ (800487c <HAL_RCC_ClockConfig+0x1b8>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f003 030f 	and.w	r3, r3, #15
 80046e0:	683a      	ldr	r2, [r7, #0]
 80046e2:	429a      	cmp	r2, r3
 80046e4:	d90c      	bls.n	8004700 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046e6:	4b65      	ldr	r3, [pc, #404]	@ (800487c <HAL_RCC_ClockConfig+0x1b8>)
 80046e8:	683a      	ldr	r2, [r7, #0]
 80046ea:	b2d2      	uxtb	r2, r2
 80046ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ee:	4b63      	ldr	r3, [pc, #396]	@ (800487c <HAL_RCC_ClockConfig+0x1b8>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f003 030f 	and.w	r3, r3, #15
 80046f6:	683a      	ldr	r2, [r7, #0]
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d001      	beq.n	8004700 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80046fc:	2301      	movs	r3, #1
 80046fe:	e0b8      	b.n	8004872 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f003 0302 	and.w	r3, r3, #2
 8004708:	2b00      	cmp	r3, #0
 800470a:	d020      	beq.n	800474e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f003 0304 	and.w	r3, r3, #4
 8004714:	2b00      	cmp	r3, #0
 8004716:	d005      	beq.n	8004724 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004718:	4b59      	ldr	r3, [pc, #356]	@ (8004880 <HAL_RCC_ClockConfig+0x1bc>)
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	4a58      	ldr	r2, [pc, #352]	@ (8004880 <HAL_RCC_ClockConfig+0x1bc>)
 800471e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004722:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f003 0308 	and.w	r3, r3, #8
 800472c:	2b00      	cmp	r3, #0
 800472e:	d005      	beq.n	800473c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004730:	4b53      	ldr	r3, [pc, #332]	@ (8004880 <HAL_RCC_ClockConfig+0x1bc>)
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	4a52      	ldr	r2, [pc, #328]	@ (8004880 <HAL_RCC_ClockConfig+0x1bc>)
 8004736:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800473a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800473c:	4b50      	ldr	r3, [pc, #320]	@ (8004880 <HAL_RCC_ClockConfig+0x1bc>)
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	494d      	ldr	r1, [pc, #308]	@ (8004880 <HAL_RCC_ClockConfig+0x1bc>)
 800474a:	4313      	orrs	r3, r2
 800474c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 0301 	and.w	r3, r3, #1
 8004756:	2b00      	cmp	r3, #0
 8004758:	d044      	beq.n	80047e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	685b      	ldr	r3, [r3, #4]
 800475e:	2b01      	cmp	r3, #1
 8004760:	d107      	bne.n	8004772 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004762:	4b47      	ldr	r3, [pc, #284]	@ (8004880 <HAL_RCC_ClockConfig+0x1bc>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800476a:	2b00      	cmp	r3, #0
 800476c:	d119      	bne.n	80047a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	e07f      	b.n	8004872 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	2b02      	cmp	r3, #2
 8004778:	d003      	beq.n	8004782 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800477e:	2b03      	cmp	r3, #3
 8004780:	d107      	bne.n	8004792 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004782:	4b3f      	ldr	r3, [pc, #252]	@ (8004880 <HAL_RCC_ClockConfig+0x1bc>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800478a:	2b00      	cmp	r3, #0
 800478c:	d109      	bne.n	80047a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	e06f      	b.n	8004872 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004792:	4b3b      	ldr	r3, [pc, #236]	@ (8004880 <HAL_RCC_ClockConfig+0x1bc>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f003 0302 	and.w	r3, r3, #2
 800479a:	2b00      	cmp	r3, #0
 800479c:	d101      	bne.n	80047a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800479e:	2301      	movs	r3, #1
 80047a0:	e067      	b.n	8004872 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047a2:	4b37      	ldr	r3, [pc, #220]	@ (8004880 <HAL_RCC_ClockConfig+0x1bc>)
 80047a4:	689b      	ldr	r3, [r3, #8]
 80047a6:	f023 0203 	bic.w	r2, r3, #3
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	4934      	ldr	r1, [pc, #208]	@ (8004880 <HAL_RCC_ClockConfig+0x1bc>)
 80047b0:	4313      	orrs	r3, r2
 80047b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80047b4:	f7fe fc6c 	bl	8003090 <HAL_GetTick>
 80047b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047ba:	e00a      	b.n	80047d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047bc:	f7fe fc68 	bl	8003090 <HAL_GetTick>
 80047c0:	4602      	mov	r2, r0
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	1ad3      	subs	r3, r2, r3
 80047c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d901      	bls.n	80047d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80047ce:	2303      	movs	r3, #3
 80047d0:	e04f      	b.n	8004872 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047d2:	4b2b      	ldr	r3, [pc, #172]	@ (8004880 <HAL_RCC_ClockConfig+0x1bc>)
 80047d4:	689b      	ldr	r3, [r3, #8]
 80047d6:	f003 020c 	and.w	r2, r3, #12
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	009b      	lsls	r3, r3, #2
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d1eb      	bne.n	80047bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80047e4:	4b25      	ldr	r3, [pc, #148]	@ (800487c <HAL_RCC_ClockConfig+0x1b8>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f003 030f 	and.w	r3, r3, #15
 80047ec:	683a      	ldr	r2, [r7, #0]
 80047ee:	429a      	cmp	r2, r3
 80047f0:	d20c      	bcs.n	800480c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047f2:	4b22      	ldr	r3, [pc, #136]	@ (800487c <HAL_RCC_ClockConfig+0x1b8>)
 80047f4:	683a      	ldr	r2, [r7, #0]
 80047f6:	b2d2      	uxtb	r2, r2
 80047f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047fa:	4b20      	ldr	r3, [pc, #128]	@ (800487c <HAL_RCC_ClockConfig+0x1b8>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f003 030f 	and.w	r3, r3, #15
 8004802:	683a      	ldr	r2, [r7, #0]
 8004804:	429a      	cmp	r2, r3
 8004806:	d001      	beq.n	800480c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004808:	2301      	movs	r3, #1
 800480a:	e032      	b.n	8004872 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 0304 	and.w	r3, r3, #4
 8004814:	2b00      	cmp	r3, #0
 8004816:	d008      	beq.n	800482a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004818:	4b19      	ldr	r3, [pc, #100]	@ (8004880 <HAL_RCC_ClockConfig+0x1bc>)
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	68db      	ldr	r3, [r3, #12]
 8004824:	4916      	ldr	r1, [pc, #88]	@ (8004880 <HAL_RCC_ClockConfig+0x1bc>)
 8004826:	4313      	orrs	r3, r2
 8004828:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f003 0308 	and.w	r3, r3, #8
 8004832:	2b00      	cmp	r3, #0
 8004834:	d009      	beq.n	800484a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004836:	4b12      	ldr	r3, [pc, #72]	@ (8004880 <HAL_RCC_ClockConfig+0x1bc>)
 8004838:	689b      	ldr	r3, [r3, #8]
 800483a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	691b      	ldr	r3, [r3, #16]
 8004842:	00db      	lsls	r3, r3, #3
 8004844:	490e      	ldr	r1, [pc, #56]	@ (8004880 <HAL_RCC_ClockConfig+0x1bc>)
 8004846:	4313      	orrs	r3, r2
 8004848:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800484a:	f000 f887 	bl	800495c <HAL_RCC_GetSysClockFreq>
 800484e:	4602      	mov	r2, r0
 8004850:	4b0b      	ldr	r3, [pc, #44]	@ (8004880 <HAL_RCC_ClockConfig+0x1bc>)
 8004852:	689b      	ldr	r3, [r3, #8]
 8004854:	091b      	lsrs	r3, r3, #4
 8004856:	f003 030f 	and.w	r3, r3, #15
 800485a:	490a      	ldr	r1, [pc, #40]	@ (8004884 <HAL_RCC_ClockConfig+0x1c0>)
 800485c:	5ccb      	ldrb	r3, [r1, r3]
 800485e:	fa22 f303 	lsr.w	r3, r2, r3
 8004862:	4a09      	ldr	r2, [pc, #36]	@ (8004888 <HAL_RCC_ClockConfig+0x1c4>)
 8004864:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004866:	4b09      	ldr	r3, [pc, #36]	@ (800488c <HAL_RCC_ClockConfig+0x1c8>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4618      	mov	r0, r3
 800486c:	f7fe fa58 	bl	8002d20 <HAL_InitTick>

  return HAL_OK;
 8004870:	2300      	movs	r3, #0
}
 8004872:	4618      	mov	r0, r3
 8004874:	3710      	adds	r7, #16
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}
 800487a:	bf00      	nop
 800487c:	40023c00 	.word	0x40023c00
 8004880:	40023800 	.word	0x40023800
 8004884:	08008510 	.word	0x08008510
 8004888:	20000008 	.word	0x20000008
 800488c:	2000000c 	.word	0x2000000c

08004890 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004890:	b480      	push	{r7}
 8004892:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004894:	4b03      	ldr	r3, [pc, #12]	@ (80048a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004896:	681b      	ldr	r3, [r3, #0]
}
 8004898:	4618      	mov	r0, r3
 800489a:	46bd      	mov	sp, r7
 800489c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a0:	4770      	bx	lr
 80048a2:	bf00      	nop
 80048a4:	20000008 	.word	0x20000008

080048a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80048ac:	f7ff fff0 	bl	8004890 <HAL_RCC_GetHCLKFreq>
 80048b0:	4602      	mov	r2, r0
 80048b2:	4b05      	ldr	r3, [pc, #20]	@ (80048c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	0a9b      	lsrs	r3, r3, #10
 80048b8:	f003 0307 	and.w	r3, r3, #7
 80048bc:	4903      	ldr	r1, [pc, #12]	@ (80048cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80048be:	5ccb      	ldrb	r3, [r1, r3]
 80048c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	bd80      	pop	{r7, pc}
 80048c8:	40023800 	.word	0x40023800
 80048cc:	08008520 	.word	0x08008520

080048d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80048d4:	f7ff ffdc 	bl	8004890 <HAL_RCC_GetHCLKFreq>
 80048d8:	4602      	mov	r2, r0
 80048da:	4b05      	ldr	r3, [pc, #20]	@ (80048f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	0b5b      	lsrs	r3, r3, #13
 80048e0:	f003 0307 	and.w	r3, r3, #7
 80048e4:	4903      	ldr	r1, [pc, #12]	@ (80048f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048e6:	5ccb      	ldrb	r3, [r1, r3]
 80048e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048ec:	4618      	mov	r0, r3
 80048ee:	bd80      	pop	{r7, pc}
 80048f0:	40023800 	.word	0x40023800
 80048f4:	08008520 	.word	0x08008520

080048f8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b083      	sub	sp, #12
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
 8004900:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	220f      	movs	r2, #15
 8004906:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004908:	4b12      	ldr	r3, [pc, #72]	@ (8004954 <HAL_RCC_GetClockConfig+0x5c>)
 800490a:	689b      	ldr	r3, [r3, #8]
 800490c:	f003 0203 	and.w	r2, r3, #3
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004914:	4b0f      	ldr	r3, [pc, #60]	@ (8004954 <HAL_RCC_GetClockConfig+0x5c>)
 8004916:	689b      	ldr	r3, [r3, #8]
 8004918:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004920:	4b0c      	ldr	r3, [pc, #48]	@ (8004954 <HAL_RCC_GetClockConfig+0x5c>)
 8004922:	689b      	ldr	r3, [r3, #8]
 8004924:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800492c:	4b09      	ldr	r3, [pc, #36]	@ (8004954 <HAL_RCC_GetClockConfig+0x5c>)
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	08db      	lsrs	r3, r3, #3
 8004932:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800493a:	4b07      	ldr	r3, [pc, #28]	@ (8004958 <HAL_RCC_GetClockConfig+0x60>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 020f 	and.w	r2, r3, #15
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	601a      	str	r2, [r3, #0]
}
 8004946:	bf00      	nop
 8004948:	370c      	adds	r7, #12
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr
 8004952:	bf00      	nop
 8004954:	40023800 	.word	0x40023800
 8004958:	40023c00 	.word	0x40023c00

0800495c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800495c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004960:	b0ae      	sub	sp, #184	@ 0xb8
 8004962:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004964:	2300      	movs	r3, #0
 8004966:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800496a:	2300      	movs	r3, #0
 800496c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8004970:	2300      	movs	r3, #0
 8004972:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8004976:	2300      	movs	r3, #0
 8004978:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800497c:	2300      	movs	r3, #0
 800497e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004982:	4bcb      	ldr	r3, [pc, #812]	@ (8004cb0 <HAL_RCC_GetSysClockFreq+0x354>)
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	f003 030c 	and.w	r3, r3, #12
 800498a:	2b0c      	cmp	r3, #12
 800498c:	f200 8206 	bhi.w	8004d9c <HAL_RCC_GetSysClockFreq+0x440>
 8004990:	a201      	add	r2, pc, #4	@ (adr r2, 8004998 <HAL_RCC_GetSysClockFreq+0x3c>)
 8004992:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004996:	bf00      	nop
 8004998:	080049cd 	.word	0x080049cd
 800499c:	08004d9d 	.word	0x08004d9d
 80049a0:	08004d9d 	.word	0x08004d9d
 80049a4:	08004d9d 	.word	0x08004d9d
 80049a8:	080049d5 	.word	0x080049d5
 80049ac:	08004d9d 	.word	0x08004d9d
 80049b0:	08004d9d 	.word	0x08004d9d
 80049b4:	08004d9d 	.word	0x08004d9d
 80049b8:	080049dd 	.word	0x080049dd
 80049bc:	08004d9d 	.word	0x08004d9d
 80049c0:	08004d9d 	.word	0x08004d9d
 80049c4:	08004d9d 	.word	0x08004d9d
 80049c8:	08004bcd 	.word	0x08004bcd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80049cc:	4bb9      	ldr	r3, [pc, #740]	@ (8004cb4 <HAL_RCC_GetSysClockFreq+0x358>)
 80049ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80049d2:	e1e7      	b.n	8004da4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80049d4:	4bb8      	ldr	r3, [pc, #736]	@ (8004cb8 <HAL_RCC_GetSysClockFreq+0x35c>)
 80049d6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80049da:	e1e3      	b.n	8004da4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80049dc:	4bb4      	ldr	r3, [pc, #720]	@ (8004cb0 <HAL_RCC_GetSysClockFreq+0x354>)
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80049e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80049e8:	4bb1      	ldr	r3, [pc, #708]	@ (8004cb0 <HAL_RCC_GetSysClockFreq+0x354>)
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d071      	beq.n	8004ad8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049f4:	4bae      	ldr	r3, [pc, #696]	@ (8004cb0 <HAL_RCC_GetSysClockFreq+0x354>)
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	099b      	lsrs	r3, r3, #6
 80049fa:	2200      	movs	r2, #0
 80049fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004a00:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8004a04:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004a08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a0c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004a10:	2300      	movs	r3, #0
 8004a12:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004a16:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004a1a:	4622      	mov	r2, r4
 8004a1c:	462b      	mov	r3, r5
 8004a1e:	f04f 0000 	mov.w	r0, #0
 8004a22:	f04f 0100 	mov.w	r1, #0
 8004a26:	0159      	lsls	r1, r3, #5
 8004a28:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a2c:	0150      	lsls	r0, r2, #5
 8004a2e:	4602      	mov	r2, r0
 8004a30:	460b      	mov	r3, r1
 8004a32:	4621      	mov	r1, r4
 8004a34:	1a51      	subs	r1, r2, r1
 8004a36:	6439      	str	r1, [r7, #64]	@ 0x40
 8004a38:	4629      	mov	r1, r5
 8004a3a:	eb63 0301 	sbc.w	r3, r3, r1
 8004a3e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a40:	f04f 0200 	mov.w	r2, #0
 8004a44:	f04f 0300 	mov.w	r3, #0
 8004a48:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8004a4c:	4649      	mov	r1, r9
 8004a4e:	018b      	lsls	r3, r1, #6
 8004a50:	4641      	mov	r1, r8
 8004a52:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004a56:	4641      	mov	r1, r8
 8004a58:	018a      	lsls	r2, r1, #6
 8004a5a:	4641      	mov	r1, r8
 8004a5c:	1a51      	subs	r1, r2, r1
 8004a5e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004a60:	4649      	mov	r1, r9
 8004a62:	eb63 0301 	sbc.w	r3, r3, r1
 8004a66:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a68:	f04f 0200 	mov.w	r2, #0
 8004a6c:	f04f 0300 	mov.w	r3, #0
 8004a70:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8004a74:	4649      	mov	r1, r9
 8004a76:	00cb      	lsls	r3, r1, #3
 8004a78:	4641      	mov	r1, r8
 8004a7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a7e:	4641      	mov	r1, r8
 8004a80:	00ca      	lsls	r2, r1, #3
 8004a82:	4610      	mov	r0, r2
 8004a84:	4619      	mov	r1, r3
 8004a86:	4603      	mov	r3, r0
 8004a88:	4622      	mov	r2, r4
 8004a8a:	189b      	adds	r3, r3, r2
 8004a8c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a8e:	462b      	mov	r3, r5
 8004a90:	460a      	mov	r2, r1
 8004a92:	eb42 0303 	adc.w	r3, r2, r3
 8004a96:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a98:	f04f 0200 	mov.w	r2, #0
 8004a9c:	f04f 0300 	mov.w	r3, #0
 8004aa0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004aa4:	4629      	mov	r1, r5
 8004aa6:	024b      	lsls	r3, r1, #9
 8004aa8:	4621      	mov	r1, r4
 8004aaa:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004aae:	4621      	mov	r1, r4
 8004ab0:	024a      	lsls	r2, r1, #9
 8004ab2:	4610      	mov	r0, r2
 8004ab4:	4619      	mov	r1, r3
 8004ab6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004aba:	2200      	movs	r2, #0
 8004abc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004ac0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004ac4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004ac8:	f7fc f8ae 	bl	8000c28 <__aeabi_uldivmod>
 8004acc:	4602      	mov	r2, r0
 8004ace:	460b      	mov	r3, r1
 8004ad0:	4613      	mov	r3, r2
 8004ad2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004ad6:	e067      	b.n	8004ba8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ad8:	4b75      	ldr	r3, [pc, #468]	@ (8004cb0 <HAL_RCC_GetSysClockFreq+0x354>)
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	099b      	lsrs	r3, r3, #6
 8004ade:	2200      	movs	r2, #0
 8004ae0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004ae4:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8004ae8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004aec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004af0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004af2:	2300      	movs	r3, #0
 8004af4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004af6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8004afa:	4622      	mov	r2, r4
 8004afc:	462b      	mov	r3, r5
 8004afe:	f04f 0000 	mov.w	r0, #0
 8004b02:	f04f 0100 	mov.w	r1, #0
 8004b06:	0159      	lsls	r1, r3, #5
 8004b08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b0c:	0150      	lsls	r0, r2, #5
 8004b0e:	4602      	mov	r2, r0
 8004b10:	460b      	mov	r3, r1
 8004b12:	4621      	mov	r1, r4
 8004b14:	1a51      	subs	r1, r2, r1
 8004b16:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004b18:	4629      	mov	r1, r5
 8004b1a:	eb63 0301 	sbc.w	r3, r3, r1
 8004b1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b20:	f04f 0200 	mov.w	r2, #0
 8004b24:	f04f 0300 	mov.w	r3, #0
 8004b28:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8004b2c:	4649      	mov	r1, r9
 8004b2e:	018b      	lsls	r3, r1, #6
 8004b30:	4641      	mov	r1, r8
 8004b32:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004b36:	4641      	mov	r1, r8
 8004b38:	018a      	lsls	r2, r1, #6
 8004b3a:	4641      	mov	r1, r8
 8004b3c:	ebb2 0a01 	subs.w	sl, r2, r1
 8004b40:	4649      	mov	r1, r9
 8004b42:	eb63 0b01 	sbc.w	fp, r3, r1
 8004b46:	f04f 0200 	mov.w	r2, #0
 8004b4a:	f04f 0300 	mov.w	r3, #0
 8004b4e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004b52:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004b56:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004b5a:	4692      	mov	sl, r2
 8004b5c:	469b      	mov	fp, r3
 8004b5e:	4623      	mov	r3, r4
 8004b60:	eb1a 0303 	adds.w	r3, sl, r3
 8004b64:	623b      	str	r3, [r7, #32]
 8004b66:	462b      	mov	r3, r5
 8004b68:	eb4b 0303 	adc.w	r3, fp, r3
 8004b6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b6e:	f04f 0200 	mov.w	r2, #0
 8004b72:	f04f 0300 	mov.w	r3, #0
 8004b76:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004b7a:	4629      	mov	r1, r5
 8004b7c:	028b      	lsls	r3, r1, #10
 8004b7e:	4621      	mov	r1, r4
 8004b80:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004b84:	4621      	mov	r1, r4
 8004b86:	028a      	lsls	r2, r1, #10
 8004b88:	4610      	mov	r0, r2
 8004b8a:	4619      	mov	r1, r3
 8004b8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004b90:	2200      	movs	r2, #0
 8004b92:	673b      	str	r3, [r7, #112]	@ 0x70
 8004b94:	677a      	str	r2, [r7, #116]	@ 0x74
 8004b96:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8004b9a:	f7fc f845 	bl	8000c28 <__aeabi_uldivmod>
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	460b      	mov	r3, r1
 8004ba2:	4613      	mov	r3, r2
 8004ba4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004ba8:	4b41      	ldr	r3, [pc, #260]	@ (8004cb0 <HAL_RCC_GetSysClockFreq+0x354>)
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	0c1b      	lsrs	r3, r3, #16
 8004bae:	f003 0303 	and.w	r3, r3, #3
 8004bb2:	3301      	adds	r3, #1
 8004bb4:	005b      	lsls	r3, r3, #1
 8004bb6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8004bba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004bbe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004bc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bc6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004bca:	e0eb      	b.n	8004da4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004bcc:	4b38      	ldr	r3, [pc, #224]	@ (8004cb0 <HAL_RCC_GetSysClockFreq+0x354>)
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004bd4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004bd8:	4b35      	ldr	r3, [pc, #212]	@ (8004cb0 <HAL_RCC_GetSysClockFreq+0x354>)
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d06b      	beq.n	8004cbc <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004be4:	4b32      	ldr	r3, [pc, #200]	@ (8004cb0 <HAL_RCC_GetSysClockFreq+0x354>)
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	099b      	lsrs	r3, r3, #6
 8004bea:	2200      	movs	r2, #0
 8004bec:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004bee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004bf0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004bf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bf6:	663b      	str	r3, [r7, #96]	@ 0x60
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	667b      	str	r3, [r7, #100]	@ 0x64
 8004bfc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004c00:	4622      	mov	r2, r4
 8004c02:	462b      	mov	r3, r5
 8004c04:	f04f 0000 	mov.w	r0, #0
 8004c08:	f04f 0100 	mov.w	r1, #0
 8004c0c:	0159      	lsls	r1, r3, #5
 8004c0e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c12:	0150      	lsls	r0, r2, #5
 8004c14:	4602      	mov	r2, r0
 8004c16:	460b      	mov	r3, r1
 8004c18:	4621      	mov	r1, r4
 8004c1a:	1a51      	subs	r1, r2, r1
 8004c1c:	61b9      	str	r1, [r7, #24]
 8004c1e:	4629      	mov	r1, r5
 8004c20:	eb63 0301 	sbc.w	r3, r3, r1
 8004c24:	61fb      	str	r3, [r7, #28]
 8004c26:	f04f 0200 	mov.w	r2, #0
 8004c2a:	f04f 0300 	mov.w	r3, #0
 8004c2e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004c32:	4659      	mov	r1, fp
 8004c34:	018b      	lsls	r3, r1, #6
 8004c36:	4651      	mov	r1, sl
 8004c38:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004c3c:	4651      	mov	r1, sl
 8004c3e:	018a      	lsls	r2, r1, #6
 8004c40:	4651      	mov	r1, sl
 8004c42:	ebb2 0801 	subs.w	r8, r2, r1
 8004c46:	4659      	mov	r1, fp
 8004c48:	eb63 0901 	sbc.w	r9, r3, r1
 8004c4c:	f04f 0200 	mov.w	r2, #0
 8004c50:	f04f 0300 	mov.w	r3, #0
 8004c54:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c58:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c5c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c60:	4690      	mov	r8, r2
 8004c62:	4699      	mov	r9, r3
 8004c64:	4623      	mov	r3, r4
 8004c66:	eb18 0303 	adds.w	r3, r8, r3
 8004c6a:	613b      	str	r3, [r7, #16]
 8004c6c:	462b      	mov	r3, r5
 8004c6e:	eb49 0303 	adc.w	r3, r9, r3
 8004c72:	617b      	str	r3, [r7, #20]
 8004c74:	f04f 0200 	mov.w	r2, #0
 8004c78:	f04f 0300 	mov.w	r3, #0
 8004c7c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004c80:	4629      	mov	r1, r5
 8004c82:	024b      	lsls	r3, r1, #9
 8004c84:	4621      	mov	r1, r4
 8004c86:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004c8a:	4621      	mov	r1, r4
 8004c8c:	024a      	lsls	r2, r1, #9
 8004c8e:	4610      	mov	r0, r2
 8004c90:	4619      	mov	r1, r3
 8004c92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c96:	2200      	movs	r2, #0
 8004c98:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004c9a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004c9c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004ca0:	f7fb ffc2 	bl	8000c28 <__aeabi_uldivmod>
 8004ca4:	4602      	mov	r2, r0
 8004ca6:	460b      	mov	r3, r1
 8004ca8:	4613      	mov	r3, r2
 8004caa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004cae:	e065      	b.n	8004d7c <HAL_RCC_GetSysClockFreq+0x420>
 8004cb0:	40023800 	.word	0x40023800
 8004cb4:	00f42400 	.word	0x00f42400
 8004cb8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cbc:	4b3d      	ldr	r3, [pc, #244]	@ (8004db4 <HAL_RCC_GetSysClockFreq+0x458>)
 8004cbe:	685b      	ldr	r3, [r3, #4]
 8004cc0:	099b      	lsrs	r3, r3, #6
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	4611      	mov	r1, r2
 8004cc8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004ccc:	653b      	str	r3, [r7, #80]	@ 0x50
 8004cce:	2300      	movs	r3, #0
 8004cd0:	657b      	str	r3, [r7, #84]	@ 0x54
 8004cd2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8004cd6:	4642      	mov	r2, r8
 8004cd8:	464b      	mov	r3, r9
 8004cda:	f04f 0000 	mov.w	r0, #0
 8004cde:	f04f 0100 	mov.w	r1, #0
 8004ce2:	0159      	lsls	r1, r3, #5
 8004ce4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ce8:	0150      	lsls	r0, r2, #5
 8004cea:	4602      	mov	r2, r0
 8004cec:	460b      	mov	r3, r1
 8004cee:	4641      	mov	r1, r8
 8004cf0:	1a51      	subs	r1, r2, r1
 8004cf2:	60b9      	str	r1, [r7, #8]
 8004cf4:	4649      	mov	r1, r9
 8004cf6:	eb63 0301 	sbc.w	r3, r3, r1
 8004cfa:	60fb      	str	r3, [r7, #12]
 8004cfc:	f04f 0200 	mov.w	r2, #0
 8004d00:	f04f 0300 	mov.w	r3, #0
 8004d04:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004d08:	4659      	mov	r1, fp
 8004d0a:	018b      	lsls	r3, r1, #6
 8004d0c:	4651      	mov	r1, sl
 8004d0e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004d12:	4651      	mov	r1, sl
 8004d14:	018a      	lsls	r2, r1, #6
 8004d16:	4651      	mov	r1, sl
 8004d18:	1a54      	subs	r4, r2, r1
 8004d1a:	4659      	mov	r1, fp
 8004d1c:	eb63 0501 	sbc.w	r5, r3, r1
 8004d20:	f04f 0200 	mov.w	r2, #0
 8004d24:	f04f 0300 	mov.w	r3, #0
 8004d28:	00eb      	lsls	r3, r5, #3
 8004d2a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004d2e:	00e2      	lsls	r2, r4, #3
 8004d30:	4614      	mov	r4, r2
 8004d32:	461d      	mov	r5, r3
 8004d34:	4643      	mov	r3, r8
 8004d36:	18e3      	adds	r3, r4, r3
 8004d38:	603b      	str	r3, [r7, #0]
 8004d3a:	464b      	mov	r3, r9
 8004d3c:	eb45 0303 	adc.w	r3, r5, r3
 8004d40:	607b      	str	r3, [r7, #4]
 8004d42:	f04f 0200 	mov.w	r2, #0
 8004d46:	f04f 0300 	mov.w	r3, #0
 8004d4a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004d4e:	4629      	mov	r1, r5
 8004d50:	028b      	lsls	r3, r1, #10
 8004d52:	4621      	mov	r1, r4
 8004d54:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004d58:	4621      	mov	r1, r4
 8004d5a:	028a      	lsls	r2, r1, #10
 8004d5c:	4610      	mov	r0, r2
 8004d5e:	4619      	mov	r1, r3
 8004d60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d64:	2200      	movs	r2, #0
 8004d66:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004d68:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004d6a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004d6e:	f7fb ff5b 	bl	8000c28 <__aeabi_uldivmod>
 8004d72:	4602      	mov	r2, r0
 8004d74:	460b      	mov	r3, r1
 8004d76:	4613      	mov	r3, r2
 8004d78:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004d7c:	4b0d      	ldr	r3, [pc, #52]	@ (8004db4 <HAL_RCC_GetSysClockFreq+0x458>)
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	0f1b      	lsrs	r3, r3, #28
 8004d82:	f003 0307 	and.w	r3, r3, #7
 8004d86:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8004d8a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004d8e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004d92:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d96:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004d9a:	e003      	b.n	8004da4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d9c:	4b06      	ldr	r3, [pc, #24]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0x45c>)
 8004d9e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004da2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004da4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	37b8      	adds	r7, #184	@ 0xb8
 8004dac:	46bd      	mov	sp, r7
 8004dae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004db2:	bf00      	nop
 8004db4:	40023800 	.word	0x40023800
 8004db8:	00f42400 	.word	0x00f42400

08004dbc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b086      	sub	sp, #24
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d101      	bne.n	8004dce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004dca:	2301      	movs	r3, #1
 8004dcc:	e28d      	b.n	80052ea <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f003 0301 	and.w	r3, r3, #1
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	f000 8083 	beq.w	8004ee2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004ddc:	4b94      	ldr	r3, [pc, #592]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	f003 030c 	and.w	r3, r3, #12
 8004de4:	2b04      	cmp	r3, #4
 8004de6:	d019      	beq.n	8004e1c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004de8:	4b91      	ldr	r3, [pc, #580]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8004dea:	689b      	ldr	r3, [r3, #8]
 8004dec:	f003 030c 	and.w	r3, r3, #12
        || \
 8004df0:	2b08      	cmp	r3, #8
 8004df2:	d106      	bne.n	8004e02 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004df4:	4b8e      	ldr	r3, [pc, #568]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004dfc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e00:	d00c      	beq.n	8004e1c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e02:	4b8b      	ldr	r3, [pc, #556]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004e0a:	2b0c      	cmp	r3, #12
 8004e0c:	d112      	bne.n	8004e34 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e0e:	4b88      	ldr	r3, [pc, #544]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e16:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e1a:	d10b      	bne.n	8004e34 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e1c:	4b84      	ldr	r3, [pc, #528]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d05b      	beq.n	8004ee0 <HAL_RCC_OscConfig+0x124>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d157      	bne.n	8004ee0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004e30:	2301      	movs	r3, #1
 8004e32:	e25a      	b.n	80052ea <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e3c:	d106      	bne.n	8004e4c <HAL_RCC_OscConfig+0x90>
 8004e3e:	4b7c      	ldr	r3, [pc, #496]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4a7b      	ldr	r2, [pc, #492]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8004e44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e48:	6013      	str	r3, [r2, #0]
 8004e4a:	e01d      	b.n	8004e88 <HAL_RCC_OscConfig+0xcc>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004e54:	d10c      	bne.n	8004e70 <HAL_RCC_OscConfig+0xb4>
 8004e56:	4b76      	ldr	r3, [pc, #472]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a75      	ldr	r2, [pc, #468]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8004e5c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e60:	6013      	str	r3, [r2, #0]
 8004e62:	4b73      	ldr	r3, [pc, #460]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a72      	ldr	r2, [pc, #456]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8004e68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e6c:	6013      	str	r3, [r2, #0]
 8004e6e:	e00b      	b.n	8004e88 <HAL_RCC_OscConfig+0xcc>
 8004e70:	4b6f      	ldr	r3, [pc, #444]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a6e      	ldr	r2, [pc, #440]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8004e76:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e7a:	6013      	str	r3, [r2, #0]
 8004e7c:	4b6c      	ldr	r3, [pc, #432]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a6b      	ldr	r2, [pc, #428]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8004e82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d013      	beq.n	8004eb8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e90:	f7fe f8fe 	bl	8003090 <HAL_GetTick>
 8004e94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e96:	e008      	b.n	8004eaa <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e98:	f7fe f8fa 	bl	8003090 <HAL_GetTick>
 8004e9c:	4602      	mov	r2, r0
 8004e9e:	693b      	ldr	r3, [r7, #16]
 8004ea0:	1ad3      	subs	r3, r2, r3
 8004ea2:	2b64      	cmp	r3, #100	@ 0x64
 8004ea4:	d901      	bls.n	8004eaa <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004ea6:	2303      	movs	r3, #3
 8004ea8:	e21f      	b.n	80052ea <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004eaa:	4b61      	ldr	r3, [pc, #388]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d0f0      	beq.n	8004e98 <HAL_RCC_OscConfig+0xdc>
 8004eb6:	e014      	b.n	8004ee2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eb8:	f7fe f8ea 	bl	8003090 <HAL_GetTick>
 8004ebc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ebe:	e008      	b.n	8004ed2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ec0:	f7fe f8e6 	bl	8003090 <HAL_GetTick>
 8004ec4:	4602      	mov	r2, r0
 8004ec6:	693b      	ldr	r3, [r7, #16]
 8004ec8:	1ad3      	subs	r3, r2, r3
 8004eca:	2b64      	cmp	r3, #100	@ 0x64
 8004ecc:	d901      	bls.n	8004ed2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004ece:	2303      	movs	r3, #3
 8004ed0:	e20b      	b.n	80052ea <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ed2:	4b57      	ldr	r3, [pc, #348]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d1f0      	bne.n	8004ec0 <HAL_RCC_OscConfig+0x104>
 8004ede:	e000      	b.n	8004ee2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ee0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f003 0302 	and.w	r3, r3, #2
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d06f      	beq.n	8004fce <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004eee:	4b50      	ldr	r3, [pc, #320]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	f003 030c 	and.w	r3, r3, #12
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d017      	beq.n	8004f2a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004efa:	4b4d      	ldr	r3, [pc, #308]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8004efc:	689b      	ldr	r3, [r3, #8]
 8004efe:	f003 030c 	and.w	r3, r3, #12
        || \
 8004f02:	2b08      	cmp	r3, #8
 8004f04:	d105      	bne.n	8004f12 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004f06:	4b4a      	ldr	r3, [pc, #296]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d00b      	beq.n	8004f2a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f12:	4b47      	ldr	r3, [pc, #284]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8004f14:	689b      	ldr	r3, [r3, #8]
 8004f16:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004f1a:	2b0c      	cmp	r3, #12
 8004f1c:	d11c      	bne.n	8004f58 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f1e:	4b44      	ldr	r3, [pc, #272]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d116      	bne.n	8004f58 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f2a:	4b41      	ldr	r3, [pc, #260]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f003 0302 	and.w	r3, r3, #2
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d005      	beq.n	8004f42 <HAL_RCC_OscConfig+0x186>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	68db      	ldr	r3, [r3, #12]
 8004f3a:	2b01      	cmp	r3, #1
 8004f3c:	d001      	beq.n	8004f42 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	e1d3      	b.n	80052ea <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f42:	4b3b      	ldr	r3, [pc, #236]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	691b      	ldr	r3, [r3, #16]
 8004f4e:	00db      	lsls	r3, r3, #3
 8004f50:	4937      	ldr	r1, [pc, #220]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8004f52:	4313      	orrs	r3, r2
 8004f54:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f56:	e03a      	b.n	8004fce <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	68db      	ldr	r3, [r3, #12]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d020      	beq.n	8004fa2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f60:	4b34      	ldr	r3, [pc, #208]	@ (8005034 <HAL_RCC_OscConfig+0x278>)
 8004f62:	2201      	movs	r2, #1
 8004f64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f66:	f7fe f893 	bl	8003090 <HAL_GetTick>
 8004f6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f6c:	e008      	b.n	8004f80 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f6e:	f7fe f88f 	bl	8003090 <HAL_GetTick>
 8004f72:	4602      	mov	r2, r0
 8004f74:	693b      	ldr	r3, [r7, #16]
 8004f76:	1ad3      	subs	r3, r2, r3
 8004f78:	2b02      	cmp	r3, #2
 8004f7a:	d901      	bls.n	8004f80 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004f7c:	2303      	movs	r3, #3
 8004f7e:	e1b4      	b.n	80052ea <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f80:	4b2b      	ldr	r3, [pc, #172]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f003 0302 	and.w	r3, r3, #2
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d0f0      	beq.n	8004f6e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f8c:	4b28      	ldr	r3, [pc, #160]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	691b      	ldr	r3, [r3, #16]
 8004f98:	00db      	lsls	r3, r3, #3
 8004f9a:	4925      	ldr	r1, [pc, #148]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	600b      	str	r3, [r1, #0]
 8004fa0:	e015      	b.n	8004fce <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004fa2:	4b24      	ldr	r3, [pc, #144]	@ (8005034 <HAL_RCC_OscConfig+0x278>)
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fa8:	f7fe f872 	bl	8003090 <HAL_GetTick>
 8004fac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004fae:	e008      	b.n	8004fc2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004fb0:	f7fe f86e 	bl	8003090 <HAL_GetTick>
 8004fb4:	4602      	mov	r2, r0
 8004fb6:	693b      	ldr	r3, [r7, #16]
 8004fb8:	1ad3      	subs	r3, r2, r3
 8004fba:	2b02      	cmp	r3, #2
 8004fbc:	d901      	bls.n	8004fc2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004fbe:	2303      	movs	r3, #3
 8004fc0:	e193      	b.n	80052ea <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004fc2:	4b1b      	ldr	r3, [pc, #108]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f003 0302 	and.w	r3, r3, #2
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d1f0      	bne.n	8004fb0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f003 0308 	and.w	r3, r3, #8
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d036      	beq.n	8005048 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	695b      	ldr	r3, [r3, #20]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d016      	beq.n	8005010 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004fe2:	4b15      	ldr	r3, [pc, #84]	@ (8005038 <HAL_RCC_OscConfig+0x27c>)
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fe8:	f7fe f852 	bl	8003090 <HAL_GetTick>
 8004fec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004fee:	e008      	b.n	8005002 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ff0:	f7fe f84e 	bl	8003090 <HAL_GetTick>
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	1ad3      	subs	r3, r2, r3
 8004ffa:	2b02      	cmp	r3, #2
 8004ffc:	d901      	bls.n	8005002 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004ffe:	2303      	movs	r3, #3
 8005000:	e173      	b.n	80052ea <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005002:	4b0b      	ldr	r3, [pc, #44]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8005004:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005006:	f003 0302 	and.w	r3, r3, #2
 800500a:	2b00      	cmp	r3, #0
 800500c:	d0f0      	beq.n	8004ff0 <HAL_RCC_OscConfig+0x234>
 800500e:	e01b      	b.n	8005048 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005010:	4b09      	ldr	r3, [pc, #36]	@ (8005038 <HAL_RCC_OscConfig+0x27c>)
 8005012:	2200      	movs	r2, #0
 8005014:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005016:	f7fe f83b 	bl	8003090 <HAL_GetTick>
 800501a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800501c:	e00e      	b.n	800503c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800501e:	f7fe f837 	bl	8003090 <HAL_GetTick>
 8005022:	4602      	mov	r2, r0
 8005024:	693b      	ldr	r3, [r7, #16]
 8005026:	1ad3      	subs	r3, r2, r3
 8005028:	2b02      	cmp	r3, #2
 800502a:	d907      	bls.n	800503c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800502c:	2303      	movs	r3, #3
 800502e:	e15c      	b.n	80052ea <HAL_RCC_OscConfig+0x52e>
 8005030:	40023800 	.word	0x40023800
 8005034:	42470000 	.word	0x42470000
 8005038:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800503c:	4b8a      	ldr	r3, [pc, #552]	@ (8005268 <HAL_RCC_OscConfig+0x4ac>)
 800503e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005040:	f003 0302 	and.w	r3, r3, #2
 8005044:	2b00      	cmp	r3, #0
 8005046:	d1ea      	bne.n	800501e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 0304 	and.w	r3, r3, #4
 8005050:	2b00      	cmp	r3, #0
 8005052:	f000 8097 	beq.w	8005184 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005056:	2300      	movs	r3, #0
 8005058:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800505a:	4b83      	ldr	r3, [pc, #524]	@ (8005268 <HAL_RCC_OscConfig+0x4ac>)
 800505c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800505e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005062:	2b00      	cmp	r3, #0
 8005064:	d10f      	bne.n	8005086 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005066:	2300      	movs	r3, #0
 8005068:	60bb      	str	r3, [r7, #8]
 800506a:	4b7f      	ldr	r3, [pc, #508]	@ (8005268 <HAL_RCC_OscConfig+0x4ac>)
 800506c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800506e:	4a7e      	ldr	r2, [pc, #504]	@ (8005268 <HAL_RCC_OscConfig+0x4ac>)
 8005070:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005074:	6413      	str	r3, [r2, #64]	@ 0x40
 8005076:	4b7c      	ldr	r3, [pc, #496]	@ (8005268 <HAL_RCC_OscConfig+0x4ac>)
 8005078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800507a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800507e:	60bb      	str	r3, [r7, #8]
 8005080:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005082:	2301      	movs	r3, #1
 8005084:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005086:	4b79      	ldr	r3, [pc, #484]	@ (800526c <HAL_RCC_OscConfig+0x4b0>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800508e:	2b00      	cmp	r3, #0
 8005090:	d118      	bne.n	80050c4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005092:	4b76      	ldr	r3, [pc, #472]	@ (800526c <HAL_RCC_OscConfig+0x4b0>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4a75      	ldr	r2, [pc, #468]	@ (800526c <HAL_RCC_OscConfig+0x4b0>)
 8005098:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800509c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800509e:	f7fd fff7 	bl	8003090 <HAL_GetTick>
 80050a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050a4:	e008      	b.n	80050b8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050a6:	f7fd fff3 	bl	8003090 <HAL_GetTick>
 80050aa:	4602      	mov	r2, r0
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	1ad3      	subs	r3, r2, r3
 80050b0:	2b02      	cmp	r3, #2
 80050b2:	d901      	bls.n	80050b8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80050b4:	2303      	movs	r3, #3
 80050b6:	e118      	b.n	80052ea <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050b8:	4b6c      	ldr	r3, [pc, #432]	@ (800526c <HAL_RCC_OscConfig+0x4b0>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d0f0      	beq.n	80050a6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	689b      	ldr	r3, [r3, #8]
 80050c8:	2b01      	cmp	r3, #1
 80050ca:	d106      	bne.n	80050da <HAL_RCC_OscConfig+0x31e>
 80050cc:	4b66      	ldr	r3, [pc, #408]	@ (8005268 <HAL_RCC_OscConfig+0x4ac>)
 80050ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050d0:	4a65      	ldr	r2, [pc, #404]	@ (8005268 <HAL_RCC_OscConfig+0x4ac>)
 80050d2:	f043 0301 	orr.w	r3, r3, #1
 80050d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80050d8:	e01c      	b.n	8005114 <HAL_RCC_OscConfig+0x358>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	689b      	ldr	r3, [r3, #8]
 80050de:	2b05      	cmp	r3, #5
 80050e0:	d10c      	bne.n	80050fc <HAL_RCC_OscConfig+0x340>
 80050e2:	4b61      	ldr	r3, [pc, #388]	@ (8005268 <HAL_RCC_OscConfig+0x4ac>)
 80050e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050e6:	4a60      	ldr	r2, [pc, #384]	@ (8005268 <HAL_RCC_OscConfig+0x4ac>)
 80050e8:	f043 0304 	orr.w	r3, r3, #4
 80050ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80050ee:	4b5e      	ldr	r3, [pc, #376]	@ (8005268 <HAL_RCC_OscConfig+0x4ac>)
 80050f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050f2:	4a5d      	ldr	r2, [pc, #372]	@ (8005268 <HAL_RCC_OscConfig+0x4ac>)
 80050f4:	f043 0301 	orr.w	r3, r3, #1
 80050f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80050fa:	e00b      	b.n	8005114 <HAL_RCC_OscConfig+0x358>
 80050fc:	4b5a      	ldr	r3, [pc, #360]	@ (8005268 <HAL_RCC_OscConfig+0x4ac>)
 80050fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005100:	4a59      	ldr	r2, [pc, #356]	@ (8005268 <HAL_RCC_OscConfig+0x4ac>)
 8005102:	f023 0301 	bic.w	r3, r3, #1
 8005106:	6713      	str	r3, [r2, #112]	@ 0x70
 8005108:	4b57      	ldr	r3, [pc, #348]	@ (8005268 <HAL_RCC_OscConfig+0x4ac>)
 800510a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800510c:	4a56      	ldr	r2, [pc, #344]	@ (8005268 <HAL_RCC_OscConfig+0x4ac>)
 800510e:	f023 0304 	bic.w	r3, r3, #4
 8005112:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d015      	beq.n	8005148 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800511c:	f7fd ffb8 	bl	8003090 <HAL_GetTick>
 8005120:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005122:	e00a      	b.n	800513a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005124:	f7fd ffb4 	bl	8003090 <HAL_GetTick>
 8005128:	4602      	mov	r2, r0
 800512a:	693b      	ldr	r3, [r7, #16]
 800512c:	1ad3      	subs	r3, r2, r3
 800512e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005132:	4293      	cmp	r3, r2
 8005134:	d901      	bls.n	800513a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8005136:	2303      	movs	r3, #3
 8005138:	e0d7      	b.n	80052ea <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800513a:	4b4b      	ldr	r3, [pc, #300]	@ (8005268 <HAL_RCC_OscConfig+0x4ac>)
 800513c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800513e:	f003 0302 	and.w	r3, r3, #2
 8005142:	2b00      	cmp	r3, #0
 8005144:	d0ee      	beq.n	8005124 <HAL_RCC_OscConfig+0x368>
 8005146:	e014      	b.n	8005172 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005148:	f7fd ffa2 	bl	8003090 <HAL_GetTick>
 800514c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800514e:	e00a      	b.n	8005166 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005150:	f7fd ff9e 	bl	8003090 <HAL_GetTick>
 8005154:	4602      	mov	r2, r0
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	1ad3      	subs	r3, r2, r3
 800515a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800515e:	4293      	cmp	r3, r2
 8005160:	d901      	bls.n	8005166 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005162:	2303      	movs	r3, #3
 8005164:	e0c1      	b.n	80052ea <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005166:	4b40      	ldr	r3, [pc, #256]	@ (8005268 <HAL_RCC_OscConfig+0x4ac>)
 8005168:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800516a:	f003 0302 	and.w	r3, r3, #2
 800516e:	2b00      	cmp	r3, #0
 8005170:	d1ee      	bne.n	8005150 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005172:	7dfb      	ldrb	r3, [r7, #23]
 8005174:	2b01      	cmp	r3, #1
 8005176:	d105      	bne.n	8005184 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005178:	4b3b      	ldr	r3, [pc, #236]	@ (8005268 <HAL_RCC_OscConfig+0x4ac>)
 800517a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800517c:	4a3a      	ldr	r2, [pc, #232]	@ (8005268 <HAL_RCC_OscConfig+0x4ac>)
 800517e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005182:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	699b      	ldr	r3, [r3, #24]
 8005188:	2b00      	cmp	r3, #0
 800518a:	f000 80ad 	beq.w	80052e8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800518e:	4b36      	ldr	r3, [pc, #216]	@ (8005268 <HAL_RCC_OscConfig+0x4ac>)
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	f003 030c 	and.w	r3, r3, #12
 8005196:	2b08      	cmp	r3, #8
 8005198:	d060      	beq.n	800525c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	699b      	ldr	r3, [r3, #24]
 800519e:	2b02      	cmp	r3, #2
 80051a0:	d145      	bne.n	800522e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051a2:	4b33      	ldr	r3, [pc, #204]	@ (8005270 <HAL_RCC_OscConfig+0x4b4>)
 80051a4:	2200      	movs	r2, #0
 80051a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051a8:	f7fd ff72 	bl	8003090 <HAL_GetTick>
 80051ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051ae:	e008      	b.n	80051c2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051b0:	f7fd ff6e 	bl	8003090 <HAL_GetTick>
 80051b4:	4602      	mov	r2, r0
 80051b6:	693b      	ldr	r3, [r7, #16]
 80051b8:	1ad3      	subs	r3, r2, r3
 80051ba:	2b02      	cmp	r3, #2
 80051bc:	d901      	bls.n	80051c2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80051be:	2303      	movs	r3, #3
 80051c0:	e093      	b.n	80052ea <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051c2:	4b29      	ldr	r3, [pc, #164]	@ (8005268 <HAL_RCC_OscConfig+0x4ac>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d1f0      	bne.n	80051b0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	69da      	ldr	r2, [r3, #28]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6a1b      	ldr	r3, [r3, #32]
 80051d6:	431a      	orrs	r2, r3
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051dc:	019b      	lsls	r3, r3, #6
 80051de:	431a      	orrs	r2, r3
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051e4:	085b      	lsrs	r3, r3, #1
 80051e6:	3b01      	subs	r3, #1
 80051e8:	041b      	lsls	r3, r3, #16
 80051ea:	431a      	orrs	r2, r3
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051f0:	061b      	lsls	r3, r3, #24
 80051f2:	431a      	orrs	r2, r3
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051f8:	071b      	lsls	r3, r3, #28
 80051fa:	491b      	ldr	r1, [pc, #108]	@ (8005268 <HAL_RCC_OscConfig+0x4ac>)
 80051fc:	4313      	orrs	r3, r2
 80051fe:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005200:	4b1b      	ldr	r3, [pc, #108]	@ (8005270 <HAL_RCC_OscConfig+0x4b4>)
 8005202:	2201      	movs	r2, #1
 8005204:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005206:	f7fd ff43 	bl	8003090 <HAL_GetTick>
 800520a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800520c:	e008      	b.n	8005220 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800520e:	f7fd ff3f 	bl	8003090 <HAL_GetTick>
 8005212:	4602      	mov	r2, r0
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	1ad3      	subs	r3, r2, r3
 8005218:	2b02      	cmp	r3, #2
 800521a:	d901      	bls.n	8005220 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800521c:	2303      	movs	r3, #3
 800521e:	e064      	b.n	80052ea <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005220:	4b11      	ldr	r3, [pc, #68]	@ (8005268 <HAL_RCC_OscConfig+0x4ac>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005228:	2b00      	cmp	r3, #0
 800522a:	d0f0      	beq.n	800520e <HAL_RCC_OscConfig+0x452>
 800522c:	e05c      	b.n	80052e8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800522e:	4b10      	ldr	r3, [pc, #64]	@ (8005270 <HAL_RCC_OscConfig+0x4b4>)
 8005230:	2200      	movs	r2, #0
 8005232:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005234:	f7fd ff2c 	bl	8003090 <HAL_GetTick>
 8005238:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800523a:	e008      	b.n	800524e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800523c:	f7fd ff28 	bl	8003090 <HAL_GetTick>
 8005240:	4602      	mov	r2, r0
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	1ad3      	subs	r3, r2, r3
 8005246:	2b02      	cmp	r3, #2
 8005248:	d901      	bls.n	800524e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800524a:	2303      	movs	r3, #3
 800524c:	e04d      	b.n	80052ea <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800524e:	4b06      	ldr	r3, [pc, #24]	@ (8005268 <HAL_RCC_OscConfig+0x4ac>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005256:	2b00      	cmp	r3, #0
 8005258:	d1f0      	bne.n	800523c <HAL_RCC_OscConfig+0x480>
 800525a:	e045      	b.n	80052e8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	699b      	ldr	r3, [r3, #24]
 8005260:	2b01      	cmp	r3, #1
 8005262:	d107      	bne.n	8005274 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005264:	2301      	movs	r3, #1
 8005266:	e040      	b.n	80052ea <HAL_RCC_OscConfig+0x52e>
 8005268:	40023800 	.word	0x40023800
 800526c:	40007000 	.word	0x40007000
 8005270:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005274:	4b1f      	ldr	r3, [pc, #124]	@ (80052f4 <HAL_RCC_OscConfig+0x538>)
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	699b      	ldr	r3, [r3, #24]
 800527e:	2b01      	cmp	r3, #1
 8005280:	d030      	beq.n	80052e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800528c:	429a      	cmp	r2, r3
 800528e:	d129      	bne.n	80052e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800529a:	429a      	cmp	r2, r3
 800529c:	d122      	bne.n	80052e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800529e:	68fa      	ldr	r2, [r7, #12]
 80052a0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80052a4:	4013      	ands	r3, r2
 80052a6:	687a      	ldr	r2, [r7, #4]
 80052a8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80052aa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d119      	bne.n	80052e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052ba:	085b      	lsrs	r3, r3, #1
 80052bc:	3b01      	subs	r3, #1
 80052be:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d10f      	bne.n	80052e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052ce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80052d0:	429a      	cmp	r2, r3
 80052d2:	d107      	bne.n	80052e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052de:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80052e0:	429a      	cmp	r2, r3
 80052e2:	d001      	beq.n	80052e8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80052e4:	2301      	movs	r3, #1
 80052e6:	e000      	b.n	80052ea <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80052e8:	2300      	movs	r3, #0
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3718      	adds	r7, #24
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}
 80052f2:	bf00      	nop
 80052f4:	40023800 	.word	0x40023800

080052f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b082      	sub	sp, #8
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d101      	bne.n	800530a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005306:	2301      	movs	r3, #1
 8005308:	e07b      	b.n	8005402 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800530e:	2b00      	cmp	r3, #0
 8005310:	d108      	bne.n	8005324 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	685b      	ldr	r3, [r3, #4]
 8005316:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800531a:	d009      	beq.n	8005330 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2200      	movs	r2, #0
 8005320:	61da      	str	r2, [r3, #28]
 8005322:	e005      	b.n	8005330 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2200      	movs	r2, #0
 8005328:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2200      	movs	r2, #0
 800532e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2200      	movs	r2, #0
 8005334:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800533c:	b2db      	uxtb	r3, r3
 800533e:	2b00      	cmp	r3, #0
 8005340:	d106      	bne.n	8005350 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2200      	movs	r2, #0
 8005346:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800534a:	6878      	ldr	r0, [r7, #4]
 800534c:	f7fd fbc2 	bl	8002ad4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2202      	movs	r2, #2
 8005354:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005366:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	689b      	ldr	r3, [r3, #8]
 8005374:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005378:	431a      	orrs	r2, r3
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	68db      	ldr	r3, [r3, #12]
 800537e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005382:	431a      	orrs	r2, r3
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	691b      	ldr	r3, [r3, #16]
 8005388:	f003 0302 	and.w	r3, r3, #2
 800538c:	431a      	orrs	r2, r3
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	695b      	ldr	r3, [r3, #20]
 8005392:	f003 0301 	and.w	r3, r3, #1
 8005396:	431a      	orrs	r2, r3
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	699b      	ldr	r3, [r3, #24]
 800539c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80053a0:	431a      	orrs	r2, r3
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	69db      	ldr	r3, [r3, #28]
 80053a6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80053aa:	431a      	orrs	r2, r3
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6a1b      	ldr	r3, [r3, #32]
 80053b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053b4:	ea42 0103 	orr.w	r1, r2, r3
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053bc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	430a      	orrs	r2, r1
 80053c6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	699b      	ldr	r3, [r3, #24]
 80053cc:	0c1b      	lsrs	r3, r3, #16
 80053ce:	f003 0104 	and.w	r1, r3, #4
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053d6:	f003 0210 	and.w	r2, r3, #16
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	430a      	orrs	r2, r1
 80053e0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	69da      	ldr	r2, [r3, #28]
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80053f0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2200      	movs	r2, #0
 80053f6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2201      	movs	r2, #1
 80053fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005400:	2300      	movs	r3, #0
}
 8005402:	4618      	mov	r0, r3
 8005404:	3708      	adds	r7, #8
 8005406:	46bd      	mov	sp, r7
 8005408:	bd80      	pop	{r7, pc}

0800540a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800540a:	b580      	push	{r7, lr}
 800540c:	b082      	sub	sp, #8
 800540e:	af00      	add	r7, sp, #0
 8005410:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d101      	bne.n	800541c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005418:	2301      	movs	r3, #1
 800541a:	e041      	b.n	80054a0 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005422:	b2db      	uxtb	r3, r3
 8005424:	2b00      	cmp	r3, #0
 8005426:	d106      	bne.n	8005436 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2200      	movs	r2, #0
 800542c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005430:	6878      	ldr	r0, [r7, #4]
 8005432:	f000 f839 	bl	80054a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2202      	movs	r2, #2
 800543a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681a      	ldr	r2, [r3, #0]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	3304      	adds	r3, #4
 8005446:	4619      	mov	r1, r3
 8005448:	4610      	mov	r0, r2
 800544a:	f000 f9b9 	bl	80057c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2201      	movs	r2, #1
 8005452:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2201      	movs	r2, #1
 800545a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2201      	movs	r2, #1
 8005462:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2201      	movs	r2, #1
 800546a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2201      	movs	r2, #1
 8005472:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2201      	movs	r2, #1
 800547a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2201      	movs	r2, #1
 8005482:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2201      	movs	r2, #1
 800548a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2201      	movs	r2, #1
 8005492:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2201      	movs	r2, #1
 800549a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800549e:	2300      	movs	r3, #0
}
 80054a0:	4618      	mov	r0, r3
 80054a2:	3708      	adds	r7, #8
 80054a4:	46bd      	mov	sp, r7
 80054a6:	bd80      	pop	{r7, pc}

080054a8 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b083      	sub	sp, #12
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80054b0:	bf00      	nop
 80054b2:	370c      	adds	r7, #12
 80054b4:	46bd      	mov	sp, r7
 80054b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ba:	4770      	bx	lr

080054bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80054bc:	b480      	push	{r7}
 80054be:	b085      	sub	sp, #20
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054ca:	b2db      	uxtb	r3, r3
 80054cc:	2b01      	cmp	r3, #1
 80054ce:	d001      	beq.n	80054d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80054d0:	2301      	movs	r3, #1
 80054d2:	e04e      	b.n	8005572 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2202      	movs	r2, #2
 80054d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	68da      	ldr	r2, [r3, #12]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f042 0201 	orr.w	r2, r2, #1
 80054ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a23      	ldr	r2, [pc, #140]	@ (8005580 <HAL_TIM_Base_Start_IT+0xc4>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d022      	beq.n	800553c <HAL_TIM_Base_Start_IT+0x80>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054fe:	d01d      	beq.n	800553c <HAL_TIM_Base_Start_IT+0x80>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a1f      	ldr	r2, [pc, #124]	@ (8005584 <HAL_TIM_Base_Start_IT+0xc8>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d018      	beq.n	800553c <HAL_TIM_Base_Start_IT+0x80>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4a1e      	ldr	r2, [pc, #120]	@ (8005588 <HAL_TIM_Base_Start_IT+0xcc>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d013      	beq.n	800553c <HAL_TIM_Base_Start_IT+0x80>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a1c      	ldr	r2, [pc, #112]	@ (800558c <HAL_TIM_Base_Start_IT+0xd0>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d00e      	beq.n	800553c <HAL_TIM_Base_Start_IT+0x80>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	4a1b      	ldr	r2, [pc, #108]	@ (8005590 <HAL_TIM_Base_Start_IT+0xd4>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d009      	beq.n	800553c <HAL_TIM_Base_Start_IT+0x80>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	4a19      	ldr	r2, [pc, #100]	@ (8005594 <HAL_TIM_Base_Start_IT+0xd8>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d004      	beq.n	800553c <HAL_TIM_Base_Start_IT+0x80>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4a18      	ldr	r2, [pc, #96]	@ (8005598 <HAL_TIM_Base_Start_IT+0xdc>)
 8005538:	4293      	cmp	r3, r2
 800553a:	d111      	bne.n	8005560 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	689b      	ldr	r3, [r3, #8]
 8005542:	f003 0307 	and.w	r3, r3, #7
 8005546:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2b06      	cmp	r3, #6
 800554c:	d010      	beq.n	8005570 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	681a      	ldr	r2, [r3, #0]
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f042 0201 	orr.w	r2, r2, #1
 800555c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800555e:	e007      	b.n	8005570 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	681a      	ldr	r2, [r3, #0]
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f042 0201 	orr.w	r2, r2, #1
 800556e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005570:	2300      	movs	r3, #0
}
 8005572:	4618      	mov	r0, r3
 8005574:	3714      	adds	r7, #20
 8005576:	46bd      	mov	sp, r7
 8005578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557c:	4770      	bx	lr
 800557e:	bf00      	nop
 8005580:	40010000 	.word	0x40010000
 8005584:	40000400 	.word	0x40000400
 8005588:	40000800 	.word	0x40000800
 800558c:	40000c00 	.word	0x40000c00
 8005590:	40010400 	.word	0x40010400
 8005594:	40014000 	.word	0x40014000
 8005598:	40001800 	.word	0x40001800

0800559c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b082      	sub	sp, #8
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d101      	bne.n	80055ae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	e041      	b.n	8005632 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055b4:	b2db      	uxtb	r3, r3
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d106      	bne.n	80055c8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2200      	movs	r2, #0
 80055be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80055c2:	6878      	ldr	r0, [r7, #4]
 80055c4:	f7fd face 	bl	8002b64 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2202      	movs	r2, #2
 80055cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681a      	ldr	r2, [r3, #0]
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	3304      	adds	r3, #4
 80055d8:	4619      	mov	r1, r3
 80055da:	4610      	mov	r0, r2
 80055dc:	f000 f8f0 	bl	80057c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2201      	movs	r2, #1
 80055e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2201      	movs	r2, #1
 80055ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2201      	movs	r2, #1
 80055f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2201      	movs	r2, #1
 80055fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2201      	movs	r2, #1
 8005604:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2201      	movs	r2, #1
 800560c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2201      	movs	r2, #1
 8005614:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2201      	movs	r2, #1
 800561c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2201      	movs	r2, #1
 8005624:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2201      	movs	r2, #1
 800562c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005630:	2300      	movs	r3, #0
}
 8005632:	4618      	mov	r0, r3
 8005634:	3708      	adds	r7, #8
 8005636:	46bd      	mov	sp, r7
 8005638:	bd80      	pop	{r7, pc}
	...

0800563c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b086      	sub	sp, #24
 8005640:	af00      	add	r7, sp, #0
 8005642:	60f8      	str	r0, [r7, #12]
 8005644:	60b9      	str	r1, [r7, #8]
 8005646:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005648:	2300      	movs	r3, #0
 800564a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005652:	2b01      	cmp	r3, #1
 8005654:	d101      	bne.n	800565a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005656:	2302      	movs	r3, #2
 8005658:	e0ae      	b.n	80057b8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	2201      	movs	r2, #1
 800565e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2b0c      	cmp	r3, #12
 8005666:	f200 809f 	bhi.w	80057a8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800566a:	a201      	add	r2, pc, #4	@ (adr r2, 8005670 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800566c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005670:	080056a5 	.word	0x080056a5
 8005674:	080057a9 	.word	0x080057a9
 8005678:	080057a9 	.word	0x080057a9
 800567c:	080057a9 	.word	0x080057a9
 8005680:	080056e5 	.word	0x080056e5
 8005684:	080057a9 	.word	0x080057a9
 8005688:	080057a9 	.word	0x080057a9
 800568c:	080057a9 	.word	0x080057a9
 8005690:	08005727 	.word	0x08005727
 8005694:	080057a9 	.word	0x080057a9
 8005698:	080057a9 	.word	0x080057a9
 800569c:	080057a9 	.word	0x080057a9
 80056a0:	08005767 	.word	0x08005767
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	68b9      	ldr	r1, [r7, #8]
 80056aa:	4618      	mov	r0, r3
 80056ac:	f000 f92e 	bl	800590c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	699a      	ldr	r2, [r3, #24]
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f042 0208 	orr.w	r2, r2, #8
 80056be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	699a      	ldr	r2, [r3, #24]
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f022 0204 	bic.w	r2, r2, #4
 80056ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	6999      	ldr	r1, [r3, #24]
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	691a      	ldr	r2, [r3, #16]
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	430a      	orrs	r2, r1
 80056e0:	619a      	str	r2, [r3, #24]
      break;
 80056e2:	e064      	b.n	80057ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	68b9      	ldr	r1, [r7, #8]
 80056ea:	4618      	mov	r0, r3
 80056ec:	f000 f97e 	bl	80059ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	699a      	ldr	r2, [r3, #24]
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80056fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	699a      	ldr	r2, [r3, #24]
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800570e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	6999      	ldr	r1, [r3, #24]
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	691b      	ldr	r3, [r3, #16]
 800571a:	021a      	lsls	r2, r3, #8
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	430a      	orrs	r2, r1
 8005722:	619a      	str	r2, [r3, #24]
      break;
 8005724:	e043      	b.n	80057ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	68b9      	ldr	r1, [r7, #8]
 800572c:	4618      	mov	r0, r3
 800572e:	f000 f9d3 	bl	8005ad8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	69da      	ldr	r2, [r3, #28]
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f042 0208 	orr.w	r2, r2, #8
 8005740:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	69da      	ldr	r2, [r3, #28]
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f022 0204 	bic.w	r2, r2, #4
 8005750:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	69d9      	ldr	r1, [r3, #28]
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	691a      	ldr	r2, [r3, #16]
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	430a      	orrs	r2, r1
 8005762:	61da      	str	r2, [r3, #28]
      break;
 8005764:	e023      	b.n	80057ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	68b9      	ldr	r1, [r7, #8]
 800576c:	4618      	mov	r0, r3
 800576e:	f000 fa27 	bl	8005bc0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	69da      	ldr	r2, [r3, #28]
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005780:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	69da      	ldr	r2, [r3, #28]
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005790:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	69d9      	ldr	r1, [r3, #28]
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	691b      	ldr	r3, [r3, #16]
 800579c:	021a      	lsls	r2, r3, #8
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	430a      	orrs	r2, r1
 80057a4:	61da      	str	r2, [r3, #28]
      break;
 80057a6:	e002      	b.n	80057ae <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80057a8:	2301      	movs	r3, #1
 80057aa:	75fb      	strb	r3, [r7, #23]
      break;
 80057ac:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2200      	movs	r2, #0
 80057b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80057b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	3718      	adds	r7, #24
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}

080057c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b085      	sub	sp, #20
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
 80057c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	4a43      	ldr	r2, [pc, #268]	@ (80058e0 <TIM_Base_SetConfig+0x120>)
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d013      	beq.n	8005800 <TIM_Base_SetConfig+0x40>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057de:	d00f      	beq.n	8005800 <TIM_Base_SetConfig+0x40>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	4a40      	ldr	r2, [pc, #256]	@ (80058e4 <TIM_Base_SetConfig+0x124>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d00b      	beq.n	8005800 <TIM_Base_SetConfig+0x40>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	4a3f      	ldr	r2, [pc, #252]	@ (80058e8 <TIM_Base_SetConfig+0x128>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d007      	beq.n	8005800 <TIM_Base_SetConfig+0x40>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	4a3e      	ldr	r2, [pc, #248]	@ (80058ec <TIM_Base_SetConfig+0x12c>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d003      	beq.n	8005800 <TIM_Base_SetConfig+0x40>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	4a3d      	ldr	r2, [pc, #244]	@ (80058f0 <TIM_Base_SetConfig+0x130>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d108      	bne.n	8005812 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005806:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	68fa      	ldr	r2, [r7, #12]
 800580e:	4313      	orrs	r3, r2
 8005810:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	4a32      	ldr	r2, [pc, #200]	@ (80058e0 <TIM_Base_SetConfig+0x120>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d02b      	beq.n	8005872 <TIM_Base_SetConfig+0xb2>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005820:	d027      	beq.n	8005872 <TIM_Base_SetConfig+0xb2>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	4a2f      	ldr	r2, [pc, #188]	@ (80058e4 <TIM_Base_SetConfig+0x124>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d023      	beq.n	8005872 <TIM_Base_SetConfig+0xb2>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	4a2e      	ldr	r2, [pc, #184]	@ (80058e8 <TIM_Base_SetConfig+0x128>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d01f      	beq.n	8005872 <TIM_Base_SetConfig+0xb2>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	4a2d      	ldr	r2, [pc, #180]	@ (80058ec <TIM_Base_SetConfig+0x12c>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d01b      	beq.n	8005872 <TIM_Base_SetConfig+0xb2>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	4a2c      	ldr	r2, [pc, #176]	@ (80058f0 <TIM_Base_SetConfig+0x130>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d017      	beq.n	8005872 <TIM_Base_SetConfig+0xb2>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	4a2b      	ldr	r2, [pc, #172]	@ (80058f4 <TIM_Base_SetConfig+0x134>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d013      	beq.n	8005872 <TIM_Base_SetConfig+0xb2>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	4a2a      	ldr	r2, [pc, #168]	@ (80058f8 <TIM_Base_SetConfig+0x138>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d00f      	beq.n	8005872 <TIM_Base_SetConfig+0xb2>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	4a29      	ldr	r2, [pc, #164]	@ (80058fc <TIM_Base_SetConfig+0x13c>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d00b      	beq.n	8005872 <TIM_Base_SetConfig+0xb2>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	4a28      	ldr	r2, [pc, #160]	@ (8005900 <TIM_Base_SetConfig+0x140>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d007      	beq.n	8005872 <TIM_Base_SetConfig+0xb2>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	4a27      	ldr	r2, [pc, #156]	@ (8005904 <TIM_Base_SetConfig+0x144>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d003      	beq.n	8005872 <TIM_Base_SetConfig+0xb2>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	4a26      	ldr	r2, [pc, #152]	@ (8005908 <TIM_Base_SetConfig+0x148>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d108      	bne.n	8005884 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005878:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	68db      	ldr	r3, [r3, #12]
 800587e:	68fa      	ldr	r2, [r7, #12]
 8005880:	4313      	orrs	r3, r2
 8005882:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	695b      	ldr	r3, [r3, #20]
 800588e:	4313      	orrs	r3, r2
 8005890:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	689a      	ldr	r2, [r3, #8]
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	681a      	ldr	r2, [r3, #0]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	4a0e      	ldr	r2, [pc, #56]	@ (80058e0 <TIM_Base_SetConfig+0x120>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d003      	beq.n	80058b2 <TIM_Base_SetConfig+0xf2>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	4a10      	ldr	r2, [pc, #64]	@ (80058f0 <TIM_Base_SetConfig+0x130>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d103      	bne.n	80058ba <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	691a      	ldr	r2, [r3, #16]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f043 0204 	orr.w	r2, r3, #4
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2201      	movs	r2, #1
 80058ca:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	68fa      	ldr	r2, [r7, #12]
 80058d0:	601a      	str	r2, [r3, #0]
}
 80058d2:	bf00      	nop
 80058d4:	3714      	adds	r7, #20
 80058d6:	46bd      	mov	sp, r7
 80058d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058dc:	4770      	bx	lr
 80058de:	bf00      	nop
 80058e0:	40010000 	.word	0x40010000
 80058e4:	40000400 	.word	0x40000400
 80058e8:	40000800 	.word	0x40000800
 80058ec:	40000c00 	.word	0x40000c00
 80058f0:	40010400 	.word	0x40010400
 80058f4:	40014000 	.word	0x40014000
 80058f8:	40014400 	.word	0x40014400
 80058fc:	40014800 	.word	0x40014800
 8005900:	40001800 	.word	0x40001800
 8005904:	40001c00 	.word	0x40001c00
 8005908:	40002000 	.word	0x40002000

0800590c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800590c:	b480      	push	{r7}
 800590e:	b087      	sub	sp, #28
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
 8005914:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6a1b      	ldr	r3, [r3, #32]
 800591a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6a1b      	ldr	r3, [r3, #32]
 8005920:	f023 0201 	bic.w	r2, r3, #1
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	699b      	ldr	r3, [r3, #24]
 8005932:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800593a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	f023 0303 	bic.w	r3, r3, #3
 8005942:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	68fa      	ldr	r2, [r7, #12]
 800594a:	4313      	orrs	r3, r2
 800594c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	f023 0302 	bic.w	r3, r3, #2
 8005954:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	689b      	ldr	r3, [r3, #8]
 800595a:	697a      	ldr	r2, [r7, #20]
 800595c:	4313      	orrs	r3, r2
 800595e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	4a20      	ldr	r2, [pc, #128]	@ (80059e4 <TIM_OC1_SetConfig+0xd8>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d003      	beq.n	8005970 <TIM_OC1_SetConfig+0x64>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4a1f      	ldr	r2, [pc, #124]	@ (80059e8 <TIM_OC1_SetConfig+0xdc>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d10c      	bne.n	800598a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	f023 0308 	bic.w	r3, r3, #8
 8005976:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	68db      	ldr	r3, [r3, #12]
 800597c:	697a      	ldr	r2, [r7, #20]
 800597e:	4313      	orrs	r3, r2
 8005980:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	f023 0304 	bic.w	r3, r3, #4
 8005988:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4a15      	ldr	r2, [pc, #84]	@ (80059e4 <TIM_OC1_SetConfig+0xd8>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d003      	beq.n	800599a <TIM_OC1_SetConfig+0x8e>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	4a14      	ldr	r2, [pc, #80]	@ (80059e8 <TIM_OC1_SetConfig+0xdc>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d111      	bne.n	80059be <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80059a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80059a2:	693b      	ldr	r3, [r7, #16]
 80059a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80059a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	695b      	ldr	r3, [r3, #20]
 80059ae:	693a      	ldr	r2, [r7, #16]
 80059b0:	4313      	orrs	r3, r2
 80059b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	699b      	ldr	r3, [r3, #24]
 80059b8:	693a      	ldr	r2, [r7, #16]
 80059ba:	4313      	orrs	r3, r2
 80059bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	693a      	ldr	r2, [r7, #16]
 80059c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	68fa      	ldr	r2, [r7, #12]
 80059c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	685a      	ldr	r2, [r3, #4]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	697a      	ldr	r2, [r7, #20]
 80059d6:	621a      	str	r2, [r3, #32]
}
 80059d8:	bf00      	nop
 80059da:	371c      	adds	r7, #28
 80059dc:	46bd      	mov	sp, r7
 80059de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e2:	4770      	bx	lr
 80059e4:	40010000 	.word	0x40010000
 80059e8:	40010400 	.word	0x40010400

080059ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059ec:	b480      	push	{r7}
 80059ee:	b087      	sub	sp, #28
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
 80059f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6a1b      	ldr	r3, [r3, #32]
 80059fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6a1b      	ldr	r3, [r3, #32]
 8005a00:	f023 0210 	bic.w	r2, r3, #16
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	699b      	ldr	r3, [r3, #24]
 8005a12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	021b      	lsls	r3, r3, #8
 8005a2a:	68fa      	ldr	r2, [r7, #12]
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005a30:	697b      	ldr	r3, [r7, #20]
 8005a32:	f023 0320 	bic.w	r3, r3, #32
 8005a36:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	689b      	ldr	r3, [r3, #8]
 8005a3c:	011b      	lsls	r3, r3, #4
 8005a3e:	697a      	ldr	r2, [r7, #20]
 8005a40:	4313      	orrs	r3, r2
 8005a42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	4a22      	ldr	r2, [pc, #136]	@ (8005ad0 <TIM_OC2_SetConfig+0xe4>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d003      	beq.n	8005a54 <TIM_OC2_SetConfig+0x68>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	4a21      	ldr	r2, [pc, #132]	@ (8005ad4 <TIM_OC2_SetConfig+0xe8>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d10d      	bne.n	8005a70 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	68db      	ldr	r3, [r3, #12]
 8005a60:	011b      	lsls	r3, r3, #4
 8005a62:	697a      	ldr	r2, [r7, #20]
 8005a64:	4313      	orrs	r3, r2
 8005a66:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005a68:	697b      	ldr	r3, [r7, #20]
 8005a6a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a6e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	4a17      	ldr	r2, [pc, #92]	@ (8005ad0 <TIM_OC2_SetConfig+0xe4>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d003      	beq.n	8005a80 <TIM_OC2_SetConfig+0x94>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	4a16      	ldr	r2, [pc, #88]	@ (8005ad4 <TIM_OC2_SetConfig+0xe8>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d113      	bne.n	8005aa8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005a86:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005a8e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	695b      	ldr	r3, [r3, #20]
 8005a94:	009b      	lsls	r3, r3, #2
 8005a96:	693a      	ldr	r2, [r7, #16]
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	699b      	ldr	r3, [r3, #24]
 8005aa0:	009b      	lsls	r3, r3, #2
 8005aa2:	693a      	ldr	r2, [r7, #16]
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	693a      	ldr	r2, [r7, #16]
 8005aac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	68fa      	ldr	r2, [r7, #12]
 8005ab2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	685a      	ldr	r2, [r3, #4]
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	697a      	ldr	r2, [r7, #20]
 8005ac0:	621a      	str	r2, [r3, #32]
}
 8005ac2:	bf00      	nop
 8005ac4:	371c      	adds	r7, #28
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005acc:	4770      	bx	lr
 8005ace:	bf00      	nop
 8005ad0:	40010000 	.word	0x40010000
 8005ad4:	40010400 	.word	0x40010400

08005ad8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b087      	sub	sp, #28
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
 8005ae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6a1b      	ldr	r3, [r3, #32]
 8005ae6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6a1b      	ldr	r3, [r3, #32]
 8005aec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	69db      	ldr	r3, [r3, #28]
 8005afe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	f023 0303 	bic.w	r3, r3, #3
 8005b0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	68fa      	ldr	r2, [r7, #12]
 8005b16:	4313      	orrs	r3, r2
 8005b18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005b1a:	697b      	ldr	r3, [r7, #20]
 8005b1c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005b20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	689b      	ldr	r3, [r3, #8]
 8005b26:	021b      	lsls	r3, r3, #8
 8005b28:	697a      	ldr	r2, [r7, #20]
 8005b2a:	4313      	orrs	r3, r2
 8005b2c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	4a21      	ldr	r2, [pc, #132]	@ (8005bb8 <TIM_OC3_SetConfig+0xe0>)
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d003      	beq.n	8005b3e <TIM_OC3_SetConfig+0x66>
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	4a20      	ldr	r2, [pc, #128]	@ (8005bbc <TIM_OC3_SetConfig+0xe4>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d10d      	bne.n	8005b5a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005b44:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	68db      	ldr	r3, [r3, #12]
 8005b4a:	021b      	lsls	r3, r3, #8
 8005b4c:	697a      	ldr	r2, [r7, #20]
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005b52:	697b      	ldr	r3, [r7, #20]
 8005b54:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005b58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	4a16      	ldr	r2, [pc, #88]	@ (8005bb8 <TIM_OC3_SetConfig+0xe0>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d003      	beq.n	8005b6a <TIM_OC3_SetConfig+0x92>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	4a15      	ldr	r2, [pc, #84]	@ (8005bbc <TIM_OC3_SetConfig+0xe4>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d113      	bne.n	8005b92 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005b6a:	693b      	ldr	r3, [r7, #16]
 8005b6c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005b70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005b72:	693b      	ldr	r3, [r7, #16]
 8005b74:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005b78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	695b      	ldr	r3, [r3, #20]
 8005b7e:	011b      	lsls	r3, r3, #4
 8005b80:	693a      	ldr	r2, [r7, #16]
 8005b82:	4313      	orrs	r3, r2
 8005b84:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	699b      	ldr	r3, [r3, #24]
 8005b8a:	011b      	lsls	r3, r3, #4
 8005b8c:	693a      	ldr	r2, [r7, #16]
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	693a      	ldr	r2, [r7, #16]
 8005b96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	68fa      	ldr	r2, [r7, #12]
 8005b9c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	685a      	ldr	r2, [r3, #4]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	697a      	ldr	r2, [r7, #20]
 8005baa:	621a      	str	r2, [r3, #32]
}
 8005bac:	bf00      	nop
 8005bae:	371c      	adds	r7, #28
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb6:	4770      	bx	lr
 8005bb8:	40010000 	.word	0x40010000
 8005bbc:	40010400 	.word	0x40010400

08005bc0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b087      	sub	sp, #28
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
 8005bc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6a1b      	ldr	r3, [r3, #32]
 8005bce:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6a1b      	ldr	r3, [r3, #32]
 8005bd4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	69db      	ldr	r3, [r3, #28]
 8005be6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005bee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005bf6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	021b      	lsls	r3, r3, #8
 8005bfe:	68fa      	ldr	r2, [r7, #12]
 8005c00:	4313      	orrs	r3, r2
 8005c02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005c04:	693b      	ldr	r3, [r7, #16]
 8005c06:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005c0a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	689b      	ldr	r3, [r3, #8]
 8005c10:	031b      	lsls	r3, r3, #12
 8005c12:	693a      	ldr	r2, [r7, #16]
 8005c14:	4313      	orrs	r3, r2
 8005c16:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	4a12      	ldr	r2, [pc, #72]	@ (8005c64 <TIM_OC4_SetConfig+0xa4>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d003      	beq.n	8005c28 <TIM_OC4_SetConfig+0x68>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	4a11      	ldr	r2, [pc, #68]	@ (8005c68 <TIM_OC4_SetConfig+0xa8>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d109      	bne.n	8005c3c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005c2e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	695b      	ldr	r3, [r3, #20]
 8005c34:	019b      	lsls	r3, r3, #6
 8005c36:	697a      	ldr	r2, [r7, #20]
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	697a      	ldr	r2, [r7, #20]
 8005c40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	68fa      	ldr	r2, [r7, #12]
 8005c46:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	685a      	ldr	r2, [r3, #4]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	693a      	ldr	r2, [r7, #16]
 8005c54:	621a      	str	r2, [r3, #32]
}
 8005c56:	bf00      	nop
 8005c58:	371c      	adds	r7, #28
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c60:	4770      	bx	lr
 8005c62:	bf00      	nop
 8005c64:	40010000 	.word	0x40010000
 8005c68:	40010400 	.word	0x40010400

08005c6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b085      	sub	sp, #20
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
 8005c74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	d101      	bne.n	8005c84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c80:	2302      	movs	r3, #2
 8005c82:	e05a      	b.n	8005d3a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2201      	movs	r2, #1
 8005c88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2202      	movs	r2, #2
 8005c90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	689b      	ldr	r3, [r3, #8]
 8005ca2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005caa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	68fa      	ldr	r2, [r7, #12]
 8005cb2:	4313      	orrs	r3, r2
 8005cb4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	68fa      	ldr	r2, [r7, #12]
 8005cbc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a21      	ldr	r2, [pc, #132]	@ (8005d48 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d022      	beq.n	8005d0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cd0:	d01d      	beq.n	8005d0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a1d      	ldr	r2, [pc, #116]	@ (8005d4c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d018      	beq.n	8005d0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a1b      	ldr	r2, [pc, #108]	@ (8005d50 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d013      	beq.n	8005d0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a1a      	ldr	r2, [pc, #104]	@ (8005d54 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d00e      	beq.n	8005d0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a18      	ldr	r2, [pc, #96]	@ (8005d58 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d009      	beq.n	8005d0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4a17      	ldr	r2, [pc, #92]	@ (8005d5c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d004      	beq.n	8005d0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	4a15      	ldr	r2, [pc, #84]	@ (8005d60 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d10c      	bne.n	8005d28 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d14:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	685b      	ldr	r3, [r3, #4]
 8005d1a:	68ba      	ldr	r2, [r7, #8]
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	68ba      	ldr	r2, [r7, #8]
 8005d26:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2200      	movs	r2, #0
 8005d34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005d38:	2300      	movs	r3, #0
}
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	3714      	adds	r7, #20
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d44:	4770      	bx	lr
 8005d46:	bf00      	nop
 8005d48:	40010000 	.word	0x40010000
 8005d4c:	40000400 	.word	0x40000400
 8005d50:	40000800 	.word	0x40000800
 8005d54:	40000c00 	.word	0x40000c00
 8005d58:	40010400 	.word	0x40010400
 8005d5c:	40014000 	.word	0x40014000
 8005d60:	40001800 	.word	0x40001800

08005d64 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b082      	sub	sp, #8
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d101      	bne.n	8005d76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	e042      	b.n	8005dfc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d7c:	b2db      	uxtb	r3, r3
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d106      	bne.n	8005d90 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2200      	movs	r2, #0
 8005d86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	f7fc ff80 	bl	8002c90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2224      	movs	r2, #36	@ 0x24
 8005d94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	68da      	ldr	r2, [r3, #12]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005da6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005da8:	6878      	ldr	r0, [r7, #4]
 8005daa:	f000 f82b 	bl	8005e04 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	691a      	ldr	r2, [r3, #16]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005dbc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	695a      	ldr	r2, [r3, #20]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005dcc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	68da      	ldr	r2, [r3, #12]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005ddc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2200      	movs	r2, #0
 8005de2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2220      	movs	r2, #32
 8005de8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2220      	movs	r2, #32
 8005df0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2200      	movs	r2, #0
 8005df8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005dfa:	2300      	movs	r3, #0
}
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	3708      	adds	r7, #8
 8005e00:	46bd      	mov	sp, r7
 8005e02:	bd80      	pop	{r7, pc}

08005e04 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e08:	b0c0      	sub	sp, #256	@ 0x100
 8005e0a:	af00      	add	r7, sp, #0
 8005e0c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	691b      	ldr	r3, [r3, #16]
 8005e18:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e20:	68d9      	ldr	r1, [r3, #12]
 8005e22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e26:	681a      	ldr	r2, [r3, #0]
 8005e28:	ea40 0301 	orr.w	r3, r0, r1
 8005e2c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005e2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e32:	689a      	ldr	r2, [r3, #8]
 8005e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e38:	691b      	ldr	r3, [r3, #16]
 8005e3a:	431a      	orrs	r2, r3
 8005e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e40:	695b      	ldr	r3, [r3, #20]
 8005e42:	431a      	orrs	r2, r3
 8005e44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e48:	69db      	ldr	r3, [r3, #28]
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	68db      	ldr	r3, [r3, #12]
 8005e58:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005e5c:	f021 010c 	bic.w	r1, r1, #12
 8005e60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e64:	681a      	ldr	r2, [r3, #0]
 8005e66:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005e6a:	430b      	orrs	r3, r1
 8005e6c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	695b      	ldr	r3, [r3, #20]
 8005e76:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005e7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e7e:	6999      	ldr	r1, [r3, #24]
 8005e80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e84:	681a      	ldr	r2, [r3, #0]
 8005e86:	ea40 0301 	orr.w	r3, r0, r1
 8005e8a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005e8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e90:	681a      	ldr	r2, [r3, #0]
 8005e92:	4b8f      	ldr	r3, [pc, #572]	@ (80060d0 <UART_SetConfig+0x2cc>)
 8005e94:	429a      	cmp	r2, r3
 8005e96:	d005      	beq.n	8005ea4 <UART_SetConfig+0xa0>
 8005e98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e9c:	681a      	ldr	r2, [r3, #0]
 8005e9e:	4b8d      	ldr	r3, [pc, #564]	@ (80060d4 <UART_SetConfig+0x2d0>)
 8005ea0:	429a      	cmp	r2, r3
 8005ea2:	d104      	bne.n	8005eae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005ea4:	f7fe fd14 	bl	80048d0 <HAL_RCC_GetPCLK2Freq>
 8005ea8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005eac:	e003      	b.n	8005eb6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005eae:	f7fe fcfb 	bl	80048a8 <HAL_RCC_GetPCLK1Freq>
 8005eb2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005eb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eba:	69db      	ldr	r3, [r3, #28]
 8005ebc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ec0:	f040 810c 	bne.w	80060dc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ec4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ec8:	2200      	movs	r2, #0
 8005eca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005ece:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005ed2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005ed6:	4622      	mov	r2, r4
 8005ed8:	462b      	mov	r3, r5
 8005eda:	1891      	adds	r1, r2, r2
 8005edc:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005ede:	415b      	adcs	r3, r3
 8005ee0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005ee2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005ee6:	4621      	mov	r1, r4
 8005ee8:	eb12 0801 	adds.w	r8, r2, r1
 8005eec:	4629      	mov	r1, r5
 8005eee:	eb43 0901 	adc.w	r9, r3, r1
 8005ef2:	f04f 0200 	mov.w	r2, #0
 8005ef6:	f04f 0300 	mov.w	r3, #0
 8005efa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005efe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005f02:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005f06:	4690      	mov	r8, r2
 8005f08:	4699      	mov	r9, r3
 8005f0a:	4623      	mov	r3, r4
 8005f0c:	eb18 0303 	adds.w	r3, r8, r3
 8005f10:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005f14:	462b      	mov	r3, r5
 8005f16:	eb49 0303 	adc.w	r3, r9, r3
 8005f1a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005f1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	2200      	movs	r2, #0
 8005f26:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005f2a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005f2e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005f32:	460b      	mov	r3, r1
 8005f34:	18db      	adds	r3, r3, r3
 8005f36:	653b      	str	r3, [r7, #80]	@ 0x50
 8005f38:	4613      	mov	r3, r2
 8005f3a:	eb42 0303 	adc.w	r3, r2, r3
 8005f3e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005f40:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005f44:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005f48:	f7fa fe6e 	bl	8000c28 <__aeabi_uldivmod>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	460b      	mov	r3, r1
 8005f50:	4b61      	ldr	r3, [pc, #388]	@ (80060d8 <UART_SetConfig+0x2d4>)
 8005f52:	fba3 2302 	umull	r2, r3, r3, r2
 8005f56:	095b      	lsrs	r3, r3, #5
 8005f58:	011c      	lsls	r4, r3, #4
 8005f5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f5e:	2200      	movs	r2, #0
 8005f60:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005f64:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005f68:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005f6c:	4642      	mov	r2, r8
 8005f6e:	464b      	mov	r3, r9
 8005f70:	1891      	adds	r1, r2, r2
 8005f72:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005f74:	415b      	adcs	r3, r3
 8005f76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f78:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005f7c:	4641      	mov	r1, r8
 8005f7e:	eb12 0a01 	adds.w	sl, r2, r1
 8005f82:	4649      	mov	r1, r9
 8005f84:	eb43 0b01 	adc.w	fp, r3, r1
 8005f88:	f04f 0200 	mov.w	r2, #0
 8005f8c:	f04f 0300 	mov.w	r3, #0
 8005f90:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005f94:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005f98:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f9c:	4692      	mov	sl, r2
 8005f9e:	469b      	mov	fp, r3
 8005fa0:	4643      	mov	r3, r8
 8005fa2:	eb1a 0303 	adds.w	r3, sl, r3
 8005fa6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005faa:	464b      	mov	r3, r9
 8005fac:	eb4b 0303 	adc.w	r3, fp, r3
 8005fb0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005fb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005fc0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005fc4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005fc8:	460b      	mov	r3, r1
 8005fca:	18db      	adds	r3, r3, r3
 8005fcc:	643b      	str	r3, [r7, #64]	@ 0x40
 8005fce:	4613      	mov	r3, r2
 8005fd0:	eb42 0303 	adc.w	r3, r2, r3
 8005fd4:	647b      	str	r3, [r7, #68]	@ 0x44
 8005fd6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005fda:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005fde:	f7fa fe23 	bl	8000c28 <__aeabi_uldivmod>
 8005fe2:	4602      	mov	r2, r0
 8005fe4:	460b      	mov	r3, r1
 8005fe6:	4611      	mov	r1, r2
 8005fe8:	4b3b      	ldr	r3, [pc, #236]	@ (80060d8 <UART_SetConfig+0x2d4>)
 8005fea:	fba3 2301 	umull	r2, r3, r3, r1
 8005fee:	095b      	lsrs	r3, r3, #5
 8005ff0:	2264      	movs	r2, #100	@ 0x64
 8005ff2:	fb02 f303 	mul.w	r3, r2, r3
 8005ff6:	1acb      	subs	r3, r1, r3
 8005ff8:	00db      	lsls	r3, r3, #3
 8005ffa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005ffe:	4b36      	ldr	r3, [pc, #216]	@ (80060d8 <UART_SetConfig+0x2d4>)
 8006000:	fba3 2302 	umull	r2, r3, r3, r2
 8006004:	095b      	lsrs	r3, r3, #5
 8006006:	005b      	lsls	r3, r3, #1
 8006008:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800600c:	441c      	add	r4, r3
 800600e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006012:	2200      	movs	r2, #0
 8006014:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006018:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800601c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006020:	4642      	mov	r2, r8
 8006022:	464b      	mov	r3, r9
 8006024:	1891      	adds	r1, r2, r2
 8006026:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006028:	415b      	adcs	r3, r3
 800602a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800602c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006030:	4641      	mov	r1, r8
 8006032:	1851      	adds	r1, r2, r1
 8006034:	6339      	str	r1, [r7, #48]	@ 0x30
 8006036:	4649      	mov	r1, r9
 8006038:	414b      	adcs	r3, r1
 800603a:	637b      	str	r3, [r7, #52]	@ 0x34
 800603c:	f04f 0200 	mov.w	r2, #0
 8006040:	f04f 0300 	mov.w	r3, #0
 8006044:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006048:	4659      	mov	r1, fp
 800604a:	00cb      	lsls	r3, r1, #3
 800604c:	4651      	mov	r1, sl
 800604e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006052:	4651      	mov	r1, sl
 8006054:	00ca      	lsls	r2, r1, #3
 8006056:	4610      	mov	r0, r2
 8006058:	4619      	mov	r1, r3
 800605a:	4603      	mov	r3, r0
 800605c:	4642      	mov	r2, r8
 800605e:	189b      	adds	r3, r3, r2
 8006060:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006064:	464b      	mov	r3, r9
 8006066:	460a      	mov	r2, r1
 8006068:	eb42 0303 	adc.w	r3, r2, r3
 800606c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006074:	685b      	ldr	r3, [r3, #4]
 8006076:	2200      	movs	r2, #0
 8006078:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800607c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006080:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006084:	460b      	mov	r3, r1
 8006086:	18db      	adds	r3, r3, r3
 8006088:	62bb      	str	r3, [r7, #40]	@ 0x28
 800608a:	4613      	mov	r3, r2
 800608c:	eb42 0303 	adc.w	r3, r2, r3
 8006090:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006092:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006096:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800609a:	f7fa fdc5 	bl	8000c28 <__aeabi_uldivmod>
 800609e:	4602      	mov	r2, r0
 80060a0:	460b      	mov	r3, r1
 80060a2:	4b0d      	ldr	r3, [pc, #52]	@ (80060d8 <UART_SetConfig+0x2d4>)
 80060a4:	fba3 1302 	umull	r1, r3, r3, r2
 80060a8:	095b      	lsrs	r3, r3, #5
 80060aa:	2164      	movs	r1, #100	@ 0x64
 80060ac:	fb01 f303 	mul.w	r3, r1, r3
 80060b0:	1ad3      	subs	r3, r2, r3
 80060b2:	00db      	lsls	r3, r3, #3
 80060b4:	3332      	adds	r3, #50	@ 0x32
 80060b6:	4a08      	ldr	r2, [pc, #32]	@ (80060d8 <UART_SetConfig+0x2d4>)
 80060b8:	fba2 2303 	umull	r2, r3, r2, r3
 80060bc:	095b      	lsrs	r3, r3, #5
 80060be:	f003 0207 	and.w	r2, r3, #7
 80060c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4422      	add	r2, r4
 80060ca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80060cc:	e106      	b.n	80062dc <UART_SetConfig+0x4d8>
 80060ce:	bf00      	nop
 80060d0:	40011000 	.word	0x40011000
 80060d4:	40011400 	.word	0x40011400
 80060d8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80060dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060e0:	2200      	movs	r2, #0
 80060e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80060e6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80060ea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80060ee:	4642      	mov	r2, r8
 80060f0:	464b      	mov	r3, r9
 80060f2:	1891      	adds	r1, r2, r2
 80060f4:	6239      	str	r1, [r7, #32]
 80060f6:	415b      	adcs	r3, r3
 80060f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80060fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80060fe:	4641      	mov	r1, r8
 8006100:	1854      	adds	r4, r2, r1
 8006102:	4649      	mov	r1, r9
 8006104:	eb43 0501 	adc.w	r5, r3, r1
 8006108:	f04f 0200 	mov.w	r2, #0
 800610c:	f04f 0300 	mov.w	r3, #0
 8006110:	00eb      	lsls	r3, r5, #3
 8006112:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006116:	00e2      	lsls	r2, r4, #3
 8006118:	4614      	mov	r4, r2
 800611a:	461d      	mov	r5, r3
 800611c:	4643      	mov	r3, r8
 800611e:	18e3      	adds	r3, r4, r3
 8006120:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006124:	464b      	mov	r3, r9
 8006126:	eb45 0303 	adc.w	r3, r5, r3
 800612a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800612e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006132:	685b      	ldr	r3, [r3, #4]
 8006134:	2200      	movs	r2, #0
 8006136:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800613a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800613e:	f04f 0200 	mov.w	r2, #0
 8006142:	f04f 0300 	mov.w	r3, #0
 8006146:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800614a:	4629      	mov	r1, r5
 800614c:	008b      	lsls	r3, r1, #2
 800614e:	4621      	mov	r1, r4
 8006150:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006154:	4621      	mov	r1, r4
 8006156:	008a      	lsls	r2, r1, #2
 8006158:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800615c:	f7fa fd64 	bl	8000c28 <__aeabi_uldivmod>
 8006160:	4602      	mov	r2, r0
 8006162:	460b      	mov	r3, r1
 8006164:	4b60      	ldr	r3, [pc, #384]	@ (80062e8 <UART_SetConfig+0x4e4>)
 8006166:	fba3 2302 	umull	r2, r3, r3, r2
 800616a:	095b      	lsrs	r3, r3, #5
 800616c:	011c      	lsls	r4, r3, #4
 800616e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006172:	2200      	movs	r2, #0
 8006174:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006178:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800617c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006180:	4642      	mov	r2, r8
 8006182:	464b      	mov	r3, r9
 8006184:	1891      	adds	r1, r2, r2
 8006186:	61b9      	str	r1, [r7, #24]
 8006188:	415b      	adcs	r3, r3
 800618a:	61fb      	str	r3, [r7, #28]
 800618c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006190:	4641      	mov	r1, r8
 8006192:	1851      	adds	r1, r2, r1
 8006194:	6139      	str	r1, [r7, #16]
 8006196:	4649      	mov	r1, r9
 8006198:	414b      	adcs	r3, r1
 800619a:	617b      	str	r3, [r7, #20]
 800619c:	f04f 0200 	mov.w	r2, #0
 80061a0:	f04f 0300 	mov.w	r3, #0
 80061a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80061a8:	4659      	mov	r1, fp
 80061aa:	00cb      	lsls	r3, r1, #3
 80061ac:	4651      	mov	r1, sl
 80061ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80061b2:	4651      	mov	r1, sl
 80061b4:	00ca      	lsls	r2, r1, #3
 80061b6:	4610      	mov	r0, r2
 80061b8:	4619      	mov	r1, r3
 80061ba:	4603      	mov	r3, r0
 80061bc:	4642      	mov	r2, r8
 80061be:	189b      	adds	r3, r3, r2
 80061c0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80061c4:	464b      	mov	r3, r9
 80061c6:	460a      	mov	r2, r1
 80061c8:	eb42 0303 	adc.w	r3, r2, r3
 80061cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80061d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061d4:	685b      	ldr	r3, [r3, #4]
 80061d6:	2200      	movs	r2, #0
 80061d8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80061da:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80061dc:	f04f 0200 	mov.w	r2, #0
 80061e0:	f04f 0300 	mov.w	r3, #0
 80061e4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80061e8:	4649      	mov	r1, r9
 80061ea:	008b      	lsls	r3, r1, #2
 80061ec:	4641      	mov	r1, r8
 80061ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80061f2:	4641      	mov	r1, r8
 80061f4:	008a      	lsls	r2, r1, #2
 80061f6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80061fa:	f7fa fd15 	bl	8000c28 <__aeabi_uldivmod>
 80061fe:	4602      	mov	r2, r0
 8006200:	460b      	mov	r3, r1
 8006202:	4611      	mov	r1, r2
 8006204:	4b38      	ldr	r3, [pc, #224]	@ (80062e8 <UART_SetConfig+0x4e4>)
 8006206:	fba3 2301 	umull	r2, r3, r3, r1
 800620a:	095b      	lsrs	r3, r3, #5
 800620c:	2264      	movs	r2, #100	@ 0x64
 800620e:	fb02 f303 	mul.w	r3, r2, r3
 8006212:	1acb      	subs	r3, r1, r3
 8006214:	011b      	lsls	r3, r3, #4
 8006216:	3332      	adds	r3, #50	@ 0x32
 8006218:	4a33      	ldr	r2, [pc, #204]	@ (80062e8 <UART_SetConfig+0x4e4>)
 800621a:	fba2 2303 	umull	r2, r3, r2, r3
 800621e:	095b      	lsrs	r3, r3, #5
 8006220:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006224:	441c      	add	r4, r3
 8006226:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800622a:	2200      	movs	r2, #0
 800622c:	673b      	str	r3, [r7, #112]	@ 0x70
 800622e:	677a      	str	r2, [r7, #116]	@ 0x74
 8006230:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006234:	4642      	mov	r2, r8
 8006236:	464b      	mov	r3, r9
 8006238:	1891      	adds	r1, r2, r2
 800623a:	60b9      	str	r1, [r7, #8]
 800623c:	415b      	adcs	r3, r3
 800623e:	60fb      	str	r3, [r7, #12]
 8006240:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006244:	4641      	mov	r1, r8
 8006246:	1851      	adds	r1, r2, r1
 8006248:	6039      	str	r1, [r7, #0]
 800624a:	4649      	mov	r1, r9
 800624c:	414b      	adcs	r3, r1
 800624e:	607b      	str	r3, [r7, #4]
 8006250:	f04f 0200 	mov.w	r2, #0
 8006254:	f04f 0300 	mov.w	r3, #0
 8006258:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800625c:	4659      	mov	r1, fp
 800625e:	00cb      	lsls	r3, r1, #3
 8006260:	4651      	mov	r1, sl
 8006262:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006266:	4651      	mov	r1, sl
 8006268:	00ca      	lsls	r2, r1, #3
 800626a:	4610      	mov	r0, r2
 800626c:	4619      	mov	r1, r3
 800626e:	4603      	mov	r3, r0
 8006270:	4642      	mov	r2, r8
 8006272:	189b      	adds	r3, r3, r2
 8006274:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006276:	464b      	mov	r3, r9
 8006278:	460a      	mov	r2, r1
 800627a:	eb42 0303 	adc.w	r3, r2, r3
 800627e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006280:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006284:	685b      	ldr	r3, [r3, #4]
 8006286:	2200      	movs	r2, #0
 8006288:	663b      	str	r3, [r7, #96]	@ 0x60
 800628a:	667a      	str	r2, [r7, #100]	@ 0x64
 800628c:	f04f 0200 	mov.w	r2, #0
 8006290:	f04f 0300 	mov.w	r3, #0
 8006294:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006298:	4649      	mov	r1, r9
 800629a:	008b      	lsls	r3, r1, #2
 800629c:	4641      	mov	r1, r8
 800629e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80062a2:	4641      	mov	r1, r8
 80062a4:	008a      	lsls	r2, r1, #2
 80062a6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80062aa:	f7fa fcbd 	bl	8000c28 <__aeabi_uldivmod>
 80062ae:	4602      	mov	r2, r0
 80062b0:	460b      	mov	r3, r1
 80062b2:	4b0d      	ldr	r3, [pc, #52]	@ (80062e8 <UART_SetConfig+0x4e4>)
 80062b4:	fba3 1302 	umull	r1, r3, r3, r2
 80062b8:	095b      	lsrs	r3, r3, #5
 80062ba:	2164      	movs	r1, #100	@ 0x64
 80062bc:	fb01 f303 	mul.w	r3, r1, r3
 80062c0:	1ad3      	subs	r3, r2, r3
 80062c2:	011b      	lsls	r3, r3, #4
 80062c4:	3332      	adds	r3, #50	@ 0x32
 80062c6:	4a08      	ldr	r2, [pc, #32]	@ (80062e8 <UART_SetConfig+0x4e4>)
 80062c8:	fba2 2303 	umull	r2, r3, r2, r3
 80062cc:	095b      	lsrs	r3, r3, #5
 80062ce:	f003 020f 	and.w	r2, r3, #15
 80062d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	4422      	add	r2, r4
 80062da:	609a      	str	r2, [r3, #8]
}
 80062dc:	bf00      	nop
 80062de:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80062e2:	46bd      	mov	sp, r7
 80062e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80062e8:	51eb851f 	.word	0x51eb851f

080062ec <std>:
 80062ec:	2300      	movs	r3, #0
 80062ee:	b510      	push	{r4, lr}
 80062f0:	4604      	mov	r4, r0
 80062f2:	e9c0 3300 	strd	r3, r3, [r0]
 80062f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80062fa:	6083      	str	r3, [r0, #8]
 80062fc:	8181      	strh	r1, [r0, #12]
 80062fe:	6643      	str	r3, [r0, #100]	@ 0x64
 8006300:	81c2      	strh	r2, [r0, #14]
 8006302:	6183      	str	r3, [r0, #24]
 8006304:	4619      	mov	r1, r3
 8006306:	2208      	movs	r2, #8
 8006308:	305c      	adds	r0, #92	@ 0x5c
 800630a:	f000 f9f9 	bl	8006700 <memset>
 800630e:	4b0d      	ldr	r3, [pc, #52]	@ (8006344 <std+0x58>)
 8006310:	6263      	str	r3, [r4, #36]	@ 0x24
 8006312:	4b0d      	ldr	r3, [pc, #52]	@ (8006348 <std+0x5c>)
 8006314:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006316:	4b0d      	ldr	r3, [pc, #52]	@ (800634c <std+0x60>)
 8006318:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800631a:	4b0d      	ldr	r3, [pc, #52]	@ (8006350 <std+0x64>)
 800631c:	6323      	str	r3, [r4, #48]	@ 0x30
 800631e:	4b0d      	ldr	r3, [pc, #52]	@ (8006354 <std+0x68>)
 8006320:	6224      	str	r4, [r4, #32]
 8006322:	429c      	cmp	r4, r3
 8006324:	d006      	beq.n	8006334 <std+0x48>
 8006326:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800632a:	4294      	cmp	r4, r2
 800632c:	d002      	beq.n	8006334 <std+0x48>
 800632e:	33d0      	adds	r3, #208	@ 0xd0
 8006330:	429c      	cmp	r4, r3
 8006332:	d105      	bne.n	8006340 <std+0x54>
 8006334:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006338:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800633c:	f000 ba58 	b.w	80067f0 <__retarget_lock_init_recursive>
 8006340:	bd10      	pop	{r4, pc}
 8006342:	bf00      	nop
 8006344:	08006551 	.word	0x08006551
 8006348:	08006573 	.word	0x08006573
 800634c:	080065ab 	.word	0x080065ab
 8006350:	080065cf 	.word	0x080065cf
 8006354:	20000350 	.word	0x20000350

08006358 <stdio_exit_handler>:
 8006358:	4a02      	ldr	r2, [pc, #8]	@ (8006364 <stdio_exit_handler+0xc>)
 800635a:	4903      	ldr	r1, [pc, #12]	@ (8006368 <stdio_exit_handler+0x10>)
 800635c:	4803      	ldr	r0, [pc, #12]	@ (800636c <stdio_exit_handler+0x14>)
 800635e:	f000 b869 	b.w	8006434 <_fwalk_sglue>
 8006362:	bf00      	nop
 8006364:	20000014 	.word	0x20000014
 8006368:	0800708d 	.word	0x0800708d
 800636c:	20000024 	.word	0x20000024

08006370 <cleanup_stdio>:
 8006370:	6841      	ldr	r1, [r0, #4]
 8006372:	4b0c      	ldr	r3, [pc, #48]	@ (80063a4 <cleanup_stdio+0x34>)
 8006374:	4299      	cmp	r1, r3
 8006376:	b510      	push	{r4, lr}
 8006378:	4604      	mov	r4, r0
 800637a:	d001      	beq.n	8006380 <cleanup_stdio+0x10>
 800637c:	f000 fe86 	bl	800708c <_fflush_r>
 8006380:	68a1      	ldr	r1, [r4, #8]
 8006382:	4b09      	ldr	r3, [pc, #36]	@ (80063a8 <cleanup_stdio+0x38>)
 8006384:	4299      	cmp	r1, r3
 8006386:	d002      	beq.n	800638e <cleanup_stdio+0x1e>
 8006388:	4620      	mov	r0, r4
 800638a:	f000 fe7f 	bl	800708c <_fflush_r>
 800638e:	68e1      	ldr	r1, [r4, #12]
 8006390:	4b06      	ldr	r3, [pc, #24]	@ (80063ac <cleanup_stdio+0x3c>)
 8006392:	4299      	cmp	r1, r3
 8006394:	d004      	beq.n	80063a0 <cleanup_stdio+0x30>
 8006396:	4620      	mov	r0, r4
 8006398:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800639c:	f000 be76 	b.w	800708c <_fflush_r>
 80063a0:	bd10      	pop	{r4, pc}
 80063a2:	bf00      	nop
 80063a4:	20000350 	.word	0x20000350
 80063a8:	200003b8 	.word	0x200003b8
 80063ac:	20000420 	.word	0x20000420

080063b0 <global_stdio_init.part.0>:
 80063b0:	b510      	push	{r4, lr}
 80063b2:	4b0b      	ldr	r3, [pc, #44]	@ (80063e0 <global_stdio_init.part.0+0x30>)
 80063b4:	4c0b      	ldr	r4, [pc, #44]	@ (80063e4 <global_stdio_init.part.0+0x34>)
 80063b6:	4a0c      	ldr	r2, [pc, #48]	@ (80063e8 <global_stdio_init.part.0+0x38>)
 80063b8:	601a      	str	r2, [r3, #0]
 80063ba:	4620      	mov	r0, r4
 80063bc:	2200      	movs	r2, #0
 80063be:	2104      	movs	r1, #4
 80063c0:	f7ff ff94 	bl	80062ec <std>
 80063c4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80063c8:	2201      	movs	r2, #1
 80063ca:	2109      	movs	r1, #9
 80063cc:	f7ff ff8e 	bl	80062ec <std>
 80063d0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80063d4:	2202      	movs	r2, #2
 80063d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063da:	2112      	movs	r1, #18
 80063dc:	f7ff bf86 	b.w	80062ec <std>
 80063e0:	20000488 	.word	0x20000488
 80063e4:	20000350 	.word	0x20000350
 80063e8:	08006359 	.word	0x08006359

080063ec <__sfp_lock_acquire>:
 80063ec:	4801      	ldr	r0, [pc, #4]	@ (80063f4 <__sfp_lock_acquire+0x8>)
 80063ee:	f000 ba00 	b.w	80067f2 <__retarget_lock_acquire_recursive>
 80063f2:	bf00      	nop
 80063f4:	20000491 	.word	0x20000491

080063f8 <__sfp_lock_release>:
 80063f8:	4801      	ldr	r0, [pc, #4]	@ (8006400 <__sfp_lock_release+0x8>)
 80063fa:	f000 b9fb 	b.w	80067f4 <__retarget_lock_release_recursive>
 80063fe:	bf00      	nop
 8006400:	20000491 	.word	0x20000491

08006404 <__sinit>:
 8006404:	b510      	push	{r4, lr}
 8006406:	4604      	mov	r4, r0
 8006408:	f7ff fff0 	bl	80063ec <__sfp_lock_acquire>
 800640c:	6a23      	ldr	r3, [r4, #32]
 800640e:	b11b      	cbz	r3, 8006418 <__sinit+0x14>
 8006410:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006414:	f7ff bff0 	b.w	80063f8 <__sfp_lock_release>
 8006418:	4b04      	ldr	r3, [pc, #16]	@ (800642c <__sinit+0x28>)
 800641a:	6223      	str	r3, [r4, #32]
 800641c:	4b04      	ldr	r3, [pc, #16]	@ (8006430 <__sinit+0x2c>)
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d1f5      	bne.n	8006410 <__sinit+0xc>
 8006424:	f7ff ffc4 	bl	80063b0 <global_stdio_init.part.0>
 8006428:	e7f2      	b.n	8006410 <__sinit+0xc>
 800642a:	bf00      	nop
 800642c:	08006371 	.word	0x08006371
 8006430:	20000488 	.word	0x20000488

08006434 <_fwalk_sglue>:
 8006434:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006438:	4607      	mov	r7, r0
 800643a:	4688      	mov	r8, r1
 800643c:	4614      	mov	r4, r2
 800643e:	2600      	movs	r6, #0
 8006440:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006444:	f1b9 0901 	subs.w	r9, r9, #1
 8006448:	d505      	bpl.n	8006456 <_fwalk_sglue+0x22>
 800644a:	6824      	ldr	r4, [r4, #0]
 800644c:	2c00      	cmp	r4, #0
 800644e:	d1f7      	bne.n	8006440 <_fwalk_sglue+0xc>
 8006450:	4630      	mov	r0, r6
 8006452:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006456:	89ab      	ldrh	r3, [r5, #12]
 8006458:	2b01      	cmp	r3, #1
 800645a:	d907      	bls.n	800646c <_fwalk_sglue+0x38>
 800645c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006460:	3301      	adds	r3, #1
 8006462:	d003      	beq.n	800646c <_fwalk_sglue+0x38>
 8006464:	4629      	mov	r1, r5
 8006466:	4638      	mov	r0, r7
 8006468:	47c0      	blx	r8
 800646a:	4306      	orrs	r6, r0
 800646c:	3568      	adds	r5, #104	@ 0x68
 800646e:	e7e9      	b.n	8006444 <_fwalk_sglue+0x10>

08006470 <iprintf>:
 8006470:	b40f      	push	{r0, r1, r2, r3}
 8006472:	b507      	push	{r0, r1, r2, lr}
 8006474:	4906      	ldr	r1, [pc, #24]	@ (8006490 <iprintf+0x20>)
 8006476:	ab04      	add	r3, sp, #16
 8006478:	6808      	ldr	r0, [r1, #0]
 800647a:	f853 2b04 	ldr.w	r2, [r3], #4
 800647e:	6881      	ldr	r1, [r0, #8]
 8006480:	9301      	str	r3, [sp, #4]
 8006482:	f000 fadb 	bl	8006a3c <_vfiprintf_r>
 8006486:	b003      	add	sp, #12
 8006488:	f85d eb04 	ldr.w	lr, [sp], #4
 800648c:	b004      	add	sp, #16
 800648e:	4770      	bx	lr
 8006490:	20000020 	.word	0x20000020

08006494 <_puts_r>:
 8006494:	6a03      	ldr	r3, [r0, #32]
 8006496:	b570      	push	{r4, r5, r6, lr}
 8006498:	6884      	ldr	r4, [r0, #8]
 800649a:	4605      	mov	r5, r0
 800649c:	460e      	mov	r6, r1
 800649e:	b90b      	cbnz	r3, 80064a4 <_puts_r+0x10>
 80064a0:	f7ff ffb0 	bl	8006404 <__sinit>
 80064a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80064a6:	07db      	lsls	r3, r3, #31
 80064a8:	d405      	bmi.n	80064b6 <_puts_r+0x22>
 80064aa:	89a3      	ldrh	r3, [r4, #12]
 80064ac:	0598      	lsls	r0, r3, #22
 80064ae:	d402      	bmi.n	80064b6 <_puts_r+0x22>
 80064b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80064b2:	f000 f99e 	bl	80067f2 <__retarget_lock_acquire_recursive>
 80064b6:	89a3      	ldrh	r3, [r4, #12]
 80064b8:	0719      	lsls	r1, r3, #28
 80064ba:	d502      	bpl.n	80064c2 <_puts_r+0x2e>
 80064bc:	6923      	ldr	r3, [r4, #16]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d135      	bne.n	800652e <_puts_r+0x9a>
 80064c2:	4621      	mov	r1, r4
 80064c4:	4628      	mov	r0, r5
 80064c6:	f000 f8c5 	bl	8006654 <__swsetup_r>
 80064ca:	b380      	cbz	r0, 800652e <_puts_r+0x9a>
 80064cc:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80064d0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80064d2:	07da      	lsls	r2, r3, #31
 80064d4:	d405      	bmi.n	80064e2 <_puts_r+0x4e>
 80064d6:	89a3      	ldrh	r3, [r4, #12]
 80064d8:	059b      	lsls	r3, r3, #22
 80064da:	d402      	bmi.n	80064e2 <_puts_r+0x4e>
 80064dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80064de:	f000 f989 	bl	80067f4 <__retarget_lock_release_recursive>
 80064e2:	4628      	mov	r0, r5
 80064e4:	bd70      	pop	{r4, r5, r6, pc}
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	da04      	bge.n	80064f4 <_puts_r+0x60>
 80064ea:	69a2      	ldr	r2, [r4, #24]
 80064ec:	429a      	cmp	r2, r3
 80064ee:	dc17      	bgt.n	8006520 <_puts_r+0x8c>
 80064f0:	290a      	cmp	r1, #10
 80064f2:	d015      	beq.n	8006520 <_puts_r+0x8c>
 80064f4:	6823      	ldr	r3, [r4, #0]
 80064f6:	1c5a      	adds	r2, r3, #1
 80064f8:	6022      	str	r2, [r4, #0]
 80064fa:	7019      	strb	r1, [r3, #0]
 80064fc:	68a3      	ldr	r3, [r4, #8]
 80064fe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006502:	3b01      	subs	r3, #1
 8006504:	60a3      	str	r3, [r4, #8]
 8006506:	2900      	cmp	r1, #0
 8006508:	d1ed      	bne.n	80064e6 <_puts_r+0x52>
 800650a:	2b00      	cmp	r3, #0
 800650c:	da11      	bge.n	8006532 <_puts_r+0x9e>
 800650e:	4622      	mov	r2, r4
 8006510:	210a      	movs	r1, #10
 8006512:	4628      	mov	r0, r5
 8006514:	f000 f85f 	bl	80065d6 <__swbuf_r>
 8006518:	3001      	adds	r0, #1
 800651a:	d0d7      	beq.n	80064cc <_puts_r+0x38>
 800651c:	250a      	movs	r5, #10
 800651e:	e7d7      	b.n	80064d0 <_puts_r+0x3c>
 8006520:	4622      	mov	r2, r4
 8006522:	4628      	mov	r0, r5
 8006524:	f000 f857 	bl	80065d6 <__swbuf_r>
 8006528:	3001      	adds	r0, #1
 800652a:	d1e7      	bne.n	80064fc <_puts_r+0x68>
 800652c:	e7ce      	b.n	80064cc <_puts_r+0x38>
 800652e:	3e01      	subs	r6, #1
 8006530:	e7e4      	b.n	80064fc <_puts_r+0x68>
 8006532:	6823      	ldr	r3, [r4, #0]
 8006534:	1c5a      	adds	r2, r3, #1
 8006536:	6022      	str	r2, [r4, #0]
 8006538:	220a      	movs	r2, #10
 800653a:	701a      	strb	r2, [r3, #0]
 800653c:	e7ee      	b.n	800651c <_puts_r+0x88>
	...

08006540 <puts>:
 8006540:	4b02      	ldr	r3, [pc, #8]	@ (800654c <puts+0xc>)
 8006542:	4601      	mov	r1, r0
 8006544:	6818      	ldr	r0, [r3, #0]
 8006546:	f7ff bfa5 	b.w	8006494 <_puts_r>
 800654a:	bf00      	nop
 800654c:	20000020 	.word	0x20000020

08006550 <__sread>:
 8006550:	b510      	push	{r4, lr}
 8006552:	460c      	mov	r4, r1
 8006554:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006558:	f000 f8fc 	bl	8006754 <_read_r>
 800655c:	2800      	cmp	r0, #0
 800655e:	bfab      	itete	ge
 8006560:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006562:	89a3      	ldrhlt	r3, [r4, #12]
 8006564:	181b      	addge	r3, r3, r0
 8006566:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800656a:	bfac      	ite	ge
 800656c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800656e:	81a3      	strhlt	r3, [r4, #12]
 8006570:	bd10      	pop	{r4, pc}

08006572 <__swrite>:
 8006572:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006576:	461f      	mov	r7, r3
 8006578:	898b      	ldrh	r3, [r1, #12]
 800657a:	05db      	lsls	r3, r3, #23
 800657c:	4605      	mov	r5, r0
 800657e:	460c      	mov	r4, r1
 8006580:	4616      	mov	r6, r2
 8006582:	d505      	bpl.n	8006590 <__swrite+0x1e>
 8006584:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006588:	2302      	movs	r3, #2
 800658a:	2200      	movs	r2, #0
 800658c:	f000 f8d0 	bl	8006730 <_lseek_r>
 8006590:	89a3      	ldrh	r3, [r4, #12]
 8006592:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006596:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800659a:	81a3      	strh	r3, [r4, #12]
 800659c:	4632      	mov	r2, r6
 800659e:	463b      	mov	r3, r7
 80065a0:	4628      	mov	r0, r5
 80065a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80065a6:	f000 b8e7 	b.w	8006778 <_write_r>

080065aa <__sseek>:
 80065aa:	b510      	push	{r4, lr}
 80065ac:	460c      	mov	r4, r1
 80065ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065b2:	f000 f8bd 	bl	8006730 <_lseek_r>
 80065b6:	1c43      	adds	r3, r0, #1
 80065b8:	89a3      	ldrh	r3, [r4, #12]
 80065ba:	bf15      	itete	ne
 80065bc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80065be:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80065c2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80065c6:	81a3      	strheq	r3, [r4, #12]
 80065c8:	bf18      	it	ne
 80065ca:	81a3      	strhne	r3, [r4, #12]
 80065cc:	bd10      	pop	{r4, pc}

080065ce <__sclose>:
 80065ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065d2:	f000 b89d 	b.w	8006710 <_close_r>

080065d6 <__swbuf_r>:
 80065d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065d8:	460e      	mov	r6, r1
 80065da:	4614      	mov	r4, r2
 80065dc:	4605      	mov	r5, r0
 80065de:	b118      	cbz	r0, 80065e8 <__swbuf_r+0x12>
 80065e0:	6a03      	ldr	r3, [r0, #32]
 80065e2:	b90b      	cbnz	r3, 80065e8 <__swbuf_r+0x12>
 80065e4:	f7ff ff0e 	bl	8006404 <__sinit>
 80065e8:	69a3      	ldr	r3, [r4, #24]
 80065ea:	60a3      	str	r3, [r4, #8]
 80065ec:	89a3      	ldrh	r3, [r4, #12]
 80065ee:	071a      	lsls	r2, r3, #28
 80065f0:	d501      	bpl.n	80065f6 <__swbuf_r+0x20>
 80065f2:	6923      	ldr	r3, [r4, #16]
 80065f4:	b943      	cbnz	r3, 8006608 <__swbuf_r+0x32>
 80065f6:	4621      	mov	r1, r4
 80065f8:	4628      	mov	r0, r5
 80065fa:	f000 f82b 	bl	8006654 <__swsetup_r>
 80065fe:	b118      	cbz	r0, 8006608 <__swbuf_r+0x32>
 8006600:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8006604:	4638      	mov	r0, r7
 8006606:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006608:	6823      	ldr	r3, [r4, #0]
 800660a:	6922      	ldr	r2, [r4, #16]
 800660c:	1a98      	subs	r0, r3, r2
 800660e:	6963      	ldr	r3, [r4, #20]
 8006610:	b2f6      	uxtb	r6, r6
 8006612:	4283      	cmp	r3, r0
 8006614:	4637      	mov	r7, r6
 8006616:	dc05      	bgt.n	8006624 <__swbuf_r+0x4e>
 8006618:	4621      	mov	r1, r4
 800661a:	4628      	mov	r0, r5
 800661c:	f000 fd36 	bl	800708c <_fflush_r>
 8006620:	2800      	cmp	r0, #0
 8006622:	d1ed      	bne.n	8006600 <__swbuf_r+0x2a>
 8006624:	68a3      	ldr	r3, [r4, #8]
 8006626:	3b01      	subs	r3, #1
 8006628:	60a3      	str	r3, [r4, #8]
 800662a:	6823      	ldr	r3, [r4, #0]
 800662c:	1c5a      	adds	r2, r3, #1
 800662e:	6022      	str	r2, [r4, #0]
 8006630:	701e      	strb	r6, [r3, #0]
 8006632:	6962      	ldr	r2, [r4, #20]
 8006634:	1c43      	adds	r3, r0, #1
 8006636:	429a      	cmp	r2, r3
 8006638:	d004      	beq.n	8006644 <__swbuf_r+0x6e>
 800663a:	89a3      	ldrh	r3, [r4, #12]
 800663c:	07db      	lsls	r3, r3, #31
 800663e:	d5e1      	bpl.n	8006604 <__swbuf_r+0x2e>
 8006640:	2e0a      	cmp	r6, #10
 8006642:	d1df      	bne.n	8006604 <__swbuf_r+0x2e>
 8006644:	4621      	mov	r1, r4
 8006646:	4628      	mov	r0, r5
 8006648:	f000 fd20 	bl	800708c <_fflush_r>
 800664c:	2800      	cmp	r0, #0
 800664e:	d0d9      	beq.n	8006604 <__swbuf_r+0x2e>
 8006650:	e7d6      	b.n	8006600 <__swbuf_r+0x2a>
	...

08006654 <__swsetup_r>:
 8006654:	b538      	push	{r3, r4, r5, lr}
 8006656:	4b29      	ldr	r3, [pc, #164]	@ (80066fc <__swsetup_r+0xa8>)
 8006658:	4605      	mov	r5, r0
 800665a:	6818      	ldr	r0, [r3, #0]
 800665c:	460c      	mov	r4, r1
 800665e:	b118      	cbz	r0, 8006668 <__swsetup_r+0x14>
 8006660:	6a03      	ldr	r3, [r0, #32]
 8006662:	b90b      	cbnz	r3, 8006668 <__swsetup_r+0x14>
 8006664:	f7ff fece 	bl	8006404 <__sinit>
 8006668:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800666c:	0719      	lsls	r1, r3, #28
 800666e:	d422      	bmi.n	80066b6 <__swsetup_r+0x62>
 8006670:	06da      	lsls	r2, r3, #27
 8006672:	d407      	bmi.n	8006684 <__swsetup_r+0x30>
 8006674:	2209      	movs	r2, #9
 8006676:	602a      	str	r2, [r5, #0]
 8006678:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800667c:	81a3      	strh	r3, [r4, #12]
 800667e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006682:	e033      	b.n	80066ec <__swsetup_r+0x98>
 8006684:	0758      	lsls	r0, r3, #29
 8006686:	d512      	bpl.n	80066ae <__swsetup_r+0x5a>
 8006688:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800668a:	b141      	cbz	r1, 800669e <__swsetup_r+0x4a>
 800668c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006690:	4299      	cmp	r1, r3
 8006692:	d002      	beq.n	800669a <__swsetup_r+0x46>
 8006694:	4628      	mov	r0, r5
 8006696:	f000 f8af 	bl	80067f8 <_free_r>
 800669a:	2300      	movs	r3, #0
 800669c:	6363      	str	r3, [r4, #52]	@ 0x34
 800669e:	89a3      	ldrh	r3, [r4, #12]
 80066a0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80066a4:	81a3      	strh	r3, [r4, #12]
 80066a6:	2300      	movs	r3, #0
 80066a8:	6063      	str	r3, [r4, #4]
 80066aa:	6923      	ldr	r3, [r4, #16]
 80066ac:	6023      	str	r3, [r4, #0]
 80066ae:	89a3      	ldrh	r3, [r4, #12]
 80066b0:	f043 0308 	orr.w	r3, r3, #8
 80066b4:	81a3      	strh	r3, [r4, #12]
 80066b6:	6923      	ldr	r3, [r4, #16]
 80066b8:	b94b      	cbnz	r3, 80066ce <__swsetup_r+0x7a>
 80066ba:	89a3      	ldrh	r3, [r4, #12]
 80066bc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80066c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066c4:	d003      	beq.n	80066ce <__swsetup_r+0x7a>
 80066c6:	4621      	mov	r1, r4
 80066c8:	4628      	mov	r0, r5
 80066ca:	f000 fd2d 	bl	8007128 <__smakebuf_r>
 80066ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066d2:	f013 0201 	ands.w	r2, r3, #1
 80066d6:	d00a      	beq.n	80066ee <__swsetup_r+0x9a>
 80066d8:	2200      	movs	r2, #0
 80066da:	60a2      	str	r2, [r4, #8]
 80066dc:	6962      	ldr	r2, [r4, #20]
 80066de:	4252      	negs	r2, r2
 80066e0:	61a2      	str	r2, [r4, #24]
 80066e2:	6922      	ldr	r2, [r4, #16]
 80066e4:	b942      	cbnz	r2, 80066f8 <__swsetup_r+0xa4>
 80066e6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80066ea:	d1c5      	bne.n	8006678 <__swsetup_r+0x24>
 80066ec:	bd38      	pop	{r3, r4, r5, pc}
 80066ee:	0799      	lsls	r1, r3, #30
 80066f0:	bf58      	it	pl
 80066f2:	6962      	ldrpl	r2, [r4, #20]
 80066f4:	60a2      	str	r2, [r4, #8]
 80066f6:	e7f4      	b.n	80066e2 <__swsetup_r+0x8e>
 80066f8:	2000      	movs	r0, #0
 80066fa:	e7f7      	b.n	80066ec <__swsetup_r+0x98>
 80066fc:	20000020 	.word	0x20000020

08006700 <memset>:
 8006700:	4402      	add	r2, r0
 8006702:	4603      	mov	r3, r0
 8006704:	4293      	cmp	r3, r2
 8006706:	d100      	bne.n	800670a <memset+0xa>
 8006708:	4770      	bx	lr
 800670a:	f803 1b01 	strb.w	r1, [r3], #1
 800670e:	e7f9      	b.n	8006704 <memset+0x4>

08006710 <_close_r>:
 8006710:	b538      	push	{r3, r4, r5, lr}
 8006712:	4d06      	ldr	r5, [pc, #24]	@ (800672c <_close_r+0x1c>)
 8006714:	2300      	movs	r3, #0
 8006716:	4604      	mov	r4, r0
 8006718:	4608      	mov	r0, r1
 800671a:	602b      	str	r3, [r5, #0]
 800671c:	f7fc fbdc 	bl	8002ed8 <_close>
 8006720:	1c43      	adds	r3, r0, #1
 8006722:	d102      	bne.n	800672a <_close_r+0x1a>
 8006724:	682b      	ldr	r3, [r5, #0]
 8006726:	b103      	cbz	r3, 800672a <_close_r+0x1a>
 8006728:	6023      	str	r3, [r4, #0]
 800672a:	bd38      	pop	{r3, r4, r5, pc}
 800672c:	2000048c 	.word	0x2000048c

08006730 <_lseek_r>:
 8006730:	b538      	push	{r3, r4, r5, lr}
 8006732:	4d07      	ldr	r5, [pc, #28]	@ (8006750 <_lseek_r+0x20>)
 8006734:	4604      	mov	r4, r0
 8006736:	4608      	mov	r0, r1
 8006738:	4611      	mov	r1, r2
 800673a:	2200      	movs	r2, #0
 800673c:	602a      	str	r2, [r5, #0]
 800673e:	461a      	mov	r2, r3
 8006740:	f7fc fbf1 	bl	8002f26 <_lseek>
 8006744:	1c43      	adds	r3, r0, #1
 8006746:	d102      	bne.n	800674e <_lseek_r+0x1e>
 8006748:	682b      	ldr	r3, [r5, #0]
 800674a:	b103      	cbz	r3, 800674e <_lseek_r+0x1e>
 800674c:	6023      	str	r3, [r4, #0]
 800674e:	bd38      	pop	{r3, r4, r5, pc}
 8006750:	2000048c 	.word	0x2000048c

08006754 <_read_r>:
 8006754:	b538      	push	{r3, r4, r5, lr}
 8006756:	4d07      	ldr	r5, [pc, #28]	@ (8006774 <_read_r+0x20>)
 8006758:	4604      	mov	r4, r0
 800675a:	4608      	mov	r0, r1
 800675c:	4611      	mov	r1, r2
 800675e:	2200      	movs	r2, #0
 8006760:	602a      	str	r2, [r5, #0]
 8006762:	461a      	mov	r2, r3
 8006764:	f7fc fb7f 	bl	8002e66 <_read>
 8006768:	1c43      	adds	r3, r0, #1
 800676a:	d102      	bne.n	8006772 <_read_r+0x1e>
 800676c:	682b      	ldr	r3, [r5, #0]
 800676e:	b103      	cbz	r3, 8006772 <_read_r+0x1e>
 8006770:	6023      	str	r3, [r4, #0]
 8006772:	bd38      	pop	{r3, r4, r5, pc}
 8006774:	2000048c 	.word	0x2000048c

08006778 <_write_r>:
 8006778:	b538      	push	{r3, r4, r5, lr}
 800677a:	4d07      	ldr	r5, [pc, #28]	@ (8006798 <_write_r+0x20>)
 800677c:	4604      	mov	r4, r0
 800677e:	4608      	mov	r0, r1
 8006780:	4611      	mov	r1, r2
 8006782:	2200      	movs	r2, #0
 8006784:	602a      	str	r2, [r5, #0]
 8006786:	461a      	mov	r2, r3
 8006788:	f7fc fb8a 	bl	8002ea0 <_write>
 800678c:	1c43      	adds	r3, r0, #1
 800678e:	d102      	bne.n	8006796 <_write_r+0x1e>
 8006790:	682b      	ldr	r3, [r5, #0]
 8006792:	b103      	cbz	r3, 8006796 <_write_r+0x1e>
 8006794:	6023      	str	r3, [r4, #0]
 8006796:	bd38      	pop	{r3, r4, r5, pc}
 8006798:	2000048c 	.word	0x2000048c

0800679c <__errno>:
 800679c:	4b01      	ldr	r3, [pc, #4]	@ (80067a4 <__errno+0x8>)
 800679e:	6818      	ldr	r0, [r3, #0]
 80067a0:	4770      	bx	lr
 80067a2:	bf00      	nop
 80067a4:	20000020 	.word	0x20000020

080067a8 <__libc_init_array>:
 80067a8:	b570      	push	{r4, r5, r6, lr}
 80067aa:	4d0d      	ldr	r5, [pc, #52]	@ (80067e0 <__libc_init_array+0x38>)
 80067ac:	4c0d      	ldr	r4, [pc, #52]	@ (80067e4 <__libc_init_array+0x3c>)
 80067ae:	1b64      	subs	r4, r4, r5
 80067b0:	10a4      	asrs	r4, r4, #2
 80067b2:	2600      	movs	r6, #0
 80067b4:	42a6      	cmp	r6, r4
 80067b6:	d109      	bne.n	80067cc <__libc_init_array+0x24>
 80067b8:	4d0b      	ldr	r5, [pc, #44]	@ (80067e8 <__libc_init_array+0x40>)
 80067ba:	4c0c      	ldr	r4, [pc, #48]	@ (80067ec <__libc_init_array+0x44>)
 80067bc:	f001 fc82 	bl	80080c4 <_init>
 80067c0:	1b64      	subs	r4, r4, r5
 80067c2:	10a4      	asrs	r4, r4, #2
 80067c4:	2600      	movs	r6, #0
 80067c6:	42a6      	cmp	r6, r4
 80067c8:	d105      	bne.n	80067d6 <__libc_init_array+0x2e>
 80067ca:	bd70      	pop	{r4, r5, r6, pc}
 80067cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80067d0:	4798      	blx	r3
 80067d2:	3601      	adds	r6, #1
 80067d4:	e7ee      	b.n	80067b4 <__libc_init_array+0xc>
 80067d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80067da:	4798      	blx	r3
 80067dc:	3601      	adds	r6, #1
 80067de:	e7f2      	b.n	80067c6 <__libc_init_array+0x1e>
 80067e0:	080085a8 	.word	0x080085a8
 80067e4:	080085a8 	.word	0x080085a8
 80067e8:	080085a8 	.word	0x080085a8
 80067ec:	080085ac 	.word	0x080085ac

080067f0 <__retarget_lock_init_recursive>:
 80067f0:	4770      	bx	lr

080067f2 <__retarget_lock_acquire_recursive>:
 80067f2:	4770      	bx	lr

080067f4 <__retarget_lock_release_recursive>:
 80067f4:	4770      	bx	lr
	...

080067f8 <_free_r>:
 80067f8:	b538      	push	{r3, r4, r5, lr}
 80067fa:	4605      	mov	r5, r0
 80067fc:	2900      	cmp	r1, #0
 80067fe:	d041      	beq.n	8006884 <_free_r+0x8c>
 8006800:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006804:	1f0c      	subs	r4, r1, #4
 8006806:	2b00      	cmp	r3, #0
 8006808:	bfb8      	it	lt
 800680a:	18e4      	addlt	r4, r4, r3
 800680c:	f000 f8e0 	bl	80069d0 <__malloc_lock>
 8006810:	4a1d      	ldr	r2, [pc, #116]	@ (8006888 <_free_r+0x90>)
 8006812:	6813      	ldr	r3, [r2, #0]
 8006814:	b933      	cbnz	r3, 8006824 <_free_r+0x2c>
 8006816:	6063      	str	r3, [r4, #4]
 8006818:	6014      	str	r4, [r2, #0]
 800681a:	4628      	mov	r0, r5
 800681c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006820:	f000 b8dc 	b.w	80069dc <__malloc_unlock>
 8006824:	42a3      	cmp	r3, r4
 8006826:	d908      	bls.n	800683a <_free_r+0x42>
 8006828:	6820      	ldr	r0, [r4, #0]
 800682a:	1821      	adds	r1, r4, r0
 800682c:	428b      	cmp	r3, r1
 800682e:	bf01      	itttt	eq
 8006830:	6819      	ldreq	r1, [r3, #0]
 8006832:	685b      	ldreq	r3, [r3, #4]
 8006834:	1809      	addeq	r1, r1, r0
 8006836:	6021      	streq	r1, [r4, #0]
 8006838:	e7ed      	b.n	8006816 <_free_r+0x1e>
 800683a:	461a      	mov	r2, r3
 800683c:	685b      	ldr	r3, [r3, #4]
 800683e:	b10b      	cbz	r3, 8006844 <_free_r+0x4c>
 8006840:	42a3      	cmp	r3, r4
 8006842:	d9fa      	bls.n	800683a <_free_r+0x42>
 8006844:	6811      	ldr	r1, [r2, #0]
 8006846:	1850      	adds	r0, r2, r1
 8006848:	42a0      	cmp	r0, r4
 800684a:	d10b      	bne.n	8006864 <_free_r+0x6c>
 800684c:	6820      	ldr	r0, [r4, #0]
 800684e:	4401      	add	r1, r0
 8006850:	1850      	adds	r0, r2, r1
 8006852:	4283      	cmp	r3, r0
 8006854:	6011      	str	r1, [r2, #0]
 8006856:	d1e0      	bne.n	800681a <_free_r+0x22>
 8006858:	6818      	ldr	r0, [r3, #0]
 800685a:	685b      	ldr	r3, [r3, #4]
 800685c:	6053      	str	r3, [r2, #4]
 800685e:	4408      	add	r0, r1
 8006860:	6010      	str	r0, [r2, #0]
 8006862:	e7da      	b.n	800681a <_free_r+0x22>
 8006864:	d902      	bls.n	800686c <_free_r+0x74>
 8006866:	230c      	movs	r3, #12
 8006868:	602b      	str	r3, [r5, #0]
 800686a:	e7d6      	b.n	800681a <_free_r+0x22>
 800686c:	6820      	ldr	r0, [r4, #0]
 800686e:	1821      	adds	r1, r4, r0
 8006870:	428b      	cmp	r3, r1
 8006872:	bf04      	itt	eq
 8006874:	6819      	ldreq	r1, [r3, #0]
 8006876:	685b      	ldreq	r3, [r3, #4]
 8006878:	6063      	str	r3, [r4, #4]
 800687a:	bf04      	itt	eq
 800687c:	1809      	addeq	r1, r1, r0
 800687e:	6021      	streq	r1, [r4, #0]
 8006880:	6054      	str	r4, [r2, #4]
 8006882:	e7ca      	b.n	800681a <_free_r+0x22>
 8006884:	bd38      	pop	{r3, r4, r5, pc}
 8006886:	bf00      	nop
 8006888:	20000498 	.word	0x20000498

0800688c <sbrk_aligned>:
 800688c:	b570      	push	{r4, r5, r6, lr}
 800688e:	4e0f      	ldr	r6, [pc, #60]	@ (80068cc <sbrk_aligned+0x40>)
 8006890:	460c      	mov	r4, r1
 8006892:	6831      	ldr	r1, [r6, #0]
 8006894:	4605      	mov	r5, r0
 8006896:	b911      	cbnz	r1, 800689e <sbrk_aligned+0x12>
 8006898:	f000 fca4 	bl	80071e4 <_sbrk_r>
 800689c:	6030      	str	r0, [r6, #0]
 800689e:	4621      	mov	r1, r4
 80068a0:	4628      	mov	r0, r5
 80068a2:	f000 fc9f 	bl	80071e4 <_sbrk_r>
 80068a6:	1c43      	adds	r3, r0, #1
 80068a8:	d103      	bne.n	80068b2 <sbrk_aligned+0x26>
 80068aa:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80068ae:	4620      	mov	r0, r4
 80068b0:	bd70      	pop	{r4, r5, r6, pc}
 80068b2:	1cc4      	adds	r4, r0, #3
 80068b4:	f024 0403 	bic.w	r4, r4, #3
 80068b8:	42a0      	cmp	r0, r4
 80068ba:	d0f8      	beq.n	80068ae <sbrk_aligned+0x22>
 80068bc:	1a21      	subs	r1, r4, r0
 80068be:	4628      	mov	r0, r5
 80068c0:	f000 fc90 	bl	80071e4 <_sbrk_r>
 80068c4:	3001      	adds	r0, #1
 80068c6:	d1f2      	bne.n	80068ae <sbrk_aligned+0x22>
 80068c8:	e7ef      	b.n	80068aa <sbrk_aligned+0x1e>
 80068ca:	bf00      	nop
 80068cc:	20000494 	.word	0x20000494

080068d0 <_malloc_r>:
 80068d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068d4:	1ccd      	adds	r5, r1, #3
 80068d6:	f025 0503 	bic.w	r5, r5, #3
 80068da:	3508      	adds	r5, #8
 80068dc:	2d0c      	cmp	r5, #12
 80068de:	bf38      	it	cc
 80068e0:	250c      	movcc	r5, #12
 80068e2:	2d00      	cmp	r5, #0
 80068e4:	4606      	mov	r6, r0
 80068e6:	db01      	blt.n	80068ec <_malloc_r+0x1c>
 80068e8:	42a9      	cmp	r1, r5
 80068ea:	d904      	bls.n	80068f6 <_malloc_r+0x26>
 80068ec:	230c      	movs	r3, #12
 80068ee:	6033      	str	r3, [r6, #0]
 80068f0:	2000      	movs	r0, #0
 80068f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80068f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80069cc <_malloc_r+0xfc>
 80068fa:	f000 f869 	bl	80069d0 <__malloc_lock>
 80068fe:	f8d8 3000 	ldr.w	r3, [r8]
 8006902:	461c      	mov	r4, r3
 8006904:	bb44      	cbnz	r4, 8006958 <_malloc_r+0x88>
 8006906:	4629      	mov	r1, r5
 8006908:	4630      	mov	r0, r6
 800690a:	f7ff ffbf 	bl	800688c <sbrk_aligned>
 800690e:	1c43      	adds	r3, r0, #1
 8006910:	4604      	mov	r4, r0
 8006912:	d158      	bne.n	80069c6 <_malloc_r+0xf6>
 8006914:	f8d8 4000 	ldr.w	r4, [r8]
 8006918:	4627      	mov	r7, r4
 800691a:	2f00      	cmp	r7, #0
 800691c:	d143      	bne.n	80069a6 <_malloc_r+0xd6>
 800691e:	2c00      	cmp	r4, #0
 8006920:	d04b      	beq.n	80069ba <_malloc_r+0xea>
 8006922:	6823      	ldr	r3, [r4, #0]
 8006924:	4639      	mov	r1, r7
 8006926:	4630      	mov	r0, r6
 8006928:	eb04 0903 	add.w	r9, r4, r3
 800692c:	f000 fc5a 	bl	80071e4 <_sbrk_r>
 8006930:	4581      	cmp	r9, r0
 8006932:	d142      	bne.n	80069ba <_malloc_r+0xea>
 8006934:	6821      	ldr	r1, [r4, #0]
 8006936:	1a6d      	subs	r5, r5, r1
 8006938:	4629      	mov	r1, r5
 800693a:	4630      	mov	r0, r6
 800693c:	f7ff ffa6 	bl	800688c <sbrk_aligned>
 8006940:	3001      	adds	r0, #1
 8006942:	d03a      	beq.n	80069ba <_malloc_r+0xea>
 8006944:	6823      	ldr	r3, [r4, #0]
 8006946:	442b      	add	r3, r5
 8006948:	6023      	str	r3, [r4, #0]
 800694a:	f8d8 3000 	ldr.w	r3, [r8]
 800694e:	685a      	ldr	r2, [r3, #4]
 8006950:	bb62      	cbnz	r2, 80069ac <_malloc_r+0xdc>
 8006952:	f8c8 7000 	str.w	r7, [r8]
 8006956:	e00f      	b.n	8006978 <_malloc_r+0xa8>
 8006958:	6822      	ldr	r2, [r4, #0]
 800695a:	1b52      	subs	r2, r2, r5
 800695c:	d420      	bmi.n	80069a0 <_malloc_r+0xd0>
 800695e:	2a0b      	cmp	r2, #11
 8006960:	d917      	bls.n	8006992 <_malloc_r+0xc2>
 8006962:	1961      	adds	r1, r4, r5
 8006964:	42a3      	cmp	r3, r4
 8006966:	6025      	str	r5, [r4, #0]
 8006968:	bf18      	it	ne
 800696a:	6059      	strne	r1, [r3, #4]
 800696c:	6863      	ldr	r3, [r4, #4]
 800696e:	bf08      	it	eq
 8006970:	f8c8 1000 	streq.w	r1, [r8]
 8006974:	5162      	str	r2, [r4, r5]
 8006976:	604b      	str	r3, [r1, #4]
 8006978:	4630      	mov	r0, r6
 800697a:	f000 f82f 	bl	80069dc <__malloc_unlock>
 800697e:	f104 000b 	add.w	r0, r4, #11
 8006982:	1d23      	adds	r3, r4, #4
 8006984:	f020 0007 	bic.w	r0, r0, #7
 8006988:	1ac2      	subs	r2, r0, r3
 800698a:	bf1c      	itt	ne
 800698c:	1a1b      	subne	r3, r3, r0
 800698e:	50a3      	strne	r3, [r4, r2]
 8006990:	e7af      	b.n	80068f2 <_malloc_r+0x22>
 8006992:	6862      	ldr	r2, [r4, #4]
 8006994:	42a3      	cmp	r3, r4
 8006996:	bf0c      	ite	eq
 8006998:	f8c8 2000 	streq.w	r2, [r8]
 800699c:	605a      	strne	r2, [r3, #4]
 800699e:	e7eb      	b.n	8006978 <_malloc_r+0xa8>
 80069a0:	4623      	mov	r3, r4
 80069a2:	6864      	ldr	r4, [r4, #4]
 80069a4:	e7ae      	b.n	8006904 <_malloc_r+0x34>
 80069a6:	463c      	mov	r4, r7
 80069a8:	687f      	ldr	r7, [r7, #4]
 80069aa:	e7b6      	b.n	800691a <_malloc_r+0x4a>
 80069ac:	461a      	mov	r2, r3
 80069ae:	685b      	ldr	r3, [r3, #4]
 80069b0:	42a3      	cmp	r3, r4
 80069b2:	d1fb      	bne.n	80069ac <_malloc_r+0xdc>
 80069b4:	2300      	movs	r3, #0
 80069b6:	6053      	str	r3, [r2, #4]
 80069b8:	e7de      	b.n	8006978 <_malloc_r+0xa8>
 80069ba:	230c      	movs	r3, #12
 80069bc:	6033      	str	r3, [r6, #0]
 80069be:	4630      	mov	r0, r6
 80069c0:	f000 f80c 	bl	80069dc <__malloc_unlock>
 80069c4:	e794      	b.n	80068f0 <_malloc_r+0x20>
 80069c6:	6005      	str	r5, [r0, #0]
 80069c8:	e7d6      	b.n	8006978 <_malloc_r+0xa8>
 80069ca:	bf00      	nop
 80069cc:	20000498 	.word	0x20000498

080069d0 <__malloc_lock>:
 80069d0:	4801      	ldr	r0, [pc, #4]	@ (80069d8 <__malloc_lock+0x8>)
 80069d2:	f7ff bf0e 	b.w	80067f2 <__retarget_lock_acquire_recursive>
 80069d6:	bf00      	nop
 80069d8:	20000490 	.word	0x20000490

080069dc <__malloc_unlock>:
 80069dc:	4801      	ldr	r0, [pc, #4]	@ (80069e4 <__malloc_unlock+0x8>)
 80069de:	f7ff bf09 	b.w	80067f4 <__retarget_lock_release_recursive>
 80069e2:	bf00      	nop
 80069e4:	20000490 	.word	0x20000490

080069e8 <__sfputc_r>:
 80069e8:	6893      	ldr	r3, [r2, #8]
 80069ea:	3b01      	subs	r3, #1
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	b410      	push	{r4}
 80069f0:	6093      	str	r3, [r2, #8]
 80069f2:	da08      	bge.n	8006a06 <__sfputc_r+0x1e>
 80069f4:	6994      	ldr	r4, [r2, #24]
 80069f6:	42a3      	cmp	r3, r4
 80069f8:	db01      	blt.n	80069fe <__sfputc_r+0x16>
 80069fa:	290a      	cmp	r1, #10
 80069fc:	d103      	bne.n	8006a06 <__sfputc_r+0x1e>
 80069fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a02:	f7ff bde8 	b.w	80065d6 <__swbuf_r>
 8006a06:	6813      	ldr	r3, [r2, #0]
 8006a08:	1c58      	adds	r0, r3, #1
 8006a0a:	6010      	str	r0, [r2, #0]
 8006a0c:	7019      	strb	r1, [r3, #0]
 8006a0e:	4608      	mov	r0, r1
 8006a10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a14:	4770      	bx	lr

08006a16 <__sfputs_r>:
 8006a16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a18:	4606      	mov	r6, r0
 8006a1a:	460f      	mov	r7, r1
 8006a1c:	4614      	mov	r4, r2
 8006a1e:	18d5      	adds	r5, r2, r3
 8006a20:	42ac      	cmp	r4, r5
 8006a22:	d101      	bne.n	8006a28 <__sfputs_r+0x12>
 8006a24:	2000      	movs	r0, #0
 8006a26:	e007      	b.n	8006a38 <__sfputs_r+0x22>
 8006a28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a2c:	463a      	mov	r2, r7
 8006a2e:	4630      	mov	r0, r6
 8006a30:	f7ff ffda 	bl	80069e8 <__sfputc_r>
 8006a34:	1c43      	adds	r3, r0, #1
 8006a36:	d1f3      	bne.n	8006a20 <__sfputs_r+0xa>
 8006a38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006a3c <_vfiprintf_r>:
 8006a3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a40:	460d      	mov	r5, r1
 8006a42:	b09d      	sub	sp, #116	@ 0x74
 8006a44:	4614      	mov	r4, r2
 8006a46:	4698      	mov	r8, r3
 8006a48:	4606      	mov	r6, r0
 8006a4a:	b118      	cbz	r0, 8006a54 <_vfiprintf_r+0x18>
 8006a4c:	6a03      	ldr	r3, [r0, #32]
 8006a4e:	b90b      	cbnz	r3, 8006a54 <_vfiprintf_r+0x18>
 8006a50:	f7ff fcd8 	bl	8006404 <__sinit>
 8006a54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006a56:	07d9      	lsls	r1, r3, #31
 8006a58:	d405      	bmi.n	8006a66 <_vfiprintf_r+0x2a>
 8006a5a:	89ab      	ldrh	r3, [r5, #12]
 8006a5c:	059a      	lsls	r2, r3, #22
 8006a5e:	d402      	bmi.n	8006a66 <_vfiprintf_r+0x2a>
 8006a60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006a62:	f7ff fec6 	bl	80067f2 <__retarget_lock_acquire_recursive>
 8006a66:	89ab      	ldrh	r3, [r5, #12]
 8006a68:	071b      	lsls	r3, r3, #28
 8006a6a:	d501      	bpl.n	8006a70 <_vfiprintf_r+0x34>
 8006a6c:	692b      	ldr	r3, [r5, #16]
 8006a6e:	b99b      	cbnz	r3, 8006a98 <_vfiprintf_r+0x5c>
 8006a70:	4629      	mov	r1, r5
 8006a72:	4630      	mov	r0, r6
 8006a74:	f7ff fdee 	bl	8006654 <__swsetup_r>
 8006a78:	b170      	cbz	r0, 8006a98 <_vfiprintf_r+0x5c>
 8006a7a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006a7c:	07dc      	lsls	r4, r3, #31
 8006a7e:	d504      	bpl.n	8006a8a <_vfiprintf_r+0x4e>
 8006a80:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006a84:	b01d      	add	sp, #116	@ 0x74
 8006a86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a8a:	89ab      	ldrh	r3, [r5, #12]
 8006a8c:	0598      	lsls	r0, r3, #22
 8006a8e:	d4f7      	bmi.n	8006a80 <_vfiprintf_r+0x44>
 8006a90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006a92:	f7ff feaf 	bl	80067f4 <__retarget_lock_release_recursive>
 8006a96:	e7f3      	b.n	8006a80 <_vfiprintf_r+0x44>
 8006a98:	2300      	movs	r3, #0
 8006a9a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a9c:	2320      	movs	r3, #32
 8006a9e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006aa2:	f8cd 800c 	str.w	r8, [sp, #12]
 8006aa6:	2330      	movs	r3, #48	@ 0x30
 8006aa8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006c58 <_vfiprintf_r+0x21c>
 8006aac:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006ab0:	f04f 0901 	mov.w	r9, #1
 8006ab4:	4623      	mov	r3, r4
 8006ab6:	469a      	mov	sl, r3
 8006ab8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006abc:	b10a      	cbz	r2, 8006ac2 <_vfiprintf_r+0x86>
 8006abe:	2a25      	cmp	r2, #37	@ 0x25
 8006ac0:	d1f9      	bne.n	8006ab6 <_vfiprintf_r+0x7a>
 8006ac2:	ebba 0b04 	subs.w	fp, sl, r4
 8006ac6:	d00b      	beq.n	8006ae0 <_vfiprintf_r+0xa4>
 8006ac8:	465b      	mov	r3, fp
 8006aca:	4622      	mov	r2, r4
 8006acc:	4629      	mov	r1, r5
 8006ace:	4630      	mov	r0, r6
 8006ad0:	f7ff ffa1 	bl	8006a16 <__sfputs_r>
 8006ad4:	3001      	adds	r0, #1
 8006ad6:	f000 80a7 	beq.w	8006c28 <_vfiprintf_r+0x1ec>
 8006ada:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006adc:	445a      	add	r2, fp
 8006ade:	9209      	str	r2, [sp, #36]	@ 0x24
 8006ae0:	f89a 3000 	ldrb.w	r3, [sl]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	f000 809f 	beq.w	8006c28 <_vfiprintf_r+0x1ec>
 8006aea:	2300      	movs	r3, #0
 8006aec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006af0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006af4:	f10a 0a01 	add.w	sl, sl, #1
 8006af8:	9304      	str	r3, [sp, #16]
 8006afa:	9307      	str	r3, [sp, #28]
 8006afc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006b00:	931a      	str	r3, [sp, #104]	@ 0x68
 8006b02:	4654      	mov	r4, sl
 8006b04:	2205      	movs	r2, #5
 8006b06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b0a:	4853      	ldr	r0, [pc, #332]	@ (8006c58 <_vfiprintf_r+0x21c>)
 8006b0c:	f7f9 fb80 	bl	8000210 <memchr>
 8006b10:	9a04      	ldr	r2, [sp, #16]
 8006b12:	b9d8      	cbnz	r0, 8006b4c <_vfiprintf_r+0x110>
 8006b14:	06d1      	lsls	r1, r2, #27
 8006b16:	bf44      	itt	mi
 8006b18:	2320      	movmi	r3, #32
 8006b1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006b1e:	0713      	lsls	r3, r2, #28
 8006b20:	bf44      	itt	mi
 8006b22:	232b      	movmi	r3, #43	@ 0x2b
 8006b24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006b28:	f89a 3000 	ldrb.w	r3, [sl]
 8006b2c:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b2e:	d015      	beq.n	8006b5c <_vfiprintf_r+0x120>
 8006b30:	9a07      	ldr	r2, [sp, #28]
 8006b32:	4654      	mov	r4, sl
 8006b34:	2000      	movs	r0, #0
 8006b36:	f04f 0c0a 	mov.w	ip, #10
 8006b3a:	4621      	mov	r1, r4
 8006b3c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006b40:	3b30      	subs	r3, #48	@ 0x30
 8006b42:	2b09      	cmp	r3, #9
 8006b44:	d94b      	bls.n	8006bde <_vfiprintf_r+0x1a2>
 8006b46:	b1b0      	cbz	r0, 8006b76 <_vfiprintf_r+0x13a>
 8006b48:	9207      	str	r2, [sp, #28]
 8006b4a:	e014      	b.n	8006b76 <_vfiprintf_r+0x13a>
 8006b4c:	eba0 0308 	sub.w	r3, r0, r8
 8006b50:	fa09 f303 	lsl.w	r3, r9, r3
 8006b54:	4313      	orrs	r3, r2
 8006b56:	9304      	str	r3, [sp, #16]
 8006b58:	46a2      	mov	sl, r4
 8006b5a:	e7d2      	b.n	8006b02 <_vfiprintf_r+0xc6>
 8006b5c:	9b03      	ldr	r3, [sp, #12]
 8006b5e:	1d19      	adds	r1, r3, #4
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	9103      	str	r1, [sp, #12]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	bfbb      	ittet	lt
 8006b68:	425b      	neglt	r3, r3
 8006b6a:	f042 0202 	orrlt.w	r2, r2, #2
 8006b6e:	9307      	strge	r3, [sp, #28]
 8006b70:	9307      	strlt	r3, [sp, #28]
 8006b72:	bfb8      	it	lt
 8006b74:	9204      	strlt	r2, [sp, #16]
 8006b76:	7823      	ldrb	r3, [r4, #0]
 8006b78:	2b2e      	cmp	r3, #46	@ 0x2e
 8006b7a:	d10a      	bne.n	8006b92 <_vfiprintf_r+0x156>
 8006b7c:	7863      	ldrb	r3, [r4, #1]
 8006b7e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b80:	d132      	bne.n	8006be8 <_vfiprintf_r+0x1ac>
 8006b82:	9b03      	ldr	r3, [sp, #12]
 8006b84:	1d1a      	adds	r2, r3, #4
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	9203      	str	r2, [sp, #12]
 8006b8a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006b8e:	3402      	adds	r4, #2
 8006b90:	9305      	str	r3, [sp, #20]
 8006b92:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006c68 <_vfiprintf_r+0x22c>
 8006b96:	7821      	ldrb	r1, [r4, #0]
 8006b98:	2203      	movs	r2, #3
 8006b9a:	4650      	mov	r0, sl
 8006b9c:	f7f9 fb38 	bl	8000210 <memchr>
 8006ba0:	b138      	cbz	r0, 8006bb2 <_vfiprintf_r+0x176>
 8006ba2:	9b04      	ldr	r3, [sp, #16]
 8006ba4:	eba0 000a 	sub.w	r0, r0, sl
 8006ba8:	2240      	movs	r2, #64	@ 0x40
 8006baa:	4082      	lsls	r2, r0
 8006bac:	4313      	orrs	r3, r2
 8006bae:	3401      	adds	r4, #1
 8006bb0:	9304      	str	r3, [sp, #16]
 8006bb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006bb6:	4829      	ldr	r0, [pc, #164]	@ (8006c5c <_vfiprintf_r+0x220>)
 8006bb8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006bbc:	2206      	movs	r2, #6
 8006bbe:	f7f9 fb27 	bl	8000210 <memchr>
 8006bc2:	2800      	cmp	r0, #0
 8006bc4:	d03f      	beq.n	8006c46 <_vfiprintf_r+0x20a>
 8006bc6:	4b26      	ldr	r3, [pc, #152]	@ (8006c60 <_vfiprintf_r+0x224>)
 8006bc8:	bb1b      	cbnz	r3, 8006c12 <_vfiprintf_r+0x1d6>
 8006bca:	9b03      	ldr	r3, [sp, #12]
 8006bcc:	3307      	adds	r3, #7
 8006bce:	f023 0307 	bic.w	r3, r3, #7
 8006bd2:	3308      	adds	r3, #8
 8006bd4:	9303      	str	r3, [sp, #12]
 8006bd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bd8:	443b      	add	r3, r7
 8006bda:	9309      	str	r3, [sp, #36]	@ 0x24
 8006bdc:	e76a      	b.n	8006ab4 <_vfiprintf_r+0x78>
 8006bde:	fb0c 3202 	mla	r2, ip, r2, r3
 8006be2:	460c      	mov	r4, r1
 8006be4:	2001      	movs	r0, #1
 8006be6:	e7a8      	b.n	8006b3a <_vfiprintf_r+0xfe>
 8006be8:	2300      	movs	r3, #0
 8006bea:	3401      	adds	r4, #1
 8006bec:	9305      	str	r3, [sp, #20]
 8006bee:	4619      	mov	r1, r3
 8006bf0:	f04f 0c0a 	mov.w	ip, #10
 8006bf4:	4620      	mov	r0, r4
 8006bf6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006bfa:	3a30      	subs	r2, #48	@ 0x30
 8006bfc:	2a09      	cmp	r2, #9
 8006bfe:	d903      	bls.n	8006c08 <_vfiprintf_r+0x1cc>
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d0c6      	beq.n	8006b92 <_vfiprintf_r+0x156>
 8006c04:	9105      	str	r1, [sp, #20]
 8006c06:	e7c4      	b.n	8006b92 <_vfiprintf_r+0x156>
 8006c08:	fb0c 2101 	mla	r1, ip, r1, r2
 8006c0c:	4604      	mov	r4, r0
 8006c0e:	2301      	movs	r3, #1
 8006c10:	e7f0      	b.n	8006bf4 <_vfiprintf_r+0x1b8>
 8006c12:	ab03      	add	r3, sp, #12
 8006c14:	9300      	str	r3, [sp, #0]
 8006c16:	462a      	mov	r2, r5
 8006c18:	4b12      	ldr	r3, [pc, #72]	@ (8006c64 <_vfiprintf_r+0x228>)
 8006c1a:	a904      	add	r1, sp, #16
 8006c1c:	4630      	mov	r0, r6
 8006c1e:	f3af 8000 	nop.w
 8006c22:	4607      	mov	r7, r0
 8006c24:	1c78      	adds	r0, r7, #1
 8006c26:	d1d6      	bne.n	8006bd6 <_vfiprintf_r+0x19a>
 8006c28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006c2a:	07d9      	lsls	r1, r3, #31
 8006c2c:	d405      	bmi.n	8006c3a <_vfiprintf_r+0x1fe>
 8006c2e:	89ab      	ldrh	r3, [r5, #12]
 8006c30:	059a      	lsls	r2, r3, #22
 8006c32:	d402      	bmi.n	8006c3a <_vfiprintf_r+0x1fe>
 8006c34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006c36:	f7ff fddd 	bl	80067f4 <__retarget_lock_release_recursive>
 8006c3a:	89ab      	ldrh	r3, [r5, #12]
 8006c3c:	065b      	lsls	r3, r3, #25
 8006c3e:	f53f af1f 	bmi.w	8006a80 <_vfiprintf_r+0x44>
 8006c42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006c44:	e71e      	b.n	8006a84 <_vfiprintf_r+0x48>
 8006c46:	ab03      	add	r3, sp, #12
 8006c48:	9300      	str	r3, [sp, #0]
 8006c4a:	462a      	mov	r2, r5
 8006c4c:	4b05      	ldr	r3, [pc, #20]	@ (8006c64 <_vfiprintf_r+0x228>)
 8006c4e:	a904      	add	r1, sp, #16
 8006c50:	4630      	mov	r0, r6
 8006c52:	f000 f879 	bl	8006d48 <_printf_i>
 8006c56:	e7e4      	b.n	8006c22 <_vfiprintf_r+0x1e6>
 8006c58:	08008528 	.word	0x08008528
 8006c5c:	08008532 	.word	0x08008532
 8006c60:	00000000 	.word	0x00000000
 8006c64:	08006a17 	.word	0x08006a17
 8006c68:	0800852e 	.word	0x0800852e

08006c6c <_printf_common>:
 8006c6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c70:	4616      	mov	r6, r2
 8006c72:	4698      	mov	r8, r3
 8006c74:	688a      	ldr	r2, [r1, #8]
 8006c76:	690b      	ldr	r3, [r1, #16]
 8006c78:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	bfb8      	it	lt
 8006c80:	4613      	movlt	r3, r2
 8006c82:	6033      	str	r3, [r6, #0]
 8006c84:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006c88:	4607      	mov	r7, r0
 8006c8a:	460c      	mov	r4, r1
 8006c8c:	b10a      	cbz	r2, 8006c92 <_printf_common+0x26>
 8006c8e:	3301      	adds	r3, #1
 8006c90:	6033      	str	r3, [r6, #0]
 8006c92:	6823      	ldr	r3, [r4, #0]
 8006c94:	0699      	lsls	r1, r3, #26
 8006c96:	bf42      	ittt	mi
 8006c98:	6833      	ldrmi	r3, [r6, #0]
 8006c9a:	3302      	addmi	r3, #2
 8006c9c:	6033      	strmi	r3, [r6, #0]
 8006c9e:	6825      	ldr	r5, [r4, #0]
 8006ca0:	f015 0506 	ands.w	r5, r5, #6
 8006ca4:	d106      	bne.n	8006cb4 <_printf_common+0x48>
 8006ca6:	f104 0a19 	add.w	sl, r4, #25
 8006caa:	68e3      	ldr	r3, [r4, #12]
 8006cac:	6832      	ldr	r2, [r6, #0]
 8006cae:	1a9b      	subs	r3, r3, r2
 8006cb0:	42ab      	cmp	r3, r5
 8006cb2:	dc26      	bgt.n	8006d02 <_printf_common+0x96>
 8006cb4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006cb8:	6822      	ldr	r2, [r4, #0]
 8006cba:	3b00      	subs	r3, #0
 8006cbc:	bf18      	it	ne
 8006cbe:	2301      	movne	r3, #1
 8006cc0:	0692      	lsls	r2, r2, #26
 8006cc2:	d42b      	bmi.n	8006d1c <_printf_common+0xb0>
 8006cc4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006cc8:	4641      	mov	r1, r8
 8006cca:	4638      	mov	r0, r7
 8006ccc:	47c8      	blx	r9
 8006cce:	3001      	adds	r0, #1
 8006cd0:	d01e      	beq.n	8006d10 <_printf_common+0xa4>
 8006cd2:	6823      	ldr	r3, [r4, #0]
 8006cd4:	6922      	ldr	r2, [r4, #16]
 8006cd6:	f003 0306 	and.w	r3, r3, #6
 8006cda:	2b04      	cmp	r3, #4
 8006cdc:	bf02      	ittt	eq
 8006cde:	68e5      	ldreq	r5, [r4, #12]
 8006ce0:	6833      	ldreq	r3, [r6, #0]
 8006ce2:	1aed      	subeq	r5, r5, r3
 8006ce4:	68a3      	ldr	r3, [r4, #8]
 8006ce6:	bf0c      	ite	eq
 8006ce8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006cec:	2500      	movne	r5, #0
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	bfc4      	itt	gt
 8006cf2:	1a9b      	subgt	r3, r3, r2
 8006cf4:	18ed      	addgt	r5, r5, r3
 8006cf6:	2600      	movs	r6, #0
 8006cf8:	341a      	adds	r4, #26
 8006cfa:	42b5      	cmp	r5, r6
 8006cfc:	d11a      	bne.n	8006d34 <_printf_common+0xc8>
 8006cfe:	2000      	movs	r0, #0
 8006d00:	e008      	b.n	8006d14 <_printf_common+0xa8>
 8006d02:	2301      	movs	r3, #1
 8006d04:	4652      	mov	r2, sl
 8006d06:	4641      	mov	r1, r8
 8006d08:	4638      	mov	r0, r7
 8006d0a:	47c8      	blx	r9
 8006d0c:	3001      	adds	r0, #1
 8006d0e:	d103      	bne.n	8006d18 <_printf_common+0xac>
 8006d10:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006d14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d18:	3501      	adds	r5, #1
 8006d1a:	e7c6      	b.n	8006caa <_printf_common+0x3e>
 8006d1c:	18e1      	adds	r1, r4, r3
 8006d1e:	1c5a      	adds	r2, r3, #1
 8006d20:	2030      	movs	r0, #48	@ 0x30
 8006d22:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006d26:	4422      	add	r2, r4
 8006d28:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006d2c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006d30:	3302      	adds	r3, #2
 8006d32:	e7c7      	b.n	8006cc4 <_printf_common+0x58>
 8006d34:	2301      	movs	r3, #1
 8006d36:	4622      	mov	r2, r4
 8006d38:	4641      	mov	r1, r8
 8006d3a:	4638      	mov	r0, r7
 8006d3c:	47c8      	blx	r9
 8006d3e:	3001      	adds	r0, #1
 8006d40:	d0e6      	beq.n	8006d10 <_printf_common+0xa4>
 8006d42:	3601      	adds	r6, #1
 8006d44:	e7d9      	b.n	8006cfa <_printf_common+0x8e>
	...

08006d48 <_printf_i>:
 8006d48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d4c:	7e0f      	ldrb	r7, [r1, #24]
 8006d4e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006d50:	2f78      	cmp	r7, #120	@ 0x78
 8006d52:	4691      	mov	r9, r2
 8006d54:	4680      	mov	r8, r0
 8006d56:	460c      	mov	r4, r1
 8006d58:	469a      	mov	sl, r3
 8006d5a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006d5e:	d807      	bhi.n	8006d70 <_printf_i+0x28>
 8006d60:	2f62      	cmp	r7, #98	@ 0x62
 8006d62:	d80a      	bhi.n	8006d7a <_printf_i+0x32>
 8006d64:	2f00      	cmp	r7, #0
 8006d66:	f000 80d1 	beq.w	8006f0c <_printf_i+0x1c4>
 8006d6a:	2f58      	cmp	r7, #88	@ 0x58
 8006d6c:	f000 80b8 	beq.w	8006ee0 <_printf_i+0x198>
 8006d70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d74:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006d78:	e03a      	b.n	8006df0 <_printf_i+0xa8>
 8006d7a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006d7e:	2b15      	cmp	r3, #21
 8006d80:	d8f6      	bhi.n	8006d70 <_printf_i+0x28>
 8006d82:	a101      	add	r1, pc, #4	@ (adr r1, 8006d88 <_printf_i+0x40>)
 8006d84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006d88:	08006de1 	.word	0x08006de1
 8006d8c:	08006df5 	.word	0x08006df5
 8006d90:	08006d71 	.word	0x08006d71
 8006d94:	08006d71 	.word	0x08006d71
 8006d98:	08006d71 	.word	0x08006d71
 8006d9c:	08006d71 	.word	0x08006d71
 8006da0:	08006df5 	.word	0x08006df5
 8006da4:	08006d71 	.word	0x08006d71
 8006da8:	08006d71 	.word	0x08006d71
 8006dac:	08006d71 	.word	0x08006d71
 8006db0:	08006d71 	.word	0x08006d71
 8006db4:	08006ef3 	.word	0x08006ef3
 8006db8:	08006e1f 	.word	0x08006e1f
 8006dbc:	08006ead 	.word	0x08006ead
 8006dc0:	08006d71 	.word	0x08006d71
 8006dc4:	08006d71 	.word	0x08006d71
 8006dc8:	08006f15 	.word	0x08006f15
 8006dcc:	08006d71 	.word	0x08006d71
 8006dd0:	08006e1f 	.word	0x08006e1f
 8006dd4:	08006d71 	.word	0x08006d71
 8006dd8:	08006d71 	.word	0x08006d71
 8006ddc:	08006eb5 	.word	0x08006eb5
 8006de0:	6833      	ldr	r3, [r6, #0]
 8006de2:	1d1a      	adds	r2, r3, #4
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	6032      	str	r2, [r6, #0]
 8006de8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006dec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006df0:	2301      	movs	r3, #1
 8006df2:	e09c      	b.n	8006f2e <_printf_i+0x1e6>
 8006df4:	6833      	ldr	r3, [r6, #0]
 8006df6:	6820      	ldr	r0, [r4, #0]
 8006df8:	1d19      	adds	r1, r3, #4
 8006dfa:	6031      	str	r1, [r6, #0]
 8006dfc:	0606      	lsls	r6, r0, #24
 8006dfe:	d501      	bpl.n	8006e04 <_printf_i+0xbc>
 8006e00:	681d      	ldr	r5, [r3, #0]
 8006e02:	e003      	b.n	8006e0c <_printf_i+0xc4>
 8006e04:	0645      	lsls	r5, r0, #25
 8006e06:	d5fb      	bpl.n	8006e00 <_printf_i+0xb8>
 8006e08:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006e0c:	2d00      	cmp	r5, #0
 8006e0e:	da03      	bge.n	8006e18 <_printf_i+0xd0>
 8006e10:	232d      	movs	r3, #45	@ 0x2d
 8006e12:	426d      	negs	r5, r5
 8006e14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e18:	4858      	ldr	r0, [pc, #352]	@ (8006f7c <_printf_i+0x234>)
 8006e1a:	230a      	movs	r3, #10
 8006e1c:	e011      	b.n	8006e42 <_printf_i+0xfa>
 8006e1e:	6821      	ldr	r1, [r4, #0]
 8006e20:	6833      	ldr	r3, [r6, #0]
 8006e22:	0608      	lsls	r0, r1, #24
 8006e24:	f853 5b04 	ldr.w	r5, [r3], #4
 8006e28:	d402      	bmi.n	8006e30 <_printf_i+0xe8>
 8006e2a:	0649      	lsls	r1, r1, #25
 8006e2c:	bf48      	it	mi
 8006e2e:	b2ad      	uxthmi	r5, r5
 8006e30:	2f6f      	cmp	r7, #111	@ 0x6f
 8006e32:	4852      	ldr	r0, [pc, #328]	@ (8006f7c <_printf_i+0x234>)
 8006e34:	6033      	str	r3, [r6, #0]
 8006e36:	bf14      	ite	ne
 8006e38:	230a      	movne	r3, #10
 8006e3a:	2308      	moveq	r3, #8
 8006e3c:	2100      	movs	r1, #0
 8006e3e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006e42:	6866      	ldr	r6, [r4, #4]
 8006e44:	60a6      	str	r6, [r4, #8]
 8006e46:	2e00      	cmp	r6, #0
 8006e48:	db05      	blt.n	8006e56 <_printf_i+0x10e>
 8006e4a:	6821      	ldr	r1, [r4, #0]
 8006e4c:	432e      	orrs	r6, r5
 8006e4e:	f021 0104 	bic.w	r1, r1, #4
 8006e52:	6021      	str	r1, [r4, #0]
 8006e54:	d04b      	beq.n	8006eee <_printf_i+0x1a6>
 8006e56:	4616      	mov	r6, r2
 8006e58:	fbb5 f1f3 	udiv	r1, r5, r3
 8006e5c:	fb03 5711 	mls	r7, r3, r1, r5
 8006e60:	5dc7      	ldrb	r7, [r0, r7]
 8006e62:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006e66:	462f      	mov	r7, r5
 8006e68:	42bb      	cmp	r3, r7
 8006e6a:	460d      	mov	r5, r1
 8006e6c:	d9f4      	bls.n	8006e58 <_printf_i+0x110>
 8006e6e:	2b08      	cmp	r3, #8
 8006e70:	d10b      	bne.n	8006e8a <_printf_i+0x142>
 8006e72:	6823      	ldr	r3, [r4, #0]
 8006e74:	07df      	lsls	r7, r3, #31
 8006e76:	d508      	bpl.n	8006e8a <_printf_i+0x142>
 8006e78:	6923      	ldr	r3, [r4, #16]
 8006e7a:	6861      	ldr	r1, [r4, #4]
 8006e7c:	4299      	cmp	r1, r3
 8006e7e:	bfde      	ittt	le
 8006e80:	2330      	movle	r3, #48	@ 0x30
 8006e82:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006e86:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006e8a:	1b92      	subs	r2, r2, r6
 8006e8c:	6122      	str	r2, [r4, #16]
 8006e8e:	f8cd a000 	str.w	sl, [sp]
 8006e92:	464b      	mov	r3, r9
 8006e94:	aa03      	add	r2, sp, #12
 8006e96:	4621      	mov	r1, r4
 8006e98:	4640      	mov	r0, r8
 8006e9a:	f7ff fee7 	bl	8006c6c <_printf_common>
 8006e9e:	3001      	adds	r0, #1
 8006ea0:	d14a      	bne.n	8006f38 <_printf_i+0x1f0>
 8006ea2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006ea6:	b004      	add	sp, #16
 8006ea8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006eac:	6823      	ldr	r3, [r4, #0]
 8006eae:	f043 0320 	orr.w	r3, r3, #32
 8006eb2:	6023      	str	r3, [r4, #0]
 8006eb4:	4832      	ldr	r0, [pc, #200]	@ (8006f80 <_printf_i+0x238>)
 8006eb6:	2778      	movs	r7, #120	@ 0x78
 8006eb8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006ebc:	6823      	ldr	r3, [r4, #0]
 8006ebe:	6831      	ldr	r1, [r6, #0]
 8006ec0:	061f      	lsls	r7, r3, #24
 8006ec2:	f851 5b04 	ldr.w	r5, [r1], #4
 8006ec6:	d402      	bmi.n	8006ece <_printf_i+0x186>
 8006ec8:	065f      	lsls	r7, r3, #25
 8006eca:	bf48      	it	mi
 8006ecc:	b2ad      	uxthmi	r5, r5
 8006ece:	6031      	str	r1, [r6, #0]
 8006ed0:	07d9      	lsls	r1, r3, #31
 8006ed2:	bf44      	itt	mi
 8006ed4:	f043 0320 	orrmi.w	r3, r3, #32
 8006ed8:	6023      	strmi	r3, [r4, #0]
 8006eda:	b11d      	cbz	r5, 8006ee4 <_printf_i+0x19c>
 8006edc:	2310      	movs	r3, #16
 8006ede:	e7ad      	b.n	8006e3c <_printf_i+0xf4>
 8006ee0:	4826      	ldr	r0, [pc, #152]	@ (8006f7c <_printf_i+0x234>)
 8006ee2:	e7e9      	b.n	8006eb8 <_printf_i+0x170>
 8006ee4:	6823      	ldr	r3, [r4, #0]
 8006ee6:	f023 0320 	bic.w	r3, r3, #32
 8006eea:	6023      	str	r3, [r4, #0]
 8006eec:	e7f6      	b.n	8006edc <_printf_i+0x194>
 8006eee:	4616      	mov	r6, r2
 8006ef0:	e7bd      	b.n	8006e6e <_printf_i+0x126>
 8006ef2:	6833      	ldr	r3, [r6, #0]
 8006ef4:	6825      	ldr	r5, [r4, #0]
 8006ef6:	6961      	ldr	r1, [r4, #20]
 8006ef8:	1d18      	adds	r0, r3, #4
 8006efa:	6030      	str	r0, [r6, #0]
 8006efc:	062e      	lsls	r6, r5, #24
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	d501      	bpl.n	8006f06 <_printf_i+0x1be>
 8006f02:	6019      	str	r1, [r3, #0]
 8006f04:	e002      	b.n	8006f0c <_printf_i+0x1c4>
 8006f06:	0668      	lsls	r0, r5, #25
 8006f08:	d5fb      	bpl.n	8006f02 <_printf_i+0x1ba>
 8006f0a:	8019      	strh	r1, [r3, #0]
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	6123      	str	r3, [r4, #16]
 8006f10:	4616      	mov	r6, r2
 8006f12:	e7bc      	b.n	8006e8e <_printf_i+0x146>
 8006f14:	6833      	ldr	r3, [r6, #0]
 8006f16:	1d1a      	adds	r2, r3, #4
 8006f18:	6032      	str	r2, [r6, #0]
 8006f1a:	681e      	ldr	r6, [r3, #0]
 8006f1c:	6862      	ldr	r2, [r4, #4]
 8006f1e:	2100      	movs	r1, #0
 8006f20:	4630      	mov	r0, r6
 8006f22:	f7f9 f975 	bl	8000210 <memchr>
 8006f26:	b108      	cbz	r0, 8006f2c <_printf_i+0x1e4>
 8006f28:	1b80      	subs	r0, r0, r6
 8006f2a:	6060      	str	r0, [r4, #4]
 8006f2c:	6863      	ldr	r3, [r4, #4]
 8006f2e:	6123      	str	r3, [r4, #16]
 8006f30:	2300      	movs	r3, #0
 8006f32:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f36:	e7aa      	b.n	8006e8e <_printf_i+0x146>
 8006f38:	6923      	ldr	r3, [r4, #16]
 8006f3a:	4632      	mov	r2, r6
 8006f3c:	4649      	mov	r1, r9
 8006f3e:	4640      	mov	r0, r8
 8006f40:	47d0      	blx	sl
 8006f42:	3001      	adds	r0, #1
 8006f44:	d0ad      	beq.n	8006ea2 <_printf_i+0x15a>
 8006f46:	6823      	ldr	r3, [r4, #0]
 8006f48:	079b      	lsls	r3, r3, #30
 8006f4a:	d413      	bmi.n	8006f74 <_printf_i+0x22c>
 8006f4c:	68e0      	ldr	r0, [r4, #12]
 8006f4e:	9b03      	ldr	r3, [sp, #12]
 8006f50:	4298      	cmp	r0, r3
 8006f52:	bfb8      	it	lt
 8006f54:	4618      	movlt	r0, r3
 8006f56:	e7a6      	b.n	8006ea6 <_printf_i+0x15e>
 8006f58:	2301      	movs	r3, #1
 8006f5a:	4632      	mov	r2, r6
 8006f5c:	4649      	mov	r1, r9
 8006f5e:	4640      	mov	r0, r8
 8006f60:	47d0      	blx	sl
 8006f62:	3001      	adds	r0, #1
 8006f64:	d09d      	beq.n	8006ea2 <_printf_i+0x15a>
 8006f66:	3501      	adds	r5, #1
 8006f68:	68e3      	ldr	r3, [r4, #12]
 8006f6a:	9903      	ldr	r1, [sp, #12]
 8006f6c:	1a5b      	subs	r3, r3, r1
 8006f6e:	42ab      	cmp	r3, r5
 8006f70:	dcf2      	bgt.n	8006f58 <_printf_i+0x210>
 8006f72:	e7eb      	b.n	8006f4c <_printf_i+0x204>
 8006f74:	2500      	movs	r5, #0
 8006f76:	f104 0619 	add.w	r6, r4, #25
 8006f7a:	e7f5      	b.n	8006f68 <_printf_i+0x220>
 8006f7c:	08008539 	.word	0x08008539
 8006f80:	0800854a 	.word	0x0800854a

08006f84 <__sflush_r>:
 8006f84:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006f88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f8c:	0716      	lsls	r6, r2, #28
 8006f8e:	4605      	mov	r5, r0
 8006f90:	460c      	mov	r4, r1
 8006f92:	d454      	bmi.n	800703e <__sflush_r+0xba>
 8006f94:	684b      	ldr	r3, [r1, #4]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	dc02      	bgt.n	8006fa0 <__sflush_r+0x1c>
 8006f9a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	dd48      	ble.n	8007032 <__sflush_r+0xae>
 8006fa0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006fa2:	2e00      	cmp	r6, #0
 8006fa4:	d045      	beq.n	8007032 <__sflush_r+0xae>
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006fac:	682f      	ldr	r7, [r5, #0]
 8006fae:	6a21      	ldr	r1, [r4, #32]
 8006fb0:	602b      	str	r3, [r5, #0]
 8006fb2:	d030      	beq.n	8007016 <__sflush_r+0x92>
 8006fb4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006fb6:	89a3      	ldrh	r3, [r4, #12]
 8006fb8:	0759      	lsls	r1, r3, #29
 8006fba:	d505      	bpl.n	8006fc8 <__sflush_r+0x44>
 8006fbc:	6863      	ldr	r3, [r4, #4]
 8006fbe:	1ad2      	subs	r2, r2, r3
 8006fc0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006fc2:	b10b      	cbz	r3, 8006fc8 <__sflush_r+0x44>
 8006fc4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006fc6:	1ad2      	subs	r2, r2, r3
 8006fc8:	2300      	movs	r3, #0
 8006fca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006fcc:	6a21      	ldr	r1, [r4, #32]
 8006fce:	4628      	mov	r0, r5
 8006fd0:	47b0      	blx	r6
 8006fd2:	1c43      	adds	r3, r0, #1
 8006fd4:	89a3      	ldrh	r3, [r4, #12]
 8006fd6:	d106      	bne.n	8006fe6 <__sflush_r+0x62>
 8006fd8:	6829      	ldr	r1, [r5, #0]
 8006fda:	291d      	cmp	r1, #29
 8006fdc:	d82b      	bhi.n	8007036 <__sflush_r+0xb2>
 8006fde:	4a2a      	ldr	r2, [pc, #168]	@ (8007088 <__sflush_r+0x104>)
 8006fe0:	40ca      	lsrs	r2, r1
 8006fe2:	07d6      	lsls	r6, r2, #31
 8006fe4:	d527      	bpl.n	8007036 <__sflush_r+0xb2>
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	6062      	str	r2, [r4, #4]
 8006fea:	04d9      	lsls	r1, r3, #19
 8006fec:	6922      	ldr	r2, [r4, #16]
 8006fee:	6022      	str	r2, [r4, #0]
 8006ff0:	d504      	bpl.n	8006ffc <__sflush_r+0x78>
 8006ff2:	1c42      	adds	r2, r0, #1
 8006ff4:	d101      	bne.n	8006ffa <__sflush_r+0x76>
 8006ff6:	682b      	ldr	r3, [r5, #0]
 8006ff8:	b903      	cbnz	r3, 8006ffc <__sflush_r+0x78>
 8006ffa:	6560      	str	r0, [r4, #84]	@ 0x54
 8006ffc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006ffe:	602f      	str	r7, [r5, #0]
 8007000:	b1b9      	cbz	r1, 8007032 <__sflush_r+0xae>
 8007002:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007006:	4299      	cmp	r1, r3
 8007008:	d002      	beq.n	8007010 <__sflush_r+0x8c>
 800700a:	4628      	mov	r0, r5
 800700c:	f7ff fbf4 	bl	80067f8 <_free_r>
 8007010:	2300      	movs	r3, #0
 8007012:	6363      	str	r3, [r4, #52]	@ 0x34
 8007014:	e00d      	b.n	8007032 <__sflush_r+0xae>
 8007016:	2301      	movs	r3, #1
 8007018:	4628      	mov	r0, r5
 800701a:	47b0      	blx	r6
 800701c:	4602      	mov	r2, r0
 800701e:	1c50      	adds	r0, r2, #1
 8007020:	d1c9      	bne.n	8006fb6 <__sflush_r+0x32>
 8007022:	682b      	ldr	r3, [r5, #0]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d0c6      	beq.n	8006fb6 <__sflush_r+0x32>
 8007028:	2b1d      	cmp	r3, #29
 800702a:	d001      	beq.n	8007030 <__sflush_r+0xac>
 800702c:	2b16      	cmp	r3, #22
 800702e:	d11e      	bne.n	800706e <__sflush_r+0xea>
 8007030:	602f      	str	r7, [r5, #0]
 8007032:	2000      	movs	r0, #0
 8007034:	e022      	b.n	800707c <__sflush_r+0xf8>
 8007036:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800703a:	b21b      	sxth	r3, r3
 800703c:	e01b      	b.n	8007076 <__sflush_r+0xf2>
 800703e:	690f      	ldr	r7, [r1, #16]
 8007040:	2f00      	cmp	r7, #0
 8007042:	d0f6      	beq.n	8007032 <__sflush_r+0xae>
 8007044:	0793      	lsls	r3, r2, #30
 8007046:	680e      	ldr	r6, [r1, #0]
 8007048:	bf08      	it	eq
 800704a:	694b      	ldreq	r3, [r1, #20]
 800704c:	600f      	str	r7, [r1, #0]
 800704e:	bf18      	it	ne
 8007050:	2300      	movne	r3, #0
 8007052:	eba6 0807 	sub.w	r8, r6, r7
 8007056:	608b      	str	r3, [r1, #8]
 8007058:	f1b8 0f00 	cmp.w	r8, #0
 800705c:	dde9      	ble.n	8007032 <__sflush_r+0xae>
 800705e:	6a21      	ldr	r1, [r4, #32]
 8007060:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007062:	4643      	mov	r3, r8
 8007064:	463a      	mov	r2, r7
 8007066:	4628      	mov	r0, r5
 8007068:	47b0      	blx	r6
 800706a:	2800      	cmp	r0, #0
 800706c:	dc08      	bgt.n	8007080 <__sflush_r+0xfc>
 800706e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007072:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007076:	81a3      	strh	r3, [r4, #12]
 8007078:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800707c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007080:	4407      	add	r7, r0
 8007082:	eba8 0800 	sub.w	r8, r8, r0
 8007086:	e7e7      	b.n	8007058 <__sflush_r+0xd4>
 8007088:	20400001 	.word	0x20400001

0800708c <_fflush_r>:
 800708c:	b538      	push	{r3, r4, r5, lr}
 800708e:	690b      	ldr	r3, [r1, #16]
 8007090:	4605      	mov	r5, r0
 8007092:	460c      	mov	r4, r1
 8007094:	b913      	cbnz	r3, 800709c <_fflush_r+0x10>
 8007096:	2500      	movs	r5, #0
 8007098:	4628      	mov	r0, r5
 800709a:	bd38      	pop	{r3, r4, r5, pc}
 800709c:	b118      	cbz	r0, 80070a6 <_fflush_r+0x1a>
 800709e:	6a03      	ldr	r3, [r0, #32]
 80070a0:	b90b      	cbnz	r3, 80070a6 <_fflush_r+0x1a>
 80070a2:	f7ff f9af 	bl	8006404 <__sinit>
 80070a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d0f3      	beq.n	8007096 <_fflush_r+0xa>
 80070ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80070b0:	07d0      	lsls	r0, r2, #31
 80070b2:	d404      	bmi.n	80070be <_fflush_r+0x32>
 80070b4:	0599      	lsls	r1, r3, #22
 80070b6:	d402      	bmi.n	80070be <_fflush_r+0x32>
 80070b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80070ba:	f7ff fb9a 	bl	80067f2 <__retarget_lock_acquire_recursive>
 80070be:	4628      	mov	r0, r5
 80070c0:	4621      	mov	r1, r4
 80070c2:	f7ff ff5f 	bl	8006f84 <__sflush_r>
 80070c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80070c8:	07da      	lsls	r2, r3, #31
 80070ca:	4605      	mov	r5, r0
 80070cc:	d4e4      	bmi.n	8007098 <_fflush_r+0xc>
 80070ce:	89a3      	ldrh	r3, [r4, #12]
 80070d0:	059b      	lsls	r3, r3, #22
 80070d2:	d4e1      	bmi.n	8007098 <_fflush_r+0xc>
 80070d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80070d6:	f7ff fb8d 	bl	80067f4 <__retarget_lock_release_recursive>
 80070da:	e7dd      	b.n	8007098 <_fflush_r+0xc>

080070dc <__swhatbuf_r>:
 80070dc:	b570      	push	{r4, r5, r6, lr}
 80070de:	460c      	mov	r4, r1
 80070e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070e4:	2900      	cmp	r1, #0
 80070e6:	b096      	sub	sp, #88	@ 0x58
 80070e8:	4615      	mov	r5, r2
 80070ea:	461e      	mov	r6, r3
 80070ec:	da0d      	bge.n	800710a <__swhatbuf_r+0x2e>
 80070ee:	89a3      	ldrh	r3, [r4, #12]
 80070f0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80070f4:	f04f 0100 	mov.w	r1, #0
 80070f8:	bf14      	ite	ne
 80070fa:	2340      	movne	r3, #64	@ 0x40
 80070fc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007100:	2000      	movs	r0, #0
 8007102:	6031      	str	r1, [r6, #0]
 8007104:	602b      	str	r3, [r5, #0]
 8007106:	b016      	add	sp, #88	@ 0x58
 8007108:	bd70      	pop	{r4, r5, r6, pc}
 800710a:	466a      	mov	r2, sp
 800710c:	f000 f848 	bl	80071a0 <_fstat_r>
 8007110:	2800      	cmp	r0, #0
 8007112:	dbec      	blt.n	80070ee <__swhatbuf_r+0x12>
 8007114:	9901      	ldr	r1, [sp, #4]
 8007116:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800711a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800711e:	4259      	negs	r1, r3
 8007120:	4159      	adcs	r1, r3
 8007122:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007126:	e7eb      	b.n	8007100 <__swhatbuf_r+0x24>

08007128 <__smakebuf_r>:
 8007128:	898b      	ldrh	r3, [r1, #12]
 800712a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800712c:	079d      	lsls	r5, r3, #30
 800712e:	4606      	mov	r6, r0
 8007130:	460c      	mov	r4, r1
 8007132:	d507      	bpl.n	8007144 <__smakebuf_r+0x1c>
 8007134:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007138:	6023      	str	r3, [r4, #0]
 800713a:	6123      	str	r3, [r4, #16]
 800713c:	2301      	movs	r3, #1
 800713e:	6163      	str	r3, [r4, #20]
 8007140:	b003      	add	sp, #12
 8007142:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007144:	ab01      	add	r3, sp, #4
 8007146:	466a      	mov	r2, sp
 8007148:	f7ff ffc8 	bl	80070dc <__swhatbuf_r>
 800714c:	9f00      	ldr	r7, [sp, #0]
 800714e:	4605      	mov	r5, r0
 8007150:	4639      	mov	r1, r7
 8007152:	4630      	mov	r0, r6
 8007154:	f7ff fbbc 	bl	80068d0 <_malloc_r>
 8007158:	b948      	cbnz	r0, 800716e <__smakebuf_r+0x46>
 800715a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800715e:	059a      	lsls	r2, r3, #22
 8007160:	d4ee      	bmi.n	8007140 <__smakebuf_r+0x18>
 8007162:	f023 0303 	bic.w	r3, r3, #3
 8007166:	f043 0302 	orr.w	r3, r3, #2
 800716a:	81a3      	strh	r3, [r4, #12]
 800716c:	e7e2      	b.n	8007134 <__smakebuf_r+0xc>
 800716e:	89a3      	ldrh	r3, [r4, #12]
 8007170:	6020      	str	r0, [r4, #0]
 8007172:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007176:	81a3      	strh	r3, [r4, #12]
 8007178:	9b01      	ldr	r3, [sp, #4]
 800717a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800717e:	b15b      	cbz	r3, 8007198 <__smakebuf_r+0x70>
 8007180:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007184:	4630      	mov	r0, r6
 8007186:	f000 f81d 	bl	80071c4 <_isatty_r>
 800718a:	b128      	cbz	r0, 8007198 <__smakebuf_r+0x70>
 800718c:	89a3      	ldrh	r3, [r4, #12]
 800718e:	f023 0303 	bic.w	r3, r3, #3
 8007192:	f043 0301 	orr.w	r3, r3, #1
 8007196:	81a3      	strh	r3, [r4, #12]
 8007198:	89a3      	ldrh	r3, [r4, #12]
 800719a:	431d      	orrs	r5, r3
 800719c:	81a5      	strh	r5, [r4, #12]
 800719e:	e7cf      	b.n	8007140 <__smakebuf_r+0x18>

080071a0 <_fstat_r>:
 80071a0:	b538      	push	{r3, r4, r5, lr}
 80071a2:	4d07      	ldr	r5, [pc, #28]	@ (80071c0 <_fstat_r+0x20>)
 80071a4:	2300      	movs	r3, #0
 80071a6:	4604      	mov	r4, r0
 80071a8:	4608      	mov	r0, r1
 80071aa:	4611      	mov	r1, r2
 80071ac:	602b      	str	r3, [r5, #0]
 80071ae:	f7fb fe9f 	bl	8002ef0 <_fstat>
 80071b2:	1c43      	adds	r3, r0, #1
 80071b4:	d102      	bne.n	80071bc <_fstat_r+0x1c>
 80071b6:	682b      	ldr	r3, [r5, #0]
 80071b8:	b103      	cbz	r3, 80071bc <_fstat_r+0x1c>
 80071ba:	6023      	str	r3, [r4, #0]
 80071bc:	bd38      	pop	{r3, r4, r5, pc}
 80071be:	bf00      	nop
 80071c0:	2000048c 	.word	0x2000048c

080071c4 <_isatty_r>:
 80071c4:	b538      	push	{r3, r4, r5, lr}
 80071c6:	4d06      	ldr	r5, [pc, #24]	@ (80071e0 <_isatty_r+0x1c>)
 80071c8:	2300      	movs	r3, #0
 80071ca:	4604      	mov	r4, r0
 80071cc:	4608      	mov	r0, r1
 80071ce:	602b      	str	r3, [r5, #0]
 80071d0:	f7fb fe9e 	bl	8002f10 <_isatty>
 80071d4:	1c43      	adds	r3, r0, #1
 80071d6:	d102      	bne.n	80071de <_isatty_r+0x1a>
 80071d8:	682b      	ldr	r3, [r5, #0]
 80071da:	b103      	cbz	r3, 80071de <_isatty_r+0x1a>
 80071dc:	6023      	str	r3, [r4, #0]
 80071de:	bd38      	pop	{r3, r4, r5, pc}
 80071e0:	2000048c 	.word	0x2000048c

080071e4 <_sbrk_r>:
 80071e4:	b538      	push	{r3, r4, r5, lr}
 80071e6:	4d06      	ldr	r5, [pc, #24]	@ (8007200 <_sbrk_r+0x1c>)
 80071e8:	2300      	movs	r3, #0
 80071ea:	4604      	mov	r4, r0
 80071ec:	4608      	mov	r0, r1
 80071ee:	602b      	str	r3, [r5, #0]
 80071f0:	f7fb fea6 	bl	8002f40 <_sbrk>
 80071f4:	1c43      	adds	r3, r0, #1
 80071f6:	d102      	bne.n	80071fe <_sbrk_r+0x1a>
 80071f8:	682b      	ldr	r3, [r5, #0]
 80071fa:	b103      	cbz	r3, 80071fe <_sbrk_r+0x1a>
 80071fc:	6023      	str	r3, [r4, #0]
 80071fe:	bd38      	pop	{r3, r4, r5, pc}
 8007200:	2000048c 	.word	0x2000048c

08007204 <pow>:
 8007204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007206:	ed2d 8b02 	vpush	{d8}
 800720a:	eeb0 8a40 	vmov.f32	s16, s0
 800720e:	eef0 8a60 	vmov.f32	s17, s1
 8007212:	ec55 4b11 	vmov	r4, r5, d1
 8007216:	f000 f873 	bl	8007300 <__ieee754_pow>
 800721a:	4622      	mov	r2, r4
 800721c:	462b      	mov	r3, r5
 800721e:	4620      	mov	r0, r4
 8007220:	4629      	mov	r1, r5
 8007222:	ec57 6b10 	vmov	r6, r7, d0
 8007226:	f7f9 fc99 	bl	8000b5c <__aeabi_dcmpun>
 800722a:	2800      	cmp	r0, #0
 800722c:	d13b      	bne.n	80072a6 <pow+0xa2>
 800722e:	ec51 0b18 	vmov	r0, r1, d8
 8007232:	2200      	movs	r2, #0
 8007234:	2300      	movs	r3, #0
 8007236:	f7f9 fc5f 	bl	8000af8 <__aeabi_dcmpeq>
 800723a:	b1b8      	cbz	r0, 800726c <pow+0x68>
 800723c:	2200      	movs	r2, #0
 800723e:	2300      	movs	r3, #0
 8007240:	4620      	mov	r0, r4
 8007242:	4629      	mov	r1, r5
 8007244:	f7f9 fc58 	bl	8000af8 <__aeabi_dcmpeq>
 8007248:	2800      	cmp	r0, #0
 800724a:	d146      	bne.n	80072da <pow+0xd6>
 800724c:	ec45 4b10 	vmov	d0, r4, r5
 8007250:	f000 f848 	bl	80072e4 <finite>
 8007254:	b338      	cbz	r0, 80072a6 <pow+0xa2>
 8007256:	2200      	movs	r2, #0
 8007258:	2300      	movs	r3, #0
 800725a:	4620      	mov	r0, r4
 800725c:	4629      	mov	r1, r5
 800725e:	f7f9 fc55 	bl	8000b0c <__aeabi_dcmplt>
 8007262:	b300      	cbz	r0, 80072a6 <pow+0xa2>
 8007264:	f7ff fa9a 	bl	800679c <__errno>
 8007268:	2322      	movs	r3, #34	@ 0x22
 800726a:	e01b      	b.n	80072a4 <pow+0xa0>
 800726c:	ec47 6b10 	vmov	d0, r6, r7
 8007270:	f000 f838 	bl	80072e4 <finite>
 8007274:	b9e0      	cbnz	r0, 80072b0 <pow+0xac>
 8007276:	eeb0 0a48 	vmov.f32	s0, s16
 800727a:	eef0 0a68 	vmov.f32	s1, s17
 800727e:	f000 f831 	bl	80072e4 <finite>
 8007282:	b1a8      	cbz	r0, 80072b0 <pow+0xac>
 8007284:	ec45 4b10 	vmov	d0, r4, r5
 8007288:	f000 f82c 	bl	80072e4 <finite>
 800728c:	b180      	cbz	r0, 80072b0 <pow+0xac>
 800728e:	4632      	mov	r2, r6
 8007290:	463b      	mov	r3, r7
 8007292:	4630      	mov	r0, r6
 8007294:	4639      	mov	r1, r7
 8007296:	f7f9 fc61 	bl	8000b5c <__aeabi_dcmpun>
 800729a:	2800      	cmp	r0, #0
 800729c:	d0e2      	beq.n	8007264 <pow+0x60>
 800729e:	f7ff fa7d 	bl	800679c <__errno>
 80072a2:	2321      	movs	r3, #33	@ 0x21
 80072a4:	6003      	str	r3, [r0, #0]
 80072a6:	ecbd 8b02 	vpop	{d8}
 80072aa:	ec47 6b10 	vmov	d0, r6, r7
 80072ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80072b0:	2200      	movs	r2, #0
 80072b2:	2300      	movs	r3, #0
 80072b4:	4630      	mov	r0, r6
 80072b6:	4639      	mov	r1, r7
 80072b8:	f7f9 fc1e 	bl	8000af8 <__aeabi_dcmpeq>
 80072bc:	2800      	cmp	r0, #0
 80072be:	d0f2      	beq.n	80072a6 <pow+0xa2>
 80072c0:	eeb0 0a48 	vmov.f32	s0, s16
 80072c4:	eef0 0a68 	vmov.f32	s1, s17
 80072c8:	f000 f80c 	bl	80072e4 <finite>
 80072cc:	2800      	cmp	r0, #0
 80072ce:	d0ea      	beq.n	80072a6 <pow+0xa2>
 80072d0:	ec45 4b10 	vmov	d0, r4, r5
 80072d4:	f000 f806 	bl	80072e4 <finite>
 80072d8:	e7c3      	b.n	8007262 <pow+0x5e>
 80072da:	4f01      	ldr	r7, [pc, #4]	@ (80072e0 <pow+0xdc>)
 80072dc:	2600      	movs	r6, #0
 80072de:	e7e2      	b.n	80072a6 <pow+0xa2>
 80072e0:	3ff00000 	.word	0x3ff00000

080072e4 <finite>:
 80072e4:	b082      	sub	sp, #8
 80072e6:	ed8d 0b00 	vstr	d0, [sp]
 80072ea:	9801      	ldr	r0, [sp, #4]
 80072ec:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 80072f0:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 80072f4:	0fc0      	lsrs	r0, r0, #31
 80072f6:	b002      	add	sp, #8
 80072f8:	4770      	bx	lr
 80072fa:	0000      	movs	r0, r0
 80072fc:	0000      	movs	r0, r0
	...

08007300 <__ieee754_pow>:
 8007300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007304:	b091      	sub	sp, #68	@ 0x44
 8007306:	ed8d 1b00 	vstr	d1, [sp]
 800730a:	e9dd 1900 	ldrd	r1, r9, [sp]
 800730e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8007312:	ea5a 0001 	orrs.w	r0, sl, r1
 8007316:	ec57 6b10 	vmov	r6, r7, d0
 800731a:	d113      	bne.n	8007344 <__ieee754_pow+0x44>
 800731c:	19b3      	adds	r3, r6, r6
 800731e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8007322:	4152      	adcs	r2, r2
 8007324:	4298      	cmp	r0, r3
 8007326:	4b9a      	ldr	r3, [pc, #616]	@ (8007590 <__ieee754_pow+0x290>)
 8007328:	4193      	sbcs	r3, r2
 800732a:	f080 84ee 	bcs.w	8007d0a <__ieee754_pow+0xa0a>
 800732e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007332:	4630      	mov	r0, r6
 8007334:	4639      	mov	r1, r7
 8007336:	f7f8 ffc1 	bl	80002bc <__adddf3>
 800733a:	ec41 0b10 	vmov	d0, r0, r1
 800733e:	b011      	add	sp, #68	@ 0x44
 8007340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007344:	4a93      	ldr	r2, [pc, #588]	@ (8007594 <__ieee754_pow+0x294>)
 8007346:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 800734a:	4295      	cmp	r5, r2
 800734c:	46b8      	mov	r8, r7
 800734e:	4633      	mov	r3, r6
 8007350:	d80a      	bhi.n	8007368 <__ieee754_pow+0x68>
 8007352:	d104      	bne.n	800735e <__ieee754_pow+0x5e>
 8007354:	2e00      	cmp	r6, #0
 8007356:	d1ea      	bne.n	800732e <__ieee754_pow+0x2e>
 8007358:	45aa      	cmp	sl, r5
 800735a:	d8e8      	bhi.n	800732e <__ieee754_pow+0x2e>
 800735c:	e001      	b.n	8007362 <__ieee754_pow+0x62>
 800735e:	4592      	cmp	sl, r2
 8007360:	d802      	bhi.n	8007368 <__ieee754_pow+0x68>
 8007362:	4592      	cmp	sl, r2
 8007364:	d10f      	bne.n	8007386 <__ieee754_pow+0x86>
 8007366:	b171      	cbz	r1, 8007386 <__ieee754_pow+0x86>
 8007368:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800736c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8007370:	ea58 0803 	orrs.w	r8, r8, r3
 8007374:	d1db      	bne.n	800732e <__ieee754_pow+0x2e>
 8007376:	e9dd 3200 	ldrd	r3, r2, [sp]
 800737a:	18db      	adds	r3, r3, r3
 800737c:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8007380:	4152      	adcs	r2, r2
 8007382:	4598      	cmp	r8, r3
 8007384:	e7cf      	b.n	8007326 <__ieee754_pow+0x26>
 8007386:	f1b8 0f00 	cmp.w	r8, #0
 800738a:	46ab      	mov	fp, r5
 800738c:	da43      	bge.n	8007416 <__ieee754_pow+0x116>
 800738e:	4a82      	ldr	r2, [pc, #520]	@ (8007598 <__ieee754_pow+0x298>)
 8007390:	4592      	cmp	sl, r2
 8007392:	d856      	bhi.n	8007442 <__ieee754_pow+0x142>
 8007394:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8007398:	4592      	cmp	sl, r2
 800739a:	f240 84c5 	bls.w	8007d28 <__ieee754_pow+0xa28>
 800739e:	ea4f 522a 	mov.w	r2, sl, asr #20
 80073a2:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 80073a6:	2a14      	cmp	r2, #20
 80073a8:	dd18      	ble.n	80073dc <__ieee754_pow+0xdc>
 80073aa:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 80073ae:	fa21 f402 	lsr.w	r4, r1, r2
 80073b2:	fa04 f202 	lsl.w	r2, r4, r2
 80073b6:	428a      	cmp	r2, r1
 80073b8:	f040 84b6 	bne.w	8007d28 <__ieee754_pow+0xa28>
 80073bc:	f004 0401 	and.w	r4, r4, #1
 80073c0:	f1c4 0402 	rsb	r4, r4, #2
 80073c4:	2900      	cmp	r1, #0
 80073c6:	d159      	bne.n	800747c <__ieee754_pow+0x17c>
 80073c8:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 80073cc:	d148      	bne.n	8007460 <__ieee754_pow+0x160>
 80073ce:	4632      	mov	r2, r6
 80073d0:	463b      	mov	r3, r7
 80073d2:	4630      	mov	r0, r6
 80073d4:	4639      	mov	r1, r7
 80073d6:	f7f9 f927 	bl	8000628 <__aeabi_dmul>
 80073da:	e7ae      	b.n	800733a <__ieee754_pow+0x3a>
 80073dc:	2900      	cmp	r1, #0
 80073de:	d14c      	bne.n	800747a <__ieee754_pow+0x17a>
 80073e0:	f1c2 0214 	rsb	r2, r2, #20
 80073e4:	fa4a f402 	asr.w	r4, sl, r2
 80073e8:	fa04 f202 	lsl.w	r2, r4, r2
 80073ec:	4552      	cmp	r2, sl
 80073ee:	f040 8498 	bne.w	8007d22 <__ieee754_pow+0xa22>
 80073f2:	f004 0401 	and.w	r4, r4, #1
 80073f6:	f1c4 0402 	rsb	r4, r4, #2
 80073fa:	4a68      	ldr	r2, [pc, #416]	@ (800759c <__ieee754_pow+0x29c>)
 80073fc:	4592      	cmp	sl, r2
 80073fe:	d1e3      	bne.n	80073c8 <__ieee754_pow+0xc8>
 8007400:	f1b9 0f00 	cmp.w	r9, #0
 8007404:	f280 8489 	bge.w	8007d1a <__ieee754_pow+0xa1a>
 8007408:	4964      	ldr	r1, [pc, #400]	@ (800759c <__ieee754_pow+0x29c>)
 800740a:	4632      	mov	r2, r6
 800740c:	463b      	mov	r3, r7
 800740e:	2000      	movs	r0, #0
 8007410:	f7f9 fa34 	bl	800087c <__aeabi_ddiv>
 8007414:	e791      	b.n	800733a <__ieee754_pow+0x3a>
 8007416:	2400      	movs	r4, #0
 8007418:	bb81      	cbnz	r1, 800747c <__ieee754_pow+0x17c>
 800741a:	4a5e      	ldr	r2, [pc, #376]	@ (8007594 <__ieee754_pow+0x294>)
 800741c:	4592      	cmp	sl, r2
 800741e:	d1ec      	bne.n	80073fa <__ieee754_pow+0xfa>
 8007420:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 8007424:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8007428:	431a      	orrs	r2, r3
 800742a:	f000 846e 	beq.w	8007d0a <__ieee754_pow+0xa0a>
 800742e:	4b5c      	ldr	r3, [pc, #368]	@ (80075a0 <__ieee754_pow+0x2a0>)
 8007430:	429d      	cmp	r5, r3
 8007432:	d908      	bls.n	8007446 <__ieee754_pow+0x146>
 8007434:	f1b9 0f00 	cmp.w	r9, #0
 8007438:	f280 846b 	bge.w	8007d12 <__ieee754_pow+0xa12>
 800743c:	2000      	movs	r0, #0
 800743e:	2100      	movs	r1, #0
 8007440:	e77b      	b.n	800733a <__ieee754_pow+0x3a>
 8007442:	2402      	movs	r4, #2
 8007444:	e7e8      	b.n	8007418 <__ieee754_pow+0x118>
 8007446:	f1b9 0f00 	cmp.w	r9, #0
 800744a:	f04f 0000 	mov.w	r0, #0
 800744e:	f04f 0100 	mov.w	r1, #0
 8007452:	f6bf af72 	bge.w	800733a <__ieee754_pow+0x3a>
 8007456:	e9dd 0300 	ldrd	r0, r3, [sp]
 800745a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800745e:	e76c      	b.n	800733a <__ieee754_pow+0x3a>
 8007460:	4a50      	ldr	r2, [pc, #320]	@ (80075a4 <__ieee754_pow+0x2a4>)
 8007462:	4591      	cmp	r9, r2
 8007464:	d10a      	bne.n	800747c <__ieee754_pow+0x17c>
 8007466:	f1b8 0f00 	cmp.w	r8, #0
 800746a:	db07      	blt.n	800747c <__ieee754_pow+0x17c>
 800746c:	ec47 6b10 	vmov	d0, r6, r7
 8007470:	b011      	add	sp, #68	@ 0x44
 8007472:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007476:	f000 bd4f 	b.w	8007f18 <__ieee754_sqrt>
 800747a:	2400      	movs	r4, #0
 800747c:	ec47 6b10 	vmov	d0, r6, r7
 8007480:	9302      	str	r3, [sp, #8]
 8007482:	f000 fc87 	bl	8007d94 <fabs>
 8007486:	9b02      	ldr	r3, [sp, #8]
 8007488:	ec51 0b10 	vmov	r0, r1, d0
 800748c:	bb43      	cbnz	r3, 80074e0 <__ieee754_pow+0x1e0>
 800748e:	4b43      	ldr	r3, [pc, #268]	@ (800759c <__ieee754_pow+0x29c>)
 8007490:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 8007494:	429a      	cmp	r2, r3
 8007496:	d000      	beq.n	800749a <__ieee754_pow+0x19a>
 8007498:	bb15      	cbnz	r5, 80074e0 <__ieee754_pow+0x1e0>
 800749a:	f1b9 0f00 	cmp.w	r9, #0
 800749e:	da05      	bge.n	80074ac <__ieee754_pow+0x1ac>
 80074a0:	4602      	mov	r2, r0
 80074a2:	460b      	mov	r3, r1
 80074a4:	2000      	movs	r0, #0
 80074a6:	493d      	ldr	r1, [pc, #244]	@ (800759c <__ieee754_pow+0x29c>)
 80074a8:	f7f9 f9e8 	bl	800087c <__aeabi_ddiv>
 80074ac:	f1b8 0f00 	cmp.w	r8, #0
 80074b0:	f6bf af43 	bge.w	800733a <__ieee754_pow+0x3a>
 80074b4:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 80074b8:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 80074bc:	4325      	orrs	r5, r4
 80074be:	d108      	bne.n	80074d2 <__ieee754_pow+0x1d2>
 80074c0:	4602      	mov	r2, r0
 80074c2:	460b      	mov	r3, r1
 80074c4:	4610      	mov	r0, r2
 80074c6:	4619      	mov	r1, r3
 80074c8:	f7f8 fef6 	bl	80002b8 <__aeabi_dsub>
 80074cc:	4602      	mov	r2, r0
 80074ce:	460b      	mov	r3, r1
 80074d0:	e79e      	b.n	8007410 <__ieee754_pow+0x110>
 80074d2:	2c01      	cmp	r4, #1
 80074d4:	f47f af31 	bne.w	800733a <__ieee754_pow+0x3a>
 80074d8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80074dc:	4619      	mov	r1, r3
 80074de:	e72c      	b.n	800733a <__ieee754_pow+0x3a>
 80074e0:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 80074e4:	3b01      	subs	r3, #1
 80074e6:	ea53 0204 	orrs.w	r2, r3, r4
 80074ea:	d102      	bne.n	80074f2 <__ieee754_pow+0x1f2>
 80074ec:	4632      	mov	r2, r6
 80074ee:	463b      	mov	r3, r7
 80074f0:	e7e8      	b.n	80074c4 <__ieee754_pow+0x1c4>
 80074f2:	3c01      	subs	r4, #1
 80074f4:	431c      	orrs	r4, r3
 80074f6:	d016      	beq.n	8007526 <__ieee754_pow+0x226>
 80074f8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8007580 <__ieee754_pow+0x280>
 80074fc:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8007500:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007504:	f240 8110 	bls.w	8007728 <__ieee754_pow+0x428>
 8007508:	4b27      	ldr	r3, [pc, #156]	@ (80075a8 <__ieee754_pow+0x2a8>)
 800750a:	459a      	cmp	sl, r3
 800750c:	4b24      	ldr	r3, [pc, #144]	@ (80075a0 <__ieee754_pow+0x2a0>)
 800750e:	d916      	bls.n	800753e <__ieee754_pow+0x23e>
 8007510:	429d      	cmp	r5, r3
 8007512:	d80b      	bhi.n	800752c <__ieee754_pow+0x22c>
 8007514:	f1b9 0f00 	cmp.w	r9, #0
 8007518:	da0b      	bge.n	8007532 <__ieee754_pow+0x232>
 800751a:	2000      	movs	r0, #0
 800751c:	b011      	add	sp, #68	@ 0x44
 800751e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007522:	f000 bcf1 	b.w	8007f08 <__math_oflow>
 8007526:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 8007588 <__ieee754_pow+0x288>
 800752a:	e7e7      	b.n	80074fc <__ieee754_pow+0x1fc>
 800752c:	f1b9 0f00 	cmp.w	r9, #0
 8007530:	dcf3      	bgt.n	800751a <__ieee754_pow+0x21a>
 8007532:	2000      	movs	r0, #0
 8007534:	b011      	add	sp, #68	@ 0x44
 8007536:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800753a:	f000 bcdd 	b.w	8007ef8 <__math_uflow>
 800753e:	429d      	cmp	r5, r3
 8007540:	d20c      	bcs.n	800755c <__ieee754_pow+0x25c>
 8007542:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007546:	2200      	movs	r2, #0
 8007548:	2300      	movs	r3, #0
 800754a:	f7f9 fadf 	bl	8000b0c <__aeabi_dcmplt>
 800754e:	3800      	subs	r0, #0
 8007550:	bf18      	it	ne
 8007552:	2001      	movne	r0, #1
 8007554:	f1b9 0f00 	cmp.w	r9, #0
 8007558:	daec      	bge.n	8007534 <__ieee754_pow+0x234>
 800755a:	e7df      	b.n	800751c <__ieee754_pow+0x21c>
 800755c:	4b0f      	ldr	r3, [pc, #60]	@ (800759c <__ieee754_pow+0x29c>)
 800755e:	429d      	cmp	r5, r3
 8007560:	f04f 0200 	mov.w	r2, #0
 8007564:	d922      	bls.n	80075ac <__ieee754_pow+0x2ac>
 8007566:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800756a:	2300      	movs	r3, #0
 800756c:	f7f9 face 	bl	8000b0c <__aeabi_dcmplt>
 8007570:	3800      	subs	r0, #0
 8007572:	bf18      	it	ne
 8007574:	2001      	movne	r0, #1
 8007576:	f1b9 0f00 	cmp.w	r9, #0
 800757a:	dccf      	bgt.n	800751c <__ieee754_pow+0x21c>
 800757c:	e7da      	b.n	8007534 <__ieee754_pow+0x234>
 800757e:	bf00      	nop
 8007580:	00000000 	.word	0x00000000
 8007584:	3ff00000 	.word	0x3ff00000
 8007588:	00000000 	.word	0x00000000
 800758c:	bff00000 	.word	0xbff00000
 8007590:	fff00000 	.word	0xfff00000
 8007594:	7ff00000 	.word	0x7ff00000
 8007598:	433fffff 	.word	0x433fffff
 800759c:	3ff00000 	.word	0x3ff00000
 80075a0:	3fefffff 	.word	0x3fefffff
 80075a4:	3fe00000 	.word	0x3fe00000
 80075a8:	43f00000 	.word	0x43f00000
 80075ac:	4b5a      	ldr	r3, [pc, #360]	@ (8007718 <__ieee754_pow+0x418>)
 80075ae:	f7f8 fe83 	bl	80002b8 <__aeabi_dsub>
 80075b2:	a351      	add	r3, pc, #324	@ (adr r3, 80076f8 <__ieee754_pow+0x3f8>)
 80075b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075b8:	4604      	mov	r4, r0
 80075ba:	460d      	mov	r5, r1
 80075bc:	f7f9 f834 	bl	8000628 <__aeabi_dmul>
 80075c0:	a34f      	add	r3, pc, #316	@ (adr r3, 8007700 <__ieee754_pow+0x400>)
 80075c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075c6:	4606      	mov	r6, r0
 80075c8:	460f      	mov	r7, r1
 80075ca:	4620      	mov	r0, r4
 80075cc:	4629      	mov	r1, r5
 80075ce:	f7f9 f82b 	bl	8000628 <__aeabi_dmul>
 80075d2:	4b52      	ldr	r3, [pc, #328]	@ (800771c <__ieee754_pow+0x41c>)
 80075d4:	4682      	mov	sl, r0
 80075d6:	468b      	mov	fp, r1
 80075d8:	2200      	movs	r2, #0
 80075da:	4620      	mov	r0, r4
 80075dc:	4629      	mov	r1, r5
 80075de:	f7f9 f823 	bl	8000628 <__aeabi_dmul>
 80075e2:	4602      	mov	r2, r0
 80075e4:	460b      	mov	r3, r1
 80075e6:	a148      	add	r1, pc, #288	@ (adr r1, 8007708 <__ieee754_pow+0x408>)
 80075e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80075ec:	f7f8 fe64 	bl	80002b8 <__aeabi_dsub>
 80075f0:	4622      	mov	r2, r4
 80075f2:	462b      	mov	r3, r5
 80075f4:	f7f9 f818 	bl	8000628 <__aeabi_dmul>
 80075f8:	4602      	mov	r2, r0
 80075fa:	460b      	mov	r3, r1
 80075fc:	2000      	movs	r0, #0
 80075fe:	4948      	ldr	r1, [pc, #288]	@ (8007720 <__ieee754_pow+0x420>)
 8007600:	f7f8 fe5a 	bl	80002b8 <__aeabi_dsub>
 8007604:	4622      	mov	r2, r4
 8007606:	4680      	mov	r8, r0
 8007608:	4689      	mov	r9, r1
 800760a:	462b      	mov	r3, r5
 800760c:	4620      	mov	r0, r4
 800760e:	4629      	mov	r1, r5
 8007610:	f7f9 f80a 	bl	8000628 <__aeabi_dmul>
 8007614:	4602      	mov	r2, r0
 8007616:	460b      	mov	r3, r1
 8007618:	4640      	mov	r0, r8
 800761a:	4649      	mov	r1, r9
 800761c:	f7f9 f804 	bl	8000628 <__aeabi_dmul>
 8007620:	a33b      	add	r3, pc, #236	@ (adr r3, 8007710 <__ieee754_pow+0x410>)
 8007622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007626:	f7f8 ffff 	bl	8000628 <__aeabi_dmul>
 800762a:	4602      	mov	r2, r0
 800762c:	460b      	mov	r3, r1
 800762e:	4650      	mov	r0, sl
 8007630:	4659      	mov	r1, fp
 8007632:	f7f8 fe41 	bl	80002b8 <__aeabi_dsub>
 8007636:	4602      	mov	r2, r0
 8007638:	460b      	mov	r3, r1
 800763a:	4680      	mov	r8, r0
 800763c:	4689      	mov	r9, r1
 800763e:	4630      	mov	r0, r6
 8007640:	4639      	mov	r1, r7
 8007642:	f7f8 fe3b 	bl	80002bc <__adddf3>
 8007646:	2400      	movs	r4, #0
 8007648:	4632      	mov	r2, r6
 800764a:	463b      	mov	r3, r7
 800764c:	4620      	mov	r0, r4
 800764e:	460d      	mov	r5, r1
 8007650:	f7f8 fe32 	bl	80002b8 <__aeabi_dsub>
 8007654:	4602      	mov	r2, r0
 8007656:	460b      	mov	r3, r1
 8007658:	4640      	mov	r0, r8
 800765a:	4649      	mov	r1, r9
 800765c:	f7f8 fe2c 	bl	80002b8 <__aeabi_dsub>
 8007660:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007664:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007668:	2300      	movs	r3, #0
 800766a:	9304      	str	r3, [sp, #16]
 800766c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8007670:	4606      	mov	r6, r0
 8007672:	460f      	mov	r7, r1
 8007674:	465b      	mov	r3, fp
 8007676:	4652      	mov	r2, sl
 8007678:	e9dd 0100 	ldrd	r0, r1, [sp]
 800767c:	f7f8 fe1c 	bl	80002b8 <__aeabi_dsub>
 8007680:	4622      	mov	r2, r4
 8007682:	462b      	mov	r3, r5
 8007684:	f7f8 ffd0 	bl	8000628 <__aeabi_dmul>
 8007688:	e9dd 2300 	ldrd	r2, r3, [sp]
 800768c:	4680      	mov	r8, r0
 800768e:	4689      	mov	r9, r1
 8007690:	4630      	mov	r0, r6
 8007692:	4639      	mov	r1, r7
 8007694:	f7f8 ffc8 	bl	8000628 <__aeabi_dmul>
 8007698:	4602      	mov	r2, r0
 800769a:	460b      	mov	r3, r1
 800769c:	4640      	mov	r0, r8
 800769e:	4649      	mov	r1, r9
 80076a0:	f7f8 fe0c 	bl	80002bc <__adddf3>
 80076a4:	465b      	mov	r3, fp
 80076a6:	4606      	mov	r6, r0
 80076a8:	460f      	mov	r7, r1
 80076aa:	4652      	mov	r2, sl
 80076ac:	4620      	mov	r0, r4
 80076ae:	4629      	mov	r1, r5
 80076b0:	f7f8 ffba 	bl	8000628 <__aeabi_dmul>
 80076b4:	460b      	mov	r3, r1
 80076b6:	4602      	mov	r2, r0
 80076b8:	4680      	mov	r8, r0
 80076ba:	4689      	mov	r9, r1
 80076bc:	4630      	mov	r0, r6
 80076be:	4639      	mov	r1, r7
 80076c0:	f7f8 fdfc 	bl	80002bc <__adddf3>
 80076c4:	4b17      	ldr	r3, [pc, #92]	@ (8007724 <__ieee754_pow+0x424>)
 80076c6:	4299      	cmp	r1, r3
 80076c8:	4604      	mov	r4, r0
 80076ca:	460d      	mov	r5, r1
 80076cc:	468b      	mov	fp, r1
 80076ce:	f340 820b 	ble.w	8007ae8 <__ieee754_pow+0x7e8>
 80076d2:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 80076d6:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 80076da:	4303      	orrs	r3, r0
 80076dc:	f000 81ea 	beq.w	8007ab4 <__ieee754_pow+0x7b4>
 80076e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80076e4:	2200      	movs	r2, #0
 80076e6:	2300      	movs	r3, #0
 80076e8:	f7f9 fa10 	bl	8000b0c <__aeabi_dcmplt>
 80076ec:	3800      	subs	r0, #0
 80076ee:	bf18      	it	ne
 80076f0:	2001      	movne	r0, #1
 80076f2:	e713      	b.n	800751c <__ieee754_pow+0x21c>
 80076f4:	f3af 8000 	nop.w
 80076f8:	60000000 	.word	0x60000000
 80076fc:	3ff71547 	.word	0x3ff71547
 8007700:	f85ddf44 	.word	0xf85ddf44
 8007704:	3e54ae0b 	.word	0x3e54ae0b
 8007708:	55555555 	.word	0x55555555
 800770c:	3fd55555 	.word	0x3fd55555
 8007710:	652b82fe 	.word	0x652b82fe
 8007714:	3ff71547 	.word	0x3ff71547
 8007718:	3ff00000 	.word	0x3ff00000
 800771c:	3fd00000 	.word	0x3fd00000
 8007720:	3fe00000 	.word	0x3fe00000
 8007724:	408fffff 	.word	0x408fffff
 8007728:	4bd5      	ldr	r3, [pc, #852]	@ (8007a80 <__ieee754_pow+0x780>)
 800772a:	ea08 0303 	and.w	r3, r8, r3
 800772e:	2200      	movs	r2, #0
 8007730:	b92b      	cbnz	r3, 800773e <__ieee754_pow+0x43e>
 8007732:	4bd4      	ldr	r3, [pc, #848]	@ (8007a84 <__ieee754_pow+0x784>)
 8007734:	f7f8 ff78 	bl	8000628 <__aeabi_dmul>
 8007738:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800773c:	468b      	mov	fp, r1
 800773e:	ea4f 532b 	mov.w	r3, fp, asr #20
 8007742:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8007746:	4413      	add	r3, r2
 8007748:	930a      	str	r3, [sp, #40]	@ 0x28
 800774a:	4bcf      	ldr	r3, [pc, #828]	@ (8007a88 <__ieee754_pow+0x788>)
 800774c:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8007750:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8007754:	459b      	cmp	fp, r3
 8007756:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800775a:	dd08      	ble.n	800776e <__ieee754_pow+0x46e>
 800775c:	4bcb      	ldr	r3, [pc, #812]	@ (8007a8c <__ieee754_pow+0x78c>)
 800775e:	459b      	cmp	fp, r3
 8007760:	f340 81a5 	ble.w	8007aae <__ieee754_pow+0x7ae>
 8007764:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007766:	3301      	adds	r3, #1
 8007768:	930a      	str	r3, [sp, #40]	@ 0x28
 800776a:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800776e:	f04f 0a00 	mov.w	sl, #0
 8007772:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8007776:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007778:	4bc5      	ldr	r3, [pc, #788]	@ (8007a90 <__ieee754_pow+0x790>)
 800777a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800777e:	ed93 7b00 	vldr	d7, [r3]
 8007782:	4629      	mov	r1, r5
 8007784:	ec53 2b17 	vmov	r2, r3, d7
 8007788:	ed8d 7b06 	vstr	d7, [sp, #24]
 800778c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007790:	f7f8 fd92 	bl	80002b8 <__aeabi_dsub>
 8007794:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007798:	4606      	mov	r6, r0
 800779a:	460f      	mov	r7, r1
 800779c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80077a0:	f7f8 fd8c 	bl	80002bc <__adddf3>
 80077a4:	4602      	mov	r2, r0
 80077a6:	460b      	mov	r3, r1
 80077a8:	2000      	movs	r0, #0
 80077aa:	49ba      	ldr	r1, [pc, #744]	@ (8007a94 <__ieee754_pow+0x794>)
 80077ac:	f7f9 f866 	bl	800087c <__aeabi_ddiv>
 80077b0:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 80077b4:	4602      	mov	r2, r0
 80077b6:	460b      	mov	r3, r1
 80077b8:	4630      	mov	r0, r6
 80077ba:	4639      	mov	r1, r7
 80077bc:	f7f8 ff34 	bl	8000628 <__aeabi_dmul>
 80077c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80077c4:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 80077c8:	106d      	asrs	r5, r5, #1
 80077ca:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 80077ce:	f04f 0b00 	mov.w	fp, #0
 80077d2:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 80077d6:	4661      	mov	r1, ip
 80077d8:	2200      	movs	r2, #0
 80077da:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80077de:	4658      	mov	r0, fp
 80077e0:	46e1      	mov	r9, ip
 80077e2:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 80077e6:	4614      	mov	r4, r2
 80077e8:	461d      	mov	r5, r3
 80077ea:	f7f8 ff1d 	bl	8000628 <__aeabi_dmul>
 80077ee:	4602      	mov	r2, r0
 80077f0:	460b      	mov	r3, r1
 80077f2:	4630      	mov	r0, r6
 80077f4:	4639      	mov	r1, r7
 80077f6:	f7f8 fd5f 	bl	80002b8 <__aeabi_dsub>
 80077fa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80077fe:	4606      	mov	r6, r0
 8007800:	460f      	mov	r7, r1
 8007802:	4620      	mov	r0, r4
 8007804:	4629      	mov	r1, r5
 8007806:	f7f8 fd57 	bl	80002b8 <__aeabi_dsub>
 800780a:	4602      	mov	r2, r0
 800780c:	460b      	mov	r3, r1
 800780e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007812:	f7f8 fd51 	bl	80002b8 <__aeabi_dsub>
 8007816:	465a      	mov	r2, fp
 8007818:	464b      	mov	r3, r9
 800781a:	f7f8 ff05 	bl	8000628 <__aeabi_dmul>
 800781e:	4602      	mov	r2, r0
 8007820:	460b      	mov	r3, r1
 8007822:	4630      	mov	r0, r6
 8007824:	4639      	mov	r1, r7
 8007826:	f7f8 fd47 	bl	80002b8 <__aeabi_dsub>
 800782a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800782e:	f7f8 fefb 	bl	8000628 <__aeabi_dmul>
 8007832:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007836:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800783a:	4610      	mov	r0, r2
 800783c:	4619      	mov	r1, r3
 800783e:	f7f8 fef3 	bl	8000628 <__aeabi_dmul>
 8007842:	a37d      	add	r3, pc, #500	@ (adr r3, 8007a38 <__ieee754_pow+0x738>)
 8007844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007848:	4604      	mov	r4, r0
 800784a:	460d      	mov	r5, r1
 800784c:	f7f8 feec 	bl	8000628 <__aeabi_dmul>
 8007850:	a37b      	add	r3, pc, #492	@ (adr r3, 8007a40 <__ieee754_pow+0x740>)
 8007852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007856:	f7f8 fd31 	bl	80002bc <__adddf3>
 800785a:	4622      	mov	r2, r4
 800785c:	462b      	mov	r3, r5
 800785e:	f7f8 fee3 	bl	8000628 <__aeabi_dmul>
 8007862:	a379      	add	r3, pc, #484	@ (adr r3, 8007a48 <__ieee754_pow+0x748>)
 8007864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007868:	f7f8 fd28 	bl	80002bc <__adddf3>
 800786c:	4622      	mov	r2, r4
 800786e:	462b      	mov	r3, r5
 8007870:	f7f8 feda 	bl	8000628 <__aeabi_dmul>
 8007874:	a376      	add	r3, pc, #472	@ (adr r3, 8007a50 <__ieee754_pow+0x750>)
 8007876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800787a:	f7f8 fd1f 	bl	80002bc <__adddf3>
 800787e:	4622      	mov	r2, r4
 8007880:	462b      	mov	r3, r5
 8007882:	f7f8 fed1 	bl	8000628 <__aeabi_dmul>
 8007886:	a374      	add	r3, pc, #464	@ (adr r3, 8007a58 <__ieee754_pow+0x758>)
 8007888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800788c:	f7f8 fd16 	bl	80002bc <__adddf3>
 8007890:	4622      	mov	r2, r4
 8007892:	462b      	mov	r3, r5
 8007894:	f7f8 fec8 	bl	8000628 <__aeabi_dmul>
 8007898:	a371      	add	r3, pc, #452	@ (adr r3, 8007a60 <__ieee754_pow+0x760>)
 800789a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800789e:	f7f8 fd0d 	bl	80002bc <__adddf3>
 80078a2:	4622      	mov	r2, r4
 80078a4:	4606      	mov	r6, r0
 80078a6:	460f      	mov	r7, r1
 80078a8:	462b      	mov	r3, r5
 80078aa:	4620      	mov	r0, r4
 80078ac:	4629      	mov	r1, r5
 80078ae:	f7f8 febb 	bl	8000628 <__aeabi_dmul>
 80078b2:	4602      	mov	r2, r0
 80078b4:	460b      	mov	r3, r1
 80078b6:	4630      	mov	r0, r6
 80078b8:	4639      	mov	r1, r7
 80078ba:	f7f8 feb5 	bl	8000628 <__aeabi_dmul>
 80078be:	465a      	mov	r2, fp
 80078c0:	4604      	mov	r4, r0
 80078c2:	460d      	mov	r5, r1
 80078c4:	464b      	mov	r3, r9
 80078c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078ca:	f7f8 fcf7 	bl	80002bc <__adddf3>
 80078ce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80078d2:	f7f8 fea9 	bl	8000628 <__aeabi_dmul>
 80078d6:	4622      	mov	r2, r4
 80078d8:	462b      	mov	r3, r5
 80078da:	f7f8 fcef 	bl	80002bc <__adddf3>
 80078de:	465a      	mov	r2, fp
 80078e0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80078e4:	464b      	mov	r3, r9
 80078e6:	4658      	mov	r0, fp
 80078e8:	4649      	mov	r1, r9
 80078ea:	f7f8 fe9d 	bl	8000628 <__aeabi_dmul>
 80078ee:	4b6a      	ldr	r3, [pc, #424]	@ (8007a98 <__ieee754_pow+0x798>)
 80078f0:	2200      	movs	r2, #0
 80078f2:	4606      	mov	r6, r0
 80078f4:	460f      	mov	r7, r1
 80078f6:	f7f8 fce1 	bl	80002bc <__adddf3>
 80078fa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80078fe:	f7f8 fcdd 	bl	80002bc <__adddf3>
 8007902:	46d8      	mov	r8, fp
 8007904:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8007908:	460d      	mov	r5, r1
 800790a:	465a      	mov	r2, fp
 800790c:	460b      	mov	r3, r1
 800790e:	4640      	mov	r0, r8
 8007910:	4649      	mov	r1, r9
 8007912:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8007916:	f7f8 fe87 	bl	8000628 <__aeabi_dmul>
 800791a:	465c      	mov	r4, fp
 800791c:	4680      	mov	r8, r0
 800791e:	4689      	mov	r9, r1
 8007920:	4b5d      	ldr	r3, [pc, #372]	@ (8007a98 <__ieee754_pow+0x798>)
 8007922:	2200      	movs	r2, #0
 8007924:	4620      	mov	r0, r4
 8007926:	4629      	mov	r1, r5
 8007928:	f7f8 fcc6 	bl	80002b8 <__aeabi_dsub>
 800792c:	4632      	mov	r2, r6
 800792e:	463b      	mov	r3, r7
 8007930:	f7f8 fcc2 	bl	80002b8 <__aeabi_dsub>
 8007934:	4602      	mov	r2, r0
 8007936:	460b      	mov	r3, r1
 8007938:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800793c:	f7f8 fcbc 	bl	80002b8 <__aeabi_dsub>
 8007940:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007944:	f7f8 fe70 	bl	8000628 <__aeabi_dmul>
 8007948:	4622      	mov	r2, r4
 800794a:	4606      	mov	r6, r0
 800794c:	460f      	mov	r7, r1
 800794e:	462b      	mov	r3, r5
 8007950:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007954:	f7f8 fe68 	bl	8000628 <__aeabi_dmul>
 8007958:	4602      	mov	r2, r0
 800795a:	460b      	mov	r3, r1
 800795c:	4630      	mov	r0, r6
 800795e:	4639      	mov	r1, r7
 8007960:	f7f8 fcac 	bl	80002bc <__adddf3>
 8007964:	4606      	mov	r6, r0
 8007966:	460f      	mov	r7, r1
 8007968:	4602      	mov	r2, r0
 800796a:	460b      	mov	r3, r1
 800796c:	4640      	mov	r0, r8
 800796e:	4649      	mov	r1, r9
 8007970:	f7f8 fca4 	bl	80002bc <__adddf3>
 8007974:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8007978:	a33b      	add	r3, pc, #236	@ (adr r3, 8007a68 <__ieee754_pow+0x768>)
 800797a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800797e:	4658      	mov	r0, fp
 8007980:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8007984:	460d      	mov	r5, r1
 8007986:	f7f8 fe4f 	bl	8000628 <__aeabi_dmul>
 800798a:	465c      	mov	r4, fp
 800798c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007990:	4642      	mov	r2, r8
 8007992:	464b      	mov	r3, r9
 8007994:	4620      	mov	r0, r4
 8007996:	4629      	mov	r1, r5
 8007998:	f7f8 fc8e 	bl	80002b8 <__aeabi_dsub>
 800799c:	4602      	mov	r2, r0
 800799e:	460b      	mov	r3, r1
 80079a0:	4630      	mov	r0, r6
 80079a2:	4639      	mov	r1, r7
 80079a4:	f7f8 fc88 	bl	80002b8 <__aeabi_dsub>
 80079a8:	a331      	add	r3, pc, #196	@ (adr r3, 8007a70 <__ieee754_pow+0x770>)
 80079aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079ae:	f7f8 fe3b 	bl	8000628 <__aeabi_dmul>
 80079b2:	a331      	add	r3, pc, #196	@ (adr r3, 8007a78 <__ieee754_pow+0x778>)
 80079b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079b8:	4606      	mov	r6, r0
 80079ba:	460f      	mov	r7, r1
 80079bc:	4620      	mov	r0, r4
 80079be:	4629      	mov	r1, r5
 80079c0:	f7f8 fe32 	bl	8000628 <__aeabi_dmul>
 80079c4:	4602      	mov	r2, r0
 80079c6:	460b      	mov	r3, r1
 80079c8:	4630      	mov	r0, r6
 80079ca:	4639      	mov	r1, r7
 80079cc:	f7f8 fc76 	bl	80002bc <__adddf3>
 80079d0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80079d2:	4b32      	ldr	r3, [pc, #200]	@ (8007a9c <__ieee754_pow+0x79c>)
 80079d4:	4413      	add	r3, r2
 80079d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079da:	f7f8 fc6f 	bl	80002bc <__adddf3>
 80079de:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80079e2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80079e4:	f7f8 fdb6 	bl	8000554 <__aeabi_i2d>
 80079e8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80079ea:	4b2d      	ldr	r3, [pc, #180]	@ (8007aa0 <__ieee754_pow+0x7a0>)
 80079ec:	4413      	add	r3, r2
 80079ee:	e9d3 8900 	ldrd	r8, r9, [r3]
 80079f2:	4606      	mov	r6, r0
 80079f4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80079f8:	460f      	mov	r7, r1
 80079fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079fe:	f7f8 fc5d 	bl	80002bc <__adddf3>
 8007a02:	4642      	mov	r2, r8
 8007a04:	464b      	mov	r3, r9
 8007a06:	f7f8 fc59 	bl	80002bc <__adddf3>
 8007a0a:	4632      	mov	r2, r6
 8007a0c:	463b      	mov	r3, r7
 8007a0e:	f7f8 fc55 	bl	80002bc <__adddf3>
 8007a12:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8007a16:	4632      	mov	r2, r6
 8007a18:	463b      	mov	r3, r7
 8007a1a:	4658      	mov	r0, fp
 8007a1c:	460d      	mov	r5, r1
 8007a1e:	f7f8 fc4b 	bl	80002b8 <__aeabi_dsub>
 8007a22:	4642      	mov	r2, r8
 8007a24:	464b      	mov	r3, r9
 8007a26:	f7f8 fc47 	bl	80002b8 <__aeabi_dsub>
 8007a2a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a2e:	f7f8 fc43 	bl	80002b8 <__aeabi_dsub>
 8007a32:	465c      	mov	r4, fp
 8007a34:	e036      	b.n	8007aa4 <__ieee754_pow+0x7a4>
 8007a36:	bf00      	nop
 8007a38:	4a454eef 	.word	0x4a454eef
 8007a3c:	3fca7e28 	.word	0x3fca7e28
 8007a40:	93c9db65 	.word	0x93c9db65
 8007a44:	3fcd864a 	.word	0x3fcd864a
 8007a48:	a91d4101 	.word	0xa91d4101
 8007a4c:	3fd17460 	.word	0x3fd17460
 8007a50:	518f264d 	.word	0x518f264d
 8007a54:	3fd55555 	.word	0x3fd55555
 8007a58:	db6fabff 	.word	0xdb6fabff
 8007a5c:	3fdb6db6 	.word	0x3fdb6db6
 8007a60:	33333303 	.word	0x33333303
 8007a64:	3fe33333 	.word	0x3fe33333
 8007a68:	e0000000 	.word	0xe0000000
 8007a6c:	3feec709 	.word	0x3feec709
 8007a70:	dc3a03fd 	.word	0xdc3a03fd
 8007a74:	3feec709 	.word	0x3feec709
 8007a78:	145b01f5 	.word	0x145b01f5
 8007a7c:	be3e2fe0 	.word	0xbe3e2fe0
 8007a80:	7ff00000 	.word	0x7ff00000
 8007a84:	43400000 	.word	0x43400000
 8007a88:	0003988e 	.word	0x0003988e
 8007a8c:	000bb679 	.word	0x000bb679
 8007a90:	08008580 	.word	0x08008580
 8007a94:	3ff00000 	.word	0x3ff00000
 8007a98:	40080000 	.word	0x40080000
 8007a9c:	08008560 	.word	0x08008560
 8007aa0:	08008570 	.word	0x08008570
 8007aa4:	4602      	mov	r2, r0
 8007aa6:	460b      	mov	r3, r1
 8007aa8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007aac:	e5d6      	b.n	800765c <__ieee754_pow+0x35c>
 8007aae:	f04f 0a01 	mov.w	sl, #1
 8007ab2:	e65e      	b.n	8007772 <__ieee754_pow+0x472>
 8007ab4:	a3b5      	add	r3, pc, #724	@ (adr r3, 8007d8c <__ieee754_pow+0xa8c>)
 8007ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aba:	4630      	mov	r0, r6
 8007abc:	4639      	mov	r1, r7
 8007abe:	f7f8 fbfd 	bl	80002bc <__adddf3>
 8007ac2:	4642      	mov	r2, r8
 8007ac4:	e9cd 0100 	strd	r0, r1, [sp]
 8007ac8:	464b      	mov	r3, r9
 8007aca:	4620      	mov	r0, r4
 8007acc:	4629      	mov	r1, r5
 8007ace:	f7f8 fbf3 	bl	80002b8 <__aeabi_dsub>
 8007ad2:	4602      	mov	r2, r0
 8007ad4:	460b      	mov	r3, r1
 8007ad6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007ada:	f7f9 f835 	bl	8000b48 <__aeabi_dcmpgt>
 8007ade:	2800      	cmp	r0, #0
 8007ae0:	f47f adfe 	bne.w	80076e0 <__ieee754_pow+0x3e0>
 8007ae4:	4ba2      	ldr	r3, [pc, #648]	@ (8007d70 <__ieee754_pow+0xa70>)
 8007ae6:	e022      	b.n	8007b2e <__ieee754_pow+0x82e>
 8007ae8:	4ca2      	ldr	r4, [pc, #648]	@ (8007d74 <__ieee754_pow+0xa74>)
 8007aea:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8007aee:	42a3      	cmp	r3, r4
 8007af0:	d919      	bls.n	8007b26 <__ieee754_pow+0x826>
 8007af2:	4ba1      	ldr	r3, [pc, #644]	@ (8007d78 <__ieee754_pow+0xa78>)
 8007af4:	440b      	add	r3, r1
 8007af6:	4303      	orrs	r3, r0
 8007af8:	d009      	beq.n	8007b0e <__ieee754_pow+0x80e>
 8007afa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007afe:	2200      	movs	r2, #0
 8007b00:	2300      	movs	r3, #0
 8007b02:	f7f9 f803 	bl	8000b0c <__aeabi_dcmplt>
 8007b06:	3800      	subs	r0, #0
 8007b08:	bf18      	it	ne
 8007b0a:	2001      	movne	r0, #1
 8007b0c:	e512      	b.n	8007534 <__ieee754_pow+0x234>
 8007b0e:	4642      	mov	r2, r8
 8007b10:	464b      	mov	r3, r9
 8007b12:	f7f8 fbd1 	bl	80002b8 <__aeabi_dsub>
 8007b16:	4632      	mov	r2, r6
 8007b18:	463b      	mov	r3, r7
 8007b1a:	f7f9 f80b 	bl	8000b34 <__aeabi_dcmpge>
 8007b1e:	2800      	cmp	r0, #0
 8007b20:	d1eb      	bne.n	8007afa <__ieee754_pow+0x7fa>
 8007b22:	4b96      	ldr	r3, [pc, #600]	@ (8007d7c <__ieee754_pow+0xa7c>)
 8007b24:	e003      	b.n	8007b2e <__ieee754_pow+0x82e>
 8007b26:	4a96      	ldr	r2, [pc, #600]	@ (8007d80 <__ieee754_pow+0xa80>)
 8007b28:	4293      	cmp	r3, r2
 8007b2a:	f240 80e7 	bls.w	8007cfc <__ieee754_pow+0x9fc>
 8007b2e:	151b      	asrs	r3, r3, #20
 8007b30:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 8007b34:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 8007b38:	fa4a fa03 	asr.w	sl, sl, r3
 8007b3c:	44da      	add	sl, fp
 8007b3e:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8007b42:	4890      	ldr	r0, [pc, #576]	@ (8007d84 <__ieee754_pow+0xa84>)
 8007b44:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8007b48:	4108      	asrs	r0, r1
 8007b4a:	ea00 030a 	and.w	r3, r0, sl
 8007b4e:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8007b52:	f1c1 0114 	rsb	r1, r1, #20
 8007b56:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8007b5a:	fa4a fa01 	asr.w	sl, sl, r1
 8007b5e:	f1bb 0f00 	cmp.w	fp, #0
 8007b62:	4640      	mov	r0, r8
 8007b64:	4649      	mov	r1, r9
 8007b66:	f04f 0200 	mov.w	r2, #0
 8007b6a:	bfb8      	it	lt
 8007b6c:	f1ca 0a00 	rsblt	sl, sl, #0
 8007b70:	f7f8 fba2 	bl	80002b8 <__aeabi_dsub>
 8007b74:	4680      	mov	r8, r0
 8007b76:	4689      	mov	r9, r1
 8007b78:	4632      	mov	r2, r6
 8007b7a:	463b      	mov	r3, r7
 8007b7c:	4640      	mov	r0, r8
 8007b7e:	4649      	mov	r1, r9
 8007b80:	f7f8 fb9c 	bl	80002bc <__adddf3>
 8007b84:	2400      	movs	r4, #0
 8007b86:	a36a      	add	r3, pc, #424	@ (adr r3, 8007d30 <__ieee754_pow+0xa30>)
 8007b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b8c:	4620      	mov	r0, r4
 8007b8e:	460d      	mov	r5, r1
 8007b90:	f7f8 fd4a 	bl	8000628 <__aeabi_dmul>
 8007b94:	4642      	mov	r2, r8
 8007b96:	e9cd 0100 	strd	r0, r1, [sp]
 8007b9a:	464b      	mov	r3, r9
 8007b9c:	4620      	mov	r0, r4
 8007b9e:	4629      	mov	r1, r5
 8007ba0:	f7f8 fb8a 	bl	80002b8 <__aeabi_dsub>
 8007ba4:	4602      	mov	r2, r0
 8007ba6:	460b      	mov	r3, r1
 8007ba8:	4630      	mov	r0, r6
 8007baa:	4639      	mov	r1, r7
 8007bac:	f7f8 fb84 	bl	80002b8 <__aeabi_dsub>
 8007bb0:	a361      	add	r3, pc, #388	@ (adr r3, 8007d38 <__ieee754_pow+0xa38>)
 8007bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bb6:	f7f8 fd37 	bl	8000628 <__aeabi_dmul>
 8007bba:	a361      	add	r3, pc, #388	@ (adr r3, 8007d40 <__ieee754_pow+0xa40>)
 8007bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bc0:	4680      	mov	r8, r0
 8007bc2:	4689      	mov	r9, r1
 8007bc4:	4620      	mov	r0, r4
 8007bc6:	4629      	mov	r1, r5
 8007bc8:	f7f8 fd2e 	bl	8000628 <__aeabi_dmul>
 8007bcc:	4602      	mov	r2, r0
 8007bce:	460b      	mov	r3, r1
 8007bd0:	4640      	mov	r0, r8
 8007bd2:	4649      	mov	r1, r9
 8007bd4:	f7f8 fb72 	bl	80002bc <__adddf3>
 8007bd8:	4604      	mov	r4, r0
 8007bda:	460d      	mov	r5, r1
 8007bdc:	4602      	mov	r2, r0
 8007bde:	460b      	mov	r3, r1
 8007be0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007be4:	f7f8 fb6a 	bl	80002bc <__adddf3>
 8007be8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007bec:	4680      	mov	r8, r0
 8007bee:	4689      	mov	r9, r1
 8007bf0:	f7f8 fb62 	bl	80002b8 <__aeabi_dsub>
 8007bf4:	4602      	mov	r2, r0
 8007bf6:	460b      	mov	r3, r1
 8007bf8:	4620      	mov	r0, r4
 8007bfa:	4629      	mov	r1, r5
 8007bfc:	f7f8 fb5c 	bl	80002b8 <__aeabi_dsub>
 8007c00:	4642      	mov	r2, r8
 8007c02:	4606      	mov	r6, r0
 8007c04:	460f      	mov	r7, r1
 8007c06:	464b      	mov	r3, r9
 8007c08:	4640      	mov	r0, r8
 8007c0a:	4649      	mov	r1, r9
 8007c0c:	f7f8 fd0c 	bl	8000628 <__aeabi_dmul>
 8007c10:	a34d      	add	r3, pc, #308	@ (adr r3, 8007d48 <__ieee754_pow+0xa48>)
 8007c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c16:	4604      	mov	r4, r0
 8007c18:	460d      	mov	r5, r1
 8007c1a:	f7f8 fd05 	bl	8000628 <__aeabi_dmul>
 8007c1e:	a34c      	add	r3, pc, #304	@ (adr r3, 8007d50 <__ieee754_pow+0xa50>)
 8007c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c24:	f7f8 fb48 	bl	80002b8 <__aeabi_dsub>
 8007c28:	4622      	mov	r2, r4
 8007c2a:	462b      	mov	r3, r5
 8007c2c:	f7f8 fcfc 	bl	8000628 <__aeabi_dmul>
 8007c30:	a349      	add	r3, pc, #292	@ (adr r3, 8007d58 <__ieee754_pow+0xa58>)
 8007c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c36:	f7f8 fb41 	bl	80002bc <__adddf3>
 8007c3a:	4622      	mov	r2, r4
 8007c3c:	462b      	mov	r3, r5
 8007c3e:	f7f8 fcf3 	bl	8000628 <__aeabi_dmul>
 8007c42:	a347      	add	r3, pc, #284	@ (adr r3, 8007d60 <__ieee754_pow+0xa60>)
 8007c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c48:	f7f8 fb36 	bl	80002b8 <__aeabi_dsub>
 8007c4c:	4622      	mov	r2, r4
 8007c4e:	462b      	mov	r3, r5
 8007c50:	f7f8 fcea 	bl	8000628 <__aeabi_dmul>
 8007c54:	a344      	add	r3, pc, #272	@ (adr r3, 8007d68 <__ieee754_pow+0xa68>)
 8007c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c5a:	f7f8 fb2f 	bl	80002bc <__adddf3>
 8007c5e:	4622      	mov	r2, r4
 8007c60:	462b      	mov	r3, r5
 8007c62:	f7f8 fce1 	bl	8000628 <__aeabi_dmul>
 8007c66:	4602      	mov	r2, r0
 8007c68:	460b      	mov	r3, r1
 8007c6a:	4640      	mov	r0, r8
 8007c6c:	4649      	mov	r1, r9
 8007c6e:	f7f8 fb23 	bl	80002b8 <__aeabi_dsub>
 8007c72:	4604      	mov	r4, r0
 8007c74:	460d      	mov	r5, r1
 8007c76:	4602      	mov	r2, r0
 8007c78:	460b      	mov	r3, r1
 8007c7a:	4640      	mov	r0, r8
 8007c7c:	4649      	mov	r1, r9
 8007c7e:	f7f8 fcd3 	bl	8000628 <__aeabi_dmul>
 8007c82:	2200      	movs	r2, #0
 8007c84:	e9cd 0100 	strd	r0, r1, [sp]
 8007c88:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007c8c:	4620      	mov	r0, r4
 8007c8e:	4629      	mov	r1, r5
 8007c90:	f7f8 fb12 	bl	80002b8 <__aeabi_dsub>
 8007c94:	4602      	mov	r2, r0
 8007c96:	460b      	mov	r3, r1
 8007c98:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007c9c:	f7f8 fdee 	bl	800087c <__aeabi_ddiv>
 8007ca0:	4632      	mov	r2, r6
 8007ca2:	4604      	mov	r4, r0
 8007ca4:	460d      	mov	r5, r1
 8007ca6:	463b      	mov	r3, r7
 8007ca8:	4640      	mov	r0, r8
 8007caa:	4649      	mov	r1, r9
 8007cac:	f7f8 fcbc 	bl	8000628 <__aeabi_dmul>
 8007cb0:	4632      	mov	r2, r6
 8007cb2:	463b      	mov	r3, r7
 8007cb4:	f7f8 fb02 	bl	80002bc <__adddf3>
 8007cb8:	4602      	mov	r2, r0
 8007cba:	460b      	mov	r3, r1
 8007cbc:	4620      	mov	r0, r4
 8007cbe:	4629      	mov	r1, r5
 8007cc0:	f7f8 fafa 	bl	80002b8 <__aeabi_dsub>
 8007cc4:	4642      	mov	r2, r8
 8007cc6:	464b      	mov	r3, r9
 8007cc8:	f7f8 faf6 	bl	80002b8 <__aeabi_dsub>
 8007ccc:	460b      	mov	r3, r1
 8007cce:	4602      	mov	r2, r0
 8007cd0:	492d      	ldr	r1, [pc, #180]	@ (8007d88 <__ieee754_pow+0xa88>)
 8007cd2:	2000      	movs	r0, #0
 8007cd4:	f7f8 faf0 	bl	80002b8 <__aeabi_dsub>
 8007cd8:	ec41 0b10 	vmov	d0, r0, r1
 8007cdc:	ee10 3a90 	vmov	r3, s1
 8007ce0:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8007ce4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007ce8:	da0b      	bge.n	8007d02 <__ieee754_pow+0xa02>
 8007cea:	4650      	mov	r0, sl
 8007cec:	f000 f85c 	bl	8007da8 <scalbn>
 8007cf0:	ec51 0b10 	vmov	r0, r1, d0
 8007cf4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007cf8:	f7ff bb6d 	b.w	80073d6 <__ieee754_pow+0xd6>
 8007cfc:	f8dd a010 	ldr.w	sl, [sp, #16]
 8007d00:	e73a      	b.n	8007b78 <__ieee754_pow+0x878>
 8007d02:	ec51 0b10 	vmov	r0, r1, d0
 8007d06:	4619      	mov	r1, r3
 8007d08:	e7f4      	b.n	8007cf4 <__ieee754_pow+0x9f4>
 8007d0a:	491f      	ldr	r1, [pc, #124]	@ (8007d88 <__ieee754_pow+0xa88>)
 8007d0c:	2000      	movs	r0, #0
 8007d0e:	f7ff bb14 	b.w	800733a <__ieee754_pow+0x3a>
 8007d12:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007d16:	f7ff bb10 	b.w	800733a <__ieee754_pow+0x3a>
 8007d1a:	4630      	mov	r0, r6
 8007d1c:	4639      	mov	r1, r7
 8007d1e:	f7ff bb0c 	b.w	800733a <__ieee754_pow+0x3a>
 8007d22:	460c      	mov	r4, r1
 8007d24:	f7ff bb69 	b.w	80073fa <__ieee754_pow+0xfa>
 8007d28:	2400      	movs	r4, #0
 8007d2a:	f7ff bb4b 	b.w	80073c4 <__ieee754_pow+0xc4>
 8007d2e:	bf00      	nop
 8007d30:	00000000 	.word	0x00000000
 8007d34:	3fe62e43 	.word	0x3fe62e43
 8007d38:	fefa39ef 	.word	0xfefa39ef
 8007d3c:	3fe62e42 	.word	0x3fe62e42
 8007d40:	0ca86c39 	.word	0x0ca86c39
 8007d44:	be205c61 	.word	0xbe205c61
 8007d48:	72bea4d0 	.word	0x72bea4d0
 8007d4c:	3e663769 	.word	0x3e663769
 8007d50:	c5d26bf1 	.word	0xc5d26bf1
 8007d54:	3ebbbd41 	.word	0x3ebbbd41
 8007d58:	af25de2c 	.word	0xaf25de2c
 8007d5c:	3f11566a 	.word	0x3f11566a
 8007d60:	16bebd93 	.word	0x16bebd93
 8007d64:	3f66c16c 	.word	0x3f66c16c
 8007d68:	5555553e 	.word	0x5555553e
 8007d6c:	3fc55555 	.word	0x3fc55555
 8007d70:	40900000 	.word	0x40900000
 8007d74:	4090cbff 	.word	0x4090cbff
 8007d78:	3f6f3400 	.word	0x3f6f3400
 8007d7c:	4090cc00 	.word	0x4090cc00
 8007d80:	3fe00000 	.word	0x3fe00000
 8007d84:	fff00000 	.word	0xfff00000
 8007d88:	3ff00000 	.word	0x3ff00000
 8007d8c:	652b82fe 	.word	0x652b82fe
 8007d90:	3c971547 	.word	0x3c971547

08007d94 <fabs>:
 8007d94:	ec51 0b10 	vmov	r0, r1, d0
 8007d98:	4602      	mov	r2, r0
 8007d9a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8007d9e:	ec43 2b10 	vmov	d0, r2, r3
 8007da2:	4770      	bx	lr
 8007da4:	0000      	movs	r0, r0
	...

08007da8 <scalbn>:
 8007da8:	b570      	push	{r4, r5, r6, lr}
 8007daa:	ec55 4b10 	vmov	r4, r5, d0
 8007dae:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8007db2:	4606      	mov	r6, r0
 8007db4:	462b      	mov	r3, r5
 8007db6:	b991      	cbnz	r1, 8007dde <scalbn+0x36>
 8007db8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8007dbc:	4323      	orrs	r3, r4
 8007dbe:	d03b      	beq.n	8007e38 <scalbn+0x90>
 8007dc0:	4b33      	ldr	r3, [pc, #204]	@ (8007e90 <scalbn+0xe8>)
 8007dc2:	4620      	mov	r0, r4
 8007dc4:	4629      	mov	r1, r5
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	f7f8 fc2e 	bl	8000628 <__aeabi_dmul>
 8007dcc:	4b31      	ldr	r3, [pc, #196]	@ (8007e94 <scalbn+0xec>)
 8007dce:	429e      	cmp	r6, r3
 8007dd0:	4604      	mov	r4, r0
 8007dd2:	460d      	mov	r5, r1
 8007dd4:	da0f      	bge.n	8007df6 <scalbn+0x4e>
 8007dd6:	a326      	add	r3, pc, #152	@ (adr r3, 8007e70 <scalbn+0xc8>)
 8007dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ddc:	e01e      	b.n	8007e1c <scalbn+0x74>
 8007dde:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8007de2:	4291      	cmp	r1, r2
 8007de4:	d10b      	bne.n	8007dfe <scalbn+0x56>
 8007de6:	4622      	mov	r2, r4
 8007de8:	4620      	mov	r0, r4
 8007dea:	4629      	mov	r1, r5
 8007dec:	f7f8 fa66 	bl	80002bc <__adddf3>
 8007df0:	4604      	mov	r4, r0
 8007df2:	460d      	mov	r5, r1
 8007df4:	e020      	b.n	8007e38 <scalbn+0x90>
 8007df6:	460b      	mov	r3, r1
 8007df8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8007dfc:	3936      	subs	r1, #54	@ 0x36
 8007dfe:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8007e02:	4296      	cmp	r6, r2
 8007e04:	dd0d      	ble.n	8007e22 <scalbn+0x7a>
 8007e06:	2d00      	cmp	r5, #0
 8007e08:	a11b      	add	r1, pc, #108	@ (adr r1, 8007e78 <scalbn+0xd0>)
 8007e0a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e0e:	da02      	bge.n	8007e16 <scalbn+0x6e>
 8007e10:	a11b      	add	r1, pc, #108	@ (adr r1, 8007e80 <scalbn+0xd8>)
 8007e12:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e16:	a318      	add	r3, pc, #96	@ (adr r3, 8007e78 <scalbn+0xd0>)
 8007e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e1c:	f7f8 fc04 	bl	8000628 <__aeabi_dmul>
 8007e20:	e7e6      	b.n	8007df0 <scalbn+0x48>
 8007e22:	1872      	adds	r2, r6, r1
 8007e24:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8007e28:	428a      	cmp	r2, r1
 8007e2a:	dcec      	bgt.n	8007e06 <scalbn+0x5e>
 8007e2c:	2a00      	cmp	r2, #0
 8007e2e:	dd06      	ble.n	8007e3e <scalbn+0x96>
 8007e30:	f36f 531e 	bfc	r3, #20, #11
 8007e34:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007e38:	ec45 4b10 	vmov	d0, r4, r5
 8007e3c:	bd70      	pop	{r4, r5, r6, pc}
 8007e3e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8007e42:	da08      	bge.n	8007e56 <scalbn+0xae>
 8007e44:	2d00      	cmp	r5, #0
 8007e46:	a10a      	add	r1, pc, #40	@ (adr r1, 8007e70 <scalbn+0xc8>)
 8007e48:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e4c:	dac3      	bge.n	8007dd6 <scalbn+0x2e>
 8007e4e:	a10e      	add	r1, pc, #56	@ (adr r1, 8007e88 <scalbn+0xe0>)
 8007e50:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e54:	e7bf      	b.n	8007dd6 <scalbn+0x2e>
 8007e56:	3236      	adds	r2, #54	@ 0x36
 8007e58:	f36f 531e 	bfc	r3, #20, #11
 8007e5c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007e60:	4620      	mov	r0, r4
 8007e62:	4b0d      	ldr	r3, [pc, #52]	@ (8007e98 <scalbn+0xf0>)
 8007e64:	4629      	mov	r1, r5
 8007e66:	2200      	movs	r2, #0
 8007e68:	e7d8      	b.n	8007e1c <scalbn+0x74>
 8007e6a:	bf00      	nop
 8007e6c:	f3af 8000 	nop.w
 8007e70:	c2f8f359 	.word	0xc2f8f359
 8007e74:	01a56e1f 	.word	0x01a56e1f
 8007e78:	8800759c 	.word	0x8800759c
 8007e7c:	7e37e43c 	.word	0x7e37e43c
 8007e80:	8800759c 	.word	0x8800759c
 8007e84:	fe37e43c 	.word	0xfe37e43c
 8007e88:	c2f8f359 	.word	0xc2f8f359
 8007e8c:	81a56e1f 	.word	0x81a56e1f
 8007e90:	43500000 	.word	0x43500000
 8007e94:	ffff3cb0 	.word	0xffff3cb0
 8007e98:	3c900000 	.word	0x3c900000

08007e9c <with_errno>:
 8007e9c:	b510      	push	{r4, lr}
 8007e9e:	ed2d 8b02 	vpush	{d8}
 8007ea2:	eeb0 8a40 	vmov.f32	s16, s0
 8007ea6:	eef0 8a60 	vmov.f32	s17, s1
 8007eaa:	4604      	mov	r4, r0
 8007eac:	f7fe fc76 	bl	800679c <__errno>
 8007eb0:	eeb0 0a48 	vmov.f32	s0, s16
 8007eb4:	eef0 0a68 	vmov.f32	s1, s17
 8007eb8:	ecbd 8b02 	vpop	{d8}
 8007ebc:	6004      	str	r4, [r0, #0]
 8007ebe:	bd10      	pop	{r4, pc}

08007ec0 <xflow>:
 8007ec0:	4603      	mov	r3, r0
 8007ec2:	b507      	push	{r0, r1, r2, lr}
 8007ec4:	ec51 0b10 	vmov	r0, r1, d0
 8007ec8:	b183      	cbz	r3, 8007eec <xflow+0x2c>
 8007eca:	4602      	mov	r2, r0
 8007ecc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007ed0:	e9cd 2300 	strd	r2, r3, [sp]
 8007ed4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007ed8:	f7f8 fba6 	bl	8000628 <__aeabi_dmul>
 8007edc:	ec41 0b10 	vmov	d0, r0, r1
 8007ee0:	2022      	movs	r0, #34	@ 0x22
 8007ee2:	b003      	add	sp, #12
 8007ee4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ee8:	f7ff bfd8 	b.w	8007e9c <with_errno>
 8007eec:	4602      	mov	r2, r0
 8007eee:	460b      	mov	r3, r1
 8007ef0:	e7ee      	b.n	8007ed0 <xflow+0x10>
 8007ef2:	0000      	movs	r0, r0
 8007ef4:	0000      	movs	r0, r0
	...

08007ef8 <__math_uflow>:
 8007ef8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007f00 <__math_uflow+0x8>
 8007efc:	f7ff bfe0 	b.w	8007ec0 <xflow>
 8007f00:	00000000 	.word	0x00000000
 8007f04:	10000000 	.word	0x10000000

08007f08 <__math_oflow>:
 8007f08:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007f10 <__math_oflow+0x8>
 8007f0c:	f7ff bfd8 	b.w	8007ec0 <xflow>
 8007f10:	00000000 	.word	0x00000000
 8007f14:	70000000 	.word	0x70000000

08007f18 <__ieee754_sqrt>:
 8007f18:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f1c:	4a66      	ldr	r2, [pc, #408]	@ (80080b8 <__ieee754_sqrt+0x1a0>)
 8007f1e:	ec55 4b10 	vmov	r4, r5, d0
 8007f22:	43aa      	bics	r2, r5
 8007f24:	462b      	mov	r3, r5
 8007f26:	4621      	mov	r1, r4
 8007f28:	d110      	bne.n	8007f4c <__ieee754_sqrt+0x34>
 8007f2a:	4622      	mov	r2, r4
 8007f2c:	4620      	mov	r0, r4
 8007f2e:	4629      	mov	r1, r5
 8007f30:	f7f8 fb7a 	bl	8000628 <__aeabi_dmul>
 8007f34:	4602      	mov	r2, r0
 8007f36:	460b      	mov	r3, r1
 8007f38:	4620      	mov	r0, r4
 8007f3a:	4629      	mov	r1, r5
 8007f3c:	f7f8 f9be 	bl	80002bc <__adddf3>
 8007f40:	4604      	mov	r4, r0
 8007f42:	460d      	mov	r5, r1
 8007f44:	ec45 4b10 	vmov	d0, r4, r5
 8007f48:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f4c:	2d00      	cmp	r5, #0
 8007f4e:	dc0e      	bgt.n	8007f6e <__ieee754_sqrt+0x56>
 8007f50:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8007f54:	4322      	orrs	r2, r4
 8007f56:	d0f5      	beq.n	8007f44 <__ieee754_sqrt+0x2c>
 8007f58:	b19d      	cbz	r5, 8007f82 <__ieee754_sqrt+0x6a>
 8007f5a:	4622      	mov	r2, r4
 8007f5c:	4620      	mov	r0, r4
 8007f5e:	4629      	mov	r1, r5
 8007f60:	f7f8 f9aa 	bl	80002b8 <__aeabi_dsub>
 8007f64:	4602      	mov	r2, r0
 8007f66:	460b      	mov	r3, r1
 8007f68:	f7f8 fc88 	bl	800087c <__aeabi_ddiv>
 8007f6c:	e7e8      	b.n	8007f40 <__ieee754_sqrt+0x28>
 8007f6e:	152a      	asrs	r2, r5, #20
 8007f70:	d115      	bne.n	8007f9e <__ieee754_sqrt+0x86>
 8007f72:	2000      	movs	r0, #0
 8007f74:	e009      	b.n	8007f8a <__ieee754_sqrt+0x72>
 8007f76:	0acb      	lsrs	r3, r1, #11
 8007f78:	3a15      	subs	r2, #21
 8007f7a:	0549      	lsls	r1, r1, #21
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d0fa      	beq.n	8007f76 <__ieee754_sqrt+0x5e>
 8007f80:	e7f7      	b.n	8007f72 <__ieee754_sqrt+0x5a>
 8007f82:	462a      	mov	r2, r5
 8007f84:	e7fa      	b.n	8007f7c <__ieee754_sqrt+0x64>
 8007f86:	005b      	lsls	r3, r3, #1
 8007f88:	3001      	adds	r0, #1
 8007f8a:	02dc      	lsls	r4, r3, #11
 8007f8c:	d5fb      	bpl.n	8007f86 <__ieee754_sqrt+0x6e>
 8007f8e:	1e44      	subs	r4, r0, #1
 8007f90:	1b12      	subs	r2, r2, r4
 8007f92:	f1c0 0420 	rsb	r4, r0, #32
 8007f96:	fa21 f404 	lsr.w	r4, r1, r4
 8007f9a:	4323      	orrs	r3, r4
 8007f9c:	4081      	lsls	r1, r0
 8007f9e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007fa2:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8007fa6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007faa:	07d2      	lsls	r2, r2, #31
 8007fac:	bf5c      	itt	pl
 8007fae:	005b      	lslpl	r3, r3, #1
 8007fb0:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8007fb4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007fb8:	bf58      	it	pl
 8007fba:	0049      	lslpl	r1, r1, #1
 8007fbc:	2600      	movs	r6, #0
 8007fbe:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8007fc2:	107f      	asrs	r7, r7, #1
 8007fc4:	0049      	lsls	r1, r1, #1
 8007fc6:	2016      	movs	r0, #22
 8007fc8:	4632      	mov	r2, r6
 8007fca:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8007fce:	1915      	adds	r5, r2, r4
 8007fd0:	429d      	cmp	r5, r3
 8007fd2:	bfde      	ittt	le
 8007fd4:	192a      	addle	r2, r5, r4
 8007fd6:	1b5b      	suble	r3, r3, r5
 8007fd8:	1936      	addle	r6, r6, r4
 8007fda:	0fcd      	lsrs	r5, r1, #31
 8007fdc:	3801      	subs	r0, #1
 8007fde:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8007fe2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8007fe6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8007fea:	d1f0      	bne.n	8007fce <__ieee754_sqrt+0xb6>
 8007fec:	4605      	mov	r5, r0
 8007fee:	2420      	movs	r4, #32
 8007ff0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8007ff4:	4293      	cmp	r3, r2
 8007ff6:	eb0c 0e00 	add.w	lr, ip, r0
 8007ffa:	dc02      	bgt.n	8008002 <__ieee754_sqrt+0xea>
 8007ffc:	d113      	bne.n	8008026 <__ieee754_sqrt+0x10e>
 8007ffe:	458e      	cmp	lr, r1
 8008000:	d811      	bhi.n	8008026 <__ieee754_sqrt+0x10e>
 8008002:	f1be 0f00 	cmp.w	lr, #0
 8008006:	eb0e 000c 	add.w	r0, lr, ip
 800800a:	da3f      	bge.n	800808c <__ieee754_sqrt+0x174>
 800800c:	2800      	cmp	r0, #0
 800800e:	db3d      	blt.n	800808c <__ieee754_sqrt+0x174>
 8008010:	f102 0801 	add.w	r8, r2, #1
 8008014:	1a9b      	subs	r3, r3, r2
 8008016:	458e      	cmp	lr, r1
 8008018:	bf88      	it	hi
 800801a:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 800801e:	eba1 010e 	sub.w	r1, r1, lr
 8008022:	4465      	add	r5, ip
 8008024:	4642      	mov	r2, r8
 8008026:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800802a:	3c01      	subs	r4, #1
 800802c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8008030:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8008034:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8008038:	d1dc      	bne.n	8007ff4 <__ieee754_sqrt+0xdc>
 800803a:	4319      	orrs	r1, r3
 800803c:	d01b      	beq.n	8008076 <__ieee754_sqrt+0x15e>
 800803e:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 80080bc <__ieee754_sqrt+0x1a4>
 8008042:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 80080c0 <__ieee754_sqrt+0x1a8>
 8008046:	e9da 0100 	ldrd	r0, r1, [sl]
 800804a:	e9db 2300 	ldrd	r2, r3, [fp]
 800804e:	f7f8 f933 	bl	80002b8 <__aeabi_dsub>
 8008052:	e9da 8900 	ldrd	r8, r9, [sl]
 8008056:	4602      	mov	r2, r0
 8008058:	460b      	mov	r3, r1
 800805a:	4640      	mov	r0, r8
 800805c:	4649      	mov	r1, r9
 800805e:	f7f8 fd5f 	bl	8000b20 <__aeabi_dcmple>
 8008062:	b140      	cbz	r0, 8008076 <__ieee754_sqrt+0x15e>
 8008064:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 8008068:	e9da 0100 	ldrd	r0, r1, [sl]
 800806c:	e9db 2300 	ldrd	r2, r3, [fp]
 8008070:	d10e      	bne.n	8008090 <__ieee754_sqrt+0x178>
 8008072:	3601      	adds	r6, #1
 8008074:	4625      	mov	r5, r4
 8008076:	1073      	asrs	r3, r6, #1
 8008078:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800807c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8008080:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8008084:	086b      	lsrs	r3, r5, #1
 8008086:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800808a:	e759      	b.n	8007f40 <__ieee754_sqrt+0x28>
 800808c:	4690      	mov	r8, r2
 800808e:	e7c1      	b.n	8008014 <__ieee754_sqrt+0xfc>
 8008090:	f7f8 f914 	bl	80002bc <__adddf3>
 8008094:	e9da 8900 	ldrd	r8, r9, [sl]
 8008098:	4602      	mov	r2, r0
 800809a:	460b      	mov	r3, r1
 800809c:	4640      	mov	r0, r8
 800809e:	4649      	mov	r1, r9
 80080a0:	f7f8 fd34 	bl	8000b0c <__aeabi_dcmplt>
 80080a4:	b120      	cbz	r0, 80080b0 <__ieee754_sqrt+0x198>
 80080a6:	1cab      	adds	r3, r5, #2
 80080a8:	bf08      	it	eq
 80080aa:	3601      	addeq	r6, #1
 80080ac:	3502      	adds	r5, #2
 80080ae:	e7e2      	b.n	8008076 <__ieee754_sqrt+0x15e>
 80080b0:	1c6b      	adds	r3, r5, #1
 80080b2:	f023 0501 	bic.w	r5, r3, #1
 80080b6:	e7de      	b.n	8008076 <__ieee754_sqrt+0x15e>
 80080b8:	7ff00000 	.word	0x7ff00000
 80080bc:	08008598 	.word	0x08008598
 80080c0:	08008590 	.word	0x08008590

080080c4 <_init>:
 80080c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080c6:	bf00      	nop
 80080c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080ca:	bc08      	pop	{r3}
 80080cc:	469e      	mov	lr, r3
 80080ce:	4770      	bx	lr

080080d0 <_fini>:
 80080d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080d2:	bf00      	nop
 80080d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080d6:	bc08      	pop	{r3}
 80080d8:	469e      	mov	lr, r3
 80080da:	4770      	bx	lr
