# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../../lab4/hand_in/Lab4_Team7_Greatest_Common_Divisor.v" \
"../../../../../../../lab4/hand_in/Lab4_Team7_Greatest_Common_Divisor_t.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
