{
  "module_name": "amdgpu_drm.h",
  "hash_id": "2f5ad438f2b7f96182680c56ec76a33dffdc3b0af2f2fe3fed82a31ee3a635c9",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/drm/amdgpu_drm.h",
  "human_readable_source": " \n\n#ifndef __AMDGPU_DRM_H__\n#define __AMDGPU_DRM_H__\n\n#include \"drm.h\"\n\n#if defined(__cplusplus)\nextern \"C\" {\n#endif\n\n#define DRM_AMDGPU_GEM_CREATE\t\t0x00\n#define DRM_AMDGPU_GEM_MMAP\t\t0x01\n#define DRM_AMDGPU_CTX\t\t\t0x02\n#define DRM_AMDGPU_BO_LIST\t\t0x03\n#define DRM_AMDGPU_CS\t\t\t0x04\n#define DRM_AMDGPU_INFO\t\t\t0x05\n#define DRM_AMDGPU_GEM_METADATA\t\t0x06\n#define DRM_AMDGPU_GEM_WAIT_IDLE\t0x07\n#define DRM_AMDGPU_GEM_VA\t\t0x08\n#define DRM_AMDGPU_WAIT_CS\t\t0x09\n#define DRM_AMDGPU_GEM_OP\t\t0x10\n#define DRM_AMDGPU_GEM_USERPTR\t\t0x11\n#define DRM_AMDGPU_WAIT_FENCES\t\t0x12\n#define DRM_AMDGPU_VM\t\t\t0x13\n#define DRM_AMDGPU_FENCE_TO_HANDLE\t0x14\n#define DRM_AMDGPU_SCHED\t\t0x15\n\n#define DRM_IOCTL_AMDGPU_GEM_CREATE\tDRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_CREATE, union drm_amdgpu_gem_create)\n#define DRM_IOCTL_AMDGPU_GEM_MMAP\tDRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_MMAP, union drm_amdgpu_gem_mmap)\n#define DRM_IOCTL_AMDGPU_CTX\t\tDRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_CTX, union drm_amdgpu_ctx)\n#define DRM_IOCTL_AMDGPU_BO_LIST\tDRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_BO_LIST, union drm_amdgpu_bo_list)\n#define DRM_IOCTL_AMDGPU_CS\t\tDRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_CS, union drm_amdgpu_cs)\n#define DRM_IOCTL_AMDGPU_INFO\t\tDRM_IOW(DRM_COMMAND_BASE + DRM_AMDGPU_INFO, struct drm_amdgpu_info)\n#define DRM_IOCTL_AMDGPU_GEM_METADATA\tDRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_METADATA, struct drm_amdgpu_gem_metadata)\n#define DRM_IOCTL_AMDGPU_GEM_WAIT_IDLE\tDRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_WAIT_IDLE, union drm_amdgpu_gem_wait_idle)\n#define DRM_IOCTL_AMDGPU_GEM_VA\t\tDRM_IOW(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_VA, struct drm_amdgpu_gem_va)\n#define DRM_IOCTL_AMDGPU_WAIT_CS\tDRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_WAIT_CS, union drm_amdgpu_wait_cs)\n#define DRM_IOCTL_AMDGPU_GEM_OP\t\tDRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_OP, struct drm_amdgpu_gem_op)\n#define DRM_IOCTL_AMDGPU_GEM_USERPTR\tDRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_USERPTR, struct drm_amdgpu_gem_userptr)\n#define DRM_IOCTL_AMDGPU_WAIT_FENCES\tDRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_WAIT_FENCES, union drm_amdgpu_wait_fences)\n#define DRM_IOCTL_AMDGPU_VM\t\tDRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_VM, union drm_amdgpu_vm)\n#define DRM_IOCTL_AMDGPU_FENCE_TO_HANDLE DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_FENCE_TO_HANDLE, union drm_amdgpu_fence_to_handle)\n#define DRM_IOCTL_AMDGPU_SCHED\t\tDRM_IOW(DRM_COMMAND_BASE + DRM_AMDGPU_SCHED, union drm_amdgpu_sched)\n\n \n#define AMDGPU_GEM_DOMAIN_CPU\t\t0x1\n#define AMDGPU_GEM_DOMAIN_GTT\t\t0x2\n#define AMDGPU_GEM_DOMAIN_VRAM\t\t0x4\n#define AMDGPU_GEM_DOMAIN_GDS\t\t0x8\n#define AMDGPU_GEM_DOMAIN_GWS\t\t0x10\n#define AMDGPU_GEM_DOMAIN_OA\t\t0x20\n#define AMDGPU_GEM_DOMAIN_DOORBELL\t0x40\n#define AMDGPU_GEM_DOMAIN_MASK\t\t(AMDGPU_GEM_DOMAIN_CPU | \\\n\t\t\t\t\t AMDGPU_GEM_DOMAIN_GTT | \\\n\t\t\t\t\t AMDGPU_GEM_DOMAIN_VRAM | \\\n\t\t\t\t\t AMDGPU_GEM_DOMAIN_GDS | \\\n\t\t\t\t\t AMDGPU_GEM_DOMAIN_GWS | \\\n\t\t\t\t\t AMDGPU_GEM_DOMAIN_OA | \\\n\t\t\t\t\t AMDGPU_GEM_DOMAIN_DOORBELL)\n\n \n#define AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED\t(1 << 0)\n \n#define AMDGPU_GEM_CREATE_NO_CPU_ACCESS\t\t(1 << 1)\n \n#define AMDGPU_GEM_CREATE_CPU_GTT_USWC\t\t(1 << 2)\n \n#define AMDGPU_GEM_CREATE_VRAM_CLEARED\t\t(1 << 3)\n \n#define AMDGPU_GEM_CREATE_VRAM_CONTIGUOUS\t(1 << 5)\n \n#define AMDGPU_GEM_CREATE_VM_ALWAYS_VALID\t(1 << 6)\n \n#define AMDGPU_GEM_CREATE_EXPLICIT_SYNC\t\t(1 << 7)\n \n#define AMDGPU_GEM_CREATE_CP_MQD_GFX9\t\t(1 << 8)\n \n#define AMDGPU_GEM_CREATE_VRAM_WIPE_ON_RELEASE\t(1 << 9)\n \n#define AMDGPU_GEM_CREATE_ENCRYPTED\t\t(1 << 10)\n \n#define AMDGPU_GEM_CREATE_PREEMPTIBLE\t\t(1 << 11)\n \n#define AMDGPU_GEM_CREATE_DISCARDABLE\t\t(1 << 12)\n \n#define AMDGPU_GEM_CREATE_COHERENT\t\t(1 << 13)\n \n#define AMDGPU_GEM_CREATE_UNCACHED\t\t(1 << 14)\n\nstruct drm_amdgpu_gem_create_in  {\n\t \n\t__u64 bo_size;\n\t \n\t__u64 alignment;\n\t \n\t__u64 domains;\n\t \n\t__u64 domain_flags;\n};\n\nstruct drm_amdgpu_gem_create_out  {\n\t \n\t__u32 handle;\n\t__u32 _pad;\n};\n\nunion drm_amdgpu_gem_create {\n\tstruct drm_amdgpu_gem_create_in\t\tin;\n\tstruct drm_amdgpu_gem_create_out\tout;\n};\n\n \n#define AMDGPU_BO_LIST_OP_CREATE\t0\n \n#define AMDGPU_BO_LIST_OP_DESTROY\t1\n \n#define AMDGPU_BO_LIST_OP_UPDATE\t2\n\nstruct drm_amdgpu_bo_list_in {\n\t \n\t__u32 operation;\n\t \n\t__u32 list_handle;\n\t \n\t__u32 bo_number;\n\t \n\t__u32 bo_info_size;\n\t \n\t__u64 bo_info_ptr;\n};\n\nstruct drm_amdgpu_bo_list_entry {\n\t \n\t__u32 bo_handle;\n\t \n\t__u32 bo_priority;\n};\n\nstruct drm_amdgpu_bo_list_out {\n\t \n\t__u32 list_handle;\n\t__u32 _pad;\n};\n\nunion drm_amdgpu_bo_list {\n\tstruct drm_amdgpu_bo_list_in in;\n\tstruct drm_amdgpu_bo_list_out out;\n};\n\n \n#define AMDGPU_CTX_OP_ALLOC_CTX\t1\n#define AMDGPU_CTX_OP_FREE_CTX\t2\n#define AMDGPU_CTX_OP_QUERY_STATE\t3\n#define AMDGPU_CTX_OP_QUERY_STATE2\t4\n#define AMDGPU_CTX_OP_GET_STABLE_PSTATE\t5\n#define AMDGPU_CTX_OP_SET_STABLE_PSTATE\t6\n\n \n#define AMDGPU_CTX_NO_RESET\t\t0\n \n#define AMDGPU_CTX_GUILTY_RESET\t\t1\n \n#define AMDGPU_CTX_INNOCENT_RESET\t2\n \n#define AMDGPU_CTX_UNKNOWN_RESET\t3\n\n \n#define AMDGPU_CTX_QUERY2_FLAGS_RESET    (1<<0)\n \n#define AMDGPU_CTX_QUERY2_FLAGS_VRAMLOST (1<<1)\n \n#define AMDGPU_CTX_QUERY2_FLAGS_GUILTY   (1<<2)\n \n#define AMDGPU_CTX_QUERY2_FLAGS_RAS_CE   (1<<3)\n#define AMDGPU_CTX_QUERY2_FLAGS_RAS_UE   (1<<4)\n \n#define AMDGPU_CTX_QUERY2_FLAGS_RESET_IN_PROGRESS (1<<5)\n\n \n#define AMDGPU_CTX_PRIORITY_UNSET       -2048\n#define AMDGPU_CTX_PRIORITY_VERY_LOW    -1023\n#define AMDGPU_CTX_PRIORITY_LOW         -512\n#define AMDGPU_CTX_PRIORITY_NORMAL      0\n \n#define AMDGPU_CTX_PRIORITY_HIGH        512\n#define AMDGPU_CTX_PRIORITY_VERY_HIGH   1023\n\n \n#define AMDGPU_CTX_STABLE_PSTATE_FLAGS_MASK  0xf\n#define AMDGPU_CTX_STABLE_PSTATE_NONE  0\n#define AMDGPU_CTX_STABLE_PSTATE_STANDARD  1\n#define AMDGPU_CTX_STABLE_PSTATE_MIN_SCLK  2\n#define AMDGPU_CTX_STABLE_PSTATE_MIN_MCLK  3\n#define AMDGPU_CTX_STABLE_PSTATE_PEAK  4\n\nstruct drm_amdgpu_ctx_in {\n\t \n\t__u32\top;\n\t \n\t__u32\tflags;\n\t__u32\tctx_id;\n\t \n\t__s32\tpriority;\n};\n\nunion drm_amdgpu_ctx_out {\n\t\tstruct {\n\t\t\t__u32\tctx_id;\n\t\t\t__u32\t_pad;\n\t\t} alloc;\n\n\t\tstruct {\n\t\t\t \n\t\t\t__u64\tflags;\n\t\t\t \n\t\t\t__u32\thangs;\n\t\t\t \n\t\t\t__u32\treset_status;\n\t\t} state;\n\n\t\tstruct {\n\t\t\t__u32\tflags;\n\t\t\t__u32\t_pad;\n\t\t} pstate;\n};\n\nunion drm_amdgpu_ctx {\n\tstruct drm_amdgpu_ctx_in in;\n\tunion drm_amdgpu_ctx_out out;\n};\n\n \n#define AMDGPU_VM_OP_RESERVE_VMID\t1\n#define AMDGPU_VM_OP_UNRESERVE_VMID\t2\n\nstruct drm_amdgpu_vm_in {\n\t \n\t__u32\top;\n\t__u32\tflags;\n};\n\nstruct drm_amdgpu_vm_out {\n\t \n\t__u64\tflags;\n};\n\nunion drm_amdgpu_vm {\n\tstruct drm_amdgpu_vm_in in;\n\tstruct drm_amdgpu_vm_out out;\n};\n\n \n#define AMDGPU_SCHED_OP_PROCESS_PRIORITY_OVERRIDE\t1\n#define AMDGPU_SCHED_OP_CONTEXT_PRIORITY_OVERRIDE\t2\n\nstruct drm_amdgpu_sched_in {\n\t \n\t__u32\top;\n\t__u32\tfd;\n\t \n\t__s32\tpriority;\n\t__u32   ctx_id;\n};\n\nunion drm_amdgpu_sched {\n\tstruct drm_amdgpu_sched_in in;\n};\n\n \n#define AMDGPU_GEM_USERPTR_READONLY\t(1 << 0)\n#define AMDGPU_GEM_USERPTR_ANONONLY\t(1 << 1)\n#define AMDGPU_GEM_USERPTR_VALIDATE\t(1 << 2)\n#define AMDGPU_GEM_USERPTR_REGISTER\t(1 << 3)\n\nstruct drm_amdgpu_gem_userptr {\n\t__u64\t\taddr;\n\t__u64\t\tsize;\n\t \n\t__u32\t\tflags;\n\t \n\t__u32\t\thandle;\n};\n\n \n \n#define AMDGPU_TILING_ARRAY_MODE_SHIFT\t\t\t0\n#define AMDGPU_TILING_ARRAY_MODE_MASK\t\t\t0xf\n#define AMDGPU_TILING_PIPE_CONFIG_SHIFT\t\t\t4\n#define AMDGPU_TILING_PIPE_CONFIG_MASK\t\t\t0x1f\n#define AMDGPU_TILING_TILE_SPLIT_SHIFT\t\t\t9\n#define AMDGPU_TILING_TILE_SPLIT_MASK\t\t\t0x7\n#define AMDGPU_TILING_MICRO_TILE_MODE_SHIFT\t\t12\n#define AMDGPU_TILING_MICRO_TILE_MODE_MASK\t\t0x7\n#define AMDGPU_TILING_BANK_WIDTH_SHIFT\t\t\t15\n#define AMDGPU_TILING_BANK_WIDTH_MASK\t\t\t0x3\n#define AMDGPU_TILING_BANK_HEIGHT_SHIFT\t\t\t17\n#define AMDGPU_TILING_BANK_HEIGHT_MASK\t\t\t0x3\n#define AMDGPU_TILING_MACRO_TILE_ASPECT_SHIFT\t\t19\n#define AMDGPU_TILING_MACRO_TILE_ASPECT_MASK\t\t0x3\n#define AMDGPU_TILING_NUM_BANKS_SHIFT\t\t\t21\n#define AMDGPU_TILING_NUM_BANKS_MASK\t\t\t0x3\n\n \n#define AMDGPU_TILING_SWIZZLE_MODE_SHIFT\t\t0\n#define AMDGPU_TILING_SWIZZLE_MODE_MASK\t\t\t0x1f\n#define AMDGPU_TILING_DCC_OFFSET_256B_SHIFT\t\t5\n#define AMDGPU_TILING_DCC_OFFSET_256B_MASK\t\t0xFFFFFF\n#define AMDGPU_TILING_DCC_PITCH_MAX_SHIFT\t\t29\n#define AMDGPU_TILING_DCC_PITCH_MAX_MASK\t\t0x3FFF\n#define AMDGPU_TILING_DCC_INDEPENDENT_64B_SHIFT\t\t43\n#define AMDGPU_TILING_DCC_INDEPENDENT_64B_MASK\t\t0x1\n#define AMDGPU_TILING_DCC_INDEPENDENT_128B_SHIFT\t44\n#define AMDGPU_TILING_DCC_INDEPENDENT_128B_MASK\t\t0x1\n#define AMDGPU_TILING_SCANOUT_SHIFT\t\t\t63\n#define AMDGPU_TILING_SCANOUT_MASK\t\t\t0x1\n\n \n#define AMDGPU_TILING_SET(field, value) \\\n\t(((__u64)(value) & AMDGPU_TILING_##field##_MASK) << AMDGPU_TILING_##field##_SHIFT)\n#define AMDGPU_TILING_GET(value, field) \\\n\t(((__u64)(value) >> AMDGPU_TILING_##field##_SHIFT) & AMDGPU_TILING_##field##_MASK)\n\n#define AMDGPU_GEM_METADATA_OP_SET_METADATA                  1\n#define AMDGPU_GEM_METADATA_OP_GET_METADATA                  2\n\n \nstruct drm_amdgpu_gem_metadata {\n\t \n\t__u32\thandle;\n\t \n\t__u32\top;\n\tstruct {\n\t\t \n\t\t__u64\tflags;\n\t\t \n\t\t__u64\ttiling_info;\n\t\t__u32\tdata_size_bytes;\n\t\t__u32\tdata[64];\n\t} data;\n};\n\nstruct drm_amdgpu_gem_mmap_in {\n\t \n\t__u32 handle;\n\t__u32 _pad;\n};\n\nstruct drm_amdgpu_gem_mmap_out {\n\t \n\t__u64 addr_ptr;\n};\n\nunion drm_amdgpu_gem_mmap {\n\tstruct drm_amdgpu_gem_mmap_in   in;\n\tstruct drm_amdgpu_gem_mmap_out out;\n};\n\nstruct drm_amdgpu_gem_wait_idle_in {\n\t \n\t__u32 handle;\n\t \n\t__u32 flags;\n\t \n\t__u64 timeout;\n};\n\nstruct drm_amdgpu_gem_wait_idle_out {\n\t \n\t__u32 status;\n\t \n\t__u32 domain;\n};\n\nunion drm_amdgpu_gem_wait_idle {\n\tstruct drm_amdgpu_gem_wait_idle_in  in;\n\tstruct drm_amdgpu_gem_wait_idle_out out;\n};\n\nstruct drm_amdgpu_wait_cs_in {\n\t \n\t__u64 handle;\n\t \n\t__u64 timeout;\n\t__u32 ip_type;\n\t__u32 ip_instance;\n\t__u32 ring;\n\t__u32 ctx_id;\n};\n\nstruct drm_amdgpu_wait_cs_out {\n\t \n\t__u64 status;\n};\n\nunion drm_amdgpu_wait_cs {\n\tstruct drm_amdgpu_wait_cs_in in;\n\tstruct drm_amdgpu_wait_cs_out out;\n};\n\nstruct drm_amdgpu_fence {\n\t__u32 ctx_id;\n\t__u32 ip_type;\n\t__u32 ip_instance;\n\t__u32 ring;\n\t__u64 seq_no;\n};\n\nstruct drm_amdgpu_wait_fences_in {\n\t \n\t__u64 fences;\n\t__u32 fence_count;\n\t__u32 wait_all;\n\t__u64 timeout_ns;\n};\n\nstruct drm_amdgpu_wait_fences_out {\n\t__u32 status;\n\t__u32 first_signaled;\n};\n\nunion drm_amdgpu_wait_fences {\n\tstruct drm_amdgpu_wait_fences_in in;\n\tstruct drm_amdgpu_wait_fences_out out;\n};\n\n#define AMDGPU_GEM_OP_GET_GEM_CREATE_INFO\t0\n#define AMDGPU_GEM_OP_SET_PLACEMENT\t\t1\n\n \nstruct drm_amdgpu_gem_op {\n\t \n\t__u32\thandle;\n\t \n\t__u32\top;\n\t \n\t__u64\tvalue;\n};\n\n#define AMDGPU_VA_OP_MAP\t\t\t1\n#define AMDGPU_VA_OP_UNMAP\t\t\t2\n#define AMDGPU_VA_OP_CLEAR\t\t\t3\n#define AMDGPU_VA_OP_REPLACE\t\t\t4\n\n \n#define AMDGPU_VM_DELAY_UPDATE\t\t(1 << 0)\n\n \n \n#define AMDGPU_VM_PAGE_READABLE\t\t(1 << 1)\n \n#define AMDGPU_VM_PAGE_WRITEABLE\t(1 << 2)\n \n#define AMDGPU_VM_PAGE_EXECUTABLE\t(1 << 3)\n \n#define AMDGPU_VM_PAGE_PRT\t\t(1 << 4)\n \n#define AMDGPU_VM_MTYPE_MASK\t\t(0xf << 5)\n \n#define AMDGPU_VM_MTYPE_DEFAULT\t\t(0 << 5)\n \n#define AMDGPU_VM_MTYPE_NC\t\t(1 << 5)\n \n#define AMDGPU_VM_MTYPE_WC\t\t(2 << 5)\n \n#define AMDGPU_VM_MTYPE_CC\t\t(3 << 5)\n \n#define AMDGPU_VM_MTYPE_UC\t\t(4 << 5)\n \n#define AMDGPU_VM_MTYPE_RW\t\t(5 << 5)\n \n#define AMDGPU_VM_PAGE_NOALLOC\t\t(1 << 9)\n\nstruct drm_amdgpu_gem_va {\n\t \n\t__u32 handle;\n\t__u32 _pad;\n\t \n\t__u32 operation;\n\t \n\t__u32 flags;\n\t \n\t__u64 va_address;\n\t \n\t__u64 offset_in_bo;\n\t \n\t__u64 map_size;\n};\n\n#define AMDGPU_HW_IP_GFX          0\n#define AMDGPU_HW_IP_COMPUTE      1\n#define AMDGPU_HW_IP_DMA          2\n#define AMDGPU_HW_IP_UVD          3\n#define AMDGPU_HW_IP_VCE          4\n#define AMDGPU_HW_IP_UVD_ENC      5\n#define AMDGPU_HW_IP_VCN_DEC      6\n \n#define AMDGPU_HW_IP_VCN_ENC      7\n#define AMDGPU_HW_IP_VCN_JPEG     8\n#define AMDGPU_HW_IP_NUM          9\n\n#define AMDGPU_HW_IP_INSTANCE_MAX_COUNT 1\n\n#define AMDGPU_CHUNK_ID_IB\t\t0x01\n#define AMDGPU_CHUNK_ID_FENCE\t\t0x02\n#define AMDGPU_CHUNK_ID_DEPENDENCIES\t0x03\n#define AMDGPU_CHUNK_ID_SYNCOBJ_IN      0x04\n#define AMDGPU_CHUNK_ID_SYNCOBJ_OUT     0x05\n#define AMDGPU_CHUNK_ID_BO_HANDLES      0x06\n#define AMDGPU_CHUNK_ID_SCHEDULED_DEPENDENCIES\t0x07\n#define AMDGPU_CHUNK_ID_SYNCOBJ_TIMELINE_WAIT    0x08\n#define AMDGPU_CHUNK_ID_SYNCOBJ_TIMELINE_SIGNAL  0x09\n#define AMDGPU_CHUNK_ID_CP_GFX_SHADOW   0x0a\n\nstruct drm_amdgpu_cs_chunk {\n\t__u32\t\tchunk_id;\n\t__u32\t\tlength_dw;\n\t__u64\t\tchunk_data;\n};\n\nstruct drm_amdgpu_cs_in {\n\t \n\t__u32\t\tctx_id;\n\t \n\t__u32\t\tbo_list_handle;\n\t__u32\t\tnum_chunks;\n\t__u32\t\tflags;\n\t \n\t__u64\t\tchunks;\n};\n\nstruct drm_amdgpu_cs_out {\n\t__u64 handle;\n};\n\nunion drm_amdgpu_cs {\n\tstruct drm_amdgpu_cs_in in;\n\tstruct drm_amdgpu_cs_out out;\n};\n\n \n\n \n#define AMDGPU_IB_FLAG_CE\t(1<<0)\n\n \n#define AMDGPU_IB_FLAG_PREAMBLE (1<<1)\n\n \n#define AMDGPU_IB_FLAG_PREEMPT (1<<2)\n\n \n#define AMDGPU_IB_FLAG_TC_WB_NOT_INVALIDATE (1 << 3)\n\n \n#define AMDGPU_IB_FLAG_RESET_GDS_MAX_WAVE_ID (1 << 4)\n\n \n#define AMDGPU_IB_FLAGS_SECURE  (1 << 5)\n\n \n#define AMDGPU_IB_FLAG_EMIT_MEM_SYNC  (1 << 6)\n\nstruct drm_amdgpu_cs_chunk_ib {\n\t__u32 _pad;\n\t \n\t__u32 flags;\n\t \n\t__u64 va_start;\n\t \n\t__u32 ib_bytes;\n\t \n\t__u32 ip_type;\n\t \n\t__u32 ip_instance;\n\t \n\t__u32 ring;\n};\n\nstruct drm_amdgpu_cs_chunk_dep {\n\t__u32 ip_type;\n\t__u32 ip_instance;\n\t__u32 ring;\n\t__u32 ctx_id;\n\t__u64 handle;\n};\n\nstruct drm_amdgpu_cs_chunk_fence {\n\t__u32 handle;\n\t__u32 offset;\n};\n\nstruct drm_amdgpu_cs_chunk_sem {\n\t__u32 handle;\n};\n\nstruct drm_amdgpu_cs_chunk_syncobj {\n       __u32 handle;\n       __u32 flags;\n       __u64 point;\n};\n\n#define AMDGPU_FENCE_TO_HANDLE_GET_SYNCOBJ\t0\n#define AMDGPU_FENCE_TO_HANDLE_GET_SYNCOBJ_FD\t1\n#define AMDGPU_FENCE_TO_HANDLE_GET_SYNC_FILE_FD\t2\n\nunion drm_amdgpu_fence_to_handle {\n\tstruct {\n\t\tstruct drm_amdgpu_fence fence;\n\t\t__u32 what;\n\t\t__u32 pad;\n\t} in;\n\tstruct {\n\t\t__u32 handle;\n\t} out;\n};\n\nstruct drm_amdgpu_cs_chunk_data {\n\tunion {\n\t\tstruct drm_amdgpu_cs_chunk_ib\t\tib_data;\n\t\tstruct drm_amdgpu_cs_chunk_fence\tfence_data;\n\t};\n};\n\n#define AMDGPU_CS_CHUNK_CP_GFX_SHADOW_FLAGS_INIT_SHADOW         0x1\n\nstruct drm_amdgpu_cs_chunk_cp_gfx_shadow {\n\t__u64 shadow_va;\n\t__u64 csa_va;\n\t__u64 gds_va;\n\t__u64 flags;\n};\n\n \n#define AMDGPU_IDS_FLAGS_FUSION         0x1\n#define AMDGPU_IDS_FLAGS_PREEMPTION     0x2\n#define AMDGPU_IDS_FLAGS_TMZ            0x4\n#define AMDGPU_IDS_FLAGS_CONFORMANT_TRUNC_COORD 0x8\n\n \n#define AMDGPU_INFO_ACCEL_WORKING\t\t0x00\n \n#define AMDGPU_INFO_CRTC_FROM_ID\t\t0x01\n \n#define AMDGPU_INFO_HW_IP_INFO\t\t\t0x02\n \n#define AMDGPU_INFO_HW_IP_COUNT\t\t\t0x03\n \n#define AMDGPU_INFO_TIMESTAMP\t\t\t0x05\n \n#define AMDGPU_INFO_FW_VERSION\t\t\t0x0e\n\t \n\t#define AMDGPU_INFO_FW_VCE\t\t0x1\n\t \n\t#define AMDGPU_INFO_FW_UVD\t\t0x2\n\t \n\t#define AMDGPU_INFO_FW_GMC\t\t0x03\n\t \n\t#define AMDGPU_INFO_FW_GFX_ME\t\t0x04\n\t \n\t#define AMDGPU_INFO_FW_GFX_PFP\t\t0x05\n\t \n\t#define AMDGPU_INFO_FW_GFX_CE\t\t0x06\n\t \n\t#define AMDGPU_INFO_FW_GFX_RLC\t\t0x07\n\t \n\t#define AMDGPU_INFO_FW_GFX_MEC\t\t0x08\n\t \n\t#define AMDGPU_INFO_FW_SMC\t\t0x0a\n\t \n\t#define AMDGPU_INFO_FW_SDMA\t\t0x0b\n\t \n\t#define AMDGPU_INFO_FW_SOS\t\t0x0c\n\t \n\t#define AMDGPU_INFO_FW_ASD\t\t0x0d\n\t \n\t#define AMDGPU_INFO_FW_VCN\t\t0x0e\n\t \n\t#define AMDGPU_INFO_FW_GFX_RLC_RESTORE_LIST_CNTL 0x0f\n\t \n\t#define AMDGPU_INFO_FW_GFX_RLC_RESTORE_LIST_GPM_MEM 0x10\n\t \n\t#define AMDGPU_INFO_FW_GFX_RLC_RESTORE_LIST_SRM_MEM 0x11\n\t \n\t#define AMDGPU_INFO_FW_DMCU\t\t0x12\n\t#define AMDGPU_INFO_FW_TA\t\t0x13\n\t \n\t#define AMDGPU_INFO_FW_DMCUB\t\t0x14\n\t \n\t#define AMDGPU_INFO_FW_TOC\t\t0x15\n\t \n\t#define AMDGPU_INFO_FW_CAP\t\t0x16\n\t \n\t#define AMDGPU_INFO_FW_GFX_RLCP\t\t0x17\n\t \n\t#define AMDGPU_INFO_FW_GFX_RLCV\t\t0x18\n\t \n\t#define AMDGPU_INFO_FW_MES_KIQ\t\t0x19\n\t \n\t#define AMDGPU_INFO_FW_MES\t\t0x1a\n\t \n\t#define AMDGPU_INFO_FW_IMU\t\t0x1b\n\n \n#define AMDGPU_INFO_NUM_BYTES_MOVED\t\t0x0f\n \n#define AMDGPU_INFO_VRAM_USAGE\t\t\t0x10\n \n#define AMDGPU_INFO_GTT_USAGE\t\t\t0x11\n \n#define AMDGPU_INFO_GDS_CONFIG\t\t\t0x13\n \n#define AMDGPU_INFO_VRAM_GTT\t\t\t0x14\n \n#define AMDGPU_INFO_READ_MMR_REG\t\t0x15\n \n#define AMDGPU_INFO_DEV_INFO\t\t\t0x16\n \n#define AMDGPU_INFO_VIS_VRAM_USAGE\t\t0x17\n \n#define AMDGPU_INFO_NUM_EVICTIONS\t\t0x18\n \n#define AMDGPU_INFO_MEMORY\t\t\t0x19\n \n#define AMDGPU_INFO_VCE_CLOCK_TABLE\t\t0x1A\n \n#define AMDGPU_INFO_VBIOS\t\t\t0x1B\n\t \n\t#define AMDGPU_INFO_VBIOS_SIZE\t\t0x1\n\t \n\t#define AMDGPU_INFO_VBIOS_IMAGE\t\t0x2\n\t \n\t#define AMDGPU_INFO_VBIOS_INFO\t\t0x3\n \n#define AMDGPU_INFO_NUM_HANDLES\t\t\t0x1C\n \n#define AMDGPU_INFO_SENSOR\t\t\t0x1D\n\t \n\t#define AMDGPU_INFO_SENSOR_GFX_SCLK\t\t0x1\n\t \n\t#define AMDGPU_INFO_SENSOR_GFX_MCLK\t\t0x2\n\t \n\t#define AMDGPU_INFO_SENSOR_GPU_TEMP\t\t0x3\n\t \n\t#define AMDGPU_INFO_SENSOR_GPU_LOAD\t\t0x4\n\t \n\t#define AMDGPU_INFO_SENSOR_GPU_AVG_POWER\t0x5\n\t \n\t#define AMDGPU_INFO_SENSOR_VDDNB\t\t0x6\n\t \n\t#define AMDGPU_INFO_SENSOR_VDDGFX\t\t0x7\n\t \n\t#define AMDGPU_INFO_SENSOR_STABLE_PSTATE_GFX_SCLK\t\t0x8\n\t \n\t#define AMDGPU_INFO_SENSOR_STABLE_PSTATE_GFX_MCLK\t\t0x9\n\t \n\t#define AMDGPU_INFO_SENSOR_PEAK_PSTATE_GFX_SCLK\t\t\t0xa\n\t \n\t#define AMDGPU_INFO_SENSOR_PEAK_PSTATE_GFX_MCLK\t\t\t0xb\n \n#define AMDGPU_INFO_NUM_VRAM_CPU_PAGE_FAULTS\t0x1E\n#define AMDGPU_INFO_VRAM_LOST_COUNTER\t\t0x1F\n \n#define AMDGPU_INFO_RAS_ENABLED_FEATURES\t0x20\n \n#define AMDGPU_INFO_RAS_ENABLED_UMC\t\t\t(1 << 0)\n \n#define AMDGPU_INFO_RAS_ENABLED_SDMA\t\t\t(1 << 1)\n \n#define AMDGPU_INFO_RAS_ENABLED_GFX\t\t\t(1 << 2)\n \n#define AMDGPU_INFO_RAS_ENABLED_MMHUB\t\t\t(1 << 3)\n \n#define AMDGPU_INFO_RAS_ENABLED_ATHUB\t\t\t(1 << 4)\n \n#define AMDGPU_INFO_RAS_ENABLED_PCIE\t\t\t(1 << 5)\n \n#define AMDGPU_INFO_RAS_ENABLED_HDP\t\t\t(1 << 6)\n \n#define AMDGPU_INFO_RAS_ENABLED_XGMI\t\t\t(1 << 7)\n \n#define AMDGPU_INFO_RAS_ENABLED_DF\t\t\t(1 << 8)\n \n#define AMDGPU_INFO_RAS_ENABLED_SMN\t\t\t(1 << 9)\n \n#define AMDGPU_INFO_RAS_ENABLED_SEM\t\t\t(1 << 10)\n \n#define AMDGPU_INFO_RAS_ENABLED_MP0\t\t\t(1 << 11)\n \n#define AMDGPU_INFO_RAS_ENABLED_MP1\t\t\t(1 << 12)\n \n#define AMDGPU_INFO_RAS_ENABLED_FUSE\t\t\t(1 << 13)\n \n#define AMDGPU_INFO_VIDEO_CAPS\t\t\t0x21\n\t \n\t#define AMDGPU_INFO_VIDEO_CAPS_DECODE\t\t0\n\t \n\t#define AMDGPU_INFO_VIDEO_CAPS_ENCODE\t\t1\n \n#define AMDGPU_INFO_MAX_IBS\t\t\t0x22\n\n#define AMDGPU_INFO_MMR_SE_INDEX_SHIFT\t0\n#define AMDGPU_INFO_MMR_SE_INDEX_MASK\t0xff\n#define AMDGPU_INFO_MMR_SH_INDEX_SHIFT\t8\n#define AMDGPU_INFO_MMR_SH_INDEX_MASK\t0xff\n\nstruct drm_amdgpu_query_fw {\n\t \n\t__u32 fw_type;\n\t \n\t__u32 ip_instance;\n\t \n\t__u32 index;\n\t__u32 _pad;\n};\n\n \nstruct drm_amdgpu_info {\n\t \n\t__u64 return_pointer;\n\t \n\t__u32 return_size;\n\t \n\t__u32 query;\n\n\tunion {\n\t\tstruct {\n\t\t\t__u32 id;\n\t\t\t__u32 _pad;\n\t\t} mode_crtc;\n\n\t\tstruct {\n\t\t\t \n\t\t\t__u32 type;\n\t\t\t \n\t\t\t__u32 ip_instance;\n\t\t} query_hw_ip;\n\n\t\tstruct {\n\t\t\t__u32 dword_offset;\n\t\t\t \n\t\t\t__u32 count;\n\t\t\t__u32 instance;\n\t\t\t \n\t\t\t__u32 flags;\n\t\t} read_mmr_reg;\n\n\t\tstruct drm_amdgpu_query_fw query_fw;\n\n\t\tstruct {\n\t\t\t__u32 type;\n\t\t\t__u32 offset;\n\t\t} vbios_info;\n\n\t\tstruct {\n\t\t\t__u32 type;\n\t\t} sensor_info;\n\n\t\tstruct {\n\t\t\t__u32 type;\n\t\t} video_cap;\n\t};\n};\n\nstruct drm_amdgpu_info_gds {\n\t \n\t__u32 gds_gfx_partition_size;\n\t \n\t__u32 compute_partition_size;\n\t \n\t__u32 gds_total_size;\n\t \n\t__u32 gws_per_gfx_partition;\n\t \n\t__u32 gws_per_compute_partition;\n\t \n\t__u32 oa_per_gfx_partition;\n\t \n\t__u32 oa_per_compute_partition;\n\t__u32 _pad;\n};\n\nstruct drm_amdgpu_info_vram_gtt {\n\t__u64 vram_size;\n\t__u64 vram_cpu_accessible_size;\n\t__u64 gtt_size;\n};\n\nstruct drm_amdgpu_heap_info {\n\t \n\t__u64 total_heap_size;\n\n\t \n\t__u64 usable_heap_size;\n\n\t \n\t__u64 heap_usage;\n\n\t \n\t__u64 max_allocation;\n};\n\nstruct drm_amdgpu_memory_info {\n\tstruct drm_amdgpu_heap_info vram;\n\tstruct drm_amdgpu_heap_info cpu_accessible_vram;\n\tstruct drm_amdgpu_heap_info gtt;\n};\n\nstruct drm_amdgpu_info_firmware {\n\t__u32 ver;\n\t__u32 feature;\n};\n\nstruct drm_amdgpu_info_vbios {\n\t__u8 name[64];\n\t__u8 vbios_pn[64];\n\t__u32 version;\n\t__u32 pad;\n\t__u8 vbios_ver_str[32];\n\t__u8 date[32];\n};\n\n#define AMDGPU_VRAM_TYPE_UNKNOWN 0\n#define AMDGPU_VRAM_TYPE_GDDR1 1\n#define AMDGPU_VRAM_TYPE_DDR2  2\n#define AMDGPU_VRAM_TYPE_GDDR3 3\n#define AMDGPU_VRAM_TYPE_GDDR4 4\n#define AMDGPU_VRAM_TYPE_GDDR5 5\n#define AMDGPU_VRAM_TYPE_HBM   6\n#define AMDGPU_VRAM_TYPE_DDR3  7\n#define AMDGPU_VRAM_TYPE_DDR4  8\n#define AMDGPU_VRAM_TYPE_GDDR6 9\n#define AMDGPU_VRAM_TYPE_DDR5  10\n#define AMDGPU_VRAM_TYPE_LPDDR4 11\n#define AMDGPU_VRAM_TYPE_LPDDR5 12\n\nstruct drm_amdgpu_info_device {\n\t \n\t__u32 device_id;\n\t \n\t__u32 chip_rev;\n\t__u32 external_rev;\n\t \n\t__u32 pci_rev;\n\t__u32 family;\n\t__u32 num_shader_engines;\n\t__u32 num_shader_arrays_per_engine;\n\t \n\t__u32 gpu_counter_freq;\n\t__u64 max_engine_clock;\n\t__u64 max_memory_clock;\n\t \n\t__u32 cu_active_number;\n\t \n\t__u32 cu_ao_mask;\n\t__u32 cu_bitmap[4][4];\n\t \n\t__u32 enabled_rb_pipes_mask;\n\t__u32 num_rb_pipes;\n\t__u32 num_hw_gfx_contexts;\n\t \n\t__u32 pcie_gen;\n\t__u64 ids_flags;\n\t \n\t__u64 virtual_address_offset;\n\t \n\t__u64 virtual_address_max;\n\t \n\t__u32 virtual_address_alignment;\n\t \n\t__u32 pte_fragment_size;\n\t__u32 gart_page_size;\n\t \n\t__u32 ce_ram_size;\n\t \n\t__u32 vram_type;\n\t \n\t__u32 vram_bit_width;\n\t \n\t__u32 vce_harvest_config;\n\t \n\t__u32 gc_double_offchip_lds_buf;\n\t \n\t__u64 prim_buf_gpu_addr;\n\t \n\t__u64 pos_buf_gpu_addr;\n\t \n\t__u64 cntl_sb_buf_gpu_addr;\n\t \n\t__u64 param_buf_gpu_addr;\n\t__u32 prim_buf_size;\n\t__u32 pos_buf_size;\n\t__u32 cntl_sb_buf_size;\n\t__u32 param_buf_size;\n\t \n\t__u32 wave_front_size;\n\t \n\t__u32 num_shader_visible_vgprs;\n\t \n\t__u32 num_cu_per_sh;\n\t \n\t__u32 num_tcc_blocks;\n\t \n\t__u32 gs_vgt_table_depth;\n\t \n\t__u32 gs_prim_buffer_depth;\n\t \n\t__u32 max_gs_waves_per_vgt;\n\t \n\t__u32 pcie_num_lanes;\n\t \n\t__u32 cu_ao_bitmap[4][4];\n\t \n\t__u64 high_va_offset;\n\t \n\t__u64 high_va_max;\n\t \n\t__u32 pa_sc_tile_steering_override;\n\t \n\t__u64 tcc_disabled_mask;\n\t__u64 min_engine_clock;\n\t__u64 min_memory_clock;\n\t \n\t__u32 tcp_cache_size;        \n\t__u32 num_sqc_per_wgp;\n\t__u32 sqc_data_cache_size;   \n\t__u32 sqc_inst_cache_size;\n\t__u32 gl1c_cache_size;\n\t__u32 gl2c_cache_size;\n\t__u64 mall_size;             \n\t \n\t__u32 enabled_rb_pipes_mask_hi;\n\t \n\t__u32 shadow_size;\n\t \n\t__u32 shadow_alignment;\n\t \n\t__u32 csa_size;\n\t \n\t__u32 csa_alignment;\n};\n\nstruct drm_amdgpu_info_hw_ip {\n\t \n\t__u32  hw_ip_version_major;\n\t__u32  hw_ip_version_minor;\n\t \n\t__u64  capabilities_flags;\n\t \n\t__u32  ib_start_alignment;\n\t \n\t__u32  ib_size_alignment;\n\t \n\t__u32  available_rings;\n\t \n\t__u32  ip_discovery_version;\n};\n\nstruct drm_amdgpu_info_num_handles {\n\t \n\t__u32  uvd_max_handles;\n\t \n\t__u32  uvd_used_handles;\n};\n\n#define AMDGPU_VCE_CLOCK_TABLE_ENTRIES\t\t6\n\nstruct drm_amdgpu_info_vce_clock_table_entry {\n\t \n\t__u32 sclk;\n\t \n\t__u32 mclk;\n\t \n\t__u32 eclk;\n\t__u32 pad;\n};\n\nstruct drm_amdgpu_info_vce_clock_table {\n\tstruct drm_amdgpu_info_vce_clock_table_entry entries[AMDGPU_VCE_CLOCK_TABLE_ENTRIES];\n\t__u32 num_valid_entries;\n\t__u32 pad;\n};\n\n \n#define AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG2\t\t\t0\n#define AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4\t\t\t1\n#define AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VC1\t\t\t2\n#define AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC\t\t3\n#define AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_HEVC\t\t\t4\n#define AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_JPEG\t\t\t5\n#define AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VP9\t\t\t6\n#define AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_AV1\t\t\t7\n#define AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_COUNT\t\t\t8\n\nstruct drm_amdgpu_info_video_codec_info {\n\t__u32 valid;\n\t__u32 max_width;\n\t__u32 max_height;\n\t__u32 max_pixels_per_frame;\n\t__u32 max_level;\n\t__u32 pad;\n};\n\nstruct drm_amdgpu_info_video_caps {\n\tstruct drm_amdgpu_info_video_codec_info codec_info[AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_COUNT];\n};\n\n \n#define AMDGPU_FAMILY_UNKNOWN\t\t\t0\n#define AMDGPU_FAMILY_SI\t\t\t110  \n#define AMDGPU_FAMILY_CI\t\t\t120  \n#define AMDGPU_FAMILY_KV\t\t\t125  \n#define AMDGPU_FAMILY_VI\t\t\t130  \n#define AMDGPU_FAMILY_CZ\t\t\t135  \n#define AMDGPU_FAMILY_AI\t\t\t141  \n#define AMDGPU_FAMILY_RV\t\t\t142  \n#define AMDGPU_FAMILY_NV\t\t\t143  \n#define AMDGPU_FAMILY_VGH\t\t\t144  \n#define AMDGPU_FAMILY_GC_11_0_0\t\t\t145  \n#define AMDGPU_FAMILY_YC\t\t\t146  \n#define AMDGPU_FAMILY_GC_11_0_1\t\t\t148  \n#define AMDGPU_FAMILY_GC_10_3_6\t\t\t149  \n#define AMDGPU_FAMILY_GC_10_3_7\t\t\t151  \n\n#if defined(__cplusplus)\n}\n#endif\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}